-- Project:   Start1
-- Generated: 03/22/2018 21:28:06
-- PSoC Creator  4.1 Update 1

ENTITY Start1 IS
    PORT(
        SDA_2(0)_PAD : INOUT std_ulogic;
        sclk(0)_PAD : OUT std_ulogic;
        mosi(0)_PAD : OUT std_ulogic;
        miso(0)_PAD : IN std_ulogic;
        cs_a(0)_PAD : OUT std_ulogic;
        cs_b(0)_PAD : OUT std_ulogic;
        cs_c(0)_PAD : OUT std_ulogic;
        cs_d(0)_PAD : OUT std_ulogic;
        Rpi_mosi(0)_PAD : IN std_ulogic;
        Rpi_miso(0)_PAD : OUT std_ulogic;
        Rpi_sclk(0)_PAD : IN std_ulogic;
        Rpi_ss(0)_PAD : IN std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        MISO_1(0)_PAD : IN std_ulogic;
        SCL_2(0)_PAD : INOUT std_ulogic;
        SCLK_1(0)_PAD : OUT std_ulogic;
        MOSI_1(0)_PAD : OUT std_ulogic;
        cs_1d(0)_PAD : OUT std_ulogic;
        cs_1c(0)_PAD : OUT std_ulogic;
        cs_1b(0)_PAD : OUT std_ulogic;
        cs_1a(0)_PAD : OUT std_ulogic;
        slush_inta(0)_PAD : IN std_ulogic;
        slush_intb(0)_PAD : IN std_ulogic;
        rpi_inta(0)_PAD : OUT std_ulogic;
        rpi_intb(0)_PAD : OUT std_ulogic;
        enable_battery(0)_PAD : OUT std_ulogic;
        en_level_shift(0)_PAD : OUT std_ulogic;
        pwm_a(0)_PAD : OUT std_ulogic;
        pwm_b(0)_PAD : OUT std_ulogic;
        RESET(0)_PAD : OUT std_ulogic;
        INT_1(0)_PAD : IN std_ulogic;
        INT_2(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Start1;

ARCHITECTURE __DEFAULT__ OF Start1 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL INT_1(0)__PA : bit;
    SIGNAL INT_2(0)__PA : bit;
    SIGNAL MISO_1(0)__PA : bit;
    SIGNAL MOSI_1(0)__PA : bit;
    SIGNAL Net_103 : bit;
    ATTRIBUTE placement_force OF Net_103 : SIGNAL IS "U(1,5,A)0";
    SIGNAL Net_104 : bit;
    ATTRIBUTE placement_force OF Net_104 : SIGNAL IS "U(1,5,B)2";
    SIGNAL Net_105 : bit;
    ATTRIBUTE placement_force OF Net_105 : SIGNAL IS "U(1,5,B)3";
    SIGNAL Net_106 : bit;
    ATTRIBUTE placement_force OF Net_106 : SIGNAL IS "U(1,5,A)1";
    SIGNAL Net_11 : bit;
    ATTRIBUTE udbclken_assigned OF Net_11 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_11 : SIGNAL IS true;
    SIGNAL Net_118 : bit;
    SIGNAL Net_119 : bit;
    ATTRIBUTE udbclken_assigned OF Net_119 : SIGNAL IS "False";
    SIGNAL Net_11_local : bit;
    SIGNAL Net_120 : bit;
    SIGNAL Net_122 : bit;
    ATTRIBUTE udbclken_assigned OF Net_122 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_122 : SIGNAL IS true;
    SIGNAL Net_122_local : bit;
    SIGNAL Net_126 : bit;
    ATTRIBUTE placement_force OF Net_126 : SIGNAL IS "U(0,0,B)2";
    SIGNAL Net_13 : bit;
    SIGNAL Net_137 : bit;
    SIGNAL Net_138 : bit;
    ATTRIBUTE placement_force OF Net_138 : SIGNAL IS "U(0,0,B)0";
    SIGNAL Net_15 : bit;
    ATTRIBUTE placement_force OF Net_15 : SIGNAL IS "U(3,4,A)0";
    SIGNAL Net_157 : bit;
    SIGNAL Net_172 : bit;
    SIGNAL Net_185 : bit;
    SIGNAL Net_19 : bit;
    SIGNAL Net_220 : bit;
    ATTRIBUTE placement_force OF Net_220 : SIGNAL IS "U(1,4,A)0";
    SIGNAL Net_23 : bit;
    ATTRIBUTE placement_force OF Net_23 : SIGNAL IS "U(2,4,A)0";
    SIGNAL Net_233_0 : bit;
    SIGNAL Net_233_1 : bit;
    SIGNAL Net_246 : bit;
    ATTRIBUTE placement_force OF Net_246 : SIGNAL IS "U(0,4,A)3";
    SIGNAL Net_248 : bit;
    ATTRIBUTE placement_force OF Net_248 : SIGNAL IS "U(0,4,A)1";
    SIGNAL Net_25 : bit;
    ATTRIBUTE placement_force OF Net_25 : SIGNAL IS "U(1,4,A)1";
    SIGNAL Net_250 : bit;
    ATTRIBUTE placement_force OF Net_250 : SIGNAL IS "U(0,4,A)0";
    SIGNAL Net_252 : bit;
    ATTRIBUTE placement_force OF Net_252 : SIGNAL IS "U(0,4,A)2";
    SIGNAL Net_254 : bit;
    SIGNAL Net_256 : bit;
    SIGNAL Net_257 : bit;
    SIGNAL Net_259 : bit;
    SIGNAL Net_260 : bit;
    SIGNAL Net_263 : bit;
    SIGNAL Net_270 : bit;
    SIGNAL Net_273 : bit;
    SIGNAL Net_280 : bit;
    SIGNAL Net_281 : bit;
    SIGNAL Net_284 : bit;
    ATTRIBUTE global_signal OF Net_284 : SIGNAL IS true;
    SIGNAL Net_284_local : bit;
    SIGNAL Net_289 : bit;
    SIGNAL Net_295 : bit;
    SIGNAL Net_298 : bit;
    SIGNAL Net_30 : bit;
    ATTRIBUTE placement_force OF Net_30 : SIGNAL IS "U(3,2,A)0";
    SIGNAL Net_31 : bit;
    ATTRIBUTE placement_force OF Net_31 : SIGNAL IS "U(3,3,A)2";
    SIGNAL Net_317 : bit;
    ATTRIBUTE global_signal OF Net_317 : SIGNAL IS true;
    SIGNAL Net_317_adig : bit;
    SIGNAL Net_317_adig_local : bit;
    SIGNAL Net_317_local : bit;
    SIGNAL Net_333 : bit;
    SIGNAL Net_342 : bit;
    SIGNAL Net_351 : bit;
    SIGNAL Net_425 : bit;
    SIGNAL Net_495 : bit;
    SIGNAL Net_506 : bit;
    SIGNAL Net_530 : bit;
    SIGNAL Net_620 : bit;
    SIGNAL Net_81 : bit;
    SIGNAL Net_816 : bit;
    SIGNAL Net_823 : bit;
    SIGNAL Net_824 : bit;
    SIGNAL Net_839 : bit;
    SIGNAL Net_85 : bit;
    SIGNAL Net_92_0 : bit;
    SIGNAL Net_92_1 : bit;
    SIGNAL RESET(0)__PA : bit;
    SIGNAL Rpi_miso(0)__PA : bit;
    SIGNAL Rpi_mosi(0)__PA : bit;
    SIGNAL Rpi_sclk(0)__PA : bit;
    SIGNAL Rpi_ss(0)__PA : bit;
    SIGNAL SCLK_1(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SCL_2(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL SDA_2(0)__PA : bit;
    SIGNAL Supply_monitor(0)__PA : bit;
    SIGNAL \\\ADC_DelSig_1:Bypass_P03(0)\\__PA\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
    SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_488_adig\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_adig_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_488_local\ : bit;
    SIGNAL \ADC_DelSig_1:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC_DelSig_1:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC_DelSig_1:Net_93_local\ : bit;
    SIGNAL \ADC_DelSig_1:aclock\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
    SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
    SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
    SIGNAL \\\ADC_SAR_1:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_1:Net_252\ : bit;
    SIGNAL \ADC_SAR_1:Net_376\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_1:Net_376\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_1:Net_376_local\ : bit;
    SIGNAL \Control_Reg_1:control_1\ : bit;
    SIGNAL \Control_Reg_1:control_2\ : bit;
    SIGNAL \Control_Reg_1:control_3\ : bit;
    SIGNAL \Control_Reg_1:control_4\ : bit;
    SIGNAL \Control_Reg_1:control_5\ : bit;
    SIGNAL \Control_Reg_1:control_6\ : bit;
    SIGNAL \Control_Reg_1:control_7\ : bit;
    SIGNAL \Control_Reg_2:control_2\ : bit;
    SIGNAL \Control_Reg_2:control_3\ : bit;
    SIGNAL \Control_Reg_2:control_4\ : bit;
    SIGNAL \Control_Reg_2:control_5\ : bit;
    SIGNAL \Control_Reg_2:control_6\ : bit;
    SIGNAL \Control_Reg_2:control_7\ : bit;
    SIGNAL \EnableBattery:control_2\ : bit;
    SIGNAL \EnableBattery:control_3\ : bit;
    SIGNAL \EnableBattery:control_4\ : bit;
    SIGNAL \EnableBattery:control_5\ : bit;
    SIGNAL \EnableBattery:control_6\ : bit;
    SIGNAL \EnableBattery:control_7\ : bit;
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:Net_643_3\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C_1:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C_1:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C_1:Net_970_local\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \I2C_1:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \I2C_1:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(1,1,A)2";
    ATTRIBUTE soft OF \I2C_1:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_1:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(2,1,B)1";
    ATTRIBUTE soft OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_1:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \I2C_1:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_reset\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \I2C_1:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_0\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \I2C_1:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_1\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_2\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_3\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \I2C_1:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_4\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \I2C_1:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \I2C_1:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \I2C_1:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \I2C_1:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_1:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_0\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \I2C_1:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_1\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \I2C_1:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_2\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \I2C_1:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_3\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \I2C_1:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_4\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \I2C_1:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:bI2C_UDB:status_5\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \I2C_1:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C_1:sda_x_wire\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \I2C_2:Net_1109_0\ : bit;
    SIGNAL \I2C_2:Net_1109_1\ : bit;
    SIGNAL \I2C_2:Net_643_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:Net_643_3\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \I2C_2:Net_697\ : bit;
    SIGNAL \I2C_2:Net_970\ : bit;
    ATTRIBUTE udbclken_assigned OF \I2C_2:Net_970\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \I2C_2:Net_970\ : SIGNAL IS true;
    SIGNAL \I2C_2:Net_970_local\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:bus_busy_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:bus_busy_reg\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \I2C_2:bI2C_UDB:clk_eq_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:clk_eq_reg\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \I2C_2:bI2C_UDB:clkgen_cl1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \I2C_2:bI2C_UDB:clkgen_tc\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cnt_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cnt_reset\ : SIGNAL IS "U(0,5,B)3";
    ATTRIBUTE soft OF \I2C_2:bI2C_UDB:cnt_reset\ : SIGNAL IS 1;
    SIGNAL \I2C_2:bI2C_UDB:control_0\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_1\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_2\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_3\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_4\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_5\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_6\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:control_7\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS "U(0,3,A)1";
    ATTRIBUTE soft OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : SIGNAL IS 1;
    SIGNAL \I2C_2:bI2C_UDB:lost_arb_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:lost_arb_reg\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \I2C_2:bI2C_UDB:m_reset\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_reset\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \I2C_2:bI2C_UDB:m_state_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_0\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \I2C_2:bI2C_UDB:m_state_0_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_0_split\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \I2C_2:bI2C_UDB:m_state_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_1\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \I2C_2:bI2C_UDB:m_state_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_2\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \I2C_2:bI2C_UDB:m_state_2_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_2_split\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \I2C_2:bI2C_UDB:m_state_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_3\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \I2C_2:bI2C_UDB:m_state_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_4\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \I2C_2:bI2C_UDB:m_state_4_split\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:m_state_4_split\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \I2C_2:bI2C_UDB:scl_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:scl_in_last2_reg\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \I2C_2:bI2C_UDB:scl_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:scl_in_last_reg\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \I2C_2:bI2C_UDB:scl_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:scl_in_reg\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \I2C_2:bI2C_UDB:sda_in_last2_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:sda_in_last2_reg\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \I2C_2:bI2C_UDB:sda_in_last_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:sda_in_last_reg\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \I2C_2:bI2C_UDB:sda_in_reg\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:sda_in_reg\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \I2C_2:bI2C_UDB:shift_data_out\ : bit;
    SIGNAL \I2C_2:bI2C_UDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_0\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \I2C_2:bI2C_UDB:status_1\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_1\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \I2C_2:bI2C_UDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_2\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \I2C_2:bI2C_UDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_3\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \I2C_2:bI2C_UDB:status_4\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_4\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \I2C_2:bI2C_UDB:status_5\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:bI2C_UDB:status_5\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \I2C_2:bI2C_UDB:tx_reg_empty\ : bit;
    SIGNAL \I2C_2:sda_x_wire\ : bit;
    ATTRIBUTE placement_force OF \I2C_2:sda_x_wire\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \PWM_1:Net_54\ : bit;
    SIGNAL \PWM_1:Net_63\ : bit;
    SIGNAL \PWM_2:Net_54\ : bit;
    SIGNAL \PWM_2:Net_63\ : bit;
    SIGNAL \PWM_ControlReg:control_2\ : bit;
    SIGNAL \PWM_ControlReg:control_3\ : bit;
    SIGNAL \PWM_ControlReg:control_4\ : bit;
    SIGNAL \PWM_ControlReg:control_5\ : bit;
    SIGNAL \PWM_ControlReg:control_6\ : bit;
    SIGNAL \PWM_ControlReg:control_7\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:byte_complete\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:byte_complete\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \RPi_SPIS:BSPIS:count_0\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:count_1\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:count_2\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:count_3\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:count_4\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:count_5\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:count_6\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:dpMISO_fifo_empty\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:dpMOSI_fifo_full\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:dpMOSI_fifo_full_reg\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:dpcounter_one_fin\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:dpcounter_one_reg\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:dpcounter_one_reg\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \RPi_SPIS:BSPIS:miso_from_dp\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:mosi_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:mosi_buf_overrun\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\ : bit;
    SIGNAL \RPi_SPIS:BSPIS:mosi_tmp\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:mosi_tmp\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \RPi_SPIS:BSPIS:mosi_to_dp\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:mosi_to_dp\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \RPi_SPIS:BSPIS:rx_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:rx_buf_overrun\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \RPi_SPIS:BSPIS:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:rx_status_4\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \RPi_SPIS:BSPIS:tx_load\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:tx_load\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \RPi_SPIS:BSPIS:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \RPi_SPIS:BSPIS:tx_status_0\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \RPi_SPIS:BSPIS:tx_status_1\ : bit;
    SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:cnt_enable\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM:BSPIM:count_0\ : bit;
    SIGNAL \SPIM:BSPIM:count_1\ : bit;
    SIGNAL \SPIM:BSPIM:count_2\ : bit;
    SIGNAL \SPIM:BSPIM:count_3\ : bit;
    SIGNAL \SPIM:BSPIM:count_4\ : bit;
    SIGNAL \SPIM:BSPIM:count_5\ : bit;
    SIGNAL \SPIM:BSPIM:count_6\ : bit;
    SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:ld_ident\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \SPIM:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:load_cond\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:load_rx_data\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:rx_status_6\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \SPIM:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_0\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \SPIM:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_1\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \SPIM:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:state_2\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:tx_status_0\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM:BSPIM:tx_status_4\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:cnt_enable\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:ld_ident\ : SIGNAL IS "U(2,5,B)0";
    SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:load_cond\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:load_rx_data\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:rx_status_6\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_0\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_1\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:state_2\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:tx_status_0\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM_1:BSPIM:tx_status_4\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \SPIM_1:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_1:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_1:Net_276\ : SIGNAL IS true;
    SIGNAL \SPIM_1:Net_276_local\ : bit;
    SIGNAL \SPIM_1_Mux:control_2\ : bit;
    SIGNAL \SPIM_1_Mux:control_3\ : bit;
    SIGNAL \SPIM_1_Mux:control_4\ : bit;
    SIGNAL \SPIM_1_Mux:control_5\ : bit;
    SIGNAL \SPIM_1_Mux:control_6\ : bit;
    SIGNAL \SPIM_1_Mux:control_7\ : bit;
    SIGNAL \SPIM_Mux:control_2\ : bit;
    SIGNAL \SPIM_Mux:control_3\ : bit;
    SIGNAL \SPIM_Mux:control_4\ : bit;
    SIGNAL \SPIM_Mux:control_5\ : bit;
    SIGNAL \SPIM_Mux:control_6\ : bit;
    SIGNAL \SPIM_Mux:control_7\ : bit;
    SIGNAL \Slush_Interrupts:control_2\ : bit;
    SIGNAL \Slush_Interrupts:control_3\ : bit;
    SIGNAL \Slush_Interrupts:control_4\ : bit;
    SIGNAL \Slush_Interrupts:control_5\ : bit;
    SIGNAL \Slush_Interrupts:control_6\ : bit;
    SIGNAL \Slush_Interrupts:control_7\ : bit;
    SIGNAL \Timer_1:Net_261\ : bit;
    SIGNAL \Timer_1:Net_51\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,0,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cs_1a(0)__PA : bit;
    SIGNAL cs_1b(0)__PA : bit;
    SIGNAL cs_1c(0)__PA : bit;
    SIGNAL cs_1d(0)__PA : bit;
    SIGNAL cs_a(0)__PA : bit;
    SIGNAL cs_b(0)__PA : bit;
    SIGNAL cs_c(0)__PA : bit;
    SIGNAL cs_d(0)__PA : bit;
    SIGNAL delta_sig_in(0)__PA : bit;
    SIGNAL en_level_shift(0)__PA : bit;
    SIGNAL enable_battery(0)__PA : bit;
    SIGNAL miso(0)__PA : bit;
    SIGNAL mosi(0)__PA : bit;
    SIGNAL pwm_a(0)__PA : bit;
    SIGNAL pwm_b(0)__PA : bit;
    SIGNAL rpi_inta(0)__PA : bit;
    SIGNAL rpi_intb(0)__PA : bit;
    SIGNAL sar_in1(0)__PA : bit;
    SIGNAL sar_in2(0)__PA : bit;
    SIGNAL sar_in3(0)__PA : bit;
    SIGNAL sar_in4(0)__PA : bit;
    SIGNAL sclk(0)__PA : bit;
    SIGNAL slush_inta(0)__PA : bit;
    SIGNAL slush_intb(0)__PA : bit;
    SIGNAL tmpOE__SDA_2_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__SDA_2_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_1__sig\ : bit;
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_4_split\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF SDA_2(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF SDA_2(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF sclk(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF sclk(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF mosi(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF mosi(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF miso(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF miso(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF cs_a(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF cs_a(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF cs_b(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF cs_b(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF cs_c(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF cs_c(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF cs_d(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF cs_d(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Rpi_mosi(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Rpi_mosi(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Rpi_miso(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Rpi_miso(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Rpi_sclk(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Rpi_sclk(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Rpi_ss(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Rpi_ss(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF MISO_1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF MISO_1(0) : LABEL IS "P12[1]";
    ATTRIBUTE lib_model OF SCL_2(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF SCL_2(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF SCLK_1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF SCLK_1(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF MOSI_1(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF MOSI_1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF cs_1d(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF cs_1d(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF cs_1c(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF cs_1c(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF cs_1b(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF cs_1b(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF cs_1a(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF cs_1a(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF slush_inta(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF slush_inta(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF slush_intb(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF slush_intb(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF rpi_inta(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF rpi_inta(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF rpi_intb(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF rpi_intb(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF enable_battery(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF enable_battery(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF Supply_monitor(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Supply_monitor(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF \ADC_SAR_1:Bypass(0)\ : LABEL IS "iocell29";
    ATTRIBUTE Location OF \ADC_SAR_1:Bypass(0)\ : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF \ADC_DelSig_1:Bypass_P03(0)\ : LABEL IS "iocell30";
    ATTRIBUTE Location OF \ADC_DelSig_1:Bypass_P03(0)\ : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF delta_sig_in(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF delta_sig_in(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF sar_in1(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF sar_in1(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF sar_in2(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF sar_in2(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF sar_in3(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF sar_in3(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF sar_in4(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF sar_in4(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF en_level_shift(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF en_level_shift(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF pwm_a(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF pwm_a(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF pwm_b(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF pwm_b(0) : LABEL IS "P12[0]";
    ATTRIBUTE lib_model OF RESET(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF RESET(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF INT_1(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF INT_1(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF INT_2(0) : LABEL IS "iocell41";
    ATTRIBUTE Location OF INT_2(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \SPIM:BSPIM:load_rx_data\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \SPIM:BSPIM:tx_status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \SPIM:BSPIM:tx_status_4\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \SPIM:BSPIM:rx_status_6\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_105 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_105 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_106 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_106 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_103 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_103 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_104 : LABEL IS "macrocell9";
    ATTRIBUTE Location OF Net_104 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:tx_load\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:tx_load\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:byte_complete\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:byte_complete\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:rx_buf_overrun\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:rx_buf_overrun\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_138 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_138 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:mosi_buf_overrun\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:mosi_buf_overrun\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:tx_status_0\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:tx_status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:rx_status_4\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:rx_status_4\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:mosi_to_dp\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:mosi_to_dp\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_126 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_126 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_5\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_5\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_4\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_4\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cnt_reset\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_5\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_5\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_4\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_4\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cnt_reset\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cnt_reset\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:load_rx_data\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:load_rx_data\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:tx_status_0\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:tx_status_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:tx_status_4\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:tx_status_4\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:rx_status_6\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:rx_status_6\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_0_split\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_2_split\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_246 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF Net_246 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_248 : LABEL IS "macrocell40";
    ATTRIBUTE Location OF Net_248 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_250 : LABEL IS "macrocell41";
    ATTRIBUTE Location OF Net_250 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF Net_252 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_252 : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF isr_1 : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF DMA_RX : LABEL IS "drqcell1";
    ATTRIBUTE Location OF DMA_RX : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \SPIM:BSPIM:BitCounter\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_4_split\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_4_split\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \SPIM:BSPIM:TxStsReg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SPIM:BSPIM:RxStsReg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \SPIM:BSPIM:sR8:Dp:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF DMA_TX : LABEL IS "drqcell2";
    ATTRIBUTE Location OF DMA_TX : LABEL IS "[DrqContainer=(0)][DrqId=(2)]";
    ATTRIBUTE lib_model OF \SPIM_Mux:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \SPIM_Mux:Sync:ctrl_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:sync_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:sync_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:sync_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:sync_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:BitCounter\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:TxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:TxStsReg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:RxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:RxStsReg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:sR8:Dp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:sR8:Dp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \RPi_SPIS:RxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \Control_Reg_2:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Control_Reg_2:Sync:ctrl_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \I2C_2:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:StsReg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:StsReg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:Shifter:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF \I2C_1:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:StsReg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:StsReg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:Shifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:Shifter:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:Master:ClkGen:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:BitCounter\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:TxStsReg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:TxStsReg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:RxStsReg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:RxStsReg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:sR8:Dp:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_1_Mux:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \SPIM_1_Mux:Sync:ctrl_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF DMA_RX_1 : LABEL IS "drqcell3";
    ATTRIBUTE Location OF DMA_RX_1 : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF DMA_TX_1 : LABEL IS "drqcell4";
    ATTRIBUTE Location OF DMA_TX_1 : LABEL IS "[DrqContainer=(0)][DrqId=(3)]";
    ATTRIBUTE lib_model OF \EnableBattery:Sync:ctrl_reg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \EnableBattery:Sync:ctrl_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Slush_Interrupts:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Slush_Interrupts:Sync:ctrl_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Slush_I2C_interrupts:sts_intr:sts_reg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \Slush_I2C_interrupts:sts_intr:sts_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF isr_2 : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF isr_3 : LABEL IS "[IntrContainer=(0)][IntrId=(19)]";
    ATTRIBUTE Location OF \Timer_1:TimerHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE Location OF isr_4 : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \ADC_SAR_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \ADC_SAR_1:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF \ADC_DelSig_1:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC_DelSig_1:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC_DelSig_1:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF isr_5 : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF isr_6 : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF \PWM_1:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \PWM_2:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF \PWM_ControlReg:Sync:ctrl_reg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \PWM_ControlReg:Sync:ctrl_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \Control_Reg_1:Sync:ctrl_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Status_Reg_1:sts_intr:sts_reg\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \Status_Reg_1:sts_intr:sts_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF isr_7 : LABEL IS "[IntrContainer=(0)][IntrId=(9)]";
    ATTRIBUTE lib_model OF Net_30 : LABEL IS "macrocell45";
    ATTRIBUTE Location OF Net_30 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_1\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:state_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \SPIM:BSPIM:state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_15 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_15 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:load_cond\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \SPIM:BSPIM:load_cond\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:ld_ident\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \SPIM:BSPIM:ld_ident\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \SPIM:BSPIM:cnt_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_31 : LABEL IS "macrocell53";
    ATTRIBUTE Location OF Net_31 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:dpcounter_one_reg\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:dpcounter_one_reg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \RPi_SPIS:BSPIS:mosi_tmp\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \RPi_SPIS:BSPIS:mosi_tmp\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:sda_in_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_4\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_4\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_3\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_2\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_1\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_0\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_3\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_3\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_2\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_2\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_1\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:status_0\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:status_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:scl_in_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_0_split\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_0_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \I2C_2:Net_643_3\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \I2C_2:Net_643_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_2:sda_x_wire\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \I2C_2:sda_x_wire\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_reset\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_reset\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF Net_25 : LABEL IS "macrocell81";
    ATTRIBUTE Location OF Net_25 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_reg\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_4\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_4\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_3\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_2\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_1\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_state_0\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_3\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_2\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_1\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:status_0\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_reg\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_last_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:scl_in_last2_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_last_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:sda_in_last2_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:lost_arb_reg\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:lost_arb_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \I2C_2:bI2C_UDB:m_state_2_split\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \I2C_2:bI2C_UDB:m_state_2_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:bus_busy_reg\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:bus_busy_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:clk_eq_reg\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:clk_eq_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \I2C_1:Net_643_3\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \I2C_1:Net_643_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \I2C_1:sda_x_wire\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \I2C_1:sda_x_wire\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \I2C_1:bI2C_UDB:m_reset\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \I2C_1:bI2C_UDB:m_reset\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF Net_23 : LABEL IS "macrocell106";
    ATTRIBUTE Location OF Net_23 : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_2\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_1\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:state_0\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:state_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_220 : LABEL IS "macrocell110";
    ATTRIBUTE Location OF Net_220 : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:load_cond\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:load_cond\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:ld_ident\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:ld_ident\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPIM_1:BSPIM:cnt_enable\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \SPIM_1:BSPIM:cnt_enable\ : LABEL IS "U(2,4)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \I2C_2:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_2\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\,
            dclk_0 => \ADC_DelSig_1:Net_93_local\,
            dclk_glb_1 => Net_122,
            dclk_1 => Net_122_local,
            dclk_glb_2 => Net_284,
            dclk_2 => Net_284_local,
            aclk_glb_0 => Net_317,
            aclk_0 => Net_317_local,
            clk_a_dig_glb_0 => Net_317_adig,
            clk_a_dig_0 => Net_317_adig_local,
            dclk_glb_3 => \I2C_1:Net_970\,
            dclk_3 => \I2C_1:Net_970_local\,
            dclk_glb_4 => \I2C_2:Net_970\,
            dclk_4 => \I2C_2:Net_970_local\,
            aclk_glb_1 => \ADC_DelSig_1:Net_488\,
            aclk_1 => \ADC_DelSig_1:Net_488_local\,
            clk_a_dig_glb_1 => \ADC_DelSig_1:Net_488_adig\,
            clk_a_dig_1 => \ADC_DelSig_1:Net_488_adig_local\,
            dclk_glb_5 => Net_11,
            dclk_5 => Net_11_local,
            dclk_glb_6 => \SPIM_1:Net_276\,
            dclk_6 => \SPIM_1:Net_276_local\,
            dclk_glb_7 => \ADC_SAR_1:Net_376\,
            dclk_7 => \ADC_SAR_1:Net_376_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\,
            aclk_glb_ff_1 => \ClockBlock.aclk_glb_ff_1__sig\);

    SDA_2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "1e2222c6-21c8-4715-914b-f776751fa7a6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_2(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => SDA_2(0)_PAD,
            pad_in => SDA_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sclk:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "640f8e70-5666-4015-9ac8-6ed7f71d8e01",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sclk(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sclk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => sclk(0)__PA,
            oe => open,
            pin_input => Net_31,
            pad_out => sclk(0)_PAD,
            pad_in => sclk(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    mosi:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    mosi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "mosi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => mosi(0)__PA,
            oe => open,
            pin_input => Net_30,
            pad_out => mosi(0)_PAD,
            pad_in => mosi(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    miso:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    miso(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "miso",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => miso(0)__PA,
            oe => open,
            fb => Net_13,
            pad_in => miso(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_a:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_a(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_a",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_a(0)__PA,
            oe => open,
            pin_input => Net_103,
            pad_out => cs_a(0)_PAD,
            pad_in => cs_a(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_b:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "aa13e1a1-e4df-45b7-862c-d3003cc934b7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_b(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_b",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_b(0)__PA,
            oe => open,
            pin_input => Net_104,
            pad_out => cs_b(0)_PAD,
            pad_in => cs_b(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_c:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b6b192c1-2c7d-49c2-97b4-d7f268b2b6bf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_c(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_c",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_c(0)__PA,
            oe => open,
            pin_input => Net_105,
            pad_out => cs_c(0)_PAD,
            pad_in => cs_c(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_d:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4838c3b7-12f2-404a-9486-87ad0b9147ed",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_d(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_d",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_d(0)__PA,
            oe => open,
            pin_input => Net_106,
            pad_out => cs_d(0)_PAD,
            pad_in => cs_d(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rpi_mosi:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "81ec8f8e-2114-4154-8b5b-7a558117890b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rpi_mosi(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rpi_mosi",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rpi_mosi(0)__PA,
            oe => open,
            fb => Net_118,
            pad_in => Rpi_mosi(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rpi_miso:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "1",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rpi_miso(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rpi_miso",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rpi_miso(0)__PA,
            oe => Net_126,
            pin_input => Net_138,
            pad_out => Rpi_miso(0)_PAD,
            pad_in => Rpi_miso(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rpi_sclk:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8aed0129-5aa1-470b-bb43-12ee4cd94324",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rpi_sclk(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rpi_sclk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rpi_sclk(0)__PA,
            oe => open,
            fb => Net_119,
            pad_in => Rpi_sclk(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rpi_ss:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b480d996-95f9-45dc-9029-608be6db4d4b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Rpi_ss(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rpi_ss",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rpi_ss(0)__PA,
            oe => open,
            fb => Net_120,
            pad_in => Rpi_ss(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C_2:Net_1109_1\,
            pin_input => \I2C_2:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C_2:Net_1109_0\,
            pin_input => \I2C_2:Net_643_3\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MISO_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "452a650e-a086-4d79-a725-9b2b19a037ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MISO_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MISO_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MISO_1(0)__PA,
            oe => open,
            fb => Net_19,
            pad_in => MISO_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_2:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "888b08df-fcd5-4222-a0af-9669ed7d1161",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_2(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_3\,
            pad_out => SCL_2(0)_PAD,
            pad_in => SCL_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCLK_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCLK_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCLK_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCLK_1(0)__PA,
            oe => open,
            pin_input => Net_25,
            pad_out => SCLK_1(0)_PAD,
            pad_in => SCLK_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOSI_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b5926c6b-d481-45d2-9c1a-65e20d4154e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOSI_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOSI_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOSI_1(0)__PA,
            oe => open,
            pin_input => Net_23,
            pad_out => MOSI_1(0)_PAD,
            pad_in => MOSI_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_1d:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2798ee9d-4860-422e-b788-db5b5ed48bc7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_1d(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_1d",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_1d(0)__PA,
            oe => open,
            pin_input => Net_252,
            pad_out => cs_1d(0)_PAD,
            pad_in => cs_1d(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_1c:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ce9ac7f1-9f8a-49b0-98c6-231dad29a8dd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_1c(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_1c",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_1c(0)__PA,
            oe => open,
            pin_input => Net_250,
            pad_out => cs_1c(0)_PAD,
            pad_in => cs_1c(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_1b:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "190803e8-78f9-494a-b4e5-8b4c80681b95",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_1b(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_1b",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_1b(0)__PA,
            oe => open,
            pin_input => Net_248,
            pad_out => cs_1b(0)_PAD,
            pad_in => cs_1b(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    cs_1a:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ac0699b5-7e8c-45c6-8717-b329547bd8c9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    cs_1a(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "cs_1a",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => cs_1a(0)__PA,
            oe => open,
            pin_input => Net_246,
            pad_out => cs_1a(0)_PAD,
            pad_in => cs_1a(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    slush_inta:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "30a5e044-0e87-4b43-b4f4-1b399d7109e5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    slush_inta(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "slush_inta",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => slush_inta(0)__PA,
            oe => open,
            fb => Net_280,
            pad_in => slush_inta(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    slush_intb:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5f08f199-8b46-42f4-a082-695f9fd22e31",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    slush_intb(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "slush_intb",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => slush_intb(0)__PA,
            oe => open,
            fb => Net_281,
            pad_in => slush_intb(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    rpi_inta:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "53727e54-82e3-440e-af7b-ab92dad69d76",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    rpi_inta(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "rpi_inta",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => rpi_inta(0)__PA,
            oe => open,
            pin_input => Net_273,
            pad_out => rpi_inta(0)_PAD,
            pad_in => rpi_inta(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    rpi_intb:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c5d2471e-d4b6-4001-a7f8-e6dc81755b5b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    rpi_intb(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "rpi_intb",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => rpi_intb(0)__PA,
            oe => open,
            pin_input => Net_270,
            pad_out => rpi_intb(0)_PAD,
            pad_in => rpi_intb(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    enable_battery:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e5138e73-5e88-4be4-b9b0-aae0d2ef0d96",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    enable_battery(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "enable_battery",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => enable_battery(0)__PA,
            oe => open,
            pin_input => Net_263,
            pad_out => enable_battery(0)_PAD,
            pad_in => enable_battery(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Supply_monitor:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Supply_monitor(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Supply_monitor",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Supply_monitor(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_1:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "b78b3ee0-fc0b-4169-8453-d4ffa4a8f999/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_SAR_1:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_SAR_1:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_SAR_1:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_DelSig_1:Bypass_P03\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6327024b-2e02-486b-992a-84df3c6126fc/20681f4c-d171-47ae-a1cb-d832cd711191",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_DelSig_1:Bypass_P03(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_DelSig_1:Bypass_P03\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_DelSig_1:Bypass_P03(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    delta_sig_in:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4869dbc8-de9d-486a-884f-e01bb1c4c87d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    delta_sig_in(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "delta_sig_in",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => delta_sig_in(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sar_in1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6ea69d95-69aa-47ec-bea8-2dfef04e8370",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sar_in1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sar_in1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sar_in1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sar_in2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "053d02f3-8eba-4847-be8c-1696bf05f539",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sar_in2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sar_in2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sar_in2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sar_in3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8a56f78c-79fa-434d-bfca-a714e00631d5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sar_in3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sar_in3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sar_in3(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    sar_in4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0fc86f9c-e47f-4f62-8051-97edd1782c5b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    sar_in4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "sar_in4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => sar_in4(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    en_level_shift:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "45fc01d4-8f92-4aa1-96de-8b25548eb67f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    en_level_shift(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "en_level_shift",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => en_level_shift(0)__PA,
            oe => open,
            pin_input => Net_260,
            pad_out => en_level_shift(0)_PAD,
            pad_in => en_level_shift(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pwm_a:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6cdce0d6-9f1c-4aa1-9520-c18f4f19e0ed",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pwm_a(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pwm_a",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pwm_a(0)__PA,
            oe => open,
            pin_input => Net_506,
            pad_out => pwm_a(0)_PAD,
            pad_in => pwm_a(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    pwm_b:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3a063e6c-8632-40a8-b525-9bc27aeba238",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    pwm_b(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "pwm_b",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => pwm_b(0)__PA,
            oe => open,
            pin_input => Net_620,
            pad_out => pwm_b(0)_PAD,
            pad_in => pwm_b(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RESET:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "19a1a777-4c52-4692-9bd6-5c149031c25e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RESET(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RESET",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RESET(0)__PA,
            oe => open,
            pin_input => Net_816,
            pad_out => RESET(0)_PAD,
            pad_in => RESET(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    INT_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a8d2c6a3-ca24-4cb4-996b-538778825ac8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    INT_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "INT_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => INT_1(0)__PA,
            oe => open,
            fb => Net_823,
            pad_in => INT_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    INT_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "3f38fce0-6a1f-423a-bafe-59e75f9664cf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    INT_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "INT_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => INT_2(0)__PA,
            oe => open,
            fb => Net_824,
            pad_in => INT_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SPIM:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:load_rx_data\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\);

    \SPIM:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_0\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:tx_status_4\,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\);

    \SPIM:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:rx_status_6\,
            main_0 => \SPIM:BSPIM:count_4\,
            main_1 => \SPIM:BSPIM:count_3\,
            main_2 => \SPIM:BSPIM:count_2\,
            main_3 => \SPIM:BSPIM:count_1\,
            main_4 => \SPIM:BSPIM:count_0\,
            main_5 => \SPIM:BSPIM:rx_status_4\);

    Net_105:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_105,
            main_0 => Net_15,
            main_1 => Net_92_1,
            main_2 => Net_92_0);

    Net_106:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_106,
            main_0 => Net_15,
            main_1 => Net_92_1,
            main_2 => Net_92_0);

    Net_103:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_103,
            main_0 => Net_15,
            main_1 => Net_92_1,
            main_2 => Net_92_0);

    Net_104:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_104,
            main_0 => Net_15,
            main_1 => Net_92_1,
            main_2 => Net_92_0);

    \RPi_SPIS:BSPIS:tx_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:tx_load\,
            main_0 => \RPi_SPIS:BSPIS:count_3\,
            main_1 => \RPi_SPIS:BSPIS:count_2\,
            main_2 => \RPi_SPIS:BSPIS:count_1\,
            main_3 => \RPi_SPIS:BSPIS:count_0\);

    \RPi_SPIS:BSPIS:byte_complete\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:byte_complete\,
            main_0 => \RPi_SPIS:BSPIS:dpcounter_one_fin\,
            main_1 => \RPi_SPIS:BSPIS:dpcounter_one_reg\);

    \RPi_SPIS:BSPIS:rx_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:rx_buf_overrun\,
            main_0 => \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\,
            main_1 => \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\);

    Net_138:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_138,
            main_0 => Net_120,
            main_1 => \RPi_SPIS:BSPIS:miso_from_dp\);

    \RPi_SPIS:BSPIS:mosi_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:mosi_buf_overrun\,
            main_0 => \RPi_SPIS:BSPIS:dpMOSI_fifo_full\,
            main_1 => \RPi_SPIS:BSPIS:count_3\,
            main_2 => \RPi_SPIS:BSPIS:count_2\,
            main_3 => \RPi_SPIS:BSPIS:count_1\,
            main_4 => \RPi_SPIS:BSPIS:count_0\);

    \RPi_SPIS:BSPIS:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:tx_status_0\,
            main_0 => \RPi_SPIS:BSPIS:dpcounter_one_fin\,
            main_1 => \RPi_SPIS:BSPIS:dpcounter_one_reg\,
            main_2 => \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\);

    \RPi_SPIS:BSPIS:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:rx_status_4\,
            main_0 => \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\);

    \RPi_SPIS:BSPIS:mosi_to_dp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_5) + (main_0 * main_4) + (main_1 * main_4) + (main_2 * main_4) + (!main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:mosi_to_dp\,
            main_0 => \RPi_SPIS:BSPIS:count_3\,
            main_1 => \RPi_SPIS:BSPIS:count_2\,
            main_2 => \RPi_SPIS:BSPIS:count_1\,
            main_3 => \RPi_SPIS:BSPIS:count_0\,
            main_4 => \RPi_SPIS:BSPIS:mosi_tmp\,
            main_5 => Net_118);

    Net_126:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_126,
            main_0 => Net_120);

    \I2C_2:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_5\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_2:bI2C_UDB:sda_in_last2_reg\);

    \I2C_2:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_4\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\);

    \I2C_2:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\,
            main_5 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:Net_643_3\);

    \I2C_2:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:clk_eq_reg\);

    \I2C_2:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_5\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_1:bI2C_UDB:sda_in_last2_reg\);

    \I2C_1:bI2C_UDB:status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_4\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\);

    \I2C_1:bI2C_UDB:cnt_reset\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_5 * main_6 * !main_7 * main_8) + (main_1 * !main_5 * main_6 * !main_7 * main_8) + (main_2 * !main_5 * main_6 * !main_7 * main_8) + (main_3 * main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cnt_reset\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\,
            main_5 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_6 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:Net_643_3\);

    \I2C_1:bI2C_UDB:cs_addr_clkgen_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:cs_addr_clkgen_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:clk_eq_reg\);

    \I2C_1:bI2C_UDB:cs_addr_shifter_1\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (!main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:cs_addr_shifter_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3) + (!main_1 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:cs_addr_shifter_0\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:cnt_reset\);

    \SPIM_1:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:load_rx_data\,
            main_0 => \SPIM_1:BSPIM:count_4\,
            main_1 => \SPIM_1:BSPIM:count_3\,
            main_2 => \SPIM_1:BSPIM:count_2\,
            main_3 => \SPIM_1:BSPIM:count_1\,
            main_4 => \SPIM_1:BSPIM:count_0\);

    \SPIM_1:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:tx_status_0\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \SPIM_1:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:tx_status_4\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\);

    \SPIM_1:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:rx_status_6\,
            main_0 => \SPIM_1:BSPIM:count_4\,
            main_1 => \SPIM_1:BSPIM:count_3\,
            main_2 => \SPIM_1:BSPIM:count_2\,
            main_3 => \SPIM_1:BSPIM:count_1\,
            main_4 => \SPIM_1:BSPIM:count_0\,
            main_5 => \SPIM_1:BSPIM:rx_status_4\);

    \I2C_1:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_1:bI2C_UDB:control_7\,
            main_1 => \I2C_1:bI2C_UDB:control_6\,
            main_2 => \I2C_1:bI2C_UDB:control_5\,
            main_3 => \I2C_1:bI2C_UDB:control_4\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_4\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    Net_246:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_246,
            main_0 => Net_220,
            main_1 => Net_233_1,
            main_2 => Net_233_0);

    Net_248:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_248,
            main_0 => Net_220,
            main_1 => Net_233_1,
            main_2 => Net_233_0);

    Net_250:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_250,
            main_0 => Net_220,
            main_1 => Net_233_1,
            main_2 => Net_233_0);

    Net_252:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_252,
            main_0 => Net_220,
            main_1 => Net_233_1,
            main_2 => Net_233_0);

    isr_1:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_295,
            clock => ClockBlock_BUS_CLK);

    DMA_RX:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_137,
            termin => '0',
            termout => Net_81,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \SPIM:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_11,
            load => open,
            enable => \SPIM:BSPIM:cnt_enable\,
            count_6 => \SPIM:BSPIM:count_6\,
            count_5 => \SPIM:BSPIM:count_5\,
            count_4 => \SPIM:BSPIM:count_4\,
            count_3 => \SPIM:BSPIM:count_3\,
            count_2 => \SPIM:BSPIM:count_2\,
            count_1 => \SPIM:BSPIM:count_1\,
            count_0 => \SPIM:BSPIM:count_0\,
            tc => \SPIM:BSPIM:cnt_tc\);

    \I2C_1:bI2C_UDB:m_state_4_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_6 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_5 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * !main_9) + (main_4 * !main_5 * !main_7 * !main_9) + (main_4 * !main_5 * !main_8 * !main_9) + (main_4 * !main_9 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_4_split\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_2\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \SPIM:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_11,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM:BSPIM:tx_status_4\,
            status_3 => \SPIM:BSPIM:load_rx_data\,
            status_2 => \SPIM:BSPIM:tx_status_2\,
            status_1 => \SPIM:BSPIM:tx_status_1\,
            status_0 => \SPIM:BSPIM:tx_status_0\,
            interrupt => Net_172);

    \SPIM:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_11,
            status_6 => \SPIM:BSPIM:rx_status_6\,
            status_5 => \SPIM:BSPIM:rx_status_5\,
            status_4 => \SPIM:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_137);

    \SPIM:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_11,
            cs_addr_2 => \SPIM:BSPIM:state_2\,
            cs_addr_1 => \SPIM:BSPIM:state_1\,
            cs_addr_0 => \SPIM:BSPIM:state_0\,
            route_si => Net_13,
            f1_load => \SPIM:BSPIM:load_rx_data\,
            so_comb => \SPIM:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    DMA_TX:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_172,
            termin => '0',
            termout => Net_85,
            clock => ClockBlock_BUS_CLK);

    \SPIM_Mux:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \SPIM_Mux:control_7\,
            control_6 => \SPIM_Mux:control_6\,
            control_5 => \SPIM_Mux:control_5\,
            control_4 => \SPIM_Mux:control_4\,
            control_3 => \SPIM_Mux:control_3\,
            control_2 => \SPIM_Mux:control_2\,
            control_1 => Net_92_1,
            control_0 => Net_92_0,
            busclk => ClockBlock_BUS_CLK);

    \RPi_SPIS:BSPIS:sync_1\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            in => \RPi_SPIS:BSPIS:tx_load\,
            out => \RPi_SPIS:BSPIS:dpcounter_one_fin\);

    \RPi_SPIS:BSPIS:sync_2\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            in => \RPi_SPIS:BSPIS:dpMISO_fifo_empty\,
            out => \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\);

    \RPi_SPIS:BSPIS:sync_3\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            in => \RPi_SPIS:BSPIS:mosi_buf_overrun\,
            out => \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\);

    \RPi_SPIS:BSPIS:sync_4\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            in => \RPi_SPIS:BSPIS:dpMOSI_fifo_full\,
            out => \RPi_SPIS:BSPIS:dpMOSI_fifo_full_reg\);

    \RPi_SPIS:BSPIS:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '1',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            clock_n => Net_119,
            reset => Net_120,
            load => open,
            enable => Net_126,
            count_6 => \RPi_SPIS:BSPIS:count_6\,
            count_5 => \RPi_SPIS:BSPIS:count_5\,
            count_4 => \RPi_SPIS:BSPIS:count_4\,
            count_3 => \RPi_SPIS:BSPIS:count_3\,
            count_2 => \RPi_SPIS:BSPIS:count_2\,
            count_1 => \RPi_SPIS:BSPIS:count_1\,
            count_0 => \RPi_SPIS:BSPIS:count_0\);

    \RPi_SPIS:BSPIS:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            status_6 => \RPi_SPIS:BSPIS:byte_complete\,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => \RPi_SPIS:BSPIS:miso_tx_empty_reg_fin\,
            status_1 => \RPi_SPIS:BSPIS:tx_status_1\,
            status_0 => \RPi_SPIS:BSPIS:tx_status_0\);

    \RPi_SPIS:BSPIS:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_122,
            status_6 => \RPi_SPIS:BSPIS:dpMOSI_fifo_full_reg\,
            status_5 => \RPi_SPIS:BSPIS:rx_buf_overrun\,
            status_4 => \RPi_SPIS:BSPIS:rx_status_4\,
            status_3 => \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_295);

    \RPi_SPIS:BSPIS:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => Net_119,
            cs_addr_2 => Net_126,
            cs_addr_0 => \RPi_SPIS:BSPIS:tx_load\,
            route_si => \RPi_SPIS:BSPIS:mosi_to_dp\,
            f1_load => \RPi_SPIS:BSPIS:tx_load\,
            so_comb => \RPi_SPIS:BSPIS:miso_from_dp\,
            f0_bus_stat_comb => \RPi_SPIS:BSPIS:tx_status_1\,
            f0_blk_stat_comb => \RPi_SPIS:BSPIS:dpMISO_fifo_empty\,
            f1_bus_stat_comb => \RPi_SPIS:BSPIS:dpMOSI_fifo_not_empty\,
            f1_blk_stat_comb => \RPi_SPIS:BSPIS:dpMOSI_fifo_full\,
            busclk => ClockBlock_BUS_CLK);

    \RPi_SPIS:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_295,
            clock => ClockBlock_BUS_CLK);

    \Control_Reg_2:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_2:control_7\,
            control_6 => \Control_Reg_2:control_6\,
            control_5 => \Control_Reg_2:control_5\,
            control_4 => \Control_Reg_2:control_4\,
            control_3 => \Control_Reg_2:control_3\,
            control_2 => \Control_Reg_2:control_2\,
            control_1 => Net_157,
            control_0 => Net_185,
            busclk => ClockBlock_BUS_CLK);

    \I2C_2:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_2:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            control_7 => \I2C_2:bI2C_UDB:control_7\,
            control_6 => \I2C_2:bI2C_UDB:control_6\,
            control_5 => \I2C_2:bI2C_UDB:control_5\,
            control_4 => \I2C_2:bI2C_UDB:control_4\,
            control_3 => \I2C_2:bI2C_UDB:control_3\,
            control_2 => \I2C_2:bI2C_UDB:control_2\,
            control_1 => \I2C_2:bI2C_UDB:control_1\,
            control_0 => \I2C_2:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            status_6 => open,
            status_5 => \I2C_2:bI2C_UDB:status_5\,
            status_4 => \I2C_2:bI2C_UDB:status_4\,
            status_3 => \I2C_2:bI2C_UDB:status_3\,
            status_2 => \I2C_2:bI2C_UDB:status_2\,
            status_1 => \I2C_2:bI2C_UDB:status_1\,
            status_0 => \I2C_2:bI2C_UDB:status_0\,
            interrupt => \I2C_2:Net_697\);

    \I2C_2:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_2:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_2:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_2:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_2:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_2:Net_970\,
            cs_addr_1 => \I2C_2:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_2:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_2:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_2:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            control_7 => \I2C_1:bI2C_UDB:control_7\,
            control_6 => \I2C_1:bI2C_UDB:control_6\,
            control_5 => \I2C_1:bI2C_UDB:control_5\,
            control_4 => \I2C_1:bI2C_UDB:control_4\,
            control_3 => \I2C_1:bI2C_UDB:control_3\,
            control_2 => \I2C_1:bI2C_UDB:control_2\,
            control_1 => \I2C_1:bI2C_UDB:control_1\,
            control_0 => \I2C_1:bI2C_UDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            status_6 => open,
            status_5 => \I2C_1:bI2C_UDB:status_5\,
            status_4 => \I2C_1:bI2C_UDB:status_4\,
            status_3 => \I2C_1:bI2C_UDB:status_3\,
            status_2 => \I2C_1:bI2C_UDB:status_2\,
            status_1 => \I2C_1:bI2C_UDB:status_1\,
            status_0 => \I2C_1:bI2C_UDB:status_0\,
            interrupt => \I2C_1:Net_697\);

    \I2C_1:bI2C_UDB:Shifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
            d0_init => "00000100",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\,
            busclk => ClockBlock_BUS_CLK);

    \I2C_1:bI2C_UDB:Master:ClkGen:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
            d0_init => "00001111",
            d1_init => "00001000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \I2C_1:Net_970\,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM_1:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            load => open,
            enable => \SPIM_1:BSPIM:cnt_enable\,
            count_6 => \SPIM_1:BSPIM:count_6\,
            count_5 => \SPIM_1:BSPIM:count_5\,
            count_4 => \SPIM_1:BSPIM:count_4\,
            count_3 => \SPIM_1:BSPIM:count_3\,
            count_2 => \SPIM_1:BSPIM:count_2\,
            count_1 => \SPIM_1:BSPIM:count_1\,
            count_0 => \SPIM_1:BSPIM:count_0\,
            tc => \SPIM_1:BSPIM:cnt_tc\);

    \SPIM_1:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_1:BSPIM:tx_status_4\,
            status_3 => \SPIM_1:BSPIM:load_rx_data\,
            status_2 => \SPIM_1:BSPIM:tx_status_2\,
            status_1 => \SPIM_1:BSPIM:tx_status_1\,
            status_0 => \SPIM_1:BSPIM:tx_status_0\,
            interrupt => Net_257);

    \SPIM_1:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            status_6 => \SPIM_1:BSPIM:rx_status_6\,
            status_5 => \SPIM_1:BSPIM:rx_status_5\,
            status_4 => \SPIM_1:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_254);

    \SPIM_1:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_1:Net_276\,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\,
            route_si => Net_19,
            f1_load => \SPIM_1:BSPIM:load_rx_data\,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \SPIM_1_Mux:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \SPIM_1_Mux:control_7\,
            control_6 => \SPIM_1_Mux:control_6\,
            control_5 => \SPIM_1_Mux:control_5\,
            control_4 => \SPIM_1_Mux:control_4\,
            control_3 => \SPIM_1_Mux:control_3\,
            control_2 => \SPIM_1_Mux:control_2\,
            control_1 => Net_233_1,
            control_0 => Net_233_0,
            busclk => ClockBlock_BUS_CLK);

    DMA_RX_1:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_254,
            termin => '0',
            termout => Net_256,
            clock => ClockBlock_BUS_CLK);

    DMA_TX_1:drqcell
        GENERIC MAP(
            drq_type => "01",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_257,
            termin => '0',
            termout => Net_259,
            clock => ClockBlock_BUS_CLK);

    \EnableBattery:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \EnableBattery:control_7\,
            control_6 => \EnableBattery:control_6\,
            control_5 => \EnableBattery:control_5\,
            control_4 => \EnableBattery:control_4\,
            control_3 => \EnableBattery:control_3\,
            control_2 => \EnableBattery:control_2\,
            control_1 => Net_260,
            control_0 => Net_263,
            busclk => ClockBlock_BUS_CLK);

    \Slush_Interrupts:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Slush_Interrupts:control_7\,
            control_6 => \Slush_Interrupts:control_6\,
            control_5 => \Slush_Interrupts:control_5\,
            control_4 => \Slush_Interrupts:control_4\,
            control_3 => \Slush_Interrupts:control_3\,
            control_2 => \Slush_Interrupts:control_2\,
            control_1 => Net_270,
            control_0 => Net_273,
            busclk => ClockBlock_BUS_CLK);

    \Slush_I2C_interrupts:sts_intr:sts_reg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_281,
            status_0 => Net_280,
            interrupt => Net_289);

    isr_2:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_289,
            clock => ClockBlock_BUS_CLK);

    isr_3:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_298,
            clock => ClockBlock_BUS_CLK);

    \Timer_1:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_1:Net_51\,
            cmp => \Timer_1:Net_261\,
            irq => Net_298);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.aclk_glb_ff_0__sig\,
            out => Net_333);

    isr_4:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_333,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_342,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_1:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_1:Net_252\,
            next => Net_425,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\,
            eof_udb => Net_342);

    \ADC_DelSig_1:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 16)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_1__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC_DelSig_1:mod_reset\,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\,
            dec_clock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\);

    \ADC_DelSig_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_351,
            clock => ClockBlock_BUS_CLK);

    \ADC_DelSig_1:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC_DelSig_1:aclock\,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC_DelSig_1:mod_reset\,
            interrupt => Net_351);

    isr_5:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_342,
            clock => ClockBlock_BUS_CLK);

    isr_6:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_425,
            clock => ClockBlock_BUS_CLK);

    \PWM_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => Net_530,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_495,
            tc => \PWM_1:Net_63\,
            cmp => Net_506,
            irq => \PWM_1:Net_54\);

    \PWM_2:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => Net_530,
            enable => __ONE__,
            capture => open,
            timer_reset => Net_495,
            tc => \PWM_2:Net_63\,
            cmp => Net_620,
            irq => \PWM_2:Net_54\);

    \PWM_ControlReg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \PWM_ControlReg:control_7\,
            control_6 => \PWM_ControlReg:control_6\,
            control_5 => \PWM_ControlReg:control_5\,
            control_4 => \PWM_ControlReg:control_4\,
            control_3 => \PWM_ControlReg:control_3\,
            control_2 => \PWM_ControlReg:control_2\,
            control_1 => Net_495,
            control_0 => Net_530,
            busclk => ClockBlock_BUS_CLK);

    \Control_Reg_1:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_1:control_7\,
            control_6 => \Control_Reg_1:control_6\,
            control_5 => \Control_Reg_1:control_5\,
            control_4 => \Control_Reg_1:control_4\,
            control_3 => \Control_Reg_1:control_3\,
            control_2 => \Control_Reg_1:control_2\,
            control_1 => \Control_Reg_1:control_1\,
            control_0 => Net_816,
            busclk => ClockBlock_BUS_CLK);

    \Status_Reg_1:sts_intr:sts_reg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => Net_824,
            status_0 => Net_823,
            interrupt => Net_839);

    isr_7:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_839,
            clock => ClockBlock_BUS_CLK);

    Net_30:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_30,
            clock_0 => Net_11,
            main_0 => Net_30,
            main_1 => \SPIM:BSPIM:state_2\,
            main_2 => \SPIM:BSPIM:state_1\,
            main_3 => \SPIM:BSPIM:state_0\,
            main_4 => \SPIM:BSPIM:mosi_from_dp\,
            main_5 => \SPIM:BSPIM:count_4\,
            main_6 => \SPIM:BSPIM:count_3\,
            main_7 => \SPIM:BSPIM:count_2\,
            main_8 => \SPIM:BSPIM:count_1\,
            main_9 => \SPIM:BSPIM:count_0\,
            main_10 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_2\,
            clock_0 => Net_11,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_1\,
            clock_0 => Net_11,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:tx_status_1\,
            main_9 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:state_0\,
            clock_0 => Net_11,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:tx_status_1\);

    Net_15:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_15,
            clock_0 => Net_11,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => Net_15);

    \SPIM:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:load_cond\,
            clock_0 => Net_11,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:load_cond\);

    \SPIM:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:ld_ident\,
            clock_0 => Net_11,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:count_4\,
            main_4 => \SPIM:BSPIM:count_3\,
            main_5 => \SPIM:BSPIM:count_2\,
            main_6 => \SPIM:BSPIM:count_1\,
            main_7 => \SPIM:BSPIM:count_0\,
            main_8 => \SPIM:BSPIM:ld_ident\);

    \SPIM:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM:BSPIM:cnt_enable\,
            clock_0 => Net_11,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => \SPIM:BSPIM:cnt_enable\);

    Net_31:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_31,
            clock_0 => Net_11,
            main_0 => \SPIM:BSPIM:state_2\,
            main_1 => \SPIM:BSPIM:state_1\,
            main_2 => \SPIM:BSPIM:state_0\,
            main_3 => Net_31);

    \RPi_SPIS:BSPIS:dpcounter_one_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:dpcounter_one_reg\,
            clock_0 => Net_122,
            main_0 => \RPi_SPIS:BSPIS:dpcounter_one_fin\);

    \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:mosi_buf_overrun_fin\,
            clock_0 => Net_122,
            main_0 => \RPi_SPIS:BSPIS:mosi_buf_overrun_reg\);

    \RPi_SPIS:BSPIS:mosi_tmp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \RPi_SPIS:BSPIS:mosi_tmp\,
            clock_0 => Net_119,
            main_0 => Net_118);

    \I2C_2:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_1\);

    \I2C_2:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_4\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:control_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_state_1\,
            main_4 => \I2C_2:bI2C_UDB:m_state_0\,
            main_5 => \I2C_2:bI2C_UDB:m_reset\,
            main_6 => \I2C_2:bI2C_UDB:m_state_4_split\);

    \I2C_2:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_2\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_2\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:m_state_4\,
            main_1 => \I2C_2:bI2C_UDB:m_state_3\,
            main_2 => \I2C_2:bI2C_UDB:m_state_2\,
            main_3 => \I2C_2:bI2C_UDB:m_reset\,
            main_4 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_2:bI2C_UDB:m_state_2_split\);

    \I2C_2:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_1\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_0\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0_split\);

    \I2C_2:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_3\,
            main_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_2:bI2C_UDB:m_state_4\,
            main_3 => \I2C_2:bI2C_UDB:m_state_3\,
            main_4 => \I2C_2:bI2C_UDB:m_state_2\,
            main_5 => \I2C_2:bI2C_UDB:m_state_1\,
            main_6 => \I2C_2:bI2C_UDB:m_state_0\,
            main_7 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_2\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_2\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_1\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_1\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:Net_1109_1\,
            main_7 => \I2C_2:bI2C_UDB:m_reset\,
            main_8 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:status_0\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:status_0\,
            main_1 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_2:bI2C_UDB:m_state_4\,
            main_3 => \I2C_2:bI2C_UDB:m_state_3\,
            main_4 => \I2C_2:bI2C_UDB:m_state_2\,
            main_5 => \I2C_2:bI2C_UDB:m_state_1\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\);

    \I2C_2:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_0\);

    \I2C_2:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\);

    \I2C_2:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_last_reg\);

    \I2C_2:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:sda_in_reg\);

    \I2C_2:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:sda_in_last_reg\);

    \I2C_2:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_2:bI2C_UDB:m_reset\,
            main_2 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_2:bI2C_UDB:m_reset\,
            main_2 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:m_state_0_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_5 * !main_6 * main_7 * !main_8 * !main_9 * main_10) + (main_1 * !main_4 * main_6 * main_7 * main_8 * !main_9 * !main_11) + (!main_2 * main_3 * main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_4 * !main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_4 * main_5 * main_6 * main_7 * !main_9 * main_10) + (main_4 * !main_5 * !main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_6 * !main_7 * main_8 * !main_9) + (!main_5 * main_6 * !main_7 * !main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_0_split\,
            main_0 => \I2C_2:bI2C_UDB:control_7\,
            main_1 => \I2C_2:bI2C_UDB:control_6\,
            main_2 => \I2C_2:bI2C_UDB:control_5\,
            main_3 => \I2C_2:bI2C_UDB:control_4\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:m_reset\,
            main_1 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_2:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_2:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_2:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_2:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_2:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_2:bI2C_UDB:m_reset\,
            main_6 => \I2C_2:bI2C_UDB:bus_busy_reg\);

    \I2C_2:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:Net_1109_0\,
            main_1 => \I2C_2:Net_643_3\);

    \I2C_2:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:Net_643_3\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_2:bI2C_UDB:m_state_4\,
            main_2 => \I2C_2:bI2C_UDB:m_state_3\,
            main_3 => \I2C_2:bI2C_UDB:m_state_2\,
            main_4 => \I2C_2:bI2C_UDB:m_state_1\,
            main_5 => \I2C_2:bI2C_UDB:m_state_0\,
            main_6 => \I2C_2:bI2C_UDB:m_reset\,
            main_7 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_2:bI2C_UDB:cnt_reset\);

    \I2C_2:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:sda_x_wire\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => \I2C_2:sda_x_wire\,
            main_1 => \I2C_2:bI2C_UDB:control_4\,
            main_2 => \I2C_2:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_2:bI2C_UDB:m_state_4\,
            main_4 => \I2C_2:bI2C_UDB:m_state_3\,
            main_5 => \I2C_2:bI2C_UDB:m_state_2\,
            main_6 => \I2C_2:bI2C_UDB:m_state_1\,
            main_7 => \I2C_2:bI2C_UDB:m_state_0\,
            main_8 => \I2C_2:bI2C_UDB:m_reset\,
            main_9 => \I2C_2:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc2_reg\);

    \I2C_2:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_reset\,
            clock_0 => \I2C_2:Net_970\,
            main_0 => Net_157,
            main_1 => \I2C_2:bI2C_UDB:control_1\);

    Net_25:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3) + (!main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_25,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => Net_25,
            main_1 => \SPIM_1:BSPIM:state_2\,
            main_2 => \SPIM_1:BSPIM:state_1\,
            main_3 => \SPIM_1:BSPIM:state_0\);

    \I2C_1:bI2C_UDB:sda_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_1\);

    \I2C_1:bI2C_UDB:m_state_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_4\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:control_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_state_1\,
            main_4 => \I2C_1:bI2C_UDB:m_state_0\,
            main_5 => \I2C_1:bI2C_UDB:m_reset\,
            main_6 => \I2C_1:bI2C_UDB:m_state_4_split\);

    \I2C_1:bI2C_UDB:m_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_7 * main_8 * !main_9 * main_10 * !main_11) + (!main_3 * !main_4 * main_6 * main_7 * !main_8 * !main_9 * main_10 * !main_11) + (!main_4 * main_5 * !main_9) + (!main_4 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_5 * !main_9 * !main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:control_6\,
            main_1 => \I2C_1:bI2C_UDB:control_5\,
            main_2 => \I2C_1:bI2C_UDB:control_2\,
            main_3 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_1:bI2C_UDB:m_state_4\,
            main_5 => \I2C_1:bI2C_UDB:m_state_3\,
            main_6 => \I2C_1:bI2C_UDB:m_state_2\,
            main_7 => \I2C_1:bI2C_UDB:m_state_1\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0\,
            main_9 => \I2C_1:bI2C_UDB:m_reset\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:m_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4) + (main_2 * main_3) + (main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_2\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:m_state_4\,
            main_1 => \I2C_1:bI2C_UDB:m_state_3\,
            main_2 => \I2C_1:bI2C_UDB:m_state_2\,
            main_3 => \I2C_1:bI2C_UDB:m_reset\,
            main_4 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_5 => \I2C_1:bI2C_UDB:m_state_2_split\);

    \I2C_1:bI2C_UDB:m_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * !main_6) + (!main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6 * main_7) + (!main_1 * main_2 * !main_4 * main_5 * !main_6 * main_7) + (!main_1 * main_2 * main_4 * !main_5 * !main_6) + (main_1 * !main_2 * main_3 * main_5 * !main_6 * main_7) + (main_1 * !main_2 * main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_1\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:m_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * !main_4 * !main_5 * !main_6 * main_7) + (main_0 * !main_1 * main_3 * main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_5 * !main_6 * main_7) + (main_5 * !main_6 * !main_7) + (main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_state_0\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:tx_reg_empty\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:bI2C_UDB:m_state_0_split\);

    \I2C_1:bI2C_UDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7) + (main_0 * main_1) + (main_0 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_3\,
            main_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_1:bI2C_UDB:m_state_4\,
            main_3 => \I2C_1:bI2C_UDB:m_state_3\,
            main_4 => \I2C_1:bI2C_UDB:m_state_2\,
            main_5 => \I2C_1:bI2C_UDB:m_state_1\,
            main_6 => \I2C_1:bI2C_UDB:m_state_0\,
            main_7 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6) + (main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5) + (main_0 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_2\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_2\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * main_8) + (main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_8) + (main_0 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_1\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_1\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:Net_1109_1\,
            main_7 => \I2C_1:bI2C_UDB:m_reset\,
            main_8 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:status_0\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:status_0\,
            main_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_2 => \I2C_1:bI2C_UDB:m_state_4\,
            main_3 => \I2C_1:bI2C_UDB:m_state_3\,
            main_4 => \I2C_1:bI2C_UDB:m_state_2\,
            main_5 => \I2C_1:bI2C_UDB:m_state_1\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\);

    \I2C_1:bI2C_UDB:scl_in_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_0\);

    \I2C_1:bI2C_UDB:scl_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\);

    \I2C_1:bI2C_UDB:scl_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_last_reg\);

    \I2C_1:bI2C_UDB:sda_in_last_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:sda_in_reg\);

    \I2C_1:bI2C_UDB:sda_in_last2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:sda_in_last2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:sda_in_last_reg\);

    \I2C_1:bI2C_UDB:clkgen_tc1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_tc\,
            main_1 => \I2C_1:bI2C_UDB:m_reset\,
            main_2 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:bI2C_UDB:lost_arb_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:lost_arb_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\,
            main_1 => \I2C_1:bI2C_UDB:m_reset\,
            main_2 => \I2C_1:bI2C_UDB:lost_arb_reg\);

    \I2C_2:bI2C_UDB:m_state_2_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6 * main_10) + (main_2 * main_4 * main_5 * !main_7 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * !main_8 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_10 * main_11) + (!main_4 * !main_5 * main_6 * !main_7 * main_10) + (!main_4 * main_5 * main_7 * main_8 * !main_9 * main_10) + (main_4 * !main_5 * !main_6 * main_7 * main_8 * !main_9 * main_10) + (main_4 * main_5 * !main_7 * main_8 * !main_9 * main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \I2C_2:bI2C_UDB:m_state_2_split\,
            main_0 => \I2C_2:bI2C_UDB:control_6\,
            main_1 => \I2C_2:bI2C_UDB:control_5\,
            main_2 => \I2C_2:bI2C_UDB:control_4\,
            main_3 => \I2C_2:bI2C_UDB:tx_reg_empty\,
            main_4 => \I2C_2:bI2C_UDB:m_state_4\,
            main_5 => \I2C_2:bI2C_UDB:m_state_3\,
            main_6 => \I2C_2:bI2C_UDB:m_state_2\,
            main_7 => \I2C_2:bI2C_UDB:m_state_1\,
            main_8 => \I2C_2:bI2C_UDB:m_state_0\,
            main_9 => \I2C_2:bI2C_UDB:m_reset\,
            main_10 => \I2C_2:bI2C_UDB:clkgen_tc1_reg\,
            main_11 => \I2C_2:bI2C_UDB:lost_arb_reg\);

    \I2C_1:bI2C_UDB:clkgen_tc2_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clkgen_tc2_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:m_reset\,
            main_1 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\);

    \I2C_1:bI2C_UDB:bus_busy_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (main_0 * main_1 * main_2 * main_3 * !main_4 * main_6) + (main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:bus_busy_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:scl_in_reg\,
            main_1 => \I2C_1:bI2C_UDB:scl_in_last_reg\,
            main_2 => \I2C_1:bI2C_UDB:scl_in_last2_reg\,
            main_3 => \I2C_1:bI2C_UDB:sda_in_last_reg\,
            main_4 => \I2C_1:bI2C_UDB:sda_in_last2_reg\,
            main_5 => \I2C_1:bI2C_UDB:m_reset\,
            main_6 => \I2C_1:bI2C_UDB:bus_busy_reg\);

    \I2C_1:bI2C_UDB:clk_eq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:clk_eq_reg\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:Net_1109_0\,
            main_1 => \I2C_1:Net_643_3\);

    \I2C_1:Net_643_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_6) + (!main_0 * main_2 * !main_6) + (!main_0 * main_3 * !main_6 * !main_7) + (!main_0 * main_4 * main_5 * !main_6 * main_7) + (!main_1 * !main_2 * main_3 * main_4 * !main_6) + (!main_6 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:Net_643_3\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:bI2C_UDB:clkgen_cl1\,
            main_1 => \I2C_1:bI2C_UDB:m_state_4\,
            main_2 => \I2C_1:bI2C_UDB:m_state_3\,
            main_3 => \I2C_1:bI2C_UDB:m_state_2\,
            main_4 => \I2C_1:bI2C_UDB:m_state_1\,
            main_5 => \I2C_1:bI2C_UDB:m_state_0\,
            main_6 => \I2C_1:bI2C_UDB:m_reset\,
            main_7 => \I2C_1:bI2C_UDB:clkgen_tc1_reg\,
            main_8 => \I2C_1:bI2C_UDB:cnt_reset\);

    \I2C_1:sda_x_wire\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_8 * !main_10) + (!main_1 * main_3 * main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_9 * main_10) + (!main_2 * !main_3 * main_4 * !main_8 * !main_9 * main_10) + (!main_3 * !main_4 * !main_5 * main_6 * main_7 * !main_8 * main_10) + (!main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:sda_x_wire\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => \I2C_1:sda_x_wire\,
            main_1 => \I2C_1:bI2C_UDB:control_4\,
            main_2 => \I2C_1:bI2C_UDB:shift_data_out\,
            main_3 => \I2C_1:bI2C_UDB:m_state_4\,
            main_4 => \I2C_1:bI2C_UDB:m_state_3\,
            main_5 => \I2C_1:bI2C_UDB:m_state_2\,
            main_6 => \I2C_1:bI2C_UDB:m_state_1\,
            main_7 => \I2C_1:bI2C_UDB:m_state_0\,
            main_8 => \I2C_1:bI2C_UDB:m_reset\,
            main_9 => \I2C_1:bI2C_UDB:lost_arb_reg\,
            main_10 => \I2C_1:bI2C_UDB:clkgen_tc2_reg\);

    \I2C_1:bI2C_UDB:m_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \I2C_1:bI2C_UDB:m_reset\,
            clock_0 => \I2C_1:Net_970\,
            main_0 => Net_185,
            main_1 => \I2C_1:bI2C_UDB:control_1\);

    Net_23:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_23,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => Net_23,
            main_1 => \SPIM_1:BSPIM:state_2\,
            main_2 => \SPIM_1:BSPIM:state_1\,
            main_3 => \SPIM_1:BSPIM:state_0\,
            main_4 => \SPIM_1:BSPIM:mosi_from_dp\,
            main_5 => \SPIM_1:BSPIM:count_4\,
            main_6 => \SPIM_1:BSPIM:count_3\,
            main_7 => \SPIM_1:BSPIM:count_2\,
            main_8 => \SPIM_1:BSPIM:count_1\,
            main_9 => \SPIM_1:BSPIM:count_0\,
            main_10 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_2\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\,
            main_9 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_1\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:tx_status_1\,
            main_9 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:state_0\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:tx_status_1\);

    Net_220:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_220,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => Net_220);

    \SPIM_1:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:load_cond\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:load_cond\);

    \SPIM_1:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:ld_ident\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:count_4\,
            main_4 => \SPIM_1:BSPIM:count_3\,
            main_5 => \SPIM_1:BSPIM:count_2\,
            main_6 => \SPIM_1:BSPIM:count_1\,
            main_7 => \SPIM_1:BSPIM:count_0\,
            main_8 => \SPIM_1:BSPIM:ld_ident\);

    \SPIM_1:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_1:BSPIM:cnt_enable\,
            clock_0 => \SPIM_1:Net_276\,
            main_0 => \SPIM_1:BSPIM:state_2\,
            main_1 => \SPIM_1:BSPIM:state_1\,
            main_2 => \SPIM_1:BSPIM:state_0\,
            main_3 => \SPIM_1:BSPIM:cnt_enable\);

END __DEFAULT__;
