--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml LC3.twx LC3.ncd -o LC3.twr LC3.pcf -ucf Nexys3_Master.ucf

Design file:              LC3.ncd
Physical constraint file: LC3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1138565 paths analyzed, 2415 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.792ns.
--------------------------------------------------------------------------------

Paths for end point cpu/PSR_1 (SLICE_X12Y37.C2), 15871 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.711ns (Levels of Logic = 12)
  Clock Path Skew:      -0.046ns (0.249 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.A1       net (fanout=8)        1.047   cpu/SR1<0>
    SLICE_X6Y33.AMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X7Y34.D5       net (fanout=8)        0.420   cpu/SR1OUT<0>
    SLICE_X7Y34.D        Tilo                  0.259   fsm/controlstore/MicroIR<15>
                                                       cpu/Mmux_ADDR1MUX_OUT17
    SLICE_X6Y35.AX       net (fanout=1)        0.749   cpu/ADDR1MUX_OUT<0>
    SLICE_X6Y35.COUT     Taxcy                 0.199   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.BMUX     Tcinb                 0.292   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X9Y34.C6       net (fanout=2)        0.617   cpu/ADDER<5>
    SLICE_X9Y34.C        Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A20
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A241
    SLICE_X9Y34.A6       net (fanout=2)        0.283   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A24
    SLICE_X9Y34.A        Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A20
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A247
    SLICE_X8Y35.BX       net (fanout=1)        0.546   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<5>
    SLICE_X8Y35.COUT     Tbxcy                 0.157   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.DMUX     Tcind                 0.272   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y38.A6      net (fanout=1)        0.736   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X10Y38.A       Tilo                  0.203   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X11Y37.A6      net (fanout=9)        0.299   BUS<11>
    SLICE_X11Y37.A       Tilo                  0.259   g_memory/MAR<15>
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X12Y37.C2      net (fanout=1)        0.594   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X12Y37.CLK     Tas                   0.341   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.711ns (3.411ns logic, 6.300ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.692ns (Levels of Logic = 11)
  Clock Path Skew:      -0.046ns (0.249 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.C1       net (fanout=8)        1.168   cpu/SR1<0>
    SLICE_X6Y33.CMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC
    SLICE_X5Y35.D6       net (fanout=8)        0.576   cpu/SR1OUT<4>
    SLICE_X5Y35.D        Tilo                  0.259   cpu/ADDR1MUX_OUT<4>
                                                       cpu/Mmux_ADDR1MUX_OUT111
    SLICE_X6Y36.AX       net (fanout=1)        0.600   cpu/ADDR1MUX_OUT<4>
    SLICE_X6Y36.CMUX     Taxc                  0.348   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X7Y35.C5       net (fanout=2)        0.363   cpu/ADDER<6>
    SLICE_X7Y35.C        Tilo                  0.259   cpu/IR<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A261
    SLICE_X8Y38.A6       net (fanout=2)        0.560   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A26
    SLICE_X8Y38.A        Tilo                  0.205   g_memory/MAR<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A267
    SLICE_X8Y35.CX       net (fanout=1)        0.626   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<6>
    SLICE_X8Y35.COUT     Tcxcy                 0.107   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.DMUX     Tcind                 0.272   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y38.A6      net (fanout=1)        0.736   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X10Y38.A       Tilo                  0.203   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X11Y37.A6      net (fanout=9)        0.299   BUS<11>
    SLICE_X11Y37.A       Tilo                  0.259   g_memory/MAR<15>
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X12Y37.C2      net (fanout=1)        0.594   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X12Y37.CLK     Tas                   0.341   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.692ns (3.164ns logic, 6.528ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.679ns (Levels of Logic = 12)
  Clock Path Skew:      -0.046ns (0.249 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.A1       net (fanout=8)        1.047   cpu/SR1<0>
    SLICE_X6Y33.AMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X7Y34.D5       net (fanout=8)        0.420   cpu/SR1OUT<0>
    SLICE_X7Y34.D        Tilo                  0.259   fsm/controlstore/MicroIR<15>
                                                       cpu/Mmux_ADDR1MUX_OUT17
    SLICE_X6Y35.AX       net (fanout=1)        0.749   cpu/ADDR1MUX_OUT<0>
    SLICE_X6Y35.COUT     Taxcy                 0.199   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CMUX     Tcinc                 0.261   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X7Y35.C5       net (fanout=2)        0.363   cpu/ADDER<6>
    SLICE_X7Y35.C        Tilo                  0.259   cpu/IR<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A261
    SLICE_X8Y38.A6       net (fanout=2)        0.560   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A26
    SLICE_X8Y38.A        Tilo                  0.205   g_memory/MAR<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A267
    SLICE_X8Y35.CX       net (fanout=1)        0.626   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<6>
    SLICE_X8Y35.COUT     Tcxcy                 0.107   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.DMUX     Tcind                 0.272   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y38.A6      net (fanout=1)        0.736   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X10Y38.A       Tilo                  0.203   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X11Y37.A6      net (fanout=9)        0.299   BUS<11>
    SLICE_X11Y37.A       Tilo                  0.259   g_memory/MAR<15>
                                                       cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X12Y37.C2      net (fanout=1)        0.594   cpu/Mmux_PSRMUX_OUT<1>12
    SLICE_X12Y37.CLK     Tas                   0.341   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.679ns (3.276ns logic, 6.403ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu/regfile/Mram_REGFILE2_RAMC_D1 (SLICE_X6Y34.CI), 10983 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/regfile/Mram_REGFILE2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.609ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/regfile/Mram_REGFILE2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.A1       net (fanout=8)        1.047   cpu/SR1<0>
    SLICE_X6Y33.AMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X7Y34.D5       net (fanout=8)        0.420   cpu/SR1OUT<0>
    SLICE_X7Y34.D        Tilo                  0.259   fsm/controlstore/MicroIR<15>
                                                       cpu/Mmux_ADDR1MUX_OUT17
    SLICE_X6Y35.AX       net (fanout=1)        0.749   cpu/ADDR1MUX_OUT<0>
    SLICE_X6Y35.COUT     Taxcy                 0.199   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.BMUX     Tcinb                 0.292   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X9Y34.C6       net (fanout=2)        0.617   cpu/ADDER<5>
    SLICE_X9Y34.C        Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A20
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A241
    SLICE_X9Y34.A6       net (fanout=2)        0.283   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A24
    SLICE_X9Y34.A        Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A20
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A247
    SLICE_X8Y35.BX       net (fanout=1)        0.546   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<5>
    SLICE_X8Y35.COUT     Tbxcy                 0.157   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.DMUX     Tcind                 0.272   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y38.A6      net (fanout=1)        0.736   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X10Y38.A       Tilo                  0.203   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X6Y34.CI       net (fanout=9)        1.347   BUS<11>
    SLICE_X6Y34.CLK      Tds                   0.044   cpu/SR1OUT<11>
                                                       cpu/regfile/Mram_REGFILE2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      9.609ns (2.855ns logic, 6.754ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/regfile/Mram_REGFILE2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.590ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/regfile/Mram_REGFILE2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.C1       net (fanout=8)        1.168   cpu/SR1<0>
    SLICE_X6Y33.CMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC
    SLICE_X5Y35.D6       net (fanout=8)        0.576   cpu/SR1OUT<4>
    SLICE_X5Y35.D        Tilo                  0.259   cpu/ADDR1MUX_OUT<4>
                                                       cpu/Mmux_ADDR1MUX_OUT111
    SLICE_X6Y36.AX       net (fanout=1)        0.600   cpu/ADDR1MUX_OUT<4>
    SLICE_X6Y36.CMUX     Taxc                  0.348   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X7Y35.C5       net (fanout=2)        0.363   cpu/ADDER<6>
    SLICE_X7Y35.C        Tilo                  0.259   cpu/IR<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A261
    SLICE_X8Y38.A6       net (fanout=2)        0.560   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A26
    SLICE_X8Y38.A        Tilo                  0.205   g_memory/MAR<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A267
    SLICE_X8Y35.CX       net (fanout=1)        0.626   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<6>
    SLICE_X8Y35.COUT     Tcxcy                 0.107   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.DMUX     Tcind                 0.272   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y38.A6      net (fanout=1)        0.736   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X10Y38.A       Tilo                  0.203   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X6Y34.CI       net (fanout=9)        1.347   BUS<11>
    SLICE_X6Y34.CLK      Tds                   0.044   cpu/SR1OUT<11>
                                                       cpu/regfile/Mram_REGFILE2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      9.590ns (2.608ns logic, 6.982ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/regfile/Mram_REGFILE2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.577ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/regfile/Mram_REGFILE2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.A1       net (fanout=8)        1.047   cpu/SR1<0>
    SLICE_X6Y33.AMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X7Y34.D5       net (fanout=8)        0.420   cpu/SR1OUT<0>
    SLICE_X7Y34.D        Tilo                  0.259   fsm/controlstore/MicroIR<15>
                                                       cpu/Mmux_ADDR1MUX_OUT17
    SLICE_X6Y35.AX       net (fanout=1)        0.749   cpu/ADDR1MUX_OUT<0>
    SLICE_X6Y35.COUT     Taxcy                 0.199   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CMUX     Tcinc                 0.261   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X7Y35.C5       net (fanout=2)        0.363   cpu/ADDER<6>
    SLICE_X7Y35.C        Tilo                  0.259   cpu/IR<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A261
    SLICE_X8Y38.A6       net (fanout=2)        0.560   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A26
    SLICE_X8Y38.A        Tilo                  0.205   g_memory/MAR<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A267
    SLICE_X8Y35.CX       net (fanout=1)        0.626   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<6>
    SLICE_X8Y35.COUT     Tcxcy                 0.107   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.DMUX     Tcind                 0.272   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y38.A6      net (fanout=1)        0.736   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<11>
    SLICE_X10Y38.A       Tilo                  0.203   cpu/PC<12>
                                                       BUS<11>LogicTrst1
    SLICE_X6Y34.CI       net (fanout=9)        1.347   BUS<11>
    SLICE_X6Y34.CLK      Tds                   0.044   cpu/SR1OUT<11>
                                                       cpu/regfile/Mram_REGFILE2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      9.577ns (2.720ns logic, 6.857ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point cpu/PSR_1 (SLICE_X12Y37.C6), 33431 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.573ns (Levels of Logic = 12)
  Clock Path Skew:      -0.046ns (0.249 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.A1       net (fanout=8)        1.047   cpu/SR1<0>
    SLICE_X6Y33.AMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X7Y34.D5       net (fanout=8)        0.420   cpu/SR1OUT<0>
    SLICE_X7Y34.D        Tilo                  0.259   fsm/controlstore/MicroIR<15>
                                                       cpu/Mmux_ADDR1MUX_OUT17
    SLICE_X6Y35.AX       net (fanout=1)        0.749   cpu/ADDR1MUX_OUT<0>
    SLICE_X6Y35.COUT     Taxcy                 0.199   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.BMUX     Tcinb                 0.292   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X9Y34.C6       net (fanout=2)        0.617   cpu/ADDER<5>
    SLICE_X9Y34.C        Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A20
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A241
    SLICE_X9Y34.A6       net (fanout=2)        0.283   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A24
    SLICE_X9Y34.A        Tilo                  0.259   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A20
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A247
    SLICE_X8Y35.BX       net (fanout=1)        0.546   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<5>
    SLICE_X8Y35.COUT     Tbxcy                 0.157   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.AMUX     Tcina                 0.177   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y37.B6      net (fanout=1)        0.492   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<8>
    SLICE_X10Y37.B       Tilo                  0.203   g_memory/MAR_10_1
                                                       BUS<8>LogicTrst1
    SLICE_X11Y36.A1      net (fanout=9)        0.630   BUS<8>
    SLICE_X11Y36.A       Tilo                  0.259   g_memory/MAR<10>
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X12Y37.C6      net (fanout=1)        0.464   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X12Y37.CLK     Tas                   0.341   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.573ns (3.316ns logic, 6.257ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.554ns (Levels of Logic = 11)
  Clock Path Skew:      -0.046ns (0.249 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.C1       net (fanout=8)        1.168   cpu/SR1<0>
    SLICE_X6Y33.CMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMC
    SLICE_X5Y35.D6       net (fanout=8)        0.576   cpu/SR1OUT<4>
    SLICE_X5Y35.D        Tilo                  0.259   cpu/ADDR1MUX_OUT<4>
                                                       cpu/Mmux_ADDR1MUX_OUT111
    SLICE_X6Y36.AX       net (fanout=1)        0.600   cpu/ADDR1MUX_OUT<4>
    SLICE_X6Y36.CMUX     Taxc                  0.348   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X7Y35.C5       net (fanout=2)        0.363   cpu/ADDER<6>
    SLICE_X7Y35.C        Tilo                  0.259   cpu/IR<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A261
    SLICE_X8Y38.A6       net (fanout=2)        0.560   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A26
    SLICE_X8Y38.A        Tilo                  0.205   g_memory/MAR<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A267
    SLICE_X8Y35.CX       net (fanout=1)        0.626   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<6>
    SLICE_X8Y35.COUT     Tcxcy                 0.107   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.AMUX     Tcina                 0.177   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y37.B6      net (fanout=1)        0.492   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<8>
    SLICE_X10Y37.B       Tilo                  0.203   g_memory/MAR_10_1
                                                       BUS<8>LogicTrst1
    SLICE_X11Y36.A1      net (fanout=9)        0.630   BUS<8>
    SLICE_X11Y36.A       Tilo                  0.259   g_memory/MAR<10>
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X12Y37.C6      net (fanout=1)        0.464   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X12Y37.CLK     Tas                   0.341   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.554ns (3.069ns logic, 6.485ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/IR_9 (FF)
  Destination:          cpu/PSR_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 12)
  Clock Path Skew:      -0.046ns (0.249 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/IR_9 to cpu/PSR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.391   cpu/IR<6>
                                                       cpu/IR_9
    SLICE_X7Y33.B2       net (fanout=4)        1.003   cpu/IR<9>
    SLICE_X7Y33.B        Tilo                  0.259   cpu/IR<6>
                                                       cpu/SR1<9>1
    SLICE_X6Y33.A1       net (fanout=8)        1.047   cpu/SR1<0>
    SLICE_X6Y33.AMUX     Tilo                  0.261   cpu/SR1OUT<5>
                                                       cpu/regfile/Mram_REGFILE1_RAMA
    SLICE_X7Y34.D5       net (fanout=8)        0.420   cpu/SR1OUT<0>
    SLICE_X7Y34.D        Tilo                  0.259   fsm/controlstore/MicroIR<15>
                                                       cpu/Mmux_ADDR1MUX_OUT17
    SLICE_X6Y35.AX       net (fanout=1)        0.749   cpu/ADDR1MUX_OUT<0>
    SLICE_X6Y35.COUT     Taxcy                 0.199   cpu/Madd_ADDER_cy<3>
                                                       cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   cpu/Madd_ADDER_cy<3>
    SLICE_X6Y36.CMUX     Tcinc                 0.261   cpu/Madd_ADDER_cy<7>
                                                       cpu/Madd_ADDER_cy<7>
    SLICE_X7Y35.C5       net (fanout=2)        0.363   cpu/ADDER<6>
    SLICE_X7Y35.C        Tilo                  0.259   cpu/IR<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A261
    SLICE_X8Y38.A6       net (fanout=2)        0.560   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A26
    SLICE_X8Y38.A        Tilo                  0.205   g_memory/MAR<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_A267
    SLICE_X8Y35.CX       net (fanout=1)        0.626   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_A<6>
    SLICE_X8Y35.COUT     Tcxcy                 0.107   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<7>
    SLICE_X8Y36.AMUX     Tcina                 0.177   cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
                                                       cpu/Mmux_Z_2_o_MARMUX_OUT[15]_mux_57_OUT_rs_cy<11>
    SLICE_X10Y37.B6      net (fanout=1)        0.492   cpu/Z_2_o_MARMUX_OUT[15]_mux_57_OUT<8>
    SLICE_X10Y37.B       Tilo                  0.203   g_memory/MAR_10_1
                                                       BUS<8>LogicTrst1
    SLICE_X11Y36.A1      net (fanout=9)        0.630   BUS<8>
    SLICE_X11Y36.A       Tilo                  0.259   g_memory/MAR<10>
                                                       cpu/Mmux_PSRMUX_OUT<1>14
    SLICE_X12Y37.C6      net (fanout=1)        0.464   cpu/Mmux_PSRMUX_OUT<1>13
    SLICE_X12Y37.CLK     Tas                   0.341   cpu/PSR<1>
                                                       cpu/Mmux_PSRMUX_OUT<1>16
                                                       cpu/PSR_1
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (3.181ns logic, 6.360ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG1_RAMA (SLICE_X26Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_15 (FF)
  Destination:          g_memory/display/Mram_SEGREG1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_15 to g_memory/display/Mram_SEGREG1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.BQ      Tcko                  0.234   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_15
    SLICE_X26Y12.D2      net (fanout=2)        0.372   g_memory/display/DDR<15>
    SLICE_X26Y12.CLK     Tah         (-Th)     0.295   seg_5_OBUF
                                                       g_memory/display/Mram_SEGREG1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (-0.061ns logic, 0.372ns route)
                                                       (-19.6% logic, 119.6% route)

--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG1_RAMA_D1 (SLICE_X26Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_15 (FF)
  Destination:          g_memory/display/Mram_SEGREG1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_15 to g_memory/display/Mram_SEGREG1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.BQ      Tcko                  0.234   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_15
    SLICE_X26Y12.D2      net (fanout=2)        0.372   g_memory/display/DDR<15>
    SLICE_X26Y12.CLK     Tah         (-Th)     0.295   seg_5_OBUF
                                                       g_memory/display/Mram_SEGREG1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (-0.061ns logic, 0.372ns route)
                                                       (-19.6% logic, 119.6% route)

--------------------------------------------------------------------------------

Paths for end point g_memory/display/Mram_SEGREG1_RAMB (SLICE_X26Y12.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               g_memory/display/DDR_15 (FF)
  Destination:          g_memory/display/Mram_SEGREG1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: g_memory/display/DDR_15 to g_memory/display/Mram_SEGREG1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y13.BQ      Tcko                  0.234   g_memory/display/DDR<15>
                                                       g_memory/display/DDR_15
    SLICE_X26Y12.D2      net (fanout=2)        0.372   g_memory/display/DDR<15>
    SLICE_X26Y12.CLK     Tah         (-Th)     0.295   seg_5_OBUF
                                                       g_memory/display/Mram_SEGREG1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (-0.061ns logic, 0.372ns route)
                                                       (-19.6% logic, 119.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM1/CLKA
  Logical resource: g_memory/memory/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM2/CLKA
  Logical resource: g_memory/memory/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: g_memory/memory/Mram_RAM3/CLKA
  Logical resource: g_memory/memory/Mram_RAM3/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.792|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1138565 paths, 0 nets, and 3940 connections

Design statistics:
   Minimum period:   9.792ns{1}   (Maximum frequency: 102.124MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 22 19:28:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



