# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../fifo.sv" \
"../../../../fifo_ctrl.sv" \
"../../../../reg_file.sv" \
"../../../../fifoTB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
