# Component constraints for D:\POK_project\PsoC\LABs_BLE\Lab_3_1_UART_Transmitting.cydsn\TopDesign\TopDesign.cysch
# Project: D:\POK_project\PsoC\LABs_BLE\Lab_3_1_UART_Transmitting.cydsn\Lab_3_1_UART_Transmitting.cyprj
# Date: Sat, 03 Dec 2022 21:10:34 GMT
