#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16b66e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16b6360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x16de940 .functor NOT 1, L_0x1709aa0, C4<0>, C4<0>, C4<0>;
L_0x1709880 .functor XOR 2, L_0x1709740, L_0x17097e0, C4<00>, C4<00>;
L_0x1709990 .functor XOR 2, L_0x1709880, L_0x17098f0, C4<00>, C4<00>;
v0x1706250_0 .net "Y2_dut", 0 0, L_0x1708660;  1 drivers
v0x1706310_0 .net "Y2_ref", 0 0, L_0x16d0130;  1 drivers
v0x17063b0_0 .net "Y4_dut", 0 0, L_0x1709540;  1 drivers
v0x1706480_0 .net "Y4_ref", 0 0, L_0x1707930;  1 drivers
v0x1706550_0 .net *"_ivl_10", 1 0, L_0x17098f0;  1 drivers
v0x1706640_0 .net *"_ivl_12", 1 0, L_0x1709990;  1 drivers
v0x17066e0_0 .net *"_ivl_2", 1 0, L_0x17096a0;  1 drivers
v0x17067a0_0 .net *"_ivl_4", 1 0, L_0x1709740;  1 drivers
v0x1706880_0 .net *"_ivl_6", 1 0, L_0x17097e0;  1 drivers
v0x1706960_0 .net *"_ivl_8", 1 0, L_0x1709880;  1 drivers
v0x1706a40_0 .var "clk", 0 0;
v0x1706ae0_0 .var/2u "stats1", 223 0;
v0x1706ba0_0 .var/2u "strobe", 0 0;
v0x1706c60_0 .net "tb_match", 0 0, L_0x1709aa0;  1 drivers
v0x1706d30_0 .net "tb_mismatch", 0 0, L_0x16de940;  1 drivers
v0x1706dd0_0 .net "w", 0 0, v0x1704170_0;  1 drivers
v0x1706e70_0 .net "y", 6 1, v0x1704210_0;  1 drivers
L_0x17096a0 .concat [ 1 1 0 0], L_0x1707930, L_0x16d0130;
L_0x1709740 .concat [ 1 1 0 0], L_0x1707930, L_0x16d0130;
L_0x17097e0 .concat [ 1 1 0 0], L_0x1709540, L_0x1708660;
L_0x17098f0 .concat [ 1 1 0 0], L_0x1707930, L_0x16d0130;
L_0x1709aa0 .cmp/eeq 2, L_0x17096a0, L_0x1709990;
S_0x16cf460 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x16b6360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x16baa50 .functor NOT 1, v0x1704170_0, C4<0>, C4<0>, C4<0>;
L_0x16d0130 .functor AND 1, L_0x1707090, L_0x16baa50, C4<1>, C4<1>;
L_0x16de9b0 .functor OR 1, L_0x1707280, L_0x1707320, C4<0>, C4<0>;
L_0x1707530 .functor OR 1, L_0x16de9b0, L_0x1707460, C4<0>, C4<0>;
L_0x1707820 .functor OR 1, L_0x1707530, L_0x1707670, C4<0>, C4<0>;
L_0x1707930 .functor AND 1, L_0x1707820, v0x1704170_0, C4<1>, C4<1>;
v0x16deab0_0 .net "Y2", 0 0, L_0x16d0130;  alias, 1 drivers
v0x16deb50_0 .net "Y4", 0 0, L_0x1707930;  alias, 1 drivers
v0x16bab60_0 .net *"_ivl_1", 0 0, L_0x1707090;  1 drivers
v0x16bac30_0 .net *"_ivl_10", 0 0, L_0x16de9b0;  1 drivers
v0x1703180_0 .net *"_ivl_13", 0 0, L_0x1707460;  1 drivers
v0x17032b0_0 .net *"_ivl_14", 0 0, L_0x1707530;  1 drivers
v0x1703390_0 .net *"_ivl_17", 0 0, L_0x1707670;  1 drivers
v0x1703470_0 .net *"_ivl_18", 0 0, L_0x1707820;  1 drivers
v0x1703550_0 .net *"_ivl_2", 0 0, L_0x16baa50;  1 drivers
v0x17036c0_0 .net *"_ivl_7", 0 0, L_0x1707280;  1 drivers
v0x17037a0_0 .net *"_ivl_9", 0 0, L_0x1707320;  1 drivers
v0x1703880_0 .net "w", 0 0, v0x1704170_0;  alias, 1 drivers
v0x1703940_0 .net "y", 6 1, v0x1704210_0;  alias, 1 drivers
L_0x1707090 .part v0x1704210_0, 0, 1;
L_0x1707280 .part v0x1704210_0, 1, 1;
L_0x1707320 .part v0x1704210_0, 2, 1;
L_0x1707460 .part v0x1704210_0, 4, 1;
L_0x1707670 .part v0x1704210_0, 5, 1;
S_0x1703aa0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x16b6360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1703d00_0 .net "clk", 0 0, v0x1706a40_0;  1 drivers
v0x1703de0_0 .var/2s "errored1", 31 0;
v0x1703ec0_0 .var/2s "onehot_error", 31 0;
v0x1703f80_0 .net "tb_match", 0 0, L_0x1709aa0;  alias, 1 drivers
v0x1704040_0 .var/2s "temp", 31 0;
v0x1704170_0 .var "w", 0 0;
v0x1704210_0 .var "y", 6 1;
E_0x16c9750/0 .event negedge, v0x1703d00_0;
E_0x16c9750/1 .event posedge, v0x1703d00_0;
E_0x16c9750 .event/or E_0x16c9750/0, E_0x16c9750/1;
S_0x1704310 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x16b6360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1707b20 .functor NOT 1, v0x1704170_0, C4<0>, C4<0>, C4<0>;
L_0x1707b90 .functor AND 1, L_0x1707a80, L_0x1707b20, C4<1>, C4<1>;
L_0x1707d40 .functor NOT 1, v0x1704170_0, C4<0>, C4<0>, C4<0>;
L_0x1707db0 .functor AND 1, L_0x1707ca0, L_0x1707d40, C4<1>, C4<1>;
L_0x1707ef0 .functor OR 1, L_0x1707b90, L_0x1707db0, C4<0>, C4<0>;
L_0x17080a0 .functor NOT 1, v0x1704170_0, C4<0>, C4<0>, C4<0>;
L_0x1708260 .functor AND 1, L_0x1708000, L_0x17080a0, C4<1>, C4<1>;
L_0x1708370 .functor OR 1, L_0x1707ef0, L_0x1708260, C4<0>, C4<0>;
L_0x17085a0 .functor AND 1, L_0x17084d0, v0x1704170_0, C4<1>, C4<1>;
L_0x1708660 .functor OR 1, L_0x1708370, L_0x17085a0, C4<0>, C4<0>;
L_0x17088c0 .functor NOT 1, v0x1704170_0, C4<0>, C4<0>, C4<0>;
L_0x1708930 .functor AND 1, L_0x1708820, L_0x17088c0, C4<1>, C4<1>;
L_0x1708b40 .functor AND 1, L_0x1708a60, v0x1704170_0, C4<1>, C4<1>;
L_0x1708c00 .functor OR 1, L_0x1708930, L_0x1708b40, C4<0>, C4<0>;
L_0x17089f0 .functor NOT 1, v0x1704170_0, C4<0>, C4<0>, C4<0>;
L_0x1708e30 .functor AND 1, L_0x1708d90, L_0x17089f0, C4<1>, C4<1>;
L_0x1708fd0 .functor OR 1, L_0x1708c00, L_0x1708e30, C4<0>, C4<0>;
L_0x17093e0 .functor AND 1, L_0x17090e0, v0x1704170_0, C4<1>, C4<1>;
L_0x1709540 .functor OR 1, L_0x1708fd0, L_0x17093e0, C4<0>, C4<0>;
v0x17045b0_0 .net "Y2", 0 0, L_0x1708660;  alias, 1 drivers
v0x1704670_0 .net "Y4", 0 0, L_0x1709540;  alias, 1 drivers
v0x1704730_0 .net *"_ivl_1", 0 0, L_0x1707a80;  1 drivers
v0x1704820_0 .net *"_ivl_10", 0 0, L_0x1707db0;  1 drivers
v0x1704900_0 .net *"_ivl_12", 0 0, L_0x1707ef0;  1 drivers
v0x1704a30_0 .net *"_ivl_15", 0 0, L_0x1708000;  1 drivers
v0x1704b10_0 .net *"_ivl_16", 0 0, L_0x17080a0;  1 drivers
v0x1704bf0_0 .net *"_ivl_18", 0 0, L_0x1708260;  1 drivers
v0x1704cd0_0 .net *"_ivl_2", 0 0, L_0x1707b20;  1 drivers
v0x1704e40_0 .net *"_ivl_20", 0 0, L_0x1708370;  1 drivers
v0x1704f20_0 .net *"_ivl_23", 0 0, L_0x17084d0;  1 drivers
v0x1705000_0 .net *"_ivl_24", 0 0, L_0x17085a0;  1 drivers
v0x17050e0_0 .net *"_ivl_29", 0 0, L_0x1708820;  1 drivers
v0x17051c0_0 .net *"_ivl_30", 0 0, L_0x17088c0;  1 drivers
v0x17052a0_0 .net *"_ivl_32", 0 0, L_0x1708930;  1 drivers
v0x1705380_0 .net *"_ivl_35", 0 0, L_0x1708a60;  1 drivers
v0x1705460_0 .net *"_ivl_36", 0 0, L_0x1708b40;  1 drivers
v0x1705540_0 .net *"_ivl_38", 0 0, L_0x1708c00;  1 drivers
v0x1705620_0 .net *"_ivl_4", 0 0, L_0x1707b90;  1 drivers
v0x1705700_0 .net *"_ivl_41", 0 0, L_0x1708d90;  1 drivers
v0x17057e0_0 .net *"_ivl_42", 0 0, L_0x17089f0;  1 drivers
v0x17058c0_0 .net *"_ivl_44", 0 0, L_0x1708e30;  1 drivers
v0x17059a0_0 .net *"_ivl_46", 0 0, L_0x1708fd0;  1 drivers
v0x1705a80_0 .net *"_ivl_49", 0 0, L_0x17090e0;  1 drivers
v0x1705b60_0 .net *"_ivl_50", 0 0, L_0x17093e0;  1 drivers
v0x1705c40_0 .net *"_ivl_7", 0 0, L_0x1707ca0;  1 drivers
v0x1705d20_0 .net *"_ivl_8", 0 0, L_0x1707d40;  1 drivers
v0x1705e00_0 .net "w", 0 0, v0x1704170_0;  alias, 1 drivers
v0x1705ea0_0 .net "y", 6 1, v0x1704210_0;  alias, 1 drivers
L_0x1707a80 .part v0x1704210_0, 0, 1;
L_0x1707ca0 .part v0x1704210_0, 1, 1;
L_0x1708000 .part v0x1704210_0, 2, 1;
L_0x17084d0 .part v0x1704210_0, 4, 1;
L_0x1708820 .part v0x1704210_0, 1, 1;
L_0x1708a60 .part v0x1704210_0, 2, 1;
L_0x1708d90 .part v0x1704210_0, 3, 1;
L_0x17090e0 .part v0x1704210_0, 5, 1;
S_0x1706030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x16b6360;
 .timescale -12 -12;
E_0x16c92a0 .event anyedge, v0x1706ba0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1706ba0_0;
    %nor/r;
    %assign/vec4 v0x1706ba0_0, 0;
    %wait E_0x16c92a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1703aa0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1703de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1703ec0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1703aa0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16c9750;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1704210_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1704170_0, 0;
    %load/vec4 v0x1703f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1703ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1703ec0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1703de0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16c9750;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1704040_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1704040_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1704040_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1704040_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1704040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1704040_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1704210_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1704170_0, 0;
    %load/vec4 v0x1703f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1703de0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1703de0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1703ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1703de0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1703ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1703de0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x16b6360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1706a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1706ba0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16b6360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1706a40_0;
    %inv;
    %store/vec4 v0x1706a40_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x16b6360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1703d00_0, v0x1706d30_0, v0x1706e70_0, v0x1706dd0_0, v0x1706310_0, v0x1706250_0, v0x1706480_0, v0x17063b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16b6360;
T_6 ;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x16b6360;
T_7 ;
    %wait E_0x16c9750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1706ae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1706ae0_0, 4, 32;
    %load/vec4 v0x1706c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1706ae0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1706ae0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1706ae0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1706310_0;
    %load/vec4 v0x1706310_0;
    %load/vec4 v0x1706250_0;
    %xor;
    %load/vec4 v0x1706310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1706ae0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1706ae0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1706480_0;
    %load/vec4 v0x1706480_0;
    %load/vec4 v0x17063b0_0;
    %xor;
    %load/vec4 v0x1706480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1706ae0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1706ae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1706ae0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/m2014_q6c/iter0/response5/top_module.sv";
