#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 14 03:21:59 2018
# Process ID: 27812
# Current directory: C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24956 C:\Users\geoge\Desktop\Arquitectura\Arquitectura\Practica1\Practica1.xpr
# Log file: C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica1/vivado.log
# Journal file: C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica1/Practica1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/geoge/Desktop/Arquitectura-master/Practica1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 761.816 ; gain = 57.875
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: sumador4bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 856.613 ; gain = 70.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sumador4bits' [C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica1/Practica1.srcs/sources_1/new/sumador4bits.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'sumador4bits' (1#1) [C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica1/Practica1.srcs/sources_1/new/sumador4bits.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 901.895 ; gain = 116.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 901.895 ; gain = 116.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica1/Practica1.srcs/constrs_1/new/Sumador.xdc]
Finished Parsing XDC File [C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Practica1/Practica1.srcs/constrs_1/new/Sumador.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1285.543 ; gain = 499.785
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1285.543 ; gain = 499.785
close_project
open_project C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Prac2_1/Prac2_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/geoge/Desktop/Arquitectura-master/Prac2_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: sumador
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1289.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sumador' [C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Prac2_1/Prac2_1.srcs/sources_1/new/sumador.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sumador' (1#1) [C:/Users/geoge/Desktop/Arquitectura/Arquitectura/Prac2_1/Prac2_1.srcs/sources_1/new/sumador.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.727 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.867 ; gain = 26.141
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1315.867 ; gain = 26.141
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 14 03:24:42 2018...
