module tb_up_counter;
    reg clk, rst;
    wire [3:0] q;
    up_counter uut(clk, rst, q);
    initial begin clk = 0; forever #5 clk = ~clk; end
    initial begin
        rst = 1; #10;
        rst = 0; #100;
    end
endmodule