
*** Running vivado
    with args -log multAdd.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multAdd.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source multAdd.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: multAdd
Command: synth_design -top multAdd -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1256.309 ; gain = 409.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multAdd' [c:/Users/Administrator/Desktop/uni/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/multAdd/synth/multAdd.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 10 - type: integer 
	Parameter C_C_WIDTH bound to: 10 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_C_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_AB_LATENCY bound to: 0 - type: integer 
	Parameter C_C_LATENCY bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 18 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_USE_PCIN bound to: 0 - type: integer 
	Parameter C_TEST_CORE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xbip_multadd_v3_0_17' declared at 'c:/Users/Administrator/Desktop/uni/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/multAdd/hdl/xbip_multadd_v3_0_vh_rfs.vhd:2168' bound to instance 'U0' of component 'xbip_multadd_v3_0_17' [c:/Users/Administrator/Desktop/uni/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/multAdd/synth/multAdd.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'multAdd' (0#1) [c:/Users/Administrator/Desktop/uni/DAS/projects/lab11VGAgrey/lab11VGAgrey.gen/sources_1/ip/multAdd/synth/multAdd.vhd:70]
WARNING: [Synth 8-7129] Port CE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA1 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA2 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB1 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB2 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEAD in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEC in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECARRYIN in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECTRL in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEALUMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEINMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEM in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEP in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRA in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRB in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRC in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRD in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALLCARRYIN in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRCTRL in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALUMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRINMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRM in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRP in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYOUT in module xbip_dsp48_multadd_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[47] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[46] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[45] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[44] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[43] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[42] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[41] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[40] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[39] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[38] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[37] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[36] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[35] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[34] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[33] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[32] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[31] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[30] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[29] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[28] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[27] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[26] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[25] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[24] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[23] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[22] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[21] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[20] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[19] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[18] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[17] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[16] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[15] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[14] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[13] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[12] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[11] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[10] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[9] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[8] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[7] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[6] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[5] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[4] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[3] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[2] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[1] in module multadd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[0] in module multadd_dsp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1442.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1442.996 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port CE in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[47] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[46] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[45] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[44] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[43] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[42] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[41] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[40] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[39] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[38] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[37] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[36] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[35] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[34] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[33] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[32] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[31] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[30] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[29] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[28] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[27] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[26] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[25] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCIN[24] in module xbip_multadd_v3_0_17_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xbip_dsp48e1_wrapper_v3_0 | Dynamic     | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.996 ; gain = 596.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1442.996 ; gain = 596.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.996 ; gain = 596.348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1442.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8a61334c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1442.996 ; gain = 975.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/uni/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/multAdd_synth_1/multAdd.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP multAdd, cache-ID = 08bc5e688a5c2bc1
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/uni/DAS/projects/lab11VGAgrey/lab11VGAgrey.runs/multAdd_synth_1/multAdd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multAdd_utilization_synth.rpt -pb multAdd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 10 05:29:08 2024...
