[2025-09-18 03:59:04] START suite=qualcomm_srv trace=srv66_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv66_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2580389 heartbeat IPC: 3.875 cumulative IPC: 3.875 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5001944 heartbeat IPC: 4.13 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5001944 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5001944 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13235999 heartbeat IPC: 1.214 cumulative IPC: 1.214 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21395490 heartbeat IPC: 1.226 cumulative IPC: 1.22 (Simulation time: 00 hr 03 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv66_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000011 cycles: 29624443 heartbeat IPC: 1.215 cumulative IPC: 1.218 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 37936467 heartbeat IPC: 1.203 cumulative IPC: 1.215 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 46222312 heartbeat IPC: 1.207 cumulative IPC: 1.213 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 54477337 heartbeat IPC: 1.211 cumulative IPC: 1.213 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 62711762 heartbeat IPC: 1.214 cumulative IPC: 1.213 (Simulation time: 00 hr 09 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv66_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 70907376 heartbeat IPC: 1.22 cumulative IPC: 1.214 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 79078387 heartbeat IPC: 1.224 cumulative IPC: 1.215 (Simulation time: 00 hr 11 min 16 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82224954 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82224954 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv66_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.216 instructions: 100000000 cycles: 82224954
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.43 Average ROB Occupancy at Mispredict: 28.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08689
BRANCH_INDIRECT: 0.3719
BRANCH_CONDITIONAL: 11.59
BRANCH_DIRECT_CALL: 0.4223
BRANCH_INDIRECT_CALL: 0.5452
BRANCH_RETURN: 0.4076


====Backend Stall Breakdown====
ROB_STALL: 2632
LQ_STALL: 0
SQ_STALL: 22656


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 288
REPLAY_LOAD: 280
NON_REPLAY_LOAD: 7.3114753

== Total ==
ADDR_TRANS: 288
REPLAY_LOAD: 560
NON_REPLAY_LOAD: 1784

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 244

cpu0->cpu0_STLB TOTAL        ACCESS:    2106833 HIT:    2105988 MISS:        845 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106833 HIT:    2105988 MISS:        845 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9616013 HIT:    8946562 MISS:     669451 MSHR_MERGE:      35259
cpu0->cpu0_L2C LOAD         ACCESS:    7721364 HIT:    7157616 MISS:     563748 MSHR_MERGE:        400
cpu0->cpu0_L2C RFO          ACCESS:     582318 HIT:     534779 MISS:      47539 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     160324 HIT:     109060 MISS:      51264 MSHR_MERGE:      34859
cpu0->cpu0_L2C WRITE        ACCESS:    1150467 HIT:    1144551 MISS:       5916 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1540 HIT:        556 MISS:        984 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     115534 ISSUED:     106178 USEFUL:       1235 USELESS:       5302
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15840174 HIT:    7723839 MISS:    8116335 MSHR_MERGE:    2024959
cpu0->cpu0_L1I LOAD         ACCESS:   15840174 HIT:    7723839 MISS:    8116335 MSHR_MERGE:    2024959
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30909264 HIT:   26932047 MISS:    3977217 MSHR_MERGE:    1709046
cpu0->cpu0_L1D LOAD         ACCESS:   16716353 HIT:   14586572 MISS:    2129781 MSHR_MERGE:     499794
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     327311 HIT:     233903 MISS:      93408 MSHR_MERGE:      39090
cpu0->cpu0_L1D WRITE        ACCESS:   13863855 HIT:   12111412 MISS:    1752443 MSHR_MERGE:    1170117
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1745 HIT:        160 MISS:       1585 MSHR_MERGE:         45
cpu0->cpu0_L1D PREFETCH REQUESTED:     513098 ISSUED:     327311 USEFUL:      12051 USELESS:      34900
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12999428 HIT:   10710026 MISS:    2289402 MSHR_MERGE:    1160716
cpu0->cpu0_ITLB LOAD         ACCESS:   12999428 HIT:   10710026 MISS:    2289402 MSHR_MERGE:    1160716
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.025 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29052978 HIT:   27730389 MISS:    1322589 MSHR_MERGE:     344442
cpu0->cpu0_DTLB LOAD         ACCESS:   29052978 HIT:   27730389 MISS:    1322589 MSHR_MERGE:     344442
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.117 cycles
cpu0->LLC TOTAL        ACCESS:     713311 HIT:     705474 MISS:       7837 MSHR_MERGE:        257
cpu0->LLC LOAD         ACCESS:     563348 HIT:     557912 MISS:       5436 MSHR_MERGE:         38
cpu0->LLC RFO          ACCESS:      47539 HIT:      47475 MISS:         64 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      16405 HIT:      14344 MISS:       2061 MSHR_MERGE:        219
cpu0->LLC WRITE        ACCESS:      85035 HIT:      85026 MISS:          9 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        984 HIT:        717 MISS:        267 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        105
  ROW_BUFFER_MISS:       7466
  AVG DBUS CONGESTED CYCLE: 2.987
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         33
  FULL:          0
Channel 0 REFRESHES ISSUED:       6852

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535872       536119        57918          475
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9           53           83           25
  STLB miss resolved @ L2C                0           44          276          313           18
  STLB miss resolved @ LLC                0           25          246          455           57
  STLB miss resolved @ MEM                0            0           56          122          137

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196779        55014      1564295       109339           39
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            9           12
  STLB miss resolved @ L2C                0            0            0            3            0
  STLB miss resolved @ LLC                0            7            9           46           17
  STLB miss resolved @ MEM                0            0            4           25           34
[2025-09-18 04:11:26] END   suite=qualcomm_srv trace=srv66_ap (rc=0)
