// Seed: 2043437721
module module_0 (
    input  tri  id_0,
    input  wand id_1,
    output wire id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  logic id_2,
    output tri0  id_3,
    output logic id_4,
    input  logic id_5,
    input  tri0  id_6
    , id_12,
    input  wire  id_7,
    input  wor   id_8,
    output wire  id_9,
    output logic id_10
);
  always @(id_5 + 1 - id_8 or negedge 1'd0) begin
    #1;
    id_4 <= id_5;
    id_12 = 1;
    if (id_0) begin
      $display((id_7 == 1 ? ~(1) : id_7), (1));
      id_1 <= id_2;
      `define pp_13 0
      id_10 = #id_14 $display(id_12);
      id_9  = 1;
      id_14 = #id_15 1'b0;
    end
    id_9  = id_2 | 1;
    id_12 = 1;
    wait (1);
  end
  module_0(
      id_8, id_0, id_9
  );
endmodule
