package Common

/*========================================================
 * Author : xie-1399
 * language: SpinalHDL v1.9.4
 * date 2024.1.25
 * generate the FPGA report of your design
 *========================================================
 */

import TinyCore.Core.Evaluate._
object ReportGen extends App {

  /*example like this // val pe = evaluate("/mnt/eda1/Vivado/2021.2/bin","PE.v",name = "PE") */
  

}
