# SBT build artifacts
target/
project/target/
project/project/target/

# IDE files
.bsp/
.metals/
.vscode/

# Generated Verilog
generated/
*.v
*.sv
*.fir

# Logs
*.log

# ChiselTest outputs
test_run_dir/
*.vcd
*.vpd