{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__687":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__687.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__690.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_873_887_888":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_874_885_886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_875_884_885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_876_883_884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_877_882_883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_878_881_882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_879_880_881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_886_887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_874":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_876":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_880":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_873.out","add_873_887_888.in0"],
          ["add_output_cgra_stencil_3_886_887.out","add_873_887_888.in1"],
          ["self.out_output_cgra_stencil","add_873_887_888.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_874.out","add_874_885_886.in0"],
          ["add_875_884_885.out","add_874_885_886.in1"],
          ["add_output_cgra_stencil_3_886_887.in1","add_874_885_886.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_875.out","add_875_884_885.in0"],
          ["add_876_883_884.out","add_875_884_885.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_876.out","add_876_883_884.in0"],
          ["add_877_882_883.out","add_876_883_884.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_877.out","add_877_882_883.in0"],
          ["add_878_881_882.out","add_877_882_883.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_878.out","add_878_881_882.in0"],
          ["add_879_880_881.out","add_878_881_882.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_879.out","add_879_880_881.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_880.out","add_879_880_881.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_886_887.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_873.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_873.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_874.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_874.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_875.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_875.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_876.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_876.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_877.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_877.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_878.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_878.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_879.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_879.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_880.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_880.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_942_956_957":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_943_954_955":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_944_953_954":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_945_952_953":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_946_951_952":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_947_950_951":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_948_949_950":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_955_956":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_944":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_945":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_946":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_947":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_948":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_949":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_942.out","add_942_956_957.in0"],
          ["add_output_cgra_stencil_4_955_956.out","add_942_956_957.in1"],
          ["self.out_output_cgra_stencil","add_942_956_957.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_943.out","add_943_954_955.in0"],
          ["add_944_953_954.out","add_943_954_955.in1"],
          ["add_output_cgra_stencil_4_955_956.in1","add_943_954_955.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_944.out","add_944_953_954.in0"],
          ["add_945_952_953.out","add_944_953_954.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_945.out","add_945_952_953.in0"],
          ["add_946_951_952.out","add_945_952_953.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_946.out","add_946_951_952.in0"],
          ["add_947_950_951.out","add_946_951_952.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_947.out","add_947_950_951.in0"],
          ["add_948_949_950.out","add_947_950_951.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_948.out","add_948_949_950.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_949.out","add_948_949_950.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_955_956.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_942.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_942.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_943.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_943.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_944.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_944.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_945.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_945.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_946.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_946.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_947.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_947.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_948.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_948.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_949.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_949.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1011_1025_1026":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1012_1023_1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1013_1022_1023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1014_1021_1022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1015_1020_1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1016_1019_1020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1017_1018_1019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1024_1025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1012":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1014":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1016":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1018":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1011.out","add_1011_1025_1026.in0"],
          ["add_output_cgra_stencil_5_1024_1025.out","add_1011_1025_1026.in1"],
          ["self.out_output_cgra_stencil","add_1011_1025_1026.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1012.out","add_1012_1023_1024.in0"],
          ["add_1013_1022_1023.out","add_1012_1023_1024.in1"],
          ["add_output_cgra_stencil_5_1024_1025.in1","add_1012_1023_1024.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1013.out","add_1013_1022_1023.in0"],
          ["add_1014_1021_1022.out","add_1013_1022_1023.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1014.out","add_1014_1021_1022.in0"],
          ["add_1015_1020_1021.out","add_1014_1021_1022.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1015.out","add_1015_1020_1021.in0"],
          ["add_1016_1019_1020.out","add_1015_1020_1021.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1016.out","add_1016_1019_1020.in0"],
          ["add_1017_1018_1019.out","add_1016_1019_1020.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1017.out","add_1017_1018_1019.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1018.out","add_1017_1018_1019.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1024_1025.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1011.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1011.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1012.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1012.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1013.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1013.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1014.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1014.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1015.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1015.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1016.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1016.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1017.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1017.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1018.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1018.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1080_1094_1095":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1081_1092_1093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1082_1091_1092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1083_1090_1091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1084_1089_1090":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1085_1088_1089":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1086_1087_1088":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1093_1094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1080":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1081":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1082":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1083":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1084":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1085":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1086":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1080.out","add_1080_1094_1095.in0"],
          ["add_output_cgra_stencil_6_1093_1094.out","add_1080_1094_1095.in1"],
          ["self.out_output_cgra_stencil","add_1080_1094_1095.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1081.out","add_1081_1092_1093.in0"],
          ["add_1082_1091_1092.out","add_1081_1092_1093.in1"],
          ["add_output_cgra_stencil_6_1093_1094.in1","add_1081_1092_1093.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1082.out","add_1082_1091_1092.in0"],
          ["add_1083_1090_1091.out","add_1082_1091_1092.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1083.out","add_1083_1090_1091.in0"],
          ["add_1084_1089_1090.out","add_1083_1090_1091.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1084.out","add_1084_1089_1090.in0"],
          ["add_1085_1088_1089.out","add_1084_1089_1090.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1085.out","add_1085_1088_1089.in0"],
          ["add_1086_1087_1088.out","add_1085_1088_1089.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1086.out","add_1086_1087_1088.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1087.out","add_1086_1087_1088.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1093_1094.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1080.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1080.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1081.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1081.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1082.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1082.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1083.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1083.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1084.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1084.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1085.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1085.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1086.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1086.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1087.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1087.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1149_1163_1164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1150_1161_1162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1151_1160_1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1152_1159_1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1153_1158_1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1154_1157_1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1155_1156_1157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1162_1163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1149.out","add_1149_1163_1164.in0"],
          ["add_output_cgra_stencil_7_1162_1163.out","add_1149_1163_1164.in1"],
          ["self.out_output_cgra_stencil","add_1149_1163_1164.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1150.out","add_1150_1161_1162.in0"],
          ["add_1151_1160_1161.out","add_1150_1161_1162.in1"],
          ["add_output_cgra_stencil_7_1162_1163.in1","add_1150_1161_1162.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1151.out","add_1151_1160_1161.in0"],
          ["add_1152_1159_1160.out","add_1151_1160_1161.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1152.out","add_1152_1159_1160.in0"],
          ["add_1153_1158_1159.out","add_1152_1159_1160.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1153.out","add_1153_1158_1159.in0"],
          ["add_1154_1157_1158.out","add_1153_1158_1159.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1154.out","add_1154_1157_1158.in0"],
          ["add_1155_1156_1157.out","add_1154_1157_1158.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1155.out","add_1155_1156_1157.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1156.out","add_1155_1156_1157.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1162_1163.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1149.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1149.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1150.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1150.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1151.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1151.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1152.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1152.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1153.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1153.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1154.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1154.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1155.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1155.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1156.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1156.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1218_1232_1233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1219_1230_1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1220_1229_1230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1221_1228_1229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1222_1227_1228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1223_1226_1227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1224_1225_1226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1231_1232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1225":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1218.out","add_1218_1232_1233.in0"],
          ["add_output_cgra_stencil_8_1231_1232.out","add_1218_1232_1233.in1"],
          ["self.out_output_cgra_stencil","add_1218_1232_1233.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1219.out","add_1219_1230_1231.in0"],
          ["add_1220_1229_1230.out","add_1219_1230_1231.in1"],
          ["add_output_cgra_stencil_8_1231_1232.in1","add_1219_1230_1231.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1220.out","add_1220_1229_1230.in0"],
          ["add_1221_1228_1229.out","add_1220_1229_1230.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1221.out","add_1221_1228_1229.in0"],
          ["add_1222_1227_1228.out","add_1221_1228_1229.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1222.out","add_1222_1227_1228.in0"],
          ["add_1223_1226_1227.out","add_1222_1227_1228.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1223.out","add_1223_1226_1227.in0"],
          ["add_1224_1225_1226.out","add_1223_1226_1227.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1224.out","add_1224_1225_1226.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1225.out","add_1224_1225_1226.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1231_1232.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1218.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1218.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1219.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1219.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1220.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1220.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1221.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1221.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1222.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1222.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1223.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1223.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1224.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1224.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1225.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1225.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__693":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__693.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__696.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__699":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__699.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__702":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__702.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__705.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__708.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_735_749_750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_736_747_748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_737_746_747":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_738_745_746":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_739_744_745":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_740_743_744":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_741_742_743":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_748_749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_736":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_738":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_739":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_740":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_741":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_742":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_735.out","add_735_749_750.in0"],
          ["add_output_cgra_stencil_1_748_749.out","add_735_749_750.in1"],
          ["self.out_output_cgra_stencil","add_735_749_750.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_736.out","add_736_747_748.in0"],
          ["add_737_746_747.out","add_736_747_748.in1"],
          ["add_output_cgra_stencil_1_748_749.in1","add_736_747_748.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_737.out","add_737_746_747.in0"],
          ["add_738_745_746.out","add_737_746_747.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_738.out","add_738_745_746.in0"],
          ["add_739_744_745.out","add_738_745_746.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_739.out","add_739_744_745.in0"],
          ["add_740_743_744.out","add_739_744_745.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_740.out","add_740_743_744.in0"],
          ["add_741_742_743.out","add_740_743_744.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_741.out","add_741_742_743.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_742.out","add_741_742_743.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_748_749.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_735.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_735.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_736.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_736.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_737.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_737.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_738.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_738.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_739.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_739.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_740.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_740.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_741.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_741.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_742.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_742.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_804_818_819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_805_816_817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_806_815_816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_807_814_815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_808_813_814":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_809_812_813":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_810_811_812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_805":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_806":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_804":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_804.out","add_804_818_819.in0"],
          ["add_output_cgra_stencil_2_817_818.out","add_804_818_819.in1"],
          ["self.out_output_cgra_stencil","add_804_818_819.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_805.out","add_805_816_817.in0"],
          ["add_806_815_816.out","add_805_816_817.in1"],
          ["add_output_cgra_stencil_2_817_818.in1","add_805_816_817.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_806.out","add_806_815_816.in0"],
          ["add_807_814_815.out","add_806_815_816.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_807.out","add_807_814_815.in0"],
          ["add_808_813_814.out","add_807_814_815.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_808.out","add_808_813_814.in0"],
          ["add_809_812_813.out","add_808_813_814.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_809.out","add_809_812_813.in0"],
          ["add_810_811_812.out","add_809_812_813.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_810.out","add_810_811_812.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_811.out","add_810_811_812.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_817_818.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_805.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_805.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_806.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_806.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_807.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_807.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_808.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_808.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_809.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_809.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_810.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_810.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_811.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_811.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_804.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_804.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      }
    }
  }
}
}
