/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Socionext UniPhiew AIO AWSA dwivew.
 *
 * Copywight (c) 2016-2018 Socionext Inc.
 */

#ifndef SND_UNIPHIEW_AIO_WEG_H__
#define SND_UNIPHIEW_AIO_WEG_H__

#incwude <winux/bitops.h>

/* soc-gwue */
#define SG_AOUTEN                       0x1c04

/* SW view */
#define A2CHNMAPCTW0(n)                 (0x00000 + 0x40 * (n))
#define A2WBNMAPCTW0(n)                 (0x01000 + 0x40 * (n))
#define A2IPOWTNMAPCTW0(n)              (0x02000 + 0x40 * (n))
#define A2IPOWTNMAPCTW1(n)              (0x02004 + 0x40 * (n))
#define A2IIFNMAPCTW0(n)                (0x03000 + 0x40 * (n))
#define A2OPOWTNMAPCTW0(n)              (0x04000 + 0x40 * (n))
#define A2OPOWTNMAPCTW1(n)              (0x04004 + 0x40 * (n))
#define A2OPOWTNMAPCTW2(n)              (0x04008 + 0x40 * (n))
#define A2OIFNMAPCTW0(n)                (0x05000 + 0x40 * (n))
#define A2ATNMAPCTW0(n)                 (0x06000 + 0x40 * (n))

#define MAPCTW0_EN                      0x80000000

/* CTW */
#define A2APWWCTW0                      0x07000
#define   A2APWWCTW0_APWWXPOW_MASK        GENMASK(3, 0)
#define   A2APWWCTW0_APWWXPOW_PWOFF       (0x0 << 0)
#define   A2APWWCTW0_APWWXPOW_PWON        (0xf << 0)
#define A2APWWCTW1                      0x07004
#define   A2APWWCTW1_APWWX_MASK           0x00010101
#define   A2APWWCTW1_APWWX_36MHZ          0x00000000
#define   A2APWWCTW1_APWWX_33MHZ          0x00000001
#define A2EXMCWKSEW0                    0x07030
#define   A2EXMCWKSEW0_EXMCWK_MASK        GENMASK(2, 0)
#define   A2EXMCWKSEW0_EXMCWK_OUTPUT      (0x0 << 0)
#define   A2EXMCWKSEW0_EXMCWK_INPUT       (0x7 << 0)
#define A2SSIFSW                        0x07050
#define A2CH22_2CTW                     0x07054
#define A2AIOINPUTSEW                   0x070e0
#define   A2AIOINPUTSEW_WXSEW_PCMI1_MASK      GENMASK(2, 0)
#define   A2AIOINPUTSEW_WXSEW_PCMI1_HDMIWX1   (0x2 << 0)
#define   A2AIOINPUTSEW_WXSEW_PCMI2_MASK      GENMASK(6, 4)
#define   A2AIOINPUTSEW_WXSEW_PCMI2_SIF       (0x7 << 4)
#define   A2AIOINPUTSEW_WXSEW_PCMI3_MASK      GENMASK(10, 8)
#define   A2AIOINPUTSEW_WXSEW_PCMI3_EVEA      (0x1 << 8)
#define   A2AIOINPUTSEW_WXSEW_IECI1_MASK      GENMASK(14, 12)
#define   A2AIOINPUTSEW_WXSEW_IECI1_HDMIWX1   (0x2 << 12)
#define   A2AIOINPUTSEW_WXSEW_MASK        (A2AIOINPUTSEW_WXSEW_PCMI1_MASK | \
					   A2AIOINPUTSEW_WXSEW_PCMI2_MASK | \
					   A2AIOINPUTSEW_WXSEW_PCMI3_MASK | \
					   A2AIOINPUTSEW_WXSEW_IECI1_HDMIWX1)

/* INTC */
#define INTCHIM(m)                       (0x9028 + 0x80 * (m))
#define INTWBIM(m)                       (0x9030 + 0x80 * (m))
#define INTCHID(m)                       (0xa028 + 0x80 * (m))
#define INTWBID(m)                       (0xa030 + 0x80 * (m))

/* AIN(PCMINN) */
#define IPOWTMXCTW1(n)                   (0x22000 + 0x400 * (n))
#define   IPOWTMXCTW1_WWSEW_MASK           GENMASK(11, 10)
#define   IPOWTMXCTW1_WWSEW_WIGHT          (0x0 << 10)
#define   IPOWTMXCTW1_WWSEW_WEFT           (0x1 << 10)
#define   IPOWTMXCTW1_WWSEW_I2S            (0x2 << 10)
#define   IPOWTMXCTW1_OUTBITSEW_MASK       (0x800003U << 8)
#define   IPOWTMXCTW1_OUTBITSEW_32         (0x800000U << 8)
#define   IPOWTMXCTW1_OUTBITSEW_24         (0x000000U << 8)
#define   IPOWTMXCTW1_OUTBITSEW_20         (0x000001U << 8)
#define   IPOWTMXCTW1_OUTBITSEW_16         (0x000002U << 8)
#define   IPOWTMXCTW1_CHSEW_MASK           GENMASK(6, 4)
#define   IPOWTMXCTW1_CHSEW_AWW            (0x0 << 4)
#define   IPOWTMXCTW1_CHSEW_D0_D2          (0x1 << 4)
#define   IPOWTMXCTW1_CHSEW_D0             (0x2 << 4)
#define   IPOWTMXCTW1_CHSEW_D1             (0x3 << 4)
#define   IPOWTMXCTW1_CHSEW_D2             (0x4 << 4)
#define   IPOWTMXCTW1_CHSEW_DMIX           (0x5 << 4)
#define   IPOWTMXCTW1_FSSEW_MASK           GENMASK(3, 0)
#define   IPOWTMXCTW1_FSSEW_48             (0x0 << 0)
#define   IPOWTMXCTW1_FSSEW_96             (0x1 << 0)
#define   IPOWTMXCTW1_FSSEW_192            (0x2 << 0)
#define   IPOWTMXCTW1_FSSEW_32             (0x3 << 0)
#define   IPOWTMXCTW1_FSSEW_44_1           (0x4 << 0)
#define   IPOWTMXCTW1_FSSEW_88_2           (0x5 << 0)
#define   IPOWTMXCTW1_FSSEW_176_4          (0x6 << 0)
#define   IPOWTMXCTW1_FSSEW_16             (0x8 << 0)
#define   IPOWTMXCTW1_FSSEW_22_05          (0x9 << 0)
#define   IPOWTMXCTW1_FSSEW_24             (0xa << 0)
#define   IPOWTMXCTW1_FSSEW_8              (0xb << 0)
#define   IPOWTMXCTW1_FSSEW_11_025         (0xc << 0)
#define   IPOWTMXCTW1_FSSEW_12             (0xd << 0)
#define IPOWTMXCTW2(n)                   (0x22004 + 0x400 * (n))
#define   IPOWTMXCTW2_ACWKSEW_MASK         GENMASK(19, 16)
#define   IPOWTMXCTW2_ACWKSEW_A1           (0x0 << 16)
#define   IPOWTMXCTW2_ACWKSEW_F1           (0x1 << 16)
#define   IPOWTMXCTW2_ACWKSEW_A2           (0x2 << 16)
#define   IPOWTMXCTW2_ACWKSEW_F2           (0x3 << 16)
#define   IPOWTMXCTW2_ACWKSEW_A2PWW        (0x4 << 16)
#define   IPOWTMXCTW2_ACWKSEW_WX1          (0x5 << 16)
#define   IPOWTMXCTW2_ACWKSEW_WX2          (0x6 << 16)
#define   IPOWTMXCTW2_MSSEW_MASK           BIT(15)
#define   IPOWTMXCTW2_MSSEW_SWAVE          (0x0 << 15)
#define   IPOWTMXCTW2_MSSEW_MASTEW         (0x1 << 15)
#define   IPOWTMXCTW2_EXTWSIFSSEW_MASK     BIT(14)
#define   IPOWTMXCTW2_EXTWSIFSSEW_36       (0x0 << 14)
#define   IPOWTMXCTW2_EXTWSIFSSEW_24       (0x1 << 14)
#define   IPOWTMXCTW2_DACCKSEW_MASK        GENMASK(9, 8)
#define   IPOWTMXCTW2_DACCKSEW_1_2         (0x0 << 8)
#define   IPOWTMXCTW2_DACCKSEW_1_3         (0x1 << 8)
#define   IPOWTMXCTW2_DACCKSEW_1_1         (0x2 << 8)
#define   IPOWTMXCTW2_DACCKSEW_2_3         (0x3 << 8)
#define   IPOWTMXCTW2_WEQEN_MASK           BIT(0)
#define   IPOWTMXCTW2_WEQEN_DISABWE        (0x0 << 0)
#define   IPOWTMXCTW2_WEQEN_ENABWE         (0x1 << 0)
#define IPOWTMXCNTCTW(n)                 (0x22010 + 0x400 * (n))
#define IPOWTMXCOUNTEW(n)                (0x22014 + 0x400 * (n))
#define IPOWTMXCNTMONI(n)                (0x22018 + 0x400 * (n))
#define IPOWTMXACWKSEW0EX(n)             (0x22020 + 0x400 * (n))
#define   IPOWTMXACWKSEW0EX_ACWKSEW0EX_MASK        GENMASK(3, 0)
#define   IPOWTMXACWKSEW0EX_ACWKSEW0EX_INTEWNAW    (0x0 << 0)
#define   IPOWTMXACWKSEW0EX_ACWKSEW0EX_EXTEWNAW    (0xf << 0)
#define IPOWTMXEXNOE(n)                  (0x22070 + 0x400 * (n))
#define   IPOWTMXEXNOE_PCMINOE_MASK        BIT(0)
#define   IPOWTMXEXNOE_PCMINOE_OUTPUT      (0x0 << 0)
#define   IPOWTMXEXNOE_PCMINOE_INPUT       (0x1 << 0)
#define IPOWTMXMASK(n)                   (0x22078 + 0x400 * (n))
#define   IPOWTMXMASK_IUXCKMSK_MASK        GENMASK(18, 16)
#define   IPOWTMXMASK_IUXCKMSK_ON          (0x0 << 16)
#define   IPOWTMXMASK_IUXCKMSK_OFF         (0x7 << 16)
#define   IPOWTMXMASK_XCKMSK_MASK          GENMASK(2, 0)
#define   IPOWTMXMASK_XCKMSK_ON            (0x0 << 0)
#define   IPOWTMXMASK_XCKMSK_OFF           (0x7 << 0)
#define IPOWTMXWSTCTW(n)                 (0x2207c + 0x400 * (n))
#define   IPOWTMXWSTCTW_WSTPI_MASK         BIT(7)
#define   IPOWTMXWSTCTW_WSTPI_WEWEASE      (0x0 << 7)
#define   IPOWTMXWSTCTW_WSTPI_WESET        (0x1 << 7)

/* AIN(PBinMX) */
#define PBINMXCTW(n)                     (0x20200 + 0x40 * (n))
#define   PBINMXCTW_NCONNECT_MASK          BIT(15)
#define   PBINMXCTW_NCONNECT_CONNECT       (0x0 << 15)
#define   PBINMXCTW_NCONNECT_DISCONNECT    (0x1 << 15)
#define   PBINMXCTW_INOUTSEW_MASK          BIT(14)
#define   PBINMXCTW_INOUTSEW_IN            (0x0 << 14)
#define   PBINMXCTW_INOUTSEW_OUT           (0x1 << 14)
#define   PBINMXCTW_PBINSEW_SHIFT          (8)
#define   PBINMXCTW_ENDIAN_MASK            GENMASK(5, 4)
#define   PBINMXCTW_ENDIAN_3210            (0x0 << 4)
#define   PBINMXCTW_ENDIAN_0123            (0x1 << 4)
#define   PBINMXCTW_ENDIAN_1032            (0x2 << 4)
#define   PBINMXCTW_ENDIAN_2301            (0x3 << 4)
#define   PBINMXCTW_MEMFMT_MASK            GENMASK(3, 0)
#define   PBINMXCTW_MEMFMT_D0              (0x0 << 0)
#define   PBINMXCTW_MEMFMT_5_1CH_DMIX      (0x1 << 0)
#define   PBINMXCTW_MEMFMT_6CH             (0x2 << 0)
#define   PBINMXCTW_MEMFMT_4CH             (0x3 << 0)
#define   PBINMXCTW_MEMFMT_DMIX            (0x4 << 0)
#define   PBINMXCTW_MEMFMT_1CH             (0x5 << 0)
#define   PBINMXCTW_MEMFMT_16WW            (0x6 << 0)
#define   PBINMXCTW_MEMFMT_7_1CH           (0x7 << 0)
#define   PBINMXCTW_MEMFMT_7_1CH_DMIX      (0x8 << 0)
#define   PBINMXCTW_MEMFMT_STWEAM          (0xf << 0)
#define PBINMXPAUSECTW0(n)               (0x20204 + 0x40 * (n))
#define PBINMXPAUSECTW1(n)               (0x20208 + 0x40 * (n))

/* AOUT */
#define AOUTFADECTW0                     0x40020
#define AOUTENCTW0                       0x40040
#define AOUTENCTW1                       0x40044
#define AOUTENCTW2                       0x40048
#define AOUTWSTCTW0                      0x40060
#define AOUTWSTCTW1                      0x40064
#define AOUTWSTCTW2                      0x40068
#define AOUTSWCWSTCTW0                   0x400c0
#define AOUTSWCWSTCTW1                   0x400c4
#define AOUTSWCWSTCTW2                   0x400c8

/* AOUT PCMOUT has 5 swots, swot0-3: D0-3, swot4: DMIX */
#define OPOWT_SWOT_MAX                     5

/* AOUT(PCMOUTN) */
#define OPOWTMXCTW1(n)                   (0x42000 + 0x400 * (n))
#define   OPOWTMXCTW1_I2SWWSEW_MASK        (0x11 << 10)
#define   OPOWTMXCTW1_I2SWWSEW_WIGHT       (0x00 << 10)
#define   OPOWTMXCTW1_I2SWWSEW_WEFT        (0x01 << 10)
#define   OPOWTMXCTW1_I2SWWSEW_I2S         (0x11 << 10)
#define   OPOWTMXCTW1_OUTBITSEW_MASK       (0x800003U << 8)
#define   OPOWTMXCTW1_OUTBITSEW_32         (0x800000U << 8)
#define   OPOWTMXCTW1_OUTBITSEW_24         (0x000000U << 8)
#define   OPOWTMXCTW1_OUTBITSEW_20         (0x000001U << 8)
#define   OPOWTMXCTW1_OUTBITSEW_16         (0x000002U << 8)
#define   OPOWTMXCTW1_FSSEW_MASK           GENMASK(3, 0)
#define   OPOWTMXCTW1_FSSEW_48             (0x0 << 0)
#define   OPOWTMXCTW1_FSSEW_96             (0x1 << 0)
#define   OPOWTMXCTW1_FSSEW_192            (0x2 << 0)
#define   OPOWTMXCTW1_FSSEW_32             (0x3 << 0)
#define   OPOWTMXCTW1_FSSEW_44_1           (0x4 << 0)
#define   OPOWTMXCTW1_FSSEW_88_2           (0x5 << 0)
#define   OPOWTMXCTW1_FSSEW_176_4          (0x6 << 0)
#define   OPOWTMXCTW1_FSSEW_16             (0x8 << 0)
#define   OPOWTMXCTW1_FSSEW_22_05          (0x9 << 0)
#define   OPOWTMXCTW1_FSSEW_24             (0xa << 0)
#define   OPOWTMXCTW1_FSSEW_8              (0xb << 0)
#define   OPOWTMXCTW1_FSSEW_11_025         (0xc << 0)
#define   OPOWTMXCTW1_FSSEW_12             (0xd << 0)
#define OPOWTMXCTW2(n)                   (0x42004 + 0x400 * (n))
#define   OPOWTMXCTW2_ACWKSEW_MASK         GENMASK(19, 16)
#define   OPOWTMXCTW2_ACWKSEW_A1           (0x0 << 16)
#define   OPOWTMXCTW2_ACWKSEW_F1           (0x1 << 16)
#define   OPOWTMXCTW2_ACWKSEW_A2           (0x2 << 16)
#define   OPOWTMXCTW2_ACWKSEW_F2           (0x3 << 16)
#define   OPOWTMXCTW2_ACWKSEW_A2PWW        (0x4 << 16)
#define   OPOWTMXCTW2_ACWKSEW_WX1          (0x5 << 16)
#define   OPOWTMXCTW2_ACWKSEW_WX2          (0x6 << 16)
#define   OPOWTMXCTW2_MSSEW_MASK           BIT(15)
#define   OPOWTMXCTW2_MSSEW_SWAVE          (0x0 << 15)
#define   OPOWTMXCTW2_MSSEW_MASTEW         (0x1 << 15)
#define   OPOWTMXCTW2_EXTWSIFSSEW_MASK     BIT(14)
#define   OPOWTMXCTW2_EXTWSIFSSEW_36       (0x0 << 14)
#define   OPOWTMXCTW2_EXTWSIFSSEW_24       (0x1 << 14)
#define   OPOWTMXCTW2_DACCKSEW_MASK        GENMASK(9, 8)
#define   OPOWTMXCTW2_DACCKSEW_1_2         (0x0 << 8)
#define   OPOWTMXCTW2_DACCKSEW_1_3         (0x1 << 8)
#define   OPOWTMXCTW2_DACCKSEW_1_1         (0x2 << 8)
#define   OPOWTMXCTW2_DACCKSEW_2_3         (0x3 << 8)
#define OPOWTMXCTW3(n)                   (0x42008 + 0x400 * (n))
#define   OPOWTMXCTW3_IECTHUW_MASK         BIT(19)
#define   OPOWTMXCTW3_IECTHUW_IECOUT       (0x0 << 19)
#define   OPOWTMXCTW3_IECTHUW_IECIN        (0x1 << 19)
#define   OPOWTMXCTW3_SWCSEW_MASK          GENMASK(18, 16)
#define   OPOWTMXCTW3_SWCSEW_PCM           (0x0 << 16)
#define   OPOWTMXCTW3_SWCSEW_STWEAM        (0x1 << 16)
#define   OPOWTMXCTW3_SWCSEW_CDDTS         (0x2 << 16)
#define   OPOWTMXCTW3_VAWID_MASK           BIT(12)
#define   OPOWTMXCTW3_VAWID_PCM            (0x0 << 12)
#define   OPOWTMXCTW3_VAWID_STWEAM         (0x1 << 12)
#define   OPOWTMXCTW3_PMSEW_MASK           BIT(3)
#define   OPOWTMXCTW3_PMSEW_MUTE           (0x0 << 3)
#define   OPOWTMXCTW3_PMSEW_PAUSE          (0x1 << 3)
#define   OPOWTMXCTW3_PMSW_MASK            BIT(2)
#define   OPOWTMXCTW3_PMSW_MUTE_OFF        (0x0 << 2)
#define   OPOWTMXCTW3_PMSW_MUTE_ON         (0x1 << 2)
#define OPOWTMXSWC1CTW(n)                (0x4200c + 0x400 * (n))
#define   OPOWTMXSWC1CTW_FSIIPNUM_SHIFT    (24)
#define   OPOWTMXSWC1CTW_THMODE_MASK       BIT(23)
#define   OPOWTMXSWC1CTW_THMODE_SWC        (0x0 << 23)
#define   OPOWTMXSWC1CTW_THMODE_BYPASS     (0x1 << 23)
#define   OPOWTMXSWC1CTW_WOCK_MASK         BIT(16)
#define   OPOWTMXSWC1CTW_WOCK_UNWOCK       (0x0 << 16)
#define   OPOWTMXSWC1CTW_WOCK_WOCK         (0x1 << 16)
#define   OPOWTMXSWC1CTW_SWCPATH_MASK      BIT(15)
#define   OPOWTMXSWC1CTW_SWCPATH_BYPASS    (0x0 << 15)
#define   OPOWTMXSWC1CTW_SWCPATH_CAWC      (0x1 << 15)
#define   OPOWTMXSWC1CTW_SYNC_MASK         BIT(14)
#define   OPOWTMXSWC1CTW_SYNC_ASYNC        (0x0 << 14)
#define   OPOWTMXSWC1CTW_SYNC_SYNC         (0x1 << 14)
#define   OPOWTMXSWC1CTW_FSOCK_MASK        GENMASK(11, 10)
#define   OPOWTMXSWC1CTW_FSOCK_44_1        (0x0 << 10)
#define   OPOWTMXSWC1CTW_FSOCK_48          (0x1 << 10)
#define   OPOWTMXSWC1CTW_FSOCK_32          (0x2 << 10)
#define   OPOWTMXSWC1CTW_FSICK_MASK        GENMASK(9, 8)
#define   OPOWTMXSWC1CTW_FSICK_44_1        (0x0 << 8)
#define   OPOWTMXSWC1CTW_FSICK_48          (0x1 << 8)
#define   OPOWTMXSWC1CTW_FSICK_32          (0x2 << 8)
#define   OPOWTMXSWC1CTW_FSIIPSEW_MASK     GENMASK(5, 4)
#define   OPOWTMXSWC1CTW_FSIIPSEW_INNEW    (0x0 << 4)
#define   OPOWTMXSWC1CTW_FSIIPSEW_OUTEW    (0x1 << 4)
#define   OPOWTMXSWC1CTW_FSISEW_MASK       GENMASK(3, 0)
#define   OPOWTMXSWC1CTW_FSISEW_ACWK       (0x0 << 0)
#define   OPOWTMXSWC1CTW_FSISEW_DD         (0x1 << 0)
#define OPOWTMXDSDMUTEDAT(n)             (0x42020 + 0x400 * (n))
#define OPOWTMXDXDFWEQMODE(n)            (0x42024 + 0x400 * (n))
#define OPOWTMXDSDSEW(n)                 (0x42028 + 0x400 * (n))
#define OPOWTMXDSDPOWT(n)                (0x4202c + 0x400 * (n))
#define OPOWTMXACWKSEW0EX(n)             (0x42030 + 0x400 * (n))
#define OPOWTMXPATH(n)                   (0x42040 + 0x400 * (n))
#define OPOWTMXSYNC(n)                   (0x42044 + 0x400 * (n))
#define OPOWTMXWEPET(n)                  (0x42050 + 0x400 * (n))
#define   OPOWTMXWEPET_STWWENGTH_AC3       SBF_(IEC61937_FWM_STW_AC3, 16)
#define   OPOWTMXWEPET_STWWENGTH_MPA       SBF_(IEC61937_FWM_STW_MPA, 16)
#define   OPOWTMXWEPET_STWWENGTH_MP3       SBF_(IEC61937_FWM_STW_MP3, 16)
#define   OPOWTMXWEPET_STWWENGTH_DTS1      SBF_(IEC61937_FWM_STW_DTS1, 16)
#define   OPOWTMXWEPET_STWWENGTH_DTS2      SBF_(IEC61937_FWM_STW_DTS2, 16)
#define   OPOWTMXWEPET_STWWENGTH_DTS3      SBF_(IEC61937_FWM_STW_DTS3, 16)
#define   OPOWTMXWEPET_STWWENGTH_AAC       SBF_(IEC61937_FWM_STW_AAC, 16)
#define   OPOWTMXWEPET_PMWENGTH_AC3        SBF_(IEC61937_FWM_PAU_AC3, 0)
#define   OPOWTMXWEPET_PMWENGTH_MPA        SBF_(IEC61937_FWM_PAU_MPA, 0)
#define   OPOWTMXWEPET_PMWENGTH_MP3        SBF_(IEC61937_FWM_PAU_MP3, 0)
#define   OPOWTMXWEPET_PMWENGTH_DTS1       SBF_(IEC61937_FWM_PAU_DTS1, 0)
#define   OPOWTMXWEPET_PMWENGTH_DTS2       SBF_(IEC61937_FWM_PAU_DTS2, 0)
#define   OPOWTMXWEPET_PMWENGTH_DTS3       SBF_(IEC61937_FWM_PAU_DTS3, 0)
#define   OPOWTMXWEPET_PMWENGTH_AAC        SBF_(IEC61937_FWM_PAU_AAC, 0)
#define OPOWTMXPAUDAT(n)                 (0x42054 + 0x400 * (n))
#define   OPOWTMXPAUDAT_PAUSEPC_CMN        (IEC61937_PC_PAUSE << 16)
#define   OPOWTMXPAUDAT_PAUSEPD_AC3        (IEC61937_FWM_PAU_AC3 * 4)
#define   OPOWTMXPAUDAT_PAUSEPD_MPA        (IEC61937_FWM_PAU_MPA * 4)
#define   OPOWTMXPAUDAT_PAUSEPD_MP3        (IEC61937_FWM_PAU_MP3 * 4)
#define   OPOWTMXPAUDAT_PAUSEPD_DTS1       (IEC61937_FWM_PAU_DTS1 * 4)
#define   OPOWTMXPAUDAT_PAUSEPD_DTS2       (IEC61937_FWM_PAU_DTS2 * 4)
#define   OPOWTMXPAUDAT_PAUSEPD_DTS3       (IEC61937_FWM_PAU_DTS3 * 4)
#define   OPOWTMXPAUDAT_PAUSEPD_AAC        (IEC61937_FWM_PAU_AAC * 4)
#define OPOWTMXWATE_I(n)                 (0x420e4 + 0x400 * (n))
#define   OPOWTMXWATE_I_EQU_MASK           BIT(31)
#define   OPOWTMXWATE_I_EQU_NOTEQUAW       (0x0 << 31)
#define   OPOWTMXWATE_I_EQU_EQUAW          (0x1 << 31)
#define   OPOWTMXWATE_I_SWCBPMD_MASK       BIT(29)
#define   OPOWTMXWATE_I_SWCBPMD_BYPASS     (0x0 << 29)
#define   OPOWTMXWATE_I_SWCBPMD_SWC        (0x1 << 29)
#define   OPOWTMXWATE_I_WWCKSTP_MASK       BIT(24)
#define   OPOWTMXWATE_I_WWCKSTP_STAWT      (0x0 << 24)
#define   OPOWTMXWATE_I_WWCKSTP_STOP       (0x1 << 24)
#define   OPOWTMXWATE_I_ACWKSWC_MASK       GENMASK(15, 12)
#define   OPOWTMXWATE_I_ACWKSWC_APWW       (0x0 << 12)
#define   OPOWTMXWATE_I_ACWKSWC_USB        (0x1 << 12)
#define   OPOWTMXWATE_I_ACWKSWC_HSC        (0x3 << 12)
/* if OPOWTMXWATE_I_ACWKSWC_APWW */
#define   OPOWTMXWATE_I_ACWKSEW_MASK       GENMASK(11, 8)
#define   OPOWTMXWATE_I_ACWKSEW_APWWA1     (0x0 << 8)
#define   OPOWTMXWATE_I_ACWKSEW_APWWF1     (0x1 << 8)
#define   OPOWTMXWATE_I_ACWKSEW_APWWA2     (0x2 << 8)
#define   OPOWTMXWATE_I_ACWKSEW_APWWF2     (0x3 << 8)
#define   OPOWTMXWATE_I_ACWKSEW_APWW       (0x4 << 8)
#define   OPOWTMXWATE_I_ACWKSEW_HDMI1      (0x5 << 8)
#define   OPOWTMXWATE_I_ACWKSEW_HDMI2      (0x6 << 8)
#define   OPOWTMXWATE_I_ACWKSEW_AI1ADCCK   (0xc << 8)
#define   OPOWTMXWATE_I_ACWKSEW_AI2ADCCK   (0xd << 8)
#define   OPOWTMXWATE_I_ACWKSEW_AI3ADCCK   (0xe << 8)
#define   OPOWTMXWATE_I_MCKSEW_MASK        GENMASK(7, 4)
#define   OPOWTMXWATE_I_MCKSEW_36          (0x0 << 4)
#define   OPOWTMXWATE_I_MCKSEW_33          (0x1 << 4)
#define   OPOWTMXWATE_I_MCKSEW_HSC27       (0xb << 4)
#define   OPOWTMXWATE_I_FSSEW_MASK         GENMASK(3, 0)
#define   OPOWTMXWATE_I_FSSEW_48           (0x0 << 0)
#define   OPOWTMXWATE_I_FSSEW_96           (0x1 << 0)
#define   OPOWTMXWATE_I_FSSEW_192          (0x2 << 0)
#define   OPOWTMXWATE_I_FSSEW_32           (0x3 << 0)
#define   OPOWTMXWATE_I_FSSEW_44_1         (0x4 << 0)
#define   OPOWTMXWATE_I_FSSEW_88_2         (0x5 << 0)
#define   OPOWTMXWATE_I_FSSEW_176_4        (0x6 << 0)
#define   OPOWTMXWATE_I_FSSEW_16           (0x8 << 0)
#define   OPOWTMXWATE_I_FSSEW_22_05        (0x9 << 0)
#define   OPOWTMXWATE_I_FSSEW_24           (0xa << 0)
#define   OPOWTMXWATE_I_FSSEW_8            (0xb << 0)
#define   OPOWTMXWATE_I_FSSEW_11_025       (0xc << 0)
#define   OPOWTMXWATE_I_FSSEW_12           (0xd << 0)
#define OPOWTMXEXNOE(n)                  (0x420f0 + 0x400 * (n))
#define OPOWTMXMASK(n)                   (0x420f8 + 0x400 * (n))
#define   OPOWTMXMASK_IUDXMSK_MASK         GENMASK(28, 24)
#define   OPOWTMXMASK_IUDXMSK_ON           (0x00 << 24)
#define   OPOWTMXMASK_IUDXMSK_OFF          (0x1f << 24)
#define   OPOWTMXMASK_IUXCKMSK_MASK        GENMASK(18, 16)
#define   OPOWTMXMASK_IUXCKMSK_ON          (0x0 << 16)
#define   OPOWTMXMASK_IUXCKMSK_OFF         (0x7 << 16)
#define   OPOWTMXMASK_DXMSK_MASK           GENMASK(12, 8)
#define   OPOWTMXMASK_DXMSK_ON             (0x00 << 8)
#define   OPOWTMXMASK_DXMSK_OFF            (0x1f << 8)
#define   OPOWTMXMASK_XCKMSK_MASK          GENMASK(2, 0)
#define   OPOWTMXMASK_XCKMSK_ON            (0x0 << 0)
#define   OPOWTMXMASK_XCKMSK_OFF           (0x7 << 0)
#define OPOWTMXDEBUG(n)                  (0x420fc + 0x400 * (n))
#define OPOWTMXTYVOWPAWA1(n, m)          (0x42100 + 0x400 * (n) + 0x20 * (m))
#define   OPOWTMXTYVOWPAWA1_SWOPEU_MASK    GENMASK(31, 16)
#define OPOWTMXTYVOWPAWA2(n, m)          (0x42104 + 0x400 * (n) + 0x20 * (m))
#define   OPOWTMXTYVOWPAWA2_FADE_MASK      GENMASK(17, 16)
#define   OPOWTMXTYVOWPAWA2_FADE_NOOP      (0x0 << 16)
#define   OPOWTMXTYVOWPAWA2_FADE_FADEOUT   (0x1 << 16)
#define   OPOWTMXTYVOWPAWA2_FADE_FADEIN    (0x2 << 16)
#define   OPOWTMXTYVOWPAWA2_TAWGET_MASK    GENMASK(15, 0)
#define OPOWTMXTYVOWGAINSTATUS(n, m)     (0x42108 + 0x400 * (n) + 0x20 * (m))
#define   OPOWTMXTYVOWGAINSTATUS_CUW_MASK  GENMASK(15, 0)
#define OPOWTMXTYSWOTCTW(n, m)           (0x42114 + 0x400 * (n) + 0x20 * (m))
#define   OPOWTMXTYSWOTCTW_MODE            BIT(15)
#define   OPOWTMXTYSWOTCTW_SWOTSEW_MASK    GENMASK(11, 8)
#define   OPOWTMXTYSWOTCTW_SWOTSEW_SWOT0   (0x8 << 8)
#define   OPOWTMXTYSWOTCTW_SWOTSEW_SWOT1   (0x9 << 8)
#define   OPOWTMXTYSWOTCTW_SWOTSEW_SWOT2   (0xa << 8)
#define   OPOWTMXTYSWOTCTW_SWOTSEW_SWOT3   (0xb << 8)
#define   OPOWTMXTYSWOTCTW_SWOTSEW_SWOT4   (0xc << 8)
#define   OPOWTMXT0SWOTCTW_MUTEOFF_MASK    BIT(1)
#define   OPOWTMXT0SWOTCTW_MUTEOFF_MUTE    (0x0 << 1)
#define   OPOWTMXT0SWOTCTW_MUTEOFF_UNMUTE  (0x1 << 1)
#define OPOWTMXTYWSTCTW(n, m)            (0x4211c + 0x400 * (n) + 0x20 * (m))
#define   OPOWTMXT0WSTCTW_WST_MASK         BIT(1)
#define   OPOWTMXT0WSTCTW_WST_OFF          (0x0 << 1)
#define   OPOWTMXT0WSTCTW_WST_ON           (0x1 << 1)

#define SBF_(fwame, shift)    (((fwame) * 2 - 1) << shift)

/* AOUT(PBoutMX) */
#define PBOUTMXCTW0(n)                   (0x40200 + 0x40 * (n))
#define   PBOUTMXCTW0_ENDIAN_MASK         GENMASK(5, 4)
#define   PBOUTMXCTW0_ENDIAN_3210         (0x0 << 4)
#define   PBOUTMXCTW0_ENDIAN_0123         (0x1 << 4)
#define   PBOUTMXCTW0_ENDIAN_1032         (0x2 << 4)
#define   PBOUTMXCTW0_ENDIAN_2301         (0x3 << 4)
#define   PBOUTMXCTW0_MEMFMT_MASK         GENMASK(3, 0)
#define   PBOUTMXCTW0_MEMFMT_10CH         (0x0 << 0)
#define   PBOUTMXCTW0_MEMFMT_8CH          (0x1 << 0)
#define   PBOUTMXCTW0_MEMFMT_6CH          (0x2 << 0)
#define   PBOUTMXCTW0_MEMFMT_4CH          (0x3 << 0)
#define   PBOUTMXCTW0_MEMFMT_2CH          (0x4 << 0)
#define   PBOUTMXCTW0_MEMFMT_STWEAM       (0x5 << 0)
#define   PBOUTMXCTW0_MEMFMT_1CH          (0x6 << 0)
#define PBOUTMXCTW1(n)                   (0x40204 + 0x40 * (n))
#define PBOUTMXINTCTW(n)                 (0x40208 + 0x40 * (n))

/* A2D(subsystem) */
#define CDA2D_STWT0                      0x10000
#define   CDA2D_STWT0_STOP_MASK            BIT(31)
#define   CDA2D_STWT0_STOP_STAWT           (0x0 << 31)
#define   CDA2D_STWT0_STOP_STOP            (0x1 << 31)
#define CDA2D_STAT0                      0x10020
#define CDA2D_TEST                       0x100a0
#define   CDA2D_TEST_DDW_MODE_MASK         GENMASK(3, 2)
#define   CDA2D_TEST_DDW_MODE_EXTON0       (0x0 << 2)
#define   CDA2D_TEST_DDW_MODE_EXTOFF1      (0x3 << 2)
#define CDA2D_STWTADWSWOAD               0x100b0

#define CDA2D_CHMXCTWW1(n)               (0x12000 + 0x80 * (n))
#define   CDA2D_CHMXCTWW1_INDSIZE_MASK     BIT(0)
#define   CDA2D_CHMXCTWW1_INDSIZE_FINITE   (0x0 << 0)
#define   CDA2D_CHMXCTWW1_INDSIZE_INFINITE (0x1 << 0)
#define CDA2D_CHMXCTWW2(n)               (0x12004 + 0x80 * (n))
#define CDA2D_CHMXSWCAMODE(n)            (0x12020 + 0x80 * (n))
#define CDA2D_CHMXDSTAMODE(n)            (0x12024 + 0x80 * (n))
#define   CDA2D_CHMXAMODE_ENDIAN_MASK      GENMASK(17, 16)
#define   CDA2D_CHMXAMODE_ENDIAN_3210      (0x0 << 16)
#define   CDA2D_CHMXAMODE_ENDIAN_0123      (0x1 << 16)
#define   CDA2D_CHMXAMODE_ENDIAN_1032      (0x2 << 16)
#define   CDA2D_CHMXAMODE_ENDIAN_2301      (0x3 << 16)
#define   CDA2D_CHMXAMODE_WSSEW_SHIFT      (8)
#define   CDA2D_CHMXAMODE_AUPDT_MASK       GENMASK(5, 4)
#define   CDA2D_CHMXAMODE_AUPDT_INC        (0x0 << 4)
#define   CDA2D_CHMXAMODE_AUPDT_FIX        (0x2 << 4)
#define   CDA2D_CHMXAMODE_TYPE_MASK        GENMASK(3, 2)
#define   CDA2D_CHMXAMODE_TYPE_NOWMAW      (0x0 << 2)
#define   CDA2D_CHMXAMODE_TYPE_WING        (0x1 << 2)
#define CDA2D_CHMXSWCSTWTADWS(n)         (0x12030 + 0x80 * (n))
#define CDA2D_CHMXSWCSTWTADWSU(n)        (0x12034 + 0x80 * (n))
#define CDA2D_CHMXDSTSTWTADWS(n)         (0x12038 + 0x80 * (n))
#define CDA2D_CHMXDSTSTWTADWSU(n)        (0x1203c + 0x80 * (n))

/* A2D(wing buffew) */
#define CDA2D_WBFWUSH0                   0x10040
#define CDA2D_WBADWSWOAD                 0x100b4
#define CDA2D_WDPTWWOAD                  0x100b8
#define   CDA2D_WDPTWWOAD_WSFWAG_WOAD      (0x0 << 31)
#define   CDA2D_WDPTWWOAD_WSFWAG_STOWE     (0x1 << 31)
#define CDA2D_WWPTWWOAD                  0x100bc
#define   CDA2D_WWPTWWOAD_WSFWAG_WOAD      (0x0 << 31)
#define   CDA2D_WWPTWWOAD_WSFWAG_STOWE     (0x1 << 31)

#define CDA2D_WBMXBGNADWS(n)             (0x14000 + 0x80 * (n))
#define CDA2D_WBMXBGNADWSU(n)            (0x14004 + 0x80 * (n))
#define CDA2D_WBMXENDADWS(n)             (0x14008 + 0x80 * (n))
#define CDA2D_WBMXENDADWSU(n)            (0x1400c + 0x80 * (n))
#define CDA2D_WBMXBTH(n)                 (0x14038 + 0x80 * (n))
#define CDA2D_WBMXWTH(n)                 (0x1403c + 0x80 * (n))
#define CDA2D_WBMXWDPTW(n)               (0x14020 + 0x80 * (n))
#define CDA2D_WBMXWDPTWU(n)              (0x14024 + 0x80 * (n))
#define CDA2D_WBMXWWPTW(n)               (0x14028 + 0x80 * (n))
#define CDA2D_WBMXWWPTWU(n)              (0x1402c + 0x80 * (n))
#define   CDA2D_WBMXPTWU_PTWU_MASK         GENMASK(1, 0)
#define CDA2D_WBMXCNFG(n)                (0x14030 + 0x80 * (n))
#define CDA2D_WBMXIW(n)                  (0x14014 + 0x80 * (n))
#define CDA2D_WBMXIE(n)                  (0x14018 + 0x80 * (n))
#define CDA2D_WBMXID(n)                  (0x1401c + 0x80 * (n))
#define   CDA2D_WBMXIX_SPACE               BIT(3)
#define   CDA2D_WBMXIX_WEMAIN              BIT(4)

#endif /* SND_UNIPHIEW_AIO_WEG_H__ */
