# Active SVF file ./outputs/dfxsecure_plugin.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/syn/outputs/dfxsecure_plugin.svf
# Timestamp : Mon Mar 12 18:19:39 2018
# DC Version: L-2016.03-SP3 (built Jul 18, 2016)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { target_library { e05_ln_p1274d0_tttt_v065_t100_max.ldb e05_ln_p1274d0_tttt_v065_to_v065_t100_max.ldb } } \
    { search_path { . /p/hdk/cad/designcompiler/L-2016.03-SP3/libraries/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/minpower/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/syn_ver /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/sim_ver /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nldm/p1274d0/nn /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nldm/p1274d0/ln ./scripts ./inputs ./inputs/pla /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/include } } \
    { cwd /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/syn } \
    { define_design_lib { -path ./WORK WORK } } \
    { analyze { -format sverilog -library WORK -define \{  INTEL_SVA_OFF  \} \{ /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_buf.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_buf.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_divider2.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_divider2_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_ffb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_ffb_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_gate_and.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_gate_or.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_gate_te.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_gate_te_rst_ss.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_inv.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_mux_2to1.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_nand.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_nand_en.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_nor.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_nor_en.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_doublesync.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_doublesync_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_doublesync_setb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_dq.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_ident.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_inv.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_mux_2to1.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_or.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_triplesync.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_triplesync_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_triplesync_setb.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_async_rst_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_async_rst_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_async_set_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_async_set_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_bb_buf.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_clk_delay_rst.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_clk_mux_3to1.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_clk_mux_4to1.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_rst_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_rst_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_set_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_set_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch_async_rst.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch_async_rst_set.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch_async_set.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_rst_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_rst_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_set_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_set_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_set_rst_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_set_rst_latch_p.sv \} } } \
    { search_path { /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/syn/inputs /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/collateral/rtl . /p/hdk/cad/designcompiler/L-2016.03-SP3/libraries/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/minpower/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/syn_ver /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/sim_ver /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nldm/p1274d0/nn /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nldm/p1274d0/ln ./scripts ./inputs ./inputs/pla /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/include /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/dfxsecure_plugin /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln } } \
    { analyze { -format sverilog -library WORK -define \{  INTEL_SVA_OFF  \} \{ /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/dfxsecure_plugin/dfxsecure_plugin.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_buf.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_buf.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_divider2.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_divider2_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_ffb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_ffb_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_gate_and.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_gate_or.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_gate_te.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_gate_te_rst_ss.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_inv.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_mux_2to1.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_nand.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_nand_en.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_nor.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_clk_nor_en.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_doublesync.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_doublesync_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_doublesync_setb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_dq.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_ident.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_inv.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_mux_2to1.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_or.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_triplesync.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_triplesync_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln/ctech_lib_triplesync_setb.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_async_rst_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_async_rst_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_async_set_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_async_set_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_bb_buf.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_clk_delay_rst.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_clk_mux_3to1.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_clk_mux_4to1.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_rst_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_rst_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_set_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_en_set_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch_async_rst.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch_async_rst_set.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch_async_set.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_rst_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_rst_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_set_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_set_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_set_rst_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln/ctech_lib_set_rst_latch_p.sv \} } } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/dfxsecure_plugin/dfxsecure_plugin.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { elaborate { -library WORK dfxsecure_plugin } } \
    { write_file { -format ddc -hierarchy -output ./outputs/dfxsecure_plugin.import_design.ddc } } \
    { write_file { -format verilog -hierarchy -output ./outputs/dfxsecure_plugin.import_design.vg } } } 

guide_environment \
  { { write_file { -format ddc -hierarchy -output ./outputs/dfxsecure_plugin.uniquify.ddc } } \
    { write_file { -format verilog -hierarchy -output ./outputs/dfxsecure_plugin.uniquify.vg } } } 

guide_change_names \
  -design { dfxsecure_plugin } \
  { { net *Logic1* n_Logic1_ } \
    { net *Logic0* n_Logic0_ } } 

guide_change_names \
  -design { dfxsecure_plugin } \
  { { net n_Logic1_ n_Logic1_0 } \
    { net n_Logic0_ n_Logic0_0 } \
    { net dfxsecure_feature_mux[2] dfxsecure_feature_mux_2_ } \
    { net dfxsecure_feature_mux[1] dfxsecure_feature_mux_1_ } \
    { net dfxsecure_feature_mux[0] dfxsecure_feature_mux_0_ } \
    { net dfxsecure_feature_lch[3] dfxsecure_feature_lch_3_ } \
    { net dfxsecure_feature_lch[2] dfxsecure_feature_lch_2_ } \
    { net dfxsecure_feature_lch[1] dfxsecure_feature_lch_1_ } \
    { net dfxsecure_feature_lch[0] dfxsecure_feature_lch_0_ } \
    { net dfxsecure_feature_int[2] dfxsecure_feature_int_2_ } \
    { net dfxsecure_feature_int[1] dfxsecure_feature_int_1_ } \
    { net dfxsecure_feature_int[0] dfxsecure_feature_int_0_ } } 

guide_change_names \
  -design { dfxsecure_plugin } \
  { { cell dfxsecure_feature_lch_reg[3] dfxsecure_feature_lch_reg_3 } \
    { cell dfxsecure_feature_lch_reg[2] dfxsecure_feature_lch_reg_2 } \
    { cell dfxsecure_feature_lch_reg[1] dfxsecure_feature_lch_reg_1 } \
    { cell dfxsecure_feature_lch_reg[0] dfxsecure_feature_lch_reg_0 } } 

guide_environment \
  { { search_path { /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/syn/inputs /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/collateral/rtl . /p/hdk/cad/designcompiler/L-2016.03-SP3/libraries/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/minpower/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/syn_ver /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/sim_ver /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nldm/p1274d0/nn /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nldm/p1274d0/ln ./scripts ./inputs ./inputs/pla /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/include /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/dfxsecure_plugin /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/collateral/floorplan } } } 

guide_change_names \
  -design { dfxsecure_plugin } \
  { { net dfxsecure_feature_mux_2_ dfxsecure_feature_mux_2_0 } \
    { net dfxsecure_feature_mux_1_ dfxsecure_feature_mux_1_0 } \
    { net dfxsecure_feature_mux_0_ dfxsecure_feature_mux_0_0 } \
    { net dfxsecure_feature_lch_3_ dfxsecure_feature_lch_3_0 } \
    { net dfxsecure_feature_lch_2_ dfxsecure_feature_lch_2_0 } \
    { net dfxsecure_feature_lch_1_ dfxsecure_feature_lch_1_0 } \
    { net dfxsecure_feature_lch_0_ dfxsecure_feature_lch_0_0 } \
    { net dfxsecure_feature_int_2_ dfxsecure_feature_int_2_0 } \
    { net dfxsecure_feature_int_1_ dfxsecure_feature_int_1_0 } \
    { net dfxsecure_feature_int_0_ dfxsecure_feature_int_0_0 } } 

guide_environment \
  { { search_path { /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/syn/inputs /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/collateral/rtl . /p/hdk/cad/designcompiler/L-2016.03-SP3/libraries/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/minpower/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/syn_ver /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/sim_ver /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nldm/p1274d0/nn /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nldm/p1274d0/ln ./scripts ./inputs ./inputs/pla /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/include /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/dfxsecure_plugin /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1274/e05/ln /p/hdk/cad/ctech/ctech_exp_c2v16ww52e_hdk142/source/p1274/e05/ln /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/collateral/floorplan /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/collateral/timing /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/collateral/timing_common /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/collateral/timing_nominal /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/aceroot/results/DC/dfxsecure_plugin/clk_cfg } } \
    { current_design dfxsecure_plugin } \
    { target_library { e05_ln_p1274d0_tttt_v065_t100_max.ldb e05_ln_p1274d0_tttt_v065_to_v065_t100_max.ldb } } \
    { current_design dfxsecure_plugin } } 

guide_environment \
  { { write_file { -format verilog -hierarchy -output ./outputs/dfxsecure_plugin.compile.vg } } \
    { current_design dfxsecure_plugin } \
    { target_library { e05_ln_p1274d0_tttt_v065_t100_max.ldb e05_ln_p1274d0_tttt_v065_to_v065_t100_max.ldb } } \
    { current_design dfxsecure_plugin } \
    { write_file { -format ddc -hierarchy -output ./outputs/dfxsecure_plugin.insert_dft.ddc } } \
    { write_file { -format verilog -hierarchy -output ./outputs/dfxsecure_plugin.insert_dft.vg } } } 

guide_environment \
  { { current_design dfxsecure_plugin } \
    { target_library { e05_ln_p1274d0_tttt_v065_t100_max.ldb e05_ln_p1274d0_tttt_v065_to_v065_t100_max.ldb } } \
    { current_design dfxsecure_plugin } } 

guide_environment \
  { { write_file { -format ddc -hierarchy -output ./outputs/dfxsecure_plugin.compile_incr.ddc } } \
    { write_file { -format verilog -hierarchy -output ./outputs/dfxsecure_plugin.compile_incr.vg } } } 

guide_environment \
  { { current_design dfxsecure_plugin } } 

#---- Recording stopped at Mon Mar 12 18:51:18 2018

setup
