JDF G
// Created by Project Navigator ver 1.0
PROJECT spi_test_2
DESIGN spi_test_2
DEVFAM spartan2
DEVFAMTIME 0
DEVICE xc2s150
DEVICETIME 1202885497
DEVPKG pq208
DEVPKGTIME 0
DEVSPEED -5Q
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Other
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL Verilog
GENERATEDSIMULATIONMODELTIME 0
SOURCE spi_contlr.v
SOURCE spi_interface.v
SOURCE spi_com.v
SOURCE spi_test.v
STIMULUS tf.v
DEPASSOC spi_interface spi_interface.ucf
[STRATEGY-LIST]
Normal=True
