

================================================================
== Vivado HLS Report for 'Conv2d_b2'
================================================================
* Date:           Wed Oct 26 23:36:09 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1               |    ?|    ?|         ?|          -|          -|   676|    no    |
        | + Conv2d_b2_label5_L  |    ?|    ?|        10|          4|          1|     ?|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 13 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_0/forw_back.c:111]   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:111]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 7.92>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i10 [ 0, %0 ], [ %add_ln111, %2 ]" [f_b_0/forw_back.c:111]   --->   Operation 16 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_ln111 = phi i32 [ 0, %0 ], [ %select_ln111_8, %2 ]" [f_b_0/forw_back.c:111]   --->   Operation 17 'phi' 'phi_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_ln111_1 = phi i32 [ 0, %0 ], [ %select_ln111_9, %2 ]" [f_b_0/forw_back.c:111]   --->   Operation 18 'phi' 'phi_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv12 = phi i32 [ 3, %0 ], [ %select_ln111_10, %2 ]" [f_b_0/forw_back.c:111]   --->   Operation 19 'phi' 'indvars_iv12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%row = phi i5 [ 0, %0 ], [ %select_ln111_7, %2 ]" [f_b_0/forw_back.c:111]   --->   Operation 20 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_ln112 = phi i32 [ 0, %0 ], [ %add_ln112_4, %2 ]" [f_b_0/forw_back.c:112]   --->   Operation 21 'phi' 'phi_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_ln112_1 = phi i32 [ 0, %0 ], [ %add_ln112_3, %2 ]" [f_b_0/forw_back.c:112]   --->   Operation 22 'phi' 'phi_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv19 = phi i32 [ 3, %0 ], [ %add_ln112_2, %2 ]" [f_b_0/forw_back.c:112]   --->   Operation 23 'phi' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%col = phi i5 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 24 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln111 = icmp eq i10 %indvar_flatten42, -348" [f_b_0/forw_back.c:111]   --->   Operation 25 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.93ns)   --->   "%add_ln111 = add i10 %indvar_flatten42, 1" [f_b_0/forw_back.c:111]   --->   Operation 26 'add' 'add_ln111' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %3, label %.preheader.preheader" [f_b_0/forw_back.c:111]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%i = add i5 %row, 1" [f_b_0/forw_back.c:111]   --->   Operation 28 'add' 'i' <Predicate = (!icmp_ln111)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.20ns)   --->   "%add_ln111_2 = add i32 %indvars_iv12, 1" [f_b_0/forw_back.c:111]   --->   Operation 29 'add' 'add_ln111_2' <Predicate = (!icmp_ln111)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.20ns)   --->   "%add_ln111_3 = add i32 %phi_ln111_1, 1" [f_b_0/forw_back.c:111]   --->   Operation 30 'add' 'add_ln111_3' <Predicate = (!icmp_ln111)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.20ns)   --->   "%add_ln111_4 = add i32 %phi_ln111, -1" [f_b_0/forw_back.c:111]   --->   Operation 31 'add' 'add_ln111_4' <Predicate = (!icmp_ln111)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)"   --->   Operation 32 'speclooptripcount' 'empty_128' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.87ns)   --->   "%icmp_ln112 = icmp eq i5 %col, -6" [f_b_0/forw_back.c:112]   --->   Operation 33 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.52ns)   --->   "%select_ln111 = select i1 %icmp_ln112, i32 0, i32 %phi_ln112" [f_b_0/forw_back.c:111]   --->   Operation 34 'select' 'select_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.52ns)   --->   "%select_ln111_1 = select i1 %icmp_ln112, i32 0, i32 %phi_ln112_1" [f_b_0/forw_back.c:111]   --->   Operation 35 'select' 'select_ln111_1' <Predicate = (!icmp_ln111)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.52ns)   --->   "%select_ln111_2 = select i1 %icmp_ln112, i32 3, i32 %indvars_iv19" [f_b_0/forw_back.c:111]   --->   Operation 36 'select' 'select_ln111_2' <Predicate = (!icmp_ln111)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.48ns)   --->   "%select_ln111_3 = select i1 %icmp_ln112, i5 0, i5 %col" [f_b_0/forw_back.c:111]   --->   Operation 37 'select' 'select_ln111_3' <Predicate = (!icmp_ln111)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.11ns)   --->   "%icmp_ln111_1 = icmp sgt i32 %add_ln111_2, %add_ln111_3" [f_b_0/forw_back.c:111]   --->   Operation 38 'icmp' 'icmp_ln111_1' <Predicate = (!icmp_ln111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln111_5)   --->   "%select_ln111_4 = select i1 %icmp_ln111_1, i32 %add_ln111_2, i32 %add_ln111_3" [f_b_0/forw_back.c:111]   --->   Operation 39 'select' 'select_ln111_4' <Predicate = (!icmp_ln111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln111_5 = add i32 %add_ln111_4, %select_ln111_4" [f_b_0/forw_back.c:111]   --->   Operation 40 'add' 'add_ln111_5' <Predicate = (!icmp_ln111)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.11ns)   --->   "%icmp_ln111_2 = icmp sgt i32 %indvars_iv12, %phi_ln111_1" [f_b_0/forw_back.c:111]   --->   Operation 41 'icmp' 'icmp_ln111_2' <Predicate = (!icmp_ln111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln111_6)   --->   "%select_ln111_5 = select i1 %icmp_ln111_2, i32 %indvars_iv12, i32 %phi_ln111_1" [f_b_0/forw_back.c:111]   --->   Operation 42 'select' 'select_ln111_5' <Predicate = (!icmp_ln111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln111_6 = add i32 %phi_ln111, %select_ln111_5" [f_b_0/forw_back.c:111]   --->   Operation 43 'add' 'add_ln111_6' <Predicate = (!icmp_ln111)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.52ns)   --->   "%select_ln111_6 = select i1 %icmp_ln112, i32 %add_ln111_5, i32 %add_ln111_6" [f_b_0/forw_back.c:111]   --->   Operation 44 'select' 'select_ln111_6' <Predicate = (!icmp_ln111)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.48ns)   --->   "%select_ln111_7 = select i1 %icmp_ln112, i5 %i, i5 %row" [f_b_0/forw_back.c:111]   --->   Operation 45 'select' 'select_ln111_7' <Predicate = (!icmp_ln111)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i5 %select_ln111_7 to i32" [f_b_0/forw_back.c:111]   --->   Operation 46 'zext' 'zext_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i5 %select_ln111_7 to i10" [f_b_0/forw_back.c:111]   --->   Operation 47 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.63ns) (grouped into DSP with root node add_ln113)   --->   "%mul_ln111 = mul i10 %zext_ln111_1, 26" [f_b_0/forw_back.c:111]   --->   Operation 48 'mul' 'mul_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.52ns)   --->   "%select_ln111_8 = select i1 %icmp_ln112, i32 %add_ln111_4, i32 %phi_ln111" [f_b_0/forw_back.c:111]   --->   Operation 49 'select' 'select_ln111_8' <Predicate = (!icmp_ln111)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.52ns)   --->   "%select_ln111_9 = select i1 %icmp_ln112, i32 %add_ln111_3, i32 %phi_ln111_1" [f_b_0/forw_back.c:111]   --->   Operation 50 'select' 'select_ln111_9' <Predicate = (!icmp_ln111)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.52ns)   --->   "%select_ln111_10 = select i1 %icmp_ln112, i32 %add_ln111_2, i32 %indvars_iv12" [f_b_0/forw_back.c:111]   --->   Operation 51 'select' 'select_ln111_10' <Predicate = (!icmp_ln111)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.11ns)   --->   "%icmp_ln112_1 = icmp sgt i32 %select_ln111_2, %select_ln111_1" [f_b_0/forw_back.c:112]   --->   Operation 52 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln111)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%select_ln112 = select i1 %icmp_ln112_1, i32 %select_ln111_2, i32 %select_ln111_1" [f_b_0/forw_back.c:112]   --->   Operation 53 'select' 'select_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln112 = add i32 %select_ln111, %select_ln112" [f_b_0/forw_back.c:112]   --->   Operation 54 'add' 'add_ln112' <Predicate = (!icmp_ln111)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i5 %select_ln111_3 to i10" [f_b_0/forw_back.c:112]   --->   Operation 55 'zext' 'zext_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i5 %select_ln111_3 to i32" [f_b_0/forw_back.c:112]   --->   Operation 56 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln113 = add i10 %mul_ln111, %zext_ln112" [f_b_0/forw_back.c:113]   --->   Operation 57 'add' 'add_ln113' <Predicate = (!icmp_ln111)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i10 %add_ln113 to i64" [f_b_0/forw_back.c:113]   --->   Operation 58 'zext' 'zext_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [676 x float]* %out_matrix, i64 0, i64 %zext_ln113" [f_b_0/forw_back.c:113]   --->   Operation 59 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.35ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_0/forw_back.c:113]   --->   Operation 60 'store' <Predicate = (!icmp_ln111)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_2 : Operation 61 [1/1] (0.87ns)   --->   "%add_ln115 = add i5 %select_ln111_3, 3" [f_b_0/forw_back.c:115]   --->   Operation 61 'add' 'add_ln115' <Predicate = (!icmp_ln111)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i5 %add_ln115 to i32" [f_b_0/forw_back.c:115]   --->   Operation 62 'zext' 'zext_ln115' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i32 %select_ln111_6 to i64" [f_b_0/forw_back.c:113]   --->   Operation 63 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i32 %add_ln112 to i64" [f_b_0/forw_back.c:113]   --->   Operation 64 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.88ns)   --->   "%mul_ln113 = mul i64 %zext_ln113_2, %zext_ln113_1" [f_b_0/forw_back.c:113]   --->   Operation 65 'mul' 'mul_ln113' <Predicate = (!icmp_ln111)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.75ns)   --->   "br label %1" [f_b_0/forw_back.c:114]   --->   Operation 66 'br' <Predicate = (!icmp_ln111)> <Delay = 0.75>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [f_b_0/forw_back.c:118]   --->   Operation 67 'ret' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.81>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %.preheader.preheader ], [ %add_ln114, %.reset ]" [f_b_0/forw_back.c:114]   --->   Operation 68 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%row_0 = phi i32 [ %zext_ln111, %.preheader.preheader ], [ %select_ln114, %.reset ]" [f_b_0/forw_back.c:111]   --->   Operation 69 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %.preheader.preheader ], [ %tmp_s, %.reset ]" [f_b_0/forw_back.c:116]   --->   Operation 70 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ %zext_ln112_1, %.preheader.preheader ], [ %col_2, %.reset ]"   --->   Operation 71 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:115]   --->   Operation 72 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_1)   --->   "%shl_ln116 = shl i32 %row_0, 5" [f_b_0/forw_back.c:116]   --->   Operation 73 'shl' 'shl_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_1)   --->   "%shl_ln116_1 = shl i32 %row_0, 2" [f_b_0/forw_back.c:116]   --->   Operation 74 'shl' 'shl_ln116_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln116_1 = sub i32 %shl_ln116, %shl_ln116_1" [f_b_0/forw_back.c:116]   --->   Operation 75 'sub' 'sub_ln116_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.20ns)   --->   "%sub_ln116 = sub nsw i32 %row_0, %zext_ln111" [f_b_0/forw_back.c:116]   --->   Operation 76 'sub' 'sub_ln116' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_2)   --->   "%shl_ln116_2 = shl i32 %sub_ln116, 2" [f_b_0/forw_back.c:116]   --->   Operation 77 'shl' 'shl_ln116_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln116_2 = sub i32 %shl_ln116_2, %sub_ln116" [f_b_0/forw_back.c:116]   --->   Operation 78 'sub' 'sub_ln116_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln114 = icmp eq i64 %indvar_flatten, %mul_ln113" [f_b_0/forw_back.c:114]   --->   Operation 79 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.47ns)   --->   "%add_ln114 = add i64 1, %indvar_flatten" [f_b_0/forw_back.c:114]   --->   Operation 80 'add' 'add_ln114' <Predicate = true> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %2, label %.reset" [f_b_0/forw_back.c:114]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.20ns)   --->   "%row_6 = add nsw i32 1, %row_0" [f_b_0/forw_back.c:114]   --->   Operation 82 'add' 'row_6' <Predicate = (!icmp_ln114)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.11ns)   --->   "%icmp_ln115 = icmp slt i32 %col_0, %zext_ln115" [f_b_0/forw_back.c:115]   --->   Operation 83 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln114)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.52ns)   --->   "%select_ln115 = select i1 %icmp_ln115, i32 %col_0, i32 %zext_ln112_1" [f_b_0/forw_back.c:115]   --->   Operation 84 'select' 'select_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_3)   --->   "%shl_ln116_3 = shl i32 %row_6, 5" [f_b_0/forw_back.c:116]   --->   Operation 85 'shl' 'shl_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_3)   --->   "%shl_ln116_4 = shl i32 %row_6, 2" [f_b_0/forw_back.c:116]   --->   Operation 86 'shl' 'shl_ln116_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln116_3 = sub i32 %shl_ln116_3, %shl_ln116_4" [f_b_0/forw_back.c:116]   --->   Operation 87 'sub' 'sub_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln116)   --->   "%select_ln115_1 = select i1 %icmp_ln115, i32 %sub_ln116_1, i32 %sub_ln116_3" [f_b_0/forw_back.c:115]   --->   Operation 88 'select' 'select_ln115_1' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.20ns)   --->   "%sub_ln116_4 = sub nsw i32 %row_6, %zext_ln111" [f_b_0/forw_back.c:116]   --->   Operation 89 'sub' 'sub_ln116_4' <Predicate = (!icmp_ln114)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_5)   --->   "%shl_ln116_5 = shl i32 %sub_ln116_4, 2" [f_b_0/forw_back.c:116]   --->   Operation 90 'shl' 'shl_ln116_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.20ns) (out node of the LUT)   --->   "%sub_ln116_5 = sub i32 %shl_ln116_5, %sub_ln116_4" [f_b_0/forw_back.c:116]   --->   Operation 91 'sub' 'sub_ln116_5' <Predicate = (!icmp_ln114)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.52ns)   --->   "%select_ln115_2 = select i1 %icmp_ln115, i32 %sub_ln116_2, i32 %sub_ln116_5" [f_b_0/forw_back.c:115]   --->   Operation 92 'select' 'select_ln115_2' <Predicate = (!icmp_ln114)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln115 = sub i32 %select_ln115_2, %zext_ln112_1" [f_b_0/forw_back.c:115]   --->   Operation 93 'sub' 'sub_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.52ns)   --->   "%select_ln114 = select i1 %icmp_ln115, i32 %row_0, i32 %row_6" [f_b_0/forw_back.c:114]   --->   Operation 94 'select' 'select_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln116 = add nsw i32 %select_ln115, %select_ln115_1" [f_b_0/forw_back.c:116]   --->   Operation 95 'add' 'add_ln116' <Predicate = (!icmp_ln114)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i32 %add_ln116 to i64" [f_b_0/forw_back.c:116]   --->   Operation 96 'sext' 'sext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [784 x float]* %input_matrix, i64 0, i64 %sext_ln116" [f_b_0/forw_back.c:116]   --->   Operation 97 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_0/forw_back.c:116]   --->   Operation 98 'load' 'input_matrix_load' <Predicate = (!icmp_ln114)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_3 : Operation 99 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln116_1 = add i32 %sub_ln115, %select_ln115" [f_b_0/forw_back.c:116]   --->   Operation 99 'add' 'add_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i32 %add_ln116_1 to i64" [f_b_0/forw_back.c:116]   --->   Operation 100 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x float]* %kernel, i64 0, i64 %sext_ln116_1" [f_b_0/forw_back.c:116]   --->   Operation 101 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (0.79ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_0/forw_back.c:116]   --->   Operation 102 'load' 'kernel_load' <Predicate = (!icmp_ln114)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 103 [1/2] (1.35ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_0/forw_back.c:116]   --->   Operation 103 'load' 'input_matrix_load' <Predicate = (!icmp_ln114)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_4 : Operation 104 [1/2] (0.79ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_0/forw_back.c:116]   --->   Operation 104 'load' 'kernel_load' <Predicate = (!icmp_ln114)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 105 [3/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_0/forw_back.c:116]   --->   Operation 105 'fmul' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 106 [2/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_0/forw_back.c:116]   --->   Operation 106 'fmul' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.20ns)   --->   "%col_2 = add nsw i32 1, %select_ln115" [f_b_0/forw_back.c:115]   --->   Operation 107 'add' 'col_2' <Predicate = (!icmp_ln114)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 108 [1/3] (8.28ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_0/forw_back.c:116]   --->   Operation 108 'fmul' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 109 [4/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_0/forw_back.c:116]   --->   Operation 109 'fadd' 'tmp_s' <Predicate = (!icmp_ln114)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 110 [3/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_0/forw_back.c:116]   --->   Operation 110 'fadd' 'tmp_s' <Predicate = (!icmp_ln114)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 111 [2/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_0/forw_back.c:116]   --->   Operation 111 'fadd' 'tmp_s' <Predicate = (!icmp_ln114)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 112 [1/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_0/forw_back.c:116]   --->   Operation 112 'fadd' 'tmp_s' <Predicate = (!icmp_ln114)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:115]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @Conv2d_b2_label5_L_s)"   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_0/forw_back.c:115]   --->   Operation 115 'specpipeline' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (1.35ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_0/forw_back.c:116]   --->   Operation 116 'store' <Predicate = (!icmp_ln114)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "br label %1" [f_b_0/forw_back.c:115]   --->   Operation 117 'br' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.20>
ST_13 : Operation 118 [1/1] (0.87ns)   --->   "%j = add i5 %select_ln111_3, 1" [f_b_0/forw_back.c:112]   --->   Operation 118 'add' 'j' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (1.20ns)   --->   "%add_ln112_2 = add i32 %select_ln111_2, 1" [f_b_0/forw_back.c:112]   --->   Operation 119 'add' 'add_ln112_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (1.20ns)   --->   "%add_ln112_3 = add i32 %select_ln111_1, 1" [f_b_0/forw_back.c:112]   --->   Operation 120 'add' 'add_ln112_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (1.20ns)   --->   "%add_ln112_4 = add i32 %select_ln111, -1" [f_b_0/forw_back.c:112]   --->   Operation 121 'add' 'add_ln112_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_0/forw_back.c:112]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln111  (specmemcore      ) [ 00000000000000]
br_ln111           (br               ) [ 01111111111111]
indvar_flatten42   (phi              ) [ 00100000000000]
phi_ln111          (phi              ) [ 00100000000000]
phi_ln111_1        (phi              ) [ 00100000000000]
indvars_iv12       (phi              ) [ 00100000000000]
row                (phi              ) [ 00100000000000]
phi_ln112          (phi              ) [ 00100000000000]
phi_ln112_1        (phi              ) [ 00100000000000]
indvars_iv19       (phi              ) [ 00100000000000]
col                (phi              ) [ 00100000000000]
icmp_ln111         (icmp             ) [ 00111111111111]
add_ln111          (add              ) [ 01111111111111]
br_ln111           (br               ) [ 00000000000000]
i                  (add              ) [ 00000000000000]
add_ln111_2        (add              ) [ 00000000000000]
add_ln111_3        (add              ) [ 00000000000000]
add_ln111_4        (add              ) [ 00000000000000]
empty_128          (speclooptripcount) [ 00000000000000]
icmp_ln112         (icmp             ) [ 00000000000000]
select_ln111       (select           ) [ 00011111111111]
select_ln111_1     (select           ) [ 00011111111111]
select_ln111_2     (select           ) [ 00011111111111]
select_ln111_3     (select           ) [ 00011111111111]
icmp_ln111_1       (icmp             ) [ 00000000000000]
select_ln111_4     (select           ) [ 00000000000000]
add_ln111_5        (add              ) [ 00000000000000]
icmp_ln111_2       (icmp             ) [ 00000000000000]
select_ln111_5     (select           ) [ 00000000000000]
add_ln111_6        (add              ) [ 00000000000000]
select_ln111_6     (select           ) [ 00000000000000]
select_ln111_7     (select           ) [ 01111111111111]
zext_ln111         (zext             ) [ 00111111111111]
zext_ln111_1       (zext             ) [ 00000000000000]
mul_ln111          (mul              ) [ 00000000000000]
select_ln111_8     (select           ) [ 01111111111111]
select_ln111_9     (select           ) [ 01111111111111]
select_ln111_10    (select           ) [ 01111111111111]
icmp_ln112_1       (icmp             ) [ 00000000000000]
select_ln112       (select           ) [ 00000000000000]
add_ln112          (add              ) [ 00000000000000]
zext_ln112         (zext             ) [ 00000000000000]
zext_ln112_1       (zext             ) [ 00111111111111]
add_ln113          (add              ) [ 00000000000000]
zext_ln113         (zext             ) [ 00000000000000]
out_matrix_addr    (getelementptr    ) [ 00011111111110]
store_ln113        (store            ) [ 00000000000000]
add_ln115          (add              ) [ 00000000000000]
zext_ln115         (zext             ) [ 00011111111110]
zext_ln113_1       (zext             ) [ 00000000000000]
zext_ln113_2       (zext             ) [ 00000000000000]
mul_ln113          (mul              ) [ 00011111111110]
br_ln114           (br               ) [ 00111111111111]
ret_ln118          (ret              ) [ 00000000000000]
indvar_flatten     (phi              ) [ 00010000000000]
row_0              (phi              ) [ 00010000000000]
empty              (phi              ) [ 00011111111100]
col_0              (phi              ) [ 00010000000000]
specpipeline_ln115 (specpipeline     ) [ 00000000000000]
shl_ln116          (shl              ) [ 00000000000000]
shl_ln116_1        (shl              ) [ 00000000000000]
sub_ln116_1        (sub              ) [ 00000000000000]
sub_ln116          (sub              ) [ 00000000000000]
shl_ln116_2        (shl              ) [ 00000000000000]
sub_ln116_2        (sub              ) [ 00000000000000]
icmp_ln114         (icmp             ) [ 00111111111111]
add_ln114          (add              ) [ 00111111111111]
br_ln114           (br               ) [ 00000000000000]
row_6              (add              ) [ 00000000000000]
icmp_ln115         (icmp             ) [ 00000000000000]
select_ln115       (select           ) [ 00001110000000]
shl_ln116_3        (shl              ) [ 00000000000000]
shl_ln116_4        (shl              ) [ 00000000000000]
sub_ln116_3        (sub              ) [ 00000000000000]
select_ln115_1     (select           ) [ 00000000000000]
sub_ln116_4        (sub              ) [ 00000000000000]
shl_ln116_5        (shl              ) [ 00000000000000]
sub_ln116_5        (sub              ) [ 00000000000000]
select_ln115_2     (select           ) [ 00000000000000]
sub_ln115          (sub              ) [ 00000000000000]
select_ln114       (select           ) [ 00111111111111]
add_ln116          (add              ) [ 00000000000000]
sext_ln116         (sext             ) [ 00000000000000]
input_matrix_addr  (getelementptr    ) [ 00001000000000]
add_ln116_1        (add              ) [ 00000000000000]
sext_ln116_1       (sext             ) [ 00000000000000]
kernel_addr        (getelementptr    ) [ 00001000000000]
input_matrix_load  (load             ) [ 00010111000000]
kernel_load        (load             ) [ 00010111000000]
col_2              (add              ) [ 00111111111111]
tmp                (fmul             ) [ 00011110111100]
tmp_s              (fadd             ) [ 00111000000011]
specpipeline_ln115 (specpipeline     ) [ 00000000000000]
specloopname_ln0   (specloopname     ) [ 00000000000000]
specpipeline_ln115 (specpipeline     ) [ 00000000000000]
store_ln116        (store            ) [ 00000000000000]
br_ln115           (br               ) [ 00111111111111]
j                  (add              ) [ 01111111111111]
add_ln112_2        (add              ) [ 01111111111111]
add_ln112_3        (add              ) [ 01111111111111]
add_ln112_4        (add              ) [ 01111111111111]
br_ln112           (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_matrix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2d_b2_label5_L_s"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="out_matrix_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_matrix_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln116/12 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_matrix_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="kernel_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="indvar_flatten42_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="1"/>
<pin id="100" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten42 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten42_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="10" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten42/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="phi_ln111_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln111 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="phi_ln111_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln111/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="phi_ln111_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln111_1 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="phi_ln111_1_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln111_1/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="indvars_iv12_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv12 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvars_iv12_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv12/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="row_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="row_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_ln112_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln112 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="phi_ln112_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln112/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="phi_ln112_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln112_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="phi_ln112_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln112_1/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvars_iv19_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv19 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="indvars_iv19_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="32" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv19/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="col_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="1"/>
<pin id="188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="col_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="5" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="indvar_flatten_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="indvar_flatten_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="64" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="row_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="row_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="empty_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="empty_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="32" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="col_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="col_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="5"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="32" slack="1"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln111_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln111_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln111_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln111_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_3/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln111_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_4/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln112_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln111_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln111_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="select_ln111_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="3" slack="0"/>
<pin id="308" dir="0" index="2" bw="32" slack="0"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_2/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln111_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_3/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln111_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln111_4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_4/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln111_5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_5/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln111_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111_2/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln111_5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_5/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln111_6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_6/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln111_6_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_6/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln111_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_7/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln111_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln111_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln111_8_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_8/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln111_9_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_9/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln111_10_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln111_10/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln112_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln112_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln112_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln112_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln112_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln113_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln115_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="3" slack="0"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln115_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln113_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln113_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="mul_ln113_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln113/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="shl_ln116_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="shl_ln116_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="3" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116_1/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sub_ln116_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sub_ln116_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="1"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="shl_ln116_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116_2/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sub_ln116_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116_2/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln114_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="1"/>
<pin id="503" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln114_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="row_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_6/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln115_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="1"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln115_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="1"/>
<pin id="526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="shl_ln116_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="4" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116_3/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="shl_ln116_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116_4/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sub_ln116_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116_3/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln115_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln116_4_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="1"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116_4/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln116_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="0" index="1" bw="3" slack="0"/>
<pin id="563" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln116_5/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sub_ln116_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln116_5/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln115_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_2/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sub_ln115_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="5" slack="1"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln114_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="32" slack="0"/>
<pin id="589" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln116_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln116_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln116_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln116_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_1/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="col_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="3"/>
<pin id="618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="j_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="2"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln112_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="2"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln112_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="2"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln112_4_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_4/13 "/>
</bind>
</comp>

<comp id="640" class="1007" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="0" index="2" bw="5" slack="0"/>
<pin id="644" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln111/2 add_ln113/2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="icmp_ln111_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="653" class="1005" name="add_ln111_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="658" class="1005" name="select_ln111_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="2"/>
<pin id="660" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln111 "/>
</bind>
</comp>

<comp id="663" class="1005" name="select_ln111_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="2"/>
<pin id="665" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln111_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="select_ln111_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="2"/>
<pin id="670" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln111_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="select_ln111_3_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="2"/>
<pin id="675" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln111_3 "/>
</bind>
</comp>

<comp id="678" class="1005" name="select_ln111_7_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="0"/>
<pin id="680" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln111_7 "/>
</bind>
</comp>

<comp id="683" class="1005" name="zext_ln111_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="690" class="1005" name="select_ln111_8_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln111_8 "/>
</bind>
</comp>

<comp id="695" class="1005" name="select_ln111_9_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln111_9 "/>
</bind>
</comp>

<comp id="700" class="1005" name="select_ln111_10_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln111_10 "/>
</bind>
</comp>

<comp id="705" class="1005" name="zext_ln112_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="out_matrix_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="10"/>
<pin id="714" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="out_matrix_addr "/>
</bind>
</comp>

<comp id="717" class="1005" name="zext_ln115_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln115 "/>
</bind>
</comp>

<comp id="722" class="1005" name="mul_ln113_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="1"/>
<pin id="724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln113 "/>
</bind>
</comp>

<comp id="727" class="1005" name="icmp_ln114_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln114_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="736" class="1005" name="select_ln115_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="3"/>
<pin id="738" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln115 "/>
</bind>
</comp>

<comp id="741" class="1005" name="select_ln114_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln114 "/>
</bind>
</comp>

<comp id="746" class="1005" name="input_matrix_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="1"/>
<pin id="748" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="kernel_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="1"/>
<pin id="753" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="input_matrix_load_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="761" class="1005" name="kernel_load_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="766" class="1005" name="col_2_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="776" class="1005" name="tmp_s_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="782" class="1005" name="j_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="787" class="1005" name="add_ln112_2_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112_2 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln112_3_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112_3 "/>
</bind>
</comp>

<comp id="797" class="1005" name="add_ln112_4_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="42" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="242"><net_src comp="217" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="102" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="102" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="146" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="135" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="124" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="113" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="14" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="190" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="157" pin="4"/><net_sink comp="289" pin=2"/></net>

<net id="302"><net_src comp="283" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="18" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="168" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="283" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="179" pin="4"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="283" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="190" pin="4"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="265" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="271" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="265" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="271" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="277" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="135" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="124" pin="4"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="135" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="124" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="113" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="347" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="283" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="335" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="283" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="259" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="146" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="369" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="283" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="277" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="113" pin="4"/><net_sink comp="385" pin=2"/></net>

<net id="398"><net_src comp="283" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="271" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="124" pin="4"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="283" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="265" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="135" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="305" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="297" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="305" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="297" pin="3"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="289" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="313" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="313" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="437" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="445"><net_src comp="313" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="361" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="423" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="451" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="211" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="48" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="211" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="50" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="465" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="211" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="50" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="483" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="201" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="52" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="201" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="30" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="211" pin="4"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="232" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="232" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="511" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="48" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="511" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="50" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="529" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="517" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="477" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="511" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="50" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="555" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="517" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="494" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="566" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="517" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="211" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="511" pin="2"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="522" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="547" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="608"><net_src comp="580" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="522" pin="3"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="619"><net_src comp="30" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="28" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="30" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="30" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="14" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="381" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="38" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="429" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="648"><net_src comp="640" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="652"><net_src comp="247" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="253" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="661"><net_src comp="289" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="666"><net_src comp="297" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="671"><net_src comp="305" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="676"><net_src comp="313" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="681"><net_src comp="369" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="686"><net_src comp="377" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="693"><net_src comp="385" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="698"><net_src comp="393" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="703"><net_src comp="401" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="708"><net_src comp="433" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="715"><net_src comp="58" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="720"><net_src comp="447" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="725"><net_src comp="459" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="730"><net_src comp="500" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="505" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="739"><net_src comp="522" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="744"><net_src comp="585" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="749"><net_src comp="72" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="754"><net_src comp="85" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="759"><net_src comp="79" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="764"><net_src comp="92" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="769"><net_src comp="615" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="774"><net_src comp="243" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="779"><net_src comp="238" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="785"><net_src comp="620" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="790"><net_src comp="625" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="795"><net_src comp="630" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="800"><net_src comp="635" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="157" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_matrix | {2 12 }
 - Input state : 
	Port: Conv2d_b2 : input_matrix | {3 4 }
	Port: Conv2d_b2 : kernel | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		i : 1
		add_ln111_2 : 1
		add_ln111_3 : 1
		add_ln111_4 : 1
		icmp_ln112 : 1
		select_ln111 : 2
		select_ln111_1 : 2
		select_ln111_2 : 2
		select_ln111_3 : 2
		icmp_ln111_1 : 2
		select_ln111_4 : 3
		add_ln111_5 : 4
		icmp_ln111_2 : 1
		select_ln111_5 : 2
		add_ln111_6 : 3
		select_ln111_6 : 5
		select_ln111_7 : 2
		zext_ln111 : 3
		zext_ln111_1 : 3
		mul_ln111 : 4
		select_ln111_8 : 2
		select_ln111_9 : 2
		select_ln111_10 : 2
		icmp_ln112_1 : 3
		select_ln112 : 4
		add_ln112 : 5
		zext_ln112 : 3
		zext_ln112_1 : 3
		add_ln113 : 5
		zext_ln113 : 6
		out_matrix_addr : 7
		store_ln113 : 8
		add_ln115 : 3
		zext_ln115 : 4
		zext_ln113_1 : 6
		zext_ln113_2 : 6
		mul_ln113 : 7
	State 3
		shl_ln116 : 1
		shl_ln116_1 : 1
		sub_ln116_1 : 1
		sub_ln116 : 1
		shl_ln116_2 : 2
		sub_ln116_2 : 2
		icmp_ln114 : 1
		add_ln114 : 1
		br_ln114 : 2
		row_6 : 1
		icmp_ln115 : 1
		select_ln115 : 2
		shl_ln116_3 : 2
		shl_ln116_4 : 2
		sub_ln116_3 : 2
		select_ln115_1 : 3
		sub_ln116_4 : 2
		shl_ln116_5 : 3
		sub_ln116_5 : 3
		select_ln115_2 : 4
		sub_ln115 : 5
		select_ln114 : 2
		add_ln116 : 4
		sext_ln116 : 5
		input_matrix_addr : 6
		input_matrix_load : 7
		add_ln116_1 : 6
		sext_ln116_1 : 7
		kernel_addr : 8
		kernel_load : 9
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln111_fu_253    |    0    |    0    |    17   |
|          |        i_fu_259        |    0    |    0    |    15   |
|          |   add_ln111_2_fu_265   |    0    |    0    |    39   |
|          |   add_ln111_3_fu_271   |    0    |    0    |    39   |
|          |   add_ln111_4_fu_277   |    0    |    0    |    39   |
|          |   add_ln111_5_fu_335   |    0    |    0    |    39   |
|          |   add_ln111_6_fu_355   |    0    |    0    |    39   |
|          |    add_ln112_fu_423    |    0    |    0    |    39   |
|    add   |    add_ln115_fu_441    |    0    |    0    |    15   |
|          |    add_ln114_fu_505    |    0    |    0    |    71   |
|          |      row_6_fu_511      |    0    |    0    |    39   |
|          |    add_ln116_fu_593    |    0    |    0    |    39   |
|          |   add_ln116_1_fu_604   |    0    |    0    |    32   |
|          |      col_2_fu_615      |    0    |    0    |    39   |
|          |        j_fu_620        |    0    |    0    |    15   |
|          |   add_ln112_2_fu_625   |    0    |    0    |    39   |
|          |   add_ln112_3_fu_630   |    0    |    0    |    39   |
|          |   add_ln112_4_fu_635   |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln111_fu_289  |    0    |    0    |    32   |
|          |  select_ln111_1_fu_297 |    0    |    0    |    32   |
|          |  select_ln111_2_fu_305 |    0    |    0    |    32   |
|          |  select_ln111_3_fu_313 |    0    |    0    |    5    |
|          |  select_ln111_4_fu_327 |    0    |    0    |    32   |
|          |  select_ln111_5_fu_347 |    0    |    0    |    32   |
|          |  select_ln111_6_fu_361 |    0    |    0    |    32   |
|  select  |  select_ln111_7_fu_369 |    0    |    0    |    5    |
|          |  select_ln111_8_fu_385 |    0    |    0    |    32   |
|          |  select_ln111_9_fu_393 |    0    |    0    |    32   |
|          | select_ln111_10_fu_401 |    0    |    0    |    32   |
|          |   select_ln112_fu_415  |    0    |    0    |    32   |
|          |   select_ln115_fu_522  |    0    |    0    |    32   |
|          |  select_ln115_1_fu_547 |    0    |    0    |    32   |
|          |  select_ln115_2_fu_572 |    0    |    0    |    32   |
|          |   select_ln114_fu_585  |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_238       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_243       |    3    |   128   |   138   |
|----------|------------------------|---------|---------|---------|
|          |   sub_ln116_1_fu_477   |    0    |    0    |    39   |
|          |    sub_ln116_fu_483    |    0    |    0    |    39   |
|          |   sub_ln116_2_fu_494   |    0    |    0    |    39   |
|    sub   |   sub_ln116_3_fu_541   |    0    |    0    |    39   |
|          |   sub_ln116_4_fu_555   |    0    |    0    |    39   |
|          |   sub_ln116_5_fu_566   |    0    |    0    |    39   |
|          |    sub_ln115_fu_580    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln111_fu_247   |    0    |    0    |    13   |
|          |    icmp_ln112_fu_283   |    0    |    0    |    11   |
|          |   icmp_ln111_1_fu_321  |    0    |    0    |    20   |
|   icmp   |   icmp_ln111_2_fu_341  |    0    |    0    |    20   |
|          |   icmp_ln112_1_fu_409  |    0    |    0    |    20   |
|          |    icmp_ln114_fu_500   |    0    |    0    |    29   |
|          |    icmp_ln115_fu_517   |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln113_fu_459    |    4    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_640       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln111_fu_377   |    0    |    0    |    0    |
|          |   zext_ln111_1_fu_381  |    0    |    0    |    0    |
|          |    zext_ln112_fu_429   |    0    |    0    |    0    |
|   zext   |   zext_ln112_1_fu_433  |    0    |    0    |    0    |
|          |    zext_ln113_fu_437   |    0    |    0    |    0    |
|          |    zext_ln115_fu_447   |    0    |    0    |    0    |
|          |   zext_ln113_1_fu_451  |    0    |    0    |    0    |
|          |   zext_ln113_2_fu_455  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    shl_ln116_fu_465    |    0    |    0    |    0    |
|          |   shl_ln116_1_fu_471   |    0    |    0    |    0    |
|    shl   |   shl_ln116_2_fu_488   |    0    |    0    |    0    |
|          |   shl_ln116_3_fu_529   |    0    |    0    |    0    |
|          |   shl_ln116_4_fu_535   |    0    |    0    |    0    |
|          |   shl_ln116_5_fu_560   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln116_fu_599   |    0    |    0    |    0    |
|          |   sext_ln116_1_fu_610  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    10   |   355   |   1862  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln111_reg_653    |   10   |
|   add_ln112_2_reg_787   |   32   |
|   add_ln112_3_reg_792   |   32   |
|   add_ln112_4_reg_797   |   32   |
|    add_ln114_reg_731    |   64   |
|      col_0_reg_229      |   32   |
|      col_2_reg_766      |   32   |
|       col_reg_186       |    5   |
|      empty_reg_217      |   32   |
|    icmp_ln111_reg_649   |    1   |
|    icmp_ln114_reg_727   |    1   |
| indvar_flatten42_reg_98 |   10   |
|  indvar_flatten_reg_197 |   64   |
|   indvars_iv12_reg_131  |   32   |
|   indvars_iv19_reg_175  |   32   |
|input_matrix_addr_reg_746|   10   |
|input_matrix_load_reg_756|   32   |
|        j_reg_782        |    5   |
|   kernel_addr_reg_751   |    4   |
|   kernel_load_reg_761   |   32   |
|    mul_ln113_reg_722    |   64   |
| out_matrix_addr_reg_712 |   10   |
|   phi_ln111_1_reg_120   |   32   |
|    phi_ln111_reg_109    |   32   |
|   phi_ln112_1_reg_164   |   32   |
|    phi_ln112_reg_153    |   32   |
|      row_0_reg_208      |   32   |
|       row_reg_142       |    5   |
| select_ln111_10_reg_700 |   32   |
|  select_ln111_1_reg_663 |   32   |
|  select_ln111_2_reg_668 |   32   |
|  select_ln111_3_reg_673 |    5   |
|  select_ln111_7_reg_678 |    5   |
|  select_ln111_8_reg_690 |   32   |
|  select_ln111_9_reg_695 |   32   |
|   select_ln111_reg_658  |   32   |
|   select_ln114_reg_741  |   32   |
|   select_ln115_reg_736  |   32   |
|       tmp_reg_771       |   32   |
|      tmp_s_reg_776      |   32   |
|    zext_ln111_reg_683   |   32   |
|   zext_ln112_1_reg_705  |   32   |
|    zext_ln115_reg_717   |   32   |
+-------------------------+--------+
|          Total          |  1159  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_65 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_92 |  p0  |   2  |   4  |    8   ||    9    |
|   empty_reg_217  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  ||  3.775  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   355  |  1862  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |  1159  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    3   |  1514  |  1907  |
+-----------+--------+--------+--------+--------+
