<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/kernel/cpu/common.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/kernel/cpu</a> - common.c<span style="font-size: 80%;"> (source / <a href="common.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">507</td>
            <td class="headerCovTableEntry">645</td>
            <td class="headerCovTableEntryMed">78.6 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">42</td>
            <td class="headerCovTableEntry">55</td>
            <td class="headerCovTableEntryMed">76.4 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0-only</a>
<a name="2"><span class="lineNum">       2 </span>            : /* cpu_feature_enabled() cannot be used this early */</a>
<a name="3"><span class="lineNum">       3 </span>            : #define USE_EARLY_PGTABLE_L5</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;linux/memblock.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;linux/linkage.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : #include &lt;linux/bitops.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;linux/kernel.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;linux/export.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;linux/percpu.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : #include &lt;linux/string.h&gt;</a>
<a name="12"><span class="lineNum">      12 </span>            : #include &lt;linux/ctype.h&gt;</a>
<a name="13"><span class="lineNum">      13 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="14"><span class="lineNum">      14 </span>            : #include &lt;linux/sched/mm.h&gt;</a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;linux/sched/clock.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;linux/sched/task.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;linux/sched/smt.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;linux/init.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;linux/kprobes.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;linux/kgdb.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;linux/smp.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;linux/io.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;linux/syscore_ops.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/pgtable.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;asm/cmdline.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;asm/stackprotector.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;asm/perf_event.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &lt;asm/mmu_context.h&gt;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &lt;asm/doublefault.h&gt;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &lt;asm/archrandom.h&gt;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &lt;asm/hypervisor.h&gt;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &lt;asm/processor.h&gt;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &lt;asm/tlbflush.h&gt;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &lt;asm/debugreg.h&gt;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &lt;asm/sections.h&gt;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &lt;asm/vsyscall.h&gt;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &lt;linux/topology.h&gt;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &lt;linux/cpumask.h&gt;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &lt;linux/atomic.h&gt;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &lt;asm/proto.h&gt;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &lt;asm/setup.h&gt;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &lt;asm/apic.h&gt;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &lt;asm/desc.h&gt;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &lt;asm/fpu/internal.h&gt;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &lt;asm/mtrr.h&gt;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &lt;asm/hwcap2.h&gt;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &lt;linux/numa.h&gt;</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &lt;asm/numa.h&gt;</a>
<a name="50"><span class="lineNum">      50 </span>            : #include &lt;asm/asm.h&gt;</a>
<a name="51"><span class="lineNum">      51 </span>            : #include &lt;asm/bugs.h&gt;</a>
<a name="52"><span class="lineNum">      52 </span>            : #include &lt;asm/cpu.h&gt;</a>
<a name="53"><span class="lineNum">      53 </span>            : #include &lt;asm/mce.h&gt;</a>
<a name="54"><span class="lineNum">      54 </span>            : #include &lt;asm/msr.h&gt;</a>
<a name="55"><span class="lineNum">      55 </span>            : #include &lt;asm/memtype.h&gt;</a>
<a name="56"><span class="lineNum">      56 </span>            : #include &lt;asm/microcode.h&gt;</a>
<a name="57"><span class="lineNum">      57 </span>            : #include &lt;asm/microcode_intel.h&gt;</a>
<a name="58"><span class="lineNum">      58 </span>            : #include &lt;asm/intel-family.h&gt;</a>
<a name="59"><span class="lineNum">      59 </span>            : #include &lt;asm/cpu_device_id.h&gt;</a>
<a name="60"><span class="lineNum">      60 </span>            : #include &lt;asm/uv/uv.h&gt;</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : #include &quot;cpu.h&quot;</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : u32 elf_hwcap2 __read_mostly;</a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span>            : /* all of these masks are initialized in setup_cpu_local_masks() */</a>
<a name="67"><span class="lineNum">      67 </span>            : cpumask_var_t cpu_initialized_mask;</a>
<a name="68"><span class="lineNum">      68 </span>            : cpumask_var_t cpu_callout_mask;</a>
<a name="69"><span class="lineNum">      69 </span>            : cpumask_var_t cpu_callin_mask;</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            : /* representing cpus for which sibling maps can be computed */</a>
<a name="72"><span class="lineNum">      72 </span>            : cpumask_var_t cpu_sibling_setup_mask;</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            : /* Number of siblings per CPU package */</a>
<a name="75"><span class="lineNum">      75 </span>            : int smp_num_siblings = 1;</a>
<a name="76"><span class="lineNum">      76 </span>            : EXPORT_SYMBOL(smp_num_siblings);</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : /* Last level cache ID of each logical CPU */</a>
<a name="79"><span class="lineNum">      79 </span>            : DEFINE_PER_CPU_READ_MOSTLY(u16, cpu_llc_id) = BAD_APICID;</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : /* correctly size the local cpu masks */</a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">          1 : void __init setup_cpu_local_masks(void)</span></a>
<a name="83"><span class="lineNum">      83 </span>            : {</a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">          1 :         alloc_bootmem_cpumask_var(&amp;cpu_initialized_mask);</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">          1 :         alloc_bootmem_cpumask_var(&amp;cpu_callin_mask);</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineCov">          1 :         alloc_bootmem_cpumask_var(&amp;cpu_callout_mask);</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">          1 :         alloc_bootmem_cpumask_var(&amp;cpu_sibling_setup_mask);</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">          1 : }</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 : static void default_init(struct cpuinfo_x86 *c)</span></a>
<a name="91"><span class="lineNum">      91 </span>            : {</a>
<a name="92"><span class="lineNum">      92 </span>            : #ifdef CONFIG_X86_64</a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :         cpu_detect_cache_sizes(c);</span></a>
<a name="94"><span class="lineNum">      94 </span>            : #else</a>
<a name="95"><span class="lineNum">      95 </span>            :         /* Not much we can do here... */</a>
<a name="96"><span class="lineNum">      96 </span>            :         /* Check if at least it has cpuid */</a>
<a name="97"><span class="lineNum">      97 </span>            :         if (c-&gt;cpuid_level == -1) {</a>
<a name="98"><span class="lineNum">      98 </span>            :                 /* No cpuid. It must be an ancient CPU */</a>
<a name="99"><span class="lineNum">      99 </span>            :                 if (c-&gt;x86 == 4)</a>
<a name="100"><span class="lineNum">     100 </span>            :                         strcpy(c-&gt;x86_model_id, &quot;486&quot;);</a>
<a name="101"><span class="lineNum">     101 </span>            :                 else if (c-&gt;x86 == 3)</a>
<a name="102"><span class="lineNum">     102 </span>            :                         strcpy(c-&gt;x86_model_id, &quot;386&quot;);</a>
<a name="103"><span class="lineNum">     103 </span>            :         }</a>
<a name="104"><span class="lineNum">     104 </span>            : #endif</a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 : }</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span>            : static const struct cpu_dev default_cpu = {</a>
<a name="108"><span class="lineNum">     108 </span>            :         .c_init         = default_init,</a>
<a name="109"><span class="lineNum">     109 </span>            :         .c_vendor       = &quot;Unknown&quot;,</a>
<a name="110"><span class="lineNum">     110 </span>            :         .c_x86_vendor   = X86_VENDOR_UNKNOWN,</a>
<a name="111"><span class="lineNum">     111 </span>            : };</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : static const struct cpu_dev *this_cpu = &amp;default_cpu;</a>
<a name="114"><span class="lineNum">     114 </span>            : </a>
<a name="115"><span class="lineNum">     115 </span>            : DEFINE_PER_CPU_PAGE_ALIGNED(struct gdt_page, gdt_page) = { .gdt = {</a>
<a name="116"><span class="lineNum">     116 </span>            : #ifdef CONFIG_X86_64</a>
<a name="117"><span class="lineNum">     117 </span>            :         /*</a>
<a name="118"><span class="lineNum">     118 </span>            :          * We need valid kernel segments for data and code in long mode too</a>
<a name="119"><span class="lineNum">     119 </span>            :          * IRET will check the segment types  kkeil 2000/10/28</a>
<a name="120"><span class="lineNum">     120 </span>            :          * Also sysret mandates a special GDT layout</a>
<a name="121"><span class="lineNum">     121 </span>            :          *</a>
<a name="122"><span class="lineNum">     122 </span>            :          * TLS descriptors are currently at a different place compared to i386.</a>
<a name="123"><span class="lineNum">     123 </span>            :          * Hopefully nobody expects them at a fixed place (Wine?)</a>
<a name="124"><span class="lineNum">     124 </span>            :          */</a>
<a name="125"><span class="lineNum">     125 </span>            :         [GDT_ENTRY_KERNEL32_CS]         = GDT_ENTRY_INIT(0xc09b, 0, 0xfffff),</a>
<a name="126"><span class="lineNum">     126 </span>            :         [GDT_ENTRY_KERNEL_CS]           = GDT_ENTRY_INIT(0xa09b, 0, 0xfffff),</a>
<a name="127"><span class="lineNum">     127 </span>            :         [GDT_ENTRY_KERNEL_DS]           = GDT_ENTRY_INIT(0xc093, 0, 0xfffff),</a>
<a name="128"><span class="lineNum">     128 </span>            :         [GDT_ENTRY_DEFAULT_USER32_CS]   = GDT_ENTRY_INIT(0xc0fb, 0, 0xfffff),</a>
<a name="129"><span class="lineNum">     129 </span>            :         [GDT_ENTRY_DEFAULT_USER_DS]     = GDT_ENTRY_INIT(0xc0f3, 0, 0xfffff),</a>
<a name="130"><span class="lineNum">     130 </span>            :         [GDT_ENTRY_DEFAULT_USER_CS]     = GDT_ENTRY_INIT(0xa0fb, 0, 0xfffff),</a>
<a name="131"><span class="lineNum">     131 </span>            : #else</a>
<a name="132"><span class="lineNum">     132 </span>            :         [GDT_ENTRY_KERNEL_CS]           = GDT_ENTRY_INIT(0xc09a, 0, 0xfffff),</a>
<a name="133"><span class="lineNum">     133 </span>            :         [GDT_ENTRY_KERNEL_DS]           = GDT_ENTRY_INIT(0xc092, 0, 0xfffff),</a>
<a name="134"><span class="lineNum">     134 </span>            :         [GDT_ENTRY_DEFAULT_USER_CS]     = GDT_ENTRY_INIT(0xc0fa, 0, 0xfffff),</a>
<a name="135"><span class="lineNum">     135 </span>            :         [GDT_ENTRY_DEFAULT_USER_DS]     = GDT_ENTRY_INIT(0xc0f2, 0, 0xfffff),</a>
<a name="136"><span class="lineNum">     136 </span>            :         /*</a>
<a name="137"><span class="lineNum">     137 </span>            :          * Segments used for calling PnP BIOS have byte granularity.</a>
<a name="138"><span class="lineNum">     138 </span>            :          * They code segments and data segments have fixed 64k limits,</a>
<a name="139"><span class="lineNum">     139 </span>            :          * the transfer segment sizes are set at run time.</a>
<a name="140"><span class="lineNum">     140 </span>            :          */</a>
<a name="141"><span class="lineNum">     141 </span>            :         /* 32-bit code */</a>
<a name="142"><span class="lineNum">     142 </span>            :         [GDT_ENTRY_PNPBIOS_CS32]        = GDT_ENTRY_INIT(0x409a, 0, 0xffff),</a>
<a name="143"><span class="lineNum">     143 </span>            :         /* 16-bit code */</a>
<a name="144"><span class="lineNum">     144 </span>            :         [GDT_ENTRY_PNPBIOS_CS16]        = GDT_ENTRY_INIT(0x009a, 0, 0xffff),</a>
<a name="145"><span class="lineNum">     145 </span>            :         /* 16-bit data */</a>
<a name="146"><span class="lineNum">     146 </span>            :         [GDT_ENTRY_PNPBIOS_DS]          = GDT_ENTRY_INIT(0x0092, 0, 0xffff),</a>
<a name="147"><span class="lineNum">     147 </span>            :         /* 16-bit data */</a>
<a name="148"><span class="lineNum">     148 </span>            :         [GDT_ENTRY_PNPBIOS_TS1]         = GDT_ENTRY_INIT(0x0092, 0, 0),</a>
<a name="149"><span class="lineNum">     149 </span>            :         /* 16-bit data */</a>
<a name="150"><span class="lineNum">     150 </span>            :         [GDT_ENTRY_PNPBIOS_TS2]         = GDT_ENTRY_INIT(0x0092, 0, 0),</a>
<a name="151"><span class="lineNum">     151 </span>            :         /*</a>
<a name="152"><span class="lineNum">     152 </span>            :          * The APM segments have byte granularity and their bases</a>
<a name="153"><span class="lineNum">     153 </span>            :          * are set at run time.  All have 64k limits.</a>
<a name="154"><span class="lineNum">     154 </span>            :          */</a>
<a name="155"><span class="lineNum">     155 </span>            :         /* 32-bit code */</a>
<a name="156"><span class="lineNum">     156 </span>            :         [GDT_ENTRY_APMBIOS_BASE]        = GDT_ENTRY_INIT(0x409a, 0, 0xffff),</a>
<a name="157"><span class="lineNum">     157 </span>            :         /* 16-bit code */</a>
<a name="158"><span class="lineNum">     158 </span>            :         [GDT_ENTRY_APMBIOS_BASE+1]      = GDT_ENTRY_INIT(0x009a, 0, 0xffff),</a>
<a name="159"><span class="lineNum">     159 </span>            :         /* data */</a>
<a name="160"><span class="lineNum">     160 </span>            :         [GDT_ENTRY_APMBIOS_BASE+2]      = GDT_ENTRY_INIT(0x4092, 0, 0xffff),</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            :         [GDT_ENTRY_ESPFIX_SS]           = GDT_ENTRY_INIT(0xc092, 0, 0xfffff),</a>
<a name="163"><span class="lineNum">     163 </span>            :         [GDT_ENTRY_PERCPU]              = GDT_ENTRY_INIT(0xc092, 0, 0xfffff),</a>
<a name="164"><span class="lineNum">     164 </span>            :         GDT_STACK_CANARY_INIT</a>
<a name="165"><span class="lineNum">     165 </span>            : #endif</a>
<a name="166"><span class="lineNum">     166 </span>            : } };</a>
<a name="167"><span class="lineNum">     167 </span>            : EXPORT_PER_CPU_SYMBOL_GPL(gdt_page);</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            : #ifdef CONFIG_X86_64</a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 : static int __init x86_nopcid_setup(char *s)</span></a>
<a name="171"><span class="lineNum">     171 </span>            : {</a>
<a name="172"><span class="lineNum">     172 </span>            :         /* nopcid doesn't accept parameters */</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         if (s)</span></a>
<a name="174"><span class="lineNum">     174 </span>            :                 return -EINVAL;</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            :         /* do not emit a message if the feature is not present */</a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_PCID))</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                 return 0;</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :         setup_clear_cpu_cap(X86_FEATURE_PCID);</span></a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :         pr_info(&quot;nopcid: PCID feature disabled\n&quot;);</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="183"><span class="lineNum">     183 </span>            : }</a>
<a name="184"><span class="lineNum">     184 </span>            : early_param(&quot;nopcid&quot;, x86_nopcid_setup);</a>
<a name="185"><span class="lineNum">     185 </span>            : #endif</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 : static int __init x86_noinvpcid_setup(char *s)</span></a>
<a name="188"><span class="lineNum">     188 </span>            : {</a>
<a name="189"><span class="lineNum">     189 </span>            :         /* noinvpcid doesn't accept parameters */</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         if (s)</span></a>
<a name="191"><span class="lineNum">     191 </span>            :                 return -EINVAL;</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            :         /* do not emit a message if the feature is not present */</a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_INVPCID))</span></a>
<a name="195"><span class="lineNum">     195 </span>            :                 return 0;</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         setup_clear_cpu_cap(X86_FEATURE_INVPCID);</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         pr_info(&quot;noinvpcid: INVPCID feature disabled\n&quot;);</span></a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="200"><span class="lineNum">     200 </span>            : }</a>
<a name="201"><span class="lineNum">     201 </span>            : early_param(&quot;noinvpcid&quot;, x86_noinvpcid_setup);</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : #ifdef CONFIG_X86_32</a>
<a name="204"><span class="lineNum">     204 </span>            : static int cachesize_override = -1;</a>
<a name="205"><span class="lineNum">     205 </span>            : static int disable_x86_serial_nr = 1;</a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            : static int __init cachesize_setup(char *str)</a>
<a name="208"><span class="lineNum">     208 </span>            : {</a>
<a name="209"><span class="lineNum">     209 </span>            :         get_option(&amp;str, &amp;cachesize_override);</a>
<a name="210"><span class="lineNum">     210 </span>            :         return 1;</a>
<a name="211"><span class="lineNum">     211 </span>            : }</a>
<a name="212"><span class="lineNum">     212 </span>            : __setup(&quot;cachesize=&quot;, cachesize_setup);</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            : static int __init x86_sep_setup(char *s)</a>
<a name="215"><span class="lineNum">     215 </span>            : {</a>
<a name="216"><span class="lineNum">     216 </span>            :         setup_clear_cpu_cap(X86_FEATURE_SEP);</a>
<a name="217"><span class="lineNum">     217 </span>            :         return 1;</a>
<a name="218"><span class="lineNum">     218 </span>            : }</a>
<a name="219"><span class="lineNum">     219 </span>            : __setup(&quot;nosep&quot;, x86_sep_setup);</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            : /* Standard macro to see if a specific flag is changeable */</a>
<a name="222"><span class="lineNum">     222 </span>            : static inline int flag_is_changeable_p(u32 flag)</a>
<a name="223"><span class="lineNum">     223 </span>            : {</a>
<a name="224"><span class="lineNum">     224 </span>            :         u32 f1, f2;</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span>            :         /*</a>
<a name="227"><span class="lineNum">     227 </span>            :          * Cyrix and IDT cpus allow disabling of CPUID</a>
<a name="228"><span class="lineNum">     228 </span>            :          * so the code below may return different results</a>
<a name="229"><span class="lineNum">     229 </span>            :          * when it is executed before and after enabling</a>
<a name="230"><span class="lineNum">     230 </span>            :          * the CPUID. Add &quot;volatile&quot; to not allow gcc to</a>
<a name="231"><span class="lineNum">     231 </span>            :          * optimize the subsequent calls to this function.</a>
<a name="232"><span class="lineNum">     232 </span>            :          */</a>
<a name="233"><span class="lineNum">     233 </span>            :         asm volatile (&quot;pushfl              \n\t&quot;</a>
<a name="234"><span class="lineNum">     234 </span>            :                       &quot;pushfl              \n\t&quot;</a>
<a name="235"><span class="lineNum">     235 </span>            :                       &quot;popl %0             \n\t&quot;</a>
<a name="236"><span class="lineNum">     236 </span>            :                       &quot;movl %0, %1 \n\t&quot;</a>
<a name="237"><span class="lineNum">     237 </span>            :                       &quot;xorl %2, %0 \n\t&quot;</a>
<a name="238"><span class="lineNum">     238 </span>            :                       &quot;pushl %0            \n\t&quot;</a>
<a name="239"><span class="lineNum">     239 </span>            :                       &quot;popfl               \n\t&quot;</a>
<a name="240"><span class="lineNum">     240 </span>            :                       &quot;pushfl              \n\t&quot;</a>
<a name="241"><span class="lineNum">     241 </span>            :                       &quot;popl %0             \n\t&quot;</a>
<a name="242"><span class="lineNum">     242 </span>            :                       &quot;popfl               \n\t&quot;</a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            :                       : &quot;=&amp;r&quot; (f1), &quot;=&amp;r&quot; (f2)</a>
<a name="245"><span class="lineNum">     245 </span>            :                       : &quot;ir&quot; (flag));</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            :         return ((f1^f2) &amp; flag) != 0;</a>
<a name="248"><span class="lineNum">     248 </span>            : }</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span>            : /* Probe for the CPUID instruction */</a>
<a name="251"><span class="lineNum">     251 </span>            : int have_cpuid_p(void)</a>
<a name="252"><span class="lineNum">     252 </span>            : {</a>
<a name="253"><span class="lineNum">     253 </span>            :         return flag_is_changeable_p(X86_EFLAGS_ID);</a>
<a name="254"><span class="lineNum">     254 </span>            : }</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            : static void squash_the_stupid_serial_number(struct cpuinfo_x86 *c)</a>
<a name="257"><span class="lineNum">     257 </span>            : {</a>
<a name="258"><span class="lineNum">     258 </span>            :         unsigned long lo, hi;</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :         if (!cpu_has(c, X86_FEATURE_PN) || !disable_x86_serial_nr)</a>
<a name="261"><span class="lineNum">     261 </span>            :                 return;</a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            :         /* Disable processor serial number: */</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            :         rdmsr(MSR_IA32_BBL_CR_CTL, lo, hi);</a>
<a name="266"><span class="lineNum">     266 </span>            :         lo |= 0x200000;</a>
<a name="267"><span class="lineNum">     267 </span>            :         wrmsr(MSR_IA32_BBL_CR_CTL, lo, hi);</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span>            :         pr_notice(&quot;CPU serial number disabled.\n&quot;);</a>
<a name="270"><span class="lineNum">     270 </span>            :         clear_cpu_cap(c, X86_FEATURE_PN);</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :         /* Disabling the serial number may affect the cpuid level */</a>
<a name="273"><span class="lineNum">     273 </span>            :         c-&gt;cpuid_level = cpuid_eax(0);</a>
<a name="274"><span class="lineNum">     274 </span>            : }</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            : static int __init x86_serial_nr_setup(char *s)</a>
<a name="277"><span class="lineNum">     277 </span>            : {</a>
<a name="278"><span class="lineNum">     278 </span>            :         disable_x86_serial_nr = 0;</a>
<a name="279"><span class="lineNum">     279 </span>            :         return 1;</a>
<a name="280"><span class="lineNum">     280 </span>            : }</a>
<a name="281"><span class="lineNum">     281 </span>            : __setup(&quot;serialnumber&quot;, x86_serial_nr_setup);</a>
<a name="282"><span class="lineNum">     282 </span>            : #else</a>
<a name="283"><span class="lineNum">     283 </span>            : static inline int flag_is_changeable_p(u32 flag)</a>
<a name="284"><span class="lineNum">     284 </span>            : {</a>
<a name="285"><span class="lineNum">     285 </span>            :         return 1;</a>
<a name="286"><span class="lineNum">     286 </span>            : }</a>
<a name="287"><span class="lineNum">     287 </span><span class="lineCov">          4 : static inline void squash_the_stupid_serial_number(struct cpuinfo_x86 *c)</span></a>
<a name="288"><span class="lineNum">     288 </span>            : {</a>
<a name="289"><span class="lineNum">     289 </span><span class="lineCov">          4 : }</span></a>
<a name="290"><span class="lineNum">     290 </span>            : #endif</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 : static __init int setup_disable_smep(char *arg)</span></a>
<a name="293"><span class="lineNum">     293 </span>            : {</a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         setup_clear_cpu_cap(X86_FEATURE_SMEP);</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="296"><span class="lineNum">     296 </span>            : }</a>
<a name="297"><span class="lineNum">     297 </span>            : __setup(&quot;nosmep&quot;, setup_disable_smep);</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span><span class="lineCov">          4 : static __always_inline void setup_smep(struct cpuinfo_x86 *c)</span></a>
<a name="300"><span class="lineNum">     300 </span>            : {</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineCov">          4 :         if (cpu_has(c, X86_FEATURE_SMEP))</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineCov">          4 :                 cr4_set_bits(X86_CR4_SMEP);</span></a>
<a name="303"><span class="lineNum">     303 </span>            : }</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 : static __init int setup_disable_smap(char *arg)</span></a>
<a name="306"><span class="lineNum">     306 </span>            : {</a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :         setup_clear_cpu_cap(X86_FEATURE_SMAP);</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="309"><span class="lineNum">     309 </span>            : }</a>
<a name="310"><span class="lineNum">     310 </span>            : __setup(&quot;nosmap&quot;, setup_disable_smap);</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span><span class="lineCov">          4 : static __always_inline void setup_smap(struct cpuinfo_x86 *c)</span></a>
<a name="313"><span class="lineNum">     313 </span>            : {</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineCov">          8 :         unsigned long eflags = native_save_fl();</span></a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            :         /* This should have been cleared long ago */</a>
<a name="317"><span class="lineNum">     317 </span><span class="lineCov">          4 :         BUG_ON(eflags &amp; X86_EFLAGS_AC);</span></a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span><span class="lineCov">          4 :         if (cpu_has(c, X86_FEATURE_SMAP)) {</span></a>
<a name="320"><span class="lineNum">     320 </span>            : #ifdef CONFIG_X86_SMAP</a>
<a name="321"><span class="lineNum">     321 </span>            :                 cr4_set_bits(X86_CR4_SMAP);</a>
<a name="322"><span class="lineNum">     322 </span>            : #else</a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 cr4_clear_bits(X86_CR4_SMAP);</span></a>
<a name="324"><span class="lineNum">     324 </span>            : #endif</a>
<a name="325"><span class="lineNum">     325 </span>            :         }</a>
<a name="326"><span class="lineNum">     326 </span>            : }</a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span><span class="lineCov">          4 : static __always_inline void setup_umip(struct cpuinfo_x86 *c)</span></a>
<a name="329"><span class="lineNum">     329 </span>            : {</a>
<a name="330"><span class="lineNum">     330 </span>            :         /* Check the boot processor, plus build option for UMIP. */</a>
<a name="331"><span class="lineNum">     331 </span><span class="lineCov">          4 :         if (!cpu_feature_enabled(X86_FEATURE_UMIP))</span></a>
<a name="332"><span class="lineNum">     332 </span><span class="lineCov">          4 :                 goto out;</span></a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            :         /* Check the current processor's cpuid bits. */</a>
<a name="335"><span class="lineNum">     335 </span>            :         if (!cpu_has(c, X86_FEATURE_UMIP))</a>
<a name="336"><span class="lineNum">     336 </span>            :                 goto out;</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span>            :         cr4_set_bits(X86_CR4_UMIP);</a>
<a name="339"><span class="lineNum">     339 </span>            : </a>
<a name="340"><span class="lineNum">     340 </span>            :         pr_info_once(&quot;x86/cpu: User Mode Instruction Prevention (UMIP) activated\n&quot;);</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :         return;</a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span><span class="lineCov">          4 : out:</span></a>
<a name="345"><span class="lineNum">     345 </span>            :         /*</a>
<a name="346"><span class="lineNum">     346 </span>            :          * Make sure UMIP is disabled in case it was enabled in a</a>
<a name="347"><span class="lineNum">     347 </span>            :          * previous boot (e.g., via kexec).</a>
<a name="348"><span class="lineNum">     348 </span>            :          */</a>
<a name="349"><span class="lineNum">     349 </span><span class="lineCov">          4 :         cr4_clear_bits(X86_CR4_UMIP);</span></a>
<a name="350"><span class="lineNum">     350 </span>            : }</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            : /* These bits should not change their value after CPU init is finished. */</a>
<a name="353"><span class="lineNum">     353 </span>            : static const unsigned long cr4_pinned_mask =</a>
<a name="354"><span class="lineNum">     354 </span>            :         X86_CR4_SMEP | X86_CR4_SMAP | X86_CR4_UMIP | X86_CR4_FSGSBASE;</a>
<a name="355"><span class="lineNum">     355 </span>            : static DEFINE_STATIC_KEY_FALSE_RO(cr_pinning);</a>
<a name="356"><span class="lineNum">     356 </span>            : static unsigned long cr4_pinned_bits __ro_after_init;</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span><span class="lineCov">          5 : void native_write_cr0(unsigned long val)</span></a>
<a name="359"><span class="lineNum">     359 </span>            : {</a>
<a name="360"><span class="lineNum">     360 </span><span class="lineCov">          5 :         unsigned long bits_missing = 0;</span></a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span><span class="lineCov">          5 : set_register:</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineCov">          5 :         asm volatile(&quot;mov %0,%%cr0&quot;: &quot;+r&quot; (val) : : &quot;memory&quot;);</span></a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span><span class="lineCov">          5 :         if (static_branch_likely(&amp;cr_pinning)) {</span></a>
<a name="366"><span class="lineNum">     366 </span><span class="lineCov">          3 :                 if (unlikely((val &amp; X86_CR0_WP) != X86_CR0_WP)) {</span></a>
<a name="367"><span class="lineNum">     367 </span><span class="lineNoCov">          0 :                         bits_missing = X86_CR0_WP;</span></a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :                         val |= bits_missing;</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                         goto set_register;</span></a>
<a name="370"><span class="lineNum">     370 </span>            :                 }</a>
<a name="371"><span class="lineNum">     371 </span>            :                 /* Warn after we've set the missing bits. */</a>
<a name="372"><span class="lineNum">     372 </span><span class="lineCov">          3 :                 WARN_ONCE(bits_missing, &quot;CR0 WP bit went missing!?\n&quot;);</span></a>
<a name="373"><span class="lineNum">     373 </span>            :         }</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineCov">          5 : }</span></a>
<a name="375"><span class="lineNum">     375 </span>            : EXPORT_SYMBOL(native_write_cr0);</a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span><span class="lineCov">         15 : void native_write_cr4(unsigned long val)</span></a>
<a name="378"><span class="lineNum">     378 </span>            : {</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineCov">         15 :         unsigned long bits_changed = 0;</span></a>
<a name="380"><span class="lineNum">     380 </span>            : </a>
<a name="381"><span class="lineNum">     381 </span><span class="lineCov">         15 : set_register:</span></a>
<a name="382"><span class="lineNum">     382 </span><span class="lineCov">         15 :         asm volatile(&quot;mov %0,%%cr4&quot;: &quot;+r&quot; (val) : : &quot;memory&quot;);</span></a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span><span class="lineCov">         15 :         if (static_branch_likely(&amp;cr_pinning)) {</span></a>
<a name="385"><span class="lineNum">     385 </span><span class="lineCov">          9 :                 if (unlikely((val &amp; cr4_pinned_mask) != cr4_pinned_bits)) {</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :                         bits_changed = (val &amp; cr4_pinned_mask) ^ cr4_pinned_bits;</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :                         val = (val &amp; ~cr4_pinned_mask) | cr4_pinned_bits;</span></a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :                         goto set_register;</span></a>
<a name="389"><span class="lineNum">     389 </span>            :                 }</a>
<a name="390"><span class="lineNum">     390 </span>            :                 /* Warn after we've corrected the changed bits. */</a>
<a name="391"><span class="lineNum">     391 </span><span class="lineCov">          9 :                 WARN_ONCE(bits_changed, &quot;pinned CR4 bits changed: 0x%lx!?\n&quot;,</span></a>
<a name="392"><span class="lineNum">     392 </span>            :                           bits_changed);</a>
<a name="393"><span class="lineNum">     393 </span>            :         }</a>
<a name="394"><span class="lineNum">     394 </span><span class="lineCov">         15 : }</span></a>
<a name="395"><span class="lineNum">     395 </span>            : #if IS_MODULE(CONFIG_LKDTM)</a>
<a name="396"><span class="lineNum">     396 </span>            : EXPORT_SYMBOL_GPL(native_write_cr4);</a>
<a name="397"><span class="lineNum">     397 </span>            : #endif</a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span><span class="lineCov">      12895 : void cr4_update_irqsoff(unsigned long set, unsigned long clear)</span></a>
<a name="400"><span class="lineNum">     400 </span>            : {</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineCov">      12895 :         unsigned long newval, cr4 = this_cpu_read(cpu_tlbstate.cr4);</span></a>
<a name="402"><span class="lineNum">     402 </span>            : </a>
<a name="403"><span class="lineNum">     403 </span><span class="lineCov">      25792 :         lockdep_assert_irqs_disabled();</span></a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineCov">      12897 :         newval = (cr4 &amp; ~clear) | set;</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineCov">      12897 :         if (newval != cr4) {</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineCov">         12 :                 this_cpu_write(cpu_tlbstate.cr4, newval);</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineCov">         12 :                 __write_cr4(newval);</span></a>
<a name="409"><span class="lineNum">     409 </span>            :         }</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineCov">      12897 : }</span></a>
<a name="411"><span class="lineNum">     411 </span>            : EXPORT_SYMBOL(cr4_update_irqsoff);</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            : /* Read the CR4 shadow. */</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineCov">          4 : unsigned long cr4_read_shadow(void)</span></a>
<a name="415"><span class="lineNum">     415 </span>            : {</a>
<a name="416"><span class="lineNum">     416 </span><span class="lineCov">          4 :         return this_cpu_read(cpu_tlbstate.cr4);</span></a>
<a name="417"><span class="lineNum">     417 </span>            : }</a>
<a name="418"><span class="lineNum">     418 </span>            : EXPORT_SYMBOL_GPL(cr4_read_shadow);</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span><span class="lineCov">          3 : void cr4_init(void)</span></a>
<a name="421"><span class="lineNum">     421 </span>            : {</a>
<a name="422"><span class="lineNum">     422 </span><span class="lineCov">          3 :         unsigned long cr4 = __read_cr4();</span></a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span><span class="lineCov">          3 :         if (boot_cpu_has(X86_FEATURE_PCID))</span></a>
<a name="425"><span class="lineNum">     425 </span><span class="lineCov">          3 :                 cr4 |= X86_CR4_PCIDE;</span></a>
<a name="426"><span class="lineNum">     426 </span><span class="lineCov">          3 :         if (static_branch_likely(&amp;cr_pinning))</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineCov">          3 :                 cr4 = (cr4 &amp; ~cr4_pinned_mask) | cr4_pinned_bits;</span></a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span><span class="lineCov">          3 :         __write_cr4(cr4);</span></a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            :         /* Initialize cr4 shadow for this CPU. */</a>
<a name="432"><span class="lineNum">     432 </span><span class="lineCov">          3 :         this_cpu_write(cpu_tlbstate.cr4, cr4);</span></a>
<a name="433"><span class="lineNum">     433 </span><span class="lineCov">          3 : }</span></a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span>            : /*</a>
<a name="436"><span class="lineNum">     436 </span>            :  * Once CPU feature detection is finished (and boot params have been</a>
<a name="437"><span class="lineNum">     437 </span>            :  * parsed), record any of the sensitive CR bits that are set, and</a>
<a name="438"><span class="lineNum">     438 </span>            :  * enable CR pinning.</a>
<a name="439"><span class="lineNum">     439 </span>            :  */</a>
<a name="440"><span class="lineNum">     440 </span><span class="lineCov">          1 : static void __init setup_cr_pinning(void)</span></a>
<a name="441"><span class="lineNum">     441 </span>            : {</a>
<a name="442"><span class="lineNum">     442 </span><span class="lineCov">          1 :         cr4_pinned_bits = this_cpu_read(cpu_tlbstate.cr4) &amp; cr4_pinned_mask;</span></a>
<a name="443"><span class="lineNum">     443 </span><span class="lineCov">          1 :         static_key_enable(&amp;cr_pinning.key);</span></a>
<a name="444"><span class="lineNum">     444 </span><span class="lineCov">          1 : }</span></a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 : static __init int x86_nofsgsbase_setup(char *arg)</span></a>
<a name="447"><span class="lineNum">     447 </span>            : {</a>
<a name="448"><span class="lineNum">     448 </span>            :         /* Require an exact match without trailing characters. */</a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (strlen(arg))</span></a>
<a name="450"><span class="lineNum">     450 </span>            :                 return 0;</a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span>            :         /* Do not emit a message if the feature is not present. */</a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         if (!boot_cpu_has(X86_FEATURE_FSGSBASE))</span></a>
<a name="454"><span class="lineNum">     454 </span>            :                 return 1;</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :         setup_clear_cpu_cap(X86_FEATURE_FSGSBASE);</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :         pr_info(&quot;FSGSBASE disabled via kernel command line\n&quot;);</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="459"><span class="lineNum">     459 </span>            : }</a>
<a name="460"><span class="lineNum">     460 </span>            : __setup(&quot;nofsgsbase&quot;, x86_nofsgsbase_setup);</a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span>            : /*</a>
<a name="463"><span class="lineNum">     463 </span>            :  * Protection Keys are not available in 32-bit mode.</a>
<a name="464"><span class="lineNum">     464 </span>            :  */</a>
<a name="465"><span class="lineNum">     465 </span>            : static bool pku_disabled;</a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span><span class="lineCov">          4 : static __always_inline void setup_pku(struct cpuinfo_x86 *c)</span></a>
<a name="468"><span class="lineNum">     468 </span>            : {</a>
<a name="469"><span class="lineNum">     469 </span><span class="lineCov">          4 :         struct pkru_state *pk;</span></a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            :         /* check the boot processor, plus compile options for PKU: */</a>
<a name="472"><span class="lineNum">     472 </span><span class="lineCov">          4 :         if (!cpu_feature_enabled(X86_FEATURE_PKU))</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineCov">          4 :                 return;</span></a>
<a name="474"><span class="lineNum">     474 </span>            :         /* checks the actual processor's cpuid bits: */</a>
<a name="475"><span class="lineNum">     475 </span>            :         if (!cpu_has(c, X86_FEATURE_PKU))</a>
<a name="476"><span class="lineNum">     476 </span>            :                 return;</a>
<a name="477"><span class="lineNum">     477 </span>            :         if (pku_disabled)</a>
<a name="478"><span class="lineNum">     478 </span>            :                 return;</a>
<a name="479"><span class="lineNum">     479 </span>            : </a>
<a name="480"><span class="lineNum">     480 </span>            :         cr4_set_bits(X86_CR4_PKE);</a>
<a name="481"><span class="lineNum">     481 </span>            :         pk = get_xsave_addr(&amp;init_fpstate.xsave, XFEATURE_PKRU);</a>
<a name="482"><span class="lineNum">     482 </span>            :         if (pk)</a>
<a name="483"><span class="lineNum">     483 </span>            :                 pk-&gt;pkru = init_pkru_value;</a>
<a name="484"><span class="lineNum">     484 </span>            :         /*</a>
<a name="485"><span class="lineNum">     485 </span>            :          * Seting X86_CR4_PKE will cause the X86_FEATURE_OSPKE</a>
<a name="486"><span class="lineNum">     486 </span>            :          * cpuid bit to be set.  We need to ensure that we</a>
<a name="487"><span class="lineNum">     487 </span>            :          * update that bit in this CPU's &quot;cpu_info&quot;.</a>
<a name="488"><span class="lineNum">     488 </span>            :          */</a>
<a name="489"><span class="lineNum">     489 </span>            :         set_cpu_cap(c, X86_FEATURE_OSPKE);</a>
<a name="490"><span class="lineNum">     490 </span>            : }</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span>            : #ifdef CONFIG_X86_INTEL_MEMORY_PROTECTION_KEYS</a>
<a name="493"><span class="lineNum">     493 </span>            : static __init int setup_disable_pku(char *arg)</a>
<a name="494"><span class="lineNum">     494 </span>            : {</a>
<a name="495"><span class="lineNum">     495 </span>            :         /*</a>
<a name="496"><span class="lineNum">     496 </span>            :          * Do not clear the X86_FEATURE_PKU bit.  All of the</a>
<a name="497"><span class="lineNum">     497 </span>            :          * runtime checks are against OSPKE so clearing the</a>
<a name="498"><span class="lineNum">     498 </span>            :          * bit does nothing.</a>
<a name="499"><span class="lineNum">     499 </span>            :          *</a>
<a name="500"><span class="lineNum">     500 </span>            :          * This way, we will see &quot;pku&quot; in cpuinfo, but not</a>
<a name="501"><span class="lineNum">     501 </span>            :          * &quot;ospke&quot;, which is exactly what we want.  It shows</a>
<a name="502"><span class="lineNum">     502 </span>            :          * that the CPU has PKU, but the OS has not enabled it.</a>
<a name="503"><span class="lineNum">     503 </span>            :          * This happens to be exactly how a system would look</a>
<a name="504"><span class="lineNum">     504 </span>            :          * if we disabled the config option.</a>
<a name="505"><span class="lineNum">     505 </span>            :          */</a>
<a name="506"><span class="lineNum">     506 </span>            :         pr_info(&quot;x86: 'nopku' specified, disabling Memory Protection Keys\n&quot;);</a>
<a name="507"><span class="lineNum">     507 </span>            :         pku_disabled = true;</a>
<a name="508"><span class="lineNum">     508 </span>            :         return 1;</a>
<a name="509"><span class="lineNum">     509 </span>            : }</a>
<a name="510"><span class="lineNum">     510 </span>            : __setup(&quot;nopku&quot;, setup_disable_pku);</a>
<a name="511"><span class="lineNum">     511 </span>            : #endif /* CONFIG_X86_64 */</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            : /*</a>
<a name="514"><span class="lineNum">     514 </span>            :  * Some CPU features depend on higher CPUID levels, which may not always</a>
<a name="515"><span class="lineNum">     515 </span>            :  * be available due to CPUID level capping or broken virtualization</a>
<a name="516"><span class="lineNum">     516 </span>            :  * software.  Add those features to this table to auto-disable them.</a>
<a name="517"><span class="lineNum">     517 </span>            :  */</a>
<a name="518"><span class="lineNum">     518 </span>            : struct cpuid_dependent_feature {</a>
<a name="519"><span class="lineNum">     519 </span>            :         u32 feature;</a>
<a name="520"><span class="lineNum">     520 </span>            :         u32 level;</a>
<a name="521"><span class="lineNum">     521 </span>            : };</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span>            : static const struct cpuid_dependent_feature</a>
<a name="524"><span class="lineNum">     524 </span>            : cpuid_dependent_features[] = {</a>
<a name="525"><span class="lineNum">     525 </span>            :         { X86_FEATURE_MWAIT,            0x00000005 },</a>
<a name="526"><span class="lineNum">     526 </span>            :         { X86_FEATURE_DCA,              0x00000009 },</a>
<a name="527"><span class="lineNum">     527 </span>            :         { X86_FEATURE_XSAVE,            0x0000000d },</a>
<a name="528"><span class="lineNum">     528 </span>            :         { 0, 0 }</a>
<a name="529"><span class="lineNum">     529 </span>            : };</a>
<a name="530"><span class="lineNum">     530 </span>            : </a>
<a name="531"><span class="lineNum">     531 </span><span class="lineCov">          5 : static void filter_cpuid_features(struct cpuinfo_x86 *c, bool warn)</span></a>
<a name="532"><span class="lineNum">     532 </span>            : {</a>
<a name="533"><span class="lineNum">     533 </span><span class="lineCov">          5 :         const struct cpuid_dependent_feature *df;</span></a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span><span class="lineCov">         20 :         for (df = cpuid_dependent_features; df-&gt;feature; df++) {</span></a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span><span class="lineCov">         15 :                 if (!cpu_has(c, df-&gt;feature))</span></a>
<a name="538"><span class="lineNum">     538 </span><span class="lineCov">         10 :                         continue;</span></a>
<a name="539"><span class="lineNum">     539 </span>            :                 /*</a>
<a name="540"><span class="lineNum">     540 </span>            :                  * Note: cpuid_level is set to -1 if unavailable, but</a>
<a name="541"><span class="lineNum">     541 </span>            :                  * extended_extended_level is set to 0 if unavailable</a>
<a name="542"><span class="lineNum">     542 </span>            :                  * and the legitimate extended levels are all negative</a>
<a name="543"><span class="lineNum">     543 </span>            :                  * when signed; hence the weird messing around with</a>
<a name="544"><span class="lineNum">     544 </span>            :                  * signs here...</a>
<a name="545"><span class="lineNum">     545 </span>            :                  */</a>
<a name="546"><span class="lineNum">     546 </span><span class="lineCov">         10 :                 if (!((s32)df-&gt;level &lt; 0 ?</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :                      (u32)df-&gt;level &gt; (u32)c-&gt;extended_cpuid_level :</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineCov">          5 :                      (s32)df-&gt;level &gt; (s32)c-&gt;cpuid_level))</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineCov">          5 :                         continue;</span></a>
<a name="550"><span class="lineNum">     550 </span>            : </a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :                 clear_cpu_cap(c, df-&gt;feature);</span></a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :                 if (!warn)</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 pr_warn(&quot;CPU: CPU feature &quot; X86_CAP_FMT &quot; disabled, no CPUID level 0x%x\n&quot;,</span></a>
<a name="556"><span class="lineNum">     556 </span>            :                         x86_cap_flag(df-&gt;feature), df-&gt;level);</a>
<a name="557"><span class="lineNum">     557 </span>            :         }</a>
<a name="558"><span class="lineNum">     558 </span><span class="lineCov">          5 : }</span></a>
<a name="559"><span class="lineNum">     559 </span>            : </a>
<a name="560"><span class="lineNum">     560 </span>            : /*</a>
<a name="561"><span class="lineNum">     561 </span>            :  * Naming convention should be: &lt;Name&gt; [(&lt;Codename&gt;)]</a>
<a name="562"><span class="lineNum">     562 </span>            :  * This table only is used unless init_&lt;vendor&gt;() below doesn't set it;</a>
<a name="563"><span class="lineNum">     563 </span>            :  * in particular, if CPUID levels 0x80000002..4 are supported, this</a>
<a name="564"><span class="lineNum">     564 </span>            :  * isn't used</a>
<a name="565"><span class="lineNum">     565 </span>            :  */</a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span>            : /* Look up CPU names by table lookup. */</a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 : static const char *table_lookup_model(struct cpuinfo_x86 *c)</span></a>
<a name="569"><span class="lineNum">     569 </span>            : {</a>
<a name="570"><span class="lineNum">     570 </span>            : #ifdef CONFIG_X86_32</a>
<a name="571"><span class="lineNum">     571 </span>            :         const struct legacy_cpu_model_info *info;</a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span>            :         if (c-&gt;x86_model &gt;= 16)</a>
<a name="574"><span class="lineNum">     574 </span>            :                 return NULL;    /* Range check */</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            :         if (!this_cpu)</a>
<a name="577"><span class="lineNum">     577 </span>            :                 return NULL;</a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span>            :         info = this_cpu-&gt;legacy_models;</a>
<a name="580"><span class="lineNum">     580 </span>            : </a>
<a name="581"><span class="lineNum">     581 </span>            :         while (info-&gt;family) {</a>
<a name="582"><span class="lineNum">     582 </span>            :                 if (info-&gt;family == c-&gt;x86)</a>
<a name="583"><span class="lineNum">     583 </span>            :                         return info-&gt;model_names[c-&gt;x86_model];</a>
<a name="584"><span class="lineNum">     584 </span>            :                 info++;</a>
<a name="585"><span class="lineNum">     585 </span>            :         }</a>
<a name="586"><span class="lineNum">     586 </span>            : #endif</a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         return NULL;            /* Not found */</span></a>
<a name="588"><span class="lineNum">     588 </span>            : }</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            : /* Aligned to unsigned long to avoid split lock in atomic bitmap ops */</a>
<a name="591"><span class="lineNum">     591 </span>            : __u32 cpu_caps_cleared[NCAPINTS + NBUGINTS] __aligned(sizeof(unsigned long));</a>
<a name="592"><span class="lineNum">     592 </span>            : __u32 cpu_caps_set[NCAPINTS + NBUGINTS] __aligned(sizeof(unsigned long));</a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span><span class="lineCov">          6 : void load_percpu_segment(int cpu)</span></a>
<a name="595"><span class="lineNum">     595 </span>            : {</a>
<a name="596"><span class="lineNum">     596 </span>            : #ifdef CONFIG_X86_32</a>
<a name="597"><span class="lineNum">     597 </span>            :         loadsegment(fs, __KERNEL_PERCPU);</a>
<a name="598"><span class="lineNum">     598 </span>            : #else</a>
<a name="599"><span class="lineNum">     599 </span><span class="lineCov">          6 :         __loadsegment_simple(gs, 0);</span></a>
<a name="600"><span class="lineNum">     600 </span><span class="lineCov">          6 :         wrmsrl(MSR_GS_BASE, cpu_kernelmode_gs_base(cpu));</span></a>
<a name="601"><span class="lineNum">     601 </span>            : #endif</a>
<a name="602"><span class="lineNum">     602 </span><span class="lineCov">          6 :         load_stack_canary_segment();</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineCov">          6 : }</span></a>
<a name="604"><span class="lineNum">     604 </span>            : </a>
<a name="605"><span class="lineNum">     605 </span>            : #ifdef CONFIG_X86_32</a>
<a name="606"><span class="lineNum">     606 </span>            : /* The 32-bit entry code needs to find cpu_entry_area. */</a>
<a name="607"><span class="lineNum">     607 </span>            : DEFINE_PER_CPU(struct cpu_entry_area *, cpu_entry_area);</a>
<a name="608"><span class="lineNum">     608 </span>            : #endif</a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span>            : /* Load the original GDT from the per-cpu structure */</a>
<a name="611"><span class="lineNum">     611 </span><span class="lineCov">          6 : void load_direct_gdt(int cpu)</span></a>
<a name="612"><span class="lineNum">     612 </span>            : {</a>
<a name="613"><span class="lineNum">     613 </span><span class="lineCov">          6 :         struct desc_ptr gdt_descr;</span></a>
<a name="614"><span class="lineNum">     614 </span>            : </a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :         gdt_descr.address = (long)get_cpu_gdt_rw(cpu);</span></a>
<a name="616"><span class="lineNum">     616 </span><span class="lineCov">          6 :         gdt_descr.size = GDT_SIZE - 1;</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineCov">          6 :         load_gdt(&amp;gdt_descr);</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 : }</span></a>
<a name="619"><span class="lineNum">     619 </span>            : EXPORT_SYMBOL_GPL(load_direct_gdt);</a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span>            : /* Load a fixmap remapping of the per-cpu GDT */</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineCov">          4 : void load_fixmap_gdt(int cpu)</span></a>
<a name="623"><span class="lineNum">     623 </span>            : {</a>
<a name="624"><span class="lineNum">     624 </span><span class="lineCov">          4 :         struct desc_ptr gdt_descr;</span></a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span><span class="lineCov">          4 :         gdt_descr.address = (long)get_cpu_gdt_ro(cpu);</span></a>
<a name="627"><span class="lineNum">     627 </span><span class="lineCov">          4 :         gdt_descr.size = GDT_SIZE - 1;</span></a>
<a name="628"><span class="lineNum">     628 </span><span class="lineCov">          4 :         load_gdt(&amp;gdt_descr);</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineCov">          4 : }</span></a>
<a name="630"><span class="lineNum">     630 </span>            : EXPORT_SYMBOL_GPL(load_fixmap_gdt);</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span>            : /*</a>
<a name="633"><span class="lineNum">     633 </span>            :  * Current gdt points %fs at the &quot;master&quot; per-cpu area: after this,</a>
<a name="634"><span class="lineNum">     634 </span>            :  * it's on the real one.</a>
<a name="635"><span class="lineNum">     635 </span>            :  */</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineCov">          6 : void switch_to_new_gdt(int cpu)</span></a>
<a name="637"><span class="lineNum">     637 </span>            : {</a>
<a name="638"><span class="lineNum">     638 </span>            :         /* Load the original GDT */</a>
<a name="639"><span class="lineNum">     639 </span><span class="lineCov">          6 :         load_direct_gdt(cpu);</span></a>
<a name="640"><span class="lineNum">     640 </span>            :         /* Reload the per-cpu base */</a>
<a name="641"><span class="lineNum">     641 </span><span class="lineCov">          6 :         load_percpu_segment(cpu);</span></a>
<a name="642"><span class="lineNum">     642 </span><span class="lineCov">          6 : }</span></a>
<a name="643"><span class="lineNum">     643 </span>            : </a>
<a name="644"><span class="lineNum">     644 </span>            : static const struct cpu_dev *cpu_devs[X86_VENDOR_NUM] = {};</a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span><span class="lineCov">          4 : static void get_model_name(struct cpuinfo_x86 *c)</span></a>
<a name="647"><span class="lineNum">     647 </span>            : {</a>
<a name="648"><span class="lineNum">     648 </span><span class="lineCov">          4 :         unsigned int *v;</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineCov">          4 :         char *p, *q, *s;</span></a>
<a name="650"><span class="lineNum">     650 </span>            : </a>
<a name="651"><span class="lineNum">     651 </span><span class="lineCov">          4 :         if (c-&gt;extended_cpuid_level &lt; 0x80000004)</span></a>
<a name="652"><span class="lineNum">     652 </span>            :                 return;</a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span><span class="lineCov">          4 :         v = (unsigned int *)c-&gt;x86_model_id;</span></a>
<a name="655"><span class="lineNum">     655 </span><span class="lineCov">          4 :         cpuid(0x80000002, &amp;v[0], &amp;v[1], &amp;v[2], &amp;v[3]);</span></a>
<a name="656"><span class="lineNum">     656 </span><span class="lineCov">          4 :         cpuid(0x80000003, &amp;v[4], &amp;v[5], &amp;v[6], &amp;v[7]);</span></a>
<a name="657"><span class="lineNum">     657 </span><span class="lineCov">          4 :         cpuid(0x80000004, &amp;v[8], &amp;v[9], &amp;v[10], &amp;v[11]);</span></a>
<a name="658"><span class="lineNum">     658 </span><span class="lineCov">          4 :         c-&gt;x86_model_id[48] = 0;</span></a>
<a name="659"><span class="lineNum">     659 </span>            : </a>
<a name="660"><span class="lineNum">     660 </span>            :         /* Trim whitespace */</a>
<a name="661"><span class="lineNum">     661 </span><span class="lineCov">          4 :         p = q = s = &amp;c-&gt;x86_model_id[0];</span></a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span><span class="lineCov">          4 :         while (*p == ' ')</span></a>
<a name="664"><span class="lineNum">     664 </span><span class="lineNoCov">          0 :                 p++;</span></a>
<a name="665"><span class="lineNum">     665 </span>            : </a>
<a name="666"><span class="lineNum">     666 </span><span class="lineCov">        164 :         while (*p) {</span></a>
<a name="667"><span class="lineNum">     667 </span>            :                 /* Note the last non-whitespace index */</a>
<a name="668"><span class="lineNum">     668 </span><span class="lineCov">        160 :                 if (!isspace(*p))</span></a>
<a name="669"><span class="lineNum">     669 </span><span class="lineCov">        140 :                         s = q;</span></a>
<a name="670"><span class="lineNum">     670 </span>            : </a>
<a name="671"><span class="lineNum">     671 </span><span class="lineCov">        160 :                 *q++ = *p++;</span></a>
<a name="672"><span class="lineNum">     672 </span>            :         }</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span><span class="lineCov">          4 :         *(s + 1) = '\0';</span></a>
<a name="675"><span class="lineNum">     675 </span>            : }</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 : void detect_num_cpu_cores(struct cpuinfo_x86 *c)</span></a>
<a name="678"><span class="lineNum">     678 </span>            : {</a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :         unsigned int eax, ebx, ecx, edx;</span></a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :         c-&gt;x86_max_cores = 1;</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :         if (!IS_ENABLED(CONFIG_SMP) || c-&gt;cpuid_level &lt; 4)</span></a>
<a name="683"><span class="lineNum">     683 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="684"><span class="lineNum">     684 </span>            : </a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :         cpuid_count(4, 0, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="686"><span class="lineNum">     686 </span><span class="lineNoCov">          0 :         if (eax &amp; 0x1f)</span></a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :                 c-&gt;x86_max_cores = (eax &gt;&gt; 26) + 1;</span></a>
<a name="688"><span class="lineNum">     688 </span>            : }</a>
<a name="689"><span class="lineNum">     689 </span>            : </a>
<a name="690"><span class="lineNum">     690 </span><span class="lineNoCov">          0 : void cpu_detect_cache_sizes(struct cpuinfo_x86 *c)</span></a>
<a name="691"><span class="lineNum">     691 </span>            : {</a>
<a name="692"><span class="lineNum">     692 </span><span class="lineNoCov">          0 :         unsigned int n, dummy, ebx, ecx, edx, l2size;</span></a>
<a name="693"><span class="lineNum">     693 </span>            : </a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :         n = c-&gt;extended_cpuid_level;</span></a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :         if (n &gt;= 0x80000005) {</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :                 cpuid(0x80000005, &amp;dummy, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 c-&gt;x86_cache_size = (ecx&gt;&gt;24) + (edx&gt;&gt;24);</span></a>
<a name="699"><span class="lineNum">     699 </span>            : #ifdef CONFIG_X86_64</a>
<a name="700"><span class="lineNum">     700 </span>            :                 /* On K8 L1 TLB is inclusive, so don't count it */</a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :                 c-&gt;x86_tlbsize = 0;</span></a>
<a name="702"><span class="lineNum">     702 </span>            : #endif</a>
<a name="703"><span class="lineNum">     703 </span>            :         }</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         if (n &lt; 0x80000006)  /* Some chips just has a large L1. */</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :         cpuid(0x80000006, &amp;dummy, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         l2size = ecx &gt;&gt; 16;</span></a>
<a name="710"><span class="lineNum">     710 </span>            : </a>
<a name="711"><span class="lineNum">     711 </span>            : #ifdef CONFIG_X86_64</a>
<a name="712"><span class="lineNum">     712 </span><span class="lineNoCov">          0 :         c-&gt;x86_tlbsize += ((ebx &gt;&gt; 16) &amp; 0xfff) + (ebx &amp; 0xfff);</span></a>
<a name="713"><span class="lineNum">     713 </span>            : #else</a>
<a name="714"><span class="lineNum">     714 </span>            :         /* do processor-specific cache resizing */</a>
<a name="715"><span class="lineNum">     715 </span>            :         if (this_cpu-&gt;legacy_cache_size)</a>
<a name="716"><span class="lineNum">     716 </span>            :                 l2size = this_cpu-&gt;legacy_cache_size(c, l2size);</a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span>            :         /* Allow user to override all this if necessary. */</a>
<a name="719"><span class="lineNum">     719 </span>            :         if (cachesize_override != -1)</a>
<a name="720"><span class="lineNum">     720 </span>            :                 l2size = cachesize_override;</a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span>            :         if (l2size == 0)</a>
<a name="723"><span class="lineNum">     723 </span>            :                 return;         /* Again, no L2 cache is possible */</a>
<a name="724"><span class="lineNum">     724 </span>            : #endif</a>
<a name="725"><span class="lineNum">     725 </span>            : </a>
<a name="726"><span class="lineNum">     726 </span><span class="lineNoCov">          0 :         c-&gt;x86_cache_size = l2size;</span></a>
<a name="727"><span class="lineNum">     727 </span>            : }</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            : u16 __read_mostly tlb_lli_4k[NR_INFO];</a>
<a name="730"><span class="lineNum">     730 </span>            : u16 __read_mostly tlb_lli_2m[NR_INFO];</a>
<a name="731"><span class="lineNum">     731 </span>            : u16 __read_mostly tlb_lli_4m[NR_INFO];</a>
<a name="732"><span class="lineNum">     732 </span>            : u16 __read_mostly tlb_lld_4k[NR_INFO];</a>
<a name="733"><span class="lineNum">     733 </span>            : u16 __read_mostly tlb_lld_2m[NR_INFO];</a>
<a name="734"><span class="lineNum">     734 </span>            : u16 __read_mostly tlb_lld_4m[NR_INFO];</a>
<a name="735"><span class="lineNum">     735 </span>            : u16 __read_mostly tlb_lld_1g[NR_INFO];</a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span><span class="lineCov">          1 : static void cpu_detect_tlb(struct cpuinfo_x86 *c)</span></a>
<a name="738"><span class="lineNum">     738 </span>            : {</a>
<a name="739"><span class="lineNum">     739 </span><span class="lineCov">          1 :         if (this_cpu-&gt;c_detect_tlb)</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineCov">          1 :                 this_cpu-&gt;c_detect_tlb(c);</span></a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span><span class="lineCov">          1 :         pr_info(&quot;Last level iTLB entries: 4KB %d, 2MB %d, 4MB %d\n&quot;,</span></a>
<a name="743"><span class="lineNum">     743 </span>            :                 tlb_lli_4k[ENTRIES], tlb_lli_2m[ENTRIES],</a>
<a name="744"><span class="lineNum">     744 </span>            :                 tlb_lli_4m[ENTRIES]);</a>
<a name="745"><span class="lineNum">     745 </span>            : </a>
<a name="746"><span class="lineNum">     746 </span><span class="lineCov">          1 :         pr_info(&quot;Last level dTLB entries: 4KB %d, 2MB %d, 4MB %d, 1GB %d\n&quot;,</span></a>
<a name="747"><span class="lineNum">     747 </span>            :                 tlb_lld_4k[ENTRIES], tlb_lld_2m[ENTRIES],</a>
<a name="748"><span class="lineNum">     748 </span>            :                 tlb_lld_4m[ENTRIES], tlb_lld_1g[ENTRIES]);</a>
<a name="749"><span class="lineNum">     749 </span><span class="lineCov">          1 : }</span></a>
<a name="750"><span class="lineNum">     750 </span>            : </a>
<a name="751"><span class="lineNum">     751 </span><span class="lineCov">          4 : int detect_ht_early(struct cpuinfo_x86 *c)</span></a>
<a name="752"><span class="lineNum">     752 </span>            : {</a>
<a name="753"><span class="lineNum">     753 </span>            : #ifdef CONFIG_SMP</a>
<a name="754"><span class="lineNum">     754 </span><span class="lineCov">          4 :         u32 eax, ebx, ecx, edx;</span></a>
<a name="755"><span class="lineNum">     755 </span>            : </a>
<a name="756"><span class="lineNum">     756 </span><span class="lineCov">          4 :         if (!cpu_has(c, X86_FEATURE_HT))</span></a>
<a name="757"><span class="lineNum">     757 </span>            :                 return -1;</a>
<a name="758"><span class="lineNum">     758 </span>            : </a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_CMP_LEGACY))</span></a>
<a name="760"><span class="lineNum">     760 </span>            :                 return -1;</a>
<a name="761"><span class="lineNum">     761 </span>            : </a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :         if (cpu_has(c, X86_FEATURE_XTOPOLOGY))</span></a>
<a name="763"><span class="lineNum">     763 </span>            :                 return -1;</a>
<a name="764"><span class="lineNum">     764 </span>            : </a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :         cpuid(1, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :         smp_num_siblings = (ebx &amp; 0xff0000) &gt;&gt; 16;</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :         if (smp_num_siblings == 1)</span></a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :                 pr_info_once(&quot;CPU0: Hyper-Threading is disabled\n&quot;);</span></a>
<a name="770"><span class="lineNum">     770 </span>            : #endif</a>
<a name="771"><span class="lineNum">     771 </span>            :         return 0;</a>
<a name="772"><span class="lineNum">     772 </span>            : }</a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span><span class="lineCov">          4 : void detect_ht(struct cpuinfo_x86 *c)</span></a>
<a name="775"><span class="lineNum">     775 </span>            : {</a>
<a name="776"><span class="lineNum">     776 </span>            : #ifdef CONFIG_SMP</a>
<a name="777"><span class="lineNum">     777 </span><span class="lineCov">          4 :         int index_msb, core_bits;</span></a>
<a name="778"><span class="lineNum">     778 </span>            : </a>
<a name="779"><span class="lineNum">     779 </span><span class="lineCov">          4 :         if (detect_ht_early(c) &lt; 0)</span></a>
<a name="780"><span class="lineNum">     780 </span>            :                 return;</a>
<a name="781"><span class="lineNum">     781 </span>            : </a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :         index_msb = get_count_order(smp_num_siblings);</span></a>
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 :         c-&gt;phys_proc_id = apic-&gt;phys_pkg_id(c-&gt;initial_apicid, index_msb);</span></a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         smp_num_siblings = smp_num_siblings / c-&gt;x86_max_cores;</span></a>
<a name="786"><span class="lineNum">     786 </span>            : </a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         index_msb = get_count_order(smp_num_siblings);</span></a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :         core_bits = get_count_order(c-&gt;x86_max_cores);</span></a>
<a name="790"><span class="lineNum">     790 </span>            : </a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         c-&gt;cpu_core_id = apic-&gt;phys_pkg_id(c-&gt;initial_apicid, index_msb) &amp;</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :                                        ((1 &lt;&lt; core_bits) - 1);</span></a>
<a name="793"><span class="lineNum">     793 </span>            : #endif</a>
<a name="794"><span class="lineNum">     794 </span>            : }</a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span><span class="lineCov">          5 : static void get_cpu_vendor(struct cpuinfo_x86 *c)</span></a>
<a name="797"><span class="lineNum">     797 </span>            : {</a>
<a name="798"><span class="lineNum">     798 </span><span class="lineCov">          5 :         char *v = c-&gt;x86_vendor_id;</span></a>
<a name="799"><span class="lineNum">     799 </span><span class="lineCov">          5 :         int i;</span></a>
<a name="800"><span class="lineNum">     800 </span>            : </a>
<a name="801"><span class="lineNum">     801 </span><span class="lineCov">          5 :         for (i = 0; i &lt; X86_VENDOR_NUM; i++) {</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineCov">          5 :                 if (!cpu_devs[i])</span></a>
<a name="803"><span class="lineNum">     803 </span>            :                         break;</a>
<a name="804"><span class="lineNum">     804 </span>            : </a>
<a name="805"><span class="lineNum">     805 </span><span class="lineCov">          5 :                 if (!strcmp(v, cpu_devs[i]-&gt;c_ident[0]) ||</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :                     (cpu_devs[i]-&gt;c_ident[1] &amp;&amp;</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :                      !strcmp(v, cpu_devs[i]-&gt;c_ident[1]))) {</span></a>
<a name="808"><span class="lineNum">     808 </span>            : </a>
<a name="809"><span class="lineNum">     809 </span><span class="lineCov">          5 :                         this_cpu = cpu_devs[i];</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineCov">          5 :                         c-&gt;x86_vendor = this_cpu-&gt;c_x86_vendor;</span></a>
<a name="811"><span class="lineNum">     811 </span><span class="lineCov">          5 :                         return;</span></a>
<a name="812"><span class="lineNum">     812 </span>            :                 }</a>
<a name="813"><span class="lineNum">     813 </span>            :         }</a>
<a name="814"><span class="lineNum">     814 </span>            : </a>
<a name="815"><span class="lineNum">     815 </span><span class="lineNoCov">          0 :         pr_err_once(&quot;CPU: vendor_id '%s' unknown, using generic init.\n&quot; \</span></a>
<a name="816"><span class="lineNum">     816 </span>            :                     &quot;CPU: Your system may be unstable.\n&quot;, v);</a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         c-&gt;x86_vendor = X86_VENDOR_UNKNOWN;</span></a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         this_cpu = &amp;default_cpu;</span></a>
<a name="820"><span class="lineNum">     820 </span>            : }</a>
<a name="821"><span class="lineNum">     821 </span>            : </a>
<a name="822"><span class="lineNum">     822 </span><span class="lineCov">          5 : void cpu_detect(struct cpuinfo_x86 *c)</span></a>
<a name="823"><span class="lineNum">     823 </span>            : {</a>
<a name="824"><span class="lineNum">     824 </span>            :         /* Get vendor name */</a>
<a name="825"><span class="lineNum">     825 </span><span class="lineCov">         10 :         cpuid(0x00000000, (unsigned int *)&amp;c-&gt;cpuid_level,</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineCov">          5 :               (unsigned int *)&amp;c-&gt;x86_vendor_id[0],</span></a>
<a name="827"><span class="lineNum">     827 </span><span class="lineCov">          5 :               (unsigned int *)&amp;c-&gt;x86_vendor_id[8],</span></a>
<a name="828"><span class="lineNum">     828 </span><span class="lineCov">          5 :               (unsigned int *)&amp;c-&gt;x86_vendor_id[4]);</span></a>
<a name="829"><span class="lineNum">     829 </span>            : </a>
<a name="830"><span class="lineNum">     830 </span><span class="lineCov">          5 :         c-&gt;x86 = 4;</span></a>
<a name="831"><span class="lineNum">     831 </span>            :         /* Intel-defined flags: level 0x00000001 */</a>
<a name="832"><span class="lineNum">     832 </span><span class="lineCov">          5 :         if (c-&gt;cpuid_level &gt;= 0x00000001) {</span></a>
<a name="833"><span class="lineNum">     833 </span><span class="lineCov">          5 :                 u32 junk, tfms, cap0, misc;</span></a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span><span class="lineCov">          5 :                 cpuid(0x00000001, &amp;tfms, &amp;misc, &amp;junk, &amp;cap0);</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineCov">          5 :                 c-&gt;x86               = x86_family(tfms);</span></a>
<a name="837"><span class="lineNum">     837 </span><span class="lineCov">          5 :                 c-&gt;x86_model = x86_model(tfms);</span></a>
<a name="838"><span class="lineNum">     838 </span><span class="lineCov">          5 :                 c-&gt;x86_stepping      = x86_stepping(tfms);</span></a>
<a name="839"><span class="lineNum">     839 </span>            : </a>
<a name="840"><span class="lineNum">     840 </span><span class="lineCov">          5 :                 if (cap0 &amp; (1&lt;&lt;19)) {</span></a>
<a name="841"><span class="lineNum">     841 </span><span class="lineCov">          5 :                         c-&gt;x86_clflush_size = ((misc &gt;&gt; 8) &amp; 0xff) * 8;</span></a>
<a name="842"><span class="lineNum">     842 </span><span class="lineCov">          5 :                         c-&gt;x86_cache_alignment = c-&gt;x86_clflush_size;</span></a>
<a name="843"><span class="lineNum">     843 </span>            :                 }</a>
<a name="844"><span class="lineNum">     844 </span>            :         }</a>
<a name="845"><span class="lineNum">     845 </span><span class="lineCov">          5 : }</span></a>
<a name="846"><span class="lineNum">     846 </span>            : </a>
<a name="847"><span class="lineNum">     847 </span><span class="lineCov">         13 : static void apply_forced_caps(struct cpuinfo_x86 *c)</span></a>
<a name="848"><span class="lineNum">     848 </span>            : {</a>
<a name="849"><span class="lineNum">     849 </span><span class="lineCov">         13 :         int i;</span></a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span><span class="lineCov">        286 :         for (i = 0; i &lt; NCAPINTS + NBUGINTS; i++) {</span></a>
<a name="852"><span class="lineNum">     852 </span><span class="lineCov">        273 :                 c-&gt;x86_capability[i] &amp;= ~cpu_caps_cleared[i];</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineCov">        273 :                 c-&gt;x86_capability[i] |= cpu_caps_set[i];</span></a>
<a name="854"><span class="lineNum">     854 </span>            :         }</a>
<a name="855"><span class="lineNum">     855 </span><span class="lineCov">         13 : }</span></a>
<a name="856"><span class="lineNum">     856 </span>            : </a>
<a name="857"><span class="lineNum">     857 </span><span class="lineCov">          5 : static void init_speculation_control(struct cpuinfo_x86 *c)</span></a>
<a name="858"><span class="lineNum">     858 </span>            : {</a>
<a name="859"><span class="lineNum">     859 </span>            :         /*</a>
<a name="860"><span class="lineNum">     860 </span>            :          * The Intel SPEC_CTRL CPUID bit implies IBRS and IBPB support,</a>
<a name="861"><span class="lineNum">     861 </span>            :          * and they also have a different bit for STIBP support. Also,</a>
<a name="862"><span class="lineNum">     862 </span>            :          * a hypervisor might have set the individual AMD bits even on</a>
<a name="863"><span class="lineNum">     863 </span>            :          * Intel CPUs, for finer-grained selection of what's available.</a>
<a name="864"><span class="lineNum">     864 </span>            :          */</a>
<a name="865"><span class="lineNum">     865 </span><span class="lineCov">          5 :         if (cpu_has(c, X86_FEATURE_SPEC_CTRL)) {</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_IBRS);</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_IBPB);</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL);</span></a>
<a name="869"><span class="lineNum">     869 </span>            :         }</a>
<a name="870"><span class="lineNum">     870 </span>            : </a>
<a name="871"><span class="lineNum">     871 </span><span class="lineCov">          5 :         if (cpu_has(c, X86_FEATURE_INTEL_STIBP))</span></a>
<a name="872"><span class="lineNum">     872 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_STIBP);</span></a>
<a name="873"><span class="lineNum">     873 </span>            : </a>
<a name="874"><span class="lineNum">     874 </span><span class="lineCov">          5 :         if (cpu_has(c, X86_FEATURE_SPEC_CTRL_SSBD) ||</span></a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :             cpu_has(c, X86_FEATURE_VIRT_SSBD))</span></a>
<a name="876"><span class="lineNum">     876 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_SSBD);</span></a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span><span class="lineCov">          5 :         if (cpu_has(c, X86_FEATURE_AMD_IBRS)) {</span></a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_IBRS);</span></a>
<a name="880"><span class="lineNum">     880 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL);</span></a>
<a name="881"><span class="lineNum">     881 </span>            :         }</a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span><span class="lineCov">          5 :         if (cpu_has(c, X86_FEATURE_AMD_IBPB))</span></a>
<a name="884"><span class="lineNum">     884 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_IBPB);</span></a>
<a name="885"><span class="lineNum">     885 </span>            : </a>
<a name="886"><span class="lineNum">     886 </span><span class="lineCov">          5 :         if (cpu_has(c, X86_FEATURE_AMD_STIBP)) {</span></a>
<a name="887"><span class="lineNum">     887 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_STIBP);</span></a>
<a name="888"><span class="lineNum">     888 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL);</span></a>
<a name="889"><span class="lineNum">     889 </span>            :         }</a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span><span class="lineCov">          5 :         if (cpu_has(c, X86_FEATURE_AMD_SSBD)) {</span></a>
<a name="892"><span class="lineNum">     892 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_SSBD);</span></a>
<a name="893"><span class="lineNum">     893 </span><span class="lineCov">          5 :                 set_cpu_cap(c, X86_FEATURE_MSR_SPEC_CTRL);</span></a>
<a name="894"><span class="lineNum">     894 </span><span class="lineCov">          5 :                 clear_cpu_cap(c, X86_FEATURE_VIRT_SSBD);</span></a>
<a name="895"><span class="lineNum">     895 </span>            :         }</a>
<a name="896"><span class="lineNum">     896 </span><span class="lineCov">          5 : }</span></a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span><span class="lineCov">          5 : void get_cpu_cap(struct cpuinfo_x86 *c)</span></a>
<a name="899"><span class="lineNum">     899 </span>            : {</a>
<a name="900"><span class="lineNum">     900 </span><span class="lineCov">          5 :         u32 eax, ebx, ecx, edx;</span></a>
<a name="901"><span class="lineNum">     901 </span>            : </a>
<a name="902"><span class="lineNum">     902 </span>            :         /* Intel-defined flags: level 0x00000001 */</a>
<a name="903"><span class="lineNum">     903 </span><span class="lineCov">          5 :         if (c-&gt;cpuid_level &gt;= 0x00000001) {</span></a>
<a name="904"><span class="lineNum">     904 </span><span class="lineCov">          5 :                 cpuid(0x00000001, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="905"><span class="lineNum">     905 </span>            : </a>
<a name="906"><span class="lineNum">     906 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_1_ECX] = ecx;</span></a>
<a name="907"><span class="lineNum">     907 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_1_EDX] = edx;</span></a>
<a name="908"><span class="lineNum">     908 </span>            :         }</a>
<a name="909"><span class="lineNum">     909 </span>            : </a>
<a name="910"><span class="lineNum">     910 </span>            :         /* Thermal and Power Management Leaf: level 0x00000006 (eax) */</a>
<a name="911"><span class="lineNum">     911 </span><span class="lineCov">          5 :         if (c-&gt;cpuid_level &gt;= 0x00000006)</span></a>
<a name="912"><span class="lineNum">     912 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_6_EAX] = cpuid_eax(0x00000006);</span></a>
<a name="913"><span class="lineNum">     913 </span>            : </a>
<a name="914"><span class="lineNum">     914 </span>            :         /* Additional Intel-defined flags: level 0x00000007 */</a>
<a name="915"><span class="lineNum">     915 </span><span class="lineCov">          5 :         if (c-&gt;cpuid_level &gt;= 0x00000007) {</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineCov">          5 :                 cpuid_count(0x00000007, 0, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_7_0_EBX] = ebx;</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_7_ECX] = ecx;</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_7_EDX] = edx;</span></a>
<a name="920"><span class="lineNum">     920 </span>            : </a>
<a name="921"><span class="lineNum">     921 </span>            :                 /* Check valid sub-leaf index before accessing it */</a>
<a name="922"><span class="lineNum">     922 </span><span class="lineCov">          5 :                 if (eax &gt;= 1) {</span></a>
<a name="923"><span class="lineNum">     923 </span><span class="lineNoCov">          0 :                         cpuid_count(0x00000007, 1, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         c-&gt;x86_capability[CPUID_7_1_EAX] = eax;</span></a>
<a name="925"><span class="lineNum">     925 </span>            :                 }</a>
<a name="926"><span class="lineNum">     926 </span>            :         }</a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span>            :         /* Extended state features: level 0x0000000d */</a>
<a name="929"><span class="lineNum">     929 </span><span class="lineCov">          5 :         if (c-&gt;cpuid_level &gt;= 0x0000000d) {</span></a>
<a name="930"><span class="lineNum">     930 </span><span class="lineCov">          5 :                 cpuid_count(0x0000000d, 1, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="931"><span class="lineNum">     931 </span>            : </a>
<a name="932"><span class="lineNum">     932 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_D_1_EAX] = eax;</span></a>
<a name="933"><span class="lineNum">     933 </span>            :         }</a>
<a name="934"><span class="lineNum">     934 </span>            : </a>
<a name="935"><span class="lineNum">     935 </span>            :         /* AMD-defined flags: level 0x80000001 */</a>
<a name="936"><span class="lineNum">     936 </span><span class="lineCov">          5 :         eax = cpuid_eax(0x80000000);</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineCov">          5 :         c-&gt;extended_cpuid_level = eax;</span></a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span><span class="lineCov">          5 :         if ((eax &amp; 0xffff0000) == 0x80000000) {</span></a>
<a name="940"><span class="lineNum">     940 </span><span class="lineCov">          5 :                 if (eax &gt;= 0x80000001) {</span></a>
<a name="941"><span class="lineNum">     941 </span><span class="lineCov">          5 :                         cpuid(0x80000001, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span><span class="lineCov">          5 :                         c-&gt;x86_capability[CPUID_8000_0001_ECX] = ecx;</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineCov">          5 :                         c-&gt;x86_capability[CPUID_8000_0001_EDX] = edx;</span></a>
<a name="945"><span class="lineNum">     945 </span>            :                 }</a>
<a name="946"><span class="lineNum">     946 </span>            :         }</a>
<a name="947"><span class="lineNum">     947 </span>            : </a>
<a name="948"><span class="lineNum">     948 </span><span class="lineCov">          5 :         if (c-&gt;extended_cpuid_level &gt;= 0x80000007) {</span></a>
<a name="949"><span class="lineNum">     949 </span><span class="lineCov">          5 :                 cpuid(0x80000007, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="950"><span class="lineNum">     950 </span>            : </a>
<a name="951"><span class="lineNum">     951 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_8000_0007_EBX] = ebx;</span></a>
<a name="952"><span class="lineNum">     952 </span><span class="lineCov">          5 :                 c-&gt;x86_power = edx;</span></a>
<a name="953"><span class="lineNum">     953 </span>            :         }</a>
<a name="954"><span class="lineNum">     954 </span>            : </a>
<a name="955"><span class="lineNum">     955 </span><span class="lineCov">          5 :         if (c-&gt;extended_cpuid_level &gt;= 0x80000008) {</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineCov">          5 :                 cpuid(0x80000008, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineCov">          5 :                 c-&gt;x86_capability[CPUID_8000_0008_EBX] = ebx;</span></a>
<a name="958"><span class="lineNum">     958 </span>            :         }</a>
<a name="959"><span class="lineNum">     959 </span>            : </a>
<a name="960"><span class="lineNum">     960 </span><span class="lineCov">          5 :         if (c-&gt;extended_cpuid_level &gt;= 0x8000000a)</span></a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :                 c-&gt;x86_capability[CPUID_8000_000A_EDX] = cpuid_edx(0x8000000a);</span></a>
<a name="962"><span class="lineNum">     962 </span>            : </a>
<a name="963"><span class="lineNum">     963 </span><span class="lineCov">          5 :         if (c-&gt;extended_cpuid_level &gt;= 0x8000001f)</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :                 c-&gt;x86_capability[CPUID_8000_001F_EAX] = cpuid_eax(0x8000001f);</span></a>
<a name="965"><span class="lineNum">     965 </span>            : </a>
<a name="966"><span class="lineNum">     966 </span><span class="lineCov">          5 :         init_scattered_cpuid_features(c);</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineCov">          5 :         init_speculation_control(c);</span></a>
<a name="968"><span class="lineNum">     968 </span>            : </a>
<a name="969"><span class="lineNum">     969 </span>            :         /*</a>
<a name="970"><span class="lineNum">     970 </span>            :          * Clear/Set all flags overridden by options, after probe.</a>
<a name="971"><span class="lineNum">     971 </span>            :          * This needs to happen each time we re-probe, which may happen</a>
<a name="972"><span class="lineNum">     972 </span>            :          * several times during CPU initialization.</a>
<a name="973"><span class="lineNum">     973 </span>            :          */</a>
<a name="974"><span class="lineNum">     974 </span><span class="lineCov">          5 :         apply_forced_caps(c);</span></a>
<a name="975"><span class="lineNum">     975 </span><span class="lineCov">          5 : }</span></a>
<a name="976"><span class="lineNum">     976 </span>            : </a>
<a name="977"><span class="lineNum">     977 </span><span class="lineCov">          5 : void get_cpu_address_sizes(struct cpuinfo_x86 *c)</span></a>
<a name="978"><span class="lineNum">     978 </span>            : {</a>
<a name="979"><span class="lineNum">     979 </span><span class="lineCov">          5 :         u32 eax, ebx, ecx, edx;</span></a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :         if (c-&gt;extended_cpuid_level &gt;= 0x80000008) {</span></a>
<a name="982"><span class="lineNum">     982 </span><span class="lineCov">          5 :                 cpuid(0x80000008, &amp;eax, &amp;ebx, &amp;ecx, &amp;edx);</span></a>
<a name="983"><span class="lineNum">     983 </span>            : </a>
<a name="984"><span class="lineNum">     984 </span><span class="lineCov">          5 :                 c-&gt;x86_virt_bits = (eax &gt;&gt; 8) &amp; 0xff;</span></a>
<a name="985"><span class="lineNum">     985 </span><span class="lineCov">          5 :                 c-&gt;x86_phys_bits = eax &amp; 0xff;</span></a>
<a name="986"><span class="lineNum">     986 </span>            :         }</a>
<a name="987"><span class="lineNum">     987 </span>            : #ifdef CONFIG_X86_32</a>
<a name="988"><span class="lineNum">     988 </span>            :         else if (cpu_has(c, X86_FEATURE_PAE) || cpu_has(c, X86_FEATURE_PSE36))</a>
<a name="989"><span class="lineNum">     989 </span>            :                 c-&gt;x86_phys_bits = 36;</a>
<a name="990"><span class="lineNum">     990 </span>            : #endif</a>
<a name="991"><span class="lineNum">     991 </span><span class="lineCov">          5 :         c-&gt;x86_cache_bits = c-&gt;x86_phys_bits;</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 : }</span></a>
<a name="993"><span class="lineNum">     993 </span>            : </a>
<a name="994"><span class="lineNum">     994 </span>            : static void identify_cpu_without_cpuid(struct cpuinfo_x86 *c)</a>
<a name="995"><span class="lineNum">     995 </span>            : {</a>
<a name="996"><span class="lineNum">     996 </span>            : #ifdef CONFIG_X86_32</a>
<a name="997"><span class="lineNum">     997 </span>            :         int i;</a>
<a name="998"><span class="lineNum">     998 </span>            : </a>
<a name="999"><span class="lineNum">     999 </span>            :         /*</a>
<a name="1000"><span class="lineNum">    1000 </span>            :          * First of all, decide if this is a 486 or higher</a>
<a name="1001"><span class="lineNum">    1001 </span>            :          * It's a 486 if we can modify the AC flag</a>
<a name="1002"><span class="lineNum">    1002 </span>            :          */</a>
<a name="1003"><span class="lineNum">    1003 </span>            :         if (flag_is_changeable_p(X86_EFLAGS_AC))</a>
<a name="1004"><span class="lineNum">    1004 </span>            :                 c-&gt;x86 = 4;</a>
<a name="1005"><span class="lineNum">    1005 </span>            :         else</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                 c-&gt;x86 = 3;</a>
<a name="1007"><span class="lineNum">    1007 </span>            : </a>
<a name="1008"><span class="lineNum">    1008 </span>            :         for (i = 0; i &lt; X86_VENDOR_NUM; i++)</a>
<a name="1009"><span class="lineNum">    1009 </span>            :                 if (cpu_devs[i] &amp;&amp; cpu_devs[i]-&gt;c_identify) {</a>
<a name="1010"><span class="lineNum">    1010 </span>            :                         c-&gt;x86_vendor_id[0] = 0;</a>
<a name="1011"><span class="lineNum">    1011 </span>            :                         cpu_devs[i]-&gt;c_identify(c);</a>
<a name="1012"><span class="lineNum">    1012 </span>            :                         if (c-&gt;x86_vendor_id[0]) {</a>
<a name="1013"><span class="lineNum">    1013 </span>            :                                 get_cpu_vendor(c);</a>
<a name="1014"><span class="lineNum">    1014 </span>            :                                 break;</a>
<a name="1015"><span class="lineNum">    1015 </span>            :                         }</a>
<a name="1016"><span class="lineNum">    1016 </span>            :                 }</a>
<a name="1017"><span class="lineNum">    1017 </span>            : #endif</a>
<a name="1018"><span class="lineNum">    1018 </span>            : }</a>
<a name="1019"><span class="lineNum">    1019 </span>            : </a>
<a name="1020"><span class="lineNum">    1020 </span>            : #define NO_SPECULATION          BIT(0)</a>
<a name="1021"><span class="lineNum">    1021 </span>            : #define NO_MELTDOWN             BIT(1)</a>
<a name="1022"><span class="lineNum">    1022 </span>            : #define NO_SSB                  BIT(2)</a>
<a name="1023"><span class="lineNum">    1023 </span>            : #define NO_L1TF                 BIT(3)</a>
<a name="1024"><span class="lineNum">    1024 </span>            : #define NO_MDS                  BIT(4)</a>
<a name="1025"><span class="lineNum">    1025 </span>            : #define MSBDS_ONLY              BIT(5)</a>
<a name="1026"><span class="lineNum">    1026 </span>            : #define NO_SWAPGS               BIT(6)</a>
<a name="1027"><span class="lineNum">    1027 </span>            : #define NO_ITLB_MULTIHIT        BIT(7)</a>
<a name="1028"><span class="lineNum">    1028 </span>            : #define NO_SPECTRE_V2           BIT(8)</a>
<a name="1029"><span class="lineNum">    1029 </span>            : </a>
<a name="1030"><span class="lineNum">    1030 </span>            : #define VULNWL(vendor, family, model, whitelist)        \</a>
<a name="1031"><span class="lineNum">    1031 </span>            :         X86_MATCH_VENDOR_FAM_MODEL(vendor, family, model, whitelist)</a>
<a name="1032"><span class="lineNum">    1032 </span>            : </a>
<a name="1033"><span class="lineNum">    1033 </span>            : #define VULNWL_INTEL(model, whitelist)          \</a>
<a name="1034"><span class="lineNum">    1034 </span>            :         VULNWL(INTEL, 6, INTEL_FAM6_##model, whitelist)</a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span>            : #define VULNWL_AMD(family, whitelist)           \</a>
<a name="1037"><span class="lineNum">    1037 </span>            :         VULNWL(AMD, family, X86_MODEL_ANY, whitelist)</a>
<a name="1038"><span class="lineNum">    1038 </span>            : </a>
<a name="1039"><span class="lineNum">    1039 </span>            : #define VULNWL_HYGON(family, whitelist)         \</a>
<a name="1040"><span class="lineNum">    1040 </span>            :         VULNWL(HYGON, family, X86_MODEL_ANY, whitelist)</a>
<a name="1041"><span class="lineNum">    1041 </span>            : </a>
<a name="1042"><span class="lineNum">    1042 </span>            : static const __initconst struct x86_cpu_id cpu_vuln_whitelist[] = {</a>
<a name="1043"><span class="lineNum">    1043 </span>            :         VULNWL(ANY,     4, X86_MODEL_ANY,       NO_SPECULATION),</a>
<a name="1044"><span class="lineNum">    1044 </span>            :         VULNWL(CENTAUR, 5, X86_MODEL_ANY,       NO_SPECULATION),</a>
<a name="1045"><span class="lineNum">    1045 </span>            :         VULNWL(INTEL,   5, X86_MODEL_ANY,       NO_SPECULATION),</a>
<a name="1046"><span class="lineNum">    1046 </span>            :         VULNWL(NSC,     5, X86_MODEL_ANY,       NO_SPECULATION),</a>
<a name="1047"><span class="lineNum">    1047 </span>            : </a>
<a name="1048"><span class="lineNum">    1048 </span>            :         /* Intel Family 6 */</a>
<a name="1049"><span class="lineNum">    1049 </span>            :         VULNWL_INTEL(ATOM_SALTWELL,             NO_SPECULATION | NO_ITLB_MULTIHIT),</a>
<a name="1050"><span class="lineNum">    1050 </span>            :         VULNWL_INTEL(ATOM_SALTWELL_TABLET,      NO_SPECULATION | NO_ITLB_MULTIHIT),</a>
<a name="1051"><span class="lineNum">    1051 </span>            :         VULNWL_INTEL(ATOM_SALTWELL_MID,         NO_SPECULATION | NO_ITLB_MULTIHIT),</a>
<a name="1052"><span class="lineNum">    1052 </span>            :         VULNWL_INTEL(ATOM_BONNELL,              NO_SPECULATION | NO_ITLB_MULTIHIT),</a>
<a name="1053"><span class="lineNum">    1053 </span>            :         VULNWL_INTEL(ATOM_BONNELL_MID,          NO_SPECULATION | NO_ITLB_MULTIHIT),</a>
<a name="1054"><span class="lineNum">    1054 </span>            : </a>
<a name="1055"><span class="lineNum">    1055 </span>            :         VULNWL_INTEL(ATOM_SILVERMONT,           NO_SSB | NO_L1TF | MSBDS_ONLY | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1056"><span class="lineNum">    1056 </span>            :         VULNWL_INTEL(ATOM_SILVERMONT_D,         NO_SSB | NO_L1TF | MSBDS_ONLY | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1057"><span class="lineNum">    1057 </span>            :         VULNWL_INTEL(ATOM_SILVERMONT_MID,       NO_SSB | NO_L1TF | MSBDS_ONLY | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1058"><span class="lineNum">    1058 </span>            :         VULNWL_INTEL(ATOM_AIRMONT,              NO_SSB | NO_L1TF | MSBDS_ONLY | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1059"><span class="lineNum">    1059 </span>            :         VULNWL_INTEL(XEON_PHI_KNL,              NO_SSB | NO_L1TF | MSBDS_ONLY | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1060"><span class="lineNum">    1060 </span>            :         VULNWL_INTEL(XEON_PHI_KNM,              NO_SSB | NO_L1TF | MSBDS_ONLY | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1061"><span class="lineNum">    1061 </span>            : </a>
<a name="1062"><span class="lineNum">    1062 </span>            :         VULNWL_INTEL(CORE_YONAH,                NO_SSB),</a>
<a name="1063"><span class="lineNum">    1063 </span>            : </a>
<a name="1064"><span class="lineNum">    1064 </span>            :         VULNWL_INTEL(ATOM_AIRMONT_MID,          NO_L1TF | MSBDS_ONLY | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1065"><span class="lineNum">    1065 </span>            :         VULNWL_INTEL(ATOM_AIRMONT_NP,           NO_L1TF | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1066"><span class="lineNum">    1066 </span>            : </a>
<a name="1067"><span class="lineNum">    1067 </span>            :         VULNWL_INTEL(ATOM_GOLDMONT,             NO_MDS | NO_L1TF | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1068"><span class="lineNum">    1068 </span>            :         VULNWL_INTEL(ATOM_GOLDMONT_D,           NO_MDS | NO_L1TF | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1069"><span class="lineNum">    1069 </span>            :         VULNWL_INTEL(ATOM_GOLDMONT_PLUS,        NO_MDS | NO_L1TF | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1070"><span class="lineNum">    1070 </span>            : </a>
<a name="1071"><span class="lineNum">    1071 </span>            :         /*</a>
<a name="1072"><span class="lineNum">    1072 </span>            :          * Technically, swapgs isn't serializing on AMD (despite it previously</a>
<a name="1073"><span class="lineNum">    1073 </span>            :          * being documented as such in the APM).  But according to AMD, %gs is</a>
<a name="1074"><span class="lineNum">    1074 </span>            :          * updated non-speculatively, and the issuing of %gs-relative memory</a>
<a name="1075"><span class="lineNum">    1075 </span>            :          * operands will be blocked until the %gs update completes, which is</a>
<a name="1076"><span class="lineNum">    1076 </span>            :          * good enough for our purposes.</a>
<a name="1077"><span class="lineNum">    1077 </span>            :          */</a>
<a name="1078"><span class="lineNum">    1078 </span>            : </a>
<a name="1079"><span class="lineNum">    1079 </span>            :         VULNWL_INTEL(ATOM_TREMONT_D,            NO_ITLB_MULTIHIT),</a>
<a name="1080"><span class="lineNum">    1080 </span>            : </a>
<a name="1081"><span class="lineNum">    1081 </span>            :         /* AMD Family 0xf - 0x12 */</a>
<a name="1082"><span class="lineNum">    1082 </span>            :         VULNWL_AMD(0x0f,        NO_MELTDOWN | NO_SSB | NO_L1TF | NO_MDS | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1083"><span class="lineNum">    1083 </span>            :         VULNWL_AMD(0x10,        NO_MELTDOWN | NO_SSB | NO_L1TF | NO_MDS | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1084"><span class="lineNum">    1084 </span>            :         VULNWL_AMD(0x11,        NO_MELTDOWN | NO_SSB | NO_L1TF | NO_MDS | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1085"><span class="lineNum">    1085 </span>            :         VULNWL_AMD(0x12,        NO_MELTDOWN | NO_SSB | NO_L1TF | NO_MDS | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1086"><span class="lineNum">    1086 </span>            : </a>
<a name="1087"><span class="lineNum">    1087 </span>            :         /* FAMILY_ANY must be last, otherwise 0x0f - 0x12 matches won't work */</a>
<a name="1088"><span class="lineNum">    1088 </span>            :         VULNWL_AMD(X86_FAMILY_ANY,      NO_MELTDOWN | NO_L1TF | NO_MDS | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1089"><span class="lineNum">    1089 </span>            :         VULNWL_HYGON(X86_FAMILY_ANY,    NO_MELTDOWN | NO_L1TF | NO_MDS | NO_SWAPGS | NO_ITLB_MULTIHIT),</a>
<a name="1090"><span class="lineNum">    1090 </span>            : </a>
<a name="1091"><span class="lineNum">    1091 </span>            :         /* Zhaoxin Family 7 */</a>
<a name="1092"><span class="lineNum">    1092 </span>            :         VULNWL(CENTAUR, 7, X86_MODEL_ANY,       NO_SPECTRE_V2 | NO_SWAPGS),</a>
<a name="1093"><span class="lineNum">    1093 </span>            :         VULNWL(ZHAOXIN, 7, X86_MODEL_ANY,       NO_SPECTRE_V2 | NO_SWAPGS),</a>
<a name="1094"><span class="lineNum">    1094 </span>            :         {}</a>
<a name="1095"><span class="lineNum">    1095 </span>            : };</a>
<a name="1096"><span class="lineNum">    1096 </span>            : </a>
<a name="1097"><span class="lineNum">    1097 </span>            : #define VULNBL_INTEL_STEPPINGS(model, steppings, issues)                   \</a>
<a name="1098"><span class="lineNum">    1098 </span>            :         X86_MATCH_VENDOR_FAM_MODEL_STEPPINGS_FEATURE(INTEL, 6,             \</a>
<a name="1099"><span class="lineNum">    1099 </span>            :                                             INTEL_FAM6_##model, steppings, \</a>
<a name="1100"><span class="lineNum">    1100 </span>            :                                             X86_FEATURE_ANY, issues)</a>
<a name="1101"><span class="lineNum">    1101 </span>            : </a>
<a name="1102"><span class="lineNum">    1102 </span>            : #define SRBDS           BIT(0)</a>
<a name="1103"><span class="lineNum">    1103 </span>            : </a>
<a name="1104"><span class="lineNum">    1104 </span>            : static const struct x86_cpu_id cpu_vuln_blacklist[] __initconst = {</a>
<a name="1105"><span class="lineNum">    1105 </span>            :         VULNBL_INTEL_STEPPINGS(IVYBRIDGE,       X86_STEPPING_ANY,               SRBDS),</a>
<a name="1106"><span class="lineNum">    1106 </span>            :         VULNBL_INTEL_STEPPINGS(HASWELL,         X86_STEPPING_ANY,               SRBDS),</a>
<a name="1107"><span class="lineNum">    1107 </span>            :         VULNBL_INTEL_STEPPINGS(HASWELL_L,       X86_STEPPING_ANY,               SRBDS),</a>
<a name="1108"><span class="lineNum">    1108 </span>            :         VULNBL_INTEL_STEPPINGS(HASWELL_G,       X86_STEPPING_ANY,               SRBDS),</a>
<a name="1109"><span class="lineNum">    1109 </span>            :         VULNBL_INTEL_STEPPINGS(BROADWELL_G,     X86_STEPPING_ANY,               SRBDS),</a>
<a name="1110"><span class="lineNum">    1110 </span>            :         VULNBL_INTEL_STEPPINGS(BROADWELL,       X86_STEPPING_ANY,               SRBDS),</a>
<a name="1111"><span class="lineNum">    1111 </span>            :         VULNBL_INTEL_STEPPINGS(SKYLAKE_L,       X86_STEPPING_ANY,               SRBDS),</a>
<a name="1112"><span class="lineNum">    1112 </span>            :         VULNBL_INTEL_STEPPINGS(SKYLAKE,         X86_STEPPING_ANY,               SRBDS),</a>
<a name="1113"><span class="lineNum">    1113 </span>            :         VULNBL_INTEL_STEPPINGS(KABYLAKE_L,      X86_STEPPINGS(0x0, 0xC),        SRBDS),</a>
<a name="1114"><span class="lineNum">    1114 </span>            :         VULNBL_INTEL_STEPPINGS(KABYLAKE,        X86_STEPPINGS(0x0, 0xD),        SRBDS),</a>
<a name="1115"><span class="lineNum">    1115 </span>            :         {}</a>
<a name="1116"><span class="lineNum">    1116 </span>            : };</a>
<a name="1117"><span class="lineNum">    1117 </span>            : </a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineCov">         10 : static bool __init cpu_matches(const struct x86_cpu_id *table, unsigned long which)</span></a>
<a name="1119"><span class="lineNum">    1119 </span>            : {</a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineCov">         10 :         const struct x86_cpu_id *m = x86_match_cpu(table);</span></a>
<a name="1121"><span class="lineNum">    1121 </span>            : </a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineCov">         10 :         return m &amp;&amp; !!(m-&gt;driver_data &amp; which);</span></a>
<a name="1123"><span class="lineNum">    1123 </span>            : }</a>
<a name="1124"><span class="lineNum">    1124 </span>            : </a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineCov">          3 : u64 x86_read_arch_cap_msr(void)</span></a>
<a name="1126"><span class="lineNum">    1126 </span>            : {</a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineCov">          3 :         u64 ia32_cap = 0;</span></a>
<a name="1128"><span class="lineNum">    1128 </span>            : </a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineCov">          3 :         if (boot_cpu_has(X86_FEATURE_ARCH_CAPABILITIES))</span></a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineCov">          3 :                 rdmsrl(MSR_IA32_ARCH_CAPABILITIES, ia32_cap);</span></a>
<a name="1131"><span class="lineNum">    1131 </span>            : </a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineCov">          3 :         return ia32_cap;</span></a>
<a name="1133"><span class="lineNum">    1133 </span>            : }</a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineCov">          1 : static void __init cpu_set_bug_bits(struct cpuinfo_x86 *c)</span></a>
<a name="1136"><span class="lineNum">    1136 </span>            : {</a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineCov">          1 :         u64 ia32_cap = x86_read_arch_cap_msr();</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            : </a>
<a name="1139"><span class="lineNum">    1139 </span>            :         /* Set ITLB_MULTIHIT bug if cpu is not in the whitelist and not mitigated */</a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineCov">          1 :         if (!cpu_matches(cpu_vuln_whitelist, NO_ITLB_MULTIHIT) &amp;&amp;</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineCov">          1 :             !(ia32_cap &amp; ARCH_CAP_PSCHANGE_MC_NO))</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                 setup_force_cpu_bug(X86_BUG_ITLB_MULTIHIT);</span></a>
<a name="1143"><span class="lineNum">    1143 </span>            : </a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineCov">          1 :         if (cpu_matches(cpu_vuln_whitelist, NO_SPECULATION))</span></a>
<a name="1145"><span class="lineNum">    1145 </span>            :                 return;</a>
<a name="1146"><span class="lineNum">    1146 </span>            : </a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineCov">          1 :         setup_force_cpu_bug(X86_BUG_SPECTRE_V1);</span></a>
<a name="1148"><span class="lineNum">    1148 </span>            : </a>
<a name="1149"><span class="lineNum">    1149 </span><span class="lineCov">          1 :         if (!cpu_matches(cpu_vuln_whitelist, NO_SPECTRE_V2))</span></a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineCov">          1 :                 setup_force_cpu_bug(X86_BUG_SPECTRE_V2);</span></a>
<a name="1151"><span class="lineNum">    1151 </span>            : </a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineCov">          1 :         if (!cpu_matches(cpu_vuln_whitelist, NO_SSB) &amp;&amp;</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineCov">          1 :             !(ia32_cap &amp; ARCH_CAP_SSB_NO) &amp;&amp;</span></a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineCov">          1 :            !cpu_has(c, X86_FEATURE_AMD_SSB_NO))</span></a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineCov">          1 :                 setup_force_cpu_bug(X86_BUG_SPEC_STORE_BYPASS);</span></a>
<a name="1156"><span class="lineNum">    1156 </span>            : </a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineCov">          1 :         if (ia32_cap &amp; ARCH_CAP_IBRS_ALL)</span></a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                 setup_force_cpu_cap(X86_FEATURE_IBRS_ENHANCED);</span></a>
<a name="1159"><span class="lineNum">    1159 </span>            : </a>
<a name="1160"><span class="lineNum">    1160 </span><span class="lineCov">          1 :         if (!cpu_matches(cpu_vuln_whitelist, NO_MDS) &amp;&amp;</span></a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineCov">          1 :             !(ia32_cap &amp; ARCH_CAP_MDS_NO)) {</span></a>
<a name="1162"><span class="lineNum">    1162 </span><span class="lineCov">          1 :                 setup_force_cpu_bug(X86_BUG_MDS);</span></a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineCov">          1 :                 if (cpu_matches(cpu_vuln_whitelist, MSBDS_ONLY))</span></a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineNoCov">          0 :                         setup_force_cpu_bug(X86_BUG_MSBDS_ONLY);</span></a>
<a name="1165"><span class="lineNum">    1165 </span>            :         }</a>
<a name="1166"><span class="lineNum">    1166 </span>            : </a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineCov">          1 :         if (!cpu_matches(cpu_vuln_whitelist, NO_SWAPGS))</span></a>
<a name="1168"><span class="lineNum">    1168 </span><span class="lineCov">          1 :                 setup_force_cpu_bug(X86_BUG_SWAPGS);</span></a>
<a name="1169"><span class="lineNum">    1169 </span>            : </a>
<a name="1170"><span class="lineNum">    1170 </span>            :         /*</a>
<a name="1171"><span class="lineNum">    1171 </span>            :          * When the CPU is not mitigated for TAA (TAA_NO=0) set TAA bug when:</a>
<a name="1172"><span class="lineNum">    1172 </span>            :          *      - TSX is supported or</a>
<a name="1173"><span class="lineNum">    1173 </span>            :          *      - TSX_CTRL is present</a>
<a name="1174"><span class="lineNum">    1174 </span>            :          *</a>
<a name="1175"><span class="lineNum">    1175 </span>            :          * TSX_CTRL check is needed for cases when TSX could be disabled before</a>
<a name="1176"><span class="lineNum">    1176 </span>            :          * the kernel boot e.g. kexec.</a>
<a name="1177"><span class="lineNum">    1177 </span>            :          * TSX_CTRL check alone is not sufficient for cases when the microcode</a>
<a name="1178"><span class="lineNum">    1178 </span>            :          * update is not present or running as guest that don't get TSX_CTRL.</a>
<a name="1179"><span class="lineNum">    1179 </span>            :          */</a>
<a name="1180"><span class="lineNum">    1180 </span><span class="lineCov">          1 :         if (!(ia32_cap &amp; ARCH_CAP_TAA_NO) &amp;&amp;</span></a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineCov">          1 :             (cpu_has(c, X86_FEATURE_RTM) ||</span></a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineCov">          1 :              (ia32_cap &amp; ARCH_CAP_TSX_CTRL_MSR)))</span></a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :                 setup_force_cpu_bug(X86_BUG_TAA);</span></a>
<a name="1184"><span class="lineNum">    1184 </span>            : </a>
<a name="1185"><span class="lineNum">    1185 </span>            :         /*</a>
<a name="1186"><span class="lineNum">    1186 </span>            :          * SRBDS affects CPUs which support RDRAND or RDSEED and are listed</a>
<a name="1187"><span class="lineNum">    1187 </span>            :          * in the vulnerability blacklist.</a>
<a name="1188"><span class="lineNum">    1188 </span>            :          */</a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineCov">          1 :         if ((cpu_has(c, X86_FEATURE_RDRAND) ||</span></a>
<a name="1190"><span class="lineNum">    1190 </span><span class="lineCov">          1 :              cpu_has(c, X86_FEATURE_RDSEED)) &amp;&amp;</span></a>
<a name="1191"><span class="lineNum">    1191 </span><span class="lineCov">          1 :             cpu_matches(cpu_vuln_blacklist, SRBDS))</span></a>
<a name="1192"><span class="lineNum">    1192 </span><span class="lineCov">          1 :                     setup_force_cpu_bug(X86_BUG_SRBDS);</span></a>
<a name="1193"><span class="lineNum">    1193 </span>            : </a>
<a name="1194"><span class="lineNum">    1194 </span><span class="lineCov">          1 :         if (cpu_matches(cpu_vuln_whitelist, NO_MELTDOWN))</span></a>
<a name="1195"><span class="lineNum">    1195 </span>            :                 return;</a>
<a name="1196"><span class="lineNum">    1196 </span>            : </a>
<a name="1197"><span class="lineNum">    1197 </span>            :         /* Rogue Data Cache Load? No! */</a>
<a name="1198"><span class="lineNum">    1198 </span><span class="lineCov">          1 :         if (ia32_cap &amp; ARCH_CAP_RDCL_NO)</span></a>
<a name="1199"><span class="lineNum">    1199 </span>            :                 return;</a>
<a name="1200"><span class="lineNum">    1200 </span>            : </a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineCov">          1 :         setup_force_cpu_bug(X86_BUG_CPU_MELTDOWN);</span></a>
<a name="1202"><span class="lineNum">    1202 </span>            : </a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineCov">          1 :         if (cpu_matches(cpu_vuln_whitelist, NO_L1TF))</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            :                 return;</a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineCov">          1 :         setup_force_cpu_bug(X86_BUG_L1TF);</span></a>
<a name="1207"><span class="lineNum">    1207 </span>            : }</a>
<a name="1208"><span class="lineNum">    1208 </span>            : </a>
<a name="1209"><span class="lineNum">    1209 </span>            : /*</a>
<a name="1210"><span class="lineNum">    1210 </span>            :  * The NOPL instruction is supposed to exist on all CPUs of family &gt;= 6;</a>
<a name="1211"><span class="lineNum">    1211 </span>            :  * unfortunately, that's not true in practice because of early VIA</a>
<a name="1212"><span class="lineNum">    1212 </span>            :  * chips and (more importantly) broken virtualizers that are not easy</a>
<a name="1213"><span class="lineNum">    1213 </span>            :  * to detect. In the latter case it doesn't even *fail* reliably, so</a>
<a name="1214"><span class="lineNum">    1214 </span>            :  * probing for it doesn't even work. Disable it completely on 32-bit</a>
<a name="1215"><span class="lineNum">    1215 </span>            :  * unless we can find a reliable way to detect all the broken cases.</a>
<a name="1216"><span class="lineNum">    1216 </span>            :  * Enable it explicitly on 64-bit for non-constant inputs of cpu_has().</a>
<a name="1217"><span class="lineNum">    1217 </span>            :  */</a>
<a name="1218"><span class="lineNum">    1218 </span><span class="lineCov">          1 : static void detect_nopl(void)</span></a>
<a name="1219"><span class="lineNum">    1219 </span>            : {</a>
<a name="1220"><span class="lineNum">    1220 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1221"><span class="lineNum">    1221 </span>            :         setup_clear_cpu_cap(X86_FEATURE_NOPL);</a>
<a name="1222"><span class="lineNum">    1222 </span>            : #else</a>
<a name="1223"><span class="lineNum">    1223 </span><span class="lineCov">          1 :         setup_force_cpu_cap(X86_FEATURE_NOPL);</span></a>
<a name="1224"><span class="lineNum">    1224 </span>            : #endif</a>
<a name="1225"><span class="lineNum">    1225 </span><span class="lineCov">          1 : }</span></a>
<a name="1226"><span class="lineNum">    1226 </span>            : </a>
<a name="1227"><span class="lineNum">    1227 </span>            : /*</a>
<a name="1228"><span class="lineNum">    1228 </span>            :  * We parse cpu parameters early because fpu__init_system() is executed</a>
<a name="1229"><span class="lineNum">    1229 </span>            :  * before parse_early_param().</a>
<a name="1230"><span class="lineNum">    1230 </span>            :  */</a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineCov">          1 : static void __init cpu_parse_early_param(void)</span></a>
<a name="1232"><span class="lineNum">    1232 </span>            : {</a>
<a name="1233"><span class="lineNum">    1233 </span><span class="lineCov">          1 :         char arg[128];</span></a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineCov">          1 :         char *argptr = arg;</span></a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineCov">          1 :         int arglen, res, bit;</span></a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1238"><span class="lineNum">    1238 </span>            :         if (cmdline_find_option_bool(boot_command_line, &quot;no387&quot;))</a>
<a name="1239"><span class="lineNum">    1239 </span>            : #ifdef CONFIG_MATH_EMULATION</a>
<a name="1240"><span class="lineNum">    1240 </span>            :                 setup_clear_cpu_cap(X86_FEATURE_FPU);</a>
<a name="1241"><span class="lineNum">    1241 </span>            : #else</a>
<a name="1242"><span class="lineNum">    1242 </span>            :                 pr_err(&quot;Option 'no387' required CONFIG_MATH_EMULATION enabled.\n&quot;);</a>
<a name="1243"><span class="lineNum">    1243 </span>            : #endif</a>
<a name="1244"><span class="lineNum">    1244 </span>            : </a>
<a name="1245"><span class="lineNum">    1245 </span>            :         if (cmdline_find_option_bool(boot_command_line, &quot;nofxsr&quot;))</a>
<a name="1246"><span class="lineNum">    1246 </span>            :                 setup_clear_cpu_cap(X86_FEATURE_FXSR);</a>
<a name="1247"><span class="lineNum">    1247 </span>            : #endif</a>
<a name="1248"><span class="lineNum">    1248 </span>            : </a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineCov">          1 :         if (cmdline_find_option_bool(boot_command_line, &quot;noxsave&quot;))</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_XSAVE);</span></a>
<a name="1251"><span class="lineNum">    1251 </span>            : </a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineCov">          1 :         if (cmdline_find_option_bool(boot_command_line, &quot;noxsaveopt&quot;))</span></a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_XSAVEOPT);</span></a>
<a name="1254"><span class="lineNum">    1254 </span>            : </a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineCov">          1 :         if (cmdline_find_option_bool(boot_command_line, &quot;noxsaves&quot;))</span></a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 setup_clear_cpu_cap(X86_FEATURE_XSAVES);</span></a>
<a name="1257"><span class="lineNum">    1257 </span>            : </a>
<a name="1258"><span class="lineNum">    1258 </span><span class="lineCov">          1 :         arglen = cmdline_find_option(boot_command_line, &quot;clearcpuid&quot;, arg, sizeof(arg));</span></a>
<a name="1259"><span class="lineNum">    1259 </span><span class="lineCov">          1 :         if (arglen &lt;= 0)</span></a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineCov">          1 :                 return;</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            : </a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         pr_info(&quot;Clearing CPUID bits:&quot;);</span></a>
<a name="1263"><span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         do {</span></a>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                 res = get_option(&amp;argptr, &amp;bit);</span></a>
<a name="1265"><span class="lineNum">    1265 </span><span class="lineNoCov">          0 :                 if (res == 0 || res == 3)</span></a>
<a name="1266"><span class="lineNum">    1266 </span>            :                         break;</a>
<a name="1267"><span class="lineNum">    1267 </span>            : </a>
<a name="1268"><span class="lineNum">    1268 </span>            :                 /* If the argument was too long, the last bit may be cut off */</a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                 if (res == 1 &amp;&amp; arglen &gt;= sizeof(arg))</span></a>
<a name="1270"><span class="lineNum">    1270 </span>            :                         break;</a>
<a name="1271"><span class="lineNum">    1271 </span>            : </a>
<a name="1272"><span class="lineNum">    1272 </span><span class="lineNoCov">          0 :                 if (bit &gt;= 0 &amp;&amp; bit &lt; NCAPINTS * 32) {</span></a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                         pr_cont(&quot; &quot; X86_CAP_FMT, x86_cap_flag(bit));</span></a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                         setup_clear_cpu_cap(bit);</span></a>
<a name="1275"><span class="lineNum">    1275 </span>            :                 }</a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         } while (res == 2);</span></a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         pr_cont(&quot;\n&quot;);</span></a>
<a name="1278"><span class="lineNum">    1278 </span>            : }</a>
<a name="1279"><span class="lineNum">    1279 </span>            : </a>
<a name="1280"><span class="lineNum">    1280 </span>            : /*</a>
<a name="1281"><span class="lineNum">    1281 </span>            :  * Do minimum CPU detection early.</a>
<a name="1282"><span class="lineNum">    1282 </span>            :  * Fields really needed: vendor, cpuid_level, family, model, mask,</a>
<a name="1283"><span class="lineNum">    1283 </span>            :  * cache alignment.</a>
<a name="1284"><span class="lineNum">    1284 </span>            :  * The others are not touched to avoid unwanted side effects.</a>
<a name="1285"><span class="lineNum">    1285 </span>            :  *</a>
<a name="1286"><span class="lineNum">    1286 </span>            :  * WARNING: this function is only called on the boot CPU.  Don't add code</a>
<a name="1287"><span class="lineNum">    1287 </span>            :  * here that is supposed to run on all CPUs.</a>
<a name="1288"><span class="lineNum">    1288 </span>            :  */</a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineCov">          1 : static void __init early_identify_cpu(struct cpuinfo_x86 *c)</span></a>
<a name="1290"><span class="lineNum">    1290 </span>            : {</a>
<a name="1291"><span class="lineNum">    1291 </span>            : #ifdef CONFIG_X86_64</a>
<a name="1292"><span class="lineNum">    1292 </span><span class="lineCov">          1 :         c-&gt;x86_clflush_size = 64;</span></a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineCov">          1 :         c-&gt;x86_phys_bits = 36;</span></a>
<a name="1294"><span class="lineNum">    1294 </span><span class="lineCov">          1 :         c-&gt;x86_virt_bits = 48;</span></a>
<a name="1295"><span class="lineNum">    1295 </span>            : #else</a>
<a name="1296"><span class="lineNum">    1296 </span>            :         c-&gt;x86_clflush_size = 32;</a>
<a name="1297"><span class="lineNum">    1297 </span>            :         c-&gt;x86_phys_bits = 32;</a>
<a name="1298"><span class="lineNum">    1298 </span>            :         c-&gt;x86_virt_bits = 32;</a>
<a name="1299"><span class="lineNum">    1299 </span>            : #endif</a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineCov">          1 :         c-&gt;x86_cache_alignment = c-&gt;x86_clflush_size;</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            : </a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineCov">          1 :         memset(&amp;c-&gt;x86_capability, 0, sizeof(c-&gt;x86_capability));</span></a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineCov">          1 :         c-&gt;extended_cpuid_level = 0;</span></a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span><span class="lineCov">          1 :         if (!have_cpuid_p())</span></a>
<a name="1306"><span class="lineNum">    1306 </span><span class="lineCov">          1 :                 identify_cpu_without_cpuid(c);</span></a>
<a name="1307"><span class="lineNum">    1307 </span>            : </a>
<a name="1308"><span class="lineNum">    1308 </span>            :         /* cyrix could have cpuid enabled via c_identify()*/</a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineCov">          1 :         if (have_cpuid_p()) {</span></a>
<a name="1310"><span class="lineNum">    1310 </span><span class="lineCov">          1 :                 cpu_detect(c);</span></a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineCov">          1 :                 get_cpu_vendor(c);</span></a>
<a name="1312"><span class="lineNum">    1312 </span><span class="lineCov">          1 :                 get_cpu_cap(c);</span></a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineCov">          1 :                 get_cpu_address_sizes(c);</span></a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineCov">          1 :                 setup_force_cpu_cap(X86_FEATURE_CPUID);</span></a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineCov">          1 :                 cpu_parse_early_param();</span></a>
<a name="1316"><span class="lineNum">    1316 </span>            : </a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineCov">          1 :                 if (this_cpu-&gt;c_early_init)</span></a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineCov">          1 :                         this_cpu-&gt;c_early_init(c);</span></a>
<a name="1319"><span class="lineNum">    1319 </span>            : </a>
<a name="1320"><span class="lineNum">    1320 </span><span class="lineCov">          1 :                 c-&gt;cpu_index = 0;</span></a>
<a name="1321"><span class="lineNum">    1321 </span><span class="lineCov">          1 :                 filter_cpuid_features(c, false);</span></a>
<a name="1322"><span class="lineNum">    1322 </span>            : </a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineCov">          1 :                 if (this_cpu-&gt;c_bsp_init)</span></a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineCov">          1 :                         this_cpu-&gt;c_bsp_init(c);</span></a>
<a name="1325"><span class="lineNum">    1325 </span>            :         } else {</a>
<a name="1326"><span class="lineNum">    1326 </span>            :                 setup_clear_cpu_cap(X86_FEATURE_CPUID);</a>
<a name="1327"><span class="lineNum">    1327 </span>            :         }</a>
<a name="1328"><span class="lineNum">    1328 </span>            : </a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineCov">          1 :         setup_force_cpu_cap(X86_FEATURE_ALWAYS);</span></a>
<a name="1330"><span class="lineNum">    1330 </span>            : </a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineCov">          1 :         cpu_set_bug_bits(c);</span></a>
<a name="1332"><span class="lineNum">    1332 </span>            : </a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineCov">          1 :         cpu_set_core_cap_bits(c);</span></a>
<a name="1334"><span class="lineNum">    1334 </span>            : </a>
<a name="1335"><span class="lineNum">    1335 </span><span class="lineCov">          1 :         fpu__init_system(c);</span></a>
<a name="1336"><span class="lineNum">    1336 </span>            : </a>
<a name="1337"><span class="lineNum">    1337 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1338"><span class="lineNum">    1338 </span>            :         /*</a>
<a name="1339"><span class="lineNum">    1339 </span>            :          * Regardless of whether PCID is enumerated, the SDM says</a>
<a name="1340"><span class="lineNum">    1340 </span>            :          * that it can't be enabled in 32-bit mode.</a>
<a name="1341"><span class="lineNum">    1341 </span>            :          */</a>
<a name="1342"><span class="lineNum">    1342 </span>            :         setup_clear_cpu_cap(X86_FEATURE_PCID);</a>
<a name="1343"><span class="lineNum">    1343 </span>            : #endif</a>
<a name="1344"><span class="lineNum">    1344 </span>            : </a>
<a name="1345"><span class="lineNum">    1345 </span>            :         /*</a>
<a name="1346"><span class="lineNum">    1346 </span>            :          * Later in the boot process pgtable_l5_enabled() relies on</a>
<a name="1347"><span class="lineNum">    1347 </span>            :          * cpu_feature_enabled(X86_FEATURE_LA57). If 5-level paging is not</a>
<a name="1348"><span class="lineNum">    1348 </span>            :          * enabled by this point we need to clear the feature bit to avoid</a>
<a name="1349"><span class="lineNum">    1349 </span>            :          * false-positives at the later stage.</a>
<a name="1350"><span class="lineNum">    1350 </span>            :          *</a>
<a name="1351"><span class="lineNum">    1351 </span>            :          * pgtable_l5_enabled() can be false here for several reasons:</a>
<a name="1352"><span class="lineNum">    1352 </span>            :          *  - 5-level paging is disabled compile-time;</a>
<a name="1353"><span class="lineNum">    1353 </span>            :          *  - it's 32-bit kernel;</a>
<a name="1354"><span class="lineNum">    1354 </span>            :          *  - machine doesn't support 5-level paging;</a>
<a name="1355"><span class="lineNum">    1355 </span>            :          *  - user specified 'no5lvl' in kernel command line.</a>
<a name="1356"><span class="lineNum">    1356 </span>            :          */</a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineCov">          1 :         if (!pgtable_l5_enabled())</span></a>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineCov">          1 :                 setup_clear_cpu_cap(X86_FEATURE_LA57);</span></a>
<a name="1359"><span class="lineNum">    1359 </span>            : </a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineCov">          1 :         detect_nopl();</span></a>
<a name="1361"><span class="lineNum">    1361 </span><span class="lineCov">          1 : }</span></a>
<a name="1362"><span class="lineNum">    1362 </span>            : </a>
<a name="1363"><span class="lineNum">    1363 </span><span class="lineCov">          1 : void __init early_cpu_init(void)</span></a>
<a name="1364"><span class="lineNum">    1364 </span>            : {</a>
<a name="1365"><span class="lineNum">    1365 </span><span class="lineCov">          1 :         const struct cpu_dev *const *cdev;</span></a>
<a name="1366"><span class="lineNum">    1366 </span><span class="lineCov">          1 :         int count = 0;</span></a>
<a name="1367"><span class="lineNum">    1367 </span>            : </a>
<a name="1368"><span class="lineNum">    1368 </span>            : #ifdef CONFIG_PROCESSOR_SELECT</a>
<a name="1369"><span class="lineNum">    1369 </span>            :         pr_info(&quot;KERNEL supported cpus:\n&quot;);</a>
<a name="1370"><span class="lineNum">    1370 </span>            : #endif</a>
<a name="1371"><span class="lineNum">    1371 </span>            : </a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineCov">          6 :         for (cdev = __x86_cpu_dev_start; cdev &lt; __x86_cpu_dev_end; cdev++) {</span></a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineCov">          5 :                 const struct cpu_dev *cpudev = *cdev;</span></a>
<a name="1374"><span class="lineNum">    1374 </span>            : </a>
<a name="1375"><span class="lineNum">    1375 </span><span class="lineCov">          5 :                 if (count &gt;= X86_VENDOR_NUM)</span></a>
<a name="1376"><span class="lineNum">    1376 </span>            :                         break;</a>
<a name="1377"><span class="lineNum">    1377 </span><span class="lineCov">          5 :                 cpu_devs[count] = cpudev;</span></a>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineCov">          5 :                 count++;</span></a>
<a name="1379"><span class="lineNum">    1379 </span>            : </a>
<a name="1380"><span class="lineNum">    1380 </span>            : #ifdef CONFIG_PROCESSOR_SELECT</a>
<a name="1381"><span class="lineNum">    1381 </span>            :                 {</a>
<a name="1382"><span class="lineNum">    1382 </span>            :                         unsigned int j;</a>
<a name="1383"><span class="lineNum">    1383 </span>            : </a>
<a name="1384"><span class="lineNum">    1384 </span>            :                         for (j = 0; j &lt; 2; j++) {</a>
<a name="1385"><span class="lineNum">    1385 </span>            :                                 if (!cpudev-&gt;c_ident[j])</a>
<a name="1386"><span class="lineNum">    1386 </span>            :                                         continue;</a>
<a name="1387"><span class="lineNum">    1387 </span>            :                                 pr_info(&quot;  %s %s\n&quot;, cpudev-&gt;c_vendor,</a>
<a name="1388"><span class="lineNum">    1388 </span>            :                                         cpudev-&gt;c_ident[j]);</a>
<a name="1389"><span class="lineNum">    1389 </span>            :                         }</a>
<a name="1390"><span class="lineNum">    1390 </span>            :                 }</a>
<a name="1391"><span class="lineNum">    1391 </span>            : #endif</a>
<a name="1392"><span class="lineNum">    1392 </span>            :         }</a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineCov">          1 :         early_identify_cpu(&amp;boot_cpu_data);</span></a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineCov">          1 : }</span></a>
<a name="1395"><span class="lineNum">    1395 </span>            : </a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineCov">          4 : static void detect_null_seg_behavior(struct cpuinfo_x86 *c)</span></a>
<a name="1397"><span class="lineNum">    1397 </span>            : {</a>
<a name="1398"><span class="lineNum">    1398 </span>            : #ifdef CONFIG_X86_64</a>
<a name="1399"><span class="lineNum">    1399 </span>            :         /*</a>
<a name="1400"><span class="lineNum">    1400 </span>            :          * Empirically, writing zero to a segment selector on AMD does</a>
<a name="1401"><span class="lineNum">    1401 </span>            :          * not clear the base, whereas writing zero to a segment</a>
<a name="1402"><span class="lineNum">    1402 </span>            :          * selector on Intel does clear the base.  Intel's behavior</a>
<a name="1403"><span class="lineNum">    1403 </span>            :          * allows slightly faster context switches in the common case</a>
<a name="1404"><span class="lineNum">    1404 </span>            :          * where GS is unused by the prev and next threads.</a>
<a name="1405"><span class="lineNum">    1405 </span>            :          *</a>
<a name="1406"><span class="lineNum">    1406 </span>            :          * Since neither vendor documents this anywhere that I can see,</a>
<a name="1407"><span class="lineNum">    1407 </span>            :          * detect it directly instead of hardcoding the choice by</a>
<a name="1408"><span class="lineNum">    1408 </span>            :          * vendor.</a>
<a name="1409"><span class="lineNum">    1409 </span>            :          *</a>
<a name="1410"><span class="lineNum">    1410 </span>            :          * I've designated AMD's behavior as the &quot;bug&quot; because it's</a>
<a name="1411"><span class="lineNum">    1411 </span>            :          * counterintuitive and less friendly.</a>
<a name="1412"><span class="lineNum">    1412 </span>            :          */</a>
<a name="1413"><span class="lineNum">    1413 </span>            : </a>
<a name="1414"><span class="lineNum">    1414 </span><span class="lineCov">          4 :         unsigned long old_base, tmp;</span></a>
<a name="1415"><span class="lineNum">    1415 </span><span class="lineCov">          4 :         rdmsrl(MSR_FS_BASE, old_base);</span></a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineCov">          4 :         wrmsrl(MSR_FS_BASE, 1);</span></a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineCov">          4 :         loadsegment(fs, 0);</span></a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineCov">          4 :         rdmsrl(MSR_FS_BASE, tmp);</span></a>
<a name="1419"><span class="lineNum">    1419 </span><span class="lineCov">          4 :         if (tmp != 0)</span></a>
<a name="1420"><span class="lineNum">    1420 </span><span class="lineNoCov">          0 :                 set_cpu_bug(c, X86_BUG_NULL_SEG);</span></a>
<a name="1421"><span class="lineNum">    1421 </span><span class="lineCov">          4 :         wrmsrl(MSR_FS_BASE, old_base);</span></a>
<a name="1422"><span class="lineNum">    1422 </span>            : #endif</a>
<a name="1423"><span class="lineNum">    1423 </span><span class="lineCov">          4 : }</span></a>
<a name="1424"><span class="lineNum">    1424 </span>            : </a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineCov">          4 : static void generic_identify(struct cpuinfo_x86 *c)</span></a>
<a name="1426"><span class="lineNum">    1426 </span>            : {</a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineCov">          4 :         c-&gt;extended_cpuid_level = 0;</span></a>
<a name="1428"><span class="lineNum">    1428 </span>            : </a>
<a name="1429"><span class="lineNum">    1429 </span><span class="lineCov">          4 :         if (!have_cpuid_p())</span></a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineCov">          4 :                 identify_cpu_without_cpuid(c);</span></a>
<a name="1431"><span class="lineNum">    1431 </span>            : </a>
<a name="1432"><span class="lineNum">    1432 </span>            :         /* cyrix could have cpuid enabled via c_identify()*/</a>
<a name="1433"><span class="lineNum">    1433 </span><span class="lineCov">          4 :         if (!have_cpuid_p())</span></a>
<a name="1434"><span class="lineNum">    1434 </span>            :                 return;</a>
<a name="1435"><span class="lineNum">    1435 </span>            : </a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineCov">          4 :         cpu_detect(c);</span></a>
<a name="1437"><span class="lineNum">    1437 </span>            : </a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineCov">          4 :         get_cpu_vendor(c);</span></a>
<a name="1439"><span class="lineNum">    1439 </span>            : </a>
<a name="1440"><span class="lineNum">    1440 </span><span class="lineCov">          4 :         get_cpu_cap(c);</span></a>
<a name="1441"><span class="lineNum">    1441 </span>            : </a>
<a name="1442"><span class="lineNum">    1442 </span><span class="lineCov">          4 :         get_cpu_address_sizes(c);</span></a>
<a name="1443"><span class="lineNum">    1443 </span>            : </a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineCov">          4 :         if (c-&gt;cpuid_level &gt;= 0x00000001) {</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineCov">          4 :                 c-&gt;initial_apicid = (cpuid_ebx(1) &gt;&gt; 24) &amp; 0xFF;</span></a>
<a name="1446"><span class="lineNum">    1446 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1447"><span class="lineNum">    1447 </span>            : # ifdef CONFIG_SMP</a>
<a name="1448"><span class="lineNum">    1448 </span>            :                 c-&gt;apicid = apic-&gt;phys_pkg_id(c-&gt;initial_apicid, 0);</a>
<a name="1449"><span class="lineNum">    1449 </span>            : # else</a>
<a name="1450"><span class="lineNum">    1450 </span>            :                 c-&gt;apicid = c-&gt;initial_apicid;</a>
<a name="1451"><span class="lineNum">    1451 </span>            : # endif</a>
<a name="1452"><span class="lineNum">    1452 </span>            : #endif</a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineCov">          4 :                 c-&gt;phys_proc_id = c-&gt;initial_apicid;</span></a>
<a name="1454"><span class="lineNum">    1454 </span>            :         }</a>
<a name="1455"><span class="lineNum">    1455 </span>            : </a>
<a name="1456"><span class="lineNum">    1456 </span><span class="lineCov">          4 :         get_model_name(c); /* Default name */</span></a>
<a name="1457"><span class="lineNum">    1457 </span>            : </a>
<a name="1458"><span class="lineNum">    1458 </span><span class="lineCov">          4 :         detect_null_seg_behavior(c);</span></a>
<a name="1459"><span class="lineNum">    1459 </span>            : </a>
<a name="1460"><span class="lineNum">    1460 </span>            :         /*</a>
<a name="1461"><span class="lineNum">    1461 </span>            :          * ESPFIX is a strange bug.  All real CPUs have it.  Paravirt</a>
<a name="1462"><span class="lineNum">    1462 </span>            :          * systems that run Linux at CPL &gt; 0 may or may not have the</a>
<a name="1463"><span class="lineNum">    1463 </span>            :          * issue, but, even if they have the issue, there's absolutely</a>
<a name="1464"><span class="lineNum">    1464 </span>            :          * nothing we can do about it because we can't use the real IRET</a>
<a name="1465"><span class="lineNum">    1465 </span>            :          * instruction.</a>
<a name="1466"><span class="lineNum">    1466 </span>            :          *</a>
<a name="1467"><span class="lineNum">    1467 </span>            :          * NB: For the time being, only 32-bit kernels support</a>
<a name="1468"><span class="lineNum">    1468 </span>            :          * X86_BUG_ESPFIX as such.  64-bit kernels directly choose</a>
<a name="1469"><span class="lineNum">    1469 </span>            :          * whether to apply espfix using paravirt hooks.  If any</a>
<a name="1470"><span class="lineNum">    1470 </span>            :          * non-paravirt system ever shows up that does *not* have the</a>
<a name="1471"><span class="lineNum">    1471 </span>            :          * ESPFIX issue, we can change this.</a>
<a name="1472"><span class="lineNum">    1472 </span>            :          */</a>
<a name="1473"><span class="lineNum">    1473 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1474"><span class="lineNum">    1474 </span>            :         set_cpu_bug(c, X86_BUG_ESPFIX);</a>
<a name="1475"><span class="lineNum">    1475 </span>            : #endif</a>
<a name="1476"><span class="lineNum">    1476 </span>            : }</a>
<a name="1477"><span class="lineNum">    1477 </span>            : </a>
<a name="1478"><span class="lineNum">    1478 </span>            : /*</a>
<a name="1479"><span class="lineNum">    1479 </span>            :  * Validate that ACPI/mptables have the same information about the</a>
<a name="1480"><span class="lineNum">    1480 </span>            :  * effective APIC id and update the package map.</a>
<a name="1481"><span class="lineNum">    1481 </span>            :  */</a>
<a name="1482"><span class="lineNum">    1482 </span><span class="lineCov">          3 : static void validate_apic_and_package_id(struct cpuinfo_x86 *c)</span></a>
<a name="1483"><span class="lineNum">    1483 </span>            : {</a>
<a name="1484"><span class="lineNum">    1484 </span>            : #ifdef CONFIG_SMP</a>
<a name="1485"><span class="lineNum">    1485 </span><span class="lineCov">          3 :         unsigned int apicid, cpu = smp_processor_id();</span></a>
<a name="1486"><span class="lineNum">    1486 </span>            : </a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineCov">          3 :         apicid = apic-&gt;cpu_present_to_apicid(cpu);</span></a>
<a name="1488"><span class="lineNum">    1488 </span>            : </a>
<a name="1489"><span class="lineNum">    1489 </span><span class="lineCov">          3 :         if (apicid != c-&gt;apicid) {</span></a>
<a name="1490"><span class="lineNum">    1490 </span><span class="lineNoCov">          0 :                 pr_err(FW_BUG &quot;CPU%u: APIC id mismatch. Firmware: %x APIC: %x\n&quot;,</span></a>
<a name="1491"><span class="lineNum">    1491 </span>            :                        cpu, apicid, c-&gt;initial_apicid);</a>
<a name="1492"><span class="lineNum">    1492 </span>            :         }</a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineCov">          3 :         BUG_ON(topology_update_package_map(c-&gt;phys_proc_id, cpu));</span></a>
<a name="1494"><span class="lineNum">    1494 </span><span class="lineCov">          3 :         BUG_ON(topology_update_die_map(c-&gt;cpu_die_id, cpu));</span></a>
<a name="1495"><span class="lineNum">    1495 </span>            : #else</a>
<a name="1496"><span class="lineNum">    1496 </span>            :         c-&gt;logical_proc_id = 0;</a>
<a name="1497"><span class="lineNum">    1497 </span>            : #endif</a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineCov">          3 : }</span></a>
<a name="1499"><span class="lineNum">    1499 </span>            : </a>
<a name="1500"><span class="lineNum">    1500 </span>            : /*</a>
<a name="1501"><span class="lineNum">    1501 </span>            :  * This does the hard work of actually picking apart the CPU stuff...</a>
<a name="1502"><span class="lineNum">    1502 </span>            :  */</a>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineCov">          4 : static void identify_cpu(struct cpuinfo_x86 *c)</span></a>
<a name="1504"><span class="lineNum">    1504 </span>            : {</a>
<a name="1505"><span class="lineNum">    1505 </span><span class="lineCov">          4 :         int i;</span></a>
<a name="1506"><span class="lineNum">    1506 </span>            : </a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineCov">          4 :         c-&gt;loops_per_jiffy = loops_per_jiffy;</span></a>
<a name="1508"><span class="lineNum">    1508 </span><span class="lineCov">          4 :         c-&gt;x86_cache_size = 0;</span></a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineCov">          4 :         c-&gt;x86_vendor = X86_VENDOR_UNKNOWN;</span></a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineCov">          4 :         c-&gt;x86_model = c-&gt;x86_stepping = 0;       /* So far unknown... */</span></a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineCov">          4 :         c-&gt;x86_vendor_id[0] = '\0'; /* Unset */</span></a>
<a name="1512"><span class="lineNum">    1512 </span><span class="lineCov">          4 :         c-&gt;x86_model_id[0] = '\0';  /* Unset */</span></a>
<a name="1513"><span class="lineNum">    1513 </span><span class="lineCov">          4 :         c-&gt;x86_max_cores = 1;</span></a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineCov">          4 :         c-&gt;x86_coreid_bits = 0;</span></a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineCov">          4 :         c-&gt;cu_id = 0xff;</span></a>
<a name="1516"><span class="lineNum">    1516 </span>            : #ifdef CONFIG_X86_64</a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineCov">          4 :         c-&gt;x86_clflush_size = 64;</span></a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineCov">          4 :         c-&gt;x86_phys_bits = 36;</span></a>
<a name="1519"><span class="lineNum">    1519 </span><span class="lineCov">          4 :         c-&gt;x86_virt_bits = 48;</span></a>
<a name="1520"><span class="lineNum">    1520 </span>            : #else</a>
<a name="1521"><span class="lineNum">    1521 </span>            :         c-&gt;cpuid_level = -1; /* CPUID not detected */</a>
<a name="1522"><span class="lineNum">    1522 </span>            :         c-&gt;x86_clflush_size = 32;</a>
<a name="1523"><span class="lineNum">    1523 </span>            :         c-&gt;x86_phys_bits = 32;</a>
<a name="1524"><span class="lineNum">    1524 </span>            :         c-&gt;x86_virt_bits = 32;</a>
<a name="1525"><span class="lineNum">    1525 </span>            : #endif</a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineCov">          4 :         c-&gt;x86_cache_alignment = c-&gt;x86_clflush_size;</span></a>
<a name="1527"><span class="lineNum">    1527 </span><span class="lineCov">          4 :         memset(&amp;c-&gt;x86_capability, 0, sizeof(c-&gt;x86_capability));</span></a>
<a name="1528"><span class="lineNum">    1528 </span>            : #ifdef CONFIG_X86_VMX_FEATURE_NAMES</a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineCov">          4 :         memset(&amp;c-&gt;vmx_capability, 0, sizeof(c-&gt;vmx_capability));</span></a>
<a name="1530"><span class="lineNum">    1530 </span>            : #endif</a>
<a name="1531"><span class="lineNum">    1531 </span>            : </a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineCov">          4 :         generic_identify(c);</span></a>
<a name="1533"><span class="lineNum">    1533 </span>            : </a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineCov">          4 :         if (this_cpu-&gt;c_identify)</span></a>
<a name="1535"><span class="lineNum">    1535 </span><span class="lineNoCov">          0 :                 this_cpu-&gt;c_identify(c);</span></a>
<a name="1536"><span class="lineNum">    1536 </span>            : </a>
<a name="1537"><span class="lineNum">    1537 </span>            :         /* Clear/Set all flags overridden by options, after probe */</a>
<a name="1538"><span class="lineNum">    1538 </span><span class="lineCov">          4 :         apply_forced_caps(c);</span></a>
<a name="1539"><span class="lineNum">    1539 </span>            : </a>
<a name="1540"><span class="lineNum">    1540 </span>            : #ifdef CONFIG_X86_64</a>
<a name="1541"><span class="lineNum">    1541 </span><span class="lineCov">          4 :         c-&gt;apicid = apic-&gt;phys_pkg_id(c-&gt;initial_apicid, 0);</span></a>
<a name="1542"><span class="lineNum">    1542 </span>            : #endif</a>
<a name="1543"><span class="lineNum">    1543 </span>            : </a>
<a name="1544"><span class="lineNum">    1544 </span>            :         /*</a>
<a name="1545"><span class="lineNum">    1545 </span>            :          * Vendor-specific initialization.  In this section we</a>
<a name="1546"><span class="lineNum">    1546 </span>            :          * canonicalize the feature flags, meaning if there are</a>
<a name="1547"><span class="lineNum">    1547 </span>            :          * features a certain CPU supports which CPUID doesn't</a>
<a name="1548"><span class="lineNum">    1548 </span>            :          * tell us, CPUID claiming incorrect flags, or other bugs,</a>
<a name="1549"><span class="lineNum">    1549 </span>            :          * we handle them here.</a>
<a name="1550"><span class="lineNum">    1550 </span>            :          *</a>
<a name="1551"><span class="lineNum">    1551 </span>            :          * At the end of this section, c-&gt;x86_capability better</a>
<a name="1552"><span class="lineNum">    1552 </span>            :          * indicate the features this CPU genuinely supports!</a>
<a name="1553"><span class="lineNum">    1553 </span>            :          */</a>
<a name="1554"><span class="lineNum">    1554 </span><span class="lineCov">          4 :         if (this_cpu-&gt;c_init)</span></a>
<a name="1555"><span class="lineNum">    1555 </span><span class="lineCov">          4 :                 this_cpu-&gt;c_init(c);</span></a>
<a name="1556"><span class="lineNum">    1556 </span>            : </a>
<a name="1557"><span class="lineNum">    1557 </span>            :         /* Disable the PN if appropriate */</a>
<a name="1558"><span class="lineNum">    1558 </span><span class="lineCov">          4 :         squash_the_stupid_serial_number(c);</span></a>
<a name="1559"><span class="lineNum">    1559 </span>            : </a>
<a name="1560"><span class="lineNum">    1560 </span>            :         /* Set up SMEP/SMAP/UMIP */</a>
<a name="1561"><span class="lineNum">    1561 </span><span class="lineCov">          4 :         setup_smep(c);</span></a>
<a name="1562"><span class="lineNum">    1562 </span><span class="lineCov">          4 :         setup_smap(c);</span></a>
<a name="1563"><span class="lineNum">    1563 </span><span class="lineCov">          4 :         setup_umip(c);</span></a>
<a name="1564"><span class="lineNum">    1564 </span>            : </a>
<a name="1565"><span class="lineNum">    1565 </span>            :         /* Enable FSGSBASE instructions if available. */</a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineCov">          4 :         if (cpu_has(c, X86_FEATURE_FSGSBASE)) {</span></a>
<a name="1567"><span class="lineNum">    1567 </span><span class="lineCov">          4 :                 cr4_set_bits(X86_CR4_FSGSBASE);</span></a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineCov">          4 :                 elf_hwcap2 |= HWCAP2_FSGSBASE;</span></a>
<a name="1569"><span class="lineNum">    1569 </span>            :         }</a>
<a name="1570"><span class="lineNum">    1570 </span>            : </a>
<a name="1571"><span class="lineNum">    1571 </span>            :         /*</a>
<a name="1572"><span class="lineNum">    1572 </span>            :          * The vendor-specific functions might have changed features.</a>
<a name="1573"><span class="lineNum">    1573 </span>            :          * Now we do &quot;generic changes.&quot;</a>
<a name="1574"><span class="lineNum">    1574 </span>            :          */</a>
<a name="1575"><span class="lineNum">    1575 </span>            : </a>
<a name="1576"><span class="lineNum">    1576 </span>            :         /* Filter out anything that depends on CPUID levels we don't have */</a>
<a name="1577"><span class="lineNum">    1577 </span><span class="lineCov">          4 :         filter_cpuid_features(c, true);</span></a>
<a name="1578"><span class="lineNum">    1578 </span>            : </a>
<a name="1579"><span class="lineNum">    1579 </span>            :         /* If the model name is still unset, do table lookup. */</a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineCov">          4 :         if (!c-&gt;x86_model_id[0]) {</span></a>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                 const char *p;</span></a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                 p = table_lookup_model(c);</span></a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 if (p)</span></a>
<a name="1584"><span class="lineNum">    1584 </span>            :                         strcpy(c-&gt;x86_model_id, p);</a>
<a name="1585"><span class="lineNum">    1585 </span>            :                 else</a>
<a name="1586"><span class="lineNum">    1586 </span>            :                         /* Last resort... */</a>
<a name="1587"><span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                         sprintf(c-&gt;x86_model_id, &quot;%02x/%02x&quot;,</span></a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                                 c-&gt;x86, c-&gt;x86_model);</span></a>
<a name="1589"><span class="lineNum">    1589 </span>            :         }</a>
<a name="1590"><span class="lineNum">    1590 </span>            : </a>
<a name="1591"><span class="lineNum">    1591 </span>            : #ifdef CONFIG_X86_64</a>
<a name="1592"><span class="lineNum">    1592 </span><span class="lineCov">          4 :         detect_ht(c);</span></a>
<a name="1593"><span class="lineNum">    1593 </span>            : #endif</a>
<a name="1594"><span class="lineNum">    1594 </span>            : </a>
<a name="1595"><span class="lineNum">    1595 </span><span class="lineCov">          4 :         x86_init_rdrand(c);</span></a>
<a name="1596"><span class="lineNum">    1596 </span><span class="lineCov">          4 :         setup_pku(c);</span></a>
<a name="1597"><span class="lineNum">    1597 </span>            : </a>
<a name="1598"><span class="lineNum">    1598 </span>            :         /*</a>
<a name="1599"><span class="lineNum">    1599 </span>            :          * Clear/Set all flags overridden by options, need do it</a>
<a name="1600"><span class="lineNum">    1600 </span>            :          * before following smp all cpus cap AND.</a>
<a name="1601"><span class="lineNum">    1601 </span>            :          */</a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineCov">          4 :         apply_forced_caps(c);</span></a>
<a name="1603"><span class="lineNum">    1603 </span>            : </a>
<a name="1604"><span class="lineNum">    1604 </span>            :         /*</a>
<a name="1605"><span class="lineNum">    1605 </span>            :          * On SMP, boot_cpu_data holds the common feature set between</a>
<a name="1606"><span class="lineNum">    1606 </span>            :          * all CPUs; so make sure that we indicate which features are</a>
<a name="1607"><span class="lineNum">    1607 </span>            :          * common between the CPUs.  The first time this routine gets</a>
<a name="1608"><span class="lineNum">    1608 </span>            :          * executed, c == &amp;boot_cpu_data.</a>
<a name="1609"><span class="lineNum">    1609 </span>            :          */</a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineCov">          4 :         if (c != &amp;boot_cpu_data) {</span></a>
<a name="1611"><span class="lineNum">    1611 </span>            :                 /* AND the already accumulated flags with these */</a>
<a name="1612"><span class="lineNum">    1612 </span><span class="lineCov">         63 :                 for (i = 0; i &lt; NCAPINTS; i++)</span></a>
<a name="1613"><span class="lineNum">    1613 </span><span class="lineCov">         60 :                         boot_cpu_data.x86_capability[i] &amp;= c-&gt;x86_capability[i];</span></a>
<a name="1614"><span class="lineNum">    1614 </span>            : </a>
<a name="1615"><span class="lineNum">    1615 </span>            :                 /* OR, i.e. replicate the bug flags */</a>
<a name="1616"><span class="lineNum">    1616 </span><span class="lineCov">          6 :                 for (i = NCAPINTS; i &lt; NCAPINTS + NBUGINTS; i++)</span></a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineCov">          3 :                         c-&gt;x86_capability[i] |= boot_cpu_data.x86_capability[i];</span></a>
<a name="1618"><span class="lineNum">    1618 </span>            :         }</a>
<a name="1619"><span class="lineNum">    1619 </span>            : </a>
<a name="1620"><span class="lineNum">    1620 </span>            :         /* Init Machine Check Exception if available. */</a>
<a name="1621"><span class="lineNum">    1621 </span><span class="lineCov">          4 :         mcheck_cpu_init(c);</span></a>
<a name="1622"><span class="lineNum">    1622 </span>            : </a>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineCov">          4 :         select_idle_routine(c);</span></a>
<a name="1624"><span class="lineNum">    1624 </span>            : </a>
<a name="1625"><span class="lineNum">    1625 </span>            : #ifdef CONFIG_NUMA</a>
<a name="1626"><span class="lineNum">    1626 </span><span class="lineCov">          4 :         numa_add_cpu(smp_processor_id());</span></a>
<a name="1627"><span class="lineNum">    1627 </span>            : #endif</a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineCov">          4 : }</span></a>
<a name="1629"><span class="lineNum">    1629 </span>            : </a>
<a name="1630"><span class="lineNum">    1630 </span>            : /*</a>
<a name="1631"><span class="lineNum">    1631 </span>            :  * Set up the CPU state needed to execute SYSENTER/SYSEXIT instructions</a>
<a name="1632"><span class="lineNum">    1632 </span>            :  * on 32-bit kernels:</a>
<a name="1633"><span class="lineNum">    1633 </span>            :  */</a>
<a name="1634"><span class="lineNum">    1634 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1635"><span class="lineNum">    1635 </span>            : void enable_sep_cpu(void)</a>
<a name="1636"><span class="lineNum">    1636 </span>            : {</a>
<a name="1637"><span class="lineNum">    1637 </span>            :         struct tss_struct *tss;</a>
<a name="1638"><span class="lineNum">    1638 </span>            :         int cpu;</a>
<a name="1639"><span class="lineNum">    1639 </span>            : </a>
<a name="1640"><span class="lineNum">    1640 </span>            :         if (!boot_cpu_has(X86_FEATURE_SEP))</a>
<a name="1641"><span class="lineNum">    1641 </span>            :                 return;</a>
<a name="1642"><span class="lineNum">    1642 </span>            : </a>
<a name="1643"><span class="lineNum">    1643 </span>            :         cpu = get_cpu();</a>
<a name="1644"><span class="lineNum">    1644 </span>            :         tss = &amp;per_cpu(cpu_tss_rw, cpu);</a>
<a name="1645"><span class="lineNum">    1645 </span>            : </a>
<a name="1646"><span class="lineNum">    1646 </span>            :         /*</a>
<a name="1647"><span class="lineNum">    1647 </span>            :          * We cache MSR_IA32_SYSENTER_CS's value in the TSS's ss1 field --</a>
<a name="1648"><span class="lineNum">    1648 </span>            :          * see the big comment in struct x86_hw_tss's definition.</a>
<a name="1649"><span class="lineNum">    1649 </span>            :          */</a>
<a name="1650"><span class="lineNum">    1650 </span>            : </a>
<a name="1651"><span class="lineNum">    1651 </span>            :         tss-&gt;x86_tss.ss1 = __KERNEL_CS;</a>
<a name="1652"><span class="lineNum">    1652 </span>            :         wrmsr(MSR_IA32_SYSENTER_CS, tss-&gt;x86_tss.ss1, 0);</a>
<a name="1653"><span class="lineNum">    1653 </span>            :         wrmsr(MSR_IA32_SYSENTER_ESP, (unsigned long)(cpu_entry_stack(cpu) + 1), 0);</a>
<a name="1654"><span class="lineNum">    1654 </span>            :         wrmsr(MSR_IA32_SYSENTER_EIP, (unsigned long)entry_SYSENTER_32, 0);</a>
<a name="1655"><span class="lineNum">    1655 </span>            : </a>
<a name="1656"><span class="lineNum">    1656 </span>            :         put_cpu();</a>
<a name="1657"><span class="lineNum">    1657 </span>            : }</a>
<a name="1658"><span class="lineNum">    1658 </span>            : #endif</a>
<a name="1659"><span class="lineNum">    1659 </span>            : </a>
<a name="1660"><span class="lineNum">    1660 </span><span class="lineCov">          1 : void __init identify_boot_cpu(void)</span></a>
<a name="1661"><span class="lineNum">    1661 </span>            : {</a>
<a name="1662"><span class="lineNum">    1662 </span><span class="lineCov">          1 :         identify_cpu(&amp;boot_cpu_data);</span></a>
<a name="1663"><span class="lineNum">    1663 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1664"><span class="lineNum">    1664 </span>            :         sysenter_setup();</a>
<a name="1665"><span class="lineNum">    1665 </span>            :         enable_sep_cpu();</a>
<a name="1666"><span class="lineNum">    1666 </span>            : #endif</a>
<a name="1667"><span class="lineNum">    1667 </span><span class="lineCov">          1 :         cpu_detect_tlb(&amp;boot_cpu_data);</span></a>
<a name="1668"><span class="lineNum">    1668 </span><span class="lineCov">          1 :         setup_cr_pinning();</span></a>
<a name="1669"><span class="lineNum">    1669 </span>            : </a>
<a name="1670"><span class="lineNum">    1670 </span><span class="lineCov">          1 :         tsx_init();</span></a>
<a name="1671"><span class="lineNum">    1671 </span><span class="lineCov">          1 : }</span></a>
<a name="1672"><span class="lineNum">    1672 </span>            : </a>
<a name="1673"><span class="lineNum">    1673 </span><span class="lineCov">          3 : void identify_secondary_cpu(struct cpuinfo_x86 *c)</span></a>
<a name="1674"><span class="lineNum">    1674 </span>            : {</a>
<a name="1675"><span class="lineNum">    1675 </span><span class="lineCov">          3 :         BUG_ON(c == &amp;boot_cpu_data);</span></a>
<a name="1676"><span class="lineNum">    1676 </span><span class="lineCov">          3 :         identify_cpu(c);</span></a>
<a name="1677"><span class="lineNum">    1677 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1678"><span class="lineNum">    1678 </span>            :         enable_sep_cpu();</a>
<a name="1679"><span class="lineNum">    1679 </span>            : #endif</a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineCov">          3 :         mtrr_ap_init();</span></a>
<a name="1681"><span class="lineNum">    1681 </span><span class="lineCov">          3 :         validate_apic_and_package_id(c);</span></a>
<a name="1682"><span class="lineNum">    1682 </span><span class="lineCov">          3 :         x86_spec_ctrl_setup_ap();</span></a>
<a name="1683"><span class="lineNum">    1683 </span><span class="lineCov">          3 :         update_srbds_msr();</span></a>
<a name="1684"><span class="lineNum">    1684 </span><span class="lineCov">          3 : }</span></a>
<a name="1685"><span class="lineNum">    1685 </span>            : </a>
<a name="1686"><span class="lineNum">    1686 </span><span class="lineNoCov">          0 : static __init int setup_noclflush(char *arg)</span></a>
<a name="1687"><span class="lineNum">    1687 </span>            : {</a>
<a name="1688"><span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         setup_clear_cpu_cap(X86_FEATURE_CLFLUSH);</span></a>
<a name="1689"><span class="lineNum">    1689 </span><span class="lineNoCov">          0 :         setup_clear_cpu_cap(X86_FEATURE_CLFLUSHOPT);</span></a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="1691"><span class="lineNum">    1691 </span>            : }</a>
<a name="1692"><span class="lineNum">    1692 </span>            : __setup(&quot;noclflush&quot;, setup_noclflush);</a>
<a name="1693"><span class="lineNum">    1693 </span>            : </a>
<a name="1694"><span class="lineNum">    1694 </span><span class="lineCov">          1 : void print_cpu_info(struct cpuinfo_x86 *c)</span></a>
<a name="1695"><span class="lineNum">    1695 </span>            : {</a>
<a name="1696"><span class="lineNum">    1696 </span><span class="lineCov">          1 :         const char *vendor = NULL;</span></a>
<a name="1697"><span class="lineNum">    1697 </span>            : </a>
<a name="1698"><span class="lineNum">    1698 </span><span class="lineCov">          1 :         if (c-&gt;x86_vendor &lt; X86_VENDOR_NUM) {</span></a>
<a name="1699"><span class="lineNum">    1699 </span><span class="lineCov">          1 :                 vendor = this_cpu-&gt;c_vendor;</span></a>
<a name="1700"><span class="lineNum">    1700 </span>            :         } else {</a>
<a name="1701"><span class="lineNum">    1701 </span><span class="lineNoCov">          0 :                 if (c-&gt;cpuid_level &gt;= 0)</span></a>
<a name="1702"><span class="lineNum">    1702 </span><span class="lineNoCov">          0 :                         vendor = c-&gt;x86_vendor_id;</span></a>
<a name="1703"><span class="lineNum">    1703 </span>            :         }</a>
<a name="1704"><span class="lineNum">    1704 </span>            : </a>
<a name="1705"><span class="lineNum">    1705 </span><span class="lineCov">          1 :         if (vendor &amp;&amp; !strstr(c-&gt;x86_model_id, vendor))</span></a>
<a name="1706"><span class="lineNum">    1706 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;%s &quot;, vendor);</span></a>
<a name="1707"><span class="lineNum">    1707 </span>            : </a>
<a name="1708"><span class="lineNum">    1708 </span><span class="lineCov">          1 :         if (c-&gt;x86_model_id[0])</span></a>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineCov">          1 :                 pr_cont(&quot;%s&quot;, c-&gt;x86_model_id);</span></a>
<a name="1710"><span class="lineNum">    1710 </span>            :         else</a>
<a name="1711"><span class="lineNum">    1711 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;%d86&quot;, c-&gt;x86);</span></a>
<a name="1712"><span class="lineNum">    1712 </span>            : </a>
<a name="1713"><span class="lineNum">    1713 </span><span class="lineCov">          1 :         pr_cont(&quot; (family: 0x%x, model: 0x%x&quot;, c-&gt;x86, c-&gt;x86_model);</span></a>
<a name="1714"><span class="lineNum">    1714 </span>            : </a>
<a name="1715"><span class="lineNum">    1715 </span><span class="lineCov">          1 :         if (c-&gt;x86_stepping || c-&gt;cpuid_level &gt;= 0)</span></a>
<a name="1716"><span class="lineNum">    1716 </span><span class="lineCov">          1 :                 pr_cont(&quot;, stepping: 0x%x)\n&quot;, c-&gt;x86_stepping);</span></a>
<a name="1717"><span class="lineNum">    1717 </span>            :         else</a>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 :                 pr_cont(&quot;)\n&quot;);</span></a>
<a name="1719"><span class="lineNum">    1719 </span><span class="lineCov">          1 : }</span></a>
<a name="1720"><span class="lineNum">    1720 </span>            : </a>
<a name="1721"><span class="lineNum">    1721 </span>            : /*</a>
<a name="1722"><span class="lineNum">    1722 </span>            :  * clearcpuid= was already parsed in fpu__init_parse_early_param.</a>
<a name="1723"><span class="lineNum">    1723 </span>            :  * But we need to keep a dummy __setup around otherwise it would</a>
<a name="1724"><span class="lineNum">    1724 </span>            :  * show up as an environment variable for init.</a>
<a name="1725"><span class="lineNum">    1725 </span>            :  */</a>
<a name="1726"><span class="lineNum">    1726 </span><span class="lineNoCov">          0 : static __init int setup_clearcpuid(char *arg)</span></a>
<a name="1727"><span class="lineNum">    1727 </span>            : {</a>
<a name="1728"><span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="1729"><span class="lineNum">    1729 </span>            : }</a>
<a name="1730"><span class="lineNum">    1730 </span>            : __setup(&quot;clearcpuid=&quot;, setup_clearcpuid);</a>
<a name="1731"><span class="lineNum">    1731 </span>            : </a>
<a name="1732"><span class="lineNum">    1732 </span>            : #ifdef CONFIG_X86_64</a>
<a name="1733"><span class="lineNum">    1733 </span>            : DEFINE_PER_CPU_FIRST(struct fixed_percpu_data,</a>
<a name="1734"><span class="lineNum">    1734 </span>            :                      fixed_percpu_data) __aligned(PAGE_SIZE) __visible;</a>
<a name="1735"><span class="lineNum">    1735 </span>            : EXPORT_PER_CPU_SYMBOL_GPL(fixed_percpu_data);</a>
<a name="1736"><span class="lineNum">    1736 </span>            : </a>
<a name="1737"><span class="lineNum">    1737 </span>            : /*</a>
<a name="1738"><span class="lineNum">    1738 </span>            :  * The following percpu variables are hot.  Align current_task to</a>
<a name="1739"><span class="lineNum">    1739 </span>            :  * cacheline size such that they fall in the same cacheline.</a>
<a name="1740"><span class="lineNum">    1740 </span>            :  */</a>
<a name="1741"><span class="lineNum">    1741 </span>            : DEFINE_PER_CPU(struct task_struct *, current_task) ____cacheline_aligned =</a>
<a name="1742"><span class="lineNum">    1742 </span>            :         &amp;init_task;</a>
<a name="1743"><span class="lineNum">    1743 </span>            : EXPORT_PER_CPU_SYMBOL(current_task);</a>
<a name="1744"><span class="lineNum">    1744 </span>            : </a>
<a name="1745"><span class="lineNum">    1745 </span>            : DEFINE_PER_CPU(void *, hardirq_stack_ptr);</a>
<a name="1746"><span class="lineNum">    1746 </span>            : DEFINE_PER_CPU(bool, hardirq_stack_inuse);</a>
<a name="1747"><span class="lineNum">    1747 </span>            : </a>
<a name="1748"><span class="lineNum">    1748 </span>            : DEFINE_PER_CPU(int, __preempt_count) = INIT_PREEMPT_COUNT;</a>
<a name="1749"><span class="lineNum">    1749 </span>            : EXPORT_PER_CPU_SYMBOL(__preempt_count);</a>
<a name="1750"><span class="lineNum">    1750 </span>            : </a>
<a name="1751"><span class="lineNum">    1751 </span>            : /* May not be marked __init: used by software suspend */</a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineCov">          4 : void syscall_init(void)</span></a>
<a name="1753"><span class="lineNum">    1753 </span>            : {</a>
<a name="1754"><span class="lineNum">    1754 </span><span class="lineCov">          4 :         wrmsr(MSR_STAR, 0, (__USER32_CS &lt;&lt; 16) | __KERNEL_CS);</span></a>
<a name="1755"><span class="lineNum">    1755 </span><span class="lineCov">          4 :         wrmsrl(MSR_LSTAR, (unsigned long)entry_SYSCALL_64);</span></a>
<a name="1756"><span class="lineNum">    1756 </span>            : </a>
<a name="1757"><span class="lineNum">    1757 </span>            : #ifdef CONFIG_IA32_EMULATION</a>
<a name="1758"><span class="lineNum">    1758 </span><span class="lineCov">          4 :         wrmsrl(MSR_CSTAR, (unsigned long)entry_SYSCALL_compat);</span></a>
<a name="1759"><span class="lineNum">    1759 </span>            :         /*</a>
<a name="1760"><span class="lineNum">    1760 </span>            :          * This only works on Intel CPUs.</a>
<a name="1761"><span class="lineNum">    1761 </span>            :          * On AMD CPUs these MSRs are 32-bit, CPU truncates MSR_IA32_SYSENTER_EIP.</a>
<a name="1762"><span class="lineNum">    1762 </span>            :          * This does not cause SYSENTER to jump to the wrong location, because</a>
<a name="1763"><span class="lineNum">    1763 </span>            :          * AMD doesn't allow SYSENTER in long mode (either 32- or 64-bit).</a>
<a name="1764"><span class="lineNum">    1764 </span>            :          */</a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineCov">          4 :         wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)__KERNEL_CS);</span></a>
<a name="1766"><span class="lineNum">    1766 </span><span class="lineCov">         12 :         wrmsrl_safe(MSR_IA32_SYSENTER_ESP,</span></a>
<a name="1767"><span class="lineNum">    1767 </span><span class="lineCov">          4 :                     (unsigned long)(cpu_entry_stack(smp_processor_id()) + 1));</span></a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineCov">          4 :         wrmsrl_safe(MSR_IA32_SYSENTER_EIP, (u64)entry_SYSENTER_compat);</span></a>
<a name="1769"><span class="lineNum">    1769 </span>            : #else</a>
<a name="1770"><span class="lineNum">    1770 </span>            :         wrmsrl(MSR_CSTAR, (unsigned long)ignore_sysret);</a>
<a name="1771"><span class="lineNum">    1771 </span>            :         wrmsrl_safe(MSR_IA32_SYSENTER_CS, (u64)GDT_ENTRY_INVALID_SEG);</a>
<a name="1772"><span class="lineNum">    1772 </span>            :         wrmsrl_safe(MSR_IA32_SYSENTER_ESP, 0ULL);</a>
<a name="1773"><span class="lineNum">    1773 </span>            :         wrmsrl_safe(MSR_IA32_SYSENTER_EIP, 0ULL);</a>
<a name="1774"><span class="lineNum">    1774 </span>            : #endif</a>
<a name="1775"><span class="lineNum">    1775 </span>            : </a>
<a name="1776"><span class="lineNum">    1776 </span>            :         /* Flags to clear on syscall */</a>
<a name="1777"><span class="lineNum">    1777 </span><span class="lineCov">          4 :         wrmsrl(MSR_SYSCALL_MASK,</span></a>
<a name="1778"><span class="lineNum">    1778 </span>            :                X86_EFLAGS_TF|X86_EFLAGS_DF|X86_EFLAGS_IF|</a>
<a name="1779"><span class="lineNum">    1779 </span>            :                X86_EFLAGS_IOPL|X86_EFLAGS_AC|X86_EFLAGS_NT);</a>
<a name="1780"><span class="lineNum">    1780 </span><span class="lineCov">          4 : }</span></a>
<a name="1781"><span class="lineNum">    1781 </span>            : </a>
<a name="1782"><span class="lineNum">    1782 </span>            : #else   /* CONFIG_X86_64 */</a>
<a name="1783"><span class="lineNum">    1783 </span>            : </a>
<a name="1784"><span class="lineNum">    1784 </span>            : DEFINE_PER_CPU(struct task_struct *, current_task) = &amp;init_task;</a>
<a name="1785"><span class="lineNum">    1785 </span>            : EXPORT_PER_CPU_SYMBOL(current_task);</a>
<a name="1786"><span class="lineNum">    1786 </span>            : DEFINE_PER_CPU(int, __preempt_count) = INIT_PREEMPT_COUNT;</a>
<a name="1787"><span class="lineNum">    1787 </span>            : EXPORT_PER_CPU_SYMBOL(__preempt_count);</a>
<a name="1788"><span class="lineNum">    1788 </span>            : </a>
<a name="1789"><span class="lineNum">    1789 </span>            : /*</a>
<a name="1790"><span class="lineNum">    1790 </span>            :  * On x86_32, vm86 modifies tss.sp0, so sp0 isn't a reliable way to find</a>
<a name="1791"><span class="lineNum">    1791 </span>            :  * the top of the kernel stack.  Use an extra percpu variable to track the</a>
<a name="1792"><span class="lineNum">    1792 </span>            :  * top of the kernel stack directly.</a>
<a name="1793"><span class="lineNum">    1793 </span>            :  */</a>
<a name="1794"><span class="lineNum">    1794 </span>            : DEFINE_PER_CPU(unsigned long, cpu_current_top_of_stack) =</a>
<a name="1795"><span class="lineNum">    1795 </span>            :         (unsigned long)&amp;init_thread_union + THREAD_SIZE;</a>
<a name="1796"><span class="lineNum">    1796 </span>            : EXPORT_PER_CPU_SYMBOL(cpu_current_top_of_stack);</a>
<a name="1797"><span class="lineNum">    1797 </span>            : </a>
<a name="1798"><span class="lineNum">    1798 </span>            : #ifdef CONFIG_STACKPROTECTOR</a>
<a name="1799"><span class="lineNum">    1799 </span>            : DEFINE_PER_CPU_ALIGNED(struct stack_canary, stack_canary);</a>
<a name="1800"><span class="lineNum">    1800 </span>            : #endif</a>
<a name="1801"><span class="lineNum">    1801 </span>            : </a>
<a name="1802"><span class="lineNum">    1802 </span>            : #endif  /* CONFIG_X86_64 */</a>
<a name="1803"><span class="lineNum">    1803 </span>            : </a>
<a name="1804"><span class="lineNum">    1804 </span>            : /*</a>
<a name="1805"><span class="lineNum">    1805 </span>            :  * Clear all 6 debug registers:</a>
<a name="1806"><span class="lineNum">    1806 </span>            :  */</a>
<a name="1807"><span class="lineNum">    1807 </span><span class="lineCov">          4 : static void clear_all_debug_regs(void)</span></a>
<a name="1808"><span class="lineNum">    1808 </span>            : {</a>
<a name="1809"><span class="lineNum">    1809 </span><span class="lineCov">          4 :         int i;</span></a>
<a name="1810"><span class="lineNum">    1810 </span>            : </a>
<a name="1811"><span class="lineNum">    1811 </span><span class="lineCov">         36 :         for (i = 0; i &lt; 8; i++) {</span></a>
<a name="1812"><span class="lineNum">    1812 </span>            :                 /* Ignore db4, db5 */</a>
<a name="1813"><span class="lineNum">    1813 </span><span class="lineCov">         32 :                 if ((i == 4) || (i == 5))</span></a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineCov">          8 :                         continue;</span></a>
<a name="1815"><span class="lineNum">    1815 </span>            : </a>
<a name="1816"><span class="lineNum">    1816 </span><span class="lineCov">         56 :                 set_debugreg(0, i);</span></a>
<a name="1817"><span class="lineNum">    1817 </span>            :         }</a>
<a name="1818"><span class="lineNum">    1818 </span><span class="lineCov">          4 : }</span></a>
<a name="1819"><span class="lineNum">    1819 </span>            : </a>
<a name="1820"><span class="lineNum">    1820 </span>            : #ifdef CONFIG_KGDB</a>
<a name="1821"><span class="lineNum">    1821 </span>            : /*</a>
<a name="1822"><span class="lineNum">    1822 </span>            :  * Restore debug regs if using kgdbwait and you have a kernel debugger</a>
<a name="1823"><span class="lineNum">    1823 </span>            :  * connection established.</a>
<a name="1824"><span class="lineNum">    1824 </span>            :  */</a>
<a name="1825"><span class="lineNum">    1825 </span>            : static void dbg_restore_debug_regs(void)</a>
<a name="1826"><span class="lineNum">    1826 </span>            : {</a>
<a name="1827"><span class="lineNum">    1827 </span>            :         if (unlikely(kgdb_connected &amp;&amp; arch_kgdb_ops.correct_hw_break))</a>
<a name="1828"><span class="lineNum">    1828 </span>            :                 arch_kgdb_ops.correct_hw_break();</a>
<a name="1829"><span class="lineNum">    1829 </span>            : }</a>
<a name="1830"><span class="lineNum">    1830 </span>            : #else /* ! CONFIG_KGDB */</a>
<a name="1831"><span class="lineNum">    1831 </span>            : #define dbg_restore_debug_regs()</a>
<a name="1832"><span class="lineNum">    1832 </span>            : #endif /* ! CONFIG_KGDB */</a>
<a name="1833"><span class="lineNum">    1833 </span>            : </a>
<a name="1834"><span class="lineNum">    1834 </span><span class="lineCov">          4 : static void wait_for_master_cpu(int cpu)</span></a>
<a name="1835"><span class="lineNum">    1835 </span>            : {</a>
<a name="1836"><span class="lineNum">    1836 </span>            : #ifdef CONFIG_SMP</a>
<a name="1837"><span class="lineNum">    1837 </span>            :         /*</a>
<a name="1838"><span class="lineNum">    1838 </span>            :          * wait for ACK from master CPU before continuing</a>
<a name="1839"><span class="lineNum">    1839 </span>            :          * with AP initialization</a>
<a name="1840"><span class="lineNum">    1840 </span>            :          */</a>
<a name="1841"><span class="lineNum">    1841 </span><span class="lineCov">          4 :         WARN_ON(cpumask_test_and_set_cpu(cpu, cpu_initialized_mask));</span></a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineCov">        959 :         while (!cpumask_test_cpu(cpu, cpu_callout_mask))</span></a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineCov">        955 :                 cpu_relax();</span></a>
<a name="1844"><span class="lineNum">    1844 </span>            : #endif</a>
<a name="1845"><span class="lineNum">    1845 </span><span class="lineCov">          4 : }</span></a>
<a name="1846"><span class="lineNum">    1846 </span>            : </a>
<a name="1847"><span class="lineNum">    1847 </span>            : #ifdef CONFIG_X86_64</a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineCov">          7 : static inline void setup_getcpu(int cpu)</span></a>
<a name="1849"><span class="lineNum">    1849 </span>            : {</a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineCov">          7 :         unsigned long cpudata = vdso_encode_cpunode(cpu, early_cpu_to_node(cpu));</span></a>
<a name="1851"><span class="lineNum">    1851 </span><span class="lineCov">          7 :         struct desc_struct d = { };</span></a>
<a name="1852"><span class="lineNum">    1852 </span>            : </a>
<a name="1853"><span class="lineNum">    1853 </span><span class="lineCov">          7 :         if (boot_cpu_has(X86_FEATURE_RDTSCP))</span></a>
<a name="1854"><span class="lineNum">    1854 </span><span class="lineCov">          7 :                 write_rdtscp_aux(cpudata);</span></a>
<a name="1855"><span class="lineNum">    1855 </span>            : </a>
<a name="1856"><span class="lineNum">    1856 </span>            :         /* Store CPU and node number in limit. */</a>
<a name="1857"><span class="lineNum">    1857 </span><span class="lineCov">          7 :         d.limit0 = cpudata;</span></a>
<a name="1858"><span class="lineNum">    1858 </span><span class="lineCov">          7 :         d.limit1 = cpudata &gt;&gt; 16;</span></a>
<a name="1859"><span class="lineNum">    1859 </span>            : </a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineCov">          7 :         d.type = 5;             /* RO data, expand down, accessed */</span></a>
<a name="1861"><span class="lineNum">    1861 </span><span class="lineCov">          7 :         d.dpl = 3;              /* Visible to user code */</span></a>
<a name="1862"><span class="lineNum">    1862 </span><span class="lineCov">          7 :         d.s = 1;                /* Not a system segment */</span></a>
<a name="1863"><span class="lineNum">    1863 </span><span class="lineCov">          7 :         d.p = 1;                /* Present */</span></a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineCov">          7 :         d.d = 1;                /* 32-bit */</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            : </a>
<a name="1866"><span class="lineNum">    1866 </span><span class="lineCov">          7 :         write_gdt_entry(get_cpu_gdt_rw(cpu), GDT_ENTRY_CPUNODE, &amp;d, DESCTYPE_S);</span></a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineCov">          7 : }</span></a>
<a name="1868"><span class="lineNum">    1868 </span>            : </a>
<a name="1869"><span class="lineNum">    1869 </span><span class="lineCov">          4 : static inline void ucode_cpu_init(int cpu)</span></a>
<a name="1870"><span class="lineNum">    1870 </span>            : {</a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineCov">          4 :         if (cpu)</span></a>
<a name="1872"><span class="lineNum">    1872 </span>            :                 load_ucode_ap();</a>
<a name="1873"><span class="lineNum">    1873 </span>            : }</a>
<a name="1874"><span class="lineNum">    1874 </span>            : </a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineCov">          7 : static inline void tss_setup_ist(struct tss_struct *tss)</span></a>
<a name="1876"><span class="lineNum">    1876 </span>            : {</a>
<a name="1877"><span class="lineNum">    1877 </span>            :         /* Set up the per-CPU TSS IST stacks */</a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineCov">          7 :         tss-&gt;x86_tss.ist[IST_INDEX_DF] = __this_cpu_ist_top_va(DF);</span></a>
<a name="1879"><span class="lineNum">    1879 </span><span class="lineCov">          7 :         tss-&gt;x86_tss.ist[IST_INDEX_NMI] = __this_cpu_ist_top_va(NMI);</span></a>
<a name="1880"><span class="lineNum">    1880 </span><span class="lineCov">          7 :         tss-&gt;x86_tss.ist[IST_INDEX_DB] = __this_cpu_ist_top_va(DB);</span></a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineCov">          7 :         tss-&gt;x86_tss.ist[IST_INDEX_MCE] = __this_cpu_ist_top_va(MCE);</span></a>
<a name="1882"><span class="lineNum">    1882 </span>            :         /* Only mapped when SEV-ES is active */</a>
<a name="1883"><span class="lineNum">    1883 </span><span class="lineCov">          7 :         tss-&gt;x86_tss.ist[IST_INDEX_VC] = __this_cpu_ist_top_va(VC);</span></a>
<a name="1884"><span class="lineNum">    1884 </span><span class="lineCov">          7 : }</span></a>
<a name="1885"><span class="lineNum">    1885 </span>            : </a>
<a name="1886"><span class="lineNum">    1886 </span>            : #else /* CONFIG_X86_64 */</a>
<a name="1887"><span class="lineNum">    1887 </span>            : </a>
<a name="1888"><span class="lineNum">    1888 </span>            : static inline void setup_getcpu(int cpu) { }</a>
<a name="1889"><span class="lineNum">    1889 </span>            : </a>
<a name="1890"><span class="lineNum">    1890 </span>            : static inline void ucode_cpu_init(int cpu)</a>
<a name="1891"><span class="lineNum">    1891 </span>            : {</a>
<a name="1892"><span class="lineNum">    1892 </span>            :         show_ucode_info_early();</a>
<a name="1893"><span class="lineNum">    1893 </span>            : }</a>
<a name="1894"><span class="lineNum">    1894 </span>            : </a>
<a name="1895"><span class="lineNum">    1895 </span>            : static inline void tss_setup_ist(struct tss_struct *tss) { }</a>
<a name="1896"><span class="lineNum">    1896 </span>            : </a>
<a name="1897"><span class="lineNum">    1897 </span>            : #endif /* !CONFIG_X86_64 */</a>
<a name="1898"><span class="lineNum">    1898 </span>            : </a>
<a name="1899"><span class="lineNum">    1899 </span><span class="lineCov">          7 : static inline void tss_setup_io_bitmap(struct tss_struct *tss)</span></a>
<a name="1900"><span class="lineNum">    1900 </span>            : {</a>
<a name="1901"><span class="lineNum">    1901 </span><span class="lineCov">          7 :         tss-&gt;x86_tss.io_bitmap_base = IO_BITMAP_OFFSET_INVALID;</span></a>
<a name="1902"><span class="lineNum">    1902 </span>            : </a>
<a name="1903"><span class="lineNum">    1903 </span>            : #ifdef CONFIG_X86_IOPL_IOPERM</a>
<a name="1904"><span class="lineNum">    1904 </span>            :         tss-&gt;io_bitmap.prev_max = 0;</a>
<a name="1905"><span class="lineNum">    1905 </span>            :         tss-&gt;io_bitmap.prev_sequence = 0;</a>
<a name="1906"><span class="lineNum">    1906 </span>            :         memset(tss-&gt;io_bitmap.bitmap, 0xff, sizeof(tss-&gt;io_bitmap.bitmap));</a>
<a name="1907"><span class="lineNum">    1907 </span>            :         /*</a>
<a name="1908"><span class="lineNum">    1908 </span>            :          * Invalidate the extra array entry past the end of the all</a>
<a name="1909"><span class="lineNum">    1909 </span>            :          * permission bitmap as required by the hardware.</a>
<a name="1910"><span class="lineNum">    1910 </span>            :          */</a>
<a name="1911"><span class="lineNum">    1911 </span>            :         tss-&gt;io_bitmap.mapall[IO_BITMAP_LONGS] = ~0UL;</a>
<a name="1912"><span class="lineNum">    1912 </span>            : #endif</a>
<a name="1913"><span class="lineNum">    1913 </span>            : }</a>
<a name="1914"><span class="lineNum">    1914 </span>            : </a>
<a name="1915"><span class="lineNum">    1915 </span>            : /*</a>
<a name="1916"><span class="lineNum">    1916 </span>            :  * Setup everything needed to handle exceptions from the IDT, including the IST</a>
<a name="1917"><span class="lineNum">    1917 </span>            :  * exceptions which use paranoid_entry().</a>
<a name="1918"><span class="lineNum">    1918 </span>            :  */</a>
<a name="1919"><span class="lineNum">    1919 </span><span class="lineCov">          3 : void cpu_init_exception_handling(void)</span></a>
<a name="1920"><span class="lineNum">    1920 </span>            : {</a>
<a name="1921"><span class="lineNum">    1921 </span><span class="lineCov">          3 :         struct tss_struct *tss = this_cpu_ptr(&amp;cpu_tss_rw);</span></a>
<a name="1922"><span class="lineNum">    1922 </span><span class="lineCov">          3 :         int cpu = raw_smp_processor_id();</span></a>
<a name="1923"><span class="lineNum">    1923 </span>            : </a>
<a name="1924"><span class="lineNum">    1924 </span>            :         /* paranoid_entry() gets the CPU number from the GDT */</a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineCov">          3 :         setup_getcpu(cpu);</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            : </a>
<a name="1927"><span class="lineNum">    1927 </span>            :         /* IST vectors need TSS to be set up. */</a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineCov">          3 :         tss_setup_ist(tss);</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineCov">          3 :         tss_setup_io_bitmap(tss);</span></a>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineCov">          3 :         set_tss_desc(cpu, &amp;get_cpu_entry_area(cpu)-&gt;tss.x86_tss);</span></a>
<a name="1931"><span class="lineNum">    1931 </span>            : </a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineCov">          3 :         load_TR_desc();</span></a>
<a name="1933"><span class="lineNum">    1933 </span>            : </a>
<a name="1934"><span class="lineNum">    1934 </span>            :         /* Finally load the IDT */</a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineCov">          3 :         load_current_idt();</span></a>
<a name="1936"><span class="lineNum">    1936 </span><span class="lineCov">          3 : }</span></a>
<a name="1937"><span class="lineNum">    1937 </span>            : </a>
<a name="1938"><span class="lineNum">    1938 </span>            : /*</a>
<a name="1939"><span class="lineNum">    1939 </span>            :  * cpu_init() initializes state that is per-CPU. Some data is already</a>
<a name="1940"><span class="lineNum">    1940 </span>            :  * initialized (naturally) in the bootstrap process, such as the GDT</a>
<a name="1941"><span class="lineNum">    1941 </span>            :  * and IDT. We reload them nevertheless, this function acts as a</a>
<a name="1942"><span class="lineNum">    1942 </span>            :  * 'CPU state barrier', nothing should get across.</a>
<a name="1943"><span class="lineNum">    1943 </span>            :  */</a>
<a name="1944"><span class="lineNum">    1944 </span><span class="lineCov">          4 : void cpu_init(void)</span></a>
<a name="1945"><span class="lineNum">    1945 </span>            : {</a>
<a name="1946"><span class="lineNum">    1946 </span><span class="lineCov">          4 :         struct tss_struct *tss = this_cpu_ptr(&amp;cpu_tss_rw);</span></a>
<a name="1947"><span class="lineNum">    1947 </span><span class="lineCov">          4 :         struct task_struct *cur = current;</span></a>
<a name="1948"><span class="lineNum">    1948 </span><span class="lineCov">          4 :         int cpu = raw_smp_processor_id();</span></a>
<a name="1949"><span class="lineNum">    1949 </span>            : </a>
<a name="1950"><span class="lineNum">    1950 </span><span class="lineCov">          4 :         wait_for_master_cpu(cpu);</span></a>
<a name="1951"><span class="lineNum">    1951 </span>            : </a>
<a name="1952"><span class="lineNum">    1952 </span><span class="lineCov">          4 :         ucode_cpu_init(cpu);</span></a>
<a name="1953"><span class="lineNum">    1953 </span>            : </a>
<a name="1954"><span class="lineNum">    1954 </span>            : #ifdef CONFIG_NUMA</a>
<a name="1955"><span class="lineNum">    1955 </span><span class="lineCov">          4 :         if (this_cpu_read(numa_node) == 0 &amp;&amp;</span></a>
<a name="1956"><span class="lineNum">    1956 </span><span class="lineCov">          4 :             early_cpu_to_node(cpu) != NUMA_NO_NODE)</span></a>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineCov">          4 :                 set_numa_node(early_cpu_to_node(cpu));</span></a>
<a name="1958"><span class="lineNum">    1958 </span>            : #endif</a>
<a name="1959"><span class="lineNum">    1959 </span><span class="lineCov">          4 :         setup_getcpu(cpu);</span></a>
<a name="1960"><span class="lineNum">    1960 </span>            : </a>
<a name="1961"><span class="lineNum">    1961 </span><span class="lineCov">          4 :         pr_debug(&quot;Initializing CPU#%d\n&quot;, cpu);</span></a>
<a name="1962"><span class="lineNum">    1962 </span>            : </a>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineCov">          4 :         if (IS_ENABLED(CONFIG_X86_64) || cpu_feature_enabled(X86_FEATURE_VME) ||</span></a>
<a name="1964"><span class="lineNum">    1964 </span>            :             boot_cpu_has(X86_FEATURE_TSC) || boot_cpu_has(X86_FEATURE_DE))</a>
<a name="1965"><span class="lineNum">    1965 </span><span class="lineCov">          4 :                 cr4_clear_bits(X86_CR4_VME|X86_CR4_PVI|X86_CR4_TSD|X86_CR4_DE);</span></a>
<a name="1966"><span class="lineNum">    1966 </span>            : </a>
<a name="1967"><span class="lineNum">    1967 </span>            :         /*</a>
<a name="1968"><span class="lineNum">    1968 </span>            :          * Initialize the per-CPU GDT with the boot GDT,</a>
<a name="1969"><span class="lineNum">    1969 </span>            :          * and set up the GDT descriptor:</a>
<a name="1970"><span class="lineNum">    1970 </span>            :          */</a>
<a name="1971"><span class="lineNum">    1971 </span><span class="lineCov">          4 :         switch_to_new_gdt(cpu);</span></a>
<a name="1972"><span class="lineNum">    1972 </span><span class="lineCov">          4 :         load_current_idt();</span></a>
<a name="1973"><span class="lineNum">    1973 </span>            : </a>
<a name="1974"><span class="lineNum">    1974 </span><span class="lineCov">          4 :         if (IS_ENABLED(CONFIG_X86_64)) {</span></a>
<a name="1975"><span class="lineNum">    1975 </span><span class="lineCov">          4 :                 loadsegment(fs, 0);</span></a>
<a name="1976"><span class="lineNum">    1976 </span><span class="lineCov">          4 :                 memset(cur-&gt;thread.tls_array, 0, GDT_ENTRY_TLS_ENTRIES * 8);</span></a>
<a name="1977"><span class="lineNum">    1977 </span><span class="lineCov">          4 :                 syscall_init();</span></a>
<a name="1978"><span class="lineNum">    1978 </span>            : </a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineCov">          4 :                 wrmsrl(MSR_FS_BASE, 0);</span></a>
<a name="1980"><span class="lineNum">    1980 </span><span class="lineCov">          4 :                 wrmsrl(MSR_KERNEL_GS_BASE, 0);</span></a>
<a name="1981"><span class="lineNum">    1981 </span><span class="lineCov">          4 :                 barrier();</span></a>
<a name="1982"><span class="lineNum">    1982 </span>            : </a>
<a name="1983"><span class="lineNum">    1983 </span><span class="lineCov">          4 :                 x2apic_setup();</span></a>
<a name="1984"><span class="lineNum">    1984 </span>            :         }</a>
<a name="1985"><span class="lineNum">    1985 </span>            : </a>
<a name="1986"><span class="lineNum">    1986 </span><span class="lineCov">          4 :         mmgrab(&amp;init_mm);</span></a>
<a name="1987"><span class="lineNum">    1987 </span><span class="lineCov">          4 :         cur-&gt;active_mm = &amp;init_mm;</span></a>
<a name="1988"><span class="lineNum">    1988 </span><span class="lineCov">          4 :         BUG_ON(cur-&gt;mm);</span></a>
<a name="1989"><span class="lineNum">    1989 </span><span class="lineCov">          4 :         initialize_tlbstate_and_flush();</span></a>
<a name="1990"><span class="lineNum">    1990 </span><span class="lineCov">          4 :         enter_lazy_tlb(&amp;init_mm, cur);</span></a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span>            :         /* Initialize the TSS. */</a>
<a name="1993"><span class="lineNum">    1993 </span><span class="lineCov">          4 :         tss_setup_ist(tss);</span></a>
<a name="1994"><span class="lineNum">    1994 </span><span class="lineCov">          4 :         tss_setup_io_bitmap(tss);</span></a>
<a name="1995"><span class="lineNum">    1995 </span><span class="lineCov">          4 :         set_tss_desc(cpu, &amp;get_cpu_entry_area(cpu)-&gt;tss.x86_tss);</span></a>
<a name="1996"><span class="lineNum">    1996 </span>            : </a>
<a name="1997"><span class="lineNum">    1997 </span><span class="lineCov">          4 :         load_TR_desc();</span></a>
<a name="1998"><span class="lineNum">    1998 </span>            :         /*</a>
<a name="1999"><span class="lineNum">    1999 </span>            :          * sp0 points to the entry trampoline stack regardless of what task</a>
<a name="2000"><span class="lineNum">    2000 </span>            :          * is running.</a>
<a name="2001"><span class="lineNum">    2001 </span>            :          */</a>
<a name="2002"><span class="lineNum">    2002 </span><span class="lineCov">          4 :         load_sp0((unsigned long)(cpu_entry_stack(cpu) + 1));</span></a>
<a name="2003"><span class="lineNum">    2003 </span>            : </a>
<a name="2004"><span class="lineNum">    2004 </span><span class="lineCov">          4 :         load_mm_ldt(&amp;init_mm);</span></a>
<a name="2005"><span class="lineNum">    2005 </span>            : </a>
<a name="2006"><span class="lineNum">    2006 </span><span class="lineCov">          4 :         clear_all_debug_regs();</span></a>
<a name="2007"><span class="lineNum">    2007 </span><span class="lineCov">          4 :         dbg_restore_debug_regs();</span></a>
<a name="2008"><span class="lineNum">    2008 </span>            : </a>
<a name="2009"><span class="lineNum">    2009 </span><span class="lineCov">          4 :         doublefault_init_cpu_tss();</span></a>
<a name="2010"><span class="lineNum">    2010 </span>            : </a>
<a name="2011"><span class="lineNum">    2011 </span><span class="lineCov">          4 :         fpu__init_cpu();</span></a>
<a name="2012"><span class="lineNum">    2012 </span>            : </a>
<a name="2013"><span class="lineNum">    2013 </span><span class="lineCov">          4 :         if (is_uv_system())</span></a>
<a name="2014"><span class="lineNum">    2014 </span>            :                 uv_cpu_init();</a>
<a name="2015"><span class="lineNum">    2015 </span>            : </a>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineCov">          4 :         load_fixmap_gdt(cpu);</span></a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineCov">          4 : }</span></a>
<a name="2018"><span class="lineNum">    2018 </span>            : </a>
<a name="2019"><span class="lineNum">    2019 </span>            : /*</a>
<a name="2020"><span class="lineNum">    2020 </span>            :  * The microcode loader calls this upon late microcode load to recheck features,</a>
<a name="2021"><span class="lineNum">    2021 </span>            :  * only when microcode has been updated. Caller holds microcode_mutex and CPU</a>
<a name="2022"><span class="lineNum">    2022 </span>            :  * hotplug lock.</a>
<a name="2023"><span class="lineNum">    2023 </span>            :  */</a>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 : void microcode_check(void)</span></a>
<a name="2025"><span class="lineNum">    2025 </span>            : {</a>
<a name="2026"><span class="lineNum">    2026 </span><span class="lineNoCov">          0 :         struct cpuinfo_x86 info;</span></a>
<a name="2027"><span class="lineNum">    2027 </span>            : </a>
<a name="2028"><span class="lineNum">    2028 </span><span class="lineNoCov">          0 :         perf_check_microcode();</span></a>
<a name="2029"><span class="lineNum">    2029 </span>            : </a>
<a name="2030"><span class="lineNum">    2030 </span>            :         /* Reload CPUID max function as it might've changed. */</a>
<a name="2031"><span class="lineNum">    2031 </span><span class="lineNoCov">          0 :         info.cpuid_level = cpuid_eax(0);</span></a>
<a name="2032"><span class="lineNum">    2032 </span>            : </a>
<a name="2033"><span class="lineNum">    2033 </span>            :         /*</a>
<a name="2034"><span class="lineNum">    2034 </span>            :          * Copy all capability leafs to pick up the synthetic ones so that</a>
<a name="2035"><span class="lineNum">    2035 </span>            :          * memcmp() below doesn't fail on that. The ones coming from CPUID will</a>
<a name="2036"><span class="lineNum">    2036 </span>            :          * get overwritten in get_cpu_cap().</a>
<a name="2037"><span class="lineNum">    2037 </span>            :          */</a>
<a name="2038"><span class="lineNum">    2038 </span><span class="lineNoCov">          0 :         memcpy(&amp;info.x86_capability, &amp;boot_cpu_data.x86_capability, sizeof(info.x86_capability));</span></a>
<a name="2039"><span class="lineNum">    2039 </span>            : </a>
<a name="2040"><span class="lineNum">    2040 </span><span class="lineNoCov">          0 :         get_cpu_cap(&amp;info);</span></a>
<a name="2041"><span class="lineNum">    2041 </span>            : </a>
<a name="2042"><span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         if (!memcmp(&amp;info.x86_capability, &amp;boot_cpu_data.x86_capability, sizeof(info.x86_capability)))</span></a>
<a name="2043"><span class="lineNum">    2043 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="2044"><span class="lineNum">    2044 </span>            : </a>
<a name="2045"><span class="lineNum">    2045 </span><span class="lineNoCov">          0 :         pr_warn(&quot;x86/CPU: CPU features have changed after loading microcode, but might not take effect.\n&quot;);</span></a>
<a name="2046"><span class="lineNum">    2046 </span><span class="lineNoCov">          0 :         pr_warn(&quot;x86/CPU: Please consider either early loading through initrd/built-in or a potential BIOS update.\n&quot;);</span></a>
<a name="2047"><span class="lineNum">    2047 </span>            : }</a>
<a name="2048"><span class="lineNum">    2048 </span>            : </a>
<a name="2049"><span class="lineNum">    2049 </span>            : /*</a>
<a name="2050"><span class="lineNum">    2050 </span>            :  * Invoked from core CPU hotplug code after hotplug operations</a>
<a name="2051"><span class="lineNum">    2051 </span>            :  */</a>
<a name="2052"><span class="lineNum">    2052 </span><span class="lineCov">          4 : void arch_smt_update(void)</span></a>
<a name="2053"><span class="lineNum">    2053 </span>            : {</a>
<a name="2054"><span class="lineNum">    2054 </span>            :         /* Handle the speculative execution misfeatures */</a>
<a name="2055"><span class="lineNum">    2055 </span><span class="lineCov">          4 :         cpu_bugs_smt_update();</span></a>
<a name="2056"><span class="lineNum">    2056 </span>            :         /* Check whether IPI broadcasting can be enabled */</a>
<a name="2057"><span class="lineNum">    2057 </span><span class="lineCov">          4 :         apic_smt_update();</span></a>
<a name="2058"><span class="lineNum">    2058 </span><span class="lineCov">          4 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
