{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702915118241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702915118242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 15:58:38 2023 " "Processing started: Mon Dec 18 15:58:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702915118242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915118242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AddSubDemo -c AddSubDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AddSubDemo -c AddSubDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915118242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702915118714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702915118715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915128131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915128131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsubdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubDemo " "Found entity 1: AddSubDemo" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702915128132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915128132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AddSubDemo " "Elaborating entity \"AddSubDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702915128168 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "a FullAdder inst " "Port \"a\" of type FullAdder of instance \"inst\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 200 840 840 256 "" "" } { 256 840 848 256 "" "" } { 200 840 1000 200 "" "" } { 200 640 640 256 "" "" } { 200 640 840 200 "" "" } { 256 640 648 256 "" "" } { 256 400 424 256 "" "" } { 200 400 400 256 "" "" } { 200 400 640 200 "" "" } { 200 184 184 256 "" "" } { 256 184 200 256 "" "" } { 200 104 184 200 "" "" } { 200 184 400 200 "" "" } { 224 200 296 320 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128170 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "c FullAdder inst " "Port \"c\" of type FullAdder of instance \"inst\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 0 120 120 88 "" "" } { 88 120 136 88 "" "" } { 0 344 344 80 "" "" } { 0 120 344 0 "" "" } { 0 600 600 88 "" "" } { 88 600 608 88 "" "" } { 0 344 600 0 "" "" } { 0 784 784 88 "" "" } { 0 600 784 0 "" "" } { 0 64 64 32 "" "" } { 0 48 64 0 "" "" } { 0 64 120 0 "" "" } { 32 -104 64 32 "" "" } { 32 -104 -104 288 "" "" } { 288 -104 200 288 "" "" } { 224 200 296 320 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128170 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "a FullAdder inst1 " "Port \"a\" of type FullAdder of instance \"inst1\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 200 840 840 256 "" "" } { 256 840 848 256 "" "" } { 200 840 1000 200 "" "" } { 200 640 640 256 "" "" } { 200 640 840 200 "" "" } { 256 640 648 256 "" "" } { 256 400 424 256 "" "" } { 200 400 400 256 "" "" } { 200 400 640 200 "" "" } { 200 184 184 256 "" "" } { 256 184 200 256 "" "" } { 200 104 184 200 "" "" } { 200 184 400 200 "" "" } { 224 424 520 320 "inst1" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128171 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "a FullAdder inst2 " "Port \"a\" of type FullAdder of instance \"inst2\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 200 840 840 256 "" "" } { 256 840 848 256 "" "" } { 200 840 1000 200 "" "" } { 200 640 640 256 "" "" } { 200 640 840 200 "" "" } { 256 640 648 256 "" "" } { 256 400 424 256 "" "" } { 200 400 400 256 "" "" } { 200 400 640 200 "" "" } { 200 184 184 256 "" "" } { 256 184 200 256 "" "" } { 200 104 184 200 "" "" } { 200 184 400 200 "" "" } { 224 648 744 320 "inst2" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128171 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "a FullAdder inst3 " "Port \"a\" of type FullAdder of instance \"inst3\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 200 840 840 256 "" "" } { 256 840 848 256 "" "" } { 200 840 1000 200 "" "" } { 200 640 640 256 "" "" } { 200 640 840 200 "" "" } { 256 640 648 256 "" "" } { 256 400 424 256 "" "" } { 200 400 400 256 "" "" } { 200 400 640 200 "" "" } { 200 184 184 256 "" "" } { 256 184 200 256 "" "" } { 200 104 184 200 "" "" } { 200 184 400 200 "" "" } { 224 848 944 320 "inst3" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128171 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 XOR inst4 " "Port \"IN1\" of type XOR of instance \"inst4\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 56 360 360 80 "" "" } { 56 624 624 88 "" "" } { 56 360 624 56 "" "" } { 56 624 800 56 "" "" } { 56 800 800 88 "" "" } { 56 152 152 88 "" "" } { 56 72 152 56 "" "" } { 56 152 360 56 "" "" } { 88 120 168 152 "inst4" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN2 XOR inst4 " "Port \"IN2\" of type XOR of instance \"inst4\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 0 120 120 88 "" "" } { 88 120 136 88 "" "" } { 0 344 344 80 "" "" } { 0 120 344 0 "" "" } { 0 600 600 88 "" "" } { 88 600 608 88 "" "" } { 0 344 600 0 "" "" } { 0 784 784 88 "" "" } { 0 600 784 0 "" "" } { 0 64 64 32 "" "" } { 0 48 64 0 "" "" } { 0 64 120 0 "" "" } { 32 -104 64 32 "" "" } { 32 -104 -104 288 "" "" } { 288 -104 200 288 "" "" } { 88 120 168 152 "inst4" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 XOR inst5 " "Port \"IN1\" of type XOR of instance \"inst5\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 56 360 360 80 "" "" } { 56 624 624 88 "" "" } { 56 360 624 56 "" "" } { 56 624 800 56 "" "" } { 56 800 800 88 "" "" } { 56 152 152 88 "" "" } { 56 72 152 56 "" "" } { 56 152 360 56 "" "" } { 80 328 376 144 "inst5" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN2 XOR inst5 " "Port \"IN2\" of type XOR of instance \"inst5\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 0 120 120 88 "" "" } { 88 120 136 88 "" "" } { 0 344 344 80 "" "" } { 0 120 344 0 "" "" } { 0 600 600 88 "" "" } { 88 600 608 88 "" "" } { 0 344 600 0 "" "" } { 0 784 784 88 "" "" } { 0 600 784 0 "" "" } { 0 64 64 32 "" "" } { 0 48 64 0 "" "" } { 0 64 120 0 "" "" } { 32 -104 64 32 "" "" } { 32 -104 -104 288 "" "" } { 288 -104 200 288 "" "" } { 80 328 376 144 "inst5" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 XOR inst6 " "Port \"IN1\" of type XOR of instance \"inst6\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 56 360 360 80 "" "" } { 56 624 624 88 "" "" } { 56 360 624 56 "" "" } { 56 624 800 56 "" "" } { 56 800 800 88 "" "" } { 56 152 152 88 "" "" } { 56 72 152 56 "" "" } { 56 152 360 56 "" "" } { 88 592 640 152 "inst6" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN2 XOR inst6 " "Port \"IN2\" of type XOR of instance \"inst6\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 0 120 120 88 "" "" } { 88 120 136 88 "" "" } { 0 344 344 80 "" "" } { 0 120 344 0 "" "" } { 0 600 600 88 "" "" } { 88 600 608 88 "" "" } { 0 344 600 0 "" "" } { 0 784 784 88 "" "" } { 0 600 784 0 "" "" } { 0 64 64 32 "" "" } { 0 48 64 0 "" "" } { 0 64 120 0 "" "" } { 32 -104 64 32 "" "" } { 32 -104 -104 288 "" "" } { 288 -104 200 288 "" "" } { 88 592 640 152 "inst6" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN1 XOR inst7 " "Port \"IN1\" of type XOR of instance \"inst7\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 56 360 360 80 "" "" } { 56 624 624 88 "" "" } { 56 360 624 56 "" "" } { 56 624 800 56 "" "" } { 56 800 800 88 "" "" } { 56 152 152 88 "" "" } { 56 72 152 56 "" "" } { 56 152 360 56 "" "" } { 88 768 816 152 "inst7" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN2 XOR inst7 " "Port \"IN2\" of type XOR of instance \"inst7\" is missing source signal" {  } { { "AddSubDemo.bdf" "" { Schematic "C:/Users/dinis/Desktop/estudoisd/8/1/AddSubDemo.bdf" { { 0 120 120 88 "" "" } { 88 120 136 88 "" "" } { 0 344 344 80 "" "" } { 0 120 344 0 "" "" } { 0 600 600 88 "" "" } { 88 600 608 88 "" "" } { 0 344 600 0 "" "" } { 0 784 784 88 "" "" } { 0 600 784 0 "" "" } { 0 64 64 32 "" "" } { 0 48 64 0 "" "" } { 0 64 120 0 "" "" } { 32 -104 64 32 "" "" } { 32 -104 -104 288 "" "" } { 288 -104 200 288 "" "" } { 88 768 816 152 "inst7" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702915128172 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702915128326 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 18 15:58:48 2023 " "Processing ended: Mon Dec 18 15:58:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702915128326 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702915128326 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702915128326 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702915128326 ""}
