# Reading pref.tcl
# do Reg_N_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/firas/Desktop/Programmierbare Logik/4.1.1/Reg_N_restored/Reg_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:30 on Nov 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/firas/Desktop/Programmierbare Logik/4.1.1/Reg_N_restored/Reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_N
# -- Compiling architecture arch of Reg_N
# End time: 14:06:30 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/firas/Desktop/Programmierbare Logik/4.1.1/Reg_N_restored/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:06:30 on Nov 13,2022
# vcom -reportprogress 300 -93 -work work C:/Users/firas/Desktop/Programmierbare Logik/4.1.1/Reg_N_restored/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture arch of DFlipFlop
# End time: 14:06:30 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
