# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../实验2/comp_4/TEMPLATE_COMP_4.v" \
"../../../../project_3.srcs/sources_1/new/comp_4.v" \
"../../../../../../实验2/comp_4/Test_comp_4.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
