Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    DESKTOP-9NPFMK2
Date:        Sat Sep 19 22:52:14 2020
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -tcl C:/Users/Eduard/Documents/GitHub/fpga/counter/counter_impl/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
TCL script complete: "C:/Users/Eduard/Documents/GitHub/fpga/counter/counter_impl/launch_synplify.tcl"
log file: "C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\counter_impl.srr"
Running: counter_impl in foreground

Running counter_impl_syn|counter_impl

Running Flow: compile (Compile) on counter_impl_syn|counter_impl
# Sat Sep 19 22:52:22 2020

Running Flow: compile_flow (Compile Process) on counter_impl_syn|counter_impl
# Sat Sep 19 22:52:22 2020

Running: compiler (Compile Input) on counter_impl_syn|counter_impl
# Sat Sep 19 22:52:22 2020
Copied C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\synwork\counter_impl_comp.srs to C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\counter_impl.srs

compiler completed
# Sat Sep 19 22:52:24 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on counter_impl_syn|counter_impl
# Sat Sep 19 22:52:24 2020

multi_srs_gen completed
# Sat Sep 19 22:52:24 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\synwork\counter_impl_mult.srs to C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\counter_impl.srs
Complete: Compile Process on counter_impl_syn|counter_impl

Running: premap (Premap) on counter_impl_syn|counter_impl
# Sat Sep 19 22:52:24 2020

premap completed with warnings
# Sat Sep 19 22:52:25 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on counter_impl_syn|counter_impl

Running Flow: map (Map) on counter_impl_syn|counter_impl
# Sat Sep 19 22:52:25 2020

Running: fpga_mapper (Map & Optimize) on counter_impl_syn|counter_impl
# Sat Sep 19 22:52:25 2020
Copied C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\synwork\counter_impl_m.srm to C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\counter_impl.srm

fpga_mapper completed with warnings
# Sat Sep 19 22:52:27 2020

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on counter_impl_syn|counter_impl
Complete: Logic Synthesis on counter_impl_syn|counter_impl
0Loaded XDM (Hierarchy) data base - elapsed time 0:0 Blocks=1
@N Implementation 'C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\counter_impl_syn.prj|counter_impl' design hierarchy loaded from database
Opening object source file c:\users\eduard\documents\github\fpga\counter\counter.vhd
Copied C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\counter_impl.srr to C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\backup\counter_impl.srr
log file: "C:\Users\Eduard\Documents\GitHub\fpga\counter\counter_impl\counter_impl.srr"
Running: constraint_check in foreground


Running Flow: constraint_check (Constraint Check) on counter_impl_syn|counter_impl
# Sat Sep 19 22:53:01 2020

Running Flow: compile (Compile) on counter_impl_syn|counter_impl
# Sat Sep 19 22:53:01 2020

Running Flow: compile_flow (Compile Process) on counter_impl_syn|counter_impl
# Sat Sep 19 22:53:01 2020

Running: compiler (Compile Input) on counter_impl_syn|counter_impl
# Sat Sep 19 22:53:01 2020

compiler completed
# Sat Sep 19 22:53:01 2020

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on counter_impl_syn|counter_impl
# Sat Sep 19 22:53:01 2020
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on counter_impl_syn|counter_impl

Running: premap (Premap) on counter_impl_syn|counter_impl
# Sat Sep 19 22:53:02 2020

constraint_check_job Completed with warnings

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on counter_impl_syn|counter_impl
Complete: Constraint Check on counter_impl_syn|counter_impl
0exit status=0
