;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB #72, @901
	SUB -207, <-120
	SUB @700, @202
	SUB @700, @202
	CMP -1, @-320
	SUB @-127, 100
	JMP <121, 103
	JMN @270, @500
	SUB #72, @250
	SUB #72, @250
	CMP @700, @202
	CMP @-127, 100
	SUB <0, -100
	SUB <0, -100
	ADD 270, 60
	CMP 0, -100
	SUB -207, <-120
	SUB -207, <-120
	JMP <-127, 100
	JMP <-127, 100
	SUB @700, @202
	ADD @127, 106
	ADD @127, 106
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, -60
	SUB -160, 30
	SUB @700, @202
	CMP <0, -100
	SUB -207, <-126
	SUB @121, 106
	SUB -207, <-120
	JMZ 210, -60
	SUB @700, @202
	MOV @-127, 100
	ADD 210, -60
	MOV @-127, 100
	ADD @127, 106
	ADD 270, 60
	SUB -207, <-126
	ADD 70, 60
	ADD 270, 60
	SUB @700, @202
	SPL 0, <367
	SPL 0, <367
	SPL 0, <367
