--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Feb 28 21:13:51 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     uart_tx
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk_c]
            714 items scored, 310 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             r_Clock_Count_122__i4  (from osc_clk_c +)
   Destination:    FD1S3IX    D              r_SM_Main_i0  (to osc_clk_c +)

   Delay:                   9.455ns  (14.4% logic, 85.6% route), 7 logic levels.

 Constraint Details:

      9.455ns data_path r_Clock_Count_122__i4 to r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 4.280ns

 Path Details: r_Clock_Count_122__i4 to r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              r_Clock_Count_122__i4 (from osc_clk_c)
Route         2   e 1.258                                  r_Clock_Count[4]
LUT4        ---     0.166              B to Z              i1_2_lut
Route         1   e 1.020                                  n841
LUT4        ---     0.166              B to Z              i1_4_lut_adj_3
Route         1   e 1.020                                  n834
LUT4        ---     0.166              C to Z              i434_4_lut
Route         4   e 1.297                                  n719
LUT4        ---     0.166              B to Z              i1_4_lut
Route         9   e 1.459                                  r_SM_Main_2__N_37[1]
LUT4        ---     0.166              D to Z              i264_4_lut
Route         1   e 1.020                                  n549
LUT4        ---     0.166              A to Z              i265_3_lut
Route         1   e 1.020                                  n550
                  --------
                    9.455  (14.4% logic, 85.6% route), 7 logic levels.


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             r_Clock_Count_122__i3  (from osc_clk_c +)
   Destination:    FD1S3IX    D              r_SM_Main_i0  (to osc_clk_c +)

   Delay:                   9.455ns  (14.4% logic, 85.6% route), 7 logic levels.

 Constraint Details:

      9.455ns data_path r_Clock_Count_122__i3 to r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 4.280ns

 Path Details: r_Clock_Count_122__i3 to r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              r_Clock_Count_122__i3 (from osc_clk_c)
Route         2   e 1.258                                  r_Clock_Count[3]
LUT4        ---     0.166              A to Z              i1_2_lut
Route         1   e 1.020                                  n841
LUT4        ---     0.166              B to Z              i1_4_lut_adj_3
Route         1   e 1.020                                  n834
LUT4        ---     0.166              C to Z              i434_4_lut
Route         4   e 1.297                                  n719
LUT4        ---     0.166              B to Z              i1_4_lut
Route         9   e 1.459                                  r_SM_Main_2__N_37[1]
LUT4        ---     0.166              D to Z              i264_4_lut
Route         1   e 1.020                                  n549
LUT4        ---     0.166              A to Z              i265_3_lut
Route         1   e 1.020                                  n550
                  --------
                    9.455  (14.4% logic, 85.6% route), 7 logic levels.


Error:  The following path violates requirements by 4.280ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             r_Clock_Count_122__i1  (from osc_clk_c +)
   Destination:    FD1S3IX    D              r_SM_Main_i0  (to osc_clk_c +)

   Delay:                   9.455ns  (14.4% logic, 85.6% route), 7 logic levels.

 Constraint Details:

      9.455ns data_path r_Clock_Count_122__i1 to r_SM_Main_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 4.280ns

 Path Details: r_Clock_Count_122__i1 to r_SM_Main_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              r_Clock_Count_122__i1 (from osc_clk_c)
Route         2   e 1.258                                  r_Clock_Count[1]
LUT4        ---     0.166              A to Z              i1_2_lut_adj_1
Route         1   e 1.020                                  n843
LUT4        ---     0.166              C to Z              i1_4_lut_adj_3
Route         1   e 1.020                                  n834
LUT4        ---     0.166              C to Z              i434_4_lut
Route         4   e 1.297                                  n719
LUT4        ---     0.166              B to Z              i1_4_lut
Route         9   e 1.459                                  r_SM_Main_2__N_37[1]
LUT4        ---     0.166              D to Z              i264_4_lut
Route         1   e 1.020                                  n549
LUT4        ---     0.166              A to Z              i265_3_lut
Route         1   e 1.020                                  n550
                  --------
                    9.455  (14.4% logic, 85.6% route), 7 logic levels.

Warning: 9.280 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk_c]               |     5.000 ns|     9.280 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n719                                    |       4|     240|     77.42%
                                        |        |        |
n834                                    |       1|     168|     54.19%
                                        |        |        |
n615                                    |      16|     160|     51.61%
                                        |        |        |
r_SM_Main_2__N_37[1]                    |       9|     121|     39.03%
                                        |        |        |
n835                                    |       1|      56|     18.06%
                                        |        |        |
n841                                    |       1|      56|     18.06%
                                        |        |        |
n843                                    |       1|      56|     18.06%
                                        |        |        |
n942                                    |       3|      50|     16.13%
                                        |        |        |
n550                                    |       1|      32|     10.32%
                                        |        |        |
n853                                    |       1|      32|     10.32%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 310  Score: 468507

Constraints cover  714 paths, 95 nets, and 254 connections (94.4% coverage)


Peak memory: 270393344 bytes, TRCE: 192512 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
