{
  "name": "core_arch::x86::avx512fp16::_mm_mask_cvt_roundsh_ss",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512fp16::vcvtsh2ss": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10834,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:16002:1: 16012:2",
  "src": "pub fn _mm_mask_cvt_roundsh_ss<const SAE: i32>(\n    src: __m128,\n    k: __mmask8,\n    a: __m128,\n    b: __m128h,\n) -> __m128 {\n    unsafe {\n        static_assert_sae!(SAE);\n        vcvtsh2ss(a, b, src, k, SAE)\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_mask_cvt_roundsh_ss(_1: core_arch::x86::__m128, _2: u8, _3: core_arch::x86::__m128, _4: core_arch::x86::__m128h) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug b => _4;\n    bb0: {\n        _0 = core_arch::x86::avx512fp16::vcvtsh2ss(_3, _4, _1, _2, SAE) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Convert the lower half-precision (16-bit) floating-point element in b to a single-precision (32-bit)\n floating-point element, store the result in the lower element of dst using writemask k (the element is\n copied from src to dst when mask bit 0 is not set), and copy the upper 3 packed elements from a to the\n upper elements of dst.\n\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvt_roundsh_ss)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}