
component ULA is
generic
    (
        addr : natural := 8
    );
port(
		A, B: in std_logic_vector (3 downto 0);
		OPERACAO: in std_logic_vector  (2 downto 0);
		
		S: out std_logic_vector (3 downto 0);


);

end entity ULA_SIMPLES;