-- VHDL for IBM SMS ALD page 13.14.13.1
-- Title: OP CODE GROUPING
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/25/2020 11:23:55 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_14_13_1_OP_CODE_GROUPING is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_ADD_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS:	 in STD_LOGIC;
		MS_CHAR_TEST_BRANCH_OP_CODE:	 in STD_LOGIC;
		MS_ARS_D_OR_T_OP_CODES:	 in STD_LOGIC;
		MS_PERCENT_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_STORE_ADDR_REGS_OP_CODE:	 in STD_LOGIC;
		PS_NO_D_CY_AT_I_RING_6_OPS:	 out STD_LOGIC;
		PS_NO_INDEX_ON_1ST_ADDR_OPS:	 out STD_LOGIC;
		MS_NO_INDEX_ON_1ST_ADDR_OPS:	 out STD_LOGIC);
end ALD_13_14_13_1_OP_CODE_GROUPING;

architecture behavioral of ALD_13_14_13_1_OP_CODE_GROUPING is 

	signal OUT_5C_P: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_2E_Q: STD_LOGIC;
	signal OUT_5F_H: STD_LOGIC;
	signal OUT_3F_A: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;

begin

	OUT_5C_P <= NOT(MS_ADD_TYPE_OP_CODES AND MS_WM_OR_E_OR_Z_OR_W_OR_V_OR_C_OR_CLEAR_OR_DOT_OPS );
	OUT_5E_C <= NOT(MS_CHAR_TEST_BRANCH_OP_CODE AND MS_ARS_D_OR_T_OP_CODES );
	OUT_2E_Q <= OUT_5F_H;
	OUT_5F_H <= NOT(MS_PERCENT_TYPE_OP_CODES AND MS_STORE_ADDR_REGS_OP_CODE );
	OUT_3F_A <= NOT OUT_5F_H;
	OUT_DOT_4C <= OUT_5C_P OR OUT_5E_C;

	PS_NO_INDEX_ON_1ST_ADDR_OPS <= OUT_2E_Q;
	MS_NO_INDEX_ON_1ST_ADDR_OPS <= OUT_3F_A;
	PS_NO_D_CY_AT_I_RING_6_OPS <= OUT_DOT_4C;


end;
