Analysis & Synthesis report for board
Wed Nov 20 16:14:20 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |controller|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: VGA_Controller:vga
 15. Parameter Settings for User Entity Instance: vgadll:pll|altpll:altpll_component
 16. altpll Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "vgadll:pll"
 18. Port Connectivity Checks: "VGA_Controller:vga"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 20 16:14:20 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; board                                       ;
; Top-level Entity Name              ; controller                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 404                                         ;
;     Total combinational functions  ; 391                                         ;
;     Dedicated logic registers      ; 197                                         ;
; Total registers                    ; 197                                         ;
; Total pins                         ; 160                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; controller         ; board              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Iteration limit for constant Verilog loops                       ; 2000               ; 5000               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                         ; Library ;
+------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; testram/synthesis/submodules/altera_external_memory_bfm.sv ; yes             ; User SystemVerilog HDL File  ; /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/submodules/altera_external_memory_bfm.sv ; testram ;
; VGA_Param.h                                                ; yes             ; User File                    ; /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Param.h                                                ;         ;
; VGA_Controller.v                                           ; yes             ; User Verilog HDL File        ; /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v                                           ;         ;
; vgadll.v                                                   ; yes             ; User Wizard-Generated File   ; /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v                                                   ;         ;
; controller.v                                               ; yes             ; User Verilog HDL File        ; /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v                                               ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                 ; /home/oliver/intelFPGA_lite_19.1/quartus/libraries/megafunctions/altpll.tdf                                          ;         ;
; aglobal191.inc                                             ; yes             ; Megafunction                 ; /home/oliver/intelFPGA_lite_19.1/quartus/libraries/megafunctions/aglobal191.inc                                      ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                 ; /home/oliver/intelFPGA_lite_19.1/quartus/libraries/megafunctions/stratix_pll.inc                                     ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                 ; /home/oliver/intelFPGA_lite_19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                 ; /home/oliver/intelFPGA_lite_19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;         ;
; db/vgadll_altpll.v                                         ; yes             ; Auto-Generated Megafunction  ; /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/db/vgadll_altpll.v                                         ;         ;
+------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 404                                                                              ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 391                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 110                                                                              ;
;     -- 3 input functions                    ; 76                                                                               ;
;     -- <=2 input functions                  ; 205                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 270                                                                              ;
;     -- arithmetic mode                      ; 121                                                                              ;
;                                             ;                                                                                  ;
; Total registers                             ; 197                                                                              ;
;     -- Dedicated logic registers            ; 197                                                                              ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 160                                                                              ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; vgadll:pll|altpll:altpll_component|vgadll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 178                                                                              ;
; Total fan-out                               ; 1932                                                                             ;
; Average fan-out                             ; 2.09                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                         ; Entity Name    ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+----------------+--------------+
; |controller                             ; 391 (284)           ; 197 (122)                 ; 0           ; 0            ; 0       ; 0         ; 160  ; 0            ; |controller                                                                 ; controller     ; work         ;
;    |Reset_Delay:rd|                     ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |controller|Reset_Delay:rd                                                  ; Reset_Delay    ; work         ;
;    |VGA_Controller:vga|                 ; 80 (80)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |controller|VGA_Controller:vga                                              ; VGA_Controller ; work         ;
;    |vgadll:pll|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |controller|vgadll:pll                                                      ; vgadll         ; work         ;
;       |altpll:altpll_component|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |controller|vgadll:pll|altpll:altpll_component                              ; altpll         ; work         ;
;          |vgadll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |controller|vgadll:pll|altpll:altpll_component|vgadll_altpll:auto_generated ; vgadll_altpll  ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |controller|vgadll:pll ; vgadll.v        ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |controller|state                                                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1111 ; state.1010 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; VGA_Controller:vga|Cur_Color_R[0..5]   ; Stuck at GND due to stuck port data_in ;
; VGA_Controller:vga|Cur_Color_G[0..5]   ; Stuck at GND due to stuck port data_in ;
; VGA_Controller:vga|Cur_Color_B[0..5]   ; Stuck at GND due to stuck port data_in ;
; data_reg[1..15]                        ; Merged with data_reg[0]                ;
; state~10                               ; Lost fanout                            ;
; state~11                               ; Lost fanout                            ;
; state~12                               ; Lost fanout                            ;
; state~13                               ; Lost fanout                            ;
; Total Number of Removed Registers = 37 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 197   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 54    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 98    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; y_walker[2]                            ; 4       ;
; x_walker[2]                            ; 4       ;
; y_rand[0]                              ; 2       ;
; x_rand[0]                              ; 2       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |controller|walkercount[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |controller|x_walker[0]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |controller|x_walker[6]    ;
; 9:1                ; 10 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |controller|addr_reg[2]    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |controller|addr_reg[19]   ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; Yes        ; |controller|addr_reg[15]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |controller|y_walker[2]    ;
; 12:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |controller|state          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:vga ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; H_SYNC_CYC     ; 95    ; Signed Integer                         ;
; H_SYNC_BACK    ; 65    ; Signed Integer                         ;
; H_SYNC_ACT     ; 640   ; Signed Integer                         ;
; H_SYNC_FRONT   ; 0     ; Signed Integer                         ;
; H_SYNC_MAX     ; 799   ; Signed Integer                         ;
; V_SYNC_CYC     ; 2     ; Signed Integer                         ;
; V_SYNC_BACK    ; 33    ; Signed Integer                         ;
; V_SYNC_ACT     ; 480   ; Signed Integer                         ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                         ;
; V_SYNC_MAX     ; 524   ; Signed Integer                         ;
; X_START        ; 160   ; Signed Integer                         ;
; Y_START        ; 35    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgadll:pll|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------+
; Parameter Name                ; Value                    ; Type                 ;
+-------------------------------+--------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped              ;
; PLL_TYPE                      ; AUTO                     ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vgadll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped              ;
; SCAN_CHAIN                    ; LONG                     ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 37037                    ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped              ;
; LOCK_HIGH                     ; 1                        ; Untyped              ;
; LOCK_LOW                      ; 1                        ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped              ;
; SKIP_VCO                      ; OFF                      ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped              ;
; BANDWIDTH                     ; 0                        ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped              ;
; DOWN_SPREAD                   ; 0                        ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1007                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1080                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 3                        ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped              ;
; DPA_DIVIDER                   ; 0                        ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped              ;
; VCO_MIN                       ; 0                        ; Untyped              ;
; VCO_MAX                       ; 0                        ; Untyped              ;
; VCO_CENTER                    ; 0                        ; Untyped              ;
; PFD_MIN                       ; 0                        ; Untyped              ;
; PFD_MAX                       ; 0                        ; Untyped              ;
; M_INITIAL                     ; 0                        ; Untyped              ;
; M                             ; 0                        ; Untyped              ;
; N                             ; 1                        ; Untyped              ;
; M2                            ; 1                        ; Untyped              ;
; N2                            ; 1                        ; Untyped              ;
; SS                            ; 1                        ; Untyped              ;
; C0_HIGH                       ; 0                        ; Untyped              ;
; C1_HIGH                       ; 0                        ; Untyped              ;
; C2_HIGH                       ; 0                        ; Untyped              ;
; C3_HIGH                       ; 0                        ; Untyped              ;
; C4_HIGH                       ; 0                        ; Untyped              ;
; C5_HIGH                       ; 0                        ; Untyped              ;
; C6_HIGH                       ; 0                        ; Untyped              ;
; C7_HIGH                       ; 0                        ; Untyped              ;
; C8_HIGH                       ; 0                        ; Untyped              ;
; C9_HIGH                       ; 0                        ; Untyped              ;
; C0_LOW                        ; 0                        ; Untyped              ;
; C1_LOW                        ; 0                        ; Untyped              ;
; C2_LOW                        ; 0                        ; Untyped              ;
; C3_LOW                        ; 0                        ; Untyped              ;
; C4_LOW                        ; 0                        ; Untyped              ;
; C5_LOW                        ; 0                        ; Untyped              ;
; C6_LOW                        ; 0                        ; Untyped              ;
; C7_LOW                        ; 0                        ; Untyped              ;
; C8_LOW                        ; 0                        ; Untyped              ;
; C9_LOW                        ; 0                        ; Untyped              ;
; C0_INITIAL                    ; 0                        ; Untyped              ;
; C1_INITIAL                    ; 0                        ; Untyped              ;
; C2_INITIAL                    ; 0                        ; Untyped              ;
; C3_INITIAL                    ; 0                        ; Untyped              ;
; C4_INITIAL                    ; 0                        ; Untyped              ;
; C5_INITIAL                    ; 0                        ; Untyped              ;
; C6_INITIAL                    ; 0                        ; Untyped              ;
; C7_INITIAL                    ; 0                        ; Untyped              ;
; C8_INITIAL                    ; 0                        ; Untyped              ;
; C9_INITIAL                    ; 0                        ; Untyped              ;
; C0_MODE                       ; BYPASS                   ; Untyped              ;
; C1_MODE                       ; BYPASS                   ; Untyped              ;
; C2_MODE                       ; BYPASS                   ; Untyped              ;
; C3_MODE                       ; BYPASS                   ; Untyped              ;
; C4_MODE                       ; BYPASS                   ; Untyped              ;
; C5_MODE                       ; BYPASS                   ; Untyped              ;
; C6_MODE                       ; BYPASS                   ; Untyped              ;
; C7_MODE                       ; BYPASS                   ; Untyped              ;
; C8_MODE                       ; BYPASS                   ; Untyped              ;
; C9_MODE                       ; BYPASS                   ; Untyped              ;
; C0_PH                         ; 0                        ; Untyped              ;
; C1_PH                         ; 0                        ; Untyped              ;
; C2_PH                         ; 0                        ; Untyped              ;
; C3_PH                         ; 0                        ; Untyped              ;
; C4_PH                         ; 0                        ; Untyped              ;
; C5_PH                         ; 0                        ; Untyped              ;
; C6_PH                         ; 0                        ; Untyped              ;
; C7_PH                         ; 0                        ; Untyped              ;
; C8_PH                         ; 0                        ; Untyped              ;
; C9_PH                         ; 0                        ; Untyped              ;
; L0_HIGH                       ; 1                        ; Untyped              ;
; L1_HIGH                       ; 1                        ; Untyped              ;
; G0_HIGH                       ; 1                        ; Untyped              ;
; G1_HIGH                       ; 1                        ; Untyped              ;
; G2_HIGH                       ; 1                        ; Untyped              ;
; G3_HIGH                       ; 1                        ; Untyped              ;
; E0_HIGH                       ; 1                        ; Untyped              ;
; E1_HIGH                       ; 1                        ; Untyped              ;
; E2_HIGH                       ; 1                        ; Untyped              ;
; E3_HIGH                       ; 1                        ; Untyped              ;
; L0_LOW                        ; 1                        ; Untyped              ;
; L1_LOW                        ; 1                        ; Untyped              ;
; G0_LOW                        ; 1                        ; Untyped              ;
; G1_LOW                        ; 1                        ; Untyped              ;
; G2_LOW                        ; 1                        ; Untyped              ;
; G3_LOW                        ; 1                        ; Untyped              ;
; E0_LOW                        ; 1                        ; Untyped              ;
; E1_LOW                        ; 1                        ; Untyped              ;
; E2_LOW                        ; 1                        ; Untyped              ;
; E3_LOW                        ; 1                        ; Untyped              ;
; L0_INITIAL                    ; 1                        ; Untyped              ;
; L1_INITIAL                    ; 1                        ; Untyped              ;
; G0_INITIAL                    ; 1                        ; Untyped              ;
; G1_INITIAL                    ; 1                        ; Untyped              ;
; G2_INITIAL                    ; 1                        ; Untyped              ;
; G3_INITIAL                    ; 1                        ; Untyped              ;
; E0_INITIAL                    ; 1                        ; Untyped              ;
; E1_INITIAL                    ; 1                        ; Untyped              ;
; E2_INITIAL                    ; 1                        ; Untyped              ;
; E3_INITIAL                    ; 1                        ; Untyped              ;
; L0_MODE                       ; BYPASS                   ; Untyped              ;
; L1_MODE                       ; BYPASS                   ; Untyped              ;
; G0_MODE                       ; BYPASS                   ; Untyped              ;
; G1_MODE                       ; BYPASS                   ; Untyped              ;
; G2_MODE                       ; BYPASS                   ; Untyped              ;
; G3_MODE                       ; BYPASS                   ; Untyped              ;
; E0_MODE                       ; BYPASS                   ; Untyped              ;
; E1_MODE                       ; BYPASS                   ; Untyped              ;
; E2_MODE                       ; BYPASS                   ; Untyped              ;
; E3_MODE                       ; BYPASS                   ; Untyped              ;
; L0_PH                         ; 0                        ; Untyped              ;
; L1_PH                         ; 0                        ; Untyped              ;
; G0_PH                         ; 0                        ; Untyped              ;
; G1_PH                         ; 0                        ; Untyped              ;
; G2_PH                         ; 0                        ; Untyped              ;
; G3_PH                         ; 0                        ; Untyped              ;
; E0_PH                         ; 0                        ; Untyped              ;
; E1_PH                         ; 0                        ; Untyped              ;
; E2_PH                         ; 0                        ; Untyped              ;
; E3_PH                         ; 0                        ; Untyped              ;
; M_PH                          ; 0                        ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped              ;
; CLK0_COUNTER                  ; G0                       ; Untyped              ;
; CLK1_COUNTER                  ; G0                       ; Untyped              ;
; CLK2_COUNTER                  ; G0                       ; Untyped              ;
; CLK3_COUNTER                  ; G0                       ; Untyped              ;
; CLK4_COUNTER                  ; G0                       ; Untyped              ;
; CLK5_COUNTER                  ; G0                       ; Untyped              ;
; CLK6_COUNTER                  ; E0                       ; Untyped              ;
; CLK7_COUNTER                  ; E1                       ; Untyped              ;
; CLK8_COUNTER                  ; E2                       ; Untyped              ;
; CLK9_COUNTER                  ; E3                       ; Untyped              ;
; L0_TIME_DELAY                 ; 0                        ; Untyped              ;
; L1_TIME_DELAY                 ; 0                        ; Untyped              ;
; G0_TIME_DELAY                 ; 0                        ; Untyped              ;
; G1_TIME_DELAY                 ; 0                        ; Untyped              ;
; G2_TIME_DELAY                 ; 0                        ; Untyped              ;
; G3_TIME_DELAY                 ; 0                        ; Untyped              ;
; E0_TIME_DELAY                 ; 0                        ; Untyped              ;
; E1_TIME_DELAY                 ; 0                        ; Untyped              ;
; E2_TIME_DELAY                 ; 0                        ; Untyped              ;
; E3_TIME_DELAY                 ; 0                        ; Untyped              ;
; M_TIME_DELAY                  ; 0                        ; Untyped              ;
; N_TIME_DELAY                  ; 0                        ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped              ;
; ENABLE0_COUNTER               ; L0                       ; Untyped              ;
; ENABLE1_COUNTER               ; L0                       ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped              ;
; LOOP_FILTER_C                 ; 5                        ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped              ;
; VCO_POST_SCALE                ; 0                        ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK0                     ; PORT_USED                ; Untyped              ;
; PORT_CLK1                     ; PORT_USED                ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped              ;
; PORT_ARESET                   ; PORT_USED                ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped              ;
; M_TEST_SOURCE                 ; 5                        ; Untyped              ;
; C0_TEST_SOURCE                ; 5                        ; Untyped              ;
; C1_TEST_SOURCE                ; 5                        ; Untyped              ;
; C2_TEST_SOURCE                ; 5                        ; Untyped              ;
; C3_TEST_SOURCE                ; 5                        ; Untyped              ;
; C4_TEST_SOURCE                ; 5                        ; Untyped              ;
; C5_TEST_SOURCE                ; 5                        ; Untyped              ;
; C6_TEST_SOURCE                ; 5                        ; Untyped              ;
; C7_TEST_SOURCE                ; 5                        ; Untyped              ;
; C8_TEST_SOURCE                ; 5                        ; Untyped              ;
; C9_TEST_SOURCE                ; 5                        ; Untyped              ;
; CBXI_PARAMETER                ; vgadll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped              ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE       ;
+-------------------------------+--------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; vgadll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgadll:pll"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:vga"                                                                                                                                          ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iRed[5..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iGreen[5..0]         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iBlue[5..0]          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iCursor_X            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_Y            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_R            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_G            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iCursor_B            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oAddress             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; oVGA_CLOCK           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 197                         ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 42                          ;
;     ENA CLR           ; 20                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 9                           ;
;     ENA SLD           ; 17                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 1                           ;
;     plain             ; 72                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 393                         ;
;     arith             ; 121                         ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 4                           ;
;     normal            ; 272                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 72                          ;
;         4 data inputs ; 110                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Nov 20 16:14:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off diffusion2d -c board
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testram/synthesis/testram.v
    Info (12023): Found entity 1: testram File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/testram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testram/synthesis/submodules/altera_external_memory_bfm.sv
    Info (12023): Found entity 1: altera_external_memory_bfm File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/submodules/altera_external_memory_bfm.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v Line: 8
Warning (10090): Verilog HDL syntax warning at board.v(26): extra block comment delimiter characters /* within block comment File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file board.v
    Info (12023): Found entity 1: board File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgadll.v
    Info (12023): Found entity 1: vgadll File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file controller.v
    Info (12023): Found entity 1: Reset_Delay File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 1
    Info (12023): Found entity 2: controller File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file sram_test.v
    Info (12023): Found entity 1: sram_test File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file testbench.v
    Info (12023): Found entity 1: tram File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v Line: 2
    Info (12023): Found entity 2: single_port_ram File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v Line: 13
    Info (12023): Found entity 3: testbench File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at controller.v(88): created implicit net for "VGA_CTL_CLK" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(102): created implicit net for "cdt_chipselect" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v Line: 102
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(103): created implicit net for "cdt_byteenable" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v Line: 103
Info (12127): Elaborating entity "controller" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at controller.v(159): truncated value with size 42 to match size of target (20) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 159
Warning (10230): Verilog HDL assignment warning at controller.v(164): truncated value with size 42 to match size of target (20) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 164
Warning (10230): Verilog HDL assignment warning at controller.v(165): truncated value with size 32 to match size of target (1) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 165
Warning (10230): Verilog HDL assignment warning at controller.v(169): truncated value with size 42 to match size of target (20) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 169
Warning (10230): Verilog HDL assignment warning at controller.v(170): truncated value with size 32 to match size of target (1) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 170
Warning (10230): Verilog HDL assignment warning at controller.v(174): truncated value with size 42 to match size of target (20) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 174
Warning (10230): Verilog HDL assignment warning at controller.v(175): truncated value with size 32 to match size of target (1) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 175
Warning (10230): Verilog HDL assignment warning at controller.v(186): truncated value with size 32 to match size of target (10) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 186
Warning (10230): Verilog HDL assignment warning at controller.v(187): truncated value with size 32 to match size of target (10) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 187
Warning (10230): Verilog HDL assignment warning at controller.v(205): truncated value with size 31 to match size of target (10) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 205
Warning (10230): Verilog HDL assignment warning at controller.v(206): truncated value with size 31 to match size of target (10) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 206
Warning (10230): Verilog HDL assignment warning at controller.v(212): truncated value with size 32 to match size of target (9) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 212
Warning (10136): Verilog HDL Module Declaration warning at controller.v(19): port "VGA_VS" already exists in the list of ports File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 19
Warning (10034): Output port "GPIO" at controller.v(25) has no driver File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:rd" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 86
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:vga" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 103
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(106): truncated value with size 32 to match size of target (10) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v Line: 106
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(107): truncated value with size 32 to match size of target (10) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v Line: 107
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(108): truncated value with size 32 to match size of target (20) File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v Line: 108
Info (12128): Elaborating entity "vgadll" for hierarchy "vgadll:pll" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 109
Info (12128): Elaborating entity "altpll" for hierarchy "vgadll:pll|altpll:altpll_component" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v Line: 108
Info (12130): Elaborated megafunction instantiation "vgadll:pll|altpll:altpll_component" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v Line: 108
Info (12133): Instantiated megafunction "vgadll:pll|altpll:altpll_component" with the following parameter: File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1080"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1007"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vgadll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vgadll_altpll.v
    Info (12023): Found entity 1: vgadll_altpll File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/db/vgadll_altpll.v Line: 31
Info (12128): Elaborating entity "vgadll_altpll" for hierarchy "vgadll:pll|altpll:altpll_component|vgadll_altpll:auto_generated" File: /home/oliver/intelFPGA_lite_19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 30
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 30
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 27
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 29
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 28
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 29
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 29
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 29
    Warning (13410): Pin "GPIO[0]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[1]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[2]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[3]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[4]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[5]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[6]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[7]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[8]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[9]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[10]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[11]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[12]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[13]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[14]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[15]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[16]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[17]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[18]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[19]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[20]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[21]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[22]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[23]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[24]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[25]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[26]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[27]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[28]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[29]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[30]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[31]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[32]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[33]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[34]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[35]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[36]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[37]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[38]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
    Warning (13410): Pin "GPIO[39]" is stuck at GND File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 35 assignments for entity "altera_external_memory_bfm" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "testram" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity testram -sip testram/simulation/testram.sip -library lib_testram was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity testram -sip testram/simulation/testram.sip -library lib_testram was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity testram -sip testram/simulation/testram.sip -library lib_testram was ignored
Info (144001): Generated suppressed messages file /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/output_files/board.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v Line: 24
Info (21057): Implemented 568 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 407 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 1037 megabytes
    Info: Processing ended: Wed Nov 20 16:14:20 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/output_files/board.map.smsg.


