-- VHDL for IBM SMS ALD group AddOutputTranslatorShifts2
-- Title: AddOutputTranslatorShifts2
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/29/2020 5:08:30 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AddOutputTranslatorShifts2 is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MB_ADDER_MX_Q0: in STD_LOGIC;
		MB_ADDER_MX_Q2: in STD_LOGIC;
		MB_B0_SHIFT: in STD_LOGIC;
		MB_B3_SHIFT: in STD_LOGIC;
		MB_B1_SHIFT: in STD_LOGIC;
		MB_B2_SHIFT: in STD_LOGIC;
		MB_ADDER_OUT_NOT_1_BIT: in STD_LOGIC;
		MB_B2_OR_B3_SHIFT: in STD_LOGIC;
		MB_ADDER_OUT_1_BIT: in STD_LOGIC;
		MB_B0_OR_B1_SHIFT: in STD_LOGIC;
		MB_ADDER_MX_Q4: in STD_LOGIC;
		MB_ADDER_MX_Q6: in STD_LOGIC;
		MB_ADDER_MX_Q8: in STD_LOGIC;
		MB_ADDER_MX_NO_CARRY_OUT: in STD_LOGIC;
		MB_ADDER_MX_CARRY_OUT: in STD_LOGIC;
		PB_Q0_DOT_ANY_SHIFT: out STD_LOGIC;
		PB_Q0_DOT_B0_SHIFT: out STD_LOGIC;
		PB_Q0_DOT_B1_SHIFT: out STD_LOGIC;
		PB_Q0_DOT_B2_SHIFT: out STD_LOGIC;
		PB_Q0_DOT_B3_SHIFT: out STD_LOGIC;
		PB_Q2_DOT_B0_OR_B2_SHIFT: out STD_LOGIC;
		PB_Q2_DOT_B1_OR_B3_SHIFT: out STD_LOGIC;
		PB_Q2_DOT_B0_OR_B1_SHIFT: out STD_LOGIC;
		PB_Q2_DOT_B2_OR_B3_SHIFT: out STD_LOGIC;
		PB_Q4_DOT_ANY_SHIFT: out STD_LOGIC;
		PB_Q4_DOT_B0_SHIFT: out STD_LOGIC;
		PB_Q4_DOT_B1_SHIFT: out STD_LOGIC;
		PB_Q4_DOT_B2_SHIFT: out STD_LOGIC;
		PB_Q4_DOT_B3_SHIFT: out STD_LOGIC;
		PB_Q6_DOT_B0_SHIFT: out STD_LOGIC;
		PB_Q6_DOT_B1_SHIFT: out STD_LOGIC;
		PB_Q6_DOT_B2_SHIFT: out STD_LOGIC;
		PB_Q6_DOT_B3_SHIFT: out STD_LOGIC;
		PB_Q6_DOT_B0_OR_B1_SHIFT: out STD_LOGIC;
		PB_Q6_DOT_B2_OR_B3_SHIFT: out STD_LOGIC;
		PS_ADDER_CARRY: out STD_LOGIC;
		PS_ADDER_NO_CARRY: out STD_LOGIC;
		PB_Q8_DOT_B0_SHIFT: out STD_LOGIC;
		PB_Q8_DOT_B1_SHIFT: out STD_LOGIC;
		PB_Q8_DOT_B2_SHIFT: out STD_LOGIC;
		PB_Q8_DOT_B3_SHIFT: out STD_LOGIC;
		PB_ADDER_NO_CARRY: out STD_LOGIC;
		PB_Q8_DOT_B0_OR_B1_SHIFT: out STD_LOGIC;
		PB_ADDER_CARRY: out STD_LOGIC;
		PB_Q8_DOT_B2_OR_B3_SHIFT: out STD_LOGIC;
		LAMP_15A1C11: out STD_LOGIC);
end AddOutputTranslatorShifts2;


ARCHITECTURE structural of AddOutputTranslatorShifts2 is

BEGIN

Page_16_14_03_1: ENTITY ALD_16_14_03_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADDER_MX_Q0 =>
		MB_ADDER_MX_Q0,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	MB_ADDER_OUT_NOT_1_BIT =>
		MB_ADDER_OUT_NOT_1_BIT,
	MB_ADDER_MX_Q2 =>
		MB_ADDER_MX_Q2,
	MB_ADDER_OUT_1_BIT =>
		MB_ADDER_OUT_1_BIT,
	MB_B0_OR_B1_SHIFT =>
		MB_B0_OR_B1_SHIFT,
	MB_B2_OR_B3_SHIFT =>
		MB_B2_OR_B3_SHIFT,
	PB_Q0_DOT_ANY_SHIFT =>
		PB_Q0_DOT_ANY_SHIFT,
	PB_Q0_DOT_B0_SHIFT =>
		PB_Q0_DOT_B0_SHIFT,
	PB_Q0_DOT_B1_SHIFT =>
		PB_Q0_DOT_B1_SHIFT,
	PB_Q0_DOT_B2_SHIFT =>
		PB_Q0_DOT_B2_SHIFT,
	PB_Q0_DOT_B3_SHIFT =>
		PB_Q0_DOT_B3_SHIFT,
	PB_Q2_DOT_B0_OR_B2_SHIFT =>
		PB_Q2_DOT_B0_OR_B2_SHIFT,
	PB_Q2_DOT_B1_OR_B3_SHIFT =>
		PB_Q2_DOT_B1_OR_B3_SHIFT,
	PB_Q2_DOT_B0_OR_B1_SHIFT =>
		PB_Q2_DOT_B0_OR_B1_SHIFT,
	PB_Q2_DOT_B2_OR_B3_SHIFT =>
		PB_Q2_DOT_B2_OR_B3_SHIFT
	);

Page_16_14_04_1: ENTITY ALD_16_14_04_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_ADDER_MX_Q4 =>
		MB_ADDER_MX_Q4,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	PB_Q4_DOT_ANY_SHIFT =>
		PB_Q4_DOT_ANY_SHIFT,
	PB_Q4_DOT_B0_SHIFT =>
		PB_Q4_DOT_B0_SHIFT,
	PB_Q4_DOT_B1_SHIFT =>
		PB_Q4_DOT_B1_SHIFT,
	PB_Q4_DOT_B2_SHIFT =>
		PB_Q4_DOT_B2_SHIFT,
	PB_Q4_DOT_B3_SHIFT =>
		PB_Q4_DOT_B3_SHIFT
	);

Page_16_14_05_1: ENTITY ALD_16_14_05_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	MB_ADDER_MX_Q6 =>
		MB_ADDER_MX_Q6,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	MB_B0_OR_B1_SHIFT =>
		MB_B0_OR_B1_SHIFT,
	MB_B2_OR_B3_SHIFT =>
		MB_B2_OR_B3_SHIFT,
	PB_Q6_DOT_B0_SHIFT =>
		PB_Q6_DOT_B0_SHIFT,
	PB_Q6_DOT_B1_SHIFT =>
		PB_Q6_DOT_B1_SHIFT,
	PB_Q6_DOT_B2_SHIFT =>
		PB_Q6_DOT_B2_SHIFT,
	PB_Q6_DOT_B3_SHIFT =>
		PB_Q6_DOT_B3_SHIFT,
	PB_Q6_DOT_B0_OR_B1_SHIFT =>
		PB_Q6_DOT_B0_OR_B1_SHIFT,
	PB_Q6_DOT_B2_OR_B3_SHIFT =>
		PB_Q6_DOT_B2_OR_B3_SHIFT
	);

Page_16_14_06_1: ENTITY ALD_16_14_06_1_ADD_OUTPUT_TRANSLATOR_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MB_B0_SHIFT =>
		MB_B0_SHIFT,
	MB_B1_SHIFT =>
		MB_B1_SHIFT,
	MB_B2_SHIFT =>
		MB_B2_SHIFT,
	MB_B3_SHIFT =>
		MB_B3_SHIFT,
	MB_B0_OR_B1_SHIFT =>
		MB_B0_OR_B1_SHIFT,
	MB_ADDER_MX_NO_CARRY_OUT =>
		MB_ADDER_MX_NO_CARRY_OUT,
	MB_ADDER_MX_Q8 =>
		MB_ADDER_MX_Q8,
	MB_B2_OR_B3_SHIFT =>
		MB_B2_OR_B3_SHIFT,
	MB_ADDER_MX_CARRY_OUT =>
		MB_ADDER_MX_CARRY_OUT,
	PB_Q8_DOT_B0_SHIFT =>
		PB_Q8_DOT_B0_SHIFT,
	PB_Q8_DOT_B1_SHIFT =>
		PB_Q8_DOT_B1_SHIFT,
	PB_Q8_DOT_B2_SHIFT =>
		PB_Q8_DOT_B2_SHIFT,
	PB_Q8_DOT_B3_SHIFT =>
		PB_Q8_DOT_B3_SHIFT,
	PS_ADDER_NO_CARRY =>
		PS_ADDER_NO_CARRY,
	PB_ADDER_NO_CARRY =>
		PB_ADDER_NO_CARRY,
	PB_Q8_DOT_B0_OR_B1_SHIFT =>
		PB_Q8_DOT_B0_OR_B1_SHIFT,
	PS_ADDER_CARRY =>
		PS_ADDER_CARRY,
	PB_ADDER_CARRY =>
		PB_ADDER_CARRY,
	PB_Q8_DOT_B2_OR_B3_SHIFT =>
		PB_Q8_DOT_B2_OR_B3_SHIFT,
	LAMP_15A1C11 =>
		LAMP_15A1C11
	);


END;
