{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1473178797625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1473178797625 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_SOC_NoHPS 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"DE0_SOC_NoHPS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1473178797633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473178797694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473178797695 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1473178798183 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1473178798232 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1473178798345 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1473178805705 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473178805800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1473178805803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1473178805804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1473178805805 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1473178805806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1473178805806 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1473178805806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1473178805806 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1473178805807 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1473178805807 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473178805889 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_SOC_NoHPS.SDC " "Reading SDC File: 'DE0_SOC_NoHPS.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1473178813471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_SOC_NoHPS.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE0_SOC_NoHPS.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1473178813474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_SOC_NoHPS.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at DE0_SOC_NoHPS.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1473178813475 ""}  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1473178813475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_SOC_NoHPS.sdc 15 altera_reserved_tdi port " "Ignored filter at DE0_SOC_NoHPS.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1473178813475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_SOC_NoHPS.sdc 15 altera_reserved_tck clock " "Ignored filter at DE0_SOC_NoHPS.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1473178813476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_SOC_NoHPS.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at DE0_SOC_NoHPS.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1473178813476 ""}  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1473178813476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_SOC_NoHPS.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at DE0_SOC_NoHPS.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1473178813476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_SOC_NoHPS.sdc 16 altera_reserved_tms port " "Ignored filter at DE0_SOC_NoHPS.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1473178813476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_SOC_NoHPS.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE0_SOC_NoHPS.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1473178813476 ""}  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1473178813476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_SOC_NoHPS.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE0_SOC_NoHPS.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1473178813476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_SOC_NoHPS.sdc 17 altera_reserved_tdo port " "Ignored filter at DE0_SOC_NoHPS.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1473178813477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE0_SOC_NoHPS.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at DE0_SOC_NoHPS.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1473178813477 ""}  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1473178813477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE0_SOC_NoHPS.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at DE0_SOC_NoHPS.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1473178813477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1473178813477 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1473178813479 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1473178813479 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473178813479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473178813479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473178813479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473178813479 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1473178813479 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1473178813479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1473178813482 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1473178813590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473178813984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1473178814323 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1473178814441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473178814442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1473178815663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X57_Y12 X68_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23"} { { 12 { 0 ""} 57 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1473178818621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1473178818621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1473178818719 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1473178818719 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1473178818719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473178818724 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1473178821445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1473178821475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1473178823051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1473178823051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1473178824602 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473178827998 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 22 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 23 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 29 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 38 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 39 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 40 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 42 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 43 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 44 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 45 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 46 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 47 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 48 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 49 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 50 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 51 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 52 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 56 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 69 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 75 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 76 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 77 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 78 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 79 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 80 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 81 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 87 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 88 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 89 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 90 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 91 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS_Top_Level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/" { { 0 { 0 ""} 0 93 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1473178828339 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1473178828339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.fit.smsg " "Generated suppressed messages file C:/Users/user/Documents/School Stuff/Fall 2016 Semester/EELE 475 Hardware and Software Engineering for Embedded Systems/labs/lab1/DE0_SOC_NoHPS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1473178828403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2350 " "Peak virtual memory: 2350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473178829716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 10:20:29 2016 " "Processing ended: Tue Sep 06 10:20:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473178829716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473178829716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473178829716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1473178829716 ""}
