--- <p>layout: post<p>title: 2017-11-12 fpga go<p>---<p><h4>2017-11-12 fpga go</h4>
<ul>
<li>Call for clarification</li>
<li>Open toolchain is Verilog / VHDL / Lattice tools</li>
<li>
<p>130 lines of 150us at 24Msps on 16 bits is 7488000 bits</p>
</li>
<li>
<p>Worked on two experiments: <a href="/retired/alt.tbo/20171111a/Readme.md">pulser tests</a> and <a href="/retired/alt.tbo/20171112a/Readme.md">testing new probe</a>, <a href="/retired/alt.tbo/20171112b/Readme.md">and again, once the probe is refilled</a></p>
</li>
<li>@done 20171111a and 20171112b Readmes</li>
</ul>
<h4>


