ISE Version: Release 14.7 - xtclsh P.20131013 (lin64)
make -f Makefile.b200.inc bin NAME=B200 DEVICE=XC6SLX75 EXTRA_DEFS=" "
make[1]: Entering directory '/home/thompsonlab/Documents/fpga/usrp3/top/b200'
build-B200//b200.xise
xtclsh /home/thompsonlab/Documents/fpga/usrp3/top/tcl/ise_helper.tcl ""
>>> Creating project: build-B200//b200.xise
Changed current working directory to the project directory:
"/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200" 
>>> Setting: Project[family] = Spartan6
>>> Setting: Project[device] = XC6SLX75
>>> Setting: Project[package] = fgg484
>>> Setting: Project[speed] = -3
>>> Setting: Project[top_level_module_type] = HDL
>>> Setting: Project[synthesis_tool] = XST (VHDL/Verilog)
>>> Setting: Project[simulator] = ISE Simulator (VHDL/Verilog)
>>> Setting: Project[Preferred Language] = Verilog
>>> Setting: Project[Enable Message Filtering] = FALSE
>>> Setting: Project[Display Incremental Messages] = FALSE
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_io.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.ucf
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/timing.ucf
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/S6CLK2PIN.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/signal.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal2.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/b200_clk_gen.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/fifo_4k_2clk.xco
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/fifo_short_2clk.xco
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.xco
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.xco
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.xco
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.xco
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux4.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux8.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk_cascade.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_cascade.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop2.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_filter_mux4.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_loopback.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux4.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux8.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux_select.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_packet_gate.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/monitor_axi_fifo.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo/shortfifo.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/ad5662_auto_spi.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/arb_qualify_master.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_crossbar_intf.sv
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_crossbar.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_fifo_header.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_forwarding_cam.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_setting_reg.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_slave_mux.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_test_vfifo.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/bin2gray.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/binary_encoder.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/dram_2port.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/filter_bad_sid.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr_io.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/gray2bin.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/por_gen.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/priority_encoder_one_hot.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/priority_encoder.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/radio_ctrl_proc.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/ram_2port.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/reset_sync.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/s7_icap_wb.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/serial_to_settings.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/setting_reg.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_crossclock.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_mux_crossclock.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_mux.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_timed_fifo.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_i2c_core.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_spi_core.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer_impl.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control/user_settings.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/control_200/cvita_uart.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/timing/time_compare.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/timing/timekeeper.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_generator.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_synchronizer.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_to_fifo64.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/fifo64_to_gpif2.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/axis_packet_debug.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/chdr_eth_framer.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_chunker.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_dechunker.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_insert_tlast.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_packet_debug.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/eth_dispatch.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/eth_interface.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/fix_short_packet.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/source_flow_control.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/vita_eth_framer.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/cvita_dest_lookup_legacy.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/source_flow_control_legacy.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/wb_1master.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/settings_bus.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/settings_readback.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/axi_stream_to_wb.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/timing/time_compare.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/timing/timekeeper.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_generator.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_synchronizer.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/acc.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip_reg.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round_reg.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_reg.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add_then_mac.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_decim.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_dec_shifter.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_interp.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_int_shifter.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip_reg.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_stage.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_z24.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_dec.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_interp.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/Makefile.srcs
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_reg.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_sd.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/rx_dcoffset.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/rx_frontend.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/sign_extend.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_dec.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_int.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/srl.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/dsp/tx_frontend.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita/flow_control_responder.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita/packet_error_responder.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_12sc_to_16sc.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_12sc.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_32f.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_8sc.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_xxxx_chain.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16s_to_32f.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16s_to_8s.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_32f_to_16sc.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_32f_to_16s.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_8sc_to_16sc.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_8s_to_16s.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_xxxx_to_16sc_chain.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/context_packet_gen.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/float_to_iq.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/iq_to_float.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_control.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_control.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_deframer.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/tx_responder.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/xxf_to_xxs.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/xxs_to_xxf.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_chdr_header_trigger.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_chdr_test_pattern.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_defs.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_fifo.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_embed_tlast.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_extract_tlast.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_fast_extract_tlast.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_fast_fifo.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_to_strobed.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/axi/strobed_to_axi.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catcap_ddr_cmos.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catgen_ddr_cmos.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catcodec_ddr_cmos.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_input_lvds.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_output_lvds.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_io_lvds.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.xco
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v
>>> Adding source to project: /home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.xco
>>> Setting: Synthesize - XST[Pack I/O Registers into IOBs] = Yes
>>> Setting: Synthesize - XST[Optimization Effort] = High
>>> Setting: Synthesize - XST[Optimize Instantiated Primitives] = TRUE
>>> Setting: Synthesize - XST[Register Balancing] = Yes
>>> Setting: Synthesize - XST[Use Clock Enable] = Auto
>>> Setting: Synthesize - XST[Use Synchronous Reset] = Auto
>>> Setting: Synthesize - XST[Use Synchronous Set] = Auto
>>> Setting: Synthesize - XST[Verilog Macros] = SPARTAN6=1  
>>> Setting: Translate[Macro Search Path] = /home/thompsonlab/Documents/fpga/usrp3/top/b200/../../coregen/
>>> Setting: Map[Generate Detailed MAP Report] = TRUE
>>> Setting: Map[Allow Logic Optimization Across Hierarchy] = TRUE
>>> Setting: Map[Map to Input Functions] = 4
>>> Setting: Map[Optimization Strategy (Cover Mode)] = Speed
>>> Setting: Map[Pack I/O Registers/Latches into IOBs] = For Inputs and Outputs
>>> Setting: Map[Perform Timing-Driven Packing and Placement] = TRUE
>>> Setting: Map[Map Effort Level] = High
>>> Setting: Map[Extra Effort] = Normal
>>> Setting: Map[Combinatorial Logic Optimization] = TRUE
>>> Setting: Map[Register Duplication] = TRUE
>>> Setting: Place & Route[Place & Route Effort Level (Overall)] = Standard
>>> Setting: Generate Post-Place & Route Static Timing[Number of Paths in Error/Verbose Report] = 10
>>> Setting: Generate Post-Place & Route Static Timing[Report Type] = Error Report
>>> Setting: Generate Programming File[Create Binary Configuration File] = TRUE
>>> Setting: Generate Programming File[Done (Output Events)] = 5
>>> Setting: Generate Programming File[Enable Bitstream Compression] = TRUE
>>> Setting: Generate Programming File[Unused IOB Pins] = Pull Up
build-B200//b200.bin
xtclsh /home/thompsonlab/Documents/fpga/usrp3/top/tcl/ise_helper.tcl "Generate Programming File" 2>&1 | tee build-B200//build.log
>>> Opening project: build-B200//b200.xise
Changed current working directory to the project directory:
"/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200" 
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_chdr_header_trigger.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_chdr_test_pattern.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" into
   library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_defs.v' in file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" line 5
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_embed_tlast.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_extract_tlast.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_fast_extract_tlast.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_fast_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_to_strobed.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/strobed_to_axi.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/ad5662_auto_spi.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/arb_qualify_master.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_crossbar.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_fifo_header.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_forwarding_cam.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_setting_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_slave_mux.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_test_vfifo.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/bin2gray.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/binary_encoder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/dram_2port.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/filter_bad_sid.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr_io.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gray2bin.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/por_gen.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/priority_encoder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/priority_encoder_one_hot.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/radio_ctrl_proc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/ram_2port.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/reset_sync.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/s7_icap_wb.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/serial_to_settings.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/setting_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_crossclock.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_mux.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_mux_crossclo
   ck.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_timed_fifo.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_i2c_core.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_spi_core.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer_impl.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/user_settings.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control_200/cvita_uart.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/acc.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_reg.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add_then_mac.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_dec_shifter.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_decim.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_int_shifter.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_interp.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip_reg.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_stage.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_z24.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_dec.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_interp.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_reg.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_sd.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/rx_dcoffset.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/rx_frontend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/sign_extend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_dec.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_int.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/srl.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/tx_frontend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux4.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux8.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk_cascade.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_cascade.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_filter_mux4.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_loopback.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux4.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux8.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux_select.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_packet_gate.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/monitor_axi_fifo.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/shortfifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/fifo64_to_gpif2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_to_fifo64.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_input_lvds.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_io_lvds.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_output_lvds.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catcap_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catcodec_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catgen_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/axis_packet_debug.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/chdr_eth_framer.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_chunker.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_dechunker.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_insert_tlast.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_packet_debug.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/eth_dispatch.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/eth_interface.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/fix_short_packet.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/source_flow_control.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/vita_eth_framer.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/cvita_dest_lookup
   _legacy.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/source_flow_contr
   ol_legacy.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_generator.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_synchronizer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/time_compare.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/timekeeper.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita/flow_control_responder.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita/packet_error_responder.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_12sc_to_16sc.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16s_to_32f.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16s_to_8s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_12sc.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_32f.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_8sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_xxxx_chain.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_32f_to_16s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_32f_to_16sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_8s_to_16s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_8sc_to_16sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_xxxx_to_16sc_chain.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/context_packet_gen.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/float_to_iq.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/iq_to_float.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_control.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_control.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_deframer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/tx_responder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/xxf_to_xxs.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/xxs_to_xxf.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/axi_stream_to_wb.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   line 131
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   line 73
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v" into
   library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v"
   line 77
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/settings_bus.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/settings_readback.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/wb_1master.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/S6CLK2PIN.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_io.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/b200_clk_gen.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/signal.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_256' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_128' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec2' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec1' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_32' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.xco
   " line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_icon' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.xco"
   line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   line 21 
>>> Running Process: Generate Programming File
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_256' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_128' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec2' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec1' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_32' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.xco
   " line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_icon' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.xco"
   line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   line 21 
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" into
   library work
Regenerate Core - fifo_4k_2clk: All required files are available.

Process "Regenerate Core" completed successfully
Regenerate Core - fifo_short_2clk: All required files are available.

Process "Regenerate Core" completed successfully
Regenerate Core - hbdec1: All required files are available.

Process "Regenerate Core" completed successfully
Regenerate Core - hbdec2: All required files are available.

Process "Regenerate Core" completed successfully
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_defs.v' in file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" line 5
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   line 131
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   line 73
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v" into
   library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v"
   line 77
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_256' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_128' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec2' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec1' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_32' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.xco
   " line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_icon' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.xco"
   line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   line 21 

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200/b200.xst" -ofn "/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200/b200.syr"
Reading design: b200.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip.v" into library work
Parsing module <clip>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/ram_2port.v" into library work
Parsing module <ram_2port>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" into library work
Parsing module <axi_fifo_short>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop2.v" into library work
Parsing module <axi_fifo_flop2>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop.v" into library work
Parsing module <axi_fifo_flop>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" into library work
Parsing module <axi_fifo_bram>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip.v" into library work
Parsing module <add2_and_clip>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo.v" into library work
Parsing module <axi_fifo>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/sign_extend.v" into library work
Parsing module <sign_extend>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round.v" into library work
Parsing module <round>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round.v" into library work
Parsing module <add2_and_round>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip_reg.v" into library work
Parsing module <add2_and_clip_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2.v" into library work
Parsing module <add2>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_cascade.v" into library work
Parsing module <axi_fifo_cascade>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/srl.v" into library work
Parsing module <srl>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_sd.v" into library work
Parsing module <round_sd>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_reg.v" into library work
Parsing module <round_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_stage.v" into library work
Parsing module <cordic_stage>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip_reg.v" into library work
Parsing module <clip_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_int_shifter.v" into library work
Parsing module <cic_int_shifter>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_dec_shifter.v" into library work
Parsing module <cic_dec_shifter>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add_then_mac.v" into library work
Parsing module <add_then_mac>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_reg.v" into library work
Parsing module <add2_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round_reg.v" into library work
Parsing module <add2_and_round_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/acc.v" into library work
Parsing module <acc>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/setting_reg.v" into library work
Parsing module <setting_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" into library work
Parsing module <hbdec2>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" into library work
Parsing module <hbdec1>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/fifo_short_2clk.v" into library work
Parsing module <fifo_short_2clk>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/fifo_4k_2clk.v" into library work
Parsing module <fifo_4k_2clk>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v" into library work
Parsing module <trigger_context_pkt>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/context_packet_gen.v" into library work
Parsing module <context_packet_gen>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/time_compare.v" into library work
Parsing module <time_compare>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_packet_gate.v" into library work
Parsing module <axi_packet_gate>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_int.v" into library work
Parsing module <small_hb_int>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_dec.v" into library work
Parsing module <small_hb_dec>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_interp.v" into library work
Parsing module <hb_interp>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_dec.v" into library work
Parsing module <hb_dec>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v" into library work
Parsing module <hb47_int>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_z24.v" into library work
Parsing module <cordic_z24>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v" into library work
Parsing module <cic_strober>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_interp.v" into library work
Parsing module <cic_interp>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_decim.v" into library work
Parsing module <cic_decim>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" into library work
Parsing module <simple_uart_tx>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" into library work
Parsing module <simple_uart_rx>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/tx_responder.v" into library work
Parsing module <tx_responder>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_deframer.v" into library work
Parsing module <new_tx_deframer>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_control.v" into library work
Parsing module <new_tx_control>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" into library work
Parsing module <new_rx_framer>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_control.v" into library work
Parsing module <new_rx_control>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/timekeeper.v" into library work
Parsing module <timekeeper>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal2.v" into library work
Parsing module <input_signal2>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/source_flow_control_legacy.v" into library work
Parsing module <source_flow_control_legacy>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" into library work
Parsing module <gpif2_error_checker>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v" into library work
Parsing module <axi_fifo_legacy>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux4.v" into library work
Parsing module <axi_mux4>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" into library work
Parsing module <axi_fifo_2clk>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v" into library work
Parsing module <axi_fifo64_to_fifo32>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v" into library work
Parsing module <axi_fifo32_to_fifo64>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux4.v" into library work
Parsing module <axi_demux4>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" into library work
Parsing module <duc_chain>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" into library work
Parsing module <ddc_chain>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/user_settings.v" into library work
Parsing module <user_settings>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer_impl.v" into library work
Parsing module <synchronizer_impl>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/radio_ctrl_proc.v" into library work
Parsing module <radio_ctrl_proc>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr.v" into library work
Parsing module <gpio_atr>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart.v" into library work
Parsing module <simple_uart>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_generator.v" into library work
Parsing module <pps_generator>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" into library work
Parsing module <radio_legacy>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_to_fifo64.v" into library work
Parsing module <gpif2_to_fifo64>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/fifo64_to_gpif2.v" into library work
Parsing module <fifo64_to_gpif2>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control_200/cvita_uart.v" into library work
Parsing module <cvita_uart>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer.v" into library work
Parsing module <synchronizer>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_spi_core.v" into library work
Parsing module <simple_spi_core>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/serial_to_settings.v" into library work
Parsing module <serial_to_settings>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/signal.v" into library work
Parsing module <signal>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/S6CLK2PIN.v" into library work
Parsing module <S6CLK2PIN>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/b200_clk_gen.v" into library work
Parsing module <b200_clk_gen>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_io.v" into library work
Parsing module <b200_io>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" into library work
Parsing module <b200_core>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" into library work
Parsing module <gpif2_slave_fifo32>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/reset_sync.v" into library work
Parsing module <reset_sync>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr_io.v" into library work
Parsing module <gpio_atr_io>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.v" into library work
Parsing module <b200>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <b200>.

Elaborating module <signal>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/signal.v" Line 8: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <b200_clk_gen>.

Elaborating module <IBUFGDS>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=2,CLKFX_MULTIPLY=5,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=25.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/b200_clk_gen.v" Line 136: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <S6CLK2PIN>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <reset_sync>.

Elaborating module <b200_io>.

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=4,DIVIDE_BYPASS="FALSE",I_INVERT="FALSE",USE_DOUBLER="TRUE")>.

Elaborating module <BUFIO2(DIVIDE=1,DIVIDE_BYPASS="FALSE",I_INVERT="TRUE",USE_DOUBLER="FALSE")>.

Elaborating module <BUFIO2(DIVIDE=1,DIVIDE_BYPASS="FALSE",I_INVERT="FALSE",USE_DOUBLER="FALSE")>.

Elaborating module <BUFGMUX(CLK_SEL_TYPE="SYNC")>.

Elaborating module <IDDR2(DDR_ALIGNMENT="C0")>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_io.v" Line 168: Assignment to rx_frame_d2 ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",SRTYPE="ASYNC")>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.v" Line 271: Assignment to spare_signal ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 230: Port readback_stb is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 261: Port space is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 273: Port space is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 299: Port vita_time_b is not connected to this instance

Elaborating module <b200_core(EXTRA_BUFF_SIZE=12)>.

Elaborating module <pps_generator(CLK_FREQ=100000000)>.

Elaborating module <axi_mux4(WIDTH=64,BUFFER=1)>.

Elaborating module <axi_fifo_short(WIDTH=65)>.

Elaborating module <SRLC32E(INIT=32'b0)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 74: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 80: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <axi_demux4(ACTIVE_CHAN=4'b1111,WIDTH=64,BUFFER=1)>.

Elaborating module <axi_fifo(WIDTH=65,SIZE=5)>.

Elaborating module <cvita_uart(SIZE=7)>.

Elaborating module <simple_uart_rx(SIZE=7)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" Line 47: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" Line 58: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <axi_fifo(WIDTH=8,SIZE=7)>.

Elaborating module <axi_fifo_bram(WIDTH=8,SIZE=7)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 50: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <ram_2port(DWIDTH=8,AWIDTH=7)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 93: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 107: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <context_packet_gen>.

Elaborating module <simple_uart_tx(SIZE=7)>.
WARNING:HDLCompiler:189 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" Line 27: Size mismatch in connection of port <space>. Formal port size is 16-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" Line 35: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" Line 44: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/control_200/cvita_uart.v" Line 139: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/control_200/cvita_uart.v" Line 148: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <radio_ctrl_proc>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/control/radio_ctrl_proc.v" Line 53: Assignment to HAS_TIME_reg ignored, since the identifier is never used

Elaborating module <time_compare>.

Elaborating module <setting_reg(my_addr=8'b010000,awidth=8,width=32,at_reset=8'b0)>.

Elaborating module <setting_reg(my_addr=8'b0100000,awidth=8,width=2)>.

Elaborating module <setting_reg(my_addr=8'b0101000,awidth=8,width=8)>.

Elaborating module <setting_reg(my_addr=8'b0110000,awidth=8,width=3)>.

Elaborating module <synchronizer>.

Elaborating module <synchronizer_impl(WIDTH=1,STAGES=2,INITIAL_VAL=0)>.

Elaborating module <simple_spi_core(BASE=8'b01000,WIDTH=8,CLK_IDLE=0,SEN_IDLE=8'b11111111)>.

Elaborating module <setting_reg(my_addr=32'b01000,width=16)>.

Elaborating module <setting_reg(my_addr=32'b01001,width=32)>.

Elaborating module <setting_reg(my_addr=32'b01010,width=32)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_spi_core.v" Line 186: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 256: Assignment to r1_rx_tready ignored, since the identifier is never used

Elaborating module <axi_fifo(WIDTH=65,SIZE=12)>.

Elaborating module <axi_fifo_bram(WIDTH=65,SIZE=12)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 50: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <ram_2port(DWIDTH=65,AWIDTH=12)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 93: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 107: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <axi_demux4(ACTIVE_CHAN=4'b011,WIDTH=64,BUFFER=1)>.

Elaborating module <radio_legacy(RADIO_FIFO_SIZE=12,SAMPLE_FIFO_SIZE=11,FP_GPIO=1,NEW_HB_INTERP=1,NEW_HB_DECIM=1,SOURCE_FLOW_CONTROL=0,USER_SETTINGS=1,DEVICE="SPARTAN6")>.

Elaborating module <axi_fifo_2clk(WIDTH=65,SIZE=0)>.

Elaborating module <fifo_short_2clk>.
WARNING:HDLCompiler:1499 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/fifo_short_2clk.v" Line 39: Empty module <fifo_short_2clk> remains a black box.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" Line 82: Result of 72-bit expression is truncated to fit in 65-bit target.

Elaborating module <axi_fifo_2clk(WIDTH=65,SIZE=12)>.

Elaborating module <fifo_4k_2clk>.
WARNING:HDLCompiler:1499 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/fifo_4k_2clk.v" Line 39: Empty module <fifo_4k_2clk> remains a black box.
WARNING:HDLCompiler:189 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" Line 77: Size mismatch in connection of port <i_tdata>. Formal port size is 65-bit while actual signal size is 72-bit.

Elaborating module <axi_packet_gate(WIDTH=64,SIZE=12)>.

Elaborating module <axi_fifo_cascade(SIZE=12,WIDTH=65)>.

Elaborating module <timekeeper(SR_TIME_HI=8'b10000000,SR_TIME_LO=32'b010000001,SR_TIME_CTRL=32'b010000010)>.

Elaborating module <setting_reg(my_addr=8'b10000000,width=32)>.

Elaborating module <setting_reg(my_addr=32'b010000001,width=32)>.

Elaborating module <setting_reg(my_addr=32'b010000010,width=3)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 222: Assignment to debug_radio_ctrl_proc ignored, since the identifier is never used

Elaborating module <user_settings(BASE=8'b11111101)>.

Elaborating module <setting_reg(my_addr=32'b011111101,width=8)>.

Elaborating module <setting_reg(my_addr=32'b011111110)>.

Elaborating module <setting_reg(my_addr=8'b11111111,awidth=8,width=8)>.

Elaborating module <axi_fifo_2clk(WIDTH=64,SIZE=0)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" Line 82: Result of 72-bit expression is truncated to fit in 64-bit target.

Elaborating module <setting_reg(my_addr=8'b0110,awidth=8,width=1)>.

Elaborating module <setting_reg(my_addr=8'b010101,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b010110,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b0100000,awidth=8,width=3)>.

Elaborating module <gpio_atr(BASE=8'b01100,WIDTH=32,DEFAULT_DDR=32'b11111111111111111111111111111111,DEFAULT_IDLE=32'b0)>.

Elaborating module <setting_reg(my_addr=32'b01100,width=32,at_reset=32'b0)>.

Elaborating module <setting_reg(my_addr=32'b01101,width=32)>.

Elaborating module <setting_reg(my_addr=32'b01110,width=32)>.

Elaborating module <setting_reg(my_addr=32'b01111,width=32)>.

Elaborating module <setting_reg(my_addr=32'b010000,width=32,at_reset=32'b11111111111111111111111111111111)>.

Elaborating module <setting_reg(my_addr=32'b010001,width=32)>.

Elaborating module <gpio_atr(BASE=8'b11001000,WIDTH=10)>.

Elaborating module <setting_reg(my_addr=32'b011001000,width=10,at_reset=0)>.

Elaborating module <setting_reg(my_addr=32'b011001001,width=10)>.

Elaborating module <setting_reg(my_addr=32'b011001010,width=10)>.

Elaborating module <setting_reg(my_addr=32'b011001011,width=10)>.

Elaborating module <setting_reg(my_addr=32'b011001100,width=10,at_reset=0)>.

Elaborating module <setting_reg(my_addr=32'b011001101,width=10)>.

Elaborating module <input_signal2>.
WARNING:HDLCompiler:872 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal2.v" Line 335: Using initial value of sine since it is never assigned
ERROR:HDLCompiler:1773 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal2.v" Line 323: Procedural 'assign' is not a supported statement for synthesis
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal2.v" Line 20: Assignment to amp20 ignored, since the identifier is never used
Module input_signal2 remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal2.v" Line 1: Empty module <input_signal2> remains a black box.
WARNING:HDLCompiler:189 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 415: Size mismatch in connection of port <codeword20>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <new_tx_deframer>.

Elaborating module <axi_fifo_short(WIDTH=176)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 74: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 80: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <new_tx_control(BASE=8'b01000000)>.

Elaborating module <setting_reg(my_addr=8'b01000000,width=3)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_control.v" Line 48: Assignment to policy_wait ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 448: Assignment to debug_tx_control ignored, since the identifier is never used

Elaborating module <tx_responder(BASE=32'b01000010)>.

Elaborating module <trigger_context_pkt(BASE=32'b01000010)>.

Elaborating module <setting_reg(my_addr=32'b01000010,at_reset=0)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v" Line 24: Assignment to dummy1 ignored, since the identifier is never used

Elaborating module <setting_reg(my_addr=32'b01000011,at_reset=0)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v" Line 28: Assignment to dummy2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v" Line 37: Result of 32-bit expression is truncated to fit in 31-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v" Line 46: Result of 32-bit expression is truncated to fit in 31-bit target.

Elaborating module <axi_fifo_short(WIDTH=96)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 74: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 80: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <setting_reg(my_addr=8'b10100000,awidth=8,width=32)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 471: Assignment to new_command ignored, since the identifier is never used

Elaborating module <setting_reg(my_addr=8'b10100001,awidth=8,width=32)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 475: Assignment to new_time ignored, since the identifier is never used

Elaborating module <setting_reg(my_addr=8'b10100010,awidth=8,width=32)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 479: Assignment to new_time ignored, since the identifier is never used

Elaborating module <setting_reg(my_addr=8'b10100011,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10100100,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10100101,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10100110,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10100111,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10101000,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10101001,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10101010,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10101011,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10101100,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10101101,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10101110,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10101111,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10110000,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10110001,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10110010,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10110011,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10110100,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10110101,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10110110,awidth=8,width=32)>.

Elaborating module <setting_reg(my_addr=8'b10110111,awidth=8,width=32)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 688: Assignment to rst_local ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" Line 227: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" Line 229: Port reset is not connected to this instance

Elaborating module <duc_chain(BASE=8'b10111000,DSPNO=0,WIDTH=24,NEW_HB_INTERP=1,DEVICE="SPARTAN6")>.

Elaborating module <setting_reg(my_addr=32'b010111000)>.

Elaborating module <setting_reg(my_addr=32'b010111001,width=18)>.

Elaborating module <setting_reg(my_addr=32'b010111010,width=10)>.

Elaborating module <cic_strober(WIDTH=8)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v" Line 31: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <cic_strober(WIDTH=2)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v" Line 31: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v" Line 126: Port reset is not connected to this instance

Elaborating module <hb47_int(WIDTH=18,DEVICE="SPARTAN6")>.

Elaborating module <add_then_mac(DEVICE="SPARTAN6")>.

Elaborating module <DSP48A1(A0REG=0,A1REG=1,B0REG=1,B1REG=1,MREG=1,PREG=1)>.

Elaborating module <round_reg(bits_in=48,bits_out=31)>.

Elaborating module <round(bits_in=48,bits_out=31)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round.v" Line 45: Result of 48-bit expression is truncated to fit in 18-bit target.

Elaborating module <clip_reg(bits_in=31,bits_out=18)>.

Elaborating module <clip(bits_in=31,bits_out=18)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v" Line 133: Assignment to stb_pipe9 ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v" Line 126: Input port reset is not connected on this instance

Elaborating module <cic_interp(bw=18,N=4,log2_of_max_rate=7)>.

Elaborating module <sign_extend(bits_in=18,bits_out=39)>.

Elaborating module <cic_int_shifter(bw=18)>.

Elaborating module <cordic_z24(bitwidth=24)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=0)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=1)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=2)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=3)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=4)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=5)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=6)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=7)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=8)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=9)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=10)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=11)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=12)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=13)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=14)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=15)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=16)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=17)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=18)>.

Elaborating module <cordic_stage(bitwidth=26,zwidth=23,shift=19)>.

Elaborating module <MULT_MACRO(DEVICE="SPARTAN6",LATENCY=1,WIDTH_A=18,WIDTH_B=18)>.

Elaborating module <DSP48A1(A0REG=0,A1REG=0,B0REG=0,B1REG=0,MREG=1,PREG=0)>.

Elaborating module <clip_reg(bits_in=36,bits_out=33,STROBED=1)>.

Elaborating module <clip(bits_in=36,bits_out=33)>.
WARNING:HDLCompiler:552 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" Line 227: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" Line 229: Input port reset is not connected on this instance
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 702: Assignment to tx_fe_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 704: Assignment to debug_duc_chain ignored, since the identifier is never used

Elaborating module <new_rx_framer(BASE=32'b01100100,SAMPLE_FIFO_SIZE=11)>.

Elaborating module <setting_reg(my_addr=32'b01100100,width=16)>.

Elaborating module <setting_reg(my_addr=32'b01100101,width=32)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" Line 92: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" Line 109: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" Line 126: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" Line 153: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <axi_fifo(WIDTH=65,SIZE=11)>.

Elaborating module <axi_fifo_bram(WIDTH=65,SIZE=11)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 50: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <ram_2port(DWIDTH=65,AWIDTH=11)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 93: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 107: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <axi_fifo_short(WIDTH=81)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 74: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 80: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 738: Assignment to debug_rx_framer ignored, since the identifier is never used

Elaborating module <new_rx_control(BASE=8'b01100000)>.

Elaborating module <setting_reg(my_addr=8'b01100000)>.

Elaborating module <setting_reg(my_addr=32'b01100001)>.

Elaborating module <setting_reg(my_addr=32'b01100010)>.

Elaborating module <setting_reg(my_addr=32'b01100011)>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_control.v" Line 87: Assignment to early ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 749: Assignment to debug_rx_control ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 241: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 243: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 278: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 280: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 319: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 321: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 355: Port reset is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 357: Port reset is not connected to this instance

Elaborating module <ddc_chain(BASE=8'b10010000,DSPNO=0,WIDTH=24,NEW_HB_DECIM=1,DEVICE="SPARTAN6")>.

Elaborating module <setting_reg(my_addr=32'b010010000)>.

Elaborating module <setting_reg(my_addr=32'b010010001,width=18)>.

Elaborating module <setting_reg(my_addr=32'b010010010,width=10)>.

Elaborating module <setting_reg(my_addr=32'b010010011,width=4)>.

Elaborating module <sign_extend(bits_in=24,bits_out=25)>.

Elaborating module <cordic_z24(bitwidth=25)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=0)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=1)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=2)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=3)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=4)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=5)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=6)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=7)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=8)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=9)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=10)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=11)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=12)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=13)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=14)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=15)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=16)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=17)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=18)>.

Elaborating module <cordic_stage(bitwidth=27,zwidth=23,shift=19)>.

Elaborating module <cic_strober>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v" Line 31: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <cic_decim(bw=24)>.

Elaborating module <sign_extend(bits_in=24,bits_out=52)>.

Elaborating module <cic_dec_shifter(bw=24)>.

Elaborating module <setting_reg(my_addr=32'b010010100,width=22)>.

Elaborating module <hbdec1>.

Elaborating module <hbdec2>.

Elaborating module <clip_reg(bits_in=19,bits_out=18,STROBED=1)>.

Elaborating module <clip(bits_in=19,bits_out=18)>.

Elaborating module <round_sd(WIDTH_IN=33,WIDTH_OUT=16)>.

Elaborating module <sign_extend(bits_in=18,bits_out=33)>.

Elaborating module <add2_and_clip_reg(WIDTH=33)>.

Elaborating module <add2_and_clip(WIDTH=33)>.

Elaborating module <clip(bits_in=34,bits_out=33)>.

Elaborating module <round(bits_in=33,bits_out=16)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round.v" Line 45: Result of 33-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:552 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 241: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 243: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 278: Input port reset is not connected on this instance
WARNING:HDLCompiler:552 - "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" Line 280: Input port reset is not connected on this instance
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 774: Assignment to debug_ddc_chain ignored, since the identifier is never used

Elaborating module <axi_mux4(PRIO=1,WIDTH=64,BUFFER=1)>.

Elaborating module <axi_mux4(PRIO=0,WIDTH=64)>.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 224: Net <rb_data_user[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 411: Net <llr_reg21_val[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 724: Net <strobe_rx2> does not have a driver.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 725: Net <sample_rx2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 415: Net <llr_reg20_val> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 318: Assignment to radio0_debug ignored, since the identifier is never used

Elaborating module <serial_to_settings>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/control/serial_to_settings.v" Line 74: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/control/serial_to_settings.v" Line 88: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 392: Assignment to debug_serial ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 400: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <simple_uart>.

Elaborating module <simple_uart_tx>.

Elaborating module <axi_fifo(WIDTH=8,SIZE=0)>.

Elaborating module <axi_fifo_flop(WIDTH=8)>.
WARNING:HDLCompiler:189 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" Line 27: Size mismatch in connection of port <space>. Formal port size is 16-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" Line 35: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" Line 44: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart.v" Line 53: Size mismatch in connection of port <fifo_level>. Formal port size is 6-bit while actual signal size is 16-bit.

Elaborating module <simple_uart_rx>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" Line 47: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" Line 58: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <axi_fifo(WIDTH=8,SIZE=8)>.

Elaborating module <axi_fifo_bram(WIDTH=8,SIZE=8)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 50: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ram_2port(DWIDTH=8,AWIDTH=8)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 93: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 107: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" Line 270: Net <r1_tx_tready> does not have a driver.

Elaborating module <gpio_atr_io(WIDTH=2)>.

Elaborating module <gpif2_slave_fifo32(DATA_RX_FIFO_SIZE=14,DATA_TX_FIFO_SIZE=14)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 253: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 273: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 289: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 366: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 152: Assignment to last_addr ignored, since the identifier is never used

Elaborating module <gpif2_to_fifo64(FIFO_SIZE=14)>.

Elaborating module <axi_fifo(WIDTH=33,SIZE=5)>.

Elaborating module <axi_fifo_short(WIDTH=33)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 74: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" Line 80: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <axi_fifo_legacy(WIDTH=33,SIZE=8)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v" Line 61: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <ram_2port(DWIDTH=33,AWIDTH=8)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v" Line 104: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v" Line 118: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <axi_fifo_2clk(WIDTH=33,SIZE=0)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" Line 82: Result of 72-bit expression is truncated to fit in 33-bit target.

Elaborating module <gpif2_error_checker(SIZE=14)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" Line 74: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" Line 76: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <axi_packet_gate(WIDTH=32,SIZE=14)>.

Elaborating module <axi_fifo_cascade(SIZE=14,WIDTH=33)>.

Elaborating module <axi_fifo(WIDTH=33,SIZE=14)>.

Elaborating module <axi_fifo_bram(WIDTH=33,SIZE=14)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 50: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <ram_2port(DWIDTH=33,AWIDTH=14)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 93: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" Line 107: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" Line 28: Net <gate_terror> does not have a driver.

Elaborating module <axi_fifo32_to_fifo64>.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 513: Assignment to data_tx_tready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 517: Assignment to tx_bus_error ignored, since the identifier is never used

Elaborating module <fifo64_to_gpif2(FIFO_SIZE=14)>.

Elaborating module <axi_fifo64_to_fifo32>.

Elaborating module <gpif2_to_fifo64(FIFO_SIZE=5)>.

Elaborating module <axi_fifo_legacy(WIDTH=33,SIZE=5)>.

Elaborating module <gpif2_error_checker(SIZE=5)>.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" Line 74: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" Line 76: Result of 13-bit expression is truncINFO:TclTasksC:1850 - process run : Generate Programming File is done.
ated to fit in 12-bit target.

Elaborating module <axi_packet_gate(WIDTH=32,SIZE=5)>.

Elaborating module <axi_fifo_cascade(SIZE=5,WIDTH=33)>.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" Line 28: Net <gate_terror> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 536: Assignment to ctrl_tx_tready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" Line 540: Assignment to ctrl_bus_error ignored, since the identifier is never used

Elaborating module <fifo64_to_gpif2(FIFO_SIZE=5)>.
WARNING:HDLCompiler:634 - "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.v" Line 189: Net <reset> does not have a driver.
--> 


Total memory usage is 430908 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :  134 (   0 filtered)
Number of infos    :    0 (   0 filtered)


Process "Synthesize - XST" failed
touch build-B200//b200.bin
make[1]: Leaving directory '/home/thompsonlab/Documents/fpga/usrp3/top/b200'
Makefile:72: recipe for target 'B200' failed
