#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 15 13:49:36 2023
# Process ID: 10776
# Current directory: E:/FPGA/digital_system_design/_my_snake_game_
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9812 E:\FPGA\digital_system_design\_my_snake_game_\_my_snake_game_.xpr
# Log file: E:/FPGA/digital_system_design/_my_snake_game_/vivado.log
# Journal file: E:/FPGA/digital_system_design/_my_snake_game_\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 835.598 ; gain = 211.820
update_compile_order -fileset sources_1
open_bd_design {E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - led_module
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:user:my_snake_game_ip:1.0 - my_snake_game_ip_0
Successfully read diagram <MicroBlazeDemo1> from BD file <E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd>
launch_sdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
create_peripheral xilinx.com user my_seg_show_ip 1.0 -dir E:/FPGA/digital_system_design/_my_snake_game_/../ip_repo
add_peripheral_interface S0_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:my_seg_show_ip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:my_seg_show_ip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:my_seg_show_ip:1.0]
set_property  ip_repo_paths  {E:/FPGA/digital_system_design/_my_snake_game_/../ip_repo/my_seg_show_ip_1.0 E:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'.
ipx::edit_ip_in_project -upgrade true -name my_seg_show_ip_v1_0_project -directory E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_seg_show_ip_v1_0_project e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/fpga/digital_system_design/_my_snake_game_/_my_snake_game_.tmp/my_seg_show_ip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_snake_game_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0/hdl/my_seg_show_ip_v1_0_S0_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0/hdl/my_seg_show_ip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1814.539 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0/src E:/FPGA/zhuanyeke/alarm_clock/alarm_clock.srcs/sources_1/new/seg_show.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S0_AXI': References existing memory map 'S0_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_seg_show_ip_1.0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_seg_show_ip:1.0 my_seg_show_ip_0
endgroup
set_property location {6 1827 531} [get_bd_cells my_seg_show_ip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2 311 271} [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fit_timer:2.0 fit_timer_0
endgroup
set_property location {1 81 266} [get_bd_cells fit_timer_0]
set_property location {3 618 223} [get_bd_cells axi_intc_0]
set_property location {2 299 225} [get_bd_cells xlconcat_0]
set_property location {1 111 204} [get_bd_cells fit_timer_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/my_seg_show_ip_0/S0_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_seg_show_ip_0/S0_AXI]
</my_seg_show_ip_0/S0_AXI/S0_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A10000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_intc_0/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_intc_0/s_axi]
</axi_intc_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_1/clk_out1 (100 MHz)" }  [get_bd_pins fit_timer_0/Clk]
endgroup
set_property location {2 268 194} [get_bd_cells xlconcat_0]
connect_bd_intf_net [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_intc_0/intr]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins fit_timer_0/Interrupt] [get_bd_pins xlconcat_0/In0]
save_bd_design
Wrote  : <E:\FPGA\digital_system_design\_my_snake_game_\_my_snake_game_.srcs\sources_1\bd\MicroBlazeDemo1\MicroBlazeDemo1.bd> 
Wrote  : <E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ui/bd_74744130.ui> 
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {100000000}] [get_bd_cells fit_timer_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
startgroup
make_bd_pins_external  [get_bd_cells my_seg_show_ip_0]
make_bd_intf_pins_external  [get_bd_cells my_seg_show_ip_0]
endgroup
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
save_bd_design
Wrote  : <E:\FPGA\digital_system_design\_my_snake_game_\_my_snake_game_.srcs\sources_1\bd\MicroBlazeDemo1\MicroBlazeDemo1.bd> 
Wrote  : <E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ui/bd_74744130.ui> 
make_wrapper -files [get_files E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd] -top
INFO: [BD 41-1662] The design 'MicroBlazeDemo1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/sim/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/hdl/MicroBlazeDemo1_wrapper.v
reset_run MicroBlazeDemo1_microblaze_0_0_synth_1
reset_run MicroBlazeDemo1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'MicroBlazeDemo1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/sim/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/hdl/MicroBlazeDemo1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_module .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_snake_game_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_seg_show_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
Exporting to file E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/hw_handoff/MicroBlazeDemo1.hwh
Generated Block Design Tcl file E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/hw_handoff/MicroBlazeDemo1_bd.tcl
Generated Hardware Definition File E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.hwdef
[Wed Feb 15 14:35:14 2023] Launched MicroBlazeDemo1_microblaze_0_0_synth_1, MicroBlazeDemo1_xbar_0_synth_1, MicroBlazeDemo1_fit_timer_0_0_synth_1, MicroBlazeDemo1_my_seg_show_ip_0_0_synth_1, MicroBlazeDemo1_axi_intc_0_0_synth_1...
Run output will be captured here:
MicroBlazeDemo1_microblaze_0_0_synth_1: E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/MicroBlazeDemo1_microblaze_0_0_synth_1/runme.log
MicroBlazeDemo1_xbar_0_synth_1: E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/MicroBlazeDemo1_xbar_0_synth_1/runme.log
MicroBlazeDemo1_fit_timer_0_0_synth_1: E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/MicroBlazeDemo1_fit_timer_0_0_synth_1/runme.log
MicroBlazeDemo1_my_seg_show_ip_0_0_synth_1: E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/MicroBlazeDemo1_my_seg_show_ip_0_0_synth_1/runme.log
MicroBlazeDemo1_axi_intc_0_0_synth_1: E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/MicroBlazeDemo1_axi_intc_0_0_synth_1/runme.log
[Wed Feb 15 14:35:14 2023] Launched synth_1...
Run output will be captured here: E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1814.539 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_intc_0_0/MicroBlazeDemo1_axi_intc_0_0.dcp' for cell 'MicroBlazeDemo1_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0.dcp' for cell 'MicroBlazeDemo1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0.dcp' for cell 'MicroBlazeDemo1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_fit_timer_0_0/MicroBlazeDemo1_fit_timer_0_0.dcp' for cell 'MicroBlazeDemo1_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_gpio_0_0/MicroBlazeDemo1_axi_gpio_0_0.dcp' for cell 'MicroBlazeDemo1_i/led_module'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_mdm_1_0/MicroBlazeDemo1_mdm_1_0.dcp' for cell 'MicroBlazeDemo1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_microblaze_0_0/MicroBlazeDemo1_microblaze_0_0.dcp' for cell 'MicroBlazeDemo1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_my_seg_show_ip_0_0/MicroBlazeDemo1_my_seg_show_ip_0_0.dcp' for cell 'MicroBlazeDemo1_i/my_seg_show_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_my_snake_game_ip_0_0/MicroBlazeDemo1_my_snake_game_ip_0_0.dcp' for cell 'MicroBlazeDemo1_i/my_snake_game_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0.dcp' for cell 'MicroBlazeDemo1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_xbar_0/MicroBlazeDemo1_xbar_0.dcp' for cell 'MicroBlazeDemo1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_dlmb_bram_if_cntlr_0/MicroBlazeDemo1_dlmb_bram_if_cntlr_0.dcp' for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_dlmb_v10_0/MicroBlazeDemo1_dlmb_v10_0.dcp' for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_ilmb_bram_if_cntlr_0/MicroBlazeDemo1_ilmb_bram_if_cntlr_0.dcp' for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_ilmb_v10_0/MicroBlazeDemo1_ilmb_v10_0.dcp' for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_lmb_bram_0/MicroBlazeDemo1_lmb_bram_0.dcp' for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 1284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_microblaze_0_0/MicroBlazeDemo1_microblaze_0_0.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_microblaze_0_0/MicroBlazeDemo1_microblaze_0_0.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_gpio_0_0/MicroBlazeDemo1_axi_gpio_0_0_board.xdc] for cell 'MicroBlazeDemo1_i/led_module/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_gpio_0_0/MicroBlazeDemo1_axi_gpio_0_0_board.xdc] for cell 'MicroBlazeDemo1_i/led_module/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_gpio_0_0/MicroBlazeDemo1_axi_gpio_0_0.xdc] for cell 'MicroBlazeDemo1_i/led_module/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_gpio_0_0/MicroBlazeDemo1_axi_gpio_0_0.xdc] for cell 'MicroBlazeDemo1_i/led_module/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0_board.xdc] for cell 'MicroBlazeDemo1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0_board.xdc] for cell 'MicroBlazeDemo1_i/axi_uartlite_0/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0.xdc] for cell 'MicroBlazeDemo1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0.xdc] for cell 'MicroBlazeDemo1_i/axi_uartlite_0/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_dlmb_v10_0/MicroBlazeDemo1_dlmb_v10_0.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_dlmb_v10_0/MicroBlazeDemo1_dlmb_v10_0.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_ilmb_v10_0/MicroBlazeDemo1_ilmb_v10_0.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_ilmb_v10_0/MicroBlazeDemo1_ilmb_v10_0.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_mdm_1_0/MicroBlazeDemo1_mdm_1_0.xdc] for cell 'MicroBlazeDemo1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_mdm_1_0/MicroBlazeDemo1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2246.148 ; gain = 431.609
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_mdm_1_0/MicroBlazeDemo1_mdm_1_0.xdc] for cell 'MicroBlazeDemo1_i/mdm_1/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0_board.xdc] for cell 'MicroBlazeDemo1_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0_board.xdc] for cell 'MicroBlazeDemo1_i/clk_wiz_1/inst'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0.xdc] for cell 'MicroBlazeDemo1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0.xdc] for cell 'MicroBlazeDemo1_i/clk_wiz_1/inst'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0.xdc] for cell 'MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0.xdc] for cell 'MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_intc_0_0/MicroBlazeDemo1_axi_intc_0_0.xdc] for cell 'MicroBlazeDemo1_i/axi_intc_0/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_intc_0_0/MicroBlazeDemo1_axi_intc_0_0.xdc] for cell 'MicroBlazeDemo1_i/axi_intc_0/U0'
Parsing XDC File [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[7]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[6]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[5]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[4]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[3]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[2]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[1]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[0]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[0]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[1]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[2]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[3]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[4]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[5]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[6]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[7]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[7]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[6]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[5]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[4]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[3]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[2]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[1]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[0]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[0]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[1]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[2]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[3]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[4]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[5]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[6]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[7]'. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/constrs_1/new/microblaze.xdc]
Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_intc_0_0/MicroBlazeDemo1_axi_intc_0_0_clocks.xdc] for cell 'MicroBlazeDemo1_i/axi_intc_0/U0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_intc_0_0/MicroBlazeDemo1_axi_intc_0_0_clocks.xdc] for cell 'MicroBlazeDemo1_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'MicroBlazeDemo1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2246.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2293.023 ; gain = 478.484
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an_0[3]} {an_0[2]} {an_0[1]} {an_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sseg_0[7]} {sseg_0[6]} {sseg_0[5]} {sseg_0[4]} {sseg_0[3]} {sseg_0[2]} {sseg_0[1]} {sseg_0[0]}]]
place_ports {an_0[0]} G2
place_ports {an_0[1]} C2
place_ports {an_0[2]} C1
place_ports {an_0[3]} H1
place_ports {sseg_0[0]} B2
place_ports {sseg_0[1]} B3
place_ports {sseg_0[2]} A1
place_ports {sseg_0[3]} B1
place_ports {sseg_0[4]} A3
place_ports {sseg_0[5]} A4
place_ports {sseg_0[6]} B4
place_ports {sseg_0[7]} D5
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2297.164 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2298.434 ; gain = 0.852
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2310.199 ; gain = 11.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2310.199 ; gain = 0.000
[Wed Feb 15 14:43:01 2023] Launched impl_1...
Run output will be captured here: E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/impl_1/runme.log
open_hw
close_hw
file copy -force E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk
file copy -force E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk -hwspec E:/FPGA/digital_system_design/_my_snake_game_/_my_snake_game_.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 17:22:39 2023...
