// Seed: 2809549259
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3 = id_3 < 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd93
) (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wand _id_3,
    output supply1 id_4
    , id_13,
    output supply0 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11
);
  logic id_14;
  module_0 modCall_1 (
      id_14,
      id_13
  );
  assign modCall_1.id_3 = 0;
  wire [1 : id_3] id_15;
endmodule
