<def f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h' l='58' ll='80' type='bool llvm::isRunOfOnes(unsigned int Val, unsigned int &amp; MB, unsigned int &amp; ME)'/>
<doc f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h' l='54'>/// Returns true iff Val consists of one contiguous run of 1s with any number of
/// 0s on either side.  The 1s are allowed to wrap from LSB to MSB, so
/// 0x000FFF0, 0x0000FFFF, and 0xFF0000FF are all runs.  0x0F0F0000 is not,
/// since all 1s are not contiguous.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='622' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel15isRotateAndMaskEPN4llvm6SDNodeEjbRjS4_S4_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='753' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel17tryBitfieldInsertEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4586' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4671' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
