Classic Timing Analyzer report for CPU
Sun Jul 05 00:28:06 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                               ; To                                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.134 ns                                       ; data32[3]                                                                                                          ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.870 ns                                       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; out32[8]                                                                                                           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.073 ns                                       ; data32[15]                                                                                                         ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                          ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                    ;                                                                                                                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                ; To                                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                          ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg8  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg9  ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg10 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg11 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg12 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg13 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg14 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg15 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg16 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg17 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg18 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg19 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg20 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg21 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg22 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg23 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]                         ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                             ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                  ; To Clock ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.134 ns   ; data32[3]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg13 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg14 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg15 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg16 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg17 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg18 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg19 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg20 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg21 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg22 ; clock    ;
; N/A   ; None         ; 3.882 ns   ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg23 ; clock    ;
; N/A   ; None         ; 3.850 ns   ; data32[4]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A   ; None         ; 3.777 ns   ; data8[2]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg13 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg14 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg15 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg16 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg17 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg18 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg19 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg20 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg21 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg22 ; clock    ;
; N/A   ; None         ; 3.654 ns   ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg23 ; clock    ;
; N/A   ; None         ; 3.553 ns   ; wr_addr[0] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A   ; None         ; 3.400 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A   ; None         ; 3.335 ns   ; data32[1]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A   ; None         ; 3.281 ns   ; data32[26] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg18 ; clock    ;
; N/A   ; None         ; 3.255 ns   ; data8[0]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A   ; None         ; 3.248 ns   ; data8[1]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A   ; None         ; 3.236 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A   ; None         ; 3.231 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A   ; None         ; 3.229 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A   ; None         ; 3.225 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A   ; None         ; 3.225 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A   ; None         ; 3.223 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A   ; None         ; 3.219 ns   ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A   ; None         ; 3.175 ns   ; data32[21] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg13 ; clock    ;
; N/A   ; None         ; 3.173 ns   ; rd_addr[4] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A   ; None         ; 3.160 ns   ; rd_addr[4] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; clock    ;
; N/A   ; None         ; 3.158 ns   ; data8[3]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A   ; None         ; 3.136 ns   ; data32[7]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A   ; None         ; 3.126 ns   ; data32[19] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock    ;
; N/A   ; None         ; 3.089 ns   ; data32[31] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg23 ; clock    ;
; N/A   ; None         ; 3.084 ns   ; wr_addr[0] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 3.083 ns   ; data8[4]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A   ; None         ; 3.047 ns   ; data8[6]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A   ; None         ; 3.044 ns   ; data32[5]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A   ; None         ; 3.035 ns   ; data32[17] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock    ;
; N/A   ; None         ; 3.030 ns   ; wr_addr[1] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A   ; None         ; 3.020 ns   ; data32[0]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A   ; None         ; 3.015 ns   ; data32[8]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 3.002 ns   ; wr_addr[2] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A   ; None         ; 2.989 ns   ; wr_addr[1] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 2.976 ns   ; data32[2]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A   ; None         ; 2.963 ns   ; data32[18] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock    ;
; N/A   ; None         ; 2.896 ns   ; data32[6]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A   ; None         ; 2.875 ns   ; data8[7]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A   ; None         ; 2.836 ns   ; data32[13] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 2.832 ns   ; rd_addr[0] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A   ; None         ; 2.818 ns   ; data32[12] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 2.802 ns   ; data32[11] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 2.767 ns   ; wr_addr[2] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_we_reg        ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A   ; None         ; 2.761 ns   ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A   ; None         ; 2.736 ns   ; data32[27] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg19 ; clock    ;
; N/A   ; None         ; 2.672 ns   ; wr_addr[4] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 2.635 ns   ; rd_addr[0] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; clock    ;
; N/A   ; None         ; 2.623 ns   ; wr_addr[3] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A   ; None         ; 2.621 ns   ; data8[5]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A   ; None         ; 2.620 ns   ; rd_addr[3] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A   ; None         ; 2.612 ns   ; data32[23] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg15 ; clock    ;
; N/A   ; None         ; 2.605 ns   ; data32[9]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A   ; None         ; 2.599 ns   ; rd_addr[3] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; clock    ;
; N/A   ; None         ; 2.598 ns   ; rd_addr[1] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; clock    ;
; N/A   ; None         ; 2.594 ns   ; data32[16] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock    ;
; N/A   ; None         ; 2.593 ns   ; data32[24] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg16 ; clock    ;
; N/A   ; None         ; 2.592 ns   ; rd_addr[1] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A   ; None         ; 2.589 ns   ; data32[30] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg22 ; clock    ;
; N/A   ; None         ; 2.589 ns   ; data32[29] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg21 ; clock    ;
; N/A   ; None         ; 2.582 ns   ; rd_addr[2] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; clock    ;
; N/A   ; None         ; 2.581 ns   ; wr_addr[3] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 2.579 ns   ; rd_addr[2] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A   ; None         ; 2.569 ns   ; data32[10] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 2.567 ns   ; data32[14] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 2.560 ns   ; data32[28] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg20 ; clock    ;
; N/A   ; None         ; 2.555 ns   ; wr_addr[4] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A   ; None         ; 2.478 ns   ; data32[22] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg14 ; clock    ;
; N/A   ; None         ; 2.381 ns   ; data32[20] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock    ;
; N/A   ; None         ; 2.366 ns   ; data32[25] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg17 ; clock    ;
; N/A   ; None         ; 0.152 ns   ; data32[15] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                     ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                       ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 6.870 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] ; out32[8]  ; clock      ;
; N/A   ; None         ; 6.622 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]  ; out32[4]  ; clock      ;
; N/A   ; None         ; 6.576 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3] ; out32[11] ; clock      ;
; N/A   ; None         ; 6.363 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4]  ; out8[4]   ; clock      ;
; N/A   ; None         ; 6.311 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7] ; out32[15] ; clock      ;
; N/A   ; None         ; 6.279 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]  ; out8[2]   ; clock      ;
; N/A   ; None         ; 6.072 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]  ; out8[5]   ; clock      ;
; N/A   ; None         ; 6.049 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2] ; out32[18] ; clock      ;
; N/A   ; None         ; 6.032 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5]  ; out32[5]  ; clock      ;
; N/A   ; None         ; 5.914 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] ; out32[16] ; clock      ;
; N/A   ; None         ; 5.905 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6] ; out32[14] ; clock      ;
; N/A   ; None         ; 5.901 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1] ; out32[17] ; clock      ;
; N/A   ; None         ; 5.856 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5] ; out32[21] ; clock      ;
; N/A   ; None         ; 5.840 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]  ; out32[0]  ; clock      ;
; N/A   ; None         ; 5.768 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]  ; out8[0]   ; clock      ;
; N/A   ; None         ; 5.725 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]  ; out8[3]   ; clock      ;
; N/A   ; None         ; 5.669 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2]  ; out32[2]  ; clock      ;
; N/A   ; None         ; 5.659 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2] ; out32[10] ; clock      ;
; N/A   ; None         ; 5.633 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7] ; out32[31] ; clock      ;
; N/A   ; None         ; 5.624 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7] ; out32[23] ; clock      ;
; N/A   ; None         ; 5.609 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0] ; out32[24] ; clock      ;
; N/A   ; None         ; 5.606 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[2] ; out32[26] ; clock      ;
; N/A   ; None         ; 5.596 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6] ; out32[30] ; clock      ;
; N/A   ; None         ; 5.585 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3] ; out32[19] ; clock      ;
; N/A   ; None         ; 5.571 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4] ; out32[12] ; clock      ;
; N/A   ; None         ; 5.560 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4] ; out32[20] ; clock      ;
; N/A   ; None         ; 5.544 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3]  ; out32[3]  ; clock      ;
; N/A   ; None         ; 5.537 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[4] ; out32[28] ; clock      ;
; N/A   ; None         ; 5.486 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]  ; out32[7]  ; clock      ;
; N/A   ; None         ; 5.461 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1] ; out32[9]  ; clock      ;
; N/A   ; None         ; 5.361 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[7]  ; out8[7]   ; clock      ;
; N/A   ; None         ; 5.357 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5] ; out32[29] ; clock      ;
; N/A   ; None         ; 5.320 ns   ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[5] ; out32[13] ; clock      ;
; N/A   ; None         ; 5.293 ns   ; main_mem3_8bit:inst2|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6] ; out32[22] ; clock      ;
; N/A   ; None         ; 5.206 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1] ; out32[25] ; clock      ;
; N/A   ; None         ; 5.199 ns   ; main_mem4_8bit:inst3|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[3] ; out32[27] ; clock      ;
; N/A   ; None         ; 5.175 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]  ; out8[6]   ; clock      ;
; N/A   ; None         ; 5.165 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[6]  ; out32[6]  ; clock      ;
; N/A   ; None         ; 5.163 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]  ; out32[1]  ; clock      ;
; N/A   ; None         ; 4.955 ns   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[1]  ; out8[1]   ; clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------+-----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                  ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.073 ns  ; data32[15] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -2.141 ns ; data32[25] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg17 ; clock    ;
; N/A           ; None        ; -2.156 ns ; data32[20] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock    ;
; N/A           ; None        ; -2.253 ns ; data32[22] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg14 ; clock    ;
; N/A           ; None        ; -2.320 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_we_reg        ; clock    ;
; N/A           ; None        ; -2.330 ns ; wr_addr[4] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A           ; None        ; -2.335 ns ; data32[28] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg20 ; clock    ;
; N/A           ; None        ; -2.342 ns ; data32[14] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -2.344 ns ; data32[10] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -2.354 ns ; rd_addr[2] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2 ; clock    ;
; N/A           ; None        ; -2.356 ns ; wr_addr[3] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -2.357 ns ; rd_addr[2] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg2  ; clock    ;
; N/A           ; None        ; -2.364 ns ; data32[30] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg22 ; clock    ;
; N/A           ; None        ; -2.364 ns ; data32[29] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg21 ; clock    ;
; N/A           ; None        ; -2.367 ns ; rd_addr[1] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1 ; clock    ;
; N/A           ; None        ; -2.368 ns ; data32[24] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg16 ; clock    ;
; N/A           ; None        ; -2.369 ns ; data32[16] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock    ;
; N/A           ; None        ; -2.373 ns ; rd_addr[1] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg1  ; clock    ;
; N/A           ; None        ; -2.374 ns ; rd_addr[3] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3  ; clock    ;
; N/A           ; None        ; -2.380 ns ; data32[9]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -2.387 ns ; data32[23] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg15 ; clock    ;
; N/A           ; None        ; -2.395 ns ; rd_addr[3] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg3 ; clock    ;
; N/A           ; None        ; -2.396 ns ; data8[5]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A           ; None        ; -2.398 ns ; wr_addr[3] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A           ; None        ; -2.410 ns ; rd_addr[0] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0  ; clock    ;
; N/A           ; None        ; -2.447 ns ; wr_addr[4] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -2.511 ns ; data32[27] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg19 ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3  ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4  ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A           ; None        ; -2.536 ns ; wr_en      ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A           ; None        ; -2.542 ns ; wr_addr[2] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -2.577 ns ; data32[11] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -2.593 ns ; data32[12] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -2.607 ns ; rd_addr[0] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0 ; clock    ;
; N/A           ; None        ; -2.611 ns ; data32[13] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -2.650 ns ; data8[7]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A           ; None        ; -2.671 ns ; data32[6]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A           ; None        ; -2.738 ns ; data32[18] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock    ;
; N/A           ; None        ; -2.751 ns ; data32[2]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A           ; None        ; -2.764 ns ; wr_addr[1] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -2.777 ns ; wr_addr[2] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2  ; clock    ;
; N/A           ; None        ; -2.790 ns ; data32[8]  ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -2.795 ns ; data32[0]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A           ; None        ; -2.805 ns ; wr_addr[1] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1  ; clock    ;
; N/A           ; None        ; -2.810 ns ; data32[17] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock    ;
; N/A           ; None        ; -2.819 ns ; data32[5]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A           ; None        ; -2.822 ns ; data8[6]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A           ; None        ; -2.858 ns ; data8[4]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A           ; None        ; -2.859 ns ; wr_addr[0] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -2.864 ns ; data32[31] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg23 ; clock    ;
; N/A           ; None        ; -2.901 ns ; data32[19] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock    ;
; N/A           ; None        ; -2.911 ns ; data32[7]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A           ; None        ; -2.933 ns ; data8[3]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A           ; None        ; -2.935 ns ; rd_addr[4] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4  ; clock    ;
; N/A           ; None        ; -2.948 ns ; rd_addr[4] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg4 ; clock    ;
; N/A           ; None        ; -2.950 ns ; data32[21] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg13 ; clock    ;
; N/A           ; None        ; -2.994 ns ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A           ; None        ; -2.998 ns ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
; N/A           ; None        ; -3.000 ns ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6   ; clock    ;
; N/A           ; None        ; -3.000 ns ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7   ; clock    ;
; N/A           ; None        ; -3.004 ns ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5   ; clock    ;
; N/A           ; None        ; -3.006 ns ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A           ; None        ; -3.011 ns ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A           ; None        ; -3.023 ns ; data8[1]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A           ; None        ; -3.030 ns ; data8[0]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0   ; clock    ;
; N/A           ; None        ; -3.056 ns ; data32[26] ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg18 ; clock    ;
; N/A           ; None        ; -3.110 ns ; data32[1]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A           ; None        ; -3.175 ns ; word       ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1   ; clock    ;
; N/A           ; None        ; -3.206 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -3.328 ns ; wr_addr[0] ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg13 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg14 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg15 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg16 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg17 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg18 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg19 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg20 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg21 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg22 ; clock    ;
; N/A           ; None        ; -3.429 ns ; wr_en      ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg23 ; clock    ;
; N/A           ; None        ; -3.434 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -3.552 ns ; data8[2]   ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2   ; clock    ;
; N/A           ; None        ; -3.625 ns ; data32[4]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4   ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg8  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg9  ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg10 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg12 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg13 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg14 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg15 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg16 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg17 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg18 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg19 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg20 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg21 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg22 ; clock    ;
; N/A           ; None        ; -3.657 ns ; word       ; main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg23 ; clock    ;
; N/A           ; None        ; -3.909 ns ; data32[3]  ; main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3   ; clock    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 05 00:28:04 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source memory "main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0" and destination memory "main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.720 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y24; Fanout = 8; MEM Node = 'main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X4_Y24; Fanout = 2; MEM Node = 'main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]'
            Info: Total cell delay = 1.720 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.058 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.281 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.671 ns) + CELL(0.413 ns) = 2.281 ns; Loc. = M512_X4_Y24; Fanout = 2; MEM Node = 'main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]'
                Info: Total cell delay = 1.267 ns ( 55.55 % )
                Info: Total interconnect delay = 1.014 ns ( 44.45 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.339 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.671 ns) + CELL(0.471 ns) = 2.339 ns; Loc. = M512_X4_Y24; Fanout = 8; MEM Node = 'main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~portb_address_reg0'
                Info: Total cell delay = 1.325 ns ( 56.65 % )
                Info: Total interconnect delay = 1.014 ns ( 43.35 % )
        Info: + Micro clock to output delay of source is 0.140 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3" (data pin = "data32[3]", clock pin = "clock") is 4.134 ns
    Info: + Longest pin to memory delay is 6.439 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; PIN Node = 'data32[3]'
        Info: 2: + IC(5.154 ns) + CELL(0.053 ns) = 5.987 ns; Loc. = LCCOMB_X3_Y24_N8; Fanout = 1; COMB Node = 'mux21_8bit:inst12|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2'
        Info: 3: + IC(0.318 ns) + CELL(0.134 ns) = 6.439 ns; Loc. = M512_X4_Y24; Fanout = 1; MEM Node = 'main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 0.967 ns ( 15.02 % )
        Info: Total interconnect delay = 5.472 ns ( 84.98 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.671 ns) + CELL(0.459 ns) = 2.327 ns; Loc. = M512_X4_Y24; Fanout = 1; MEM Node = 'main_mem1_8bit:inst|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 1.313 ns ( 56.42 % )
        Info: Total interconnect delay = 1.014 ns ( 43.58 % )
Info: tco from clock "clock" to destination pin "out32[8]" through memory "main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]" is 6.870 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.679 ns) + CELL(0.473 ns) = 2.349 ns; Loc. = M4K_X8_Y24; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]'
        Info: Total cell delay = 1.327 ns ( 56.49 % )
        Info: Total interconnect delay = 1.022 ns ( 43.51 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 4.385 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X8_Y24; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|q_b[0]'
        Info: 2: + IC(2.190 ns) + CELL(2.144 ns) = 4.385 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'out32[8]'
        Info: Total cell delay = 2.195 ns ( 50.06 % )
        Info: Total interconnect delay = 2.190 ns ( 49.94 % )
Info: th for memory "main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7" (data pin = "data32[15]", clock pin = "clock") is 0.073 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 118; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.679 ns) + CELL(0.481 ns) = 2.357 ns; Loc. = M4K_X8_Y24; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 1.335 ns ( 56.64 % )
        Info: Total interconnect delay = 1.022 ns ( 43.36 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 2.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; PIN Node = 'data32[15]'
        Info: 2: + IC(1.582 ns) + CELL(0.096 ns) = 2.487 ns; Loc. = M4K_X8_Y24; Fanout = 1; MEM Node = 'main_mem2_8bit:inst1|altsyncram:altsyncram_component|altsyncram_k7o1:auto_generated|ram_block1a0~porta_datain_reg7'
        Info: Total cell delay = 0.905 ns ( 36.39 % )
        Info: Total interconnect delay = 1.582 ns ( 63.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Sun Jul 05 00:28:06 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


