Record=SubProject|ProjectPath=Embedded\Altera_NiosII_VGA.PrjEmb
Record=TopLevelDocument|FileName=Altera_NiosII_VGA.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U_MCU1|BaseComponentDesignator=U_MCU1|DocumentName=Altera_NiosII_VGA.SchDoc|LibraryReference=NIOS2|NexusDeviceId=NIOS2|SubProjectPath=Embedded\Altera_NiosII_VGA.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=JRPHBBFR|Description=Nios2e RISC Processor|Comment=NIOS2E|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[5]{}Option_Memory[3]{}Option_MDU[1]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[1]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=NIOS2|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[KeyPad]{}Memory_Depth[0x0002]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[Video]{}Memory_Depth[0x1000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[NEXUS_CORE]{}ComponentDesignator[U_MCU1]{}Memory_Depth[8k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[Daughter_SRAM]{}Memory_Depth[0x1FF000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1001000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[ExtraRom]{}Memory_Depth[0x500]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[RAM]{}Memory_Depth[0xB00]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x01000500]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U_MCU1|DocumentName=Altera_NiosII_VGA.SchDoc|LibraryReference=NIOS2|SubProjectPath=Embedded\Altera_NiosII_VGA.PrjEmb|Configuration= |Description=Nios2e RISC Processor|SubPartUniqueId1=JRPHBBFR|SubPartDocPath1=Altera_NiosII_VGA.SchDoc|Comment=NIOS2E|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[5]{}Option_Memory[3]{}Option_MDU[1]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[1]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=NIOS2|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[KeyPad]{}Memory_Depth[0x0002]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[Video]{}Memory_Depth[0x1000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[NEXUS_CORE]{}ComponentDesignator[U_MCU1]{}Memory_Depth[8k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[Daughter_SRAM]{}Memory_Depth[0x1FF000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1001000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[ExtraRom]{}Memory_Depth[0x500]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[RAM]{}Memory_Depth[0xB00]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x01000500]{}Memory_BusType[NiosII:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=10|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone-20_NB1|DeviceName=EP1C20F400C8
Record=Configuration|Name=Stratix-10_NB1|DeviceName=EP1S10F780C7
