Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 25 16:08:43 2022
| Host         : DESKTOP-2CLLAUE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             180 |           58 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | monopulse1/eqOp             |                                   |                1 |              2 |
|  clk_IBUF_BUFG | monopulse1/en               | inst_IF/Instruction_IF_ID_reg[15] |                3 |             10 |
|  clk_IBUF_BUFG | monopulse1/p_0_in           |                                   |                4 |             16 |
|  clk_IBUF_BUFG |                             |                                   |                6 |             20 |
|  clk_IBUF_BUFG | monopulse1/en               | monopulse2/SR[0]                  |                9 |             24 |
| ~clk_IBUF_BUFG | monopulse1/RD2_ID_EX_reg[1] |                                   |                6 |             48 |
|  clk_IBUF_BUFG | monopulse1/en               |                                   |               58 |            179 |
+----------------+-----------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 10     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


