Release 14.2 par P.28xd (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ip-10-170-69-39::  Fri Aug 17 10:43:00 2012

par -w -intstyle ise -ol high -t 1 s3e_eval_zpuino.ncd
s3e_eval_zpuino_routed.ncd s3e_eval_zpuino.pcf 


Constraints file: s3e_eval_zpuino.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment /mnt/work/Xilinx/14.2/ISE_DS/ISE/.
   "s3e_eval_zpuino" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-07-09".



Design Summary Report:

 Number of External IOBs                          68 out of 232    29%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                26

      Number of External Output IOBs             26
        Number of LOCed External Output IOBs     26 out of 26    100%


   Number of External Bidir IOBs                 31

      Number of External Bidir IOBs              31
        Number of LOCed External Bidir IOBs      31 out of 31    100%


   Number of BUFGMUXs                        3 out of 24     12%
   Number of DCMs                            2 out of 4      50%
   Number of MULT18X18SIOs                   4 out of 20     20%
   Number of RAMB16s                        18 out of 20     90%
   Number of Slices                       2598 out of 4656   55%
      Number of SLICEMs                    104 out of 2328    4%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 8 secs 
Finished initial Timing Analysis.  REAL time: 8 secs 

Starting Router


Phase  1  : 17920 unrouted;      REAL time: 1 mins 8 secs 

Phase  2  : 15558 unrouted;      REAL time: 1 mins 22 secs 

Phase  3  : 5177 unrouted;      REAL time: 1 mins 25 secs 

Phase  4  : 5329 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 

Updating file: s3e_eval_zpuino_routed.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 25 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 49 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 18 secs 

Total REAL time to Router completion: 3 mins 18 secs 
Total CPU time to Router completion: 3 mins 14 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              sysclk |  BUFGMUX_X1Y0| No   | 1882 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clkgen_inst_dcmclock_b = PERIOD TIMEGR | SETUP       |     0.047ns|    10.369ns|       0|           0
  P "clkgen_inst_dcmclock_b"         TS_clk | HOLD        |     0.840ns|            |       0|           0
  gen_inst_dcmclock / 3 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clkgen_inst_dcmclock = PERIOD TIMEGRP  | MINLOWPULSE |    21.250ns|    10.000ns|       0|           0
  "clkgen_inst_dcmclock" TS_CLK / 0.64      |             |            |            |        |            
      HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH  | MINHIGHPULSE|    12.500ns|     7.500ns|       0|           0
  40%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     20.000ns|      7.500ns|     19.908ns|            0|            0|            0|        83302|
| TS_clkgen_inst_dcmclock       |     31.250ns|     10.000ns|     31.107ns|            0|            0|            0|        83302|
|  TS_clkgen_inst_dcmclock_b    |     10.417ns|     10.369ns|          N/A|            0|            0|        83302|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 20 secs 
Total CPU time to PAR completion: 3 mins 16 secs 

Peak Memory Usage:  180 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file s3e_eval_zpuino_routed.ncd



PAR done!
