Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 14 09:55:45 2026
| Host         : LC1636 running 64-bit major release  (build 9200)
| Command      : report_methodology -file cv32e40p_core_memory_methodology_drc_routed.rpt -pb cv32e40p_core_memory_methodology_drc_routed.pb -rpx cv32e40p_core_memory_methodology_drc_routed.rpx
| Design       : cv32e40p_core_memory
| Device       : xc7a100tftg256-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check                | 32         |
| SYNTH-10  | Warning  | Wide multiplier                          | 3          |
| TIMING-18 | Warning  | Missing input or output delay            | 1          |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 3          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[30] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[31] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP core_i/ex_stage_i/mult_i/short_mac input pin core_i/ex_stage_i/mult_i/short_mac/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at core_i/ex_stage_i/mult_i/ of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at core_i/ex_stage_i/mult_i/__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at core_i/ex_stage_i/mult_i/__1 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_ni relative to clock(s) clk_i
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 30.000 ns has been defined on port 'exit_valid_o' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_i 30.000 [get_ports {tests_passed_o exit_valid_o tests_failed_o exit_value_o}]
C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/constraints/cv32e40p_core.sdc (Line: 169)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 30.000 ns has been defined on port 'tests_failed_o' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_i 30.000 [get_ports {tests_passed_o exit_valid_o tests_failed_o exit_value_o}]
C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/constraints/cv32e40p_core.sdc (Line: 169)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 30.000 ns has been defined on port 'tests_passed_o' relative to clock clk_i for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clk_i 30.000 [get_ports {tests_passed_o exit_valid_o tests_failed_o exit_value_o}]
C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/constraints/cv32e40p_core.sdc (Line: 169)
Related violations: <none>


