;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ -7, @-80
	JMZ -7, @-80
	SUB @303, @-1
	SPL 0, #2
	MOV @-127, 100
	SUB @0, @-2
	ADD #270, <0
	SUB @3, @-2
	SUB 12, @10
	MOV @-127, 100
	ADD <-127, 100
	SUB @0, @-2
	SUB @-127, 100
	ADD 113, 60
	SUB #72, @200
	SUB @-127, 100
	SPL <-127, 100
	SUB @0, @-2
	SUB -207, <-120
	MOV -7, <-20
	MOV -1, <-20
	SUB -207, <-126
	JMZ -7, @-20
	SUB -207, <-120
	SUB @-127, 100
	MOV @-127, 100
	ADD 270, 62
	SUB @127, 306
	SUB @121, 103
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB #772, @200
	SPL 0, #2
	SUB 20, @12
	SPL -100, 90
	SPL -100, 90
	SUB 20, @12
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	SUB @-127, 100
	MOV -1, <-20
	CMP -207, <-126
