OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/picorv32a/runs/03-10_21-51/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 442 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/picorv32a/runs/03-10_21-51/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/picorv32a/runs/03-10_21-51/tmp/floorplan/4-ioPlacer.def
Notice 0: Design: picorv32a
Notice 0:     Created 409 pins.
Notice 0:     Created 17139 components and 124080 component-terminals.
Notice 0:     Created 17241 nets and 58350 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/picorv32a/runs/03-10_21-51/tmp/floorplan/4-ioPlacer.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 725880 728960
[INFO GPL-0006] NumInstances: 17139
[INFO GPL-0007] NumPlaceInstances: 17139
[INFO GPL-0008] NumFixedInstances: 0
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 17241
[INFO GPL-0011] NumPins: 58759
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 731615 742335
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 725880 728960
[INFO GPL-0016] CoreArea: 517276108800
[INFO GPL-0017] NonPlaceInstsArea: 0
[INFO GPL-0018] PlaceInstsArea: 181730544000
[INFO GPL-0019] Util(%): 35.13
[INFO GPL-0020] StdInstsArea: 181730544000
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00033558 HPWL: 420125500
[InitialPlace]  Iter: 2 CG Error: 0.00001815 HPWL: 335774215
[InitialPlace]  Iter: 3 CG Error: 0.00001167 HPWL: 336068985
[InitialPlace]  Iter: 4 CG Error: 0.00001212 HPWL: 336243443
[InitialPlace]  Iter: 5 CG Error: 0.00000903 HPWL: 335622552
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 19579
[INFO GPL-0032] FillerInit: NumGNets: 17241
[INFO GPL-0033] FillerInit: NumGPins: 58759
[INFO GPL-0023] TargetDensity: 0.40
[INFO GPL-0024] AveragePlaceInstArea: 10603334
[INFO GPL-0025] IdealBinArea: 26508334
[INFO GPL-0026] IdealBinCnt: 19513
[INFO GPL-0027] TotalBinArea: 517276108800
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5628 5610
[INFO GPL-0030] NumBins: 16384
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.963846 HPWL: 259072946
[NesterovSolve] Iter: 10 overflow: 0.931799 HPWL: 306909243
[NesterovSolve] Iter: 20 overflow: 0.93118 HPWL: 307856680
[NesterovSolve] Iter: 30 overflow: 0.93098 HPWL: 307839312
[NesterovSolve] Iter: 40 overflow: 0.930888 HPWL: 308064116
[NesterovSolve] Iter: 50 overflow: 0.930998 HPWL: 307969122
[NesterovSolve] Iter: 60 overflow: 0.931061 HPWL: 307937861
[NesterovSolve] Iter: 70 overflow: 0.931075 HPWL: 307941062
[NesterovSolve] Iter: 80 overflow: 0.931004 HPWL: 308003306
[NesterovSolve] Iter: 90 overflow: 0.930946 HPWL: 308076407
[NesterovSolve] Iter: 100 overflow: 0.930914 HPWL: 308223950
[NesterovSolve] Iter: 110 overflow: 0.930874 HPWL: 308537404
[NesterovSolve] Iter: 120 overflow: 0.930752 HPWL: 309161783
[NesterovSolve] Iter: 130 overflow: 0.930562 HPWL: 310300894
[NesterovSolve] Iter: 140 overflow: 0.930296 HPWL: 312383253
[NesterovSolve] Iter: 150 overflow: 0.930128 HPWL: 316303038
[NesterovSolve] Iter: 160 overflow: 0.929912 HPWL: 322999235
[NesterovSolve] Iter: 170 overflow: 0.929067 HPWL: 332626033
[NesterovSolve] Iter: 180 overflow: 0.926765 HPWL: 344540619
[NesterovSolve] Iter: 190 overflow: 0.92207 HPWL: 358898589
[NesterovSolve] Iter: 200 overflow: 0.915216 HPWL: 376577065
[NesterovSolve] Iter: 210 overflow: 0.904688 HPWL: 398143377
[NesterovSolve] Iter: 220 overflow: 0.889876 HPWL: 423340164
[NesterovSolve] Iter: 230 overflow: 0.869649 HPWL: 451150898
[NesterovSolve] Iter: 240 overflow: 0.846963 HPWL: 480723577
[NesterovSolve] Iter: 250 overflow: 0.819892 HPWL: 511395025
[NesterovSolve] Iter: 260 overflow: 0.787924 HPWL: 541932546
[NesterovSolve] Iter: 270 overflow: 0.752701 HPWL: 571778706
[NesterovSolve] Iter: 280 overflow: 0.714022 HPWL: 602364588
[NesterovSolve] Iter: 290 overflow: 0.670751 HPWL: 635899075
[NesterovSolve] Iter: 300 overflow: 0.62247 HPWL: 668858204
[NesterovSolve] Iter: 310 overflow: 0.57323 HPWL: 701872882
[NesterovSolve] Iter: 320 overflow: 0.522741 HPWL: 729417316
[NesterovSolve] Iter: 330 overflow: 0.475266 HPWL: 755274845
[NesterovSolve] Iter: 340 overflow: 0.424918 HPWL: 778533892
[NesterovSolve] Iter: 350 overflow: 0.381195 HPWL: 796120142
[NesterovSolve] Iter: 360 overflow: 0.344504 HPWL: 803949480
[NesterovSolve] Iter: 370 overflow: 0.317977 HPWL: 809078179
[NesterovSolve] Iter: 380 overflow: 0.289183 HPWL: 812187129
[NesterovSolve] Iter: 390 overflow: 0.264825 HPWL: 814656912
[NesterovSolve] Iter: 400 overflow: 0.239799 HPWL: 816834291
[NesterovSolve] Iter: 410 overflow: 0.217533 HPWL: 818179806
[NesterovSolve] Iter: 420 overflow: 0.195686 HPWL: 819412114
[NesterovSolve] Iter: 430 overflow: 0.175096 HPWL: 820636596
[NesterovSolve] Iter: 440 overflow: 0.155464 HPWL: 821660253
[NesterovSolve] Iter: 450 overflow: 0.13856 HPWL: 822931020
[NesterovSolve] Iter: 460 overflow: 0.122144 HPWL: 824180876
[NesterovSolve] Iter: 470 overflow: 0.106163 HPWL: 825540543
[NesterovSolve] Finished with Overflow: 0.099255
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.946000000000001
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.946000000000001
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.18    0.18 ^ _31195_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.00                           cpuregs[0][0] (net)
                  0.03    0.00    0.18 ^ _18491_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.05    0.23 ^ _18491_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _02835_ (net)
                  0.03    0.00    0.23 ^ _31195_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _31127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _30923_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31127_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  1.50    1.61    1.61 ^ _31127_/Q (sky130_fd_sc_hd__dfxtp_2)
    39    0.19                           cpu_state[3] (net)
                  1.50    0.03    1.64 ^ _30297_/S (sky130_fd_sc_hd__mux2_1)
                 12.47    9.27   10.91 ^ _30297_/X (sky130_fd_sc_hd__mux2_1)
   161    0.92                           _00357_ (net)
                 12.48    0.31   11.22 ^ _30691_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.30    3.14   14.37 v _30691_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00785_ (net)
                  0.30    0.00   14.37 v _30694_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.19    1.27   15.63 v _30694_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00796_ (net)
                  0.19    0.00   15.63 v _30276_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.21    0.83   16.46 v _30276_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _00802_ (net)
                  0.21    0.00   16.46 v _15670_/A (sky130_fd_sc_hd__nor2_2)
                  1.08    0.94   17.40 ^ _15670_/Y (sky130_fd_sc_hd__nor2_2)
     5    0.06                           cpuregs_rs1[16] (net)
                  1.08    0.01   17.41 ^ _20504_/B1 (sky130_fd_sc_hd__a221oi_2)
                  0.28    0.43   17.84 v _20504_/Y (sky130_fd_sc_hd__a221oi_2)
     1    0.01                           _01923_ (net)
                  0.28    0.00   17.84 v _30063_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.20    0.84   18.68 v _30063_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _01924_ (net)
                  0.20    0.00   18.68 v _20509_/B1 (sky130_fd_sc_hd__o221ai_2)
                  0.41    0.44   19.12 ^ _20509_/Y (sky130_fd_sc_hd__o221ai_2)
     1    0.01                           _04239_ (net)
                  0.41    0.00   19.12 ^ _20510_/B1 (sky130_fd_sc_hd__a31o_2)
                  0.14    0.36   19.48 ^ _20510_/X (sky130_fd_sc_hd__a31o_2)
     1    0.01                           _01925_ (net)
                  0.14    0.00   19.48 ^ _29768_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.23    0.37   19.85 ^ _29768_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _15218_ (net)
                  0.23    0.00   19.85 ^ _30923_/D (sky130_fd_sc_hd__dfxtp_2)
                                 19.85   data arrival time

                  0.00   24.73   24.73   clock clk (rise edge)
                          0.00   24.73   clock network delay (ideal)
                          0.00   24.73   clock reconvergence pessimism
                                 24.73 ^ _30923_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.19   24.54   library setup time
                                 24.54   data required time
-----------------------------------------------------------------------------
                                 24.54   data required time
                                -19.85   data arrival time
-----------------------------------------------------------------------------
                                  4.69   slack (MET)


No paths found.
wns 0.00
tns 0.00
