// Seed: 1185358128
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  input id_8;
  inout id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_3 = id_5;
  wor id_9;
  type_18 id_10;
  type_19 id_11 (
      id_12,
      id_1,
      1,
      id_6
  );
  assign id_11 = id_10;
  type_20 id_13 (
      .id_0(1),
      .id_1(1),
      .id_2(1)
  );
  type_21 id_14 (
      .id_0(id_4),
      .id_1(1),
      .id_2(id_9[1]),
      .id_3(id_5),
      .id_4(id_9),
      .id_5(1)
  );
  logic id_15;
  time id_16 (
      .id_0(1'b0),
      .id_1(id_10),
      .id_2(1),
      .id_3(id_7),
      .id_4(id_8 - 1)
  );
endmodule
