// Seed: 3174182877
module module_0;
  logic id_1 = -1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri0 id_0
    , id_9,
    output supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input supply1 id_7
);
  wire id_10;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_9[-1] = 1;
  assign id_3 = id_9[-1];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  ;
  module_0 modCall_1 ();
  logic id_7;
  wire id_8, id_9;
  genvar id_10;
  wire id_11, id_12;
  assign id_10 = id_7;
  wire id_13 = id_5;
  parameter id_14 = 1;
endmodule
