# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:![Screenshot (25)](https://user-images.githubusercontent.com/130553768/234517295-abfd712f-3c5f-4286-8263-e294d6fde7ec.png)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Karthikeyan.S
RegisterNumber: 212222050029 
*/
## RTL realization

## Output:![Screenshot (24)](https://user-images.githubusercontent.com/130553768/234517330-28d27ea0-1e61-44e4-a584-8ef645b809f0.png)

## RTL
## Timing Diagram
## Result:![Screenshot (23)](https://user-images.githubusercontent.com/130553768/234517552-9ab81584-152d-489a-a9fe-7bc88d025aec.png)

Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
