
testproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035a8  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08003734  08003734  00013734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037e8  080037e8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080037e8  080037e8  000137e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080037f0  080037f0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037f0  080037f0  000137f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037f4  080037f4  000137f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080037f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000070  08003868  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08003868  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000adea  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000191a  00000000  00000000  0002ae8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000958  00000000  00000000  0002c7a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008b0  00000000  00000000  0002d100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022224  00000000  00000000  0002d9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad41  00000000  00000000  0004fbd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc0f9  00000000  00000000  0005a915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00126a0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bac  00000000  00000000  00126a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000070 	.word	0x20000070
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800371c 	.word	0x0800371c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000074 	.word	0x20000074
 80001c8:	0800371c 	.word	0x0800371c

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b974 	b.w	80004cc <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	468e      	mov	lr, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	d14d      	bne.n	80002a6 <__udivmoddi4+0xaa>
 800020a:	428a      	cmp	r2, r1
 800020c:	4694      	mov	ip, r2
 800020e:	d969      	bls.n	80002e4 <__udivmoddi4+0xe8>
 8000210:	fab2 f282 	clz	r2, r2
 8000214:	b152      	cbz	r2, 800022c <__udivmoddi4+0x30>
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	f1c2 0120 	rsb	r1, r2, #32
 800021e:	fa20 f101 	lsr.w	r1, r0, r1
 8000222:	fa0c fc02 	lsl.w	ip, ip, r2
 8000226:	ea41 0e03 	orr.w	lr, r1, r3
 800022a:	4094      	lsls	r4, r2
 800022c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000230:	0c21      	lsrs	r1, r4, #16
 8000232:	fbbe f6f8 	udiv	r6, lr, r8
 8000236:	fa1f f78c 	uxth.w	r7, ip
 800023a:	fb08 e316 	mls	r3, r8, r6, lr
 800023e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000242:	fb06 f107 	mul.w	r1, r6, r7
 8000246:	4299      	cmp	r1, r3
 8000248:	d90a      	bls.n	8000260 <__udivmoddi4+0x64>
 800024a:	eb1c 0303 	adds.w	r3, ip, r3
 800024e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000252:	f080 811f 	bcs.w	8000494 <__udivmoddi4+0x298>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 811c 	bls.w	8000494 <__udivmoddi4+0x298>
 800025c:	3e02      	subs	r6, #2
 800025e:	4463      	add	r3, ip
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0f8 	udiv	r0, r3, r8
 8000268:	fb08 3310 	mls	r3, r8, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 f707 	mul.w	r7, r0, r7
 8000274:	42a7      	cmp	r7, r4
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x92>
 8000278:	eb1c 0404 	adds.w	r4, ip, r4
 800027c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000280:	f080 810a 	bcs.w	8000498 <__udivmoddi4+0x29c>
 8000284:	42a7      	cmp	r7, r4
 8000286:	f240 8107 	bls.w	8000498 <__udivmoddi4+0x29c>
 800028a:	4464      	add	r4, ip
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000292:	1be4      	subs	r4, r4, r7
 8000294:	2600      	movs	r6, #0
 8000296:	b11d      	cbz	r5, 80002a0 <__udivmoddi4+0xa4>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c5 4300 	strd	r4, r3, [r5]
 80002a0:	4631      	mov	r1, r6
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xc2>
 80002aa:	2d00      	cmp	r5, #0
 80002ac:	f000 80ef 	beq.w	800048e <__udivmoddi4+0x292>
 80002b0:	2600      	movs	r6, #0
 80002b2:	e9c5 0100 	strd	r0, r1, [r5]
 80002b6:	4630      	mov	r0, r6
 80002b8:	4631      	mov	r1, r6
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f683 	clz	r6, r3
 80002c2:	2e00      	cmp	r6, #0
 80002c4:	d14a      	bne.n	800035c <__udivmoddi4+0x160>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd4>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80f9 	bhi.w	80004c2 <__udivmoddi4+0x2c6>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	469e      	mov	lr, r3
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa4>
 80002de:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa4>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xec>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 8092 	bne.w	8000416 <__udivmoddi4+0x21a>
 80002f2:	eba1 010c 	sub.w	r1, r1, ip
 80002f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fa:	fa1f fe8c 	uxth.w	lr, ip
 80002fe:	2601      	movs	r6, #1
 8000300:	0c20      	lsrs	r0, r4, #16
 8000302:	fbb1 f3f7 	udiv	r3, r1, r7
 8000306:	fb07 1113 	mls	r1, r7, r3, r1
 800030a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030e:	fb0e f003 	mul.w	r0, lr, r3
 8000312:	4288      	cmp	r0, r1
 8000314:	d908      	bls.n	8000328 <__udivmoddi4+0x12c>
 8000316:	eb1c 0101 	adds.w	r1, ip, r1
 800031a:	f103 38ff 	add.w	r8, r3, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x12a>
 8000320:	4288      	cmp	r0, r1
 8000322:	f200 80cb 	bhi.w	80004bc <__udivmoddi4+0x2c0>
 8000326:	4643      	mov	r3, r8
 8000328:	1a09      	subs	r1, r1, r0
 800032a:	b2a4      	uxth	r4, r4
 800032c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000330:	fb07 1110 	mls	r1, r7, r0, r1
 8000334:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000338:	fb0e fe00 	mul.w	lr, lr, r0
 800033c:	45a6      	cmp	lr, r4
 800033e:	d908      	bls.n	8000352 <__udivmoddi4+0x156>
 8000340:	eb1c 0404 	adds.w	r4, ip, r4
 8000344:	f100 31ff 	add.w	r1, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x154>
 800034a:	45a6      	cmp	lr, r4
 800034c:	f200 80bb 	bhi.w	80004c6 <__udivmoddi4+0x2ca>
 8000350:	4608      	mov	r0, r1
 8000352:	eba4 040e 	sub.w	r4, r4, lr
 8000356:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035a:	e79c      	b.n	8000296 <__udivmoddi4+0x9a>
 800035c:	f1c6 0720 	rsb	r7, r6, #32
 8000360:	40b3      	lsls	r3, r6
 8000362:	fa22 fc07 	lsr.w	ip, r2, r7
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa20 f407 	lsr.w	r4, r0, r7
 800036e:	fa01 f306 	lsl.w	r3, r1, r6
 8000372:	431c      	orrs	r4, r3
 8000374:	40f9      	lsrs	r1, r7
 8000376:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037a:	fa00 f306 	lsl.w	r3, r0, r6
 800037e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000382:	0c20      	lsrs	r0, r4, #16
 8000384:	fa1f fe8c 	uxth.w	lr, ip
 8000388:	fb09 1118 	mls	r1, r9, r8, r1
 800038c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000390:	fb08 f00e 	mul.w	r0, r8, lr
 8000394:	4288      	cmp	r0, r1
 8000396:	fa02 f206 	lsl.w	r2, r2, r6
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b8>
 800039c:	eb1c 0101 	adds.w	r1, ip, r1
 80003a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2bc>
 80003a8:	4288      	cmp	r0, r1
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2bc>
 80003ae:	f1a8 0802 	sub.w	r8, r8, #2
 80003b2:	4461      	add	r1, ip
 80003b4:	1a09      	subs	r1, r1, r0
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003bc:	fb09 1110 	mls	r1, r9, r0, r1
 80003c0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c8:	458e      	cmp	lr, r1
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1e2>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d4:	d26c      	bcs.n	80004b0 <__udivmoddi4+0x2b4>
 80003d6:	458e      	cmp	lr, r1
 80003d8:	d96a      	bls.n	80004b0 <__udivmoddi4+0x2b4>
 80003da:	3802      	subs	r0, #2
 80003dc:	4461      	add	r1, ip
 80003de:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e2:	fba0 9402 	umull	r9, r4, r0, r2
 80003e6:	eba1 010e 	sub.w	r1, r1, lr
 80003ea:	42a1      	cmp	r1, r4
 80003ec:	46c8      	mov	r8, r9
 80003ee:	46a6      	mov	lr, r4
 80003f0:	d356      	bcc.n	80004a0 <__udivmoddi4+0x2a4>
 80003f2:	d053      	beq.n	800049c <__udivmoddi4+0x2a0>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x212>
 80003f6:	ebb3 0208 	subs.w	r2, r3, r8
 80003fa:	eb61 010e 	sbc.w	r1, r1, lr
 80003fe:	fa01 f707 	lsl.w	r7, r1, r7
 8000402:	fa22 f306 	lsr.w	r3, r2, r6
 8000406:	40f1      	lsrs	r1, r6
 8000408:	431f      	orrs	r7, r3
 800040a:	e9c5 7100 	strd	r7, r1, [r5]
 800040e:	2600      	movs	r6, #0
 8000410:	4631      	mov	r1, r6
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	40d8      	lsrs	r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa21 f303 	lsr.w	r3, r1, r3
 8000424:	4091      	lsls	r1, r2
 8000426:	4301      	orrs	r1, r0
 8000428:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800042c:	fa1f fe8c 	uxth.w	lr, ip
 8000430:	fbb3 f0f7 	udiv	r0, r3, r7
 8000434:	fb07 3610 	mls	r6, r7, r0, r3
 8000438:	0c0b      	lsrs	r3, r1, #16
 800043a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043e:	fb00 f60e 	mul.w	r6, r0, lr
 8000442:	429e      	cmp	r6, r3
 8000444:	fa04 f402 	lsl.w	r4, r4, r2
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x260>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000452:	d22f      	bcs.n	80004b4 <__udivmoddi4+0x2b8>
 8000454:	429e      	cmp	r6, r3
 8000456:	d92d      	bls.n	80004b4 <__udivmoddi4+0x2b8>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1b9b      	subs	r3, r3, r6
 800045e:	b289      	uxth	r1, r1
 8000460:	fbb3 f6f7 	udiv	r6, r3, r7
 8000464:	fb07 3316 	mls	r3, r7, r6, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb06 f30e 	mul.w	r3, r6, lr
 8000470:	428b      	cmp	r3, r1
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x28a>
 8000474:	eb1c 0101 	adds.w	r1, ip, r1
 8000478:	f106 38ff 	add.w	r8, r6, #4294967295
 800047c:	d216      	bcs.n	80004ac <__udivmoddi4+0x2b0>
 800047e:	428b      	cmp	r3, r1
 8000480:	d914      	bls.n	80004ac <__udivmoddi4+0x2b0>
 8000482:	3e02      	subs	r6, #2
 8000484:	4461      	add	r1, ip
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800048c:	e738      	b.n	8000300 <__udivmoddi4+0x104>
 800048e:	462e      	mov	r6, r5
 8000490:	4628      	mov	r0, r5
 8000492:	e705      	b.n	80002a0 <__udivmoddi4+0xa4>
 8000494:	4606      	mov	r6, r0
 8000496:	e6e3      	b.n	8000260 <__udivmoddi4+0x64>
 8000498:	4618      	mov	r0, r3
 800049a:	e6f8      	b.n	800028e <__udivmoddi4+0x92>
 800049c:	454b      	cmp	r3, r9
 800049e:	d2a9      	bcs.n	80003f4 <__udivmoddi4+0x1f8>
 80004a0:	ebb9 0802 	subs.w	r8, r9, r2
 80004a4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a8:	3801      	subs	r0, #1
 80004aa:	e7a3      	b.n	80003f4 <__udivmoddi4+0x1f8>
 80004ac:	4646      	mov	r6, r8
 80004ae:	e7ea      	b.n	8000486 <__udivmoddi4+0x28a>
 80004b0:	4620      	mov	r0, r4
 80004b2:	e794      	b.n	80003de <__udivmoddi4+0x1e2>
 80004b4:	4640      	mov	r0, r8
 80004b6:	e7d1      	b.n	800045c <__udivmoddi4+0x260>
 80004b8:	46d0      	mov	r8, sl
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b8>
 80004bc:	3b02      	subs	r3, #2
 80004be:	4461      	add	r1, ip
 80004c0:	e732      	b.n	8000328 <__udivmoddi4+0x12c>
 80004c2:	4630      	mov	r0, r6
 80004c4:	e709      	b.n	80002da <__udivmoddi4+0xde>
 80004c6:	4464      	add	r4, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e742      	b.n	8000352 <__udivmoddi4+0x156>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d4:	f000 faaa 	bl	8000a2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d8:	f000 f80e 	bl	80004f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004dc:	f000 f88e 	bl	80005fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004e0:	f000 f85c 	bl	800059c <MX_USART2_UART_Init>
  printf("test\r\n");
 80004e4:	4803      	ldr	r0, [pc, #12]	; (80004f4 <main+0x24>)
 80004e6:	f002 fc89 	bl	8002dfc <puts>
  HAL_Delay(100);
 80004ea:	2064      	movs	r0, #100	; 0x64
 80004ec:	f000 fb1a 	bl	8000b24 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004f0:	e7fe      	b.n	80004f0 <main+0x20>
 80004f2:	bf00      	nop
 80004f4:	08003734 	.word	0x08003734

080004f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b096      	sub	sp, #88	; 0x58
 80004fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004fe:	f107 0314 	add.w	r3, r7, #20
 8000502:	2244      	movs	r2, #68	; 0x44
 8000504:	2100      	movs	r1, #0
 8000506:	4618      	mov	r0, r3
 8000508:	f002 fc02 	bl	8002d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800050c:	463b      	mov	r3, r7
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	605a      	str	r2, [r3, #4]
 8000514:	609a      	str	r2, [r3, #8]
 8000516:	60da      	str	r2, [r3, #12]
 8000518:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800051a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800051e:	f000 fdab 	bl	8001078 <HAL_PWREx_ControlVoltageScaling>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000528:	f000 f8f2 	bl	8000710 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800052c:	2302      	movs	r3, #2
 800052e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000530:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000534:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000536:	2310      	movs	r3, #16
 8000538:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800053a:	2302      	movs	r3, #2
 800053c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800053e:	2302      	movs	r3, #2
 8000540:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000542:	2301      	movs	r3, #1
 8000544:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000546:	230a      	movs	r3, #10
 8000548:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800054a:	2307      	movs	r3, #7
 800054c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800054e:	2302      	movs	r3, #2
 8000550:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000552:	2302      	movs	r3, #2
 8000554:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000556:	f107 0314 	add.w	r3, r7, #20
 800055a:	4618      	mov	r0, r3
 800055c:	f000 fde2 	bl	8001124 <HAL_RCC_OscConfig>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000566:	f000 f8d3 	bl	8000710 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800056a:	230f      	movs	r3, #15
 800056c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800056e:	2303      	movs	r3, #3
 8000570:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000572:	2300      	movs	r3, #0
 8000574:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000576:	2300      	movs	r3, #0
 8000578:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800057e:	463b      	mov	r3, r7
 8000580:	2104      	movs	r1, #4
 8000582:	4618      	mov	r0, r3
 8000584:	f001 f9e2 	bl	800194c <HAL_RCC_ClockConfig>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800058e:	f000 f8bf 	bl	8000710 <Error_Handler>
  }
}
 8000592:	bf00      	nop
 8000594:	3758      	adds	r7, #88	; 0x58
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
	...

0800059c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80005a0:	4b14      	ldr	r3, [pc, #80]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005a2:	4a15      	ldr	r2, [pc, #84]	; (80005f8 <MX_USART2_UART_Init+0x5c>)
 80005a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80005a6:	4b13      	ldr	r3, [pc, #76]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005bc:	2200      	movs	r2, #0
 80005be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80005c0:	4b0c      	ldr	r3, [pc, #48]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005c2:	220c      	movs	r2, #12
 80005c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005c6:	4b0b      	ldr	r3, [pc, #44]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005cc:	4b09      	ldr	r3, [pc, #36]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005d2:	4b08      	ldr	r3, [pc, #32]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005d8:	4b06      	ldr	r3, [pc, #24]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005da:	2200      	movs	r2, #0
 80005dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80005de:	4805      	ldr	r0, [pc, #20]	; (80005f4 <MX_USART2_UART_Init+0x58>)
 80005e0:	f001 ff14 	bl	800240c <HAL_UART_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80005ea:	f000 f891 	bl	8000710 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	2000008c 	.word	0x2000008c
 80005f8:	40004400 	.word	0x40004400

080005fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b08a      	sub	sp, #40	; 0x28
 8000600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000602:	f107 0314 	add.w	r3, r7, #20
 8000606:	2200      	movs	r2, #0
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	605a      	str	r2, [r3, #4]
 800060c:	609a      	str	r2, [r3, #8]
 800060e:	60da      	str	r2, [r3, #12]
 8000610:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000612:	4b3c      	ldr	r3, [pc, #240]	; (8000704 <MX_GPIO_Init+0x108>)
 8000614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000616:	4a3b      	ldr	r2, [pc, #236]	; (8000704 <MX_GPIO_Init+0x108>)
 8000618:	f043 0304 	orr.w	r3, r3, #4
 800061c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800061e:	4b39      	ldr	r3, [pc, #228]	; (8000704 <MX_GPIO_Init+0x108>)
 8000620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000622:	f003 0304 	and.w	r3, r3, #4
 8000626:	613b      	str	r3, [r7, #16]
 8000628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800062a:	4b36      	ldr	r3, [pc, #216]	; (8000704 <MX_GPIO_Init+0x108>)
 800062c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800062e:	4a35      	ldr	r2, [pc, #212]	; (8000704 <MX_GPIO_Init+0x108>)
 8000630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000636:	4b33      	ldr	r3, [pc, #204]	; (8000704 <MX_GPIO_Init+0x108>)
 8000638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800063a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000642:	4b30      	ldr	r3, [pc, #192]	; (8000704 <MX_GPIO_Init+0x108>)
 8000644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000646:	4a2f      	ldr	r2, [pc, #188]	; (8000704 <MX_GPIO_Init+0x108>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800064e:	4b2d      	ldr	r3, [pc, #180]	; (8000704 <MX_GPIO_Init+0x108>)
 8000650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800065a:	4b2a      	ldr	r3, [pc, #168]	; (8000704 <MX_GPIO_Init+0x108>)
 800065c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800065e:	4a29      	ldr	r2, [pc, #164]	; (8000704 <MX_GPIO_Init+0x108>)
 8000660:	f043 0302 	orr.w	r3, r3, #2
 8000664:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000666:	4b27      	ldr	r3, [pc, #156]	; (8000704 <MX_GPIO_Init+0x108>)
 8000668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800066a:	f003 0302 	and.w	r3, r3, #2
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8000672:	2200      	movs	r2, #0
 8000674:	21b0      	movs	r1, #176	; 0xb0
 8000676:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800067a:	f000 fcd7 	bl	800102c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000684:	4820      	ldr	r0, [pc, #128]	; (8000708 <MX_GPIO_Init+0x10c>)
 8000686:	f000 fcd1 	bl	800102c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800068a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800068e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000690:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	2300      	movs	r3, #0
 8000698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	4619      	mov	r1, r3
 80006a0:	481a      	ldr	r0, [pc, #104]	; (800070c <MX_GPIO_Init+0x110>)
 80006a2:	f000 fb49 	bl	8000d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 80006a6:	23b0      	movs	r3, #176	; 0xb0
 80006a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006aa:	2301      	movs	r3, #1
 80006ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ae:	2300      	movs	r3, #0
 80006b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b2:	2300      	movs	r3, #0
 80006b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c0:	f000 fb3a 	bl	8000d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80006c4:	2340      	movs	r3, #64	; 0x40
 80006c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006cc:	2301      	movs	r3, #1
 80006ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	4619      	mov	r1, r3
 80006d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006da:	f000 fb2d 	bl	8000d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80006de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e4:	2301      	movs	r3, #1
 80006e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ec:	2300      	movs	r3, #0
 80006ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	4619      	mov	r1, r3
 80006f6:	4804      	ldr	r0, [pc, #16]	; (8000708 <MX_GPIO_Init+0x10c>)
 80006f8:	f000 fb1e 	bl	8000d38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006fc:	bf00      	nop
 80006fe:	3728      	adds	r7, #40	; 0x28
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	40021000 	.word	0x40021000
 8000708:	48000400 	.word	0x48000400
 800070c:	48000800 	.word	0x48000800

08000710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000714:	b672      	cpsid	i
}
 8000716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000718:	e7fe      	b.n	8000718 <Error_Handler+0x8>
	...

0800071c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000722:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <HAL_MspInit+0x44>)
 8000724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000726:	4a0e      	ldr	r2, [pc, #56]	; (8000760 <HAL_MspInit+0x44>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6613      	str	r3, [r2, #96]	; 0x60
 800072e:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <HAL_MspInit+0x44>)
 8000730:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800073a:	4b09      	ldr	r3, [pc, #36]	; (8000760 <HAL_MspInit+0x44>)
 800073c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800073e:	4a08      	ldr	r2, [pc, #32]	; (8000760 <HAL_MspInit+0x44>)
 8000740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000744:	6593      	str	r3, [r2, #88]	; 0x58
 8000746:	4b06      	ldr	r3, [pc, #24]	; (8000760 <HAL_MspInit+0x44>)
 8000748:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800074a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000752:	bf00      	nop
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	40021000 	.word	0x40021000

08000764 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b0a2      	sub	sp, #136	; 0x88
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
 8000774:	605a      	str	r2, [r3, #4]
 8000776:	609a      	str	r2, [r3, #8]
 8000778:	60da      	str	r2, [r3, #12]
 800077a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	2260      	movs	r2, #96	; 0x60
 8000782:	2100      	movs	r1, #0
 8000784:	4618      	mov	r0, r3
 8000786:	f002 fac3 	bl	8002d10 <memset>
  if(huart->Instance==USART2)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a20      	ldr	r2, [pc, #128]	; (8000810 <HAL_UART_MspInit+0xac>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d138      	bne.n	8000806 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000794:	2302      	movs	r3, #2
 8000796:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000798:	2300      	movs	r3, #0
 800079a:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4618      	mov	r0, r3
 80007a2:	f001 faf7 	bl	8001d94 <HAL_RCCEx_PeriphCLKConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80007ac:	f7ff ffb0 	bl	8000710 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007b0:	4b18      	ldr	r3, [pc, #96]	; (8000814 <HAL_UART_MspInit+0xb0>)
 80007b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007b4:	4a17      	ldr	r2, [pc, #92]	; (8000814 <HAL_UART_MspInit+0xb0>)
 80007b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007ba:	6593      	str	r3, [r2, #88]	; 0x58
 80007bc:	4b15      	ldr	r3, [pc, #84]	; (8000814 <HAL_UART_MspInit+0xb0>)
 80007be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007c4:	613b      	str	r3, [r7, #16]
 80007c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c8:	4b12      	ldr	r3, [pc, #72]	; (8000814 <HAL_UART_MspInit+0xb0>)
 80007ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007cc:	4a11      	ldr	r2, [pc, #68]	; (8000814 <HAL_UART_MspInit+0xb0>)
 80007ce:	f043 0301 	orr.w	r3, r3, #1
 80007d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007d4:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <HAL_UART_MspInit+0xb0>)
 80007d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d8:	f003 0301 	and.w	r3, r3, #1
 80007dc:	60fb      	str	r3, [r7, #12]
 80007de:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007e0:	230c      	movs	r3, #12
 80007e2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e4:	2302      	movs	r3, #2
 80007e6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ec:	2303      	movs	r3, #3
 80007ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007f2:	2307      	movs	r3, #7
 80007f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80007fc:	4619      	mov	r1, r3
 80007fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000802:	f000 fa99 	bl	8000d38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000806:	bf00      	nop
 8000808:	3788      	adds	r7, #136	; 0x88
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40004400 	.word	0x40004400
 8000814:	40021000 	.word	0x40021000

08000818 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800081c:	e7fe      	b.n	800081c <NMI_Handler+0x4>

0800081e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800081e:	b480      	push	{r7}
 8000820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000822:	e7fe      	b.n	8000822 <HardFault_Handler+0x4>

08000824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000828:	e7fe      	b.n	8000828 <MemManage_Handler+0x4>

0800082a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800082a:	b480      	push	{r7}
 800082c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800082e:	e7fe      	b.n	800082e <BusFault_Handler+0x4>

08000830 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000834:	e7fe      	b.n	8000834 <UsageFault_Handler+0x4>

08000836 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000836:	b480      	push	{r7}
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800083a:	bf00      	nop
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr

08000844 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr

08000852 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000864:	f000 f93e 	bl	8000ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}

0800086c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]
 800087c:	e00a      	b.n	8000894 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800087e:	f3af 8000 	nop.w
 8000882:	4601      	mov	r1, r0
 8000884:	68bb      	ldr	r3, [r7, #8]
 8000886:	1c5a      	adds	r2, r3, #1
 8000888:	60ba      	str	r2, [r7, #8]
 800088a:	b2ca      	uxtb	r2, r1
 800088c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	3301      	adds	r3, #1
 8000892:	617b      	str	r3, [r7, #20]
 8000894:	697a      	ldr	r2, [r7, #20]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	429a      	cmp	r2, r3
 800089a:	dbf0      	blt.n	800087e <_read+0x12>
  }

  return len;
 800089c:	687b      	ldr	r3, [r7, #4]
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3718      	adds	r7, #24
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b086      	sub	sp, #24
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	60f8      	str	r0, [r7, #12]
 80008ae:	60b9      	str	r1, [r7, #8]
 80008b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	e009      	b.n	80008cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	1c5a      	adds	r2, r3, #1
 80008bc:	60ba      	str	r2, [r7, #8]
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	4618      	mov	r0, r3
 80008c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	3301      	adds	r3, #1
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	697a      	ldr	r2, [r7, #20]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	dbf1      	blt.n	80008b8 <_write+0x12>
  }
  return len;
 80008d4:	687b      	ldr	r3, [r7, #4]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3718      	adds	r7, #24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <_close>:

int _close(int file)
{
 80008de:	b480      	push	{r7}
 80008e0:	b083      	sub	sp, #12
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008f6:	b480      	push	{r7}
 80008f8:	b083      	sub	sp, #12
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
 80008fe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000906:	605a      	str	r2, [r3, #4]
  return 0;
 8000908:	2300      	movs	r3, #0
}
 800090a:	4618      	mov	r0, r3
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <_isatty>:

int _isatty(int file)
{
 8000916:	b480      	push	{r7}
 8000918:	b083      	sub	sp, #12
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800091e:	2301      	movs	r3, #1
}
 8000920:	4618      	mov	r0, r3
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800092c:	b480      	push	{r7}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
	...

08000948 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000950:	4a14      	ldr	r2, [pc, #80]	; (80009a4 <_sbrk+0x5c>)
 8000952:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <_sbrk+0x60>)
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800095c:	4b13      	ldr	r3, [pc, #76]	; (80009ac <_sbrk+0x64>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d102      	bne.n	800096a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000964:	4b11      	ldr	r3, [pc, #68]	; (80009ac <_sbrk+0x64>)
 8000966:	4a12      	ldr	r2, [pc, #72]	; (80009b0 <_sbrk+0x68>)
 8000968:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800096a:	4b10      	ldr	r3, [pc, #64]	; (80009ac <_sbrk+0x64>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4413      	add	r3, r2
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	429a      	cmp	r2, r3
 8000976:	d207      	bcs.n	8000988 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000978:	f002 f9a0 	bl	8002cbc <__errno>
 800097c:	4603      	mov	r3, r0
 800097e:	220c      	movs	r2, #12
 8000980:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000982:	f04f 33ff 	mov.w	r3, #4294967295
 8000986:	e009      	b.n	800099c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000988:	4b08      	ldr	r3, [pc, #32]	; (80009ac <_sbrk+0x64>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800098e:	4b07      	ldr	r3, [pc, #28]	; (80009ac <_sbrk+0x64>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	4a05      	ldr	r2, [pc, #20]	; (80009ac <_sbrk+0x64>)
 8000998:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800099a:	68fb      	ldr	r3, [r7, #12]
}
 800099c:	4618      	mov	r0, r3
 800099e:	3718      	adds	r7, #24
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20010000 	.word	0x20010000
 80009a8:	00000400 	.word	0x00000400
 80009ac:	20000110 	.word	0x20000110
 80009b0:	20000128 	.word	0x20000128

080009b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80009b8:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <SystemInit+0x20>)
 80009ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009be:	4a05      	ldr	r2, [pc, #20]	; (80009d4 <SystemInit+0x20>)
 80009c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	e000ed00 	.word	0xe000ed00

080009d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80009d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a10 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009dc:	f7ff ffea 	bl	80009b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009e0:	480c      	ldr	r0, [pc, #48]	; (8000a14 <LoopForever+0x6>)
  ldr r1, =_edata
 80009e2:	490d      	ldr	r1, [pc, #52]	; (8000a18 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009e4:	4a0d      	ldr	r2, [pc, #52]	; (8000a1c <LoopForever+0xe>)
  movs r3, #0
 80009e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009e8:	e002      	b.n	80009f0 <LoopCopyDataInit>

080009ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009ee:	3304      	adds	r3, #4

080009f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009f4:	d3f9      	bcc.n	80009ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009f6:	4a0a      	ldr	r2, [pc, #40]	; (8000a20 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009f8:	4c0a      	ldr	r4, [pc, #40]	; (8000a24 <LoopForever+0x16>)
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009fc:	e001      	b.n	8000a02 <LoopFillZerobss>

080009fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a00:	3204      	adds	r2, #4

08000a02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a04:	d3fb      	bcc.n	80009fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a06:	f002 f95f 	bl	8002cc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a0a:	f7ff fd61 	bl	80004d0 <main>

08000a0e <LoopForever>:

LoopForever:
    b LoopForever
 8000a0e:	e7fe      	b.n	8000a0e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a10:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000a14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a18:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a1c:	080037f8 	.word	0x080037f8
  ldr r2, =_sbss
 8000a20:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a24:	20000128 	.word	0x20000128

08000a28 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a28:	e7fe      	b.n	8000a28 <ADC1_IRQHandler>
	...

08000a2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a32:	2300      	movs	r3, #0
 8000a34:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a36:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <HAL_Init+0x3c>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a0b      	ldr	r2, [pc, #44]	; (8000a68 <HAL_Init+0x3c>)
 8000a3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a40:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a42:	2003      	movs	r0, #3
 8000a44:	f000 f944 	bl	8000cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f000 f80f 	bl	8000a6c <HAL_InitTick>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d002      	beq.n	8000a5a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000a54:	2301      	movs	r3, #1
 8000a56:	71fb      	strb	r3, [r7, #7]
 8000a58:	e001      	b.n	8000a5e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a5a:	f7ff fe5f 	bl	800071c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3708      	adds	r7, #8
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40022000 	.word	0x40022000

08000a6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000a78:	4b17      	ldr	r3, [pc, #92]	; (8000ad8 <HAL_InitTick+0x6c>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d023      	beq.n	8000ac8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000a80:	4b16      	ldr	r3, [pc, #88]	; (8000adc <HAL_InitTick+0x70>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b14      	ldr	r3, [pc, #80]	; (8000ad8 <HAL_InitTick+0x6c>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	4619      	mov	r1, r3
 8000a8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a96:	4618      	mov	r0, r3
 8000a98:	f000 f941 	bl	8000d1e <HAL_SYSTICK_Config>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d10f      	bne.n	8000ac2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2b0f      	cmp	r3, #15
 8000aa6:	d809      	bhi.n	8000abc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	6879      	ldr	r1, [r7, #4]
 8000aac:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab0:	f000 f919 	bl	8000ce6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ab4:	4a0a      	ldr	r2, [pc, #40]	; (8000ae0 <HAL_InitTick+0x74>)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	6013      	str	r3, [r2, #0]
 8000aba:	e007      	b.n	8000acc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000abc:	2301      	movs	r3, #1
 8000abe:	73fb      	strb	r3, [r7, #15]
 8000ac0:	e004      	b.n	8000acc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	73fb      	strb	r3, [r7, #15]
 8000ac6:	e001      	b.n	8000acc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3710      	adds	r7, #16
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	20000008 	.word	0x20000008
 8000adc:	20000000 	.word	0x20000000
 8000ae0:	20000004 	.word	0x20000004

08000ae4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <HAL_IncTick+0x20>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	461a      	mov	r2, r3
 8000aee:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <HAL_IncTick+0x24>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4413      	add	r3, r2
 8000af4:	4a04      	ldr	r2, [pc, #16]	; (8000b08 <HAL_IncTick+0x24>)
 8000af6:	6013      	str	r3, [r2, #0]
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	20000008 	.word	0x20000008
 8000b08:	20000114 	.word	0x20000114

08000b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b10:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <HAL_GetTick+0x14>)
 8000b12:	681b      	ldr	r3, [r3, #0]
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	20000114 	.word	0x20000114

08000b24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b2c:	f7ff ffee 	bl	8000b0c <HAL_GetTick>
 8000b30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b3c:	d005      	beq.n	8000b4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b3e:	4b0a      	ldr	r3, [pc, #40]	; (8000b68 <HAL_Delay+0x44>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	461a      	mov	r2, r3
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	4413      	add	r3, r2
 8000b48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b4a:	bf00      	nop
 8000b4c:	f7ff ffde 	bl	8000b0c <HAL_GetTick>
 8000b50:	4602      	mov	r2, r0
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d8f7      	bhi.n	8000b4c <HAL_Delay+0x28>
  {
  }
}
 8000b5c:	bf00      	nop
 8000b5e:	bf00      	nop
 8000b60:	3710      	adds	r7, #16
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000008 	.word	0x20000008

08000b6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b085      	sub	sp, #20
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f003 0307 	and.w	r3, r3, #7
 8000b7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b82:	68ba      	ldr	r2, [r7, #8]
 8000b84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b88:	4013      	ands	r3, r2
 8000b8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b9e:	4a04      	ldr	r2, [pc, #16]	; (8000bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	60d3      	str	r3, [r2, #12]
}
 8000ba4:	bf00      	nop
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	e000ed00 	.word	0xe000ed00

08000bb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb8:	4b04      	ldr	r3, [pc, #16]	; (8000bcc <__NVIC_GetPriorityGrouping+0x18>)
 8000bba:	68db      	ldr	r3, [r3, #12]
 8000bbc:	0a1b      	lsrs	r3, r3, #8
 8000bbe:	f003 0307 	and.w	r3, r3, #7
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	6039      	str	r1, [r7, #0]
 8000bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	db0a      	blt.n	8000bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	b2da      	uxtb	r2, r3
 8000be8:	490c      	ldr	r1, [pc, #48]	; (8000c1c <__NVIC_SetPriority+0x4c>)
 8000bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bee:	0112      	lsls	r2, r2, #4
 8000bf0:	b2d2      	uxtb	r2, r2
 8000bf2:	440b      	add	r3, r1
 8000bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bf8:	e00a      	b.n	8000c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4908      	ldr	r1, [pc, #32]	; (8000c20 <__NVIC_SetPriority+0x50>)
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	f003 030f 	and.w	r3, r3, #15
 8000c06:	3b04      	subs	r3, #4
 8000c08:	0112      	lsls	r2, r2, #4
 8000c0a:	b2d2      	uxtb	r2, r2
 8000c0c:	440b      	add	r3, r1
 8000c0e:	761a      	strb	r2, [r3, #24]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	e000e100 	.word	0xe000e100
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b089      	sub	sp, #36	; 0x24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c38:	69fb      	ldr	r3, [r7, #28]
 8000c3a:	f1c3 0307 	rsb	r3, r3, #7
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	bf28      	it	cs
 8000c42:	2304      	movcs	r3, #4
 8000c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	3304      	adds	r3, #4
 8000c4a:	2b06      	cmp	r3, #6
 8000c4c:	d902      	bls.n	8000c54 <NVIC_EncodePriority+0x30>
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	3b03      	subs	r3, #3
 8000c52:	e000      	b.n	8000c56 <NVIC_EncodePriority+0x32>
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c58:	f04f 32ff 	mov.w	r2, #4294967295
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43da      	mvns	r2, r3
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	401a      	ands	r2, r3
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	fa01 f303 	lsl.w	r3, r1, r3
 8000c76:	43d9      	mvns	r1, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c7c:	4313      	orrs	r3, r2
         );
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3724      	adds	r7, #36	; 0x24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
	...

08000c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3b01      	subs	r3, #1
 8000c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c9c:	d301      	bcc.n	8000ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e00f      	b.n	8000cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <SysTick_Config+0x40>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000caa:	210f      	movs	r1, #15
 8000cac:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb0:	f7ff ff8e 	bl	8000bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb4:	4b05      	ldr	r3, [pc, #20]	; (8000ccc <SysTick_Config+0x40>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cba:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <SysTick_Config+0x40>)
 8000cbc:	2207      	movs	r2, #7
 8000cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	e000e010 	.word	0xe000e010

08000cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f7ff ff47 	bl	8000b6c <__NVIC_SetPriorityGrouping>
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b086      	sub	sp, #24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	4603      	mov	r3, r0
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
 8000cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf8:	f7ff ff5c 	bl	8000bb4 <__NVIC_GetPriorityGrouping>
 8000cfc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	68b9      	ldr	r1, [r7, #8]
 8000d02:	6978      	ldr	r0, [r7, #20]
 8000d04:	f7ff ff8e 	bl	8000c24 <NVIC_EncodePriority>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d0e:	4611      	mov	r1, r2
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff ff5d 	bl	8000bd0 <__NVIC_SetPriority>
}
 8000d16:	bf00      	nop
 8000d18:	3718      	adds	r7, #24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	b082      	sub	sp, #8
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f7ff ffb0 	bl	8000c8c <SysTick_Config>
 8000d2c:	4603      	mov	r3, r0
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b087      	sub	sp, #28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d46:	e154      	b.n	8000ff2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	fa01 f303 	lsl.w	r3, r1, r3
 8000d54:	4013      	ands	r3, r2
 8000d56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	f000 8146 	beq.w	8000fec <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f003 0303 	and.w	r3, r3, #3
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d005      	beq.n	8000d78 <HAL_GPIO_Init+0x40>
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f003 0303 	and.w	r3, r3, #3
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d130      	bne.n	8000dda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	689b      	ldr	r3, [r3, #8]
 8000d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	005b      	lsls	r3, r3, #1
 8000d82:	2203      	movs	r2, #3
 8000d84:	fa02 f303 	lsl.w	r3, r2, r3
 8000d88:	43db      	mvns	r3, r3
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	68da      	ldr	r2, [r3, #12]
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	693a      	ldr	r2, [r7, #16]
 8000da6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dae:	2201      	movs	r2, #1
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	fa02 f303 	lsl.w	r3, r2, r3
 8000db6:	43db      	mvns	r3, r3
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	091b      	lsrs	r3, r3, #4
 8000dc4:	f003 0201 	and.w	r2, r3, #1
 8000dc8:	697b      	ldr	r3, [r7, #20]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f003 0303 	and.w	r3, r3, #3
 8000de2:	2b03      	cmp	r3, #3
 8000de4:	d017      	beq.n	8000e16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	2203      	movs	r2, #3
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	689a      	ldr	r2, [r3, #8]
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f003 0303 	and.w	r3, r3, #3
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d123      	bne.n	8000e6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	08da      	lsrs	r2, r3, #3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	3208      	adds	r2, #8
 8000e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	220f      	movs	r2, #15
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	691a      	ldr	r2, [r3, #16]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	f003 0307 	and.w	r3, r3, #7
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	08da      	lsrs	r2, r3, #3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	3208      	adds	r2, #8
 8000e64:	6939      	ldr	r1, [r7, #16]
 8000e66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	2203      	movs	r2, #3
 8000e76:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7a:	43db      	mvns	r3, r3
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	4013      	ands	r3, r2
 8000e80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f003 0203 	and.w	r2, r3, #3
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	f000 80a0 	beq.w	8000fec <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eac:	4b58      	ldr	r3, [pc, #352]	; (8001010 <HAL_GPIO_Init+0x2d8>)
 8000eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eb0:	4a57      	ldr	r2, [pc, #348]	; (8001010 <HAL_GPIO_Init+0x2d8>)
 8000eb2:	f043 0301 	orr.w	r3, r3, #1
 8000eb6:	6613      	str	r3, [r2, #96]	; 0x60
 8000eb8:	4b55      	ldr	r3, [pc, #340]	; (8001010 <HAL_GPIO_Init+0x2d8>)
 8000eba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ebc:	f003 0301 	and.w	r3, r3, #1
 8000ec0:	60bb      	str	r3, [r7, #8]
 8000ec2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ec4:	4a53      	ldr	r2, [pc, #332]	; (8001014 <HAL_GPIO_Init+0x2dc>)
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	089b      	lsrs	r3, r3, #2
 8000eca:	3302      	adds	r3, #2
 8000ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	f003 0303 	and.w	r3, r3, #3
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	220f      	movs	r2, #15
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000eee:	d019      	beq.n	8000f24 <HAL_GPIO_Init+0x1ec>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4a49      	ldr	r2, [pc, #292]	; (8001018 <HAL_GPIO_Init+0x2e0>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d013      	beq.n	8000f20 <HAL_GPIO_Init+0x1e8>
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	4a48      	ldr	r2, [pc, #288]	; (800101c <HAL_GPIO_Init+0x2e4>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d00d      	beq.n	8000f1c <HAL_GPIO_Init+0x1e4>
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4a47      	ldr	r2, [pc, #284]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d007      	beq.n	8000f18 <HAL_GPIO_Init+0x1e0>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	4a46      	ldr	r2, [pc, #280]	; (8001024 <HAL_GPIO_Init+0x2ec>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d101      	bne.n	8000f14 <HAL_GPIO_Init+0x1dc>
 8000f10:	2304      	movs	r3, #4
 8000f12:	e008      	b.n	8000f26 <HAL_GPIO_Init+0x1ee>
 8000f14:	2307      	movs	r3, #7
 8000f16:	e006      	b.n	8000f26 <HAL_GPIO_Init+0x1ee>
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e004      	b.n	8000f26 <HAL_GPIO_Init+0x1ee>
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	e002      	b.n	8000f26 <HAL_GPIO_Init+0x1ee>
 8000f20:	2301      	movs	r3, #1
 8000f22:	e000      	b.n	8000f26 <HAL_GPIO_Init+0x1ee>
 8000f24:	2300      	movs	r3, #0
 8000f26:	697a      	ldr	r2, [r7, #20]
 8000f28:	f002 0203 	and.w	r2, r2, #3
 8000f2c:	0092      	lsls	r2, r2, #2
 8000f2e:	4093      	lsls	r3, r2
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f36:	4937      	ldr	r1, [pc, #220]	; (8001014 <HAL_GPIO_Init+0x2dc>)
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	089b      	lsrs	r3, r3, #2
 8000f3c:	3302      	adds	r3, #2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f44:	4b38      	ldr	r3, [pc, #224]	; (8001028 <HAL_GPIO_Init+0x2f0>)
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	4013      	ands	r3, r2
 8000f52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d003      	beq.n	8000f68 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000f60:	693a      	ldr	r2, [r7, #16]
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f68:	4a2f      	ldr	r2, [pc, #188]	; (8001028 <HAL_GPIO_Init+0x2f0>)
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f6e:	4b2e      	ldr	r3, [pc, #184]	; (8001028 <HAL_GPIO_Init+0x2f0>)
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	43db      	mvns	r3, r3
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d003      	beq.n	8000f92 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f92:	4a25      	ldr	r2, [pc, #148]	; (8001028 <HAL_GPIO_Init+0x2f0>)
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000f98:	4b23      	ldr	r3, [pc, #140]	; (8001028 <HAL_GPIO_Init+0x2f0>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d003      	beq.n	8000fbc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fbc:	4a1a      	ldr	r2, [pc, #104]	; (8001028 <HAL_GPIO_Init+0x2f0>)
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000fc2:	4b19      	ldr	r3, [pc, #100]	; (8001028 <HAL_GPIO_Init+0x2f0>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	693a      	ldr	r2, [r7, #16]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d003      	beq.n	8000fe6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fe6:	4a10      	ldr	r2, [pc, #64]	; (8001028 <HAL_GPIO_Init+0x2f0>)
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	f47f aea3 	bne.w	8000d48 <HAL_GPIO_Init+0x10>
  }
}
 8001002:	bf00      	nop
 8001004:	bf00      	nop
 8001006:	371c      	adds	r7, #28
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	40021000 	.word	0x40021000
 8001014:	40010000 	.word	0x40010000
 8001018:	48000400 	.word	0x48000400
 800101c:	48000800 	.word	0x48000800
 8001020:	48000c00 	.word	0x48000c00
 8001024:	48001000 	.word	0x48001000
 8001028:	40010400 	.word	0x40010400

0800102c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	460b      	mov	r3, r1
 8001036:	807b      	strh	r3, [r7, #2]
 8001038:	4613      	mov	r3, r2
 800103a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800103c:	787b      	ldrb	r3, [r7, #1]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d003      	beq.n	800104a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001042:	887a      	ldrh	r2, [r7, #2]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001048:	e002      	b.n	8001050 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800104a:	887a      	ldrh	r2, [r7, #2]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001050:	bf00      	nop
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001060:	4b04      	ldr	r3, [pc, #16]	; (8001074 <HAL_PWREx_GetVoltageRange+0x18>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001068:	4618      	mov	r0, r3
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40007000 	.word	0x40007000

08001078 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001078:	b480      	push	{r7}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001086:	d130      	bne.n	80010ea <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001088:	4b23      	ldr	r3, [pc, #140]	; (8001118 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001090:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001094:	d038      	beq.n	8001108 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001096:	4b20      	ldr	r3, [pc, #128]	; (8001118 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800109e:	4a1e      	ldr	r2, [pc, #120]	; (8001118 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010a0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010a4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2232      	movs	r2, #50	; 0x32
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	4a1b      	ldr	r2, [pc, #108]	; (8001120 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80010b2:	fba2 2303 	umull	r2, r3, r2, r3
 80010b6:	0c9b      	lsrs	r3, r3, #18
 80010b8:	3301      	adds	r3, #1
 80010ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010bc:	e002      	b.n	80010c4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	3b01      	subs	r3, #1
 80010c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010c4:	4b14      	ldr	r3, [pc, #80]	; (8001118 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010d0:	d102      	bne.n	80010d8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d1f2      	bne.n	80010be <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010d8:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010da:	695b      	ldr	r3, [r3, #20]
 80010dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010e4:	d110      	bne.n	8001108 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e00f      	b.n	800110a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80010ea:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010f6:	d007      	beq.n	8001108 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80010f8:	4b07      	ldr	r3, [pc, #28]	; (8001118 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001100:	4a05      	ldr	r2, [pc, #20]	; (8001118 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001102:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001106:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	40007000 	.word	0x40007000
 800111c:	20000000 	.word	0x20000000
 8001120:	431bde83 	.word	0x431bde83

08001124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b088      	sub	sp, #32
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d102      	bne.n	8001138 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	f000 bc02 	b.w	800193c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001138:	4b96      	ldr	r3, [pc, #600]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	f003 030c 	and.w	r3, r3, #12
 8001140:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001142:	4b94      	ldr	r3, [pc, #592]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	f003 0303 	and.w	r3, r3, #3
 800114a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 0310 	and.w	r3, r3, #16
 8001154:	2b00      	cmp	r3, #0
 8001156:	f000 80e4 	beq.w	8001322 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d007      	beq.n	8001170 <HAL_RCC_OscConfig+0x4c>
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	2b0c      	cmp	r3, #12
 8001164:	f040 808b 	bne.w	800127e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	2b01      	cmp	r3, #1
 800116c:	f040 8087 	bne.w	800127e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001170:	4b88      	ldr	r3, [pc, #544]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d005      	beq.n	8001188 <HAL_RCC_OscConfig+0x64>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d101      	bne.n	8001188 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e3d9      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6a1a      	ldr	r2, [r3, #32]
 800118c:	4b81      	ldr	r3, [pc, #516]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0308 	and.w	r3, r3, #8
 8001194:	2b00      	cmp	r3, #0
 8001196:	d004      	beq.n	80011a2 <HAL_RCC_OscConfig+0x7e>
 8001198:	4b7e      	ldr	r3, [pc, #504]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011a0:	e005      	b.n	80011ae <HAL_RCC_OscConfig+0x8a>
 80011a2:	4b7c      	ldr	r3, [pc, #496]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80011a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011a8:	091b      	lsrs	r3, r3, #4
 80011aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d223      	bcs.n	80011fa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a1b      	ldr	r3, [r3, #32]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f000 fd8c 	bl	8001cd4 <RCC_SetFlashLatencyFromMSIRange>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e3ba      	b.n	800193c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011c6:	4b73      	ldr	r3, [pc, #460]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a72      	ldr	r2, [pc, #456]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80011cc:	f043 0308 	orr.w	r3, r3, #8
 80011d0:	6013      	str	r3, [r2, #0]
 80011d2:	4b70      	ldr	r3, [pc, #448]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a1b      	ldr	r3, [r3, #32]
 80011de:	496d      	ldr	r1, [pc, #436]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80011e0:	4313      	orrs	r3, r2
 80011e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011e4:	4b6b      	ldr	r3, [pc, #428]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	69db      	ldr	r3, [r3, #28]
 80011f0:	021b      	lsls	r3, r3, #8
 80011f2:	4968      	ldr	r1, [pc, #416]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80011f4:	4313      	orrs	r3, r2
 80011f6:	604b      	str	r3, [r1, #4]
 80011f8:	e025      	b.n	8001246 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011fa:	4b66      	ldr	r3, [pc, #408]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a65      	ldr	r2, [pc, #404]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001200:	f043 0308 	orr.w	r3, r3, #8
 8001204:	6013      	str	r3, [r2, #0]
 8001206:	4b63      	ldr	r3, [pc, #396]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6a1b      	ldr	r3, [r3, #32]
 8001212:	4960      	ldr	r1, [pc, #384]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001214:	4313      	orrs	r3, r2
 8001216:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001218:	4b5e      	ldr	r3, [pc, #376]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	69db      	ldr	r3, [r3, #28]
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	495b      	ldr	r1, [pc, #364]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001228:	4313      	orrs	r3, r2
 800122a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d109      	bne.n	8001246 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6a1b      	ldr	r3, [r3, #32]
 8001236:	4618      	mov	r0, r3
 8001238:	f000 fd4c 	bl	8001cd4 <RCC_SetFlashLatencyFromMSIRange>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e37a      	b.n	800193c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001246:	f000 fc81 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 800124a:	4602      	mov	r2, r0
 800124c:	4b51      	ldr	r3, [pc, #324]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	091b      	lsrs	r3, r3, #4
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	4950      	ldr	r1, [pc, #320]	; (8001398 <HAL_RCC_OscConfig+0x274>)
 8001258:	5ccb      	ldrb	r3, [r1, r3]
 800125a:	f003 031f 	and.w	r3, r3, #31
 800125e:	fa22 f303 	lsr.w	r3, r2, r3
 8001262:	4a4e      	ldr	r2, [pc, #312]	; (800139c <HAL_RCC_OscConfig+0x278>)
 8001264:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001266:	4b4e      	ldr	r3, [pc, #312]	; (80013a0 <HAL_RCC_OscConfig+0x27c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff fbfe 	bl	8000a6c <HAL_InitTick>
 8001270:	4603      	mov	r3, r0
 8001272:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d052      	beq.n	8001320 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800127a:	7bfb      	ldrb	r3, [r7, #15]
 800127c:	e35e      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d032      	beq.n	80012ec <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001286:	4b43      	ldr	r3, [pc, #268]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a42      	ldr	r2, [pc, #264]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001292:	f7ff fc3b 	bl	8000b0c <HAL_GetTick>
 8001296:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001298:	e008      	b.n	80012ac <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800129a:	f7ff fc37 	bl	8000b0c <HAL_GetTick>
 800129e:	4602      	mov	r2, r0
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d901      	bls.n	80012ac <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80012a8:	2303      	movs	r3, #3
 80012aa:	e347      	b.n	800193c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012ac:	4b39      	ldr	r3, [pc, #228]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0302 	and.w	r3, r3, #2
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d0f0      	beq.n	800129a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012b8:	4b36      	ldr	r3, [pc, #216]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a35      	ldr	r2, [pc, #212]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012be:	f043 0308 	orr.w	r3, r3, #8
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	4b33      	ldr	r3, [pc, #204]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a1b      	ldr	r3, [r3, #32]
 80012d0:	4930      	ldr	r1, [pc, #192]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012d6:	4b2f      	ldr	r3, [pc, #188]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	69db      	ldr	r3, [r3, #28]
 80012e2:	021b      	lsls	r3, r3, #8
 80012e4:	492b      	ldr	r1, [pc, #172]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012e6:	4313      	orrs	r3, r2
 80012e8:	604b      	str	r3, [r1, #4]
 80012ea:	e01a      	b.n	8001322 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80012ec:	4b29      	ldr	r3, [pc, #164]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a28      	ldr	r2, [pc, #160]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 80012f2:	f023 0301 	bic.w	r3, r3, #1
 80012f6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012f8:	f7ff fc08 	bl	8000b0c <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80012fe:	e008      	b.n	8001312 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001300:	f7ff fc04 	bl	8000b0c <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b02      	cmp	r3, #2
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e314      	b.n	800193c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001312:	4b20      	ldr	r3, [pc, #128]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0302 	and.w	r3, r3, #2
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f0      	bne.n	8001300 <HAL_RCC_OscConfig+0x1dc>
 800131e:	e000      	b.n	8001322 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001320:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	2b00      	cmp	r3, #0
 800132c:	d073      	beq.n	8001416 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	2b08      	cmp	r3, #8
 8001332:	d005      	beq.n	8001340 <HAL_RCC_OscConfig+0x21c>
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b0c      	cmp	r3, #12
 8001338:	d10e      	bne.n	8001358 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	2b03      	cmp	r3, #3
 800133e:	d10b      	bne.n	8001358 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001340:	4b14      	ldr	r3, [pc, #80]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d063      	beq.n	8001414 <HAL_RCC_OscConfig+0x2f0>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d15f      	bne.n	8001414 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e2f1      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001360:	d106      	bne.n	8001370 <HAL_RCC_OscConfig+0x24c>
 8001362:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a0b      	ldr	r2, [pc, #44]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800136c:	6013      	str	r3, [r2, #0]
 800136e:	e025      	b.n	80013bc <HAL_RCC_OscConfig+0x298>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001378:	d114      	bne.n	80013a4 <HAL_RCC_OscConfig+0x280>
 800137a:	4b06      	ldr	r3, [pc, #24]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a05      	ldr	r2, [pc, #20]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001380:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001384:	6013      	str	r3, [r2, #0]
 8001386:	4b03      	ldr	r3, [pc, #12]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a02      	ldr	r2, [pc, #8]	; (8001394 <HAL_RCC_OscConfig+0x270>)
 800138c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	e013      	b.n	80013bc <HAL_RCC_OscConfig+0x298>
 8001394:	40021000 	.word	0x40021000
 8001398:	0800373c 	.word	0x0800373c
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000004 	.word	0x20000004
 80013a4:	4ba0      	ldr	r3, [pc, #640]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a9f      	ldr	r2, [pc, #636]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80013aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ae:	6013      	str	r3, [r2, #0]
 80013b0:	4b9d      	ldr	r3, [pc, #628]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a9c      	ldr	r2, [pc, #624]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80013b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d013      	beq.n	80013ec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c4:	f7ff fba2 	bl	8000b0c <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013cc:	f7ff fb9e 	bl	8000b0c <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b64      	cmp	r3, #100	; 0x64
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e2ae      	b.n	800193c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013de:	4b92      	ldr	r3, [pc, #584]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0x2a8>
 80013ea:	e014      	b.n	8001416 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ec:	f7ff fb8e 	bl	8000b0c <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013f4:	f7ff fb8a 	bl	8000b0c <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b64      	cmp	r3, #100	; 0x64
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e29a      	b.n	800193c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001406:	4b88      	ldr	r3, [pc, #544]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x2d0>
 8001412:	e000      	b.n	8001416 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d060      	beq.n	80014e4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	2b04      	cmp	r3, #4
 8001426:	d005      	beq.n	8001434 <HAL_RCC_OscConfig+0x310>
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	2b0c      	cmp	r3, #12
 800142c:	d119      	bne.n	8001462 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d116      	bne.n	8001462 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001434:	4b7c      	ldr	r3, [pc, #496]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800143c:	2b00      	cmp	r3, #0
 800143e:	d005      	beq.n	800144c <HAL_RCC_OscConfig+0x328>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e277      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800144c:	4b76      	ldr	r3, [pc, #472]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	691b      	ldr	r3, [r3, #16]
 8001458:	061b      	lsls	r3, r3, #24
 800145a:	4973      	ldr	r1, [pc, #460]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800145c:	4313      	orrs	r3, r2
 800145e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001460:	e040      	b.n	80014e4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d023      	beq.n	80014b2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800146a:	4b6f      	ldr	r3, [pc, #444]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a6e      	ldr	r2, [pc, #440]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001470:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001474:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001476:	f7ff fb49 	bl	8000b0c <HAL_GetTick>
 800147a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800147c:	e008      	b.n	8001490 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800147e:	f7ff fb45 	bl	8000b0c <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d901      	bls.n	8001490 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	e255      	b.n	800193c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001490:	4b65      	ldr	r3, [pc, #404]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001498:	2b00      	cmp	r3, #0
 800149a:	d0f0      	beq.n	800147e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800149c:	4b62      	ldr	r3, [pc, #392]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	691b      	ldr	r3, [r3, #16]
 80014a8:	061b      	lsls	r3, r3, #24
 80014aa:	495f      	ldr	r1, [pc, #380]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80014ac:	4313      	orrs	r3, r2
 80014ae:	604b      	str	r3, [r1, #4]
 80014b0:	e018      	b.n	80014e4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014b2:	4b5d      	ldr	r3, [pc, #372]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a5c      	ldr	r2, [pc, #368]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80014b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014be:	f7ff fb25 	bl	8000b0c <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c6:	f7ff fb21 	bl	8000b0c <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e231      	b.n	800193c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014d8:	4b53      	ldr	r3, [pc, #332]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d1f0      	bne.n	80014c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0308 	and.w	r3, r3, #8
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d03c      	beq.n	800156a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	695b      	ldr	r3, [r3, #20]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d01c      	beq.n	8001532 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f8:	4b4b      	ldr	r3, [pc, #300]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80014fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014fe:	4a4a      	ldr	r2, [pc, #296]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001508:	f7ff fb00 	bl	8000b0c <HAL_GetTick>
 800150c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001510:	f7ff fafc 	bl	8000b0c <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b02      	cmp	r3, #2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e20c      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001522:	4b41      	ldr	r3, [pc, #260]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001524:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001528:	f003 0302 	and.w	r3, r3, #2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d0ef      	beq.n	8001510 <HAL_RCC_OscConfig+0x3ec>
 8001530:	e01b      	b.n	800156a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001532:	4b3d      	ldr	r3, [pc, #244]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001534:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001538:	4a3b      	ldr	r2, [pc, #236]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800153a:	f023 0301 	bic.w	r3, r3, #1
 800153e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001542:	f7ff fae3 	bl	8000b0c <HAL_GetTick>
 8001546:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001548:	e008      	b.n	800155c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800154a:	f7ff fadf 	bl	8000b0c <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e1ef      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800155c:	4b32      	ldr	r3, [pc, #200]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800155e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1ef      	bne.n	800154a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	2b00      	cmp	r3, #0
 8001574:	f000 80a6 	beq.w	80016c4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001578:	2300      	movs	r3, #0
 800157a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800157c:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800157e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d10d      	bne.n	80015a4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001588:	4b27      	ldr	r3, [pc, #156]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800158a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158c:	4a26      	ldr	r2, [pc, #152]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800158e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001592:	6593      	str	r3, [r2, #88]	; 0x58
 8001594:	4b24      	ldr	r3, [pc, #144]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015a0:	2301      	movs	r3, #1
 80015a2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015a4:	4b21      	ldr	r3, [pc, #132]	; (800162c <HAL_RCC_OscConfig+0x508>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d118      	bne.n	80015e2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80015b0:	4b1e      	ldr	r3, [pc, #120]	; (800162c <HAL_RCC_OscConfig+0x508>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a1d      	ldr	r2, [pc, #116]	; (800162c <HAL_RCC_OscConfig+0x508>)
 80015b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015bc:	f7ff faa6 	bl	8000b0c <HAL_GetTick>
 80015c0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c4:	f7ff faa2 	bl	8000b0c <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e1b2      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_RCC_OscConfig+0x508>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d0f0      	beq.n	80015c4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d108      	bne.n	80015fc <HAL_RCC_OscConfig+0x4d8>
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80015ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015f0:	4a0d      	ldr	r2, [pc, #52]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80015fa:	e029      	b.n	8001650 <HAL_RCC_OscConfig+0x52c>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	2b05      	cmp	r3, #5
 8001602:	d115      	bne.n	8001630 <HAL_RCC_OscConfig+0x50c>
 8001604:	4b08      	ldr	r3, [pc, #32]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800160a:	4a07      	ldr	r2, [pc, #28]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800160c:	f043 0304 	orr.w	r3, r3, #4
 8001610:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 8001616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800161a:	4a03      	ldr	r2, [pc, #12]	; (8001628 <HAL_RCC_OscConfig+0x504>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001624:	e014      	b.n	8001650 <HAL_RCC_OscConfig+0x52c>
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000
 800162c:	40007000 	.word	0x40007000
 8001630:	4b9a      	ldr	r3, [pc, #616]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001632:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001636:	4a99      	ldr	r2, [pc, #612]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001638:	f023 0301 	bic.w	r3, r3, #1
 800163c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001640:	4b96      	ldr	r3, [pc, #600]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001646:	4a95      	ldr	r2, [pc, #596]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001648:	f023 0304 	bic.w	r3, r3, #4
 800164c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d016      	beq.n	8001686 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001658:	f7ff fa58 	bl	8000b0c <HAL_GetTick>
 800165c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800165e:	e00a      	b.n	8001676 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001660:	f7ff fa54 	bl	8000b0c <HAL_GetTick>
 8001664:	4602      	mov	r2, r0
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	f241 3288 	movw	r2, #5000	; 0x1388
 800166e:	4293      	cmp	r3, r2
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e162      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001676:	4b89      	ldr	r3, [pc, #548]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001678:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d0ed      	beq.n	8001660 <HAL_RCC_OscConfig+0x53c>
 8001684:	e015      	b.n	80016b2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001686:	f7ff fa41 	bl	8000b0c <HAL_GetTick>
 800168a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800168c:	e00a      	b.n	80016a4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800168e:	f7ff fa3d 	bl	8000b0c <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	f241 3288 	movw	r2, #5000	; 0x1388
 800169c:	4293      	cmp	r3, r2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e14b      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016a4:	4b7d      	ldr	r3, [pc, #500]	; (800189c <HAL_RCC_OscConfig+0x778>)
 80016a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1ed      	bne.n	800168e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016b2:	7ffb      	ldrb	r3, [r7, #31]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d105      	bne.n	80016c4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016b8:	4b78      	ldr	r3, [pc, #480]	; (800189c <HAL_RCC_OscConfig+0x778>)
 80016ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016bc:	4a77      	ldr	r2, [pc, #476]	; (800189c <HAL_RCC_OscConfig+0x778>)
 80016be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016c2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0320 	and.w	r3, r3, #32
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d03c      	beq.n	800174a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d01c      	beq.n	8001712 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80016d8:	4b70      	ldr	r3, [pc, #448]	; (800189c <HAL_RCC_OscConfig+0x778>)
 80016da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80016de:	4a6f      	ldr	r2, [pc, #444]	; (800189c <HAL_RCC_OscConfig+0x778>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016e8:	f7ff fa10 	bl	8000b0c <HAL_GetTick>
 80016ec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80016ee:	e008      	b.n	8001702 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80016f0:	f7ff fa0c 	bl	8000b0c <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d901      	bls.n	8001702 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80016fe:	2303      	movs	r3, #3
 8001700:	e11c      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001702:	4b66      	ldr	r3, [pc, #408]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001704:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001708:	f003 0302 	and.w	r3, r3, #2
 800170c:	2b00      	cmp	r3, #0
 800170e:	d0ef      	beq.n	80016f0 <HAL_RCC_OscConfig+0x5cc>
 8001710:	e01b      	b.n	800174a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001712:	4b62      	ldr	r3, [pc, #392]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001714:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001718:	4a60      	ldr	r2, [pc, #384]	; (800189c <HAL_RCC_OscConfig+0x778>)
 800171a:	f023 0301 	bic.w	r3, r3, #1
 800171e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001722:	f7ff f9f3 	bl	8000b0c <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800172a:	f7ff f9ef 	bl	8000b0c <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e0ff      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800173c:	4b57      	ldr	r3, [pc, #348]	; (800189c <HAL_RCC_OscConfig+0x778>)
 800173e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1ef      	bne.n	800172a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 80f3 	beq.w	800193a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001758:	2b02      	cmp	r3, #2
 800175a:	f040 80c9 	bne.w	80018f0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800175e:	4b4f      	ldr	r3, [pc, #316]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	f003 0203 	and.w	r2, r3, #3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176e:	429a      	cmp	r2, r3
 8001770:	d12c      	bne.n	80017cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177c:	3b01      	subs	r3, #1
 800177e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001780:	429a      	cmp	r2, r3
 8001782:	d123      	bne.n	80017cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800178e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001790:	429a      	cmp	r2, r3
 8001792:	d11b      	bne.n	80017cc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800179e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d113      	bne.n	80017cc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017ae:	085b      	lsrs	r3, r3, #1
 80017b0:	3b01      	subs	r3, #1
 80017b2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d109      	bne.n	80017cc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	085b      	lsrs	r3, r3, #1
 80017c4:	3b01      	subs	r3, #1
 80017c6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d06b      	beq.n	80018a4 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	2b0c      	cmp	r3, #12
 80017d0:	d062      	beq.n	8001898 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80017d2:	4b32      	ldr	r3, [pc, #200]	; (800189c <HAL_RCC_OscConfig+0x778>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e0ac      	b.n	800193c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80017e2:	4b2e      	ldr	r3, [pc, #184]	; (800189c <HAL_RCC_OscConfig+0x778>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a2d      	ldr	r2, [pc, #180]	; (800189c <HAL_RCC_OscConfig+0x778>)
 80017e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017ec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80017ee:	f7ff f98d 	bl	8000b0c <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f6:	f7ff f989 	bl	8000b0c <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e099      	b.n	800193c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001808:	4b24      	ldr	r3, [pc, #144]	; (800189c <HAL_RCC_OscConfig+0x778>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d1f0      	bne.n	80017f6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001814:	4b21      	ldr	r3, [pc, #132]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001816:	68da      	ldr	r2, [r3, #12]
 8001818:	4b21      	ldr	r3, [pc, #132]	; (80018a0 <HAL_RCC_OscConfig+0x77c>)
 800181a:	4013      	ands	r3, r2
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001824:	3a01      	subs	r2, #1
 8001826:	0112      	lsls	r2, r2, #4
 8001828:	4311      	orrs	r1, r2
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800182e:	0212      	lsls	r2, r2, #8
 8001830:	4311      	orrs	r1, r2
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001836:	0852      	lsrs	r2, r2, #1
 8001838:	3a01      	subs	r2, #1
 800183a:	0552      	lsls	r2, r2, #21
 800183c:	4311      	orrs	r1, r2
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001842:	0852      	lsrs	r2, r2, #1
 8001844:	3a01      	subs	r2, #1
 8001846:	0652      	lsls	r2, r2, #25
 8001848:	4311      	orrs	r1, r2
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800184e:	06d2      	lsls	r2, r2, #27
 8001850:	430a      	orrs	r2, r1
 8001852:	4912      	ldr	r1, [pc, #72]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001854:	4313      	orrs	r3, r2
 8001856:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001858:	4b10      	ldr	r3, [pc, #64]	; (800189c <HAL_RCC_OscConfig+0x778>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a0f      	ldr	r2, [pc, #60]	; (800189c <HAL_RCC_OscConfig+0x778>)
 800185e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001862:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001864:	4b0d      	ldr	r3, [pc, #52]	; (800189c <HAL_RCC_OscConfig+0x778>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	4a0c      	ldr	r2, [pc, #48]	; (800189c <HAL_RCC_OscConfig+0x778>)
 800186a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800186e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001870:	f7ff f94c 	bl	8000b0c <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001878:	f7ff f948 	bl	8000b0c <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e058      	b.n	800193c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800188a:	4b04      	ldr	r3, [pc, #16]	; (800189c <HAL_RCC_OscConfig+0x778>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d0f0      	beq.n	8001878 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001896:	e050      	b.n	800193a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e04f      	b.n	800193c <HAL_RCC_OscConfig+0x818>
 800189c:	40021000 	.word	0x40021000
 80018a0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018a4:	4b27      	ldr	r3, [pc, #156]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d144      	bne.n	800193a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80018b0:	4b24      	ldr	r3, [pc, #144]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a23      	ldr	r2, [pc, #140]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 80018b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018bc:	4b21      	ldr	r3, [pc, #132]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	4a20      	ldr	r2, [pc, #128]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 80018c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018c8:	f7ff f920 	bl	8000b0c <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d0:	f7ff f91c 	bl	8000b0c <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e02c      	b.n	800193c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018e2:	4b18      	ldr	r3, [pc, #96]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0x7ac>
 80018ee:	e024      	b.n	800193a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	2b0c      	cmp	r3, #12
 80018f4:	d01f      	beq.n	8001936 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f6:	4b13      	ldr	r3, [pc, #76]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a12      	ldr	r2, [pc, #72]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 80018fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001902:	f7ff f903 	bl	8000b0c <HAL_GetTick>
 8001906:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001908:	e008      	b.n	800191c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800190a:	f7ff f8ff 	bl	8000b0c <HAL_GetTick>
 800190e:	4602      	mov	r2, r0
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	2b02      	cmp	r3, #2
 8001916:	d901      	bls.n	800191c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001918:	2303      	movs	r3, #3
 800191a:	e00f      	b.n	800193c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800191c:	4b09      	ldr	r3, [pc, #36]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1f0      	bne.n	800190a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001928:	4b06      	ldr	r3, [pc, #24]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 800192a:	68da      	ldr	r2, [r3, #12]
 800192c:	4905      	ldr	r1, [pc, #20]	; (8001944 <HAL_RCC_OscConfig+0x820>)
 800192e:	4b06      	ldr	r3, [pc, #24]	; (8001948 <HAL_RCC_OscConfig+0x824>)
 8001930:	4013      	ands	r3, r2
 8001932:	60cb      	str	r3, [r1, #12]
 8001934:	e001      	b.n	800193a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e000      	b.n	800193c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3720      	adds	r7, #32
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40021000 	.word	0x40021000
 8001948:	feeefffc 	.word	0xfeeefffc

0800194c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e0e7      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001960:	4b75      	ldr	r3, [pc, #468]	; (8001b38 <HAL_RCC_ClockConfig+0x1ec>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0307 	and.w	r3, r3, #7
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	429a      	cmp	r2, r3
 800196c:	d910      	bls.n	8001990 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196e:	4b72      	ldr	r3, [pc, #456]	; (8001b38 <HAL_RCC_ClockConfig+0x1ec>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 0207 	bic.w	r2, r3, #7
 8001976:	4970      	ldr	r1, [pc, #448]	; (8001b38 <HAL_RCC_ClockConfig+0x1ec>)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	4313      	orrs	r3, r2
 800197c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800197e:	4b6e      	ldr	r3, [pc, #440]	; (8001b38 <HAL_RCC_ClockConfig+0x1ec>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	429a      	cmp	r2, r3
 800198a:	d001      	beq.n	8001990 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e0cf      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d010      	beq.n	80019be <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	4b66      	ldr	r3, [pc, #408]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d908      	bls.n	80019be <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019ac:	4b63      	ldr	r3, [pc, #396]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	4960      	ldr	r1, [pc, #384]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d04c      	beq.n	8001a64 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	d107      	bne.n	80019e2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d2:	4b5a      	ldr	r3, [pc, #360]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d121      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e0a6      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d107      	bne.n	80019fa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019ea:	4b54      	ldr	r3, [pc, #336]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d115      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e09a      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d107      	bne.n	8001a12 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a02:	4b4e      	ldr	r3, [pc, #312]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d109      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e08e      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a12:	4b4a      	ldr	r3, [pc, #296]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d101      	bne.n	8001a22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e086      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a22:	4b46      	ldr	r3, [pc, #280]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f023 0203 	bic.w	r2, r3, #3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	4943      	ldr	r1, [pc, #268]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001a30:	4313      	orrs	r3, r2
 8001a32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a34:	f7ff f86a 	bl	8000b0c <HAL_GetTick>
 8001a38:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a3a:	e00a      	b.n	8001a52 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a3c:	f7ff f866 	bl	8000b0c <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e06e      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a52:	4b3a      	ldr	r3, [pc, #232]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f003 020c 	and.w	r2, r3, #12
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d1eb      	bne.n	8001a3c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0302 	and.w	r3, r3, #2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d010      	beq.n	8001a92 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	4b31      	ldr	r3, [pc, #196]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d208      	bcs.n	8001a92 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a80:	4b2e      	ldr	r3, [pc, #184]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	492b      	ldr	r1, [pc, #172]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a92:	4b29      	ldr	r3, [pc, #164]	; (8001b38 <HAL_RCC_ClockConfig+0x1ec>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0307 	and.w	r3, r3, #7
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d210      	bcs.n	8001ac2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa0:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <HAL_RCC_ClockConfig+0x1ec>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f023 0207 	bic.w	r2, r3, #7
 8001aa8:	4923      	ldr	r1, [pc, #140]	; (8001b38 <HAL_RCC_ClockConfig+0x1ec>)
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab0:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <HAL_RCC_ClockConfig+0x1ec>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d001      	beq.n	8001ac2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e036      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0304 	and.w	r3, r3, #4
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d008      	beq.n	8001ae0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ace:	4b1b      	ldr	r3, [pc, #108]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	4918      	ldr	r1, [pc, #96]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0308 	and.w	r3, r3, #8
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d009      	beq.n	8001b00 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aec:	4b13      	ldr	r3, [pc, #76]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	4910      	ldr	r1, [pc, #64]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b00:	f000 f824 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 8001b04:	4602      	mov	r2, r0
 8001b06:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <HAL_RCC_ClockConfig+0x1f0>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	091b      	lsrs	r3, r3, #4
 8001b0c:	f003 030f 	and.w	r3, r3, #15
 8001b10:	490b      	ldr	r1, [pc, #44]	; (8001b40 <HAL_RCC_ClockConfig+0x1f4>)
 8001b12:	5ccb      	ldrb	r3, [r1, r3]
 8001b14:	f003 031f 	and.w	r3, r3, #31
 8001b18:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1c:	4a09      	ldr	r2, [pc, #36]	; (8001b44 <HAL_RCC_ClockConfig+0x1f8>)
 8001b1e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b20:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <HAL_RCC_ClockConfig+0x1fc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe ffa1 	bl	8000a6c <HAL_InitTick>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b2e:	7afb      	ldrb	r3, [r7, #11]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40022000 	.word	0x40022000
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	0800373c 	.word	0x0800373c
 8001b44:	20000000 	.word	0x20000000
 8001b48:	20000004 	.word	0x20000004

08001b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b089      	sub	sp, #36	; 0x24
 8001b50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
 8001b56:	2300      	movs	r3, #0
 8001b58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b5a:	4b3e      	ldr	r3, [pc, #248]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
 8001b62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b64:	4b3b      	ldr	r3, [pc, #236]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	f003 0303 	and.w	r3, r3, #3
 8001b6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d005      	beq.n	8001b80 <HAL_RCC_GetSysClockFreq+0x34>
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	2b0c      	cmp	r3, #12
 8001b78:	d121      	bne.n	8001bbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d11e      	bne.n	8001bbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001b80:	4b34      	ldr	r3, [pc, #208]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0308 	and.w	r3, r3, #8
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d107      	bne.n	8001b9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001b8c:	4b31      	ldr	r3, [pc, #196]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b92:	0a1b      	lsrs	r3, r3, #8
 8001b94:	f003 030f 	and.w	r3, r3, #15
 8001b98:	61fb      	str	r3, [r7, #28]
 8001b9a:	e005      	b.n	8001ba8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001b9c:	4b2d      	ldr	r3, [pc, #180]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	091b      	lsrs	r3, r3, #4
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001ba8:	4a2b      	ldr	r2, [pc, #172]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d10d      	bne.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bbc:	e00a      	b.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	2b04      	cmp	r3, #4
 8001bc2:	d102      	bne.n	8001bca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bc4:	4b25      	ldr	r3, [pc, #148]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x110>)
 8001bc6:	61bb      	str	r3, [r7, #24]
 8001bc8:	e004      	b.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	2b08      	cmp	r3, #8
 8001bce:	d101      	bne.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bd0:	4b23      	ldr	r3, [pc, #140]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x114>)
 8001bd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	2b0c      	cmp	r3, #12
 8001bd8:	d134      	bne.n	8001c44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bda:	4b1e      	ldr	r3, [pc, #120]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	f003 0303 	and.w	r3, r3, #3
 8001be2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d003      	beq.n	8001bf2 <HAL_RCC_GetSysClockFreq+0xa6>
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d003      	beq.n	8001bf8 <HAL_RCC_GetSysClockFreq+0xac>
 8001bf0:	e005      	b.n	8001bfe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001bf2:	4b1a      	ldr	r3, [pc, #104]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x110>)
 8001bf4:	617b      	str	r3, [r7, #20]
      break;
 8001bf6:	e005      	b.n	8001c04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001bf8:	4b19      	ldr	r3, [pc, #100]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x114>)
 8001bfa:	617b      	str	r3, [r7, #20]
      break;
 8001bfc:	e002      	b.n	8001c04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	617b      	str	r3, [r7, #20]
      break;
 8001c02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c04:	4b13      	ldr	r3, [pc, #76]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	091b      	lsrs	r3, r3, #4
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	3301      	adds	r3, #1
 8001c10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c12:	4b10      	ldr	r3, [pc, #64]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	0a1b      	lsrs	r3, r3, #8
 8001c18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	fb03 f202 	mul.w	r2, r3, r2
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c2a:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	0e5b      	lsrs	r3, r3, #25
 8001c30:	f003 0303 	and.w	r3, r3, #3
 8001c34:	3301      	adds	r3, #1
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c44:	69bb      	ldr	r3, [r7, #24]
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3724      	adds	r7, #36	; 0x24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	08003754 	.word	0x08003754
 8001c5c:	00f42400 	.word	0x00f42400
 8001c60:	007a1200 	.word	0x007a1200

08001c64 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c68:	4b03      	ldr	r3, [pc, #12]	; (8001c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	20000000 	.word	0x20000000

08001c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001c80:	f7ff fff0 	bl	8001c64 <HAL_RCC_GetHCLKFreq>
 8001c84:	4602      	mov	r2, r0
 8001c86:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	0a1b      	lsrs	r3, r3, #8
 8001c8c:	f003 0307 	and.w	r3, r3, #7
 8001c90:	4904      	ldr	r1, [pc, #16]	; (8001ca4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c92:	5ccb      	ldrb	r3, [r1, r3]
 8001c94:	f003 031f 	and.w	r3, r3, #31
 8001c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	0800374c 	.word	0x0800374c

08001ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001cac:	f7ff ffda 	bl	8001c64 <HAL_RCC_GetHCLKFreq>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	0adb      	lsrs	r3, r3, #11
 8001cb8:	f003 0307 	and.w	r3, r3, #7
 8001cbc:	4904      	ldr	r1, [pc, #16]	; (8001cd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001cbe:	5ccb      	ldrb	r3, [r1, r3]
 8001cc0:	f003 031f 	and.w	r3, r3, #31
 8001cc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	0800374c 	.word	0x0800374c

08001cd4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001cdc:	2300      	movs	r3, #0
 8001cde:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ce0:	4b2a      	ldr	r3, [pc, #168]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d003      	beq.n	8001cf4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001cec:	f7ff f9b6 	bl	800105c <HAL_PWREx_GetVoltageRange>
 8001cf0:	6178      	str	r0, [r7, #20]
 8001cf2:	e014      	b.n	8001d1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cf4:	4b25      	ldr	r3, [pc, #148]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf8:	4a24      	ldr	r2, [pc, #144]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	6593      	str	r3, [r2, #88]	; 0x58
 8001d00:	4b22      	ldr	r3, [pc, #136]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d0c:	f7ff f9a6 	bl	800105c <HAL_PWREx_GetVoltageRange>
 8001d10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d12:	4b1e      	ldr	r3, [pc, #120]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d16:	4a1d      	ldr	r2, [pc, #116]	; (8001d8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d1c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d24:	d10b      	bne.n	8001d3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b80      	cmp	r3, #128	; 0x80
 8001d2a:	d919      	bls.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2ba0      	cmp	r3, #160	; 0xa0
 8001d30:	d902      	bls.n	8001d38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d32:	2302      	movs	r3, #2
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	e013      	b.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d38:	2301      	movs	r3, #1
 8001d3a:	613b      	str	r3, [r7, #16]
 8001d3c:	e010      	b.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b80      	cmp	r3, #128	; 0x80
 8001d42:	d902      	bls.n	8001d4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d44:	2303      	movs	r3, #3
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	e00a      	b.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b80      	cmp	r3, #128	; 0x80
 8001d4e:	d102      	bne.n	8001d56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d50:	2302      	movs	r3, #2
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	e004      	b.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b70      	cmp	r3, #112	; 0x70
 8001d5a:	d101      	bne.n	8001d60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001d60:	4b0b      	ldr	r3, [pc, #44]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f023 0207 	bic.w	r2, r3, #7
 8001d68:	4909      	ldr	r1, [pc, #36]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001d70:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	693a      	ldr	r2, [r7, #16]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d001      	beq.n	8001d82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e000      	b.n	8001d84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	40022000 	.word	0x40022000

08001d94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001da0:	2300      	movs	r3, #0
 8001da2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d031      	beq.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001db8:	d01a      	beq.n	8001df0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8001dba:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001dbe:	d814      	bhi.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x56>
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d009      	beq.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001dc4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001dc8:	d10f      	bne.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001dca:	4b5d      	ldr	r3, [pc, #372]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	4a5c      	ldr	r2, [pc, #368]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dd4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001dd6:	e00c      	b.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3304      	adds	r3, #4
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4618      	mov	r0, r3
 8001de0:	f000 fa22 	bl	8002228 <RCCEx_PLLSAI1_Config>
 8001de4:	4603      	mov	r3, r0
 8001de6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001de8:	e003      	b.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	74fb      	strb	r3, [r7, #19]
      break;
 8001dee:	e000      	b.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8001df0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001df2:	7cfb      	ldrb	r3, [r7, #19]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d10b      	bne.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001df8:	4b51      	ldr	r3, [pc, #324]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dfe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e06:	494e      	ldr	r1, [pc, #312]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001e0e:	e001      	b.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e10:	7cfb      	ldrb	r3, [r7, #19]
 8001e12:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	f000 809e 	beq.w	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e22:	2300      	movs	r3, #0
 8001e24:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e26:	4b46      	ldr	r3, [pc, #280]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d101      	bne.n	8001e36 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8001e36:	2300      	movs	r3, #0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00d      	beq.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e3c:	4b40      	ldr	r3, [pc, #256]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e40:	4a3f      	ldr	r2, [pc, #252]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001e42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e46:	6593      	str	r3, [r2, #88]	; 0x58
 8001e48:	4b3d      	ldr	r3, [pc, #244]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e54:	2301      	movs	r3, #1
 8001e56:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e58:	4b3a      	ldr	r3, [pc, #232]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a39      	ldr	r2, [pc, #228]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e62:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e64:	f7fe fe52 	bl	8000b0c <HAL_GetTick>
 8001e68:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001e6a:	e009      	b.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e6c:	f7fe fe4e 	bl	8000b0c <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d902      	bls.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	74fb      	strb	r3, [r7, #19]
        break;
 8001e7e:	e005      	b.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001e80:	4b30      	ldr	r3, [pc, #192]	; (8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0ef      	beq.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8001e8c:	7cfb      	ldrb	r3, [r7, #19]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d15a      	bne.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001e92:	4b2b      	ldr	r3, [pc, #172]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e9c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d01e      	beq.n	8001ee2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea8:	697a      	ldr	r2, [r7, #20]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d019      	beq.n	8001ee2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001eae:	4b24      	ldr	r3, [pc, #144]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001eb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eb8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001eba:	4b21      	ldr	r3, [pc, #132]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ec0:	4a1f      	ldr	r2, [pc, #124]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ec2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001eca:	4b1d      	ldr	r3, [pc, #116]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ed0:	4a1b      	ldr	r2, [pc, #108]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001eda:	4a19      	ldr	r2, [pc, #100]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d016      	beq.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eec:	f7fe fe0e 	bl	8000b0c <HAL_GetTick>
 8001ef0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ef2:	e00b      	b.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef4:	f7fe fe0a 	bl	8000b0c <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d902      	bls.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	74fb      	strb	r3, [r7, #19]
            break;
 8001f0a:	e006      	b.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0ec      	beq.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8001f1a:	7cfb      	ldrb	r3, [r7, #19]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d10b      	bne.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f20:	4b07      	ldr	r3, [pc, #28]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f26:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f2e:	4904      	ldr	r1, [pc, #16]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001f36:	e009      	b.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f38:	7cfb      	ldrb	r3, [r7, #19]
 8001f3a:	74bb      	strb	r3, [r7, #18]
 8001f3c:	e006      	b.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8001f3e:	bf00      	nop
 8001f40:	40021000 	.word	0x40021000
 8001f44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f48:	7cfb      	ldrb	r3, [r7, #19]
 8001f4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f4c:	7c7b      	ldrb	r3, [r7, #17]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d105      	bne.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f52:	4b8d      	ldr	r3, [pc, #564]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f56:	4a8c      	ldr	r2, [pc, #560]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d00a      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f6a:	4b87      	ldr	r3, [pc, #540]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f70:	f023 0203 	bic.w	r2, r3, #3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a1b      	ldr	r3, [r3, #32]
 8001f78:	4983      	ldr	r1, [pc, #524]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d00a      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f8c:	4b7e      	ldr	r3, [pc, #504]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f92:	f023 020c 	bic.w	r2, r3, #12
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9a:	497b      	ldr	r1, [pc, #492]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0304 	and.w	r3, r3, #4
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00a      	beq.n	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001fae:	4b76      	ldr	r3, [pc, #472]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fb4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fbc:	4972      	ldr	r1, [pc, #456]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0320 	and.w	r3, r3, #32
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00a      	beq.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fd0:	4b6d      	ldr	r3, [pc, #436]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fd6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fde:	496a      	ldr	r1, [pc, #424]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00a      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001ff2:	4b65      	ldr	r3, [pc, #404]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8001ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ff8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002000:	4961      	ldr	r1, [pc, #388]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002002:	4313      	orrs	r3, r2
 8002004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002010:	2b00      	cmp	r3, #0
 8002012:	d00a      	beq.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002014:	4b5c      	ldr	r3, [pc, #368]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800201a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	4959      	ldr	r1, [pc, #356]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002024:	4313      	orrs	r3, r2
 8002026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00a      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002036:	4b54      	ldr	r3, [pc, #336]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800203c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002044:	4950      	ldr	r1, [pc, #320]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002046:	4313      	orrs	r3, r2
 8002048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002054:	2b00      	cmp	r3, #0
 8002056:	d00a      	beq.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002058:	4b4b      	ldr	r3, [pc, #300]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800205a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800205e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002066:	4948      	ldr	r1, [pc, #288]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002068:	4313      	orrs	r3, r2
 800206a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002076:	2b00      	cmp	r3, #0
 8002078:	d00a      	beq.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800207a:	4b43      	ldr	r3, [pc, #268]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800207c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002080:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002088:	493f      	ldr	r1, [pc, #252]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800208a:	4313      	orrs	r3, r2
 800208c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d028      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800209c:	4b3a      	ldr	r3, [pc, #232]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800209e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020aa:	4937      	ldr	r1, [pc, #220]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020ba:	d106      	bne.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020bc:	4b32      	ldr	r3, [pc, #200]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	4a31      	ldr	r2, [pc, #196]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80020c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020c6:	60d3      	str	r3, [r2, #12]
 80020c8:	e011      	b.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80020d2:	d10c      	bne.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3304      	adds	r3, #4
 80020d8:	2101      	movs	r1, #1
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 f8a4 	bl	8002228 <RCCEx_PLLSAI1_Config>
 80020e0:	4603      	mov	r3, r0
 80020e2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80020e4:	7cfb      	ldrb	r3, [r7, #19]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80020ea:	7cfb      	ldrb	r3, [r7, #19]
 80020ec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d028      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80020fa:	4b23      	ldr	r3, [pc, #140]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80020fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002100:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002108:	491f      	ldr	r1, [pc, #124]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800210a:	4313      	orrs	r3, r2
 800210c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002114:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002118:	d106      	bne.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800211a:	4b1b      	ldr	r3, [pc, #108]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800211c:	68db      	ldr	r3, [r3, #12]
 800211e:	4a1a      	ldr	r2, [pc, #104]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002120:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002124:	60d3      	str	r3, [r2, #12]
 8002126:	e011      	b.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002130:	d10c      	bne.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3304      	adds	r3, #4
 8002136:	2101      	movs	r1, #1
 8002138:	4618      	mov	r0, r3
 800213a:	f000 f875 	bl	8002228 <RCCEx_PLLSAI1_Config>
 800213e:	4603      	mov	r3, r0
 8002140:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002142:	7cfb      	ldrb	r3, [r7, #19]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8002148:	7cfb      	ldrb	r3, [r7, #19]
 800214a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d02b      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800215a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800215e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002166:	4908      	ldr	r1, [pc, #32]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8002168:	4313      	orrs	r3, r2
 800216a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002172:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002176:	d109      	bne.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002178:	4b03      	ldr	r3, [pc, #12]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	4a02      	ldr	r2, [pc, #8]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800217e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002182:	60d3      	str	r3, [r2, #12]
 8002184:	e014      	b.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002190:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002194:	d10c      	bne.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3304      	adds	r3, #4
 800219a:	2101      	movs	r1, #1
 800219c:	4618      	mov	r0, r3
 800219e:	f000 f843 	bl	8002228 <RCCEx_PLLSAI1_Config>
 80021a2:	4603      	mov	r3, r0
 80021a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021a6:	7cfb      	ldrb	r3, [r7, #19]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 80021ac:	7cfb      	ldrb	r3, [r7, #19]
 80021ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01c      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021bc:	4b19      	ldr	r3, [pc, #100]	; (8002224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ca:	4916      	ldr	r1, [pc, #88]	; (8002224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021da:	d10c      	bne.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3304      	adds	r3, #4
 80021e0:	2102      	movs	r1, #2
 80021e2:	4618      	mov	r0, r3
 80021e4:	f000 f820 	bl	8002228 <RCCEx_PLLSAI1_Config>
 80021e8:	4603      	mov	r3, r0
 80021ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80021ec:	7cfb      	ldrb	r3, [r7, #19]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80021f2:	7cfb      	ldrb	r3, [r7, #19]
 80021f4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00a      	beq.n	8002218 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002208:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002210:	4904      	ldr	r1, [pc, #16]	; (8002224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002212:	4313      	orrs	r3, r2
 8002214:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002218:	7cbb      	ldrb	r3, [r7, #18]
}
 800221a:	4618      	mov	r0, r3
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40021000 	.word	0x40021000

08002228 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002232:	2300      	movs	r3, #0
 8002234:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002236:	4b74      	ldr	r3, [pc, #464]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d018      	beq.n	8002274 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002242:	4b71      	ldr	r3, [pc, #452]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002244:	68db      	ldr	r3, [r3, #12]
 8002246:	f003 0203 	and.w	r2, r3, #3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	429a      	cmp	r2, r3
 8002250:	d10d      	bne.n	800226e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
       ||
 8002256:	2b00      	cmp	r3, #0
 8002258:	d009      	beq.n	800226e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800225a:	4b6b      	ldr	r3, [pc, #428]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	091b      	lsrs	r3, r3, #4
 8002260:	f003 0307 	and.w	r3, r3, #7
 8002264:	1c5a      	adds	r2, r3, #1
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
       ||
 800226a:	429a      	cmp	r2, r3
 800226c:	d047      	beq.n	80022fe <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	73fb      	strb	r3, [r7, #15]
 8002272:	e044      	b.n	80022fe <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b03      	cmp	r3, #3
 800227a:	d018      	beq.n	80022ae <RCCEx_PLLSAI1_Config+0x86>
 800227c:	2b03      	cmp	r3, #3
 800227e:	d825      	bhi.n	80022cc <RCCEx_PLLSAI1_Config+0xa4>
 8002280:	2b01      	cmp	r3, #1
 8002282:	d002      	beq.n	800228a <RCCEx_PLLSAI1_Config+0x62>
 8002284:	2b02      	cmp	r3, #2
 8002286:	d009      	beq.n	800229c <RCCEx_PLLSAI1_Config+0x74>
 8002288:	e020      	b.n	80022cc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800228a:	4b5f      	ldr	r3, [pc, #380]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d11d      	bne.n	80022d2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800229a:	e01a      	b.n	80022d2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800229c:	4b5a      	ldr	r3, [pc, #360]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d116      	bne.n	80022d6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022ac:	e013      	b.n	80022d6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80022ae:	4b56      	ldr	r3, [pc, #344]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d10f      	bne.n	80022da <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80022ba:	4b53      	ldr	r3, [pc, #332]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d109      	bne.n	80022da <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80022ca:	e006      	b.n	80022da <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	73fb      	strb	r3, [r7, #15]
      break;
 80022d0:	e004      	b.n	80022dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80022d2:	bf00      	nop
 80022d4:	e002      	b.n	80022dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80022d6:	bf00      	nop
 80022d8:	e000      	b.n	80022dc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80022da:	bf00      	nop
    }

    if(status == HAL_OK)
 80022dc:	7bfb      	ldrb	r3, [r7, #15]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10d      	bne.n	80022fe <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80022e2:	4b49      	ldr	r3, [pc, #292]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6819      	ldr	r1, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	011b      	lsls	r3, r3, #4
 80022f6:	430b      	orrs	r3, r1
 80022f8:	4943      	ldr	r1, [pc, #268]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d17c      	bne.n	80023fe <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002304:	4b40      	ldr	r3, [pc, #256]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a3f      	ldr	r2, [pc, #252]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 800230a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800230e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002310:	f7fe fbfc 	bl	8000b0c <HAL_GetTick>
 8002314:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002316:	e009      	b.n	800232c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002318:	f7fe fbf8 	bl	8000b0c <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d902      	bls.n	800232c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	73fb      	strb	r3, [r7, #15]
        break;
 800232a:	e005      	b.n	8002338 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800232c:	4b36      	ldr	r3, [pc, #216]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1ef      	bne.n	8002318 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d15f      	bne.n	80023fe <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d110      	bne.n	8002366 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002344:	4b30      	ldr	r3, [pc, #192]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002346:	691b      	ldr	r3, [r3, #16]
 8002348:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800234c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6892      	ldr	r2, [r2, #8]
 8002354:	0211      	lsls	r1, r2, #8
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	68d2      	ldr	r2, [r2, #12]
 800235a:	06d2      	lsls	r2, r2, #27
 800235c:	430a      	orrs	r2, r1
 800235e:	492a      	ldr	r1, [pc, #168]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002360:	4313      	orrs	r3, r2
 8002362:	610b      	str	r3, [r1, #16]
 8002364:	e027      	b.n	80023b6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d112      	bne.n	8002392 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800236c:	4b26      	ldr	r3, [pc, #152]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002374:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	6892      	ldr	r2, [r2, #8]
 800237c:	0211      	lsls	r1, r2, #8
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	6912      	ldr	r2, [r2, #16]
 8002382:	0852      	lsrs	r2, r2, #1
 8002384:	3a01      	subs	r2, #1
 8002386:	0552      	lsls	r2, r2, #21
 8002388:	430a      	orrs	r2, r1
 800238a:	491f      	ldr	r1, [pc, #124]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 800238c:	4313      	orrs	r3, r2
 800238e:	610b      	str	r3, [r1, #16]
 8002390:	e011      	b.n	80023b6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002392:	4b1d      	ldr	r3, [pc, #116]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800239a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	6892      	ldr	r2, [r2, #8]
 80023a2:	0211      	lsls	r1, r2, #8
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	6952      	ldr	r2, [r2, #20]
 80023a8:	0852      	lsrs	r2, r2, #1
 80023aa:	3a01      	subs	r2, #1
 80023ac:	0652      	lsls	r2, r2, #25
 80023ae:	430a      	orrs	r2, r1
 80023b0:	4915      	ldr	r1, [pc, #84]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80023b6:	4b14      	ldr	r3, [pc, #80]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a13      	ldr	r2, [pc, #76]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023bc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023c0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c2:	f7fe fba3 	bl	8000b0c <HAL_GetTick>
 80023c6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80023c8:	e009      	b.n	80023de <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80023ca:	f7fe fb9f 	bl	8000b0c <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d902      	bls.n	80023de <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80023d8:	2303      	movs	r3, #3
 80023da:	73fb      	strb	r3, [r7, #15]
          break;
 80023dc:	e005      	b.n	80023ea <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80023de:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d0ef      	beq.n	80023ca <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d106      	bne.n	80023fe <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80023f0:	4b05      	ldr	r3, [pc, #20]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023f2:	691a      	ldr	r2, [r3, #16]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	4903      	ldr	r1, [pc, #12]	; (8002408 <RCCEx_PLLSAI1_Config+0x1e0>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002400:	4618      	mov	r0, r3
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	40021000 	.word	0x40021000

0800240c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e040      	b.n	80024a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002422:	2b00      	cmp	r3, #0
 8002424:	d106      	bne.n	8002434 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7fe f998 	bl	8000764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2224      	movs	r2, #36	; 0x24
 8002438:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 0201 	bic.w	r2, r2, #1
 8002448:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f82c 	bl	80024a8 <UART_SetConfig>
 8002450:	4603      	mov	r3, r0
 8002452:	2b01      	cmp	r3, #1
 8002454:	d101      	bne.n	800245a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e022      	b.n	80024a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 fa7a 	bl	800295c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002476:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002486:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f042 0201 	orr.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 fb01 	bl	8002aa0 <UART_CheckIdleState>
 800249e:	4603      	mov	r3, r0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024ac:	b08a      	sub	sp, #40	; 0x28
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80024b2:	2300      	movs	r3, #0
 80024b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	691b      	ldr	r3, [r3, #16]
 80024c0:	431a      	orrs	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	431a      	orrs	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4b9e      	ldr	r3, [pc, #632]	; (8002750 <UART_SetConfig+0x2a8>)
 80024d8:	4013      	ands	r3, r2
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80024e0:	430b      	orrs	r3, r1
 80024e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	68da      	ldr	r2, [r3, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	430a      	orrs	r2, r1
 80024f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a93      	ldr	r2, [pc, #588]	; (8002754 <UART_SetConfig+0x2ac>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d004      	beq.n	8002514 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6a1b      	ldr	r3, [r3, #32]
 800250e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002510:	4313      	orrs	r3, r2
 8002512:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002524:	430a      	orrs	r2, r1
 8002526:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a8a      	ldr	r2, [pc, #552]	; (8002758 <UART_SetConfig+0x2b0>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d126      	bne.n	8002580 <UART_SetConfig+0xd8>
 8002532:	4b8a      	ldr	r3, [pc, #552]	; (800275c <UART_SetConfig+0x2b4>)
 8002534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002538:	f003 0303 	and.w	r3, r3, #3
 800253c:	2b03      	cmp	r3, #3
 800253e:	d81b      	bhi.n	8002578 <UART_SetConfig+0xd0>
 8002540:	a201      	add	r2, pc, #4	; (adr r2, 8002548 <UART_SetConfig+0xa0>)
 8002542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002546:	bf00      	nop
 8002548:	08002559 	.word	0x08002559
 800254c:	08002569 	.word	0x08002569
 8002550:	08002561 	.word	0x08002561
 8002554:	08002571 	.word	0x08002571
 8002558:	2301      	movs	r3, #1
 800255a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800255e:	e0ab      	b.n	80026b8 <UART_SetConfig+0x210>
 8002560:	2302      	movs	r3, #2
 8002562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002566:	e0a7      	b.n	80026b8 <UART_SetConfig+0x210>
 8002568:	2304      	movs	r3, #4
 800256a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800256e:	e0a3      	b.n	80026b8 <UART_SetConfig+0x210>
 8002570:	2308      	movs	r3, #8
 8002572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002576:	e09f      	b.n	80026b8 <UART_SetConfig+0x210>
 8002578:	2310      	movs	r3, #16
 800257a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800257e:	e09b      	b.n	80026b8 <UART_SetConfig+0x210>
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a76      	ldr	r2, [pc, #472]	; (8002760 <UART_SetConfig+0x2b8>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d138      	bne.n	80025fc <UART_SetConfig+0x154>
 800258a:	4b74      	ldr	r3, [pc, #464]	; (800275c <UART_SetConfig+0x2b4>)
 800258c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002590:	f003 030c 	and.w	r3, r3, #12
 8002594:	2b0c      	cmp	r3, #12
 8002596:	d82d      	bhi.n	80025f4 <UART_SetConfig+0x14c>
 8002598:	a201      	add	r2, pc, #4	; (adr r2, 80025a0 <UART_SetConfig+0xf8>)
 800259a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800259e:	bf00      	nop
 80025a0:	080025d5 	.word	0x080025d5
 80025a4:	080025f5 	.word	0x080025f5
 80025a8:	080025f5 	.word	0x080025f5
 80025ac:	080025f5 	.word	0x080025f5
 80025b0:	080025e5 	.word	0x080025e5
 80025b4:	080025f5 	.word	0x080025f5
 80025b8:	080025f5 	.word	0x080025f5
 80025bc:	080025f5 	.word	0x080025f5
 80025c0:	080025dd 	.word	0x080025dd
 80025c4:	080025f5 	.word	0x080025f5
 80025c8:	080025f5 	.word	0x080025f5
 80025cc:	080025f5 	.word	0x080025f5
 80025d0:	080025ed 	.word	0x080025ed
 80025d4:	2300      	movs	r3, #0
 80025d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80025da:	e06d      	b.n	80026b8 <UART_SetConfig+0x210>
 80025dc:	2302      	movs	r3, #2
 80025de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80025e2:	e069      	b.n	80026b8 <UART_SetConfig+0x210>
 80025e4:	2304      	movs	r3, #4
 80025e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80025ea:	e065      	b.n	80026b8 <UART_SetConfig+0x210>
 80025ec:	2308      	movs	r3, #8
 80025ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80025f2:	e061      	b.n	80026b8 <UART_SetConfig+0x210>
 80025f4:	2310      	movs	r3, #16
 80025f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80025fa:	e05d      	b.n	80026b8 <UART_SetConfig+0x210>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a58      	ldr	r2, [pc, #352]	; (8002764 <UART_SetConfig+0x2bc>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d125      	bne.n	8002652 <UART_SetConfig+0x1aa>
 8002606:	4b55      	ldr	r3, [pc, #340]	; (800275c <UART_SetConfig+0x2b4>)
 8002608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002610:	2b30      	cmp	r3, #48	; 0x30
 8002612:	d016      	beq.n	8002642 <UART_SetConfig+0x19a>
 8002614:	2b30      	cmp	r3, #48	; 0x30
 8002616:	d818      	bhi.n	800264a <UART_SetConfig+0x1a2>
 8002618:	2b20      	cmp	r3, #32
 800261a:	d00a      	beq.n	8002632 <UART_SetConfig+0x18a>
 800261c:	2b20      	cmp	r3, #32
 800261e:	d814      	bhi.n	800264a <UART_SetConfig+0x1a2>
 8002620:	2b00      	cmp	r3, #0
 8002622:	d002      	beq.n	800262a <UART_SetConfig+0x182>
 8002624:	2b10      	cmp	r3, #16
 8002626:	d008      	beq.n	800263a <UART_SetConfig+0x192>
 8002628:	e00f      	b.n	800264a <UART_SetConfig+0x1a2>
 800262a:	2300      	movs	r3, #0
 800262c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002630:	e042      	b.n	80026b8 <UART_SetConfig+0x210>
 8002632:	2302      	movs	r3, #2
 8002634:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002638:	e03e      	b.n	80026b8 <UART_SetConfig+0x210>
 800263a:	2304      	movs	r3, #4
 800263c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002640:	e03a      	b.n	80026b8 <UART_SetConfig+0x210>
 8002642:	2308      	movs	r3, #8
 8002644:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002648:	e036      	b.n	80026b8 <UART_SetConfig+0x210>
 800264a:	2310      	movs	r3, #16
 800264c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002650:	e032      	b.n	80026b8 <UART_SetConfig+0x210>
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a3f      	ldr	r2, [pc, #252]	; (8002754 <UART_SetConfig+0x2ac>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d12a      	bne.n	80026b2 <UART_SetConfig+0x20a>
 800265c:	4b3f      	ldr	r3, [pc, #252]	; (800275c <UART_SetConfig+0x2b4>)
 800265e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002662:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002666:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800266a:	d01a      	beq.n	80026a2 <UART_SetConfig+0x1fa>
 800266c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002670:	d81b      	bhi.n	80026aa <UART_SetConfig+0x202>
 8002672:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002676:	d00c      	beq.n	8002692 <UART_SetConfig+0x1ea>
 8002678:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800267c:	d815      	bhi.n	80026aa <UART_SetConfig+0x202>
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <UART_SetConfig+0x1e2>
 8002682:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002686:	d008      	beq.n	800269a <UART_SetConfig+0x1f2>
 8002688:	e00f      	b.n	80026aa <UART_SetConfig+0x202>
 800268a:	2300      	movs	r3, #0
 800268c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002690:	e012      	b.n	80026b8 <UART_SetConfig+0x210>
 8002692:	2302      	movs	r3, #2
 8002694:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002698:	e00e      	b.n	80026b8 <UART_SetConfig+0x210>
 800269a:	2304      	movs	r3, #4
 800269c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80026a0:	e00a      	b.n	80026b8 <UART_SetConfig+0x210>
 80026a2:	2308      	movs	r3, #8
 80026a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80026a8:	e006      	b.n	80026b8 <UART_SetConfig+0x210>
 80026aa:	2310      	movs	r3, #16
 80026ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80026b0:	e002      	b.n	80026b8 <UART_SetConfig+0x210>
 80026b2:	2310      	movs	r3, #16
 80026b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a25      	ldr	r2, [pc, #148]	; (8002754 <UART_SetConfig+0x2ac>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	f040 808a 	bne.w	80027d8 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80026c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80026c8:	2b08      	cmp	r3, #8
 80026ca:	d824      	bhi.n	8002716 <UART_SetConfig+0x26e>
 80026cc:	a201      	add	r2, pc, #4	; (adr r2, 80026d4 <UART_SetConfig+0x22c>)
 80026ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d2:	bf00      	nop
 80026d4:	080026f9 	.word	0x080026f9
 80026d8:	08002717 	.word	0x08002717
 80026dc:	08002701 	.word	0x08002701
 80026e0:	08002717 	.word	0x08002717
 80026e4:	08002707 	.word	0x08002707
 80026e8:	08002717 	.word	0x08002717
 80026ec:	08002717 	.word	0x08002717
 80026f0:	08002717 	.word	0x08002717
 80026f4:	0800270f 	.word	0x0800270f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026f8:	f7ff fac0 	bl	8001c7c <HAL_RCC_GetPCLK1Freq>
 80026fc:	61f8      	str	r0, [r7, #28]
        break;
 80026fe:	e010      	b.n	8002722 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002700:	4b19      	ldr	r3, [pc, #100]	; (8002768 <UART_SetConfig+0x2c0>)
 8002702:	61fb      	str	r3, [r7, #28]
        break;
 8002704:	e00d      	b.n	8002722 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002706:	f7ff fa21 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 800270a:	61f8      	str	r0, [r7, #28]
        break;
 800270c:	e009      	b.n	8002722 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800270e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002712:	61fb      	str	r3, [r7, #28]
        break;
 8002714:	e005      	b.n	8002722 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002720:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 8109 	beq.w	800293c <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	4613      	mov	r3, r2
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	4413      	add	r3, r2
 8002734:	69fa      	ldr	r2, [r7, #28]
 8002736:	429a      	cmp	r2, r3
 8002738:	d305      	bcc.n	8002746 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002740:	69fa      	ldr	r2, [r7, #28]
 8002742:	429a      	cmp	r2, r3
 8002744:	d912      	bls.n	800276c <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800274c:	e0f6      	b.n	800293c <UART_SetConfig+0x494>
 800274e:	bf00      	nop
 8002750:	efff69f3 	.word	0xefff69f3
 8002754:	40008000 	.word	0x40008000
 8002758:	40013800 	.word	0x40013800
 800275c:	40021000 	.word	0x40021000
 8002760:	40004400 	.word	0x40004400
 8002764:	40004800 	.word	0x40004800
 8002768:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	2200      	movs	r2, #0
 8002770:	461c      	mov	r4, r3
 8002772:	4615      	mov	r5, r2
 8002774:	f04f 0200 	mov.w	r2, #0
 8002778:	f04f 0300 	mov.w	r3, #0
 800277c:	022b      	lsls	r3, r5, #8
 800277e:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002782:	0222      	lsls	r2, r4, #8
 8002784:	68f9      	ldr	r1, [r7, #12]
 8002786:	6849      	ldr	r1, [r1, #4]
 8002788:	0849      	lsrs	r1, r1, #1
 800278a:	2000      	movs	r0, #0
 800278c:	4688      	mov	r8, r1
 800278e:	4681      	mov	r9, r0
 8002790:	eb12 0a08 	adds.w	sl, r2, r8
 8002794:	eb43 0b09 	adc.w	fp, r3, r9
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	603b      	str	r3, [r7, #0]
 80027a0:	607a      	str	r2, [r7, #4]
 80027a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027a6:	4650      	mov	r0, sl
 80027a8:	4659      	mov	r1, fp
 80027aa:	f7fd fd0f 	bl	80001cc <__aeabi_uldivmod>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4613      	mov	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80027bc:	d308      	bcc.n	80027d0 <UART_SetConfig+0x328>
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80027c4:	d204      	bcs.n	80027d0 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	60da      	str	r2, [r3, #12]
 80027ce:	e0b5      	b.n	800293c <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80027d6:	e0b1      	b.n	800293c <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	69db      	ldr	r3, [r3, #28]
 80027dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027e0:	d15d      	bne.n	800289e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80027e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80027e6:	2b08      	cmp	r3, #8
 80027e8:	d827      	bhi.n	800283a <UART_SetConfig+0x392>
 80027ea:	a201      	add	r2, pc, #4	; (adr r2, 80027f0 <UART_SetConfig+0x348>)
 80027ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f0:	08002815 	.word	0x08002815
 80027f4:	0800281d 	.word	0x0800281d
 80027f8:	08002825 	.word	0x08002825
 80027fc:	0800283b 	.word	0x0800283b
 8002800:	0800282b 	.word	0x0800282b
 8002804:	0800283b 	.word	0x0800283b
 8002808:	0800283b 	.word	0x0800283b
 800280c:	0800283b 	.word	0x0800283b
 8002810:	08002833 	.word	0x08002833
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002814:	f7ff fa32 	bl	8001c7c <HAL_RCC_GetPCLK1Freq>
 8002818:	61f8      	str	r0, [r7, #28]
        break;
 800281a:	e014      	b.n	8002846 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800281c:	f7ff fa44 	bl	8001ca8 <HAL_RCC_GetPCLK2Freq>
 8002820:	61f8      	str	r0, [r7, #28]
        break;
 8002822:	e010      	b.n	8002846 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002824:	4b4c      	ldr	r3, [pc, #304]	; (8002958 <UART_SetConfig+0x4b0>)
 8002826:	61fb      	str	r3, [r7, #28]
        break;
 8002828:	e00d      	b.n	8002846 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800282a:	f7ff f98f 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 800282e:	61f8      	str	r0, [r7, #28]
        break;
 8002830:	e009      	b.n	8002846 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002836:	61fb      	str	r3, [r7, #28]
        break;
 8002838:	e005      	b.n	8002846 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800283a:	2300      	movs	r3, #0
 800283c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002844:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d077      	beq.n	800293c <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	005a      	lsls	r2, r3, #1
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	085b      	lsrs	r3, r3, #1
 8002856:	441a      	add	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002860:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	2b0f      	cmp	r3, #15
 8002866:	d916      	bls.n	8002896 <UART_SetConfig+0x3ee>
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800286e:	d212      	bcs.n	8002896 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	b29b      	uxth	r3, r3
 8002874:	f023 030f 	bic.w	r3, r3, #15
 8002878:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	085b      	lsrs	r3, r3, #1
 800287e:	b29b      	uxth	r3, r3
 8002880:	f003 0307 	and.w	r3, r3, #7
 8002884:	b29a      	uxth	r2, r3
 8002886:	8afb      	ldrh	r3, [r7, #22]
 8002888:	4313      	orrs	r3, r2
 800288a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	8afa      	ldrh	r2, [r7, #22]
 8002892:	60da      	str	r2, [r3, #12]
 8002894:	e052      	b.n	800293c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800289c:	e04e      	b.n	800293c <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800289e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d827      	bhi.n	80028f6 <UART_SetConfig+0x44e>
 80028a6:	a201      	add	r2, pc, #4	; (adr r2, 80028ac <UART_SetConfig+0x404>)
 80028a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ac:	080028d1 	.word	0x080028d1
 80028b0:	080028d9 	.word	0x080028d9
 80028b4:	080028e1 	.word	0x080028e1
 80028b8:	080028f7 	.word	0x080028f7
 80028bc:	080028e7 	.word	0x080028e7
 80028c0:	080028f7 	.word	0x080028f7
 80028c4:	080028f7 	.word	0x080028f7
 80028c8:	080028f7 	.word	0x080028f7
 80028cc:	080028ef 	.word	0x080028ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028d0:	f7ff f9d4 	bl	8001c7c <HAL_RCC_GetPCLK1Freq>
 80028d4:	61f8      	str	r0, [r7, #28]
        break;
 80028d6:	e014      	b.n	8002902 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028d8:	f7ff f9e6 	bl	8001ca8 <HAL_RCC_GetPCLK2Freq>
 80028dc:	61f8      	str	r0, [r7, #28]
        break;
 80028de:	e010      	b.n	8002902 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028e0:	4b1d      	ldr	r3, [pc, #116]	; (8002958 <UART_SetConfig+0x4b0>)
 80028e2:	61fb      	str	r3, [r7, #28]
        break;
 80028e4:	e00d      	b.n	8002902 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028e6:	f7ff f931 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 80028ea:	61f8      	str	r0, [r7, #28]
        break;
 80028ec:	e009      	b.n	8002902 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028f2:	61fb      	str	r3, [r7, #28]
        break;
 80028f4:	e005      	b.n	8002902 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002900:	bf00      	nop
    }

    if (pclk != 0U)
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d019      	beq.n	800293c <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	085a      	lsrs	r2, r3, #1
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	441a      	add	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	fbb2 f3f3 	udiv	r3, r2, r3
 800291a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	2b0f      	cmp	r3, #15
 8002920:	d909      	bls.n	8002936 <UART_SetConfig+0x48e>
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002928:	d205      	bcs.n	8002936 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	b29a      	uxth	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	60da      	str	r2, [r3, #12]
 8002934:	e002      	b.n	800293c <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002948:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800294c:	4618      	mov	r0, r3
 800294e:	3728      	adds	r7, #40	; 0x28
 8002950:	46bd      	mov	sp, r7
 8002952:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002956:	bf00      	nop
 8002958:	00f42400 	.word	0x00f42400

0800295c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00a      	beq.n	8002986 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00a      	beq.n	80029a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ac:	f003 0304 	and.w	r3, r3, #4
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00a      	beq.n	80029ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00a      	beq.n	80029ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f0:	f003 0310 	and.w	r3, r3, #16
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00a      	beq.n	8002a0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a12:	f003 0320 	and.w	r3, r3, #32
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d00a      	beq.n	8002a30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01a      	beq.n	8002a72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a5a:	d10a      	bne.n	8002a72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00a      	beq.n	8002a94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	430a      	orrs	r2, r1
 8002a92:	605a      	str	r2, [r3, #4]
  }
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af02      	add	r7, sp, #8
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ab0:	f7fe f82c 	bl	8000b0c <HAL_GetTick>
 8002ab4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0308 	and.w	r3, r3, #8
 8002ac0:	2b08      	cmp	r3, #8
 8002ac2:	d10e      	bne.n	8002ae2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ac4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f82d 	bl	8002b32 <UART_WaitOnFlagUntilTimeout>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e023      	b.n	8002b2a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	d10e      	bne.n	8002b0e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002af0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f817 	bl	8002b32 <UART_WaitOnFlagUntilTimeout>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e00d      	b.n	8002b2a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2220      	movs	r2, #32
 8002b12:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2220      	movs	r2, #32
 8002b18:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002b28:	2300      	movs	r3, #0
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b09c      	sub	sp, #112	; 0x70
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	60f8      	str	r0, [r7, #12]
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	603b      	str	r3, [r7, #0]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b42:	e0a5      	b.n	8002c90 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4a:	f000 80a1 	beq.w	8002c90 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b4e:	f7fd ffdd 	bl	8000b0c <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d302      	bcc.n	8002b64 <UART_WaitOnFlagUntilTimeout+0x32>
 8002b5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d13e      	bne.n	8002be2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b6c:	e853 3f00 	ldrex	r3, [r3]
 8002b70:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b74:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002b78:	667b      	str	r3, [r7, #100]	; 0x64
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b84:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b86:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002b88:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002b8a:	e841 2300 	strex	r3, r2, [r1]
 8002b8e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002b90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1e6      	bne.n	8002b64 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	3308      	adds	r3, #8
 8002b9c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ba0:	e853 3f00 	ldrex	r3, [r3]
 8002ba4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba8:	f023 0301 	bic.w	r3, r3, #1
 8002bac:	663b      	str	r3, [r7, #96]	; 0x60
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	3308      	adds	r3, #8
 8002bb4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bb6:	64ba      	str	r2, [r7, #72]	; 0x48
 8002bb8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002bbc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bbe:	e841 2300 	strex	r3, r2, [r1]
 8002bc2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002bc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1e5      	bne.n	8002b96 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e067      	b.n	8002cb2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d04f      	beq.n	8002c90 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bfa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bfe:	d147      	bne.n	8002c90 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c08:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c12:	e853 3f00 	ldrex	r3, [r3]
 8002c16:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c1e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	461a      	mov	r2, r3
 8002c26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c28:	637b      	str	r3, [r7, #52]	; 0x34
 8002c2a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c30:	e841 2300 	strex	r3, r2, [r1]
 8002c34:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1e6      	bne.n	8002c0a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	3308      	adds	r3, #8
 8002c42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	e853 3f00 	ldrex	r3, [r3]
 8002c4a:	613b      	str	r3, [r7, #16]
   return(result);
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	3308      	adds	r3, #8
 8002c5a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002c5c:	623a      	str	r2, [r7, #32]
 8002c5e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c60:	69f9      	ldr	r1, [r7, #28]
 8002c62:	6a3a      	ldr	r2, [r7, #32]
 8002c64:	e841 2300 	strex	r3, r2, [r1]
 8002c68:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d1e5      	bne.n	8002c3c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2220      	movs	r2, #32
 8002c74:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e010      	b.n	8002cb2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	69da      	ldr	r2, [r3, #28]
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	4013      	ands	r3, r2
 8002c9a:	68ba      	ldr	r2, [r7, #8]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	bf0c      	ite	eq
 8002ca0:	2301      	moveq	r3, #1
 8002ca2:	2300      	movne	r3, #0
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	f43f af4a 	beq.w	8002b44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3770      	adds	r7, #112	; 0x70
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
	...

08002cbc <__errno>:
 8002cbc:	4b01      	ldr	r3, [pc, #4]	; (8002cc4 <__errno+0x8>)
 8002cbe:	6818      	ldr	r0, [r3, #0]
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	2000000c 	.word	0x2000000c

08002cc8 <__libc_init_array>:
 8002cc8:	b570      	push	{r4, r5, r6, lr}
 8002cca:	4d0d      	ldr	r5, [pc, #52]	; (8002d00 <__libc_init_array+0x38>)
 8002ccc:	4c0d      	ldr	r4, [pc, #52]	; (8002d04 <__libc_init_array+0x3c>)
 8002cce:	1b64      	subs	r4, r4, r5
 8002cd0:	10a4      	asrs	r4, r4, #2
 8002cd2:	2600      	movs	r6, #0
 8002cd4:	42a6      	cmp	r6, r4
 8002cd6:	d109      	bne.n	8002cec <__libc_init_array+0x24>
 8002cd8:	4d0b      	ldr	r5, [pc, #44]	; (8002d08 <__libc_init_array+0x40>)
 8002cda:	4c0c      	ldr	r4, [pc, #48]	; (8002d0c <__libc_init_array+0x44>)
 8002cdc:	f000 fd1e 	bl	800371c <_init>
 8002ce0:	1b64      	subs	r4, r4, r5
 8002ce2:	10a4      	asrs	r4, r4, #2
 8002ce4:	2600      	movs	r6, #0
 8002ce6:	42a6      	cmp	r6, r4
 8002ce8:	d105      	bne.n	8002cf6 <__libc_init_array+0x2e>
 8002cea:	bd70      	pop	{r4, r5, r6, pc}
 8002cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cf0:	4798      	blx	r3
 8002cf2:	3601      	adds	r6, #1
 8002cf4:	e7ee      	b.n	8002cd4 <__libc_init_array+0xc>
 8002cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cfa:	4798      	blx	r3
 8002cfc:	3601      	adds	r6, #1
 8002cfe:	e7f2      	b.n	8002ce6 <__libc_init_array+0x1e>
 8002d00:	080037f0 	.word	0x080037f0
 8002d04:	080037f0 	.word	0x080037f0
 8002d08:	080037f0 	.word	0x080037f0
 8002d0c:	080037f4 	.word	0x080037f4

08002d10 <memset>:
 8002d10:	4402      	add	r2, r0
 8002d12:	4603      	mov	r3, r0
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d100      	bne.n	8002d1a <memset+0xa>
 8002d18:	4770      	bx	lr
 8002d1a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d1e:	e7f9      	b.n	8002d14 <memset+0x4>

08002d20 <_puts_r>:
 8002d20:	b570      	push	{r4, r5, r6, lr}
 8002d22:	460e      	mov	r6, r1
 8002d24:	4605      	mov	r5, r0
 8002d26:	b118      	cbz	r0, 8002d30 <_puts_r+0x10>
 8002d28:	6983      	ldr	r3, [r0, #24]
 8002d2a:	b90b      	cbnz	r3, 8002d30 <_puts_r+0x10>
 8002d2c:	f000 fa48 	bl	80031c0 <__sinit>
 8002d30:	69ab      	ldr	r3, [r5, #24]
 8002d32:	68ac      	ldr	r4, [r5, #8]
 8002d34:	b913      	cbnz	r3, 8002d3c <_puts_r+0x1c>
 8002d36:	4628      	mov	r0, r5
 8002d38:	f000 fa42 	bl	80031c0 <__sinit>
 8002d3c:	4b2c      	ldr	r3, [pc, #176]	; (8002df0 <_puts_r+0xd0>)
 8002d3e:	429c      	cmp	r4, r3
 8002d40:	d120      	bne.n	8002d84 <_puts_r+0x64>
 8002d42:	686c      	ldr	r4, [r5, #4]
 8002d44:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d46:	07db      	lsls	r3, r3, #31
 8002d48:	d405      	bmi.n	8002d56 <_puts_r+0x36>
 8002d4a:	89a3      	ldrh	r3, [r4, #12]
 8002d4c:	0598      	lsls	r0, r3, #22
 8002d4e:	d402      	bmi.n	8002d56 <_puts_r+0x36>
 8002d50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d52:	f000 fad3 	bl	80032fc <__retarget_lock_acquire_recursive>
 8002d56:	89a3      	ldrh	r3, [r4, #12]
 8002d58:	0719      	lsls	r1, r3, #28
 8002d5a:	d51d      	bpl.n	8002d98 <_puts_r+0x78>
 8002d5c:	6923      	ldr	r3, [r4, #16]
 8002d5e:	b1db      	cbz	r3, 8002d98 <_puts_r+0x78>
 8002d60:	3e01      	subs	r6, #1
 8002d62:	68a3      	ldr	r3, [r4, #8]
 8002d64:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	60a3      	str	r3, [r4, #8]
 8002d6c:	bb39      	cbnz	r1, 8002dbe <_puts_r+0x9e>
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	da38      	bge.n	8002de4 <_puts_r+0xc4>
 8002d72:	4622      	mov	r2, r4
 8002d74:	210a      	movs	r1, #10
 8002d76:	4628      	mov	r0, r5
 8002d78:	f000 f848 	bl	8002e0c <__swbuf_r>
 8002d7c:	3001      	adds	r0, #1
 8002d7e:	d011      	beq.n	8002da4 <_puts_r+0x84>
 8002d80:	250a      	movs	r5, #10
 8002d82:	e011      	b.n	8002da8 <_puts_r+0x88>
 8002d84:	4b1b      	ldr	r3, [pc, #108]	; (8002df4 <_puts_r+0xd4>)
 8002d86:	429c      	cmp	r4, r3
 8002d88:	d101      	bne.n	8002d8e <_puts_r+0x6e>
 8002d8a:	68ac      	ldr	r4, [r5, #8]
 8002d8c:	e7da      	b.n	8002d44 <_puts_r+0x24>
 8002d8e:	4b1a      	ldr	r3, [pc, #104]	; (8002df8 <_puts_r+0xd8>)
 8002d90:	429c      	cmp	r4, r3
 8002d92:	bf08      	it	eq
 8002d94:	68ec      	ldreq	r4, [r5, #12]
 8002d96:	e7d5      	b.n	8002d44 <_puts_r+0x24>
 8002d98:	4621      	mov	r1, r4
 8002d9a:	4628      	mov	r0, r5
 8002d9c:	f000 f888 	bl	8002eb0 <__swsetup_r>
 8002da0:	2800      	cmp	r0, #0
 8002da2:	d0dd      	beq.n	8002d60 <_puts_r+0x40>
 8002da4:	f04f 35ff 	mov.w	r5, #4294967295
 8002da8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002daa:	07da      	lsls	r2, r3, #31
 8002dac:	d405      	bmi.n	8002dba <_puts_r+0x9a>
 8002dae:	89a3      	ldrh	r3, [r4, #12]
 8002db0:	059b      	lsls	r3, r3, #22
 8002db2:	d402      	bmi.n	8002dba <_puts_r+0x9a>
 8002db4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002db6:	f000 faa2 	bl	80032fe <__retarget_lock_release_recursive>
 8002dba:	4628      	mov	r0, r5
 8002dbc:	bd70      	pop	{r4, r5, r6, pc}
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	da04      	bge.n	8002dcc <_puts_r+0xac>
 8002dc2:	69a2      	ldr	r2, [r4, #24]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	dc06      	bgt.n	8002dd6 <_puts_r+0xb6>
 8002dc8:	290a      	cmp	r1, #10
 8002dca:	d004      	beq.n	8002dd6 <_puts_r+0xb6>
 8002dcc:	6823      	ldr	r3, [r4, #0]
 8002dce:	1c5a      	adds	r2, r3, #1
 8002dd0:	6022      	str	r2, [r4, #0]
 8002dd2:	7019      	strb	r1, [r3, #0]
 8002dd4:	e7c5      	b.n	8002d62 <_puts_r+0x42>
 8002dd6:	4622      	mov	r2, r4
 8002dd8:	4628      	mov	r0, r5
 8002dda:	f000 f817 	bl	8002e0c <__swbuf_r>
 8002dde:	3001      	adds	r0, #1
 8002de0:	d1bf      	bne.n	8002d62 <_puts_r+0x42>
 8002de2:	e7df      	b.n	8002da4 <_puts_r+0x84>
 8002de4:	6823      	ldr	r3, [r4, #0]
 8002de6:	250a      	movs	r5, #10
 8002de8:	1c5a      	adds	r2, r3, #1
 8002dea:	6022      	str	r2, [r4, #0]
 8002dec:	701d      	strb	r5, [r3, #0]
 8002dee:	e7db      	b.n	8002da8 <_puts_r+0x88>
 8002df0:	080037a8 	.word	0x080037a8
 8002df4:	080037c8 	.word	0x080037c8
 8002df8:	08003788 	.word	0x08003788

08002dfc <puts>:
 8002dfc:	4b02      	ldr	r3, [pc, #8]	; (8002e08 <puts+0xc>)
 8002dfe:	4601      	mov	r1, r0
 8002e00:	6818      	ldr	r0, [r3, #0]
 8002e02:	f7ff bf8d 	b.w	8002d20 <_puts_r>
 8002e06:	bf00      	nop
 8002e08:	2000000c 	.word	0x2000000c

08002e0c <__swbuf_r>:
 8002e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e0e:	460e      	mov	r6, r1
 8002e10:	4614      	mov	r4, r2
 8002e12:	4605      	mov	r5, r0
 8002e14:	b118      	cbz	r0, 8002e1e <__swbuf_r+0x12>
 8002e16:	6983      	ldr	r3, [r0, #24]
 8002e18:	b90b      	cbnz	r3, 8002e1e <__swbuf_r+0x12>
 8002e1a:	f000 f9d1 	bl	80031c0 <__sinit>
 8002e1e:	4b21      	ldr	r3, [pc, #132]	; (8002ea4 <__swbuf_r+0x98>)
 8002e20:	429c      	cmp	r4, r3
 8002e22:	d12b      	bne.n	8002e7c <__swbuf_r+0x70>
 8002e24:	686c      	ldr	r4, [r5, #4]
 8002e26:	69a3      	ldr	r3, [r4, #24]
 8002e28:	60a3      	str	r3, [r4, #8]
 8002e2a:	89a3      	ldrh	r3, [r4, #12]
 8002e2c:	071a      	lsls	r2, r3, #28
 8002e2e:	d52f      	bpl.n	8002e90 <__swbuf_r+0x84>
 8002e30:	6923      	ldr	r3, [r4, #16]
 8002e32:	b36b      	cbz	r3, 8002e90 <__swbuf_r+0x84>
 8002e34:	6923      	ldr	r3, [r4, #16]
 8002e36:	6820      	ldr	r0, [r4, #0]
 8002e38:	1ac0      	subs	r0, r0, r3
 8002e3a:	6963      	ldr	r3, [r4, #20]
 8002e3c:	b2f6      	uxtb	r6, r6
 8002e3e:	4283      	cmp	r3, r0
 8002e40:	4637      	mov	r7, r6
 8002e42:	dc04      	bgt.n	8002e4e <__swbuf_r+0x42>
 8002e44:	4621      	mov	r1, r4
 8002e46:	4628      	mov	r0, r5
 8002e48:	f000 f926 	bl	8003098 <_fflush_r>
 8002e4c:	bb30      	cbnz	r0, 8002e9c <__swbuf_r+0x90>
 8002e4e:	68a3      	ldr	r3, [r4, #8]
 8002e50:	3b01      	subs	r3, #1
 8002e52:	60a3      	str	r3, [r4, #8]
 8002e54:	6823      	ldr	r3, [r4, #0]
 8002e56:	1c5a      	adds	r2, r3, #1
 8002e58:	6022      	str	r2, [r4, #0]
 8002e5a:	701e      	strb	r6, [r3, #0]
 8002e5c:	6963      	ldr	r3, [r4, #20]
 8002e5e:	3001      	adds	r0, #1
 8002e60:	4283      	cmp	r3, r0
 8002e62:	d004      	beq.n	8002e6e <__swbuf_r+0x62>
 8002e64:	89a3      	ldrh	r3, [r4, #12]
 8002e66:	07db      	lsls	r3, r3, #31
 8002e68:	d506      	bpl.n	8002e78 <__swbuf_r+0x6c>
 8002e6a:	2e0a      	cmp	r6, #10
 8002e6c:	d104      	bne.n	8002e78 <__swbuf_r+0x6c>
 8002e6e:	4621      	mov	r1, r4
 8002e70:	4628      	mov	r0, r5
 8002e72:	f000 f911 	bl	8003098 <_fflush_r>
 8002e76:	b988      	cbnz	r0, 8002e9c <__swbuf_r+0x90>
 8002e78:	4638      	mov	r0, r7
 8002e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e7c:	4b0a      	ldr	r3, [pc, #40]	; (8002ea8 <__swbuf_r+0x9c>)
 8002e7e:	429c      	cmp	r4, r3
 8002e80:	d101      	bne.n	8002e86 <__swbuf_r+0x7a>
 8002e82:	68ac      	ldr	r4, [r5, #8]
 8002e84:	e7cf      	b.n	8002e26 <__swbuf_r+0x1a>
 8002e86:	4b09      	ldr	r3, [pc, #36]	; (8002eac <__swbuf_r+0xa0>)
 8002e88:	429c      	cmp	r4, r3
 8002e8a:	bf08      	it	eq
 8002e8c:	68ec      	ldreq	r4, [r5, #12]
 8002e8e:	e7ca      	b.n	8002e26 <__swbuf_r+0x1a>
 8002e90:	4621      	mov	r1, r4
 8002e92:	4628      	mov	r0, r5
 8002e94:	f000 f80c 	bl	8002eb0 <__swsetup_r>
 8002e98:	2800      	cmp	r0, #0
 8002e9a:	d0cb      	beq.n	8002e34 <__swbuf_r+0x28>
 8002e9c:	f04f 37ff 	mov.w	r7, #4294967295
 8002ea0:	e7ea      	b.n	8002e78 <__swbuf_r+0x6c>
 8002ea2:	bf00      	nop
 8002ea4:	080037a8 	.word	0x080037a8
 8002ea8:	080037c8 	.word	0x080037c8
 8002eac:	08003788 	.word	0x08003788

08002eb0 <__swsetup_r>:
 8002eb0:	4b32      	ldr	r3, [pc, #200]	; (8002f7c <__swsetup_r+0xcc>)
 8002eb2:	b570      	push	{r4, r5, r6, lr}
 8002eb4:	681d      	ldr	r5, [r3, #0]
 8002eb6:	4606      	mov	r6, r0
 8002eb8:	460c      	mov	r4, r1
 8002eba:	b125      	cbz	r5, 8002ec6 <__swsetup_r+0x16>
 8002ebc:	69ab      	ldr	r3, [r5, #24]
 8002ebe:	b913      	cbnz	r3, 8002ec6 <__swsetup_r+0x16>
 8002ec0:	4628      	mov	r0, r5
 8002ec2:	f000 f97d 	bl	80031c0 <__sinit>
 8002ec6:	4b2e      	ldr	r3, [pc, #184]	; (8002f80 <__swsetup_r+0xd0>)
 8002ec8:	429c      	cmp	r4, r3
 8002eca:	d10f      	bne.n	8002eec <__swsetup_r+0x3c>
 8002ecc:	686c      	ldr	r4, [r5, #4]
 8002ece:	89a3      	ldrh	r3, [r4, #12]
 8002ed0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ed4:	0719      	lsls	r1, r3, #28
 8002ed6:	d42c      	bmi.n	8002f32 <__swsetup_r+0x82>
 8002ed8:	06dd      	lsls	r5, r3, #27
 8002eda:	d411      	bmi.n	8002f00 <__swsetup_r+0x50>
 8002edc:	2309      	movs	r3, #9
 8002ede:	6033      	str	r3, [r6, #0]
 8002ee0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002ee4:	81a3      	strh	r3, [r4, #12]
 8002ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8002eea:	e03e      	b.n	8002f6a <__swsetup_r+0xba>
 8002eec:	4b25      	ldr	r3, [pc, #148]	; (8002f84 <__swsetup_r+0xd4>)
 8002eee:	429c      	cmp	r4, r3
 8002ef0:	d101      	bne.n	8002ef6 <__swsetup_r+0x46>
 8002ef2:	68ac      	ldr	r4, [r5, #8]
 8002ef4:	e7eb      	b.n	8002ece <__swsetup_r+0x1e>
 8002ef6:	4b24      	ldr	r3, [pc, #144]	; (8002f88 <__swsetup_r+0xd8>)
 8002ef8:	429c      	cmp	r4, r3
 8002efa:	bf08      	it	eq
 8002efc:	68ec      	ldreq	r4, [r5, #12]
 8002efe:	e7e6      	b.n	8002ece <__swsetup_r+0x1e>
 8002f00:	0758      	lsls	r0, r3, #29
 8002f02:	d512      	bpl.n	8002f2a <__swsetup_r+0x7a>
 8002f04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f06:	b141      	cbz	r1, 8002f1a <__swsetup_r+0x6a>
 8002f08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f0c:	4299      	cmp	r1, r3
 8002f0e:	d002      	beq.n	8002f16 <__swsetup_r+0x66>
 8002f10:	4630      	mov	r0, r6
 8002f12:	f000 fa5b 	bl	80033cc <_free_r>
 8002f16:	2300      	movs	r3, #0
 8002f18:	6363      	str	r3, [r4, #52]	; 0x34
 8002f1a:	89a3      	ldrh	r3, [r4, #12]
 8002f1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002f20:	81a3      	strh	r3, [r4, #12]
 8002f22:	2300      	movs	r3, #0
 8002f24:	6063      	str	r3, [r4, #4]
 8002f26:	6923      	ldr	r3, [r4, #16]
 8002f28:	6023      	str	r3, [r4, #0]
 8002f2a:	89a3      	ldrh	r3, [r4, #12]
 8002f2c:	f043 0308 	orr.w	r3, r3, #8
 8002f30:	81a3      	strh	r3, [r4, #12]
 8002f32:	6923      	ldr	r3, [r4, #16]
 8002f34:	b94b      	cbnz	r3, 8002f4a <__swsetup_r+0x9a>
 8002f36:	89a3      	ldrh	r3, [r4, #12]
 8002f38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002f3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f40:	d003      	beq.n	8002f4a <__swsetup_r+0x9a>
 8002f42:	4621      	mov	r1, r4
 8002f44:	4630      	mov	r0, r6
 8002f46:	f000 fa01 	bl	800334c <__smakebuf_r>
 8002f4a:	89a0      	ldrh	r0, [r4, #12]
 8002f4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f50:	f010 0301 	ands.w	r3, r0, #1
 8002f54:	d00a      	beq.n	8002f6c <__swsetup_r+0xbc>
 8002f56:	2300      	movs	r3, #0
 8002f58:	60a3      	str	r3, [r4, #8]
 8002f5a:	6963      	ldr	r3, [r4, #20]
 8002f5c:	425b      	negs	r3, r3
 8002f5e:	61a3      	str	r3, [r4, #24]
 8002f60:	6923      	ldr	r3, [r4, #16]
 8002f62:	b943      	cbnz	r3, 8002f76 <__swsetup_r+0xc6>
 8002f64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002f68:	d1ba      	bne.n	8002ee0 <__swsetup_r+0x30>
 8002f6a:	bd70      	pop	{r4, r5, r6, pc}
 8002f6c:	0781      	lsls	r1, r0, #30
 8002f6e:	bf58      	it	pl
 8002f70:	6963      	ldrpl	r3, [r4, #20]
 8002f72:	60a3      	str	r3, [r4, #8]
 8002f74:	e7f4      	b.n	8002f60 <__swsetup_r+0xb0>
 8002f76:	2000      	movs	r0, #0
 8002f78:	e7f7      	b.n	8002f6a <__swsetup_r+0xba>
 8002f7a:	bf00      	nop
 8002f7c:	2000000c 	.word	0x2000000c
 8002f80:	080037a8 	.word	0x080037a8
 8002f84:	080037c8 	.word	0x080037c8
 8002f88:	08003788 	.word	0x08003788

08002f8c <__sflush_r>:
 8002f8c:	898a      	ldrh	r2, [r1, #12]
 8002f8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f92:	4605      	mov	r5, r0
 8002f94:	0710      	lsls	r0, r2, #28
 8002f96:	460c      	mov	r4, r1
 8002f98:	d458      	bmi.n	800304c <__sflush_r+0xc0>
 8002f9a:	684b      	ldr	r3, [r1, #4]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	dc05      	bgt.n	8002fac <__sflush_r+0x20>
 8002fa0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	dc02      	bgt.n	8002fac <__sflush_r+0x20>
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002fae:	2e00      	cmp	r6, #0
 8002fb0:	d0f9      	beq.n	8002fa6 <__sflush_r+0x1a>
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002fb8:	682f      	ldr	r7, [r5, #0]
 8002fba:	602b      	str	r3, [r5, #0]
 8002fbc:	d032      	beq.n	8003024 <__sflush_r+0x98>
 8002fbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002fc0:	89a3      	ldrh	r3, [r4, #12]
 8002fc2:	075a      	lsls	r2, r3, #29
 8002fc4:	d505      	bpl.n	8002fd2 <__sflush_r+0x46>
 8002fc6:	6863      	ldr	r3, [r4, #4]
 8002fc8:	1ac0      	subs	r0, r0, r3
 8002fca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002fcc:	b10b      	cbz	r3, 8002fd2 <__sflush_r+0x46>
 8002fce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fd0:	1ac0      	subs	r0, r0, r3
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002fd8:	6a21      	ldr	r1, [r4, #32]
 8002fda:	4628      	mov	r0, r5
 8002fdc:	47b0      	blx	r6
 8002fde:	1c43      	adds	r3, r0, #1
 8002fe0:	89a3      	ldrh	r3, [r4, #12]
 8002fe2:	d106      	bne.n	8002ff2 <__sflush_r+0x66>
 8002fe4:	6829      	ldr	r1, [r5, #0]
 8002fe6:	291d      	cmp	r1, #29
 8002fe8:	d82c      	bhi.n	8003044 <__sflush_r+0xb8>
 8002fea:	4a2a      	ldr	r2, [pc, #168]	; (8003094 <__sflush_r+0x108>)
 8002fec:	40ca      	lsrs	r2, r1
 8002fee:	07d6      	lsls	r6, r2, #31
 8002ff0:	d528      	bpl.n	8003044 <__sflush_r+0xb8>
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	6062      	str	r2, [r4, #4]
 8002ff6:	04d9      	lsls	r1, r3, #19
 8002ff8:	6922      	ldr	r2, [r4, #16]
 8002ffa:	6022      	str	r2, [r4, #0]
 8002ffc:	d504      	bpl.n	8003008 <__sflush_r+0x7c>
 8002ffe:	1c42      	adds	r2, r0, #1
 8003000:	d101      	bne.n	8003006 <__sflush_r+0x7a>
 8003002:	682b      	ldr	r3, [r5, #0]
 8003004:	b903      	cbnz	r3, 8003008 <__sflush_r+0x7c>
 8003006:	6560      	str	r0, [r4, #84]	; 0x54
 8003008:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800300a:	602f      	str	r7, [r5, #0]
 800300c:	2900      	cmp	r1, #0
 800300e:	d0ca      	beq.n	8002fa6 <__sflush_r+0x1a>
 8003010:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003014:	4299      	cmp	r1, r3
 8003016:	d002      	beq.n	800301e <__sflush_r+0x92>
 8003018:	4628      	mov	r0, r5
 800301a:	f000 f9d7 	bl	80033cc <_free_r>
 800301e:	2000      	movs	r0, #0
 8003020:	6360      	str	r0, [r4, #52]	; 0x34
 8003022:	e7c1      	b.n	8002fa8 <__sflush_r+0x1c>
 8003024:	6a21      	ldr	r1, [r4, #32]
 8003026:	2301      	movs	r3, #1
 8003028:	4628      	mov	r0, r5
 800302a:	47b0      	blx	r6
 800302c:	1c41      	adds	r1, r0, #1
 800302e:	d1c7      	bne.n	8002fc0 <__sflush_r+0x34>
 8003030:	682b      	ldr	r3, [r5, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0c4      	beq.n	8002fc0 <__sflush_r+0x34>
 8003036:	2b1d      	cmp	r3, #29
 8003038:	d001      	beq.n	800303e <__sflush_r+0xb2>
 800303a:	2b16      	cmp	r3, #22
 800303c:	d101      	bne.n	8003042 <__sflush_r+0xb6>
 800303e:	602f      	str	r7, [r5, #0]
 8003040:	e7b1      	b.n	8002fa6 <__sflush_r+0x1a>
 8003042:	89a3      	ldrh	r3, [r4, #12]
 8003044:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003048:	81a3      	strh	r3, [r4, #12]
 800304a:	e7ad      	b.n	8002fa8 <__sflush_r+0x1c>
 800304c:	690f      	ldr	r7, [r1, #16]
 800304e:	2f00      	cmp	r7, #0
 8003050:	d0a9      	beq.n	8002fa6 <__sflush_r+0x1a>
 8003052:	0793      	lsls	r3, r2, #30
 8003054:	680e      	ldr	r6, [r1, #0]
 8003056:	bf08      	it	eq
 8003058:	694b      	ldreq	r3, [r1, #20]
 800305a:	600f      	str	r7, [r1, #0]
 800305c:	bf18      	it	ne
 800305e:	2300      	movne	r3, #0
 8003060:	eba6 0807 	sub.w	r8, r6, r7
 8003064:	608b      	str	r3, [r1, #8]
 8003066:	f1b8 0f00 	cmp.w	r8, #0
 800306a:	dd9c      	ble.n	8002fa6 <__sflush_r+0x1a>
 800306c:	6a21      	ldr	r1, [r4, #32]
 800306e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003070:	4643      	mov	r3, r8
 8003072:	463a      	mov	r2, r7
 8003074:	4628      	mov	r0, r5
 8003076:	47b0      	blx	r6
 8003078:	2800      	cmp	r0, #0
 800307a:	dc06      	bgt.n	800308a <__sflush_r+0xfe>
 800307c:	89a3      	ldrh	r3, [r4, #12]
 800307e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003082:	81a3      	strh	r3, [r4, #12]
 8003084:	f04f 30ff 	mov.w	r0, #4294967295
 8003088:	e78e      	b.n	8002fa8 <__sflush_r+0x1c>
 800308a:	4407      	add	r7, r0
 800308c:	eba8 0800 	sub.w	r8, r8, r0
 8003090:	e7e9      	b.n	8003066 <__sflush_r+0xda>
 8003092:	bf00      	nop
 8003094:	20400001 	.word	0x20400001

08003098 <_fflush_r>:
 8003098:	b538      	push	{r3, r4, r5, lr}
 800309a:	690b      	ldr	r3, [r1, #16]
 800309c:	4605      	mov	r5, r0
 800309e:	460c      	mov	r4, r1
 80030a0:	b913      	cbnz	r3, 80030a8 <_fflush_r+0x10>
 80030a2:	2500      	movs	r5, #0
 80030a4:	4628      	mov	r0, r5
 80030a6:	bd38      	pop	{r3, r4, r5, pc}
 80030a8:	b118      	cbz	r0, 80030b2 <_fflush_r+0x1a>
 80030aa:	6983      	ldr	r3, [r0, #24]
 80030ac:	b90b      	cbnz	r3, 80030b2 <_fflush_r+0x1a>
 80030ae:	f000 f887 	bl	80031c0 <__sinit>
 80030b2:	4b14      	ldr	r3, [pc, #80]	; (8003104 <_fflush_r+0x6c>)
 80030b4:	429c      	cmp	r4, r3
 80030b6:	d11b      	bne.n	80030f0 <_fflush_r+0x58>
 80030b8:	686c      	ldr	r4, [r5, #4]
 80030ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0ef      	beq.n	80030a2 <_fflush_r+0xa>
 80030c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80030c4:	07d0      	lsls	r0, r2, #31
 80030c6:	d404      	bmi.n	80030d2 <_fflush_r+0x3a>
 80030c8:	0599      	lsls	r1, r3, #22
 80030ca:	d402      	bmi.n	80030d2 <_fflush_r+0x3a>
 80030cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030ce:	f000 f915 	bl	80032fc <__retarget_lock_acquire_recursive>
 80030d2:	4628      	mov	r0, r5
 80030d4:	4621      	mov	r1, r4
 80030d6:	f7ff ff59 	bl	8002f8c <__sflush_r>
 80030da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030dc:	07da      	lsls	r2, r3, #31
 80030de:	4605      	mov	r5, r0
 80030e0:	d4e0      	bmi.n	80030a4 <_fflush_r+0xc>
 80030e2:	89a3      	ldrh	r3, [r4, #12]
 80030e4:	059b      	lsls	r3, r3, #22
 80030e6:	d4dd      	bmi.n	80030a4 <_fflush_r+0xc>
 80030e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030ea:	f000 f908 	bl	80032fe <__retarget_lock_release_recursive>
 80030ee:	e7d9      	b.n	80030a4 <_fflush_r+0xc>
 80030f0:	4b05      	ldr	r3, [pc, #20]	; (8003108 <_fflush_r+0x70>)
 80030f2:	429c      	cmp	r4, r3
 80030f4:	d101      	bne.n	80030fa <_fflush_r+0x62>
 80030f6:	68ac      	ldr	r4, [r5, #8]
 80030f8:	e7df      	b.n	80030ba <_fflush_r+0x22>
 80030fa:	4b04      	ldr	r3, [pc, #16]	; (800310c <_fflush_r+0x74>)
 80030fc:	429c      	cmp	r4, r3
 80030fe:	bf08      	it	eq
 8003100:	68ec      	ldreq	r4, [r5, #12]
 8003102:	e7da      	b.n	80030ba <_fflush_r+0x22>
 8003104:	080037a8 	.word	0x080037a8
 8003108:	080037c8 	.word	0x080037c8
 800310c:	08003788 	.word	0x08003788

08003110 <std>:
 8003110:	2300      	movs	r3, #0
 8003112:	b510      	push	{r4, lr}
 8003114:	4604      	mov	r4, r0
 8003116:	e9c0 3300 	strd	r3, r3, [r0]
 800311a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800311e:	6083      	str	r3, [r0, #8]
 8003120:	8181      	strh	r1, [r0, #12]
 8003122:	6643      	str	r3, [r0, #100]	; 0x64
 8003124:	81c2      	strh	r2, [r0, #14]
 8003126:	6183      	str	r3, [r0, #24]
 8003128:	4619      	mov	r1, r3
 800312a:	2208      	movs	r2, #8
 800312c:	305c      	adds	r0, #92	; 0x5c
 800312e:	f7ff fdef 	bl	8002d10 <memset>
 8003132:	4b05      	ldr	r3, [pc, #20]	; (8003148 <std+0x38>)
 8003134:	6263      	str	r3, [r4, #36]	; 0x24
 8003136:	4b05      	ldr	r3, [pc, #20]	; (800314c <std+0x3c>)
 8003138:	62a3      	str	r3, [r4, #40]	; 0x28
 800313a:	4b05      	ldr	r3, [pc, #20]	; (8003150 <std+0x40>)
 800313c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800313e:	4b05      	ldr	r3, [pc, #20]	; (8003154 <std+0x44>)
 8003140:	6224      	str	r4, [r4, #32]
 8003142:	6323      	str	r3, [r4, #48]	; 0x30
 8003144:	bd10      	pop	{r4, pc}
 8003146:	bf00      	nop
 8003148:	080035ad 	.word	0x080035ad
 800314c:	080035cf 	.word	0x080035cf
 8003150:	08003607 	.word	0x08003607
 8003154:	0800362b 	.word	0x0800362b

08003158 <_cleanup_r>:
 8003158:	4901      	ldr	r1, [pc, #4]	; (8003160 <_cleanup_r+0x8>)
 800315a:	f000 b8af 	b.w	80032bc <_fwalk_reent>
 800315e:	bf00      	nop
 8003160:	08003099 	.word	0x08003099

08003164 <__sfmoreglue>:
 8003164:	b570      	push	{r4, r5, r6, lr}
 8003166:	2268      	movs	r2, #104	; 0x68
 8003168:	1e4d      	subs	r5, r1, #1
 800316a:	4355      	muls	r5, r2
 800316c:	460e      	mov	r6, r1
 800316e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003172:	f000 f997 	bl	80034a4 <_malloc_r>
 8003176:	4604      	mov	r4, r0
 8003178:	b140      	cbz	r0, 800318c <__sfmoreglue+0x28>
 800317a:	2100      	movs	r1, #0
 800317c:	e9c0 1600 	strd	r1, r6, [r0]
 8003180:	300c      	adds	r0, #12
 8003182:	60a0      	str	r0, [r4, #8]
 8003184:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003188:	f7ff fdc2 	bl	8002d10 <memset>
 800318c:	4620      	mov	r0, r4
 800318e:	bd70      	pop	{r4, r5, r6, pc}

08003190 <__sfp_lock_acquire>:
 8003190:	4801      	ldr	r0, [pc, #4]	; (8003198 <__sfp_lock_acquire+0x8>)
 8003192:	f000 b8b3 	b.w	80032fc <__retarget_lock_acquire_recursive>
 8003196:	bf00      	nop
 8003198:	20000119 	.word	0x20000119

0800319c <__sfp_lock_release>:
 800319c:	4801      	ldr	r0, [pc, #4]	; (80031a4 <__sfp_lock_release+0x8>)
 800319e:	f000 b8ae 	b.w	80032fe <__retarget_lock_release_recursive>
 80031a2:	bf00      	nop
 80031a4:	20000119 	.word	0x20000119

080031a8 <__sinit_lock_acquire>:
 80031a8:	4801      	ldr	r0, [pc, #4]	; (80031b0 <__sinit_lock_acquire+0x8>)
 80031aa:	f000 b8a7 	b.w	80032fc <__retarget_lock_acquire_recursive>
 80031ae:	bf00      	nop
 80031b0:	2000011a 	.word	0x2000011a

080031b4 <__sinit_lock_release>:
 80031b4:	4801      	ldr	r0, [pc, #4]	; (80031bc <__sinit_lock_release+0x8>)
 80031b6:	f000 b8a2 	b.w	80032fe <__retarget_lock_release_recursive>
 80031ba:	bf00      	nop
 80031bc:	2000011a 	.word	0x2000011a

080031c0 <__sinit>:
 80031c0:	b510      	push	{r4, lr}
 80031c2:	4604      	mov	r4, r0
 80031c4:	f7ff fff0 	bl	80031a8 <__sinit_lock_acquire>
 80031c8:	69a3      	ldr	r3, [r4, #24]
 80031ca:	b11b      	cbz	r3, 80031d4 <__sinit+0x14>
 80031cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031d0:	f7ff bff0 	b.w	80031b4 <__sinit_lock_release>
 80031d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80031d8:	6523      	str	r3, [r4, #80]	; 0x50
 80031da:	4b13      	ldr	r3, [pc, #76]	; (8003228 <__sinit+0x68>)
 80031dc:	4a13      	ldr	r2, [pc, #76]	; (800322c <__sinit+0x6c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80031e2:	42a3      	cmp	r3, r4
 80031e4:	bf04      	itt	eq
 80031e6:	2301      	moveq	r3, #1
 80031e8:	61a3      	streq	r3, [r4, #24]
 80031ea:	4620      	mov	r0, r4
 80031ec:	f000 f820 	bl	8003230 <__sfp>
 80031f0:	6060      	str	r0, [r4, #4]
 80031f2:	4620      	mov	r0, r4
 80031f4:	f000 f81c 	bl	8003230 <__sfp>
 80031f8:	60a0      	str	r0, [r4, #8]
 80031fa:	4620      	mov	r0, r4
 80031fc:	f000 f818 	bl	8003230 <__sfp>
 8003200:	2200      	movs	r2, #0
 8003202:	60e0      	str	r0, [r4, #12]
 8003204:	2104      	movs	r1, #4
 8003206:	6860      	ldr	r0, [r4, #4]
 8003208:	f7ff ff82 	bl	8003110 <std>
 800320c:	68a0      	ldr	r0, [r4, #8]
 800320e:	2201      	movs	r2, #1
 8003210:	2109      	movs	r1, #9
 8003212:	f7ff ff7d 	bl	8003110 <std>
 8003216:	68e0      	ldr	r0, [r4, #12]
 8003218:	2202      	movs	r2, #2
 800321a:	2112      	movs	r1, #18
 800321c:	f7ff ff78 	bl	8003110 <std>
 8003220:	2301      	movs	r3, #1
 8003222:	61a3      	str	r3, [r4, #24]
 8003224:	e7d2      	b.n	80031cc <__sinit+0xc>
 8003226:	bf00      	nop
 8003228:	08003784 	.word	0x08003784
 800322c:	08003159 	.word	0x08003159

08003230 <__sfp>:
 8003230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003232:	4607      	mov	r7, r0
 8003234:	f7ff ffac 	bl	8003190 <__sfp_lock_acquire>
 8003238:	4b1e      	ldr	r3, [pc, #120]	; (80032b4 <__sfp+0x84>)
 800323a:	681e      	ldr	r6, [r3, #0]
 800323c:	69b3      	ldr	r3, [r6, #24]
 800323e:	b913      	cbnz	r3, 8003246 <__sfp+0x16>
 8003240:	4630      	mov	r0, r6
 8003242:	f7ff ffbd 	bl	80031c0 <__sinit>
 8003246:	3648      	adds	r6, #72	; 0x48
 8003248:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800324c:	3b01      	subs	r3, #1
 800324e:	d503      	bpl.n	8003258 <__sfp+0x28>
 8003250:	6833      	ldr	r3, [r6, #0]
 8003252:	b30b      	cbz	r3, 8003298 <__sfp+0x68>
 8003254:	6836      	ldr	r6, [r6, #0]
 8003256:	e7f7      	b.n	8003248 <__sfp+0x18>
 8003258:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800325c:	b9d5      	cbnz	r5, 8003294 <__sfp+0x64>
 800325e:	4b16      	ldr	r3, [pc, #88]	; (80032b8 <__sfp+0x88>)
 8003260:	60e3      	str	r3, [r4, #12]
 8003262:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003266:	6665      	str	r5, [r4, #100]	; 0x64
 8003268:	f000 f847 	bl	80032fa <__retarget_lock_init_recursive>
 800326c:	f7ff ff96 	bl	800319c <__sfp_lock_release>
 8003270:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003274:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003278:	6025      	str	r5, [r4, #0]
 800327a:	61a5      	str	r5, [r4, #24]
 800327c:	2208      	movs	r2, #8
 800327e:	4629      	mov	r1, r5
 8003280:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003284:	f7ff fd44 	bl	8002d10 <memset>
 8003288:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800328c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003290:	4620      	mov	r0, r4
 8003292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003294:	3468      	adds	r4, #104	; 0x68
 8003296:	e7d9      	b.n	800324c <__sfp+0x1c>
 8003298:	2104      	movs	r1, #4
 800329a:	4638      	mov	r0, r7
 800329c:	f7ff ff62 	bl	8003164 <__sfmoreglue>
 80032a0:	4604      	mov	r4, r0
 80032a2:	6030      	str	r0, [r6, #0]
 80032a4:	2800      	cmp	r0, #0
 80032a6:	d1d5      	bne.n	8003254 <__sfp+0x24>
 80032a8:	f7ff ff78 	bl	800319c <__sfp_lock_release>
 80032ac:	230c      	movs	r3, #12
 80032ae:	603b      	str	r3, [r7, #0]
 80032b0:	e7ee      	b.n	8003290 <__sfp+0x60>
 80032b2:	bf00      	nop
 80032b4:	08003784 	.word	0x08003784
 80032b8:	ffff0001 	.word	0xffff0001

080032bc <_fwalk_reent>:
 80032bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032c0:	4606      	mov	r6, r0
 80032c2:	4688      	mov	r8, r1
 80032c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80032c8:	2700      	movs	r7, #0
 80032ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80032ce:	f1b9 0901 	subs.w	r9, r9, #1
 80032d2:	d505      	bpl.n	80032e0 <_fwalk_reent+0x24>
 80032d4:	6824      	ldr	r4, [r4, #0]
 80032d6:	2c00      	cmp	r4, #0
 80032d8:	d1f7      	bne.n	80032ca <_fwalk_reent+0xe>
 80032da:	4638      	mov	r0, r7
 80032dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032e0:	89ab      	ldrh	r3, [r5, #12]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d907      	bls.n	80032f6 <_fwalk_reent+0x3a>
 80032e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032ea:	3301      	adds	r3, #1
 80032ec:	d003      	beq.n	80032f6 <_fwalk_reent+0x3a>
 80032ee:	4629      	mov	r1, r5
 80032f0:	4630      	mov	r0, r6
 80032f2:	47c0      	blx	r8
 80032f4:	4307      	orrs	r7, r0
 80032f6:	3568      	adds	r5, #104	; 0x68
 80032f8:	e7e9      	b.n	80032ce <_fwalk_reent+0x12>

080032fa <__retarget_lock_init_recursive>:
 80032fa:	4770      	bx	lr

080032fc <__retarget_lock_acquire_recursive>:
 80032fc:	4770      	bx	lr

080032fe <__retarget_lock_release_recursive>:
 80032fe:	4770      	bx	lr

08003300 <__swhatbuf_r>:
 8003300:	b570      	push	{r4, r5, r6, lr}
 8003302:	460e      	mov	r6, r1
 8003304:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003308:	2900      	cmp	r1, #0
 800330a:	b096      	sub	sp, #88	; 0x58
 800330c:	4614      	mov	r4, r2
 800330e:	461d      	mov	r5, r3
 8003310:	da08      	bge.n	8003324 <__swhatbuf_r+0x24>
 8003312:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	602a      	str	r2, [r5, #0]
 800331a:	061a      	lsls	r2, r3, #24
 800331c:	d410      	bmi.n	8003340 <__swhatbuf_r+0x40>
 800331e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003322:	e00e      	b.n	8003342 <__swhatbuf_r+0x42>
 8003324:	466a      	mov	r2, sp
 8003326:	f000 f9a7 	bl	8003678 <_fstat_r>
 800332a:	2800      	cmp	r0, #0
 800332c:	dbf1      	blt.n	8003312 <__swhatbuf_r+0x12>
 800332e:	9a01      	ldr	r2, [sp, #4]
 8003330:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003334:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003338:	425a      	negs	r2, r3
 800333a:	415a      	adcs	r2, r3
 800333c:	602a      	str	r2, [r5, #0]
 800333e:	e7ee      	b.n	800331e <__swhatbuf_r+0x1e>
 8003340:	2340      	movs	r3, #64	; 0x40
 8003342:	2000      	movs	r0, #0
 8003344:	6023      	str	r3, [r4, #0]
 8003346:	b016      	add	sp, #88	; 0x58
 8003348:	bd70      	pop	{r4, r5, r6, pc}
	...

0800334c <__smakebuf_r>:
 800334c:	898b      	ldrh	r3, [r1, #12]
 800334e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003350:	079d      	lsls	r5, r3, #30
 8003352:	4606      	mov	r6, r0
 8003354:	460c      	mov	r4, r1
 8003356:	d507      	bpl.n	8003368 <__smakebuf_r+0x1c>
 8003358:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800335c:	6023      	str	r3, [r4, #0]
 800335e:	6123      	str	r3, [r4, #16]
 8003360:	2301      	movs	r3, #1
 8003362:	6163      	str	r3, [r4, #20]
 8003364:	b002      	add	sp, #8
 8003366:	bd70      	pop	{r4, r5, r6, pc}
 8003368:	ab01      	add	r3, sp, #4
 800336a:	466a      	mov	r2, sp
 800336c:	f7ff ffc8 	bl	8003300 <__swhatbuf_r>
 8003370:	9900      	ldr	r1, [sp, #0]
 8003372:	4605      	mov	r5, r0
 8003374:	4630      	mov	r0, r6
 8003376:	f000 f895 	bl	80034a4 <_malloc_r>
 800337a:	b948      	cbnz	r0, 8003390 <__smakebuf_r+0x44>
 800337c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003380:	059a      	lsls	r2, r3, #22
 8003382:	d4ef      	bmi.n	8003364 <__smakebuf_r+0x18>
 8003384:	f023 0303 	bic.w	r3, r3, #3
 8003388:	f043 0302 	orr.w	r3, r3, #2
 800338c:	81a3      	strh	r3, [r4, #12]
 800338e:	e7e3      	b.n	8003358 <__smakebuf_r+0xc>
 8003390:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <__smakebuf_r+0x7c>)
 8003392:	62b3      	str	r3, [r6, #40]	; 0x28
 8003394:	89a3      	ldrh	r3, [r4, #12]
 8003396:	6020      	str	r0, [r4, #0]
 8003398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800339c:	81a3      	strh	r3, [r4, #12]
 800339e:	9b00      	ldr	r3, [sp, #0]
 80033a0:	6163      	str	r3, [r4, #20]
 80033a2:	9b01      	ldr	r3, [sp, #4]
 80033a4:	6120      	str	r0, [r4, #16]
 80033a6:	b15b      	cbz	r3, 80033c0 <__smakebuf_r+0x74>
 80033a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033ac:	4630      	mov	r0, r6
 80033ae:	f000 f975 	bl	800369c <_isatty_r>
 80033b2:	b128      	cbz	r0, 80033c0 <__smakebuf_r+0x74>
 80033b4:	89a3      	ldrh	r3, [r4, #12]
 80033b6:	f023 0303 	bic.w	r3, r3, #3
 80033ba:	f043 0301 	orr.w	r3, r3, #1
 80033be:	81a3      	strh	r3, [r4, #12]
 80033c0:	89a0      	ldrh	r0, [r4, #12]
 80033c2:	4305      	orrs	r5, r0
 80033c4:	81a5      	strh	r5, [r4, #12]
 80033c6:	e7cd      	b.n	8003364 <__smakebuf_r+0x18>
 80033c8:	08003159 	.word	0x08003159

080033cc <_free_r>:
 80033cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80033ce:	2900      	cmp	r1, #0
 80033d0:	d044      	beq.n	800345c <_free_r+0x90>
 80033d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033d6:	9001      	str	r0, [sp, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f1a1 0404 	sub.w	r4, r1, #4
 80033de:	bfb8      	it	lt
 80033e0:	18e4      	addlt	r4, r4, r3
 80033e2:	f000 f97d 	bl	80036e0 <__malloc_lock>
 80033e6:	4a1e      	ldr	r2, [pc, #120]	; (8003460 <_free_r+0x94>)
 80033e8:	9801      	ldr	r0, [sp, #4]
 80033ea:	6813      	ldr	r3, [r2, #0]
 80033ec:	b933      	cbnz	r3, 80033fc <_free_r+0x30>
 80033ee:	6063      	str	r3, [r4, #4]
 80033f0:	6014      	str	r4, [r2, #0]
 80033f2:	b003      	add	sp, #12
 80033f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80033f8:	f000 b978 	b.w	80036ec <__malloc_unlock>
 80033fc:	42a3      	cmp	r3, r4
 80033fe:	d908      	bls.n	8003412 <_free_r+0x46>
 8003400:	6825      	ldr	r5, [r4, #0]
 8003402:	1961      	adds	r1, r4, r5
 8003404:	428b      	cmp	r3, r1
 8003406:	bf01      	itttt	eq
 8003408:	6819      	ldreq	r1, [r3, #0]
 800340a:	685b      	ldreq	r3, [r3, #4]
 800340c:	1949      	addeq	r1, r1, r5
 800340e:	6021      	streq	r1, [r4, #0]
 8003410:	e7ed      	b.n	80033ee <_free_r+0x22>
 8003412:	461a      	mov	r2, r3
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	b10b      	cbz	r3, 800341c <_free_r+0x50>
 8003418:	42a3      	cmp	r3, r4
 800341a:	d9fa      	bls.n	8003412 <_free_r+0x46>
 800341c:	6811      	ldr	r1, [r2, #0]
 800341e:	1855      	adds	r5, r2, r1
 8003420:	42a5      	cmp	r5, r4
 8003422:	d10b      	bne.n	800343c <_free_r+0x70>
 8003424:	6824      	ldr	r4, [r4, #0]
 8003426:	4421      	add	r1, r4
 8003428:	1854      	adds	r4, r2, r1
 800342a:	42a3      	cmp	r3, r4
 800342c:	6011      	str	r1, [r2, #0]
 800342e:	d1e0      	bne.n	80033f2 <_free_r+0x26>
 8003430:	681c      	ldr	r4, [r3, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	6053      	str	r3, [r2, #4]
 8003436:	4421      	add	r1, r4
 8003438:	6011      	str	r1, [r2, #0]
 800343a:	e7da      	b.n	80033f2 <_free_r+0x26>
 800343c:	d902      	bls.n	8003444 <_free_r+0x78>
 800343e:	230c      	movs	r3, #12
 8003440:	6003      	str	r3, [r0, #0]
 8003442:	e7d6      	b.n	80033f2 <_free_r+0x26>
 8003444:	6825      	ldr	r5, [r4, #0]
 8003446:	1961      	adds	r1, r4, r5
 8003448:	428b      	cmp	r3, r1
 800344a:	bf04      	itt	eq
 800344c:	6819      	ldreq	r1, [r3, #0]
 800344e:	685b      	ldreq	r3, [r3, #4]
 8003450:	6063      	str	r3, [r4, #4]
 8003452:	bf04      	itt	eq
 8003454:	1949      	addeq	r1, r1, r5
 8003456:	6021      	streq	r1, [r4, #0]
 8003458:	6054      	str	r4, [r2, #4]
 800345a:	e7ca      	b.n	80033f2 <_free_r+0x26>
 800345c:	b003      	add	sp, #12
 800345e:	bd30      	pop	{r4, r5, pc}
 8003460:	2000011c 	.word	0x2000011c

08003464 <sbrk_aligned>:
 8003464:	b570      	push	{r4, r5, r6, lr}
 8003466:	4e0e      	ldr	r6, [pc, #56]	; (80034a0 <sbrk_aligned+0x3c>)
 8003468:	460c      	mov	r4, r1
 800346a:	6831      	ldr	r1, [r6, #0]
 800346c:	4605      	mov	r5, r0
 800346e:	b911      	cbnz	r1, 8003476 <sbrk_aligned+0x12>
 8003470:	f000 f88c 	bl	800358c <_sbrk_r>
 8003474:	6030      	str	r0, [r6, #0]
 8003476:	4621      	mov	r1, r4
 8003478:	4628      	mov	r0, r5
 800347a:	f000 f887 	bl	800358c <_sbrk_r>
 800347e:	1c43      	adds	r3, r0, #1
 8003480:	d00a      	beq.n	8003498 <sbrk_aligned+0x34>
 8003482:	1cc4      	adds	r4, r0, #3
 8003484:	f024 0403 	bic.w	r4, r4, #3
 8003488:	42a0      	cmp	r0, r4
 800348a:	d007      	beq.n	800349c <sbrk_aligned+0x38>
 800348c:	1a21      	subs	r1, r4, r0
 800348e:	4628      	mov	r0, r5
 8003490:	f000 f87c 	bl	800358c <_sbrk_r>
 8003494:	3001      	adds	r0, #1
 8003496:	d101      	bne.n	800349c <sbrk_aligned+0x38>
 8003498:	f04f 34ff 	mov.w	r4, #4294967295
 800349c:	4620      	mov	r0, r4
 800349e:	bd70      	pop	{r4, r5, r6, pc}
 80034a0:	20000120 	.word	0x20000120

080034a4 <_malloc_r>:
 80034a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034a8:	1ccd      	adds	r5, r1, #3
 80034aa:	f025 0503 	bic.w	r5, r5, #3
 80034ae:	3508      	adds	r5, #8
 80034b0:	2d0c      	cmp	r5, #12
 80034b2:	bf38      	it	cc
 80034b4:	250c      	movcc	r5, #12
 80034b6:	2d00      	cmp	r5, #0
 80034b8:	4607      	mov	r7, r0
 80034ba:	db01      	blt.n	80034c0 <_malloc_r+0x1c>
 80034bc:	42a9      	cmp	r1, r5
 80034be:	d905      	bls.n	80034cc <_malloc_r+0x28>
 80034c0:	230c      	movs	r3, #12
 80034c2:	603b      	str	r3, [r7, #0]
 80034c4:	2600      	movs	r6, #0
 80034c6:	4630      	mov	r0, r6
 80034c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034cc:	4e2e      	ldr	r6, [pc, #184]	; (8003588 <_malloc_r+0xe4>)
 80034ce:	f000 f907 	bl	80036e0 <__malloc_lock>
 80034d2:	6833      	ldr	r3, [r6, #0]
 80034d4:	461c      	mov	r4, r3
 80034d6:	bb34      	cbnz	r4, 8003526 <_malloc_r+0x82>
 80034d8:	4629      	mov	r1, r5
 80034da:	4638      	mov	r0, r7
 80034dc:	f7ff ffc2 	bl	8003464 <sbrk_aligned>
 80034e0:	1c43      	adds	r3, r0, #1
 80034e2:	4604      	mov	r4, r0
 80034e4:	d14d      	bne.n	8003582 <_malloc_r+0xde>
 80034e6:	6834      	ldr	r4, [r6, #0]
 80034e8:	4626      	mov	r6, r4
 80034ea:	2e00      	cmp	r6, #0
 80034ec:	d140      	bne.n	8003570 <_malloc_r+0xcc>
 80034ee:	6823      	ldr	r3, [r4, #0]
 80034f0:	4631      	mov	r1, r6
 80034f2:	4638      	mov	r0, r7
 80034f4:	eb04 0803 	add.w	r8, r4, r3
 80034f8:	f000 f848 	bl	800358c <_sbrk_r>
 80034fc:	4580      	cmp	r8, r0
 80034fe:	d13a      	bne.n	8003576 <_malloc_r+0xd2>
 8003500:	6821      	ldr	r1, [r4, #0]
 8003502:	3503      	adds	r5, #3
 8003504:	1a6d      	subs	r5, r5, r1
 8003506:	f025 0503 	bic.w	r5, r5, #3
 800350a:	3508      	adds	r5, #8
 800350c:	2d0c      	cmp	r5, #12
 800350e:	bf38      	it	cc
 8003510:	250c      	movcc	r5, #12
 8003512:	4629      	mov	r1, r5
 8003514:	4638      	mov	r0, r7
 8003516:	f7ff ffa5 	bl	8003464 <sbrk_aligned>
 800351a:	3001      	adds	r0, #1
 800351c:	d02b      	beq.n	8003576 <_malloc_r+0xd2>
 800351e:	6823      	ldr	r3, [r4, #0]
 8003520:	442b      	add	r3, r5
 8003522:	6023      	str	r3, [r4, #0]
 8003524:	e00e      	b.n	8003544 <_malloc_r+0xa0>
 8003526:	6822      	ldr	r2, [r4, #0]
 8003528:	1b52      	subs	r2, r2, r5
 800352a:	d41e      	bmi.n	800356a <_malloc_r+0xc6>
 800352c:	2a0b      	cmp	r2, #11
 800352e:	d916      	bls.n	800355e <_malloc_r+0xba>
 8003530:	1961      	adds	r1, r4, r5
 8003532:	42a3      	cmp	r3, r4
 8003534:	6025      	str	r5, [r4, #0]
 8003536:	bf18      	it	ne
 8003538:	6059      	strne	r1, [r3, #4]
 800353a:	6863      	ldr	r3, [r4, #4]
 800353c:	bf08      	it	eq
 800353e:	6031      	streq	r1, [r6, #0]
 8003540:	5162      	str	r2, [r4, r5]
 8003542:	604b      	str	r3, [r1, #4]
 8003544:	4638      	mov	r0, r7
 8003546:	f104 060b 	add.w	r6, r4, #11
 800354a:	f000 f8cf 	bl	80036ec <__malloc_unlock>
 800354e:	f026 0607 	bic.w	r6, r6, #7
 8003552:	1d23      	adds	r3, r4, #4
 8003554:	1af2      	subs	r2, r6, r3
 8003556:	d0b6      	beq.n	80034c6 <_malloc_r+0x22>
 8003558:	1b9b      	subs	r3, r3, r6
 800355a:	50a3      	str	r3, [r4, r2]
 800355c:	e7b3      	b.n	80034c6 <_malloc_r+0x22>
 800355e:	6862      	ldr	r2, [r4, #4]
 8003560:	42a3      	cmp	r3, r4
 8003562:	bf0c      	ite	eq
 8003564:	6032      	streq	r2, [r6, #0]
 8003566:	605a      	strne	r2, [r3, #4]
 8003568:	e7ec      	b.n	8003544 <_malloc_r+0xa0>
 800356a:	4623      	mov	r3, r4
 800356c:	6864      	ldr	r4, [r4, #4]
 800356e:	e7b2      	b.n	80034d6 <_malloc_r+0x32>
 8003570:	4634      	mov	r4, r6
 8003572:	6876      	ldr	r6, [r6, #4]
 8003574:	e7b9      	b.n	80034ea <_malloc_r+0x46>
 8003576:	230c      	movs	r3, #12
 8003578:	603b      	str	r3, [r7, #0]
 800357a:	4638      	mov	r0, r7
 800357c:	f000 f8b6 	bl	80036ec <__malloc_unlock>
 8003580:	e7a1      	b.n	80034c6 <_malloc_r+0x22>
 8003582:	6025      	str	r5, [r4, #0]
 8003584:	e7de      	b.n	8003544 <_malloc_r+0xa0>
 8003586:	bf00      	nop
 8003588:	2000011c 	.word	0x2000011c

0800358c <_sbrk_r>:
 800358c:	b538      	push	{r3, r4, r5, lr}
 800358e:	4d06      	ldr	r5, [pc, #24]	; (80035a8 <_sbrk_r+0x1c>)
 8003590:	2300      	movs	r3, #0
 8003592:	4604      	mov	r4, r0
 8003594:	4608      	mov	r0, r1
 8003596:	602b      	str	r3, [r5, #0]
 8003598:	f7fd f9d6 	bl	8000948 <_sbrk>
 800359c:	1c43      	adds	r3, r0, #1
 800359e:	d102      	bne.n	80035a6 <_sbrk_r+0x1a>
 80035a0:	682b      	ldr	r3, [r5, #0]
 80035a2:	b103      	cbz	r3, 80035a6 <_sbrk_r+0x1a>
 80035a4:	6023      	str	r3, [r4, #0]
 80035a6:	bd38      	pop	{r3, r4, r5, pc}
 80035a8:	20000124 	.word	0x20000124

080035ac <__sread>:
 80035ac:	b510      	push	{r4, lr}
 80035ae:	460c      	mov	r4, r1
 80035b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035b4:	f000 f8a0 	bl	80036f8 <_read_r>
 80035b8:	2800      	cmp	r0, #0
 80035ba:	bfab      	itete	ge
 80035bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035be:	89a3      	ldrhlt	r3, [r4, #12]
 80035c0:	181b      	addge	r3, r3, r0
 80035c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035c6:	bfac      	ite	ge
 80035c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80035ca:	81a3      	strhlt	r3, [r4, #12]
 80035cc:	bd10      	pop	{r4, pc}

080035ce <__swrite>:
 80035ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035d2:	461f      	mov	r7, r3
 80035d4:	898b      	ldrh	r3, [r1, #12]
 80035d6:	05db      	lsls	r3, r3, #23
 80035d8:	4605      	mov	r5, r0
 80035da:	460c      	mov	r4, r1
 80035dc:	4616      	mov	r6, r2
 80035de:	d505      	bpl.n	80035ec <__swrite+0x1e>
 80035e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035e4:	2302      	movs	r3, #2
 80035e6:	2200      	movs	r2, #0
 80035e8:	f000 f868 	bl	80036bc <_lseek_r>
 80035ec:	89a3      	ldrh	r3, [r4, #12]
 80035ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035f6:	81a3      	strh	r3, [r4, #12]
 80035f8:	4632      	mov	r2, r6
 80035fa:	463b      	mov	r3, r7
 80035fc:	4628      	mov	r0, r5
 80035fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003602:	f000 b817 	b.w	8003634 <_write_r>

08003606 <__sseek>:
 8003606:	b510      	push	{r4, lr}
 8003608:	460c      	mov	r4, r1
 800360a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800360e:	f000 f855 	bl	80036bc <_lseek_r>
 8003612:	1c43      	adds	r3, r0, #1
 8003614:	89a3      	ldrh	r3, [r4, #12]
 8003616:	bf15      	itete	ne
 8003618:	6560      	strne	r0, [r4, #84]	; 0x54
 800361a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800361e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003622:	81a3      	strheq	r3, [r4, #12]
 8003624:	bf18      	it	ne
 8003626:	81a3      	strhne	r3, [r4, #12]
 8003628:	bd10      	pop	{r4, pc}

0800362a <__sclose>:
 800362a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800362e:	f000 b813 	b.w	8003658 <_close_r>
	...

08003634 <_write_r>:
 8003634:	b538      	push	{r3, r4, r5, lr}
 8003636:	4d07      	ldr	r5, [pc, #28]	; (8003654 <_write_r+0x20>)
 8003638:	4604      	mov	r4, r0
 800363a:	4608      	mov	r0, r1
 800363c:	4611      	mov	r1, r2
 800363e:	2200      	movs	r2, #0
 8003640:	602a      	str	r2, [r5, #0]
 8003642:	461a      	mov	r2, r3
 8003644:	f7fd f92f 	bl	80008a6 <_write>
 8003648:	1c43      	adds	r3, r0, #1
 800364a:	d102      	bne.n	8003652 <_write_r+0x1e>
 800364c:	682b      	ldr	r3, [r5, #0]
 800364e:	b103      	cbz	r3, 8003652 <_write_r+0x1e>
 8003650:	6023      	str	r3, [r4, #0]
 8003652:	bd38      	pop	{r3, r4, r5, pc}
 8003654:	20000124 	.word	0x20000124

08003658 <_close_r>:
 8003658:	b538      	push	{r3, r4, r5, lr}
 800365a:	4d06      	ldr	r5, [pc, #24]	; (8003674 <_close_r+0x1c>)
 800365c:	2300      	movs	r3, #0
 800365e:	4604      	mov	r4, r0
 8003660:	4608      	mov	r0, r1
 8003662:	602b      	str	r3, [r5, #0]
 8003664:	f7fd f93b 	bl	80008de <_close>
 8003668:	1c43      	adds	r3, r0, #1
 800366a:	d102      	bne.n	8003672 <_close_r+0x1a>
 800366c:	682b      	ldr	r3, [r5, #0]
 800366e:	b103      	cbz	r3, 8003672 <_close_r+0x1a>
 8003670:	6023      	str	r3, [r4, #0]
 8003672:	bd38      	pop	{r3, r4, r5, pc}
 8003674:	20000124 	.word	0x20000124

08003678 <_fstat_r>:
 8003678:	b538      	push	{r3, r4, r5, lr}
 800367a:	4d07      	ldr	r5, [pc, #28]	; (8003698 <_fstat_r+0x20>)
 800367c:	2300      	movs	r3, #0
 800367e:	4604      	mov	r4, r0
 8003680:	4608      	mov	r0, r1
 8003682:	4611      	mov	r1, r2
 8003684:	602b      	str	r3, [r5, #0]
 8003686:	f7fd f936 	bl	80008f6 <_fstat>
 800368a:	1c43      	adds	r3, r0, #1
 800368c:	d102      	bne.n	8003694 <_fstat_r+0x1c>
 800368e:	682b      	ldr	r3, [r5, #0]
 8003690:	b103      	cbz	r3, 8003694 <_fstat_r+0x1c>
 8003692:	6023      	str	r3, [r4, #0]
 8003694:	bd38      	pop	{r3, r4, r5, pc}
 8003696:	bf00      	nop
 8003698:	20000124 	.word	0x20000124

0800369c <_isatty_r>:
 800369c:	b538      	push	{r3, r4, r5, lr}
 800369e:	4d06      	ldr	r5, [pc, #24]	; (80036b8 <_isatty_r+0x1c>)
 80036a0:	2300      	movs	r3, #0
 80036a2:	4604      	mov	r4, r0
 80036a4:	4608      	mov	r0, r1
 80036a6:	602b      	str	r3, [r5, #0]
 80036a8:	f7fd f935 	bl	8000916 <_isatty>
 80036ac:	1c43      	adds	r3, r0, #1
 80036ae:	d102      	bne.n	80036b6 <_isatty_r+0x1a>
 80036b0:	682b      	ldr	r3, [r5, #0]
 80036b2:	b103      	cbz	r3, 80036b6 <_isatty_r+0x1a>
 80036b4:	6023      	str	r3, [r4, #0]
 80036b6:	bd38      	pop	{r3, r4, r5, pc}
 80036b8:	20000124 	.word	0x20000124

080036bc <_lseek_r>:
 80036bc:	b538      	push	{r3, r4, r5, lr}
 80036be:	4d07      	ldr	r5, [pc, #28]	; (80036dc <_lseek_r+0x20>)
 80036c0:	4604      	mov	r4, r0
 80036c2:	4608      	mov	r0, r1
 80036c4:	4611      	mov	r1, r2
 80036c6:	2200      	movs	r2, #0
 80036c8:	602a      	str	r2, [r5, #0]
 80036ca:	461a      	mov	r2, r3
 80036cc:	f7fd f92e 	bl	800092c <_lseek>
 80036d0:	1c43      	adds	r3, r0, #1
 80036d2:	d102      	bne.n	80036da <_lseek_r+0x1e>
 80036d4:	682b      	ldr	r3, [r5, #0]
 80036d6:	b103      	cbz	r3, 80036da <_lseek_r+0x1e>
 80036d8:	6023      	str	r3, [r4, #0]
 80036da:	bd38      	pop	{r3, r4, r5, pc}
 80036dc:	20000124 	.word	0x20000124

080036e0 <__malloc_lock>:
 80036e0:	4801      	ldr	r0, [pc, #4]	; (80036e8 <__malloc_lock+0x8>)
 80036e2:	f7ff be0b 	b.w	80032fc <__retarget_lock_acquire_recursive>
 80036e6:	bf00      	nop
 80036e8:	20000118 	.word	0x20000118

080036ec <__malloc_unlock>:
 80036ec:	4801      	ldr	r0, [pc, #4]	; (80036f4 <__malloc_unlock+0x8>)
 80036ee:	f7ff be06 	b.w	80032fe <__retarget_lock_release_recursive>
 80036f2:	bf00      	nop
 80036f4:	20000118 	.word	0x20000118

080036f8 <_read_r>:
 80036f8:	b538      	push	{r3, r4, r5, lr}
 80036fa:	4d07      	ldr	r5, [pc, #28]	; (8003718 <_read_r+0x20>)
 80036fc:	4604      	mov	r4, r0
 80036fe:	4608      	mov	r0, r1
 8003700:	4611      	mov	r1, r2
 8003702:	2200      	movs	r2, #0
 8003704:	602a      	str	r2, [r5, #0]
 8003706:	461a      	mov	r2, r3
 8003708:	f7fd f8b0 	bl	800086c <_read>
 800370c:	1c43      	adds	r3, r0, #1
 800370e:	d102      	bne.n	8003716 <_read_r+0x1e>
 8003710:	682b      	ldr	r3, [r5, #0]
 8003712:	b103      	cbz	r3, 8003716 <_read_r+0x1e>
 8003714:	6023      	str	r3, [r4, #0]
 8003716:	bd38      	pop	{r3, r4, r5, pc}
 8003718:	20000124 	.word	0x20000124

0800371c <_init>:
 800371c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800371e:	bf00      	nop
 8003720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003722:	bc08      	pop	{r3}
 8003724:	469e      	mov	lr, r3
 8003726:	4770      	bx	lr

08003728 <_fini>:
 8003728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800372a:	bf00      	nop
 800372c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800372e:	bc08      	pop	{r3}
 8003730:	469e      	mov	lr, r3
 8003732:	4770      	bx	lr
