module module_0 (
    input [id_1 : id_1] id_2,
    input id_3,
    input id_4,
    input [id_2 : id_3] id_5,
    input logic id_6,
    input id_7,
    output logic [id_2 : id_6] id_8,
    output id_9,
    input [id_2 : 1] id_10,
    output logic [id_4 : id_8[id_1]] id_11,
    output logic id_12
);
  id_13 id_14 (
      .id_6 (id_11),
      .id_10(id_9),
      .id_1 (id_12),
      .id_4 (id_3)
  );
  logic id_15;
  assign id_12 = id_12;
endmodule
