	component timingadapter is
		port (
			clk               : in  std_logic                      := 'X';             -- clk
			reset_n           : in  std_logic                      := 'X';             -- reset_n
			in_data           : in  std_logic_vector(255 downto 0) := (others => 'X'); -- data
			in_valid          : in  std_logic                      := 'X';             -- valid
			in_ready          : out std_logic;                                         -- ready
			in_startofpacket  : in  std_logic                      := 'X';             -- startofpacket
			in_endofpacket    : in  std_logic                      := 'X';             -- endofpacket
			in_empty          : in  std_logic                      := 'X';             -- empty
			in_channel        : in  std_logic_vector(15 downto 0)  := (others => 'X'); -- channel
			out_data          : out std_logic_vector(255 downto 0);                    -- data
			out_valid         : out std_logic;                                         -- valid
			out_ready         : in  std_logic                      := 'X';             -- ready
			out_startofpacket : out std_logic;                                         -- startofpacket
			out_endofpacket   : out std_logic;                                         -- endofpacket
			out_empty         : out std_logic;                                         -- empty
			out_channel       : out std_logic_vector(15 downto 0)                      -- channel
		);
	end component timingadapter;

