$date
	Tue Mar 18 08:52:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! d $end
$var wire 1 " c6 $end
$var wire 1 # c5 $end
$var wire 1 $ c4 $end
$var wire 1 % c3 $end
$var wire 1 & c2 $end
$var wire 1 ' c1 $end
$var reg 1 ( a1 $end
$var reg 1 ) b1 $end
$var reg 1 * ctrl $end
$scope module U1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ' c $end
$upscope $end
$scope module U2 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 & c $end
$upscope $end
$scope module U3 $end
$var wire 1 ( a $end
$var wire 1 % c $end
$upscope $end
$scope module U4 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 $ c $end
$upscope $end
$scope module U5 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 # c $end
$upscope $end
$scope module U6 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 " c $end
$upscope $end
$scope module U7 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 ! d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
1%
1$
1#
0"
0!
$end
#10
0#
1&
0%
1"
1!
1(
#20
1%
0!
1)
0(
#30
0$
1'
0%
0"
1!
1(
#40
1$
1#
0'
0&
1%
0!
1*
0)
0(
#50
0#
1&
0%
1"
1(
#60
1!
1%
1)
0(
#70
0$
1'
0%
0"
1(
#80
1$
1#
0!
0'
0&
1%
0*
0)
0(
