Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 08:08:03 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.7328
  Critical Path Slack:         2.4344
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.6341
  Critical Path Slack:         8.5049
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.8541
  Critical Path Slack:         1.6427
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            41.0000
  Critical Path Length:       10.1188
  Critical Path Slack:        -0.0227
  Critical Path Clk Period:   10.8000
  Total Negative Slack:       -0.0562
  No. of Violating Paths:      4.0000
  Worst Hold Violation:       -0.0058
  Total Hold Violation:       -0.0180
  No. of Hold Violations:      6.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5326
  Critical Path Slack:         4.7945
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6592
  Leaf Cell Count:              30264
  Buf/Inv Cell Count:            7154
  Buf Cell Count:                1753
  Inv Cell Count:                5401
  CT Buf/Inv Cell Count:          555
  Combinational Cell Count:     24877
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      54867.6802
  Noncombinational Area:   37280.0009
  Buf/Inv Area:             7622.0064
  Total Buffer Area:        2375.9943
  Total Inverter Area:      5246.0121
  Macro/Black Box Area:        0.0000
  Net Area:                  859.9018
  Net XLength        :    615066.5625
  Net YLength        :    585217.9375
  -----------------------------------
  Cell Area:               92147.6811
  Design Area:             93007.5829
  Net Length        :    1200284.5000


  Design Rules
  -----------------------------------
  Total Number of Nets:         32835
  Nets With Violations:            20
  Max Trans Violations:             4
  Max Cap Violations:               0
  Max Net Length Violations:       16
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            182.8622
  -----------------------------------------
  Overall Compile Time:            185.4438
  Overall Compile Wall Clock Time: 186.1674

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0227  TNS: 0.0562  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.0227  TNS: 0.0562  Number of Violating Paths: 4  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0058  TNS: 0.0180  Number of Violating Paths: 6  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0058  TNS: 0.0180  Number of Violating Paths: 6  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
