// Seed: 2048239062
module module_0 #(
    parameter id_1 = 32'd13,
    parameter id_3 = 32'd28
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire _id_1;
  wire [1  -  1  ==  id_1 : id_3] id_6;
  always disable id_7;
  assign id_3 = id_3;
  supply0 [1 'b0 : id_1] id_8;
  assign id_8 = 1 & 1;
  assign id_6 = id_7;
  assign id_7 = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd11
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_1 = id_1;
  always_latch @(-1 or 1 == 1);
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_2 = id_3;
  logic id_4 = ~id_1;
  wire [id_1 : -1] id_5;
endmodule
