<stg><name>forwardPropagation<64, 8></name>


<trans_list>

<trans id="164" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
entry:66 %C_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="C_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64">
<![CDATA[
entry:67 %net_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="net_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
entry:68 %output_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %C_0_addr = getelementptr i64 %C_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C_0_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %C_0_addr_17 = getelementptr i64 %C_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C_0_addr_17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:77 %store_ln0 = store i64 0, i3 %C_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:78 %store_ln0 = store i64 0, i3 %C_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %net_0_addr = getelementptr i64 %net_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="net_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %net_0_addr_17 = getelementptr i64 %net_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="net_0_addr_17"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:94 %store_ln0 = store i64 0, i3 %net_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:95 %store_ln0 = store i64 0, i3 %net_0_addr_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %C_0_addr_18 = getelementptr i64 %C_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="C_0_addr_18"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %C_0_addr_19 = getelementptr i64 %C_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="C_0_addr_19"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:79 %store_ln0 = store i64 0, i3 %C_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:80 %store_ln0 = store i64 0, i3 %C_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %net_0_addr_18 = getelementptr i64 %net_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="net_0_addr_18"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %net_0_addr_19 = getelementptr i64 %net_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="net_0_addr_19"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:96 %store_ln0 = store i64 0, i3 %net_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:97 %store_ln0 = store i64 0, i3 %net_0_addr_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %C_0_addr_20 = getelementptr i64 %C_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="C_0_addr_20"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %C_0_addr_21 = getelementptr i64 %C_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="C_0_addr_21"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:81 %store_ln0 = store i64 0, i3 %C_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:82 %store_ln0 = store i64 0, i3 %C_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %net_0_addr_20 = getelementptr i64 %net_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="net_0_addr_20"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %net_0_addr_21 = getelementptr i64 %net_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="net_0_addr_21"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:98 %store_ln0 = store i64 0, i3 %net_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:99 %store_ln0 = store i64 0, i3 %net_0_addr_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %C_0_addr_22 = getelementptr i64 %C_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="C_0_addr_22"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %C_0_addr_23 = getelementptr i64 %C_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="C_0_addr_23"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:83 %store_ln0 = store i64 0, i3 %C_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:84 %store_ln0 = store i64 0, i3 %C_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %net_0_addr_22 = getelementptr i64 %net_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="net_0_addr_22"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %net_0_addr_23 = getelementptr i64 %net_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="net_0_addr_23"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:100 %store_ln0 = store i64 0, i3 %net_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:101 %store_ln0 = store i64 0, i3 %net_0_addr_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %p_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read85

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %p_read_79 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read84

]]></Node>
<StgValue><ssdm name="p_read_79"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %p_read_80 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read83

]]></Node>
<StgValue><ssdm name="p_read_80"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %p_read_81 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read82

]]></Node>
<StgValue><ssdm name="p_read_81"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %p_read_82 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read81

]]></Node>
<StgValue><ssdm name="p_read_82"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %p_read_83 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read80

]]></Node>
<StgValue><ssdm name="p_read_83"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %p_read_84 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read79

]]></Node>
<StgValue><ssdm name="p_read_84"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %p_read_85 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read78

]]></Node>
<StgValue><ssdm name="p_read_85"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %p_read_86 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read77

]]></Node>
<StgValue><ssdm name="p_read_86"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %p_read_87 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read76

]]></Node>
<StgValue><ssdm name="p_read_87"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %p_read_88 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read75

]]></Node>
<StgValue><ssdm name="p_read_88"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %p_read_89 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read74

]]></Node>
<StgValue><ssdm name="p_read_89"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %p_read_90 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read73

]]></Node>
<StgValue><ssdm name="p_read_90"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %p_read_91 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read72

]]></Node>
<StgValue><ssdm name="p_read_91"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:16 %p_read_92 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read71

]]></Node>
<StgValue><ssdm name="p_read_92"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %p_read_93 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read70

]]></Node>
<StgValue><ssdm name="p_read_93"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %p_read_94 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read69

]]></Node>
<StgValue><ssdm name="p_read_94"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %p_read_95 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read68

]]></Node>
<StgValue><ssdm name="p_read_95"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %p_read_96 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read67

]]></Node>
<StgValue><ssdm name="p_read_96"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %p_read_97 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read66

]]></Node>
<StgValue><ssdm name="p_read_97"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:22 %p_read_98 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read65

]]></Node>
<StgValue><ssdm name="p_read_98"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %p_read_99 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read64

]]></Node>
<StgValue><ssdm name="p_read_99"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:24 %p_read_100 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read63

]]></Node>
<StgValue><ssdm name="p_read_100"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %p_read_101 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read62

]]></Node>
<StgValue><ssdm name="p_read_101"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %p_read_102 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read61

]]></Node>
<StgValue><ssdm name="p_read_102"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:27 %p_read_103 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read60

]]></Node>
<StgValue><ssdm name="p_read_103"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %p_read_104 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read59

]]></Node>
<StgValue><ssdm name="p_read_104"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %p_read_105 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read58

]]></Node>
<StgValue><ssdm name="p_read_105"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %p_read_106 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read57

]]></Node>
<StgValue><ssdm name="p_read_106"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %p_read_107 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read56

]]></Node>
<StgValue><ssdm name="p_read_107"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %p_read_108 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read55

]]></Node>
<StgValue><ssdm name="p_read_108"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %p_read_109 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read54

]]></Node>
<StgValue><ssdm name="p_read_109"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %p_read_110 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read53

]]></Node>
<StgValue><ssdm name="p_read_110"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %p_read_111 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read52

]]></Node>
<StgValue><ssdm name="p_read_111"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %p_read_112 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read51

]]></Node>
<StgValue><ssdm name="p_read_112"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %p_read_113 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read50

]]></Node>
<StgValue><ssdm name="p_read_113"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %p_read_114 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read49

]]></Node>
<StgValue><ssdm name="p_read_114"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %p_read_115 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read48

]]></Node>
<StgValue><ssdm name="p_read_115"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %p_read_116 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read47

]]></Node>
<StgValue><ssdm name="p_read_116"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:41 %p_read_117 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read46

]]></Node>
<StgValue><ssdm name="p_read_117"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:42 %p_read_118 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read45

]]></Node>
<StgValue><ssdm name="p_read_118"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:43 %p_read_119 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read44

]]></Node>
<StgValue><ssdm name="p_read_119"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %p_read_120 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read43

]]></Node>
<StgValue><ssdm name="p_read_120"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:45 %p_read_121 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read42

]]></Node>
<StgValue><ssdm name="p_read_121"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:46 %p_read_122 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read41

]]></Node>
<StgValue><ssdm name="p_read_122"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %p_read_123 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read40

]]></Node>
<StgValue><ssdm name="p_read_123"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:48 %p_read_124 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read39

]]></Node>
<StgValue><ssdm name="p_read_124"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:49 %p_read_125 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read38

]]></Node>
<StgValue><ssdm name="p_read_125"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %p_read_126 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read37

]]></Node>
<StgValue><ssdm name="p_read_126"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:51 %p_read_127 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read36

]]></Node>
<StgValue><ssdm name="p_read_127"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:52 %p_read_128 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read35

]]></Node>
<StgValue><ssdm name="p_read_128"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %p_read_129 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read34

]]></Node>
<StgValue><ssdm name="p_read_129"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:54 %p_read_130 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read33

]]></Node>
<StgValue><ssdm name="p_read_130"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:55 %p_read_131 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read32

]]></Node>
<StgValue><ssdm name="p_read_131"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:56 %p_read_132 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read31

]]></Node>
<StgValue><ssdm name="p_read_132"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:57 %p_read_133 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read30

]]></Node>
<StgValue><ssdm name="p_read_133"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:58 %p_read_134 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_134"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:59 %p_read_135 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_135"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:60 %p_read_136 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_136"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:61 %p_read_137 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read26

]]></Node>
<StgValue><ssdm name="p_read_137"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:62 %p_read_138 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_138"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:63 %p_read_139 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_139"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:64 %p_read_140 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_140"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:65 %p_read_141 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_141"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4096" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0">
<![CDATA[
entry:85 %call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i4096 %weights_l1, i64 %p_read_141, i64 %p_read_140, i64 %p_read_139, i64 %p_read_138, i64 %p_read_137, i64 %p_read_136, i64 %p_read_135, i64 %p_read_134, i64 %p_read_133, i64 %p_read_132, i64 %p_read_131, i64 %p_read_130, i64 %p_read_129, i64 %p_read_128, i64 %p_read_127, i64 %p_read_126, i64 %p_read_125, i64 %p_read_124, i64 %p_read_123, i64 %p_read_122, i64 %p_read_121, i64 %p_read_120, i64 %p_read_119, i64 %p_read_118, i64 %p_read_117, i64 %p_read_116, i64 %p_read_115, i64 %p_read_114, i64 %p_read_113, i64 %p_read_112, i64 %p_read_111, i64 %p_read_110, i64 %p_read_109, i64 %p_read_108, i64 %p_read_107, i64 %p_read_106, i64 %p_read_105, i64 %p_read_104, i64 %p_read_103, i64 %p_read_102, i64 %p_read_101, i64 %p_read_100, i64 %p_read_99, i64 %p_read_98, i64 %p_read_97, i64 %p_read_96, i64 %p_read_95, i64 %p_read_94, i64 %p_read_93, i64 %p_read_92, i64 %p_read_91, i64 %p_read_90, i64 %p_read_89, i64 %p_read_88, i64 %p_read_87, i64 %p_read_86, i64 %p_read_85, i64 %p_read_84, i64 %p_read_83, i64 %p_read_82, i64 %p_read_81, i64 %p_read_80, i64 %p_read_79, i64 %p_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %output_0_addr = getelementptr i64 %output_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %output_0_addr_8 = getelementptr i64 %output_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_0_addr_8"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:111 %store_ln0 = store i64 0, i3 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:112 %store_ln0 = store i64 0, i3 %output_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="120" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4096" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0">
<![CDATA[
entry:85 %call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i4096 %weights_l1, i64 %p_read_141, i64 %p_read_140, i64 %p_read_139, i64 %p_read_138, i64 %p_read_137, i64 %p_read_136, i64 %p_read_135, i64 %p_read_134, i64 %p_read_133, i64 %p_read_132, i64 %p_read_131, i64 %p_read_130, i64 %p_read_129, i64 %p_read_128, i64 %p_read_127, i64 %p_read_126, i64 %p_read_125, i64 %p_read_124, i64 %p_read_123, i64 %p_read_122, i64 %p_read_121, i64 %p_read_120, i64 %p_read_119, i64 %p_read_118, i64 %p_read_117, i64 %p_read_116, i64 %p_read_115, i64 %p_read_114, i64 %p_read_113, i64 %p_read_112, i64 %p_read_111, i64 %p_read_110, i64 %p_read_109, i64 %p_read_108, i64 %p_read_107, i64 %p_read_106, i64 %p_read_105, i64 %p_read_104, i64 %p_read_103, i64 %p_read_102, i64 %p_read_101, i64 %p_read_100, i64 %p_read_99, i64 %p_read_98, i64 %p_read_97, i64 %p_read_96, i64 %p_read_95, i64 %p_read_94, i64 %p_read_93, i64 %p_read_92, i64 %p_read_91, i64 %p_read_90, i64 %p_read_89, i64 %p_read_88, i64 %p_read_87, i64 %p_read_86, i64 %p_read_85, i64 %p_read_84, i64 %p_read_83, i64 %p_read_82, i64 %p_read_81, i64 %p_read_80, i64 %p_read_79, i64 %p_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %output_0_addr_9 = getelementptr i64 %output_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_0_addr_9"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %output_0_addr_10 = getelementptr i64 %output_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_0_addr_10"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:113 %store_ln0 = store i64 0, i3 %output_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:114 %store_ln0 = store i64 0, i3 %output_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
entry:1 %biases_val_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_val

]]></Node>
<StgValue><ssdm name="biases_val_read"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
entry:102 %call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i512 %biases_val_read, i64 %net_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %output_0_addr_11 = getelementptr i64 %output_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_0_addr_11"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %output_0_addr_12 = getelementptr i64 %output_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_0_addr_12"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:115 %store_ln0 = store i64 0, i3 %output_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:116 %store_ln0 = store i64 0, i3 %output_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="512" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
entry:102 %call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i512 %biases_val_read, i64 %net_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %output_0_addr_13 = getelementptr i64 %output_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_0_addr_13"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %output_0_addr_14 = getelementptr i64 %output_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_0_addr_14"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:117 %store_ln0 = store i64 0, i3 %output_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
entry:118 %store_ln0 = store i64 0, i3 %output_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:119 %call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1, i64 %net_0, i64 %output_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="137" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:119 %call_ln0 = call void @forwardPropagation<64, 8>_Pipeline_VITIS_LOOP_13_1, i64 %net_0, i64 %output_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="138" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:120 %output_0_load = load i3 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:121 %output_0_load_8 = load i3 %output_0_addr_8

]]></Node>
<StgValue><ssdm name="output_0_load_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:120 %output_0_load = load i3 %output_0_addr

]]></Node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:121 %output_0_load_8 = load i3 %output_0_addr_8

]]></Node>
<StgValue><ssdm name="output_0_load_8"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:122 %output_0_load_9 = load i3 %output_0_addr_9

]]></Node>
<StgValue><ssdm name="output_0_load_9"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:123 %output_0_load_10 = load i3 %output_0_addr_10

]]></Node>
<StgValue><ssdm name="output_0_load_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:122 %output_0_load_9 = load i3 %output_0_addr_9

]]></Node>
<StgValue><ssdm name="output_0_load_9"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:123 %output_0_load_10 = load i3 %output_0_addr_10

]]></Node>
<StgValue><ssdm name="output_0_load_10"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:124 %output_0_load_11 = load i3 %output_0_addr_11

]]></Node>
<StgValue><ssdm name="output_0_load_11"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:125 %output_0_load_12 = load i3 %output_0_addr_12

]]></Node>
<StgValue><ssdm name="output_0_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="148" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:124 %output_0_load_11 = load i3 %output_0_addr_11

]]></Node>
<StgValue><ssdm name="output_0_load_11"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:125 %output_0_load_12 = load i3 %output_0_addr_12

]]></Node>
<StgValue><ssdm name="output_0_load_12"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:126 %output_0_load_13 = load i3 %output_0_addr_13

]]></Node>
<StgValue><ssdm name="output_0_load_13"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:127 %output_0_load_14 = load i3 %output_0_addr_14

]]></Node>
<StgValue><ssdm name="output_0_load_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="4096" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4096 %weights_l1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:126 %output_0_load_13 = load i3 %output_0_addr_13

]]></Node>
<StgValue><ssdm name="output_0_load_13"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:127 %output_0_load_14 = load i3 %output_0_addr_14

]]></Node>
<StgValue><ssdm name="output_0_load_14"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:128 %mrv = insertvalue i512 <undef>, i64 %output_0_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:129 %mrv_1 = insertvalue i512 %mrv, i64 %output_0_load_8

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:130 %mrv_2 = insertvalue i512 %mrv_1, i64 %output_0_load_9

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:131 %mrv_3 = insertvalue i512 %mrv_2, i64 %output_0_load_10

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:132 %mrv_4 = insertvalue i512 %mrv_3, i64 %output_0_load_11

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:133 %mrv_5 = insertvalue i512 %mrv_4, i64 %output_0_load_12

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:134 %mrv_6 = insertvalue i512 %mrv_5, i64 %output_0_load_13

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
entry:135 %mrv_7 = insertvalue i512 %mrv_6, i64 %output_0_load_14

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="512">
<![CDATA[
entry:136 %ret_ln221 = ret i512 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
