---
title: AMBA APB Bus & AXI4 Protocol
order : 3
subtitle: FPGA 기반 AMBA APB Bus/AXI4_Lite Protocol 및 peripheral 설계
description: ""
layout: page
permalink: /projects/amba_bus
image: /img/amba_bus/title.jpg
tags : [Vivado, Vitis, FPGA, SystemVerilog]
---

<h1 style="font-size: 36px; font-weight: bold;">개요</h1>

<h2 style="font-size: 22px; font-weight: bold; margin-top: 1.6em;">프로젝트 기간</h2>
<p style="font-size: 18px; line-height: 1.4; margin-left: 10px;">
2025.08.27 ~ 2025.09.05
</p>

<h2 style="font-size: 22px; font-weight: bold; margin-top: 1.6em;">목적</h2>
<ul style="font-size: 18px; line-height: 1.4; margin-left: 30px;">
  <li>RV32I 기반으로 APB_BUS Master 및 Peripheral 부분 구현. (RAM, GPIO, FND, UART)</li>
  <li>MicroBlaze CPU IP를 기반으로 AXI4_Lite Protocol 및 Peripheral 부분 구현. (RAM, GPIO, FND)</li>
</ul>

<h2 style="font-size: 22px; font-weight: bold; margin-top: 1.6em;">개발 환경</h2>
<ul style="font-size: 18px; line-height: 1.4; margin-left: 30px;">
  <li>사용 언어 : SystemVerilog, C</li>
  <li>Tool : Vivado, Vitis, draw.io </li>
  <li>editor : VS Code</li>
</ul>

---
