<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Coverage Projects</title>
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <style>
        body {
            font-family: Arial, Helvetica, sans-serif;
            background-color: #f4f6f9;
            margin: 0;
            padding: 30px;
        }
        h1 { color: #111827; }
        h2 { color: #1f2937; margin-top: 40px; }
        p {
            color: #374151;
            max-width: 900px;
            line-height: 1.6;
        }
        table {
            border-collapse: collapse;
            margin-top: 20px;
            width: 100%;
            max-width: 1000px;
            background: #ffffff;
            box-shadow: 0 2px 6px rgba(0,0,0,0.1);
        }
        th, td {
            border: 1px solid #d1d5db;
            padding: 12px 16px;
            text-align: left;
            vertical-align: top;
        }
        th { background-color: #e5e7eb; }
        a {
            color: #2563eb;
            text-decoration: none;
            font-weight: 500;
        }
        a:hover { text-decoration: underline; }
        .badge {
            padding: 4px 10px;
            background: #dbeafe;
            color: #1e3a8a;
            border-radius: 12px;
            font-size: 13px;
        }
        .section-note {
            font-size: 14px;
            color: #6b7280;
        }
    </style>
</head>
<body>

<h1>Coverage Projects</h1>

<p>
This site documents protocol-based verification and design projects,
demonstrating the use of
<b>functional coverage</b>, <b>code coverage</b>, and
<b>assertion-based verification</b> techniques.
</p>

<!-- ================= FUNCTIONAL COVERAGE ================= -->

<h2>Functional Coverage – Verification Projects</h2>
<p class="section-note">
Protocol behavior validation using SystemVerilog covergroups and assertions
</p>

<table>
    <tr>
        <th>Project ID</th>
        <th>Project Name</th>
        <th>Coverage Type</th>
        <th>Description</th>
        <th>Status</th>
        <th>Links</th>
    </tr>

    <tr>
        <td>Project 1</td>
        <td><b>SPI Verification</b></td>
        <td><b>Functional Coverage</b></td>
        <td>
            Coverage-driven verification of the SPI protocol covering
            CPOL/CPHA modes, data transfers, slave select behavior,
            and low-power scenarios using SystemVerilog covergroups
            and SVA assertions.
        </td>
        <td><span class="badge">Completed</span></td>
        <td>
            <a href="SPI_VERIFICATION/spi.html">Coverage Dashboards</a><br>
            <a href="https://github.com/GOKULJITH-K/SPI_VERIFICATION/blob/main/README.md">
                Documentation
            </a>
        </td>
    </tr>
</table>


<h2>Code Coverage – Design Projects</h2>
<p class="section-note">
RTL implementation validation using structural and code-based metrics
</p>

<table>
    <tr>
        <th>Project ID</th>
        <th>Project Name</th>
        <th>Coverage Type</th>
        <th>Description</th>
        <th>Status</th>
        <th>Links</th>
    </tr>

    <tr>
        <td>Project 2</td>
        <td><b>SPI Design</b></td>
        <td><b>Code Coverage</b></td>
        <td>
            RTL design of the SPI controller validated using
            code coverage metrics including
            line, toggle, condition, and FSM coverage
            to ensure implementation completeness.
        </td>
        <td><span class="badge">Completed</span></td>
        <td>
            <a href="SPI_DESIGN/spi.html">Coverage Dashboards</a><br>
            <a href="https://github.com/GOKULJITH-K/SPI_DESIGN/blob/main/README.md">
                Documentation
            </a>
        </td>
    </tr>
</table>

<h2>Coverage Methodology</h2>

<ul>
    <li>Functional coverage for protocol feature validation</li>
    <li>Code coverage for RTL completeness and quality</li>
    <li>Assertion-based checking (SVA)</li>
    <li>Coverage reports generated using <b>Synopsys URG</b></li>
</ul>

</body>
</html>
