#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00819D48 .scope module, "testBench" "testBench" 2 10;
 .timescale 0 0;
v008212B8_0 .net "aluResult", 31 0, v00815448_0; 1 drivers
v00821310_0 .net "aluctrl", 3 0, v00814D68_0; 1 drivers
v00859830_0 .var "clk", 0 0;
v008590F8_0 .net "ctrlUnitOutCode", 8 0, v00821520_0; 1 drivers
v00859678_0 .net "extSign32", 31 0, L_008592B0; 1 drivers
v00859308_0 .net "imOutData", 31 0, L_00813740; 1 drivers
v00859048_0 .net "mw32Out", 31 0, L_00859D00; 1 drivers
v00859150_0 .var "pcInputAddr", 31 0;
v008596D0_0 .net "pcOutAddr", 31 0, v008213C0_0; 1 drivers
v00859888_0 .net "reg1Data", 31 0, L_00813350; 1 drivers
v00859938_0 .net "reg2Data", 31 0, L_008130B0; 1 drivers
v00859200_0 .var "regWrite", 0 0;
v00859360_0 .var "writeData", 31 0;
v008593B8_0 .net "writeReg", 4 0, L_008594C0; 1 drivers
L_00859468 .part L_00813740, 26, 6;
L_008590A0 .part L_00813740, 16, 5;
L_00859570 .part L_00813740, 11, 5;
L_008598E0 .part v00821520_0, 8, 1;
L_00859990 .part L_00813740, 21, 5;
L_00859518 .part L_00813740, 16, 5;
L_00859A40 .part L_00813740, 0, 16;
L_00859FC0 .part v00821520_0, 7, 1;
L_00859B48 .part L_00813740, 0, 6;
L_00859BA0 .part v00821520_0, 0, 2;
S_008197F8 .scope module, "pc" "PC" 2 51, 3 1, S_00819D48;
 .timescale 0 0;
P_00816C54 .param/l "WIDTH" 3 1, +C4<0100000>;
v00821680_0 .net "clk", 0 0, v00859830_0; 1 drivers
v008216D8_0 .var "con", 31 0;
v00821730_0 .net "inAddr", 31 0, v00859150_0; 1 drivers
v008213C0_0 .var "outAddr", 31 0;
S_00819770 .scope module, "im" "IM" 2 52, 4 1, S_00819D48;
 .timescale 0 0;
P_00816B94 .param/l "WIDTH" 4 1, +C4<0100000>;
L_00813740 .functor BUFZ 32, L_00859258, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00821578_0 .net *"_s0", 31 0, L_00859258; 1 drivers
v008215D0_0 .var/i "i", 31 0;
v00821418_0 .alias "inAddr", 31 0, v008596D0_0;
v00821628 .array "mem", 0 255, 31 0;
v00821470_0 .alias "outContent", 31 0, v00859308_0;
L_00859258 .array/port v00821628, v008213C0_0;
S_00819330 .scope module, "controlunit" "controlUnit" 2 53, 5 1, S_00819D48;
 .timescale 0 0;
v00820FF8_0 .alias "clk", 0 0, v00821680_0;
v00821368_0 .net "inCode", 5 0, L_00859468; 1 drivers
v008214C8_0 .alias "outCode", 8 0, v008590F8_0;
v00821520_0 .var "result", 8 0;
S_008195D8 .scope module, "mw4" "muxtwo_4" 2 54, 6 2, S_00819D48;
 .timescale 0 0;
v00820810_0 .net *"_s0", 1 0, L_00859AF0; 1 drivers
v00820970_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00820FA0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00820A78_0 .net *"_s6", 0 0, L_00859410; 1 drivers
v00820AD0_0 .net "in1", 4 0, L_008590A0; 1 drivers
v00820B80_0 .net "in2", 4 0, L_00859570; 1 drivers
v00820C30_0 .alias "out", 4 0, v008593B8_0;
v00820CE0_0 .net "sl", 0 0, L_008598E0; 1 drivers
L_00859AF0 .concat [ 1 1 0 0], L_008598E0, C4<0>;
L_00859410 .cmp/eq 2, L_00859AF0, C4<00>;
L_008594C0 .functor MUXZ 5, L_00859570, L_008590A0, L_00859410, C4<>;
S_00819550 .scope module, "regHeap" "RegHeap" 2 55, 7 1, S_00819D48;
 .timescale 0 0;
L_00813350 .functor BUFZ 32, L_008591A8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_008130B0 .functor BUFZ 32, L_00859728, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00820D90_0 .net *"_s0", 31 0, L_008591A8; 1 drivers
v008208C0_0 .net *"_s4", 31 0, L_00859728; 1 drivers
v00820DE8_0 .alias "clk", 0 0, v00821680_0;
v00821158 .array "mem", 0 31, 31 0;
v00821260_0 .net "readReg1", 4 0, L_00859990; 1 drivers
v00820868_0 .net "readReg2", 4 0, L_00859518; 1 drivers
v00820F48_0 .alias "reg1Data", 31 0, v00859888_0;
v00820E40_0 .alias "reg2Data", 31 0, v00859938_0;
v00820BD8_0 .net "regWrite", 0 0, v00859200_0; 1 drivers
v00820D38_0 .net "writeData", 31 0, v00859360_0; 1 drivers
v008207B8_0 .alias "writeReg", 4 0, v008593B8_0;
L_008591A8 .array/port v00821158, L_00859990;
L_00859728 .array/port v00821158, L_00859518;
S_00819EE0 .scope module, "signext" "signExt" 2 56, 8 1, S_00819D48;
 .timescale 0 0;
v008210A8_0 .net *"_s1", 0 0, L_00859780; 1 drivers
v008209C8_0 .net *"_s10", 15 0, C4<0000000000000000>; 1 drivers
v00820E98_0 .net *"_s12", 15 0, C4<1111111111111111>; 1 drivers
v00821208_0 .net *"_s2", 1 0, L_008595C8; 1 drivers
v00820A20_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v00820C88_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v00820EF0_0 .net *"_s8", 0 0, L_008597D8; 1 drivers
v00821100_0 .net "in1", 15 0, L_00859A40; 1 drivers
v008211B0_0 .alias "out", 31 0, v00859678_0;
v00820918_0 .net "temp", 15 0, L_008599E8; 1 drivers
L_00859780 .part L_00859A40, 15, 1;
L_008595C8 .concat [ 1 1 0 0], L_00859780, C4<0>;
L_008597D8 .cmp/eq 2, L_008595C8, C4<00>;
L_008599E8 .functor MUXZ 16, C4<1111111111111111>, C4<0000000000000000>, L_008597D8, C4<>;
L_008592B0 .concat [ 16 16 0 0], L_00859A40, L_008599E8;
S_00819E58 .scope module, "mw32" "muxtwo_32" 2 57, 9 2, S_00819D48;
 .timescale 0 0;
v00814F20_0 .net *"_s0", 1 0, L_00859620; 1 drivers
v00815080_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00814F78_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00815130_0 .net *"_s6", 0 0, L_00859A98; 1 drivers
v00815188_0 .alias "in1", 31 0, v00859938_0;
v008151E0_0 .alias "in2", 31 0, v00859678_0;
v00821050_0 .alias "out", 31 0, v00859048_0;
v00820B28_0 .net "sl", 0 0, L_00859FC0; 1 drivers
L_00859620 .concat [ 1 1 0 0], L_00859FC0, C4<0>;
L_00859A98 .cmp/eq 2, L_00859620, C4<00>;
L_00859D00 .functor MUXZ 32, L_008592B0, L_008130B0, L_00859A98, C4<>;
S_00819DD0 .scope module, "aluControl" "ALUControl" 2 58, 10 1, S_00819D48;
 .timescale 0 0;
v00814D68_0 .var "aluctrl", 3 0;
v00815290_0 .net "aluop", 1 0, L_00859BA0; 1 drivers
v00814E70_0 .alias "clk", 0 0, v00821680_0;
v00814EC8_0 .net "func", 5 0, L_00859B48; 1 drivers
S_008194C8 .scope module, "alu" "ALU" 2 59, 11 1, S_00819D48;
 .timescale 0 0;
v00814FD0_0 .alias "clk", 0 0, v00821680_0;
v008153F0_0 .alias "ctrl", 3 0, v00821310_0;
v00814E18_0 .alias "in1", 31 0, v00859888_0;
v00815340_0 .alias "in2", 31 0, v00859048_0;
v008150D8_0 .alias "out", 31 0, v008212B8_0;
v00815448_0 .var "result", 31 0;
E_008168B0 .event posedge, v00814FD0_0;
    .scope S_008197F8;
T_0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v008216D8_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_008197F8;
T_1 ;
    %wait E_008168B0;
    %load/v 8, v00821730_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008213C0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_00819770;
T_2 ;
    %vpi_call 4 11 "$readmemh", "memData.data", v00821628;
    %set/v v008215D0_0, 0, 32;
T_2.0 ;
    %load/v 8, v008215D0_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call 4 13 "$display", &A<v00821628, v008215D0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v008215D0_0, 32;
    %set/v v008215D0_0, 8, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00819330;
T_3 ;
    %wait E_008168B0;
    %load/v 8, v00821368_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_3.3, 6;
    %ix/load 0, 9, 0;
    %assign/v0 v00821520_0, 0, 0;
    %jmp T_3.5;
T_3.0 ;
    %movi 8, 290, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00821520_0, 0, 8;
    %jmp T_3.5;
T_3.1 ;
    %movi 8, 240, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00821520_0, 0, 8;
    %jmp T_3.5;
T_3.2 ;
    %movi 8, 136, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00821520_0, 0, 8;
    %jmp T_3.5;
T_3.3 ;
    %movi 8, 5, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00821520_0, 0, 8;
    %jmp T_3.5;
T_3.5 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00819550;
T_4 ;
    %vpi_call 7 15 "$readmemh", "regHeapData.data", v00821158;
    %end;
    .thread T_4;
    .scope S_00819550;
T_5 ;
    %wait E_008168B0;
    %load/v 8, v00820BD8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v00820D38_0, 32;
    %ix/getv 3, v008207B8_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00821158, 0, 8;
t_0 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00819DD0;
T_6 ;
    %wait E_008168B0;
    %load/v 8, v00815290_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00815290_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_6.2, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00815290_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_6.4, 4;
    %load/v 8, v00814EC8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 0;
    %jmp T_6.12;
T_6.6 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 8;
    %jmp T_6.12;
T_6.7 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 8;
    %jmp T_6.12;
T_6.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 0;
    %jmp T_6.12;
T_6.9 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 8;
    %jmp T_6.12;
T_6.10 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 8;
    %jmp T_6.12;
T_6.12 ;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00814D68_0, 0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_008194C8;
T_7 ;
    %set/v v00815448_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_008194C8;
T_8 ;
    %wait E_008168B0;
    %load/v 8, v008153F0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_8.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v00815448_0, 0, 0;
    %jmp T_8.7;
T_8.0 ;
    %load/v 8, v00814E18_0, 32;
    %load/v 40, v00815340_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00815448_0, 0, 8;
    %jmp T_8.7;
T_8.1 ;
    %load/v 40, v00814E18_0, 32;
    %cmpi/u 40, 0, 32;
    %inv 4, 1;
    %mov 40, 4, 1;
    %load/v 41, v00815340_0, 32;
    %cmpi/u 41, 0, 32;
    %inv 4, 1;
    %or 40, 4, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v00815448_0, 0, 8;
    %jmp T_8.7;
T_8.2 ;
    %load/v 8, v00814E18_0, 32;
    %load/v 40, v00815340_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00815448_0, 0, 8;
    %jmp T_8.7;
T_8.3 ;
    %load/v 8, v00814E18_0, 32;
    %load/v 40, v00815340_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00815448_0, 0, 8;
    %jmp T_8.7;
T_8.4 ;
    %load/v 8, v00814E18_0, 32;
    %load/v 40, v00815340_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_8.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.10, 8;
T_8.8 ; End of true expr.
    %jmp/0  T_8.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.10;
T_8.9 ;
    %mov 9, 0, 32; Return false value
T_8.10 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00815448_0, 0, 9;
    %jmp T_8.7;
T_8.5 ;
    %load/v 40, v00814E18_0, 32;
    %cmpi/u 40, 0, 32;
    %inv 4, 1;
    %mov 40, 4, 1;
    %load/v 41, v00815340_0, 32;
    %cmpi/u 41, 0, 32;
    %inv 4, 1;
    %or 40, 4, 1;
    %inv 40, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v00815448_0, 0, 8;
    %jmp T_8.7;
T_8.7 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00819D48;
T_9 ;
    %set/v v00859830_0, 0, 1;
    %set/v v00859200_0, 0, 1;
    %movi 8, 6, 32;
    %set/v v00859360_0, 8, 32;
    %set/v v00859150_0, 0, 32;
    %vpi_call 2 38 "$dumpfile", "test1.vcd";
    %vpi_call 2 39 "$dumpvars";
    %delay 10, 0;
    %set/v v00859150_0, 0, 32;
    %delay 10, 0;
    %movi 8, 1, 32;
    %set/v v00859150_0, 8, 32;
    %delay 10, 0;
    %movi 8, 2, 32;
    %set/v v00859150_0, 8, 32;
    %delay 10, 0;
    %movi 8, 3, 32;
    %set/v v00859150_0, 8, 32;
    %delay 10, 0;
    %movi 8, 5, 32;
    %set/v v00859150_0, 8, 32;
    %delay 10, 0;
    %vpi_call 2 45 "$finish";
    %end;
    .thread T_9;
    .scope S_00819D48;
T_10 ;
    %delay 1, 0;
    %load/v 8, v00859830_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00859830_0, 0, 8;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "G:\cpu\testBench.v";
    "./PC.v";
    "./IM.v";
    "./controlUnit.v";
    "./muxtwo_4.v";
    "./RegHeap.v";
    "./signExt.v";
    "./muxtwo_32.v";
    "./ALUControl.v";
    "./ALU.v";
