#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jan  3 21:44:17 2022
# Process ID: 9424
# Current directory: D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34048 D:\vivadowork\yingzong\--1-3\--1-3\lab_4\lab_4\lab_4.xpr
# Log file: D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/vivado.log
# Journal file: D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4\vivado.jou
# Running On: LAPTOP-45BG05BI, OS: Windows, CPU Frequency: 2894 MHz, CPU Physical cores: 16, Host memory: 17042 MB
#-----------------------------------------------------------
start_gui
open_project D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects [get_files D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
set_property -dict [list CONFIG.Coe_File {D:/vivadowork/yingzong/--1-3/--1-3/lab_4/rtl/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe}] [get_ips inst_mem]
generate_target all [get_files  D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs inst_mem_synth_1 -jobs 8
wait_on_run inst_mem_synth_1
export_simulation -of_objects [get_files D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/vivadowork/yingzong/--1-3/--1-3/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/dut/cpu/alu/hilo}} 
restart
run all
close_sim
