
---------- Begin Simulation Statistics ----------
final_tick                                13780729000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95205                       # Simulator instruction rate (inst/s)
host_mem_usage                                 998316                       # Number of bytes of host memory used
host_op_rate                                   163312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   105.04                       # Real time elapsed on the host
host_tick_rate                              131199051                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17153812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013781                       # Number of seconds simulated
sim_ticks                                 13780729000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                   154                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       150862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        302016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           62                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       113239                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1932837                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1056949                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1334555                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       277606                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2227671                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          131558                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        73045                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8894520                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7263026                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       113963                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1513822                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1230770                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4499736                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17153791                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     25122858                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.682796                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.905402                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     20636739     82.14%     82.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1498140      5.96%     88.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       542390      2.16%     90.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       734884      2.93%     93.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       170041      0.68%     93.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       123922      0.49%     94.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        81519      0.32%     94.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       104453      0.42%     95.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1230770      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     25122858                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             617512                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        77091                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17055072                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2693142                       # Number of loads committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        45637      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12485084     72.78%     73.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       122449      0.71%     73.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        23184      0.14%     73.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         6253      0.04%     73.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          352      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           36      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           44      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        22287      0.13%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        12150      0.07%     74.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            1      0.00%     74.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        30280      0.18%     74.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         2027      0.01%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           29      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2676228     15.60%     89.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1185797      6.91%     96.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        16914      0.10%     96.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       525039      3.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17153791                       # Class of committed instruction
system.switch_cpus.commit.refs                4403978                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17153791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.756143                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.756143                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      17467285                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       22896855                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4833808                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2953734                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         116635                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        434781                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3177540                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5901                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1908882                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 37470                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2227671                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1275057                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              20248091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         48066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          487                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13530057                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          909                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         4957                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          233270                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.080826                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5435159                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1188507                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.490905                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     25806245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.927391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.405484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         21892268     84.83%     84.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           379274      1.47%     86.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           203631      0.79%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           208366      0.81%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           329780      1.28%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           190208      0.74%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           205015      0.79%     90.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           161037      0.62%     91.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2236666      8.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     25806245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            701369                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            95192                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1755192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       142844                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1730626                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.731740                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5110933                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1908870                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1377396                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3397685                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         5592                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6557                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2025059                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     21681622                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3202063                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       209301                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20167817                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          14366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5892172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         116635                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5915245                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         8077                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       249558                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          432                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          481                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       704539                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       314215                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          432                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       126321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23883202                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19997018                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.623161                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14883087                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.725543                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20070733                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32385208                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16483900                       # number of integer regfile writes
system.switch_cpus.ipc                       0.362826                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.362826                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        74568      0.37%      0.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      14846969     72.86%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       161992      0.79%     74.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         24865      0.12%     74.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         9036      0.04%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          548      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           70      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           51      0.00%     74.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        23531      0.12%     74.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        12907      0.06%     74.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            1      0.00%     74.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        33458      0.16%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         2462      0.01%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           37      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3229001     15.85%     90.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1372908      6.74%     97.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        25881      0.13%     97.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       558834      2.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20377119                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          671574                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1340926                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       635502                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       788518                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              315153                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015466                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          256665     81.44%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          36599     11.61%     93.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19661      6.24%     99.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          127      0.04%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2100      0.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       19946130                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     65585726                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19361516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     25421285                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           21666246                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20377119                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        15376                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4527807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        51017                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        14964                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5270044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     25806245                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.789620                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.791966                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     19904737     77.13%     77.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1588187      6.15%     83.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       934752      3.62%     86.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       800357      3.10%     90.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       684015      2.65%     92.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       585951      2.27%     94.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       653967      2.53%     97.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       305492      1.18%     98.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       348787      1.35%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     25806245                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.739334                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1275851                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                  1042                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        66290                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        71681                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3397685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2025059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8773807                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            199                       # number of misc regfile writes
system.switch_cpus.numCycles                 27561437                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8710632                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20573890                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         247856                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5025127                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         277798                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         95146                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      57416443                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       22439532                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     26679289                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3168267                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        8154086                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         116635                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8768613                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6105376                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       771008                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     36468202                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        16970                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          564                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2069653                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          522                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             45515065                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            43997895                       # The number of ROB writes
system.switch_cpus.timesIdled                   66654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       411682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       823496                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18347                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              55755                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       105355                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45507                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95399                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55755                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       453169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       453169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 453169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16416512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     16416512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16416512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            151154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  151154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              151154                       # Request fanout histogram
system.membus.reqLayer2.occupancy           746955500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          804027750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  13780729000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            296473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       256555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       182302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          138576                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182368                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       114106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       547036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       688271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1235307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     23338752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24361216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47699968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          165752                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6742784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           577565                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176255                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 559084     96.80%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18463      3.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             577565                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          745248500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         344300728                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         273835922                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       164861                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        95794                       # number of demand (read+write) hits
system.l2.demand_hits::total                   260655                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       164861                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        95794                       # number of overall hits
system.l2.overall_hits::total                  260655                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        17504                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       133650                       # number of demand (read+write) misses
system.l2.demand_misses::total                 151157                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        17504                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       133650                       # number of overall misses
system.l2.overall_misses::total                151157                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   1497323500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10890277000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12387600500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   1497323500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10890277000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12387600500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       182365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       229444                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               411812                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       182365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       229444                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              411812                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.095983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.582495                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367053                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.095983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.582495                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367053                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85541.790448                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81483.554059                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81951.881157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85541.790448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81483.554059                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81951.881157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              105355                       # number of writebacks
system.l2.writebacks::total                    105355                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        17503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       133648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            151151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        17503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       133648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           151151                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   1322197000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9553686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10875883000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   1322197000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9553686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10875883000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.095978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.582486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.095978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.582486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367039                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75541.164372                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71483.942895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71953.761470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75541.164372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71483.942895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71953.761470                       # average overall mshr miss latency
system.l2.replacements                         165751                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       151200                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           151200                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       151200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       151200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       182283                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           182283                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       182283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       182283                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3454                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3454                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        19940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19940                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        95398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95399                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7641123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7641123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       115338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            115339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.827117                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80097.313361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80096.473758                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        95398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6687153500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6687153500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.827117                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.827110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70097.418185                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70097.418185                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       164861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             164861                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        17504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   1497323500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1497323500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       182365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.095983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.095993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85541.790448                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85532.017594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        17503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   1322197000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1322197000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.095978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.095977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75541.164372                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75541.164372                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        75854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             75854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        38252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3249153500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3249153500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       114106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        114106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.335232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.335232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84940.748196                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84940.748196                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        38250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2866532500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2866532500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.335215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.335215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74942.026144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74942.026144                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.904426                       # Cycle average of tags in use
system.l2.tags.total_refs                      809137                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    165751                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.881642                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.906802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.047755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   212.946878                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.086124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.831824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999627                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6753663                       # Number of tag accesses
system.l2.tags.data_accesses                  6753663                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1120192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      8553472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9673856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1120192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1120320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6742720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6742720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        17503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       133648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              151154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       105355                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             105355                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              9288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     81286846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    620683565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             701984343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         9288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     81286846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81296135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      489286162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            489286162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      489286162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             9288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     81286846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    620683565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1191270505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     17503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    131455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000551540500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              396748                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98134                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      151151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105355                       # Number of write requests accepted
system.mem_ctrls.readBursts                    151151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105355                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   954                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6343                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1903171500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4696134000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12776.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31526.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   116655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   93332                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                151151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105355                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    374.082282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.032656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.472470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14016     32.34%     32.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10695     24.68%     57.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3852      8.89%     65.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2191      5.06%     70.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1426      3.29%     74.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          840      1.94%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          531      1.23%     77.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          609      1.41%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9179     21.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43339                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.341796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.215024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.129290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           6274     98.32%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           60      0.94%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.28%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.17%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            8      0.13%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.357938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.338219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.832761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5260     82.43%     82.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              217      3.40%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              691     10.83%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.77%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.42%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6381                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9533312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  140352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6680320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9673664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6742720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       691.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       484.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    701.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    489.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13780640500                       # Total gap between requests
system.mem_ctrls.avgGap                      53724.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1120192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8413120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6680320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 81286846.290932789445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 610498907.568677902222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 484758099.517086505890                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        17503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       133648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105355                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    600145250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4095988750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 336393563750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34288.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30647.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3192953.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            153124440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             81361005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           546759780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          277270740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1087298160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4980852090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1097394240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8224060455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        596.779782                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2792361500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    459940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10528417000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            156401700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             83110500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           516800340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          267592860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1087298160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4930304490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1139960640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8181468690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.689107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2900083250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    459940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10420695250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1084808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1084816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1084808                       # number of overall hits
system.cpu.icache.overall_hits::total         1084816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       190245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         190247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       190245                       # number of overall misses
system.cpu.icache.overall_misses::total        190247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3931540992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3931540992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3931540992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3931540992                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1275053                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1275063                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1275053                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1275063                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.149206                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.149206                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.149206                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.149206                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 20665.673169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20665.455918                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 20665.673169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20665.455918                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5609                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               258                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.740310                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       182302                       # number of writebacks
system.cpu.icache.writebacks::total            182302                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         7879                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7879                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         7879                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7879                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       182366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       182366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       182366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       182366                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3537715492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3537715492                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3537715492                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3537715492                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.143026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.143025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.143026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.143025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 19398.986061                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19398.986061                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 19398.986061                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19398.986061                       # average overall mshr miss latency
system.cpu.icache.replacements                 182302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1084808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1084816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       190245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        190247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3931540992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3931540992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1275053                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1275063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.149206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.149206                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 20665.673169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20665.455918                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         7879                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7879                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       182366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       182366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3537715492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3537715492                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.143026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.143025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 19398.986061                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19398.986061                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.984452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1256445                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            182303                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.892070                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.983869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2732493                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2732493                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4275596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4275602                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4275682                       # number of overall hits
system.cpu.dcache.overall_hits::total         4275688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       352536                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         352537                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       356790                       # number of overall misses
system.cpu.dcache.overall_misses::total        356791                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  18689656860                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18689656860                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  18689656860                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18689656860                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4628132                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4628139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4632472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4632479                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.076172                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.077019                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077019                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 53014.888862                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53014.738481                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52382.793408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52382.646591                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       282623                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3384                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10108                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              33                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.960328                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.545455                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       151200                       # number of writebacks
system.cpu.dcache.writebacks::total            151200                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       127345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       127345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       127345                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       127345                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       225191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       225191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       229445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       229445                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11953093371                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11953093371                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  12339631371                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12339631371                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.048657                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048657                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.049530                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049530                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53079.800574                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53079.800574                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53780.345490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53780.345490                       # average overall mshr miss latency
system.cpu.dcache.replacements                 229380                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2680559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2680559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       236755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        236755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10490735500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10490735500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2917314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2917314                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.081155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44310.512978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44310.512978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       126831                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       126831                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       109924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       109924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3880401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3880401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.037680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35300.762345                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35300.762345                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1595037                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1595043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       115781                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       115782                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8198921360                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8198921360                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1710818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1710825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.067676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.067676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70814.048592                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70813.436976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       115267                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       115267                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8072692371                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8072692371                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.067375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.067375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70034.722609                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70034.722609                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           86                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            86                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4254                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4254                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         4340                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4340                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.980184                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.980184                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         4254                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4254                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    386538000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    386538000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.980184                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.980184                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90864.598025                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90864.598025                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.987616                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4501244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            229380                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.623524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.987065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9494402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9494402                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13780729000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  13780718500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14950868000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1013584                       # Simulator instruction rate (inst/s)
host_mem_usage                                1004460                       # Number of bytes of host memory used
host_op_rate                                  1749724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.85                       # Real time elapsed on the host
host_tick_rate                              107804145                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000014                       # Number of instructions simulated
sim_ops                                      18990405                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001170                       # Number of seconds simulated
sim_ticks                                  1170139000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15185                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       231743                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       115439                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       153563                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        38124                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          273438                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18475                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        10493                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1013511                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           711119                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15211                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             187500                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        108973                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            9                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       557830                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1836593                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1994997                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.920599                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.114596                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1516831     76.03%     76.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       135397      6.79%     82.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        62547      3.14%     85.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        89809      4.50%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        29559      1.48%     91.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        16414      0.82%     92.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        13684      0.69%     93.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        21783      1.09%     94.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       108973      5.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1994997                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              14847                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        11300                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1818828                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                264149                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         9179      0.50%      0.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1360616     74.08%     74.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        19847      1.08%     75.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     75.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          981      0.05%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         3641      0.20%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd         1984      0.11%     76.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         4949      0.27%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv          327      0.02%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       261511     14.24%     90.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       170920      9.31%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2638      0.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1836593                       # Class of committed instruction
system.switch_cpus.commit.refs                 435069                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1836593                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.340271                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.340271                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        892537                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2556993                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           794489                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            348396                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          15427                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         29527                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              325735                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1311                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              192872                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2000                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              273438                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            169719                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1203740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6930                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                1424934                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          274                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          166                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           30854                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.116840                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       860708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       133914                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.608874                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      2080376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.283937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.750410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1663490     79.96%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            19704      0.95%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            16425      0.79%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            28393      1.36%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            28665      1.38%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            28716      1.38%     85.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            21049      1.01%     86.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            42667      2.05%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           231267     11.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2080376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23615                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            15621                       # number of floating regfile writes
system.switch_cpus.idleCycles                  259902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        19697                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           216232                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.946466                       # Inst execution rate
system.switch_cpus.iew.exec_refs               521512                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             192871                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           81943                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        350698                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          728                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          780                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       208834                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2397341                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        328641                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        27402                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       2214993                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        222945                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          15427                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        224256                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         2771                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        36546                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        86547                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        37922                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        17292                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2405                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2361169                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               2197115                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.655080                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1546755                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.938826                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                2203630                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          3438860                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1796741                       # number of integer regfile writes
system.switch_cpus.ipc                       0.427301                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.427301                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        12635      0.56%      0.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1658517     73.96%     74.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        26129      1.17%     75.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     75.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1474      0.07%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           42      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         3894      0.17%     75.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd         2130      0.09%     76.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         5615      0.25%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv          414      0.02%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       331304     14.77%     91.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       196137      8.75%     99.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         4108      0.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2242399                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           18091                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        36178                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        17739                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        31759                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               52378                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023358                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           43073     82.23%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           8266     15.78%     98.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1035      1.98%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            4      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2264051                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6595035                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2179376                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2926368                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2395204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           2242399                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       560744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        13665                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       568539                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2080376                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.077882                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.988733                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1439937     69.22%     69.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       148823      7.15%     76.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       110098      5.29%     81.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        85462      4.11%     85.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        84954      4.08%     89.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        71681      3.45%     93.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        80681      3.88%     97.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        35233      1.69%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        23507      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2080376                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.958176                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              169747                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    28                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        11474                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         9313                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       350698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       208834                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          966282                       # number of misc regfile reads
system.switch_cpus.numCycles                  2340278                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          391183                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2104006                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           4132                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           809322                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          35112                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         13329                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       6209501                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2497487                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2858242                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            359496                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         456014                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          15427                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        504705                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           754210                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        34310                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      3916306                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          243                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            9                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            137009                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              4278133                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4875222                       # The number of ROB writes
system.switch_cpus.timesIdled                   10704                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        55357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2915                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       110713                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2915                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              11858                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8479                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7987                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4595                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4596                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11858                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        49373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        49373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1595712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1595712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1595712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16453                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16453                       # Request fanout histogram
system.membus.reqLayer2.occupancy            69905000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87024500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1170139000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1170139000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1170139000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1170139000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             47969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        30022                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30021                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17948                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        90065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        76005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                166070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3842816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2600384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6443200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18889                       # Total snoops (count)
system.tol2bus.snoopTraffic                    542656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            74245                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039262                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  71330     96.07%     96.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2915      3.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74245                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          100674500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38030444                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          45054956                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1170139000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        27508                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        11395                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38903                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        27508                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        11395                       # number of overall hits
system.l2.overall_hits::total                   38903                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2513                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        13940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16453                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2513                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        13940                       # number of overall misses
system.l2.overall_misses::total                 16453                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    220067500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1202884000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1422951500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    220067500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1202884000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1422951500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        30021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                55356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        30021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               55356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.083708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.550227                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.297222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.083708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.550227                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.297222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87571.627537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86290.100430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86485.838449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87571.627537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86290.100430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86485.838449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8479                       # number of writebacks
system.l2.writebacks::total                      8479                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        13940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16453                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        13940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16453                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    194937500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1063474000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1258411500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    194937500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1063474000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1258411500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.083708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.550227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.297222                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.083708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.550227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.297222                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77571.627537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76289.383070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76485.230657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77571.627537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76289.383070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76485.230657                       # average overall mshr miss latency
system.l2.replacements                          18889                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        15296                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15296                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        15296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        30022                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            30022                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        30022                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        30022                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          492                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           492                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2792                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4595                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    382074000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     382074000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.622039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.622039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83149.945593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83149.945593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    336114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    336114000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.622039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.622039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73147.769314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73147.769314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        27508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    220067500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    220067500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        30021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.083708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.083708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87571.627537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87571.627537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    194937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.083708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.083708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77571.627537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77571.627537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         8603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         9345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    820810000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    820810000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        17948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.520671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.520671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87834.135902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87834.135902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         9345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9345                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    727360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    727360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.520671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.520671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77834.135902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77834.135902                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1170139000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      121084                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.324576                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.550699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    38.864098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   175.585203                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.162307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.151813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.685880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    904593                       # Number of tag accesses
system.l2.tags.data_accesses                   904593                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1170139000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst       160832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       892160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1052992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       160832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        160832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       542656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          542656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        13940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8479                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8479                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    137446919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    762439334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             899886253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    137446919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137446919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      463753452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            463753452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      463753452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    137446919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    762439334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1363639704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     13522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000129324750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          497                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          497                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7783                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16453                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8479                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16453                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    418                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   217                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              525                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    282757750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   80175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               583414000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17633.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36383.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6966                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16453                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.000710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.386171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.933454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2170     38.51%     38.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1663     29.51%     68.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          561      9.96%     77.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          255      4.53%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          128      2.27%     84.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           75      1.33%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      0.89%     86.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      0.85%     87.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          685     12.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5635                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.287726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.169710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.785510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             9      1.81%      1.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            13      2.62%      4.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            26      5.23%      9.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            92     18.51%     28.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            83     16.70%     44.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           129     25.96%     70.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            61     12.27%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            48      9.66%     92.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            18      3.62%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      1.01%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.60%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.40%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             2      0.40%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           497                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.633803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.603294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              350     70.42%     70.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      2.82%     73.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              102     20.52%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      5.43%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           497                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1026240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  529088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1052992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               542656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       877.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       452.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    899.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    463.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1170082000                       # Total gap between requests
system.mem_ctrls.avgGap                      46930.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       160832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       865408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       529088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 137446918.699402391911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 739577092.977842807770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 452158247.866279184818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        13940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8479                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     91211500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    492202500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28486553000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36295.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35308.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3359659.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18399780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9798690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            55299300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           19298340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92810640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        498050610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         29922240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          723579600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.370638                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     72327750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     39260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1058551250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             21805560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             11586135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            59190600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23855400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92810640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        506508270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         22800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          738556605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.169976                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     53452000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     39260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1077427000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1170139000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1223571                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1223579                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1223571                       # number of overall hits
system.cpu.icache.overall_hits::total         1223579                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       221199                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         221201                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       221199                       # number of overall misses
system.cpu.icache.overall_misses::total        221201                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   4544508491                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4544508491                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   4544508491                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4544508491                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1444770                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1444780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1444770                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1444780                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.153103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.153104                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.153103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.153104                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 20544.887142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20544.701385                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 20544.887142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20544.701385                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6538                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               307                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.296417                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       212324                       # number of writebacks
system.cpu.icache.writebacks::total            212324                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         8811                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8811                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         8811                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8811                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       212388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       212388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       212388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       212388                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   4097623491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4097623491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   4097623491                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4097623491                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.147005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.147004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.147005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.147004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 19293.102675                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19293.102675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 19293.102675                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19293.102675                       # average overall mshr miss latency
system.cpu.icache.replacements                 212324                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1223571                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1223579                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       221199                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        221201                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   4544508491                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4544508491                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1444770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1444780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.153103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.153104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 20544.887142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20544.701385                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         8811                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8811                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       212388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       212388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   4097623491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4097623491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.147005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.147004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 19293.102675                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19293.102675                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.985669                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1435968                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            212389                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.761028                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000537                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.985132                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3101949                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3101949                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4698830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4698836                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4699121                       # number of overall hits
system.cpu.dcache.overall_hits::total         4699127                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       381953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         381954                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       392140                       # number of overall misses
system.cpu.dcache.overall_misses::total        392141                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  19965697358                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19965697358                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  19965697358                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19965697358                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5080783                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5080790                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5091261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5091268                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.075176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.075176                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.077022                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077022                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52272.654903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52272.518047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50914.717596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50914.587758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       475450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3454                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13111                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              34                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.263443                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   101.588235                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166496                       # number of writebacks
system.cpu.dcache.writebacks::total            166496                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       137357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       137357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       137357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       137357                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       244596                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       244596                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       254780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       254780                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12792944369                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12792944369                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13717512369                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13717512369                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.048141                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048141                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.050043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050043                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52302.344965                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52302.344965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53840.616881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53840.616881                       # average overall mshr miss latency
system.cpu.dcache.replacements                 254715                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2940329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2940329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       258696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        258696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11326308500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11326308500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3199025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3199025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.080867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.080867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 43782.310125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43782.310125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       136743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       136743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       121953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       121953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4288941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4288941000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.038122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35168.802735                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35168.802735                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1758501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1758507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8639388858                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8639388858                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1881758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1881765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.065501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.065501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70092.480411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70091.911746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       122643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       122643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8504003369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8504003369                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.065175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69339.492421                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69339.492421                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          291                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           291                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        10187                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        10187                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        10478                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        10478                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.972228                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.972228                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        10184                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10184                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    924568000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    924568000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.971941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.971941                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90786.331500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90786.331500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.988585                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4953907                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            254779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.443938                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000508                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.988077                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10437315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10437315                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14950868000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  14950857500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
