# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.runs/synth_1/croc_xilinx.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

OPTRACE "synth_1" START { ROLLUP_AUTO }
set_param power.BramSDPPropagationFix 1
set_param xicom.use_bs_reader 1
set_param general.usePosixSpawnForFork 1
set_param physdb.placeDBImplUsesPlaceStorage 0
set_param power.enableUnconnectedCarry8PinPower 1
set_param power.enableCarry8RouteBelPower 1
set_param power.enableLutRouteBelPower 1
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xcau15p-ffvb676-1-i

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.cache/wt [current_project]
set_property parent.project_path /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
set_property include_dirs {
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb/include
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/include
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/include
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/obi/include
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/register_interface/include
} [current_fileset]
set_property verilog_define {TARGET_FPGA TARGET_AUP15 TARGET_RTL TARGET_SYNTHESIS TARGET_VIVADO TARGET_XILINX COMMON_CELLS_ASSERTS_OFF} [current_fileset]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_mem /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/sw/bin/helloworld.mem
read_verilog -library xil_defaultlib -sv {
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/cf_math_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode_dync.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb/apb_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/apb_uart.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_4phase.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_reset_ctrlr_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_reset_ctrlr.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/obi/obi_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/croc_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/core_wrap.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/croc_domain.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/user_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/croc_soc.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_controller.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_core.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_counter.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_ex_block.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_fetch_fifo.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_if_stage.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_multdiv_fast.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_multdiv_slow.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pmp.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_prefetch_buffer.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_register_file_ff.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_wb.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/debug_rom/debug_rom.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/debug_rom/debug_rom_one_scratch.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/delta_counter.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_csrs.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_mem.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_obi_top.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_sba.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_top.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_cdc.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag_tap.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/fifo_v3.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/gpio/gpio.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_top.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/lzc.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/obi/obi_demux.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/obi/obi_err_sbr.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/obi/obi_intf.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/obi/obi_mux.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/obi/obi_sram_shim.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/obi/obi_xbar.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/register_interface/periph_to_reg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/register_interface/reg_intf.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/register_interface/reg_to_apb.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/reg_uart_wrap.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/rr_arb_tree.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/rstgen.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/rstgen_bypass.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_clock_div.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_counter.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_edge_detect.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_fifo.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_input_filter.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_input_sync.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_mv_filter.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_top.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/spill_register.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/spill_register_flushable.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/common_cells/sync.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/sysmon_monitor.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/fpga/tc_clk_xilinx.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/tc_sram_impl.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/fpga/tc_sram_xilinx.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/timer_unit/timer_unit.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/timer_unit/timer_unit_counter.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/timer_unit/timer_unit_counter_presc.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/uart_arbiter.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_baudgen.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_interrupt.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_receiver.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/uart_router.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_transmitter.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/rtl/user_domain.sv
  /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/croc-main/xilinx/hw/croc_xilinx_aging.sv
}
read_ip -quiet /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.srcs/sources_1/ip/clk_wiz/clk_wiz.xci
set_property used_in_implementation false [get_files -all /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.gen/sources_1/ip/clk_wiz/clk_wiz_board.xdc]
set_property used_in_implementation false [get_files -all /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.gen/sources_1/ip/clk_wiz/clk_wiz.xdc]
set_property used_in_implementation false [get_files -all /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.gen/sources_1/ip/clk_wiz/clk_wiz_ooc.xdc]

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/constraints/fpga_aging_constraints.xdc
set_property used_in_implementation false [get_files /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/sources/constraints/fpga_aging_constraints.xdc]

set_param ips.enableIPCacheLiteLoad 1

read_checkpoint -auto_incremental -incremental /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/fpga-aging-project/fpga_aging_build/fpga_aging_build.srcs/utils_1/imports/synth_1/croc_xilinx.dcp
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top croc_xilinx -part xcau15p-ffvb676-1-i
OPTRACE "synth_design" END { }
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}


OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef croc_xilinx.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
generate_parallel_reports -reports { "report_utilization -file croc_xilinx_utilization_synth.rpt -pb croc_xilinx_utilization_synth.pb"  } 
OPTRACE "synth reports" END { }
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "synth_1" END { }
