// Seed: 948044406
module module_0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri1 id_5
);
  assign id_4 = 1 + 1;
  wire id_7;
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wor id_6,
    output uwire id_7
);
  assign id_6 = 1;
  wire id_9;
  wire id_10;
  module_0();
  tri1 id_11 = 1;
endmodule
