#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018f4646bd20 .scope module, "ALUTestBench" "ALUTestBench" 2 1;
 .timescale 0 0;
P_0000018f463458d0 .param/l "Add" 0 2 12, C4<00>;
P_0000018f46345908 .param/l "Div" 0 2 15, C4<11>;
P_0000018f46345940 .param/l "Mul" 0 2 14, C4<10>;
P_0000018f46345978 .param/l "Sub" 0 2 13, C4<01>;
v0000018f46322720_0 .var "A", 3 0;
v0000018f463227c0_0 .var "B", 3 0;
v0000018f46322860_0 .net "C", 3 0, v0000018f46354680_0;  1 drivers
v0000018f46322900_0 .var "Fault_Counter", 15 0;
v0000018f463229a0_0 .var "Fault_Indicator", 0 0;
v0000018f46322a40_0 .var "Op", 1 0;
v0000018f46322ae0_0 .var "clk", 0 0;
E_0000018f4646b930 .event negedge, v0000018f46322ae0_0;
E_0000018f4646b970 .event posedge, v0000018f46322ae0_0;
S_0000018f463459c0 .scope module, "CUT" "ALU" 2 18, 3 1 0, S_0000018f4646bd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "C";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "OP";
P_0000018f46345b50 .param/l "Add" 0 3 7, C4<00>;
P_0000018f46345b88 .param/l "Div" 0 3 10, C4<11>;
P_0000018f46345bc0 .param/l "Mul" 0 3 9, C4<10>;
P_0000018f46345bf8 .param/l "Sub" 0 3 8, C4<01>;
v0000018f46345c40_0 .net "A", 3 0, v0000018f46322720_0;  1 drivers
v0000018f4646d190_0 .net "B", 3 0, v0000018f463227c0_0;  1 drivers
v0000018f46354680_0 .var "C", 3 0;
v0000018f46354720_0 .net "OP", 1 0, v0000018f46322a40_0;  1 drivers
v0000018f463547c0_0 .var "Temp", 7 0;
E_0000018f4646b7f0 .event anyedge, v0000018f4646d190_0, v0000018f46345c40_0, v0000018f46354720_0;
    .scope S_0000018f463459c0;
T_0 ;
    %wait E_0000018f4646b7f0;
    %load/vec4 v0000018f46354720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000018f46345c40_0;
    %load/vec4 v0000018f4646d190_0;
    %add;
    %assign/vec4 v0000018f46354680_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000018f46345c40_0;
    %load/vec4 v0000018f4646d190_0;
    %sub;
    %assign/vec4 v0000018f46354680_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0000018f46345c40_0;
    %pad/u 8;
    %load/vec4 v0000018f4646d190_0;
    %pad/u 8;
    %mul;
    %assign/vec4 v0000018f463547c0_0, 0;
    %load/vec4 v0000018f463547c0_0;
    %pad/u 4;
    %assign/vec4 v0000018f46354680_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000018f46345c40_0;
    %load/vec4 v0000018f4646d190_0;
    %div;
    %assign/vec4 v0000018f46354680_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018f4646bd20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f46322ae0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000018f4646bd20;
T_2 ;
    %vpi_call 2 23 "$dumpfile", "The_output.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, v0000018f46322720_0 {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, v0000018f463227c0_0 {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, v0000018f46322a40_0 {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, v0000018f46322860_0 {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, v0000018f463229a0_0 {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, v0000018f46322900_0 {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, v0000018f46322ae0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000018f4646bd20;
T_3 ;
    %pushi/vec4 30, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0000018f46322ae0_0;
    %inv;
    %store/vec4 v0000018f46322ae0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000018f4646bd20;
T_4 ;
    %wait E_0000018f4646b970;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018f46322720_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018f463227c0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018f46322a40_0, 0, 2;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018f4646bd20;
T_5 ;
    %wait E_0000018f4646b930;
    %load/vec4 v0000018f46322860_0;
    %load/vec4 v0000018f46322720_0;
    %load/vec4 v0000018f463227c0_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000018f46322720_0;
    %load/vec4 v0000018f463227c0_0;
    %add;
    %vpi_call 2 45 "$display", "Test Passed - Expected Result -> %d", S<0,vec4,u4> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f463229a0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018f46322720_0;
    %load/vec4 v0000018f463227c0_0;
    %add;
    %vpi_call 2 49 "$display", "Test Failed Expected Result -> %d", S<0,vec4,u4> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f463229a0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\\ALUTestBench.v";
    ".\\ALU.v";
