#ifndef AUTO_HW_CFG_H
#define AUTO_HW_CFG_H

//map1602_blk_addr.h
#define ROMC_MEM_BASE                   (0xFFFE0000)
#define FWACC_REG_BASE                  (0x06900000)
#define HC_REG_BASE                     (0x06700000)
#define FC_REG_BASE                     (0x06600000)
#define BDM_REG_BASE                    (0x06500000)
#define ACC_REG_BASE                    (0x06300000)
#define CPUS_DBG_REG_BASE               (0x06200000)
#define LRF_REG_BASE                    (0x06100000)
#define APB_REG_BASE                    (0x06000000)
#define FC_RAID_MEM_BASE                (0x05300000)
#define SRIC_MEM_BASE                   (0x04000000)
#define CPUS_MEM_BASE                   (0x00000000)

//fwacc_blk_addr.h
#define DESC_BUILD_REG_BASE             (0x06900000)
#define HASH_ENGINE_REG_BASE            (0x06910000)
#define HASH_ENGINE_INST_OFFSET         (0x1000)

//hc_blk_addr.h
#define NVME_TOP_REG_BASE               (0x06700000)
#define CTRL_CFG_REG_BASE               (0x06710000)
#define NVME_FUNC_INFO_REG_BASE         (0x06711000)
#define NVME_QUEUE_INFO_REG_BASE        (0x06713000)
#define NVME_MSIX_REG_BASE              (0x06718000)
#define NVME_FUNC_STATUS_REG_BASE       (0x06720000)
#define NVME_QUEUE_STATUS_REG_BASE      (0x06722000)
#define NVME_MSIX_PBA_REG_BASE          (0x06724000)
#define SQM_REG_BASE                    (0x06730000)
#define CQM_REG_BASE                    (0x06738000)
#define PWPC_REG_BASE                   (0x06748000)
#define PRPC_REG_BASE                   (0x0674C000)
#define HW_WDMA_CTRL_SCLK_REG_BASE      (0x06750000)
#define HW_RDMA_CTRL_SCLK_REG_BASE      (0x06758000)
#define REG_HW_WDMA_CTRL_CCLK_BASE      (0x06760000)
#define HW_RDMA_CTRL_CCLK_REG_BASE      (0x06768000)
#define HC_CLKRST_REG_BASE              (0x06770000)
#define MAXIO4PHY_REG_BASE              (0x067A0000)
#define PCIE_CORE_REG_BASE              (0x067C0000)
#define PCIE_APB_CTRL_REG_BASE          (0x067E0000)
#define DPU_TOP_REG_BASE                (0x06804000)
#define FWDMA_REG_BASE                  (0x06808000)
#define NVME_FUNC_INFO_INST_OFFSET      (0x100)
#define NVME_QUEUE_INFO_INST_OFFSET     (0x100)
#define NVME_MSIX_INST_OFFSET           (0x100)
#define NVME_FUNC_STATUS_INST_OFFSET    (0x100)
#define NVME_QUEUE_STATUS_INST_OFFSET   (0x100)
#define NVME_MSIX_PBA_INST_OFFSET       (0x100)

//fc_blk_addr.h
#define FC_TOP_REG_BASE                 (0x06600000)
#define FC_LD_REG_BASE                  (0x06610000)
#define LDEC_REG_BASE                   (0x06620000)
#define FC_PD_GLOBAL_REG_BASE           (0x06640000)
#define FC_PD_CHAN_REG_BASE             (0x06641000)
#define FC_MEM_CNS_BASE                 (0x06604000)
#define FC_MEM_SCRSEED_BASE             (0x06608000)
#define FC_MEM_NIFC0_BASE               (0x06649000)
#define FC_MEM_NIFC1_BASE               (0x0664A000)
#define FC_MEM_NOPS0_BASE               (0x06650000)
#define FC_MEM_BBRMP_BASE               (0x06660000)
#define FC_MEM_RAID_BASE                (0x05300000)
#define FC_PD_CHAN_INST_OFFSET          (0x1000)

//acc_blk_addr.h
#define ACC_TOP_REG_BASE                (0x06300000)
#define ACC_TIMER_REG_BASE              (0x06301000)
#define ACC_TIMER1_REG_BASE             (0x06301800)
#define ACC_HWACC_REG_BASE              (0x06302000)
#define ACC_HWACC1_REG_BASE             (0x06302800)
#define ACC_GDMA_REG_BASE               (0x06303000)
#define SECURITY_ACC_REG_BASE           (0x06305000)
#define HMAC_REG_BASE                   (0x06305100)
#define ACC_TOP_INST_OFFSET             (0x100000)
#define ACC_TIMER_INST_OFFSET           (0x100000)
#define ACC_TIMER1_INST_OFFSET          (0x100000)
#define ACC_HWACC_INST_OFFSET           (0x100000)
#define ACC_HWACC1_INST_OFFSET          (0x100000)
#define ACC_GDMA_INST_OFFSET            (0x100000)
#define SECURITY_ACC_INST_OFFSET        (0x100000)
#define HMAC_INST_OFFSET                (0x100000)

//lrf_blk_addr.h
#define SMP_REG_BASE                    (0x06100000)
#define RWLOCK_REG_BASE                 (0x06108000)
#define MISC_REG_BASE                   (0x06110000)
#define LFF_LITE_REG_BASE               (0x06120000)
#define SMP_INST_OFFSET                 (0x4)
#define RWLOCK_INST_OFFSET              (0x8)
#define LFF_LITE_INST_OFFSET            (0x10)

//apb_blk_addr.h
#define GLB_AON_REG_BASE                (0x06000000)
#define WDT_REG_BASE                    (0x06001000)
#define TIMER_REG_BASE                  (0x06002000)
#define PMU_REG_BASE                    (0x06003000)
#define SPIC_REG_BASE                   (0x06006000)
#define UART_REG_BASE                   (0x06007000)
#define SMBC_REG_BASE                   (0x06009000)
#define TSEN_REG_BASE                   (0x0600B000)
#define SRIC_ECC_REG_BASE               (0x0600C000)
#define CLK_CTL_REG_BASE                (0x0600D000)
#define GPIO_REG_BASE                   (0x0600E000)
#define IO_REG_BASE                     (0x0600F000)
#define GLB_CORE_REG_BASE               (0x06010000)
#define PLDC_REG_BASE                   (0x06020000)
#define INTC_REG_BASE                   (0x06021000)
#define EFUSE_CTRL_REG_BASE             (0x06032000)
#define UART_INST_OFFSET                (0x1000)
#define INTC_INST_OFFSET                (0x1000)

#endif // AUTO_HW_CFG_H