Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jul 18 15:43:10 2025
| Host         : DESKTOP-T2K4A01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file opt_report_control_sets_0.rpt
| Design       : GPPU
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            0 |
| No           | No                    | Yes                    |              53 |            0 |
| No           | Yes                   | No                     |              49 |            0 |
| Yes          | No                    | No                     |              37 |            0 |
| Yes          | No                    | Yes                    |             151 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+-------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | uart_inst/tx_i_1_n_0                            | uart_inst/AS[0]   |                0 |              1 |           NA |
|  PRECLOCK_BUFG |                                                 |                   |                0 |              1 |           NA |
|  CLK_IBUF_BUFG |                                                 |                   |                0 |              4 |           NA |
|  CLK_IBUF_BUFG | uart_inst/FSM_onehot_rx_state[3]_i_1_n_0        | uart_inst/AS[0]   |                0 |              4 |           NA |
|  CLK_IBUF_BUFG | uart_inst/tx_bit_index[3]_i_1_n_0               | uart_inst/AS[0]   |                0 |              4 |           NA |
|  CLK_IBUF_BUFG | uart_inst/FSM_onehot_at_parser_state[5]_i_1_n_0 | uart_inst/AS[0]   |                0 |              6 |           NA |
|  CLK_IBUF_BUFG | uart_inst/wr_en_i_1_n_0                         | uart_inst/AS[0]   |                0 |              8 |           NA |
|  CLK_IBUF_BUFG | uart_inst/bytes_to_send[1]_i_1_n_0              |                   |                0 |              9 |           NA |
|  CLK_IBUF_BUFG | uart_inst/tx_shift[8]_i_1_n_0                   | uart_inst/AS[0]   |                0 |              9 |           NA |
|  CLK_IBUF_BUFG | uart_inst/E[0]                                  |                   |                0 |             13 |           NA |
|  CLK_IBUF_BUFG | uart_inst/tx_buffer[3][6]_i_1_n_0               |                   |                0 |             15 |           NA |
|  clk_div2      |                                                 |                   |                0 |             15 |           NA |
|  CLK_IBUF_BUFG | uart_inst/rx_clock_count                        | uart_inst/AS[0]   |                0 |             16 |           NA |
|  CLK_IBUF_BUFG | uart_inst/tx_counter[15]_i_1_n_0                | uart_inst/AS[0]   |                0 |             16 |           NA |
|  CLK_IBUF_BUFG |                                                 | p_0_in            |                0 |             17 |           NA |
|  CLK_IBUF_BUFG | uart_inst/internal_tx_data                      | uart_inst/AS[0]   |                0 |             22 |           NA |
|  CLK_IBUF_BUFG | uart_inst/wr_en                                 | uart_inst/AS[0]   |                0 |             32 |           NA |
|  PRECLOCK_BUFG |                                                 | PC/Pc[31]_i_1_n_0 |                0 |             32 |           NA |
|  CLK_IBUF_BUFG | FC/CUENTITAS                                    | uart_inst/AS[0]   |                0 |             33 |           NA |
|  CLK_IBUF_BUFG |                                                 | uart_inst/AS[0]   |                0 |             53 |           NA |
+----------------+-------------------------------------------------+-------------------+------------------+----------------+--------------+


