---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-gcnrewritepartialreguses-cpp-/gcnrewritepartialreguses
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `GCNRewritePartialRegUses` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{GCNRewritePartialRegUses.cpp}::GCNRewritePartialRegUses</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/machinefunctionpass">MachineFunctionPass</a></>}>
<a href="/docs/api/classes/llvm/machinefunctionpass">MachineFunctionPass</a> - This class adapts the <a href="/docs/api/classes/llvm/functionpass">FunctionPass</a> interface to allow convenient creation of passes that operate on the <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> representation. <a href="/docs/api/classes/llvm/machinefunctionpass/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a5568170f28e794ebc02b300fb0aeedec">SubRegMap</a> = <a href="/docs/api/classes/llvm/smalldensemap">SmallDenseMap</a>&lt; unsigned, SubRegInfo &gt;</>}>
Map OldSubReg -&gt; &#123; RC, NewSubReg &#125;. Used as in/out container. <a href="#a5568170f28e794ebc02b300fb0aeedec">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ae9b8010a40fee9441394a622c8052be9">GCNRewritePartialRegUses</a> ()</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a624377ff0520ceb23b042f018dc1e992">getAnalysisUsage</a> (AnalysisUsage &amp;AU) const override</>}>
getAnalysisUsage - This function should be overriden by passes that need analysis information to do their job. <a href="#a624377ff0520ceb23b042f018dc1e992">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#a7a4a5eda9854eeea8368f6f7d9a3a204">getPassName</a> () const override</>}>
getPassName - Return a nice clean name for a pass. <a href="#a7a4a5eda9854eeea8368f6f7d9a3a204">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adf18d032626767c9b0590624712d3ac1">runOnMachineFunction</a> (MachineFunction &amp;MF) override</>}>
runOnMachineFunction - This method must be overloaded to perform the desired machine code transformation or analysis. <a href="#adf18d032626767c9b0590624712d3ac1">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/bitvector">BitVector</a> &amp;</>}
  name={<><a href="#a473e8be1c3df74e7fed869edc2f10683">getAllocatableAndAlignedRegClassMask</a> (unsigned AlignNumBits) const</>}>
Return bitmask containing all allocatable register classes with registers aligned at AlignNumBits. <a href="#a473e8be1c3df74e7fed869edc2f10683">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#ab420a17864deff67c70e7d4909f6e1de">getMinSizeReg</a> (const TargetRegisterClass &#42;RC, SubRegMap &amp;SubRegs) const</>}>
Given register class RC and the set of used subregs as keys in the SubRegs map return new register class and indexes of right-shifted subregs as values in SubRegs map such that the resulting regclass would contain registers of minimal size. <a href="#ab420a17864deff67c70e7d4909f6e1de">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a845c8e562826f9750df26dd44e9f14a9">getOperandRegClass</a> (MachineOperand &amp;MO) const</>}>
Helper methods. <a href="#a845c8e562826f9750df26dd44e9f14a9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;</>}
  name={<><a href="#a9dc78697cf7d05acce7a111174a7327c">getRegClassWithShiftedSubregs</a> (const TargetRegisterClass &#42;RC, unsigned RShift, unsigned RegNumBits, unsigned CoverSubregIdx, SubRegMap &amp;SubRegs) const</>}>
Given regclass RC and pairs of &#91;OldSubReg, SubRegRC&#93; in SubRegs try to find new regclass such that: <a href="#a9dc78697cf7d05acce7a111174a7327c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a46f0f212dd5cbaf06defe0c29119107f">getSubReg</a> (unsigned Offset, unsigned Size) const</>}>
Find subreg index with a given Offset and Size, return 0 if there is no such subregister index. <a href="#a46f0f212dd5cbaf06defe0c29119107f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42;</>}
  name={<><a href="#a727c5710238988a23be2778bf73998a6">getSuperRegClassMask</a> (const TargetRegisterClass &#42;RC, unsigned SubRegIdx) const</>}>
Return bit mask that contains all register classes that are projected into RC by SubRegIdx. <a href="#a727c5710238988a23be2778bf73998a6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4e5bc9a1136478115a26f9f4ea2b6739">rewriteReg</a> (Register Reg) const</>}>
Rewrite partially used register Reg by shifting all its subregisters to the right and replacing the original register with a register of minimal size. <a href="#a4e5bc9a1136478115a26f9f4ea2b6739">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae5eecae2bacfb9200a184fc99a07db22">shiftSubReg</a> (unsigned SubReg, unsigned RShift) const</>}>
Find right-shifted by RShift amount version of the SubReg if it exists, return 0 otherwise. <a href="#ae5eecae2bacfb9200a184fc99a07db22">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a07290af45bacaa604ec6c5007c88bf83">updateLiveIntervals</a> (Register OldReg, Register NewReg, SubRegMap &amp;SubRegs) const</>}>
Update live intervals after rewriting OldReg to NewReg with SubRegs map describing OldSubReg -&gt; NewSubReg mapping. <a href="#a07290af45bacaa604ec6c5007c88bf83">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smalldensemap">SmallDenseMap</a>&lt; unsigned, <a href="/docs/api/classes/llvm/bitvector">BitVector</a> &gt;</>}
  name={<><a href="#aca7e0c92e895fe5aa25acb376eb499f8">AllocatableAndAlignedRegClassMasks</a></>}>
Cache for getAllocatableAndAlignedRegClassMask method: AlignNumBits -&gt; Class bitmask. <a href="#aca7e0c92e895fe5aa25acb376eb499f8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/liveintervals">LiveIntervals</a> &#42;</>}
  name={<><a href="#ae6f1d13f4569cc455c9ba640016fdaba">LIS</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &#42;</>}
  name={<><a href="#ad185512d6a4954a96617a89c723cc35b">MRI</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smalldensemap">SmallDenseMap</a>&lt; std::pair&lt; unsigned, unsigned &gt;, unsigned &gt;</>}
  name={<><a href="#ae01333d8cfdc3d26c3a943f13a34858d">SubRegs</a></>}>
Cache for getSubReg method: &#123;Offset, Size&#125; -&gt; SubReg index. <a href="#ae01333d8cfdc3d26c3a943f13a34858d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/smalldensemap">SmallDenseMap</a>&lt; std::pair&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;, unsigned &gt;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> uint32&#95;t &#42; &gt;</>}
  name={<><a href="#abbe6a3f6f5638f1dcb156ce08a9617b0">SuperRegMasks</a></>}>
Cache for getSuperRegClassMask method: &#123; RC, SubRegIdx &#125; -&gt; Class bitmask. <a href="#abbe6a3f6f5638f1dcb156ce08a9617b0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42;</>}
  name={<><a href="#adfff0b2f37a5e71cc12b82c11ed783b8">TII</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/siregisterinfo">SIRegisterInfo</a> &#42;</>}
  name={<><a href="#a4a4db836e69c126f434644c14ebd7a4e">TRI</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Attributes Index

<MembersIndex>

<MembersIndexItem
  type="char"
  name={<><a href="#affc8d8afc4ed9f70b9d33b54ab8932c4">ID</a></>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 47 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.

<SectionDefinition>

## Private Member Typedefs

### SubRegMap {#a5568170f28e794ebc02b300fb0aeedec}

<MemberDefinition
  prototype={<>using anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::SubRegMap =  SmallDenseMap&lt;unsigned, SubRegInfo&gt;</>}>
Map OldSubReg -&gt; &#123; RC, NewSubReg &#125;. Used as in/out container.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00089">89</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Constructors

### GCNRewritePartialRegUses() {#ae9b8010a40fee9441394a622c8052be9}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::GCNRewritePartialRegUses ()</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00050">50</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### getAnalysisUsage() {#a624377ff0520ceb23b042f018dc1e992}

<MemberDefinition
  prototype={<>void anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::getAnalysisUsage (<a href="/docs/api/classes/llvm/analysisusage">AnalysisUsage</a> &amp;) const</>}
  labels = {["inline", "virtual"]}>
getAnalysisUsage - This function should be overriden by passes that need analysis information to do their job.

If a pass specifies that it uses a particular analysis result to this function, it can then use the <a href="/docs/api/classes/llvm/pass/#a4863e5e463fb79955269fbf7fbf52b80">getAnalysis&lt;AnalysisType&gt;()</a> function, below.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00056">56</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### getPassName() {#a7a4a5eda9854eeea8368f6f7d9a3a204}

<MemberDefinition
  prototype={<>StringRef anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::getPassName () const</>}
  labels = {["inline", "virtual"]}>
getPassName - Return a nice clean name for a pass.

This usually implemented in terms of the name that is registered by one of the Registration templates, but can be overloaded directly.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00052">52</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### runOnMachineFunction() {#adf18d032626767c9b0590624712d3ac1}

<MemberDefinition
  prototype={<>bool GCNRewritePartialRegUses::runOnMachineFunction (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF)</>}
  labels = {["virtual"]}>
runOnMachineFunction - This method must be overloaded to perform the desired machine code transformation or analysis.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00063">63</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### getAllocatableAndAlignedRegClassMask() {#a473e8be1c3df74e7fed869edc2f10683}

<MemberDefinition
  prototype={<>const BitVector &amp; GCNRewritePartialRegUses::getAllocatableAndAlignedRegClassMask (unsigned AlignNumBits) const</>}>
Return bitmask containing all allocatable register classes with registers aligned at AlignNumBits.

The result is cached in AllocatableAndAlignedRegClassMasks data-member.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00153">153</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### getMinSizeReg() {#ab420a17864deff67c70e7d4909f6e1de}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; GCNRewritePartialRegUses::getMinSizeReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, <a href="/docs/api/classes/llvm/smalldensemap">SubRegMap</a> &amp; SubRegs) const</>}>
Given register class RC and the set of used subregs as keys in the SubRegs map return new register class and indexes of right-shifted subregs as values in SubRegs map such that the resulting regclass would contain registers of minimal size.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00095">95</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### getOperandRegClass() {#a845c8e562826f9750df26dd44e9f14a9}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; GCNRewritePartialRegUses::getOperandRegClass (<a href="/docs/api/classes/llvm/machineoperand">MachineOperand</a> &amp; MO) const</>}>
Helper methods.

Return reg class expected by a MO&#39;s parent instruction for a given MO.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00126">126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### getRegClassWithShiftedSubregs() {#a9dc78697cf7d05acce7a111174a7327c}

<MemberDefinition
  prototype={<>const TargetRegisterClass &#42; GCNRewritePartialRegUses::getRegClassWithShiftedSubregs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, unsigned RShift, unsigned RegNumBits, unsigned CoverSubregIdx, <a href="/docs/api/classes/llvm/smalldensemap">SubRegMap</a> &amp; SubRegs) const</>}>
Given regclass RC and pairs of &#91;OldSubReg, SubRegRC&#93; in SubRegs try to find new regclass such that:

<ul>
<li>It has subregs obtained by shifting each OldSubReg by RShift number of bits to the right. Every &quot;shifted&quot; subreg should have the same SubRegRC. If CoverSubregIdx is not zero it&#39;s a subreg that &quot;covers&quot; all other subregs in pairs. Basically such subreg becomes a whole register.</li>
<li>Resulting register class contains registers of minimal size but not less than RegNumBits.</li>
</ul>


SubRegs is map of OldSubReg -&gt; &#91;SubRegRC, NewSubReg&#93; and is used as in/out parameter: OldSubReg - input parameter, SubRegRC - input parameter (cannot be null), NewSubReg - output, contains shifted subregs on return.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00114">114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### getSubReg() {#a46f0f212dd5cbaf06defe0c29119107f}

<MemberDefinition
  prototype="unsigned GCNRewritePartialRegUses::getSubReg (unsigned Offset, unsigned Size) const">
Find subreg index with a given Offset and Size, return 0 if there is no such subregister index.

The result is cached in SubRegs data-member.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00134">134</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### getSuperRegClassMask() {#a727c5710238988a23be2778bf73998a6}

<MemberDefinition
  prototype={<>const uint32&#95;t &#42; GCNRewritePartialRegUses::getSuperRegClassMask (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; RC, unsigned SubRegIdx) const</>}>
Return bit mask that contains all register classes that are projected into RC by SubRegIdx.

The result is cached in SuperRegMasks data-member.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00141">141</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### rewriteReg() {#a4e5bc9a1136478115a26f9f4ea2b6739}

<MemberDefinition
  prototype={<>bool GCNRewritePartialRegUses::rewriteReg (<a href="/docs/api/classes/llvm/register">Register</a> Reg) const</>}>
Rewrite partially used register Reg by shifting all its subregisters to the right and replacing the original register with a register of minimal size.

Return true if the change has been made.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00074">74</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### shiftSubReg() {#ae5eecae2bacfb9200a184fc99a07db22}

<MemberDefinition
  prototype="unsigned GCNRewritePartialRegUses::shiftSubReg (unsigned SubReg, unsigned RShift) const">
Find right-shifted by RShift amount version of the SubReg if it exists, return 0 otherwise.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00130">130</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### updateLiveIntervals() {#a07290af45bacaa604ec6c5007c88bf83}

<MemberDefinition
  prototype={<>void GCNRewritePartialRegUses::updateLiveIntervals (<a href="/docs/api/classes/llvm/register">Register</a> OldReg, <a href="/docs/api/classes/llvm/register">Register</a> NewReg, <a href="/docs/api/classes/llvm/smalldensemap">SubRegMap</a> &amp; SubRegs) const</>}>
Update live intervals after rewriting OldReg to NewReg with SubRegs map describing OldSubReg -&gt; NewSubReg mapping.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00120">120</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### AllocatableAndAlignedRegClassMasks {#aca7e0c92e895fe5aa25acb376eb499f8}

<MemberDefinition
  prototype={<>SmallDenseMap&lt;unsigned, BitVector&gt; anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::AllocatableAndAlignedRegClassMasks</>}
  labels = {["mutable"]}>
Cache for getAllocatableAndAlignedRegClassMask method: AlignNumBits -&gt; Class bitmask.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00157">157</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### LIS {#ae6f1d13f4569cc455c9ba640016fdaba}

<MemberDefinition
  prototype={<>LiveIntervals&#42; anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::LIS</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00069">69</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### MRI {#ad185512d6a4954a96617a89c723cc35b}

<MemberDefinition
  prototype={<>MachineRegisterInfo&#42; anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::MRI</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00066">66</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### SubRegs {#ae01333d8cfdc3d26c3a943f13a34858d}

<MemberDefinition
  prototype={<>SmallDenseMap&lt;std::pair&lt;unsigned, unsigned&gt;, unsigned&gt; anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::SubRegs</>}
  labels = {["mutable"]}>
Cache for getSubReg method: &#123;Offset, Size&#125; -&gt; SubReg index.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00137">137</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### SuperRegMasks {#abbe6a3f6f5638f1dcb156ce08a9617b0}

<MemberDefinition
  prototype={<>SmallDenseMap&lt;std::pair&lt;const TargetRegisterClass &#42;, unsigned&gt;, const uint32&#95;t &#42;&gt; anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::SuperRegMasks</>}
  labels = {["mutable"]}>
Cache for getSuperRegClassMask method: &#123; RC, SubRegIdx &#125; -&gt; Class bitmask.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00147">147</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### TII {#adfff0b2f37a5e71cc12b82c11ed783b8}

<MemberDefinition
  prototype={<>const TargetInstrInfo&#42; anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::TII</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00068">68</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

### TRI {#a4a4db836e69c126f434644c14ebd7a4e}

<MemberDefinition
  prototype={<>const SIRegisterInfo&#42; anonymous&#95;namespace&#123;GCNRewritePartialRegUses.cpp&#125;::GCNRewritePartialRegUses::TRI</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00067">67</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Attributes

### ID {#affc8d8afc4ed9f70b9d33b54ab8932c4}

<MemberDefinition
  prototype="char GCNRewritePartialRegUses::ID"
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp/#l00049">49</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnrewritepartialreguses-cpp">GCNRewritePartialRegUses.cpp</a></li>
</ul>

</DoxygenPage>
