#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 10 17:55:30 2021
# Process ID: 65916
# Current directory: D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.runs/design_1_my_counter_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_my_counter_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_counter_ip_0_0.tcl
# Log file: D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.runs/design_1_my_counter_ip_0_0_synth_1/design_1_my_counter_ip_0_0.vds
# Journal file: D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.runs/design_1_my_counter_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_my_counter_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UNL_Spring_2021/CSCE_436/Lecture_19/ip_repo/my_counter_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_my_counter_ip_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 884.547 ; gain = 179.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_counter_ip_0_0' [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'my_counter_ip_v1_0' declared at 'd:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0.vhd:5' bound to instance 'U0' of component 'my_counter_ip_v1_0' [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'my_counter_ip_v1_0' [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'my_counter_ip_v1_0_S00_AXI' declared at 'd:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:5' bound to instance 'my_counter_ip_v1_0_S00_AXI_inst' of component 'my_counter_ip_v1_0_S00_AXI' [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'my_counter_ip_v1_0_S00_AXI' [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:298]
INFO: [Synth 8-226] default block is never used [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:680]
WARNING: [Synth 8-614] signal 'Q' is read in the process but is not in the sensitivity list [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:675]
WARNING: [Synth 8-614] signal 'roll_S' is read in the process but is not in the sensitivity list [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:675]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lec11' declared at 'd:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/src/lec19.vhdl:25' bound to instance 'counter' of component 'lec11' [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:770]
INFO: [Synth 8-638] synthesizing module 'lec11' [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/src/lec19.vhdl:36]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lec11' (1#1) [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/src/lec19.vhdl:36]
WARNING: [Synth 8-614] signal 'S_AXI_ARESETN' is read in the process but is not in the sensitivity list [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:785]
WARNING: [Synth 8-614] signal 'rollFlag' is read in the process but is not in the sensitivity list [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:785]
WARNING: [Synth 8-614] signal 'setFlag' is read in the process but is not in the sensitivity list [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:785]
WARNING: [Synth 8-614] signal 'clearFlag' is read in the process but is not in the sensitivity list [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:296]
WARNING: [Synth 8-3848] Net roll in module/entity my_counter_ip_v1_0_S00_AXI does not have driver. [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'my_counter_ip_v1_0_S00_AXI' (2#1) [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0_S00_AXI.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'my_counter_ip_v1_0' (3#1) [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ipshared/c4fe/hdl/my_counter_ip_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_counter_ip_0_0' (4#1) [d:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.srcs/sources_1/bd/design_1/ip/design_1_my_counter_ip_0_0/synth/design_1_my_counter_ip_0_0.vhd:84]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port roll
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 949.668 ; gain = 244.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 949.668 ; gain = 244.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 949.668 ; gain = 244.195
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1085.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1086.418 ; gain = 1.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	  32 Input     32 Bit        Muxes := 31    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lec11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module my_counter_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	  32 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port roll
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_counter_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/my_counter_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/my_counter_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_counter_ip_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/my_counter_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/my_counter_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_counter_ip_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |     3|
|4     |LUT4  |     5|
|5     |LUT5  |   136|
|6     |LUT6  |   290|
|7     |MUXF7 |   103|
|8     |FDRE  |  1018|
|9     |FDSE  |     8|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |  1566|
|2     |  U0                                |my_counter_ip_v1_0         |  1566|
|3     |    my_counter_ip_v1_0_S00_AXI_inst |my_counter_ip_v1_0_S00_AXI |  1563|
|4     |      counter                       |lec11                      |    48|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1086.418 ; gain = 380.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1086.418 ; gain = 244.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1086.418 ; gain = 380.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_my_counter_ip_0_0' is not ideal for floorplanning, since the cellview 'my_counter_ip_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1097.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1097.695 ; gain = 682.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1097.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.runs/design_1_my_counter_ip_0_0_synth_1/design_1_my_counter_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_counter_ip_0_0, cache-ID = 7ff9519408b69579
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/UNL_Spring_2021/CSCE_436/Lecture_20/Lecture_20/Lecture_20.runs/design_1_my_counter_ip_0_0_synth_1/design_1_my_counter_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_counter_ip_0_0_utilization_synth.rpt -pb design_1_my_counter_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 17:56:13 2021...
