$date
	Mon Dec 19 18:36:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y0 $end
$var reg 2 % A [1:0] $end
$var reg 1 & E $end
$scope module dut $end
$var wire 2 ' A [1:0] $end
$var wire 1 & E $end
$var wire 1 $ Y0 $end
$var wire 1 # Y1 $end
$var wire 1 " Y2 $end
$var wire 1 ! Y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 '
0&
b10 %
0$
0#
0"
0!
$end
#100
1$
1&
b0 %
b0 '
#200
0$
1#
b1 %
b1 '
#300
1"
0#
0!
b10 %
b10 '
#400
0"
1!
b11 %
b11 '
#500
