****************************************
Report : Averaged Power
Design : top
Version: T-2022.03-SP5
Date   : Mon Feb 24 15:28:01 2025
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           6.214e-08 7.545e-08 9.765e-10 1.386e-07 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 7.545e-08   (54.45%)
  Cell Internal Power  = 6.214e-08   (44.84%)
  Cell Leakage Power   = 9.765e-10   ( 0.70%)
                         ---------
Total Power            = 1.386e-07  (100.00%)

1
