Loading plugins phase: Elapsed time ==> 0s.384ms
Initializing data phase: Elapsed time ==> 3s.536ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\CapSense.cyprj -d CY8C3866AXI-040 -s C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.643ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.169ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CapSense.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\CapSense.cyprj -dcpsoc3 CapSense.v -verilog
======================================================================

======================================================================
Compiling:  CapSense.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\CapSense.cyprj -dcpsoc3 CapSense.v -verilog
======================================================================

======================================================================
Compiling:  CapSense.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\CapSense.cyprj -dcpsoc3 -verilog CapSense.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Feb 28 01:27:33 2015


======================================================================
Compiling:  CapSense.v
Program  :   vpp
Options  :    -yv2 -q10 CapSense.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Feb 28 01:27:33 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_20\CapSense_CSD_AMux_v3_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_20\CapSense_CSD_MeasureCh_v3_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_20\CapSense_CSD_ClockGen_v3_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CapSense.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CapSense.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\CapSense.cyprj -dcpsoc3 -verilog CapSense.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Feb 28 01:27:34 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\codegentemp\CapSense.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\codegentemp\CapSense.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_20\CapSense_CSD_AMux_v3_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_20\CapSense_CSD_MeasureCh_v3_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_20\CapSense_CSD_ClockGen_v3_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  CapSense.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\CapSense.cyprj -dcpsoc3 -verilog CapSense.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Feb 28 01:27:37 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\codegentemp\CapSense.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\codegentemp\CapSense.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_20\CapSense_CSD_AMux_v3_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_20\CapSense_CSD_MeasureCh_v3_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_20\CapSense_CSD_ClockGen_v3_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense:CompCH0:Net_9\
	\CapSense:MeasureCH0:cmp_in_inv\
	\CapSense:ShieldSignal\
	\CapSense:Net_2263\
	\CapSense:ClockGen:ch1en\
	\CapSense:Net_1399\
	Net_44
	\CapSense:Net_2244\
	\CapSense:IdacCH0:Net_194\
	Net_40
	\motorPWM:Net_101\
	\motorPWM:PWMUDB:ctrl_cmpmode2_2\
	\motorPWM:PWMUDB:ctrl_cmpmode2_1\
	\motorPWM:PWMUDB:ctrl_cmpmode2_0\
	\motorPWM:PWMUDB:ctrl_cmpmode1_2\
	\motorPWM:PWMUDB:ctrl_cmpmode1_1\
	\motorPWM:PWMUDB:ctrl_cmpmode1_0\
	\motorPWM:PWMUDB:capt_rising\
	\motorPWM:PWMUDB:capt_falling\
	\motorPWM:PWMUDB:trig_rise\
	\motorPWM:PWMUDB:trig_fall\
	\motorPWM:PWMUDB:sc_kill\
	\motorPWM:PWMUDB:km_run\
	\motorPWM:PWMUDB:min_kill\
	\motorPWM:PWMUDB:km_tc\
	\motorPWM:PWMUDB:db_tc\
	\motorPWM:PWMUDB:dith_sel\
	\motorPWM:PWMUDB:compare2\
	Net_47
	Net_48
	\motorPWM:PWMUDB:MODULE_1:b_31\
	\motorPWM:PWMUDB:MODULE_1:b_30\
	\motorPWM:PWMUDB:MODULE_1:b_29\
	\motorPWM:PWMUDB:MODULE_1:b_28\
	\motorPWM:PWMUDB:MODULE_1:b_27\
	\motorPWM:PWMUDB:MODULE_1:b_26\
	\motorPWM:PWMUDB:MODULE_1:b_25\
	\motorPWM:PWMUDB:MODULE_1:b_24\
	\motorPWM:PWMUDB:MODULE_1:b_23\
	\motorPWM:PWMUDB:MODULE_1:b_22\
	\motorPWM:PWMUDB:MODULE_1:b_21\
	\motorPWM:PWMUDB:MODULE_1:b_20\
	\motorPWM:PWMUDB:MODULE_1:b_19\
	\motorPWM:PWMUDB:MODULE_1:b_18\
	\motorPWM:PWMUDB:MODULE_1:b_17\
	\motorPWM:PWMUDB:MODULE_1:b_16\
	\motorPWM:PWMUDB:MODULE_1:b_15\
	\motorPWM:PWMUDB:MODULE_1:b_14\
	\motorPWM:PWMUDB:MODULE_1:b_13\
	\motorPWM:PWMUDB:MODULE_1:b_12\
	\motorPWM:PWMUDB:MODULE_1:b_11\
	\motorPWM:PWMUDB:MODULE_1:b_10\
	\motorPWM:PWMUDB:MODULE_1:b_9\
	\motorPWM:PWMUDB:MODULE_1:b_8\
	\motorPWM:PWMUDB:MODULE_1:b_7\
	\motorPWM:PWMUDB:MODULE_1:b_6\
	\motorPWM:PWMUDB:MODULE_1:b_5\
	\motorPWM:PWMUDB:MODULE_1:b_4\
	\motorPWM:PWMUDB:MODULE_1:b_3\
	\motorPWM:PWMUDB:MODULE_1:b_2\
	\motorPWM:PWMUDB:MODULE_1:b_1\
	\motorPWM:PWMUDB:MODULE_1:b_0\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_49
	Net_46
	\motorPWM:Net_113\
	\motorPWM:Net_107\
	\motorPWM:Net_114\
	\sensorTimer:Net_260\
	Net_63
	\sensorTimer:Net_53\
	\sensorTimer:TimerUDB:ctrl_ten\
	\sensorTimer:TimerUDB:ctrl_tmode_1\
	\sensorTimer:TimerUDB:ctrl_tmode_0\
	Net_62
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_1\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_1\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_0\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_0\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lt_1\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gt_1\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:lti_0\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:gti_0\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:albi_0\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:agbi_0\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xneq\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlt\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xlte\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgt\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xgte\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:lt\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:gt\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:gte\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:lte\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:neq\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_1\
	\sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:b_0\
	\sensorTimer:Net_102\
	\sensorTimer:Net_266\

    Synthesized names
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\motorPWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 175 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CapSense:CompCH0:clock\ to zero
Aliasing \CapSense:tmpOE__PortCH0_net_0\ to zero
Aliasing \CapSense:Net_1401\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \CapSense:Net_1402\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing one to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \CapSense:ClockGen:cs_addr_2\ to zero
Aliasing \CapSense:ClockGen:prs_cs_addr_2\ to \CapSense:ClockGen:cs_addr_0\
Aliasing \CapSense:ClockGen:prs_cs_addr_1\ to zero
Aliasing \CapSense:Net_1403\ to zero
Aliasing \CapSense:IdacCH0:Net_125\ to zero
Aliasing \CapSense:IdacCH0:Net_195\ to zero
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \motorPWM:PWMUDB:hwCapture\ to zero
Aliasing \motorPWM:PWMUDB:trig_out\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \motorPWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \motorPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \motorPWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \motorPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \motorPWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \motorPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \motorPWM:PWMUDB:final_kill\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \motorPWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \motorPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \motorPWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \motorPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \motorPWM:PWMUDB:cmp2\ to zero
Aliasing \motorPWM:PWMUDB:pwm1_i\ to zero
Aliasing \motorPWM:PWMUDB:pwm2_i\ to zero
Aliasing \motorPWM:PWMUDB:status_6\ to zero
Aliasing \motorPWM:PWMUDB:status_4\ to zero
Aliasing \motorPWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \motorPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \motorPWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \motorPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \motorPWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \motorPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \motorPWM:PWMUDB:reset\ to zero
Aliasing \motorPWM:PWMUDB:cs_addr_2\ to \motorPWM:PWMUDB:status_2\
Aliasing \motorPWM:PWMUDB:cs_addr_0\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing tmpOE__Pin_motor_for_net_0 to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \sensorTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \sensorTimer:TimerUDB:ctrl_cmode_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \sensorTimer:TimerUDB:trigger_enable\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing Net_12 to zero
Aliasing \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \sensorTimer:TimerUDB:sIntCapCount:MODIN4_1\ to \sensorTimer:TimerUDB:sIntCapCount:MODIN2_1\
Aliasing \sensorTimer:TimerUDB:sIntCapCount:MODIN4_0\ to \sensorTimer:TimerUDB:sIntCapCount:MODIN2_0\
Aliasing \sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \sensorTimer:TimerUDB:status_6\ to zero
Aliasing \sensorTimer:TimerUDB:status_5\ to zero
Aliasing \sensorTimer:TimerUDB:status_4\ to zero
Aliasing \sensorTimer:TimerUDB:status_0\ to \sensorTimer:TimerUDB:tc_i\
Aliasing tmpOE__Pin_sensor_net_0 to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \CapSense:ClockGen:tmp_ppulse_dly\\D\ to \CapSense:ClockGen:prescaler\
Aliasing \motorPWM:PWMUDB:tc_reg_i\\D\ to \motorPWM:PWMUDB:status_2\
Aliasing \motorPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \motorPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \motorPWM:PWMUDB:ltch_kill_reg\\D\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \motorPWM:PWMUDB:min_kill_reg\\D\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \motorPWM:PWMUDB:prevCompare1\\D\ to \motorPWM:PWMUDB:pwm_temp\
Aliasing \sensorTimer:TimerUDB:hwEnable_reg\\D\ to \sensorTimer:TimerUDB:run_mode\
Removing Lhs of wire \CapSense:clk\[2] = \CapSense:Net_2270\[1]
Removing Rhs of wire \CapSense:Net_1603\[4] = \CapSense:MeasureCH0:wndState_3\[116]
Removing Lhs of wire \CapSense:CompCH0:clock\[13] = zero[9]
Removing Rhs of wire \CapSense:Cmp_CH0\[15] = \CapSense:CompCH0:Net_1\[14]
Removing Lhs of wire \CapSense:tmpOE__PortCH0_net_0\[18] = zero[9]
Removing Rhs of wire \CapSense:PreChargeClk\[26] = \CapSense:ClockGen:tmp_pclk\[236]
Removing Lhs of wire \CapSense:Net_1401\[37] = \CapSense:tmpOE__CmodCH0_net_0\[28]
Removing Rhs of wire \CapSense:DigitalClk\[40] = \CapSense:ClockGen:tmp_dpulse\[150]
Removing Rhs of wire \CapSense:mrst\[117] = \CapSense:ClockGen:cstate_1\[230]
Removing Lhs of wire \CapSense:MeasureCH0:load_enable\[123] = \CapSense:MeasureCH0:wndState_0\[120]
Removing Lhs of wire \CapSense:Net_1402\[131] = \CapSense:tmpOE__CmodCH0_net_0\[28]
Removing Rhs of wire one[134] = \CapSense:tmpOE__CmodCH0_net_0\[28]
Removing Rhs of wire \CapSense:ClockGen:inter_reset\[149] = \CapSense:ClockGen:cstate_0\[231]
Removing Lhs of wire \CapSense:ClockGen:cs_addr_2\[152] = zero[9]
Removing Rhs of wire \CapSense:ClockGen:cs_addr_1\[153] = \CapSense:ClockGen:z0\[157]
Removing Lhs of wire \CapSense:ClockGen:cs_addr_0\[154] = \CapSense:ClockGen:inter_reset\[149]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_2\[188] = \CapSense:ClockGen:inter_reset\[149]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_1\[189] = zero[9]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_0\[190] = \CapSense:ClockGen:clock_detect_reg\[137]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse\[226] = \CapSense:ClockGen:tmp_ppulse_reg\[223]
Removing Lhs of wire \CapSense:Net_1403\[229] = zero[9]
Removing Lhs of wire \CapSense:ClockGen:mesen\[232] = \CapSense:ClockGen:control_1\[146]
Removing Lhs of wire \CapSense:ClockGen:syncen\[233] = \CapSense:ClockGen:control_0\[147]
Removing Lhs of wire \CapSense:ClockGen:prescaler\[234] = \CapSense:ClockGen:tmp_ppulse_reg\[223]
Removing Lhs of wire \CapSense:ClockGen:bitstream\[235] = \CapSense:ClockGen:cmsb_reg\[217]
Removing Lhs of wire \CapSense:ClockGen:work_en\[238] = \CapSense:ClockGen:cstate_2\[228]
Removing Lhs of wire \CapSense:ClockGen:ch0en\[239] = \CapSense:ClockGen:control_2\[145]
Removing Lhs of wire \CapSense:IdacCH0:Net_125\[276] = zero[9]
Removing Lhs of wire \CapSense:IdacCH0:Net_158\[277] = zero[9]
Removing Rhs of wire \CapSense:IdacCH0:Net_123\[278] = \CapSense:IdacCH0:Net_157\[280]
Removing Lhs of wire \CapSense:IdacCH0:Net_195\[282] = zero[9]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[286] = one[134]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[287] = one[134]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[288] = one[134]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[289] = one[134]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[290] = one[134]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[291] = one[134]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[292] = one[134]
Removing Rhs of wire \motorPWM:PWMUDB:ctrl_enable\[321] = \motorPWM:PWMUDB:control_7\[322]
Removing Lhs of wire \motorPWM:PWMUDB:hwCapture\[336] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:hwEnable\[337] = \motorPWM:PWMUDB:ctrl_enable\[321]
Removing Lhs of wire \motorPWM:PWMUDB:trig_out\[341] = one[134]
Removing Lhs of wire \motorPWM:PWMUDB:runmode_enable\\R\[343] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:runmode_enable\\S\[344] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:final_enable\[345] = \motorPWM:PWMUDB:runmode_enable\[342]
Removing Lhs of wire \motorPWM:PWMUDB:ltch_kill_reg\\R\[349] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:ltch_kill_reg\\S\[350] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:min_kill_reg\\R\[352] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:min_kill_reg\\S\[353] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:final_kill\[356] = one[134]
Removing Lhs of wire \motorPWM:PWMUDB:add_vi_vv_MODGEN_1_1\[360] = \motorPWM:PWMUDB:MODULE_1:g2:a0:s_1\[646]
Removing Lhs of wire \motorPWM:PWMUDB:add_vi_vv_MODGEN_1_0\[362] = \motorPWM:PWMUDB:MODULE_1:g2:a0:s_0\[647]
Removing Lhs of wire \motorPWM:PWMUDB:dith_count_1\\R\[363] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:dith_count_1\\S\[364] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:dith_count_0\\R\[365] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:dith_count_0\\S\[366] = zero[9]
Removing Rhs of wire \motorPWM:PWMUDB:compare1\[368] = \motorPWM:PWMUDB:cmp1_less\[369]
Removing Lhs of wire \motorPWM:PWMUDB:cmp2\[373] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:pwm_temp\[374] = \motorPWM:PWMUDB:cmp1\[372]
Removing Rhs of wire \motorPWM:Net_96\[377] = \motorPWM:PWMUDB:pwm_reg_i\[376]
Removing Lhs of wire \motorPWM:PWMUDB:pwm1_i\[378] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:pwm2_i\[379] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:status_6\[384] = zero[9]
Removing Rhs of wire \motorPWM:PWMUDB:status_0\[385] = \motorPWM:PWMUDB:cmp1_status_reg\[386]
Removing Rhs of wire \motorPWM:PWMUDB:status_1\[387] = \motorPWM:PWMUDB:cmp2_status_reg\[388]
Removing Lhs of wire \motorPWM:PWMUDB:status_2\[389] = \motorPWM:PWMUDB:tc_i\[313]
Removing Rhs of wire \motorPWM:PWMUDB:status_3\[390] = \motorPWM:PWMUDB:fifo_full\[391]
Removing Lhs of wire \motorPWM:PWMUDB:status_4\[392] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:cmp2_status\[396] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:cmp1_status_reg\\R\[397] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:cmp1_status_reg\\S\[398] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:cmp2_status_reg\\R\[399] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:cmp2_status_reg\\S\[400] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:final_kill_reg\\R\[401] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:final_kill_reg\\S\[402] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:reset\[404] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:cs_addr_2\[407] = \motorPWM:PWMUDB:tc_i\[313]
Removing Lhs of wire \motorPWM:PWMUDB:cs_addr_1\[408] = \motorPWM:PWMUDB:runmode_enable\[342]
Removing Lhs of wire \motorPWM:PWMUDB:cs_addr_0\[409] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_23\[528] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_22\[529] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_21\[530] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_20\[531] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_19\[532] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_18\[533] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_17\[534] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_16\[535] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_15\[536] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_14\[537] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_13\[538] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_12\[539] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_11\[540] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_10\[541] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_9\[542] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_8\[543] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_7\[544] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_6\[545] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_5\[546] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_4\[547] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_3\[548] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_2\[549] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_1\[550] = \motorPWM:PWMUDB:MODIN1_1\[551]
Removing Lhs of wire \motorPWM:PWMUDB:MODIN1_1\[551] = \motorPWM:PWMUDB:dith_count_1\[359]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:a_0\[552] = \motorPWM:PWMUDB:MODIN1_0\[553]
Removing Lhs of wire \motorPWM:PWMUDB:MODIN1_0\[553] = \motorPWM:PWMUDB:dith_count_0\[361]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[685] = one[134]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[686] = one[134]
Removing Rhs of wire Net_55[687] = \motorPWM:Net_96\[377]
Removing Lhs of wire tmpOE__Pin_motor_for_net_0[694] = one[134]
Removing Rhs of wire Net_59[701] = \sensorTimer:Net_55\[703]
Removing Lhs of wire \sensorTimer:TimerUDB:ctrl_enable\[720] = \sensorTimer:TimerUDB:control_7\[712]
Removing Lhs of wire \sensorTimer:TimerUDB:ctrl_cmode_1\[722] = zero[9]
Removing Lhs of wire \sensorTimer:TimerUDB:ctrl_cmode_0\[723] = one[134]
Removing Lhs of wire \sensorTimer:TimerUDB:ctrl_ic_1\[726] = \sensorTimer:TimerUDB:control_1\[718]
Removing Lhs of wire \sensorTimer:TimerUDB:ctrl_ic_0\[727] = \sensorTimer:TimerUDB:control_0\[719]
Removing Rhs of wire \sensorTimer:TimerUDB:timer_enable\[732] = \sensorTimer:TimerUDB:runmode_enable\[806]
Removing Rhs of wire \sensorTimer:TimerUDB:run_mode\[733] = \sensorTimer:TimerUDB:hwEnable\[734]
Removing Lhs of wire \sensorTimer:TimerUDB:run_mode\[733] = \sensorTimer:TimerUDB:control_7\[712]
Removing Lhs of wire \sensorTimer:TimerUDB:trigger_enable\[736] = one[134]
Removing Lhs of wire \sensorTimer:TimerUDB:tc_i\[738] = \sensorTimer:TimerUDB:status_tc\[735]
Removing Lhs of wire Net_12[744] = zero[9]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_2\[745] = \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[784]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_1\[746] = \sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\[801]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_3_0\[748] = \sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\[802]
Removing Lhs of wire \sensorTimer:TimerUDB:capt_fifo_load_int\[750] = \sensorTimer:TimerUDB:capt_int_temp\[749]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_1\[751] = \sensorTimer:TimerUDB:sIntCapCount:MODIN2_1\[752]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODIN2_1\[752] = \sensorTimer:TimerUDB:int_capt_count_1\[743]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newa_0\[753] = \sensorTimer:TimerUDB:sIntCapCount:MODIN2_0\[754]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODIN2_0\[754] = \sensorTimer:TimerUDB:int_capt_count_0\[747]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_1\[755] = \sensorTimer:TimerUDB:sIntCapCount:MODIN3_1\[756]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODIN3_1\[756] = \sensorTimer:TimerUDB:control_1\[718]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:newb_0\[757] = \sensorTimer:TimerUDB:sIntCapCount:MODIN3_0\[758]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODIN3_0\[758] = \sensorTimer:TimerUDB:control_0\[719]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_1\[759] = \sensorTimer:TimerUDB:int_capt_count_1\[743]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:dataa_0\[760] = \sensorTimer:TimerUDB:int_capt_count_0\[747]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_1\[761] = \sensorTimer:TimerUDB:control_1\[718]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:datab_0\[762] = \sensorTimer:TimerUDB:control_0\[719]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_1\[763] = \sensorTimer:TimerUDB:int_capt_count_1\[743]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:a_0\[764] = \sensorTimer:TimerUDB:int_capt_count_0\[747]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_1\[765] = \sensorTimer:TimerUDB:control_1\[718]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:b_0\[766] = \sensorTimer:TimerUDB:control_0\[719]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_0\[769] = one[134]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_0\[770] = \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\[768]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eqi_0\[772] = \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\[771]
Removing Rhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\[784] = \sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:aeqb_1\[773]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_1\[795] = \sensorTimer:TimerUDB:int_capt_count_1\[743]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODIN4_1\[796] = \sensorTimer:TimerUDB:int_capt_count_1\[743]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:a_0\[797] = \sensorTimer:TimerUDB:int_capt_count_0\[747]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODIN4_0\[798] = \sensorTimer:TimerUDB:int_capt_count_0\[747]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[804] = one[134]
Removing Lhs of wire \sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[805] = one[134]
Removing Lhs of wire \sensorTimer:TimerUDB:status_6\[808] = zero[9]
Removing Lhs of wire \sensorTimer:TimerUDB:status_5\[809] = zero[9]
Removing Lhs of wire \sensorTimer:TimerUDB:status_4\[810] = zero[9]
Removing Lhs of wire \sensorTimer:TimerUDB:status_0\[811] = \sensorTimer:TimerUDB:status_tc\[735]
Removing Lhs of wire \sensorTimer:TimerUDB:status_1\[812] = \sensorTimer:TimerUDB:capt_int_temp\[749]
Removing Rhs of wire \sensorTimer:TimerUDB:status_2\[813] = \sensorTimer:TimerUDB:fifo_full\[814]
Removing Rhs of wire \sensorTimer:TimerUDB:status_3\[815] = \sensorTimer:TimerUDB:fifo_nempty\[816]
Removing Lhs of wire \sensorTimer:TimerUDB:cs_addr_2\[818] = zero[9]
Removing Lhs of wire \sensorTimer:TimerUDB:cs_addr_1\[819] = \sensorTimer:TimerUDB:trig_reg\[807]
Removing Lhs of wire \sensorTimer:TimerUDB:cs_addr_0\[820] = \sensorTimer:TimerUDB:per_zero\[737]
Removing Lhs of wire tmpOE__Pin_sensor_net_0[999] = one[134]
Removing Lhs of wire \CapSense:ClockGen:clock_detect_reg\\D\[1007] = \CapSense:ClockGen:clock_detect\[227]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_reg\\D\[1008] = \CapSense:ClockGen:tmp_ppulse_udb\[224]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_dly\\D\[1009] = \CapSense:ClockGen:tmp_ppulse_reg\[223]
Removing Lhs of wire \motorPWM:PWMUDB:tc_reg_i\\D\[1013] = \motorPWM:PWMUDB:tc_i\[313]
Removing Lhs of wire \motorPWM:PWMUDB:prevCapture\\D\[1014] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:trig_last\\D\[1015] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:ltch_kill_reg\\D\[1018] = one[134]
Removing Lhs of wire \motorPWM:PWMUDB:min_kill_reg\\D\[1019] = one[134]
Removing Lhs of wire \motorPWM:PWMUDB:pwm_reg_i\\D\[1022] = \motorPWM:PWMUDB:pwm_i\[375]
Removing Lhs of wire \motorPWM:PWMUDB:pwm1_reg_i\\D\[1023] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:pwm2_reg_i\\D\[1024] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:cmp1_status_reg\\D\[1025] = \motorPWM:PWMUDB:cmp1_status\[395]
Removing Lhs of wire \motorPWM:PWMUDB:cmp2_status_reg\\D\[1026] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:final_kill_reg\\D\[1027] = one[134]
Removing Lhs of wire \motorPWM:PWMUDB:prevCompare1\\D\[1028] = \motorPWM:PWMUDB:cmp1\[372]
Removing Lhs of wire \sensorTimer:TimerUDB:capture_last\\D\[1029] = Net_327[729]
Removing Lhs of wire \sensorTimer:TimerUDB:tc_reg_i\\D\[1030] = \sensorTimer:TimerUDB:status_tc\[735]
Removing Lhs of wire \sensorTimer:TimerUDB:hwEnable_reg\\D\[1031] = \sensorTimer:TimerUDB:control_7\[712]
Removing Lhs of wire \sensorTimer:TimerUDB:capture_out_reg_i\\D\[1032] = \sensorTimer:TimerUDB:capt_fifo_load\[731]

------------------------------------------------------
Aliased 0 equations, 181 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:int\' (cost = 5):
\CapSense:MeasureCH0:int\ <= ((\CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense:Net_1350\' (cost = 2):
\CapSense:Net_1350\ <= ((\CapSense:ClockGen:control_2\ and \CapSense:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\CapSense:Ioff_CH0\' (cost = 0):
\CapSense:Ioff_CH0\ <= (not \CapSense:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:cmp1\' (cost = 0):
\motorPWM:PWMUDB:cmp1\ <= (\motorPWM:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\motorPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \motorPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\motorPWM:PWMUDB:dith_count_1\ and \motorPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:fifo_load_polarized\' (cost = 1):
\sensorTimer:TimerUDB:fifo_load_polarized\ <= ((not \sensorTimer:TimerUDB:capture_last\ and Net_327));

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:timer_enable\' (cost = 0):
\sensorTimer:TimerUDB:timer_enable\ <= (\sensorTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not \sensorTimer:TimerUDB:control_1\ and not \sensorTimer:TimerUDB:int_capt_count_1\)
	OR (\sensorTimer:TimerUDB:control_1\ and \sensorTimer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \sensorTimer:TimerUDB:control_0\ and not \sensorTimer:TimerUDB:int_capt_count_0\)
	OR (\sensorTimer:TimerUDB:control_0\ and \sensorTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 4):
\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not \sensorTimer:TimerUDB:control_1\ and not \sensorTimer:TimerUDB:control_0\ and not \sensorTimer:TimerUDB:int_capt_count_1\ and not \sensorTimer:TimerUDB:int_capt_count_0\)
	OR (not \sensorTimer:TimerUDB:control_1\ and not \sensorTimer:TimerUDB:int_capt_count_1\ and \sensorTimer:TimerUDB:control_0\ and \sensorTimer:TimerUDB:int_capt_count_0\)
	OR (not \sensorTimer:TimerUDB:control_0\ and not \sensorTimer:TimerUDB:int_capt_count_0\ and \sensorTimer:TimerUDB:control_1\ and \sensorTimer:TimerUDB:int_capt_count_1\)
	OR (\sensorTimer:TimerUDB:control_1\ and \sensorTimer:TimerUDB:control_0\ and \sensorTimer:TimerUDB:int_capt_count_1\ and \sensorTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\' (cost = 60):
\sensorTimer:TimerUDB:sIntCapCount:MODULE_2:g1:a0:xeq\ <= ((not \sensorTimer:TimerUDB:control_1\ and not \sensorTimer:TimerUDB:control_0\ and not \sensorTimer:TimerUDB:int_capt_count_1\ and not \sensorTimer:TimerUDB:int_capt_count_0\)
	OR (not \sensorTimer:TimerUDB:control_1\ and not \sensorTimer:TimerUDB:int_capt_count_1\ and \sensorTimer:TimerUDB:control_0\ and \sensorTimer:TimerUDB:int_capt_count_0\)
	OR (not \sensorTimer:TimerUDB:control_0\ and not \sensorTimer:TimerUDB:int_capt_count_0\ and \sensorTimer:TimerUDB:control_1\ and \sensorTimer:TimerUDB:int_capt_count_1\)
	OR (\sensorTimer:TimerUDB:control_1\ and \sensorTimer:TimerUDB:control_0\ and \sensorTimer:TimerUDB:int_capt_count_1\ and \sensorTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\sensorTimer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\' (cost = 0):
\sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_0\ <= (not \sensorTimer:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:win_enable\' (cost = 8):
\CapSense:MeasureCH0:win_enable\ <= ((not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense:MeasureCH0:cnt_enable\ <= ((not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\motorPWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \motorPWM:PWMUDB:dith_count_0\ and \motorPWM:PWMUDB:dith_count_1\)
	OR (not \motorPWM:PWMUDB:dith_count_1\ and \motorPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \sensorTimer:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\sensorTimer:TimerUDB:capt_fifo_load\ <= ((not \sensorTimer:TimerUDB:capture_last\ and \sensorTimer:TimerUDB:control_7\ and Net_327));

Note:  Expanding virtual equation for '\sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\' (cost = 8):
\sensorTimer:TimerUDB:sIntCapCount:MODULE_3:g2:a0:s_1\ <= ((not \sensorTimer:TimerUDB:int_capt_count_0\ and \sensorTimer:TimerUDB:int_capt_count_1\)
	OR (not \sensorTimer:TimerUDB:int_capt_count_1\ and \sensorTimer:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 40 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \motorPWM:PWMUDB:final_capture\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \CapSense:IdacCH0:Net_123\[278] = \CapSense:MeasureCH0:cmp_in_reg\[43]
Removing Lhs of wire \motorPWM:PWMUDB:final_capture\[410] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[656] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[666] = zero[9]
Removing Lhs of wire \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[676] = zero[9]
Removing Lhs of wire \sensorTimer:TimerUDB:trig_reg\[807] = \sensorTimer:TimerUDB:control_7\[712]
Removing Lhs of wire \motorPWM:PWMUDB:runmode_enable\\D\[1016] = \motorPWM:PWMUDB:ctrl_enable\[321]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\CapSense.cyprj -dcpsoc3 CapSense.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.072ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.607, Family: PSoC3, Started at: Saturday, 28 February 2015 01:27:38
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\jingyis\Desktop\CapSense\CapSense.cydsn\CapSense.cyprj -d CY8C3866AXI-040 CapSense.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \motorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \motorPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\motorPWM:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\sensorTimer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\sensorTimer:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\sensorTimer:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
Assigning clock CapSense_Clock_tmp to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CapSense_IntClock'. Fanout=5, Signal=\CapSense:Net_2270\
    Digital Clock 1: Automatic-assigning  clock 'Clock_sensor'. Fanout=2, Signal=Net_294
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \CapSense:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \motorPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_sensor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_sensor, EnableOut: Constant 1
    UDB Clk/Enable \motorPWM:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_sensor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_sensor, EnableOut: Constant 1
    UDB Clk/Enable \sensorTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \sensorTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\CapSense:ClockGen:clock_detect\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:tmp_ppulse_udb\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_3\\D\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\sensorTimer:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\sensorTimer:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\sensorTimer:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\motorPWM:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\motorPWM:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_motor_for(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_55 ,
            pad => Pin_motor_for(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_327 ,
            pad => Pin_sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \CapSense:Net_2149\ ,
            pad => \CapSense:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(0)_PAD\ ,
            analog_term => \CapSense:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(1)_PAD\ ,
            analog_term => \CapSense:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(2)\
        Attributes:
            Alias: LinearSlider0_e0__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(2)_PAD\ ,
            analog_term => \CapSense:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(3)\
        Attributes:
            Alias: LinearSlider0_e1__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(3)_PAD\ ,
            analog_term => \CapSense:Net_1410_3\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(4)\
        Attributes:
            Alias: LinearSlider0_e2__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(4)_PAD\ ,
            analog_term => \CapSense:Net_1410_4\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(5)\
        Attributes:
            Alias: LinearSlider0_e3__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(5)_PAD\ ,
            analog_term => \CapSense:Net_1410_5\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(6)\
        Attributes:
            Alias: LinearSlider0_e4__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \CapSense:PortCH0(6)_PAD\ ,
            analog_term => \CapSense:Net_1410_6\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_55, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM:PWMUDB:ctrl_enable\ * \motorPWM:PWMUDB:compare1\
        );
        Output = Net_55 (fanout=1)

    MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=1)

    MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=6)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense:ClockGen:ppulse_equal\ * 
              !\CapSense:ClockGen:ppulse_less\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:Net_1603\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:Net_1603\ * !\CapSense:DigitalClk\ * 
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Net_1603\ * !\CapSense:MeasureCH0:zw0\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Net_1603\ * !\CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Net_1603\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:Net_1603\ * \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Net_1603\ * \CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + \CapSense:Net_1603\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:ClockGen:control_4\ * 
              \CapSense:ClockGen:tmp_ppulse_reg\
            + \CapSense:ClockGen:control_4\ * \CapSense:ClockGen:cmsb_reg\
        );
        Output = \CapSense:PreChargeClk\ (fanout=1)

    MacroCell: Name=\CapSense:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)

    MacroCell: Name=\motorPWM:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \motorPWM:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\motorPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM:PWMUDB:compare1\
        );
        Output = \motorPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\motorPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM:PWMUDB:ctrl_enable\
        );
        Output = \motorPWM:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\motorPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM:PWMUDB:compare1\ * !\motorPWM:PWMUDB:prevCompare1\
        );
        Output = \motorPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\motorPWM:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPWM:PWMUDB:final_kill_reg\
        );
        Output = \motorPWM:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\sensorTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sensorTimer:TimerUDB:control_7\ * Net_327 * 
              !\sensorTimer:TimerUDB:capture_last\
        );
        Output = \sensorTimer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\sensorTimer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              !\sensorTimer:TimerUDB:int_capt_count_1\ * 
              !\sensorTimer:TimerUDB:int_capt_count_0\
            + !\sensorTimer:TimerUDB:control_1\ * 
              \sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              !\sensorTimer:TimerUDB:int_capt_count_1\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
            + \sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\ * 
              !\sensorTimer:TimerUDB:int_capt_count_0\
            + \sensorTimer:TimerUDB:control_1\ * 
              \sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
        );
        Output = \sensorTimer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\sensorTimer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_327
        );
        Output = \sensorTimer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\sensorTimer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              !\sensorTimer:TimerUDB:int_capt_count_1\ * 
              !\sensorTimer:TimerUDB:int_capt_count_0\
            + \sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\ * 
              !\sensorTimer:TimerUDB:int_capt_count_0\
            + !\sensorTimer:TimerUDB:capt_fifo_load\
        );
        Output = \sensorTimer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\sensorTimer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\
            + \sensorTimer:TimerUDB:control_1\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
            + !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
            + \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
        );
        Output = \sensorTimer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\sensorTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sensorTimer:TimerUDB:control_7\ * 
              \sensorTimer:TimerUDB:per_zero\
        );
        Output = \sensorTimer:TimerUDB:status_tc\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => \CapSense:Net_2270\ ,
            cs_addr_1 => \CapSense:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CapSense:ClockGen:inter_reset\ ,
            z0_comb => \CapSense:ClockGen:cs_addr_1\ ,
            ce1_comb => \CapSense:ClockGen:ppulse_equal\ ,
            cl1_comb => \CapSense:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:ClockGen:sC8:PRSdp:u0\
        PORT MAP (
            clock => \CapSense:Net_2270\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense:ClockGen:cmsb_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense:Net_2270\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense:MeasureCH0:zc0\ ,
            z1_comb => \CapSense:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense:Net_2270\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense:MeasureCH0:zw0\ ,
            z1_comb => \CapSense:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\motorPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_294 ,
            cs_addr_2 => \motorPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorPWM:PWMUDB:runmode_enable\ ,
            chain_out => \motorPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \motorPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\motorPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_294 ,
            cs_addr_2 => \motorPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \motorPWM:PWMUDB:compare1\ ,
            z0_comb => \motorPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \motorPWM:PWMUDB:status_3\ ,
            chain_in => \motorPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \motorPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\sensorTimer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \sensorTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \sensorTimer:TimerUDB:per_zero\ ,
            f0_load => \sensorTimer:TimerUDB:capt_fifo_load\ ,
            chain_out => \sensorTimer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \sensorTimer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\sensorTimer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \sensorTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \sensorTimer:TimerUDB:per_zero\ ,
            f0_load => \sensorTimer:TimerUDB:capt_fifo_load\ ,
            chain_in => \sensorTimer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \sensorTimer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \sensorTimer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \sensorTimer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\sensorTimer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \sensorTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \sensorTimer:TimerUDB:per_zero\ ,
            f0_load => \sensorTimer:TimerUDB:capt_fifo_load\ ,
            chain_in => \sensorTimer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \sensorTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \sensorTimer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \sensorTimer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\sensorTimer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_1 => \sensorTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \sensorTimer:TimerUDB:per_zero\ ,
            f0_load => \sensorTimer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \sensorTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \sensorTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \sensorTimer:TimerUDB:status_2\ ,
            chain_in => \sensorTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \sensorTimer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\motorPWM:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_294 ,
            status_5 => \motorPWM:PWMUDB:status_5\ ,
            status_3 => \motorPWM:PWMUDB:status_3\ ,
            status_2 => \motorPWM:PWMUDB:tc_i\ ,
            status_0 => \motorPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\sensorTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \sensorTimer:TimerUDB:status_3\ ,
            status_2 => \sensorTimer:TimerUDB:status_2\ ,
            status_1 => \sensorTimer:TimerUDB:capt_int_temp\ ,
            status_0 => \sensorTimer:TimerUDB:status_tc\ ,
            interrupt => Net_59 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\CapSense:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense:Net_2270\ ,
            in => \CapSense:Cmp_CH0\ ,
            out => \CapSense:MeasureCH0:cmp_in_reg\ ,
            clk_en => \CapSense:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense:ClockGen:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => \CapSense:Net_2270\ ,
            control_7 => \CapSense:ClockGen:control_7\ ,
            control_6 => \CapSense:ClockGen:control_6\ ,
            control_5 => \CapSense:ClockGen:control_5\ ,
            control_4 => \CapSense:ClockGen:control_4\ ,
            control_3 => \CapSense:ClockGen:control_3\ ,
            control_2 => \CapSense:ClockGen:control_2\ ,
            control_1 => \CapSense:ClockGen:control_1\ ,
            control_0 => \CapSense:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\motorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_294 ,
            control_7 => \motorPWM:PWMUDB:ctrl_enable\ ,
            control_6 => \motorPWM:PWMUDB:control_6\ ,
            control_5 => \motorPWM:PWMUDB:control_5\ ,
            control_4 => \motorPWM:PWMUDB:control_4\ ,
            control_3 => \motorPWM:PWMUDB:control_3\ ,
            control_2 => \motorPWM:PWMUDB:control_2\ ,
            control_1 => \motorPWM:PWMUDB:control_1\ ,
            control_0 => \motorPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\sensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \sensorTimer:TimerUDB:control_7\ ,
            control_6 => \sensorTimer:TimerUDB:control_6\ ,
            control_5 => \sensorTimer:TimerUDB:control_5\ ,
            control_4 => \sensorTimer:TimerUDB:control_4\ ,
            control_3 => \sensorTimer:TimerUDB:control_3\ ,
            control_2 => \sensorTimer:TimerUDB:control_2\ ,
            control_1 => \sensorTimer:TimerUDB:control_1\ ,
            control_0 => \sensorTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense:Net_2270\ ,
            reset => \CapSense:ClockGen:inter_reset\ ,
            tc => \CapSense:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =sensorInterrupt
        PORT MAP (
            interrupt => Net_59 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    3 :    5 :    8 :  37.50%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   20 :   52 :   72 :  27.78%
Macrocells                    :   29 :  163 :  192 :  15.10%
Unique Pterms                 :   48 :  336 :  384 :  12.50%
Total Pterms                  :   49 :      :      : 
Datapath Cells                :   10 :   14 :   24 :  41.67%
Status Cells                  :    3 :   21 :   24 :  12.50%
            StatusI Registers :    2 
Control Cells                 :    4 :   20 :   24 :  16.67%
            Control Registers :    3 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    2 :   30 :   32 :   6.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    1 :    3 :    4 :  25.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    1 :    1 :    2 :  50.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.169ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(4)][IoId=(6)] : Pin_motor_for(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_sensor(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \CapSense:CmodCH0(0)\ (fixed)
IO_6@[IOP=(5)][IoId=(6)] : \CapSense:PortCH0(0)\ (fixed)
IO_5@[IOP=(5)][IoId=(5)] : \CapSense:PortCH0(1)\ (fixed)
IO_0@[IOP=(5)][IoId=(0)] : \CapSense:PortCH0(2)\ (fixed)
IO_1@[IOP=(5)][IoId=(1)] : \CapSense:PortCH0(3)\ (fixed)
IO_2@[IOP=(5)][IoId=(2)] : \CapSense:PortCH0(4)\ (fixed)
IO_3@[IOP=(5)][IoId=(3)] : \CapSense:PortCH0(5)\ (fixed)
IO_4@[IOP=(5)][IoId=(4)] : \CapSense:PortCH0(6)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense:BufCH0\
Comparator[3]@[FFB(Comparator,3)] : \CapSense:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CapSense:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense:VrefRefCH0\
Log: apr.M0058: The analog placement iterative improvement is 59% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 79% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(4)][IoId=(6)] : Pin_motor_for(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_sensor(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \CapSense:CmodCH0(0)\ (fixed)
IO_6@[IOP=(5)][IoId=(6)] : \CapSense:PortCH0(0)\ (fixed)
IO_5@[IOP=(5)][IoId=(5)] : \CapSense:PortCH0(1)\ (fixed)
IO_0@[IOP=(5)][IoId=(0)] : \CapSense:PortCH0(2)\ (fixed)
IO_1@[IOP=(5)][IoId=(1)] : \CapSense:PortCH0(3)\ (fixed)
IO_2@[IOP=(5)][IoId=(2)] : \CapSense:PortCH0(4)\ (fixed)
IO_3@[IOP=(5)][IoId=(3)] : \CapSense:PortCH0(5)\ (fixed)
IO_4@[IOP=(5)][IoId=(4)] : \CapSense:PortCH0(6)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense:BufCH0\
Comparator[0]@[FFB(Comparator,0)] : \CapSense:CompCH0:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \CapSense:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense:VrefRefCH0\

Analog Placement phase: Elapsed time ==> 10s.871ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Connect Signal: \CapSense:Net_2072\ => (CapSenseBuf0 Out (1146)) 
Route#3181: 
  (CapSenseBuf0 Out (1146)) 
Connect Signal: \CapSense:Net_1410_0\ => (GPIO P5[6] (400)) 
Route#3182: 
  (GPIO P5[6] (400)) 
Connect Signal: \CapSense:Net_1410_1\ => (GPIO P5[5] (395)) 
Route#3183: 
  (GPIO P5[5] (395)) 
Connect Signal: \CapSense:Net_1410_2\ => (GPIO P5[0] (370)) 
Route#3184: 
  (GPIO P5[0] (370)) 
Connect Signal: \CapSense:Net_1410_3\ => (GPIO P5[1] (375)) 
Route#3185: 
  (GPIO P5[1] (375)) 
Connect Signal: \CapSense:Net_1410_4\ => (GPIO P5[2] (380)) 
Route#3186: 
  (GPIO P5[2] (380)) 
Connect Signal: \CapSense:Net_1410_5\ => (GPIO P5[3] (385)) 
Route#3187: 
  (GPIO P5[3] (385)) 
Connect Signal: \CapSense:Net_1410_6\ => (GPIO P5[4] (390)) 
Route#3188: 
  (GPIO P5[4] (390)) 
Connect Signal: \CapSense:Net_2149\ => (CapSenseBuf0 Vchan (1149)) (GPIO P6[4] (310)) 
Route#3189: 
  (GPIO P6[4] (310)) [GPIO P6[4] Wire [610]] 
    (GPIO P6[4] Sw__1a (313)) [GPIO P6[4] Sw__1b [109]] (GPIO P6[4] Sw__1c (314)##) [AGL[0] [603]] 
    (CapSenseBuf0 VChan Buf Mux AGL[0] Sw (1156)) [CapSenseBuf0 VChan Buf Mux AGL[0] [736]] 
    (CapSenseBuf0 VChan Buf Mux__0c (1155)!!) [CapSenseBuf0 VChan Buf Mux__0b [461]] (CapSenseBuf0 VChan Buf Mux__0a (1154)) [CapSenseBuf0 VChan Buf [732]] 
    (CapSenseBuf0 Vchan (1149)) 
Connect Signal: \CapSense:Net_2260\ => (Comparator 0+ (669)) 
Route#3190: 
  (Comparator 0+ (669)) 
Connect Signal: \CapSense:Net_2311\ => (VIDAC Iout 1 (595)) 
Route#3191: 
  (VIDAC Iout 1 (595)) 
Connect Signal: \CapSense:Net_2129\ => (CapSenseBuf0 Vref (1148)) (Comparator 0- (673)) (VRef Block 1.024v (1071)) 
Route#3194: 
  (VRef Block 1.024v (1071)) [1.024v_vref Wire [507]] 
    (1.024v_vref Wire comp0 Sw (1084)) [1.024v_vref Wire comp0 [715]] 
    (CMP0 Vref Mux__0c (1131)##) [CMP0 Vref Mux__0b [453]] (CMP0 Vref Mux__0a (1130)) [comp0- Wire [670]] 
    (Comparator 0- (673)) 
  (VRef Block 1.024v (1071)) [1.024v_vref Wire [507]] 
    (CapSenseBuf0 Vref Buf Mux 1.024v_vref Sw (1169)) [CapSenseBuf0 Vref Buf Mux 1.024v_vref Wire [739]] 
    (CapSenseBuf0 Vref Buf Mux__1c (1165)!!) [CapSenseBuf0 Vref Buf Mux__1b [465]] (CapSenseBuf0 Vref Buf Mux__1a (1164)) [CapSenseBuf0 Vref Buf [731]] 
    (CapSenseBuf0 Vref (1148)) 
Connect Signal: \CapSense:IdacCH0:Net_124\ => (VIDAC Vout 1 (591)) 
Route#3195: 
  (VIDAC Vout 1 (591)) 
Connect Mux: Amux::\CapSense:AMuxCH0\ => { 
  (CapSenseBuf0 Out (1146)) } -->> {{  { 
  (GPIO P5[6] (400)) } || { 
  (GPIO P5[5] (395)) } || { 
  (GPIO P5[0] (370)) } || { 
  (GPIO P5[1] (375)) } || { 
  (GPIO P5[2] (380)) } || { 
  (GPIO P5[3] (385)) } || { 
  (GPIO P5[4] (390)) } || { 
  (GPIO P6[4] (310)) [GPIO P6[4] Wire [610]] 
    (GPIO P6[4] Sw__1a (313)) [GPIO P6[4] Sw__1b [109]] (GPIO P6[4] Sw__1c (314)##) [AGL[0] [603]] 
    (CapSenseBuf0 VChan Buf Mux AGL[0] Sw (1156)) [CapSenseBuf0 VChan Buf Mux AGL[0] [736]] 
    (CapSenseBuf0 VChan Buf Mux__0c (1155)!!) [CapSenseBuf0 VChan Buf Mux__0b [461]] (CapSenseBuf0 VChan Buf Mux__0a (1154)) [CapSenseBuf0 VChan Buf [732]] 
    (CapSenseBuf0 Vchan (1149)) } || { 
  (Comparator 0+ (669)) } || { 
  (VIDAC Iout 1 (595)) } }}
Route#3192: 
  (CapSenseBuf0 Out (1146)) [CapSenseBuf0 Out Wire [730]] 
    (CapSenseBuf0 Out Wire Sw (1147)) [amuxbusL [488]] 
    (comp0+ Sw__0c (678)##) 
  (CapSenseBuf0 Out Wire Sw (1147)) [amuxbusL [488]] 
    (amuxbusL2amuxbusR__0a (496)) [amuxbusL2amuxbusR__0b [184]] (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [542]] 
    (GPIO P5[0] Sw__0c (372)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [542]] 
    (GPIO P5[1] Sw__0c (377)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [542]] 
    (i1 Sw__0c (644)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [542]] 
    (GPIO P5[3] Sw__0c (387)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [542]] 
    (GPIO P5[2] Sw__0c (382)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [542]] 
    (GPIO P5[4] Sw__0c (392)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [542]] 
    (GPIO P5[5] Sw__0c (397)##) 
  (amuxbusL2amuxbusR__0c (497)##) [amuxbusR [542]] 
    (GPIO P5[6] Sw__0c (402)##) 
  (CapSenseBuf0 Out Wire Sw (1147)) [amuxbusL [488]] 
    (GPIO P6[4] Sw__0c (312)##) 
Route#3193: 
  (comp0+ Sw__0c (678)##) [comp0+ Sw__0b [255]] (comp0+ Sw__0a (677)) [comp0+ Wire [666]] 
    (Comparator 0+ (669)) 
  (GPIO P5[0] Sw__0c (372)##) [GPIO P5[0] Sw__0b [132]] (GPIO P5[0] Sw__0a (371)) [GPIO P5[0] Wire [622]] 
    (GPIO P5[0] (370)) 
  (GPIO P5[1] Sw__0c (377)##) [GPIO P5[1] Sw__0b [134]] (GPIO P5[1] Sw__0a (376)) [GPIO P5[1] Wire [624]] 
    (GPIO P5[1] (375)) 
  (i1 Sw__0c (644)##) [i1 Sw__0b [242]] (i1 Sw__0a (643)) [i1 Wire [664]] 
    (VIDAC Iout 1 (595)) 
  (GPIO P5[3] Sw__0c (387)##) [GPIO P5[3] Sw__0b [138]] (GPIO P5[3] Sw__0a (386)) [GPIO P5[3] Wire [628]] 
    (GPIO P5[3] (385)) 
  (GPIO P5[2] Sw__0c (382)##) [GPIO P5[2] Sw__0b [136]] (GPIO P5[2] Sw__0a (381)) [GPIO P5[2] Wire [626]] 
    (GPIO P5[2] (380)) 
  (GPIO P5[4] Sw__0c (392)##) [GPIO P5[4] Sw__0b [140]] (GPIO P5[4] Sw__0a (391)) [GPIO P5[4] Wire [630]] 
    (GPIO P5[4] (390)) 
  (GPIO P5[5] Sw__0c (397)##) [GPIO P5[5] Sw__0b [142]] (GPIO P5[5] Sw__0a (396)) [GPIO P5[5] Wire [631]] 
    (GPIO P5[5] (395)) 
  (GPIO P5[6] Sw__0c (402)##) [GPIO P5[6] Sw__0b [144]] (GPIO P5[6] Sw__0a (401)) [GPIO P5[6] Wire [632]] 
    (GPIO P5[6] (400)) 
  (GPIO P6[4] Sw__0c (312)##) [GPIO P6[4] Sw__0b [108]] (GPIO P6[4] Sw__0a (311)) 
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 0s.608ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.22
                   Pterms :            2.72
               Macrocells :            1.61
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 342, final cost is 342 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       7.60 :       2.90
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\motorPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM:PWMUDB:compare1\
        );
        Output = \motorPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motorPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM:PWMUDB:compare1\ * !\motorPWM:PWMUDB:prevCompare1\
        );
        Output = \motorPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_55, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM:PWMUDB:ctrl_enable\ * \motorPWM:PWMUDB:compare1\
        );
        Output = Net_55 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\motorPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM:PWMUDB:ctrl_enable\
        );
        Output = \motorPWM:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\motorPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_294 ,
        cs_addr_2 => \motorPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \motorPWM:PWMUDB:compare1\ ,
        z0_comb => \motorPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \motorPWM:PWMUDB:status_3\ ,
        chain_in => \motorPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \motorPWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\motorPWM:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_294 ,
        status_5 => \motorPWM:PWMUDB:status_5\ ,
        status_3 => \motorPWM:PWMUDB:status_3\ ,
        status_2 => \motorPWM:PWMUDB:tc_i\ ,
        status_0 => \motorPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\motorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_294 ,
        control_7 => \motorPWM:PWMUDB:ctrl_enable\ ,
        control_6 => \motorPWM:PWMUDB:control_6\ ,
        control_5 => \motorPWM:PWMUDB:control_5\ ,
        control_4 => \motorPWM:PWMUDB:control_4\ ,
        control_3 => \motorPWM:PWMUDB:control_3\ ,
        control_2 => \motorPWM:PWMUDB:control_2\ ,
        control_1 => \motorPWM:PWMUDB:control_1\ ,
        control_0 => \motorPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:Net_1603\ * \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\sensorTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sensorTimer:TimerUDB:control_7\ * 
              \sensorTimer:TimerUDB:per_zero\
        );
        Output = \sensorTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:Net_1603\ * !\CapSense:DigitalClk\ * 
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Net_1603\ * !\CapSense:MeasureCH0:zw0\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Net_1603\ * !\CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:Net_1603\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\sensorTimer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \sensorTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \sensorTimer:TimerUDB:per_zero\ ,
        f0_load => \sensorTimer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \sensorTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \sensorTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \sensorTimer:TimerUDB:status_2\ ,
        chain_in => \sensorTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \sensorTimer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\sensorTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \sensorTimer:TimerUDB:status_3\ ,
        status_2 => \sensorTimer:TimerUDB:status_2\ ,
        status_1 => \sensorTimer:TimerUDB:capt_int_temp\ ,
        status_0 => \sensorTimer:TimerUDB:status_tc\ ,
        interrupt => Net_59 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:Net_1603\ * \CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + \CapSense:Net_1603\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\sensorTimer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \sensorTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \sensorTimer:TimerUDB:per_zero\ ,
        f0_load => \sensorTimer:TimerUDB:capt_fifo_load\ ,
        chain_out => \sensorTimer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \sensorTimer:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\CapSense:ClockGen:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => \CapSense:Net_2270\ ,
        control_7 => \CapSense:ClockGen:control_7\ ,
        control_6 => \CapSense:ClockGen:control_6\ ,
        control_5 => \CapSense:ClockGen:control_5\ ,
        control_4 => \CapSense:ClockGen:control_4\ ,
        control_3 => \CapSense:ClockGen:control_3\ ,
        control_2 => \CapSense:ClockGen:control_2\ ,
        control_1 => \CapSense:ClockGen:control_1\ ,
        control_0 => \CapSense:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:Net_1603\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense:ClockGen:ppulse_equal\ * 
              !\CapSense:ClockGen:ppulse_less\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:ClockGen:control_4\ * 
              \CapSense:ClockGen:tmp_ppulse_reg\
            + \CapSense:ClockGen:control_4\ * \CapSense:ClockGen:cmsb_reg\
        );
        Output = \CapSense:PreChargeClk\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => \CapSense:Net_2270\ ,
        cs_addr_1 => \CapSense:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CapSense:ClockGen:inter_reset\ ,
        z0_comb => \CapSense:ClockGen:cs_addr_1\ ,
        ce1_comb => \CapSense:ClockGen:ppulse_equal\ ,
        cl1_comb => \CapSense:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:mrst\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense:Net_2270\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense:MeasureCH0:zc0\ ,
        z1_comb => \CapSense:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\sensorTimer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              !\sensorTimer:TimerUDB:int_capt_count_1\ * 
              !\sensorTimer:TimerUDB:int_capt_count_0\
            + !\sensorTimer:TimerUDB:control_1\ * 
              \sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              !\sensorTimer:TimerUDB:int_capt_count_1\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
            + \sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\ * 
              !\sensorTimer:TimerUDB:int_capt_count_0\
            + \sensorTimer:TimerUDB:control_1\ * 
              \sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
        );
        Output = \sensorTimer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\motorPWM:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPWM:PWMUDB:final_kill_reg\
        );
        Output = \motorPWM:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\motorPWM:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_294) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \motorPWM:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\motorPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_294 ,
        cs_addr_2 => \motorPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorPWM:PWMUDB:runmode_enable\ ,
        chain_out => \motorPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \motorPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:cmp_in_reg\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\sensorTimer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \sensorTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \sensorTimer:TimerUDB:per_zero\ ,
        f0_load => \sensorTimer:TimerUDB:capt_fifo_load\ ,
        chain_in => \sensorTimer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \sensorTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \sensorTimer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \sensorTimer:TimerUDB:sT32:timerdp:u3\

synccell: Name =\CapSense:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense:Net_2270\ ,
        in => \CapSense:Cmp_CH0\ ,
        out => \CapSense:MeasureCH0:cmp_in_reg\ ,
        clk_en => \CapSense:DigitalClk\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense:DigitalClk\)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:Net_2270\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\sensorTimer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_1 => \sensorTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \sensorTimer:TimerUDB:per_zero\ ,
        f0_load => \sensorTimer:TimerUDB:capt_fifo_load\ ,
        chain_in => \sensorTimer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \sensorTimer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \sensorTimer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \sensorTimer:TimerUDB:sT32:timerdp:u2\

count7cell: Name =\CapSense:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense:Net_2270\ ,
        reset => \CapSense:ClockGen:inter_reset\ ,
        tc => \CapSense:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\sensorTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \sensorTimer:TimerUDB:control_7\ * Net_327 * 
              !\sensorTimer:TimerUDB:capture_last\
        );
        Output = \sensorTimer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:ClockGen:sC8:PRSdp:u0\
    PORT MAP (
        clock => \CapSense:Net_2270\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense:ClockGen:cmsb_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\sensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \sensorTimer:TimerUDB:control_7\ ,
        control_6 => \sensorTimer:TimerUDB:control_6\ ,
        control_5 => \sensorTimer:TimerUDB:control_5\ ,
        control_4 => \sensorTimer:TimerUDB:control_4\ ,
        control_3 => \sensorTimer:TimerUDB:control_3\ ,
        control_2 => \sensorTimer:TimerUDB:control_2\ ,
        control_1 => \sensorTimer:TimerUDB:control_1\ ,
        control_0 => \sensorTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\sensorTimer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              !\sensorTimer:TimerUDB:int_capt_count_1\ * 
              !\sensorTimer:TimerUDB:int_capt_count_0\
            + \sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\ * 
              !\sensorTimer:TimerUDB:int_capt_count_0\
            + !\sensorTimer:TimerUDB:capt_fifo_load\
        );
        Output = \sensorTimer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\sensorTimer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \sensorTimer:TimerUDB:control_1\ * 
              !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\
            + \sensorTimer:TimerUDB:control_1\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
            + !\sensorTimer:TimerUDB:control_0\ * 
              \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
            + \sensorTimer:TimerUDB:capt_fifo_load\ * 
              \sensorTimer:TimerUDB:int_capt_count_1\ * 
              \sensorTimer:TimerUDB:int_capt_count_0\
        );
        Output = \sensorTimer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\sensorTimer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_327
        );
        Output = \sensorTimer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense:Net_2270\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense:MeasureCH0:zw0\ ,
        z1_comb => \CapSense:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =sensorInterrupt
        PORT MAP (
            interrupt => Net_59 );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_327 ,
        pad => Pin_sensor(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_motor_for(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_55 ,
        pad => Pin_motor_for(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:PortCH0(2)\
    Attributes:
        Alias: LinearSlider0_e0__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(2)_PAD\ ,
        analog_term => \CapSense:Net_1410_2\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:PortCH0(3)\
    Attributes:
        Alias: LinearSlider0_e1__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(3)_PAD\ ,
        analog_term => \CapSense:Net_1410_3\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:PortCH0(4)\
    Attributes:
        Alias: LinearSlider0_e2__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(4)_PAD\ ,
        analog_term => \CapSense:Net_1410_4\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:PortCH0(5)\
    Attributes:
        Alias: LinearSlider0_e3__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(5)_PAD\ ,
        analog_term => \CapSense:Net_1410_5\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:PortCH0(6)\
    Attributes:
        Alias: LinearSlider0_e4__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(6)_PAD\ ,
        analog_term => \CapSense:Net_1410_6\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:PortCH0(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(1)_PAD\ ,
        analog_term => \CapSense:Net_1410_1\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:PortCH0(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \CapSense:PortCH0(0)_PAD\ ,
        analog_term => \CapSense:Net_1410_0\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = \CapSense:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \CapSense:Net_2149\ ,
        pad => \CapSense:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: 
    CapSense Block @ [FFB(CapSense,0)]: 
    capsensecell: Name =CapSense
        PORT MAP (
            rt => \CapSense:PreChargeClk\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \CapSense:Net_2270\ ,
            dclk_0 => \CapSense:Net_2270_local\ ,
            dclk_glb_1 => Net_294 ,
            dclk_1 => Net_294_local ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,0)]: 
    comparatorcell: Name =\CapSense:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense:Net_2260\ ,
            vminus => \CapSense:Net_2129\ ,
            out => \CapSense:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\CapSense:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CapSense:MeasureCH0:cmp_in_reg\ ,
            vout => \CapSense:IdacCH0:Net_124\ ,
            iout => \CapSense:Net_2311\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: 
    CapSense Buffer @ [FFB(CsAbuf,0)]: 
    csabufcell: Name =\CapSense:BufCH0\
        PORT MAP (
            vchan => \CapSense:Net_2149\ ,
            vref => \CapSense:Net_2129\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\CapSense:VrefRefCH0\
        PORT MAP (
            vout => \CapSense:Net_2129\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:AMuxCH0\
        PORT MAP (
            muxin_9 => \CapSense:Net_2311\ ,
            muxin_8 => \CapSense:Net_2260\ ,
            muxin_7 => \CapSense:Net_2149\ ,
            muxin_6 => \CapSense:Net_1410_6\ ,
            muxin_5 => \CapSense:Net_1410_5\ ,
            muxin_4 => \CapSense:Net_1410_4\ ,
            muxin_3 => \CapSense:Net_1410_3\ ,
            muxin_2 => \CapSense:Net_1410_2\ ,
            muxin_1 => \CapSense:Net_1410_1\ ,
            muxin_0 => \CapSense:Net_1410_0\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000"
            muxin_width = 10
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   4 |   2 |     * |      NONE |     HI_Z_DIGITAL |         Pin_sensor(0) | FB(Net_327)
     |   6 |     * |      NONE |         CMOS_OUT |      Pin_motor_for(0) | In(Net_55)
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(2)\ | Analog(\CapSense:Net_1410_2\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(3)\ | Analog(\CapSense:Net_1410_3\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(4)\ | Analog(\CapSense:Net_1410_4\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(5)\ | Analog(\CapSense:Net_1410_5\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(6)\ | Analog(\CapSense:Net_1410_6\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(1)\ | Analog(\CapSense:Net_1410_1\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(0)\ | Analog(\CapSense:Net_1410_0\)
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   6 |   4 |     * |      NONE |      HI_Z_ANALOG | \CapSense:CmodCH0(0)\ | Analog(\CapSense:Net_2149\)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 2s.433ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.508ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CapSense_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.912ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.308ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 19s.456ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 19s.504ms
API generation phase: Elapsed time ==> 2s.357ms
Dependency generation phase: Elapsed time ==> 0s.005ms
Cleanup phase: Elapsed time ==> 0s.001ms
