{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608047675012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608047675031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 23:54:34 2020 " "Processing started: Tue Dec 15 23:54:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608047675031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047675031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047675031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608047675736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608047675736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ui_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uI_C " "Found entity 1: uI_C" {  } { { "uI_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uI_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ua_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gegs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gegs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GEGS_MD " "Found entity 1: GEGS_MD" {  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file up_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM " "Found entity 1: uP_ROM" {  } { { "uP_ROM.v" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "decoder_A.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "decoder_B.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file up_rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM1 " "Found entity 1: uP_ROM1" {  } { { "uP_ROM1.v" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Step3 " "Found entity 1: Step3" {  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8 " "Found entity 1: RAM8" {  } { { "RAM8.v" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cputop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUTop " "Found entity 1: CPUTop" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047695771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047695771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUTop " "Elaborating entity \"CPUTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608047696019 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "FC " "Pin \"FC\" is missing source" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 704 56 232 720 "FC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1608047696026 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst7 " "Primitive \"GND\" of instance \"inst7\" not used" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 784 744 776 816 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1608047696026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst1 " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst1\"" {  } { { "CPUTop.bdf" "inst1" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 48 584 728 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst1\|decoder_C:inst35 " "Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst1\|decoder_C:inst35\"" {  } { { "uPC.bdf" "inst35" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 392 496 592 552 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst1\|decoder_C:inst35\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"uPC:inst1\|decoder_C:inst35\|74138:inst\"" {  } { { "decoder_C.bdf" "inst" { Schematic "D:/dm/q17.1/CPUDesign/decoder_C.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst1\|decoder_C:inst35\|74138:inst " "Elaborated megafunction instantiation \"uPC:inst1\|decoder_C:inst35\|74138:inst\"" {  } { { "decoder_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_C.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_ROM1 uPC:inst1\|uP_ROM1:inst32 " "Elaborating entity \"uP_ROM1\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\"" {  } { { "uPC.bdf" "inst32" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 240 992 1208 368 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM1.v" "altsyncram_component" { Text "D:/dm/q17.1/CPUDesign/uP_ROM1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM1.v" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component " "Instantiated megafunction \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uP_ROM.mif " "Parameter \"init_file\" = \"uP_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047696241 ""}  } { { "uP_ROM1.v" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047696241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpd1 " "Found entity 1: altsyncram_vpd1" {  } { { "db/altsyncram_vpd1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047696323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047696323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpd1 uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated " "Elaborating entity \"altsyncram_vpd1\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58f2 " "Found entity 1: altsyncram_58f2" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047696403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047696403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58f2 uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1 " "Elaborating entity \"altsyncram_58f2\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\"" {  } { { "db/altsyncram_vpd1.tdf" "altsyncram1" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047696404 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "39 64 0 1 1 " "39 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "25 63 " "Addresses ranging from 25 to 63 are not initialized" {  } { { "D:/dm/q17.1/CPUDesign/uP_ROM.mif" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1608047696411 ""}  } { { "D:/dm/q17.1/CPUDesign/uP_ROM.mif" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1608047696411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vpd1.tdf" "mgl_prim2" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vpd1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047697267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047697267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047697267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047697267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047697267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047697267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047697267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047697267 ""}  } { { "db/altsyncram_vpd1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047697267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst1\|uA_reg:inst31 " "Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst1\|uA_reg:inst31\"" {  } { { "uPC.bdf" "inst31" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 240 752 880 368 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI_C uPC:inst1\|uI_C:inst34 " "Elaborating entity \"uI_C\" for hierarchy \"uPC:inst1\|uI_C:inst34\"" {  } { { "uPC.bdf" "inst34" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 224 432 568 384 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D uPC:inst1\|decoder_D:inst38 " "Elaborating entity \"decoder_D\" for hierarchy \"uPC:inst1\|decoder_D:inst38\"" {  } { { "uPC.bdf" "inst38" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 464 1152 1248 592 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M uPC:inst1\|decoder_D:inst38\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"uPC:inst1\|decoder_D:inst38\|74139M:inst\"" {  } { { "decoder_D.bdf" "inst" { Schematic "D:/dm/q17.1/CPUDesign/decoder_D.bdf" { { 136 432 536 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047697996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst1\|decoder_D:inst38\|74139M:inst " "Elaborated megafunction instantiation \"uPC:inst1\|decoder_D:inst38\|74139M:inst\"" {  } { { "decoder_D.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_D.bdf" { { 136 432 536 232 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst1\|decoder_A:inst37 " "Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst1\|decoder_A:inst37\"" {  } { { "uPC.bdf" "inst37" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 448 920 1016 608 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst1\|decoder_B:inst36 " "Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst1\|decoder_B:inst36\"" {  } { { "uPC.bdf" "inst36" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 392 704 800 552 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Step3 Step3:inst2 " "Elaborating entity \"Step3\" for hierarchy \"Step3:inst2\"" {  } { { "CPUTop.bdf" "inst2" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 344 56 152 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst " "Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst\"" {  } { { "CPUTop.bdf" "inst" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 80 200 368 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu181a.v 1 1 " "Using design file alu181a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "alu181a.v" "" { Text "D:/dm/q17.1/CPUDesign/alu181a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047698104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1608047698104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU_MD:inst\|ALU181A:inst10 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU_MD:inst\|ALU181A:inst10\"" {  } { { "ALU_MD.bdf" "inst10" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 448 1464 1616 592 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH ALU_MD:inst\|LPM_LATCH:inst11 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"ALU_MD:inst\|LPM_LATCH:inst11\"" {  } { { "ALU_MD.bdf" "inst11" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 408 1160 1272 520 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst\|LPM_LATCH:inst11 " "Elaborated megafunction instantiation \"ALU_MD:inst\|LPM_LATCH:inst11\"" {  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 408 1160 1272 520 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst\|LPM_LATCH:inst11 " "Instantiated megafunction \"ALU_MD:inst\|LPM_LATCH:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698183 ""}  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 408 1160 1272 520 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047698183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI ALU_MD:inst\|LPM_BUSTRI:inst8 " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"ALU_MD:inst\|LPM_BUSTRI:inst8\"" {  } { { "ALU_MD.bdf" "inst8" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 616 1488 1632 712 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst\|LPM_BUSTRI:inst8 " "Elaborated megafunction instantiation \"ALU_MD:inst\|LPM_BUSTRI:inst8\"" {  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 616 1488 1632 712 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst\|LPM_BUSTRI:inst8 " "Instantiated megafunction \"ALU_MD:inst\|LPM_BUSTRI:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698233 ""}  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 616 1488 1632 712 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047698233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst\|LDR0_2:inst13 " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst\|LDR0_2:inst13\"" {  } { { "ALU_MD.bdf" "inst13" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 456 160 280 648 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698239 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LDR1 " "Pin \"LDR1\" is missing source" {  } { { "LDR0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/LDR0_2.bdf" { { 120 512 688 136 "LDR1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1608047698242 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "LDR0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/LDR0_2.bdf" { { 104 464 512 136 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1608047698242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst\|REG0_2:inst12 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst\|REG0_2:inst12\"" {  } { { "ALU_MD.bdf" "inst12" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 408 496 640 536 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEGS_MD GEGS_MD:inst3 " "Elaborating entity \"GEGS_MD\" for hierarchy \"GEGS_MD:inst3\"" {  } { { "CPUTop.bdf" "inst3" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 456 240 416 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH GEGS_MD:inst3\|LPM_LATCH:inst4 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"GEGS_MD:inst3\|LPM_LATCH:inst4\"" {  } { { "GEGS_MD.bdf" "inst4" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 232 776 888 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GEGS_MD:inst3\|LPM_LATCH:inst4 " "Elaborated megafunction instantiation \"GEGS_MD:inst3\|LPM_LATCH:inst4\"" {  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 232 776 888 344 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GEGS_MD:inst3\|LPM_LATCH:inst4 " "Instantiated megafunction \"GEGS_MD:inst3\|LPM_LATCH:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698322 ""}  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 232 776 888 344 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047698322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER GEGS_MD:inst3\|LPM_COUNTER:inst2 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"GEGS_MD:inst3\|LPM_COUNTER:inst2\"" {  } { { "GEGS_MD.bdf" "inst2" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 312 344 480 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GEGS_MD:inst3\|LPM_COUNTER:inst2 " "Elaborated megafunction instantiation \"GEGS_MD:inst3\|LPM_COUNTER:inst2\"" {  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 312 344 480 512 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GEGS_MD:inst3\|LPM_COUNTER:inst2 " "Instantiated megafunction \"GEGS_MD:inst3\|LPM_COUNTER:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION up " "Parameter \"LPM_DIRECTION\" = \"up\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698445 ""}  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 312 344 480 512 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047698445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m6j " "Found entity 1: cntr_m6j" {  } { { "db/cntr_m6j.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/cntr_m6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047698522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047698522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m6j GEGS_MD:inst3\|LPM_COUNTER:inst2\|cntr_m6j:auto_generated " "Elaborating entity \"cntr_m6j\" for hierarchy \"GEGS_MD:inst3\|LPM_COUNTER:inst2\|cntr_m6j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM8:inst5 " "Elaborating entity \"RAM8\" for hierarchy \"RAM8:inst5\"" {  } { { "CPUTop.bdf" "inst5" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 496 592 768 608 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM8:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM8:inst5\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "altsyncram_component" { Text "D:/dm/q17.1/CPUDesign/RAM8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM8:inst5\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM8:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM8.mif " "Parameter \"init_file\" = \"RAM8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047698779 ""}  } { { "RAM8.v" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047698779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpl1 " "Found entity 1: altsyncram_lpl1" {  } { { "db/altsyncram_lpl1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047698888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047698888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpl1 RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated " "Elaborating entity \"altsyncram_lpl1\" for hierarchy \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0c2 " "Found entity 1: altsyncram_r0c2" {  } { { "db/altsyncram_r0c2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_r0c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047698971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047698971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0c2 RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1 " "Elaborating entity \"altsyncram_r0c2\" for hierarchy \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\"" {  } { { "db/altsyncram_lpl1.tdf" "altsyncram1" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698972 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 256 0 1 1 " "4 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "12 15 " "Addresses ranging from 12 to 15 are not initialized" {  } { { "D:/dm/q17.1/CPUDesign/RAM8.mif" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1608047698976 ""}  } { { "D:/dm/q17.1/CPUDesign/RAM8.mif" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1608047698976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lpl1.tdf" "mgl_prim2" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047698996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lpl1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047699024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047699024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047699024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047699024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011320 " "Parameter \"NODE_NAME\" = \"1380011320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047699024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047699024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047699024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047699024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047699024 ""}  } { { "db/altsyncram_lpl1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047699024 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608047699308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.15.23:55:08 Progress: Loading sldde1f2870/alt_sld_fab_wrapper_hw.tcl " "2020.12.15.23:55:08 Progress: Loading sldde1f2870/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047708091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047716404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047716867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047731011 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047731378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047731803 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047732182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047732193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047732194 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608047732971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldde1f2870/alt_sld_fab.v" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047733528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047733528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047733756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047733756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047733765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047733765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047733952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047733952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047734195 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047734195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047734195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047734378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047734378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[7\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[7\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047736826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[6\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[6\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047736827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[5\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[5\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047736827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[4\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[4\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047736827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[3\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[3\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047736827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[2\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[2\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047736827 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[1\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[1\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047736828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[0\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[0\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047736828 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[7\] BUS\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[7\]\" to the node \"BUS\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047738713 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[6\] BUS\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[6\]\" to the node \"BUS\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047738713 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[5\] BUS\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[5\]\" to the node \"BUS\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047738713 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[4\] BUS\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[4\]\" to the node \"BUS\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047738713 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[3\] BUS\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[3\]\" to the node \"BUS\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047738713 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[2\] BUS\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[2\]\" to the node \"BUS\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047738713 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[1\] BUS\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[1\]\" to the node \"BUS\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047738713 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[0\] BUS\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[0\]\" to the node \"BUS\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047738713 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1608047738713 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[7\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[7\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047738719 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[6\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[6\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047738719 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[5\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[5\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047738719 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[4\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[4\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047738719 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[3\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[3\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047738719 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[2\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[2\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047738719 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[1\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[1\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047738719 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[0\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[0\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047738719 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1608047738719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[7\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738724 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[6\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738725 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[5\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738725 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[4\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738725 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[3\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738726 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[2\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738726 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[1\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738726 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[0\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738726 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[7\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738727 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[6\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738727 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[5\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738727 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[4\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738727 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[3\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738728 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[2\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738728 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[1\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738728 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[0\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047738728 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047738728 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst5 uPC:inst1\|uA_reg:inst31\|inst5~_emulated uPC:inst1\|uA_reg:inst31\|inst5~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst5\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst5~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst5~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 168 408 472 248 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047738735 "|CPUTop|uPC:inst1|uA_reg:inst31|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst4 uPC:inst1\|uA_reg:inst31\|inst4~_emulated uPC:inst1\|uA_reg:inst31\|inst4~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst4\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst4~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst4~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 56 408 472 136 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047738735 "|CPUTop|uPC:inst1|uA_reg:inst31|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst8 uPC:inst1\|uA_reg:inst31\|inst8~_emulated uPC:inst1\|uA_reg:inst31\|inst8~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst8\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst8~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst8~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 288 232 296 368 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047738735 "|CPUTop|uPC:inst1|uA_reg:inst31|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst7 uPC:inst1\|uA_reg:inst31\|inst7~_emulated uPC:inst1\|uA_reg:inst31\|inst7~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst7\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst7~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst7~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 168 232 296 248 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047738735 "|CPUTop|uPC:inst1|uA_reg:inst31|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst2 uPC:inst1\|uA_reg:inst31\|inst2~_emulated uPC:inst1\|uA_reg:inst31\|inst2~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst2\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst2~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst2~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 56 232 296 136 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047738735 "|CPUTop|uPC:inst1|uA_reg:inst31|inst2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1608047738735 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FC GND " "Pin \"FC\" is stuck at GND" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 704 56 232 720 "FC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608047739154 "|CPUTop|FC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608047739154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047739351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608047743223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047743223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1052 " "Implemented 1052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608047743478 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608047743478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608047743478 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608047743478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608047743478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608047743528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 23:55:43 2020 " "Processing ended: Tue Dec 15 23:55:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608047743528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608047743528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608047743528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047743528 ""}
