
*** Running vivado
    with args -log MipsPipelineTestBench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MipsPipelineTestBench.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source MipsPipelineTestBench.tcl -notrace
Command: synth_design -top MipsPipelineTestBench -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26672
CRITICAL WARNING: [Synth 8-976] PC_adr has already been declared [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:51]
CRITICAL WARNING: [Synth 8-2654] second declaration of PC_adr ignored [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:51]
INFO: [Synth 8-994] PC_adr is declared here [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:37]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.770 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MipsPipelineTestBench' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:1]
INFO: [Synth 8-6157] synthesizing module 'pclogic' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/pclogic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pclogic' (1#1) [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/pclogic.v:1]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/InstructionMemory.v:1]
INFO: [Synth 8-3876] $readmem data file 'code.txt' is read successfully [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/InstructionMemory.v:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/InstructionMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (3#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/mux.v:1]
	Parameter DATA_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (4#1) [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_reg' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/IF_IDReg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_reg' (5#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/IF_IDReg.v:1]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'control' (6#1) [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/control.v:1]
INFO: [Synth 8-6157] synthesizing module 'rf' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/rf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rf' (7#1) [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/rf.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux3x1_32Bits' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Mux3x1_32Bits.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mux3x1_32Bits' (8#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Mux3x1_32Bits.v:1]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (9#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'signextend' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/signextend.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (10#1) [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/signextend.v:1]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/ShiftLeft2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (11#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/ShiftLeft2.v:1]
INFO: [Synth 8-6157] synthesizing module 'HazardDetectionUnit' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/HazardDetectionUnit.v:1]
	Parameter beqOPcode bound to: 6'b000100 
WARNING: [Synth 8-567] referenced signal 'holdPC' should be on the sensitivity list [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/HazardDetectionUnit.v:16]
WARNING: [Synth 8-567] referenced signal 'holdIF_ID' should be on the sensitivity list [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/HazardDetectionUnit.v:16]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetectionUnit' (12#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/HazardDetectionUnit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux2x1_10Bits' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Mux2x1_10Bits.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mux2x1_10Bits' (13#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Mux2x1_10Bits.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_reg' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/ID_EX_reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_reg' (14#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/ID_EX_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'alucontrol' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alucontrol.v:1]
WARNING: [Synth 8-151] case item 8'b01xxxxxx is unreachable [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alucontrol.v:10]
WARNING: [Synth 8-151] case item 8'b01xxxxxx is unreachable [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alucontrol.v:10]
WARNING: [Synth 8-151] case item 8'b01xxxxxx is unreachable [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alucontrol.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alucontrol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'alucontrol' (15#1) [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alucontrol.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'AluCtrl' does not match port width (5) of module 'alucontrol' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:85]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alu.v:24]
WARNING: [Synth 8-567] referenced signal 'shamt' should be on the sensitivity list [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alu.v:23]
WARNING: [Synth 8-567] referenced signal 'hilo' should be on the sensitivity list [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (16#1) [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alu.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'shamt' does not match port width (5) of module 'alu' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:86]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'alu' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:86]
WARNING: [Synth 8-7071] port 'zero' of module 'alu' is unconnected for instance 'Alu' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:86]
WARNING: [Synth 8-7071] port 'zero1' of module 'alu' is unconnected for instance 'Alu' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:86]
WARNING: [Synth 8-7023] instance 'Alu' of module 'alu' has 7 connections declared, but only 5 given [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:86]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/mux.v:1]
	Parameter DATA_LENGTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (16#1) [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX_MemReg' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/EX_MemReg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EX_MemReg' (17#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/EX_MemReg.v:1]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/ForwardingUnit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (18#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/ForwardingUnit.v:1]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/DataMemory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (19#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/DataMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mem_WbReg' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Mem_WbReg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mem_WbReg' (20#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/Mem_WbReg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MipsPipelineTestBench' (21#1) [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/MipsPipelineTestBench.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.770 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.770 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.770 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'holdPC_reg' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/HazardDetectionUnit.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'AluCtrl_reg' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alucontrol.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/miria/OneDrive/Υπολογιστής/HUA/6ο ΕΞΑΜΗΝΟ/Σύγρονες Αρχιτεκτονικές Υπολογιστών/ACA_LABS/LAB_ACA_3/MIPS-single-cycle_lab-20220520T123714Z-001/MIPS-single-cycle_lab/alu.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'readData_reg' [C:/Users/miria/OneDrive/Υπολογιστής/Mips-Pipeline-Verilog-Design-master/Mips-Pipeline-Verilog-Design-master/DataMemory.v:17]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.770 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	  15 Input    1 Bit        Muxes := 7     
	  19 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
Unexpected Assertion error in File r:/wall1/workspaces/wall511/sub/REL/2020.1/src/shared/synth/rtx/syn/gen/HARTGRamGen.cxx Line 19805 
An unrecoverable error has occurred, synthesis cancelled.
TclStackFree: incorrect freePtr. Call out of sequence?
