User-defined configuration file (./nvsim.PCRAM.ReadEDP.cfg) is loaded

Memory Cell: PCRAM (Phase-Change)
Cell Area (F^2)    : 9.000 (3.000Fx3.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Kohm
Cell Turned-Off Resistance: 1.000Mohm
Read Mode: Voltage-Sensing
  - Read Current: 40.000uA
Reset Mode: Current
  - Reset Current: 300.000uA
  - Reset Pulse: 40.000ns
Set Mode: Current
  - Set Current: 150.000uA
  - Set Pulse: 150.000ns
Access Type: CMOS

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 8MB
Data Width : 64Bits (8Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

=============
CONFIGURATION
=============
Bank Organization: 32 x 4
 - Row Activation   : 1 / 32
 - Column Activation: 1 / 4
Mat Organization: 2 x 2
 - Row Activation   : 1 / 2
 - Column Activation: 1 / 2
 - Subarray Size    : 256 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.232mm x 446.282um = 549767.475um^2
 |--- Mat Area      = 38.496um x 111.571um = 4295.058um^2   (53.173%)
 |--- Subarray Area = 19.248um x 52.345um = 1007.552um^2   (56.667%)
 - Area Efficiency = 53.173%
Timing:
 -  Read Latency = 486.710ps
 |--- H-Tree Latency = 217.212ps
 |--- Mat Latency    = 269.498ps
    |--- Predecoder Latency = 60.393ps
    |--- Subarray Latency   = 209.105ps
       |--- Row Decoder Latency = 85.094ps
       |--- Bitline Latency     = 74.470ps
       |--- Senseamp Latency    = 2.656ps
       |--- Mux Latency         = 2.519ps
       |--- Precharge Latency   = 74.128ps
 - RESET Latency = 40.304ns
 |--- H-Tree Latency = 108.606ps
 |--- Mat Latency    = 40.195ns
    |--- Predecoder Latency = 60.393ps
    |--- Subarray Latency   = 40.135ns
       |--- RESET Pulse Duration = 40.000ns
       |--- Row Decoder Latency  = 85.094ps
       |--- Charge Latency   = 5.493ps
 - SET Latency   = 150.304ns
 |--- H-Tree Latency = 108.606ps
 |--- Mat Latency    = 150.195ns
    |--- Predecoder Latency = 60.393ps
    |--- Subarray Latency   = 150.135ns
       |--- SET Pulse Duration   = 150.000ns
       |--- Row Decoder Latency  = 85.094ps
       |--- Charger Latency      = 5.493ps
 - Read Bandwidth  = 40.376GB/s
 - Write Bandwidth = 53.285MB/s
Power:
 -  Read Dynamic Energy = 21.030pJ
 |--- H-Tree Dynamic Energy = 18.262pJ
 |--- Mat Dynamic Energy    = 2.768pJ per mat
    |--- Predecoder Dynamic Energy = 0.049pJ
    |--- Subarray Dynamic Energy   = 2.719pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.033pJ
       |--- Mux Decoder Dynamic Energy = 0.228pJ
       |--- Bitline & Cell Read Energy = 0.012pJ
       |--- Senseamp Dynamic Energy    = 0.027pJ
       |--- Mux Dynamic Energy         = 0.166pJ
       |--- Precharge Dynamic Energy   = 0.202pJ
 - RESET Dynamic Energy = 6.502nJ
 |--- H-Tree Dynamic Energy = 18.262pJ
 |--- Mat Dynamic Energy    = 6.483nJ per mat
    |--- Predecoder Dynamic Energy = 0.049pJ
    |--- Subarray Dynamic Energy   = 6.483nJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.033pJ
       |--- Mux Decoder Dynamic Energy = 0.228pJ
       |--- Mux Dynamic Energy         = 0.166pJ
       |--- Cell RESET Dynamic Energy  = 3.458nJ
 - SET Dynamic Energy = 6.501nJ
 |--- H-Tree Dynamic Energy = 18.262pJ
 |--- Mat Dynamic Energy    = 6.483nJ per mat
    |--- Predecoder Dynamic Energy = 0.049pJ
    |--- Subarray Dynamic Energy   = 6.483nJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.033pJ
       |--- Mux Decoder Dynamic Energy = 0.228pJ
       |--- Mux Dynamic Energy         = 0.166pJ
       |--- Cell SET Dynamic Energy    = 6.482nJ
 - Leakage Power = 473.781mW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 3.701mW per mat

Finished!
