\hypertarget{stm32f7xx__ll__sdmmc_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+ll\+\_\+sdmmc.h File Reference}
\label{stm32f7xx__ll__sdmmc_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_ll\_sdmmc.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_ll\_sdmmc.h}}


Header file of S\+D\+M\+MC H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def}{S\+D\+M\+M\+C\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em S\+D\+M\+MC Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___cmd_init_type_def}{S\+D\+M\+M\+C\+\_\+\+Cmd\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em S\+D\+M\+MC Command Control structure. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def}{S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em S\+D\+M\+MC Data Control structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga93073e91908c0e8527a4bcb2c3dd95f1}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga29339b7153b88dc4eaf4faa7b46ccc4d}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+M\+D\+\_\+\+C\+R\+C\+\_\+\+F\+A\+IL}}~((uint32\+\_\+t)0x00000001\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga6a742a4691747d28e434d78db107e270}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+A\+T\+A\+\_\+\+C\+R\+C\+\_\+\+F\+A\+IL}}~((uint32\+\_\+t)0x00000002\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga9499308f3d28ad8043a9b53c779e23b4}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+M\+D\+\_\+\+R\+S\+P\+\_\+\+T\+I\+M\+E\+O\+UT}}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gab626df2cece3785818557223caad77d8}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+A\+T\+A\+\_\+\+T\+I\+M\+E\+O\+UT}}~((uint32\+\_\+t)0x00000008\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3f6e41553c567de7a6cdd411541f3095}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+X\+\_\+\+U\+N\+D\+E\+R\+R\+UN}}~((uint32\+\_\+t)0x00000010\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga644d8cdeaa0f51fd52485d1eef9205c8}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+R\+X\+\_\+\+O\+V\+E\+R\+R\+UN}}~((uint32\+\_\+t)0x00000020\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaebcb686c7ca19de6ac32a40107b265f5}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+D\+D\+R\+\_\+\+M\+I\+S\+A\+L\+I\+G\+N\+ED}}~((uint32\+\_\+t)0x00000040\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga45e1b7e2df402602146fe4e362666c1e}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+B\+L\+O\+C\+K\+\_\+\+L\+E\+N\+\_\+\+E\+RR}}~((uint32\+\_\+t)0x00000080\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga23fee50a8501571d2d72e761dd6f42c5}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+E\+R\+A\+S\+E\+\_\+\+S\+E\+Q\+\_\+\+E\+RR}}~((uint32\+\_\+t)0x00000100\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga90484f34f4b2a9c9fcaffb37a2185e3d}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+B\+A\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+R\+AM}}~((uint32\+\_\+t)0x00000200\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf465a4ac14ab2c5509170f9a9948b03f}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+W\+R\+I\+T\+E\+\_\+\+P\+R\+O\+T\+\_\+\+V\+I\+O\+L\+A\+T\+I\+ON}}~((uint32\+\_\+t)0x00000400\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga36771b073b4605e40d2bb00354df6bc0}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+L\+O\+C\+K\+\_\+\+U\+N\+L\+O\+C\+K\+\_\+\+F\+A\+I\+L\+ED}}~((uint32\+\_\+t)0x00000800\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga186a3ff3b5bd47d478ddbc58877c8115}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+O\+M\+\_\+\+C\+R\+C\+\_\+\+F\+A\+I\+L\+ED}}~((uint32\+\_\+t)0x00001000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad28ae2b183432ff4307f6ef736b9ac4e}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+L\+L\+E\+G\+A\+L\+\_\+\+C\+MD}}~((uint32\+\_\+t)0x00002000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacefedcad3eb04c2edc0ef2ddbee00e42}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+A\+R\+D\+\_\+\+E\+C\+C\+\_\+\+F\+A\+I\+L\+ED}}~((uint32\+\_\+t)0x00004000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5cbd52e71a9857f01b210e5048da5f44}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+C\+\_\+\+E\+RR}}~((uint32\+\_\+t)0x00008000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3079b242ec737a24726bc038aaff971f}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+G\+E\+N\+E\+R\+A\+L\+\_\+\+U\+N\+K\+N\+O\+W\+N\+\_\+\+E\+RR}}~((uint32\+\_\+t)0x00010000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3c0046058cfbc268556f10866b34966f}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+R\+E\+A\+D\+\_\+\+U\+N\+D\+E\+R\+R\+UN}}~((uint32\+\_\+t)0x00020000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga238c7da3692c3d3c3ff4643aa155a156}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+W\+R\+I\+T\+E\+\_\+\+O\+V\+E\+R\+R\+UN}}~((uint32\+\_\+t)0x00040000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gac9a9ffbca738f96faaee2ec338a9b96a}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+I\+D\+\_\+\+C\+S\+D\+\_\+\+O\+V\+E\+R\+W\+R\+I\+TE}}~((uint32\+\_\+t)0x00080000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaacd0740259204c9afa80cdb6d0dda218}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+W\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+S\+K\+IP}}~((uint32\+\_\+t)0x00100000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga60306ac146417b86487463d354d2a7cb}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+C\+A\+R\+D\+\_\+\+E\+C\+C\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}~((uint32\+\_\+t)0x00200000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf208ed8aeffac72703c252a9b9cfd5c1}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+E\+R\+A\+S\+E\+\_\+\+R\+E\+S\+ET}}~((uint32\+\_\+t)0x00400000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad7c5bc576a069a41207c7e89b556f1c7}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+K\+E\+\_\+\+S\+E\+Q\+\_\+\+E\+RR}}~((uint32\+\_\+t)0x00800000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga885fc3b11e0689bd43fecc74bc6b30ad}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+V\+O\+L\+T\+R\+A\+N\+GE}}~((uint32\+\_\+t)0x01000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad0ef815d3f30eedca8e0c024f6f86726}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+D\+D\+R\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+GE}}~((uint32\+\_\+t)0x02000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gab601fdfd912c272721bec53d91269447}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+N\+O\+T\+\_\+\+A\+P\+P\+L\+I\+C\+A\+B\+LE}}~((uint32\+\_\+t)0x04000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad2596da9045aa0fdd81330548c4e4ff4}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+I\+N\+V\+A\+L\+I\+D\+\_\+\+P\+A\+R\+A\+M\+E\+T\+ER}}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga069b2ed51212ad872174262cc49a48e8}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+U\+N\+S\+U\+P\+P\+O\+R\+T\+E\+D\+\_\+\+F\+E\+A\+T\+U\+RE}}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaaea1bf5ab746268b578c341c2de5dbe1}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+B\+U\+SY}}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga2b572322b71e5f4c9002a88d25d0f61e}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga7adade4abd724bab3cc60349bef6732d}{S\+D\+M\+M\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+UT}}~((uint32\+\_\+t)0x80000000\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gae9eee968f102a4297c74c38cc854be15}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+G\+O\+\_\+\+I\+D\+L\+E\+\_\+\+S\+T\+A\+TE}}~((uint8\+\_\+t)0\+U)
\begin{DoxyCompactList}\small\item\em S\+D\+M\+MC Commands Index. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gac0b20ae54c8d509d90bbe243935e7e28}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+N\+D\+\_\+\+O\+P\+\_\+\+C\+O\+ND}}~((uint8\+\_\+t)1\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga526986c457ca3dcb46639cec49d49a3d}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+A\+L\+L\+\_\+\+S\+E\+N\+D\+\_\+\+C\+ID}}~((uint8\+\_\+t)2\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga054fe3268291628a27c6deed1204eead}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+T\+\_\+\+R\+E\+L\+\_\+\+A\+D\+DR}}~((uint8\+\_\+t)3\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gae9dc7575f43df542a8b093f4ab12b27b}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+T\+\_\+\+D\+SR}}~((uint8\+\_\+t)4\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga12aff9705a5fc55bb6a9bb442600967f}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+M\+M\+C\+\_\+\+S\+E\+N\+\_\+\+O\+P\+\_\+\+C\+O\+ND}}~((uint8\+\_\+t)5\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa1346f926841978186c11892055b946a}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+H\+S\+\_\+\+S\+W\+I\+T\+CH}}~((uint8\+\_\+t)6\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga48e588cd8f64c306298068da32f341fa}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+L\+\_\+\+D\+E\+S\+E\+L\+\_\+\+C\+A\+RD}}~((uint8\+\_\+t)7\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga68baff8efb174c2ddb918d6457cc1db6}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+H\+S\+\_\+\+S\+E\+N\+D\+\_\+\+E\+X\+T\+\_\+\+C\+SD}}~((uint8\+\_\+t)8\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gafc91e60e9b247b1dc40a24b1f950d79c}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+N\+D\+\_\+\+C\+SD}}~((uint8\+\_\+t)9\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0ea7c2b8e6cce142355d62173aa99a13}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+N\+D\+\_\+\+C\+ID}}~((uint8\+\_\+t)10\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacea75b46c20bf0251b4a185c5620307b}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+R\+E\+A\+D\+\_\+\+D\+A\+T\+\_\+\+U\+N\+T\+I\+L\+\_\+\+S\+T\+OP}}~((uint8\+\_\+t)11\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga386993a0917a4db76bd47065b9db4e3e}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+T\+O\+P\+\_\+\+T\+R\+A\+N\+S\+M\+I\+S\+S\+I\+ON}}~((uint8\+\_\+t)12\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga6405c233945f18783d8765248aaaa134}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+N\+D\+\_\+\+S\+T\+A\+T\+US}}~((uint8\+\_\+t)13\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf296fff01ce63412ac2c226950759db0}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+H\+S\+\_\+\+B\+U\+S\+T\+E\+S\+T\+\_\+\+R\+E\+AD}}~((uint8\+\_\+t)14\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad5ce7d24577c5e273269a656d465eaf5}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+G\+O\+\_\+\+I\+N\+A\+C\+T\+I\+V\+E\+\_\+\+S\+T\+A\+TE}}~((uint8\+\_\+t)15\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa4423e346793a64eb56943dbd6a4b713}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+T\+\_\+\+B\+L\+O\+C\+K\+L\+EN}}~((uint8\+\_\+t)16\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5ad8065d25f60abaeaaeb0713e7cdf99}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+R\+E\+A\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+B\+L\+O\+CK}}~((uint8\+\_\+t)17\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0eec4f155a53a151115020ffe67379fb}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+R\+E\+A\+D\+\_\+\+M\+U\+L\+T\+\_\+\+B\+L\+O\+CK}}~((uint8\+\_\+t)18\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gae6a00b05de201e57c883940ff2829e39}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+H\+S\+\_\+\+B\+U\+S\+T\+E\+S\+T\+\_\+\+W\+R\+I\+TE}}~((uint8\+\_\+t)19\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaed8d4c536526d725dba3002ec134ca9f}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+W\+R\+I\+T\+E\+\_\+\+D\+A\+T\+\_\+\+U\+N\+T\+I\+L\+\_\+\+S\+T\+OP}}~((uint8\+\_\+t)20\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga14a69cd3bde7225b646f1dcb2ebfda03}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+T\+\_\+\+B\+L\+O\+C\+K\+\_\+\+C\+O\+U\+NT}}~((uint8\+\_\+t)23\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5f0d773316e556410a808bcc0444c79a}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+W\+R\+I\+T\+E\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+B\+L\+O\+CK}}~((uint8\+\_\+t)24\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga34c0b4b60cbf92725e81fef6d1c7443b}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+W\+R\+I\+T\+E\+\_\+\+M\+U\+L\+T\+\_\+\+B\+L\+O\+CK}}~((uint8\+\_\+t)25\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gab9cd3dc398c03f289d0ca4c6c0db4892}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+P\+R\+O\+G\+\_\+\+C\+ID}}~((uint8\+\_\+t)26\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaabbed26c00688f1d52cd72cbd978949c}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+P\+R\+O\+G\+\_\+\+C\+SD}}~((uint8\+\_\+t)27\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga1059b12d2471f87ea09fd204ecb6345c}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+T\+\_\+\+W\+R\+I\+T\+E\+\_\+\+P\+R\+OT}}~((uint8\+\_\+t)28\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gae73e139ab789bd8d2eac5de4268c4880}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+C\+L\+R\+\_\+\+W\+R\+I\+T\+E\+\_\+\+P\+R\+OT}}~((uint8\+\_\+t)29\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga25de629041f746c9ebe0d7334a8977c9}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+E\+N\+D\+\_\+\+W\+R\+I\+T\+E\+\_\+\+P\+R\+OT}}~((uint8\+\_\+t)30\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga855b317549bcdb3190a043c6e4466fbe}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+G\+R\+P\+\_\+\+S\+T\+A\+RT}}~((uint8\+\_\+t)32\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacab5b851a199fb6f1ce25c0f2a9bf58c}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+G\+R\+P\+\_\+\+E\+ND}}~((uint8\+\_\+t)33\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga222af543d8788429733558bf5c97ad48}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+G\+R\+P\+\_\+\+S\+T\+A\+RT}}~((uint8\+\_\+t)35\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3bfd8511b947d38397a8a63fcd041d48}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+G\+R\+P\+\_\+\+E\+ND}}~((uint8\+\_\+t)36\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacbce0e54d0b9b626215502f9311c8355}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+E\+R\+A\+SE}}~((uint8\+\_\+t)38\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga27f4c8061e08bc26399e2643ac4af8bf}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+F\+A\+S\+T\+\_\+\+IO}}~((uint8\+\_\+t)39\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga2966ee709302ab6d6511ea65773e9c6e}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+G\+O\+\_\+\+I\+R\+Q\+\_\+\+S\+T\+A\+TE}}~((uint8\+\_\+t)40\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5fcd125fdb62cb169e3fa7b27db07115}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+L\+O\+C\+K\+\_\+\+U\+N\+L\+O\+CK}}~((uint8\+\_\+t)42\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga217e64fbb636f7ad13e3c0bb29c028d2}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+A\+P\+P\+\_\+\+C\+MD}}~((uint8\+\_\+t)55\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8263af58c35ddc29f313b1008927687a}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+G\+E\+N\+\_\+\+C\+MD}}~((uint8\+\_\+t)56\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacfa42cc86f1ea3780eb05630132d7f2c}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+N\+O\+\_\+\+C\+MD}}~((uint8\+\_\+t)64\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8cfe5dc1ac1f27c23326aeaf3f1bc7f6}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+A\+P\+P\+\_\+\+S\+D\+\_\+\+S\+E\+T\+\_\+\+B\+U\+S\+W\+I\+D\+TH}}~((uint8\+\_\+t)6\+U)
\begin{DoxyCompactList}\small\item\em Following commands are SD Card Specific commands. S\+D\+M\+M\+C\+\_\+\+A\+P\+P\+\_\+\+C\+MD should be sent before sending these commands. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga72b91852e20d600297c4aff320c94765}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+T\+A\+T\+US}}~((uint8\+\_\+t)13\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad6adafe894063d4bca807bdeb431788c}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+N\+D\+\_\+\+N\+U\+M\+\_\+\+W\+R\+I\+T\+E\+\_\+\+B\+L\+O\+C\+KS}}~((uint8\+\_\+t)22\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga64bb2884d350d582020a84ab3bedf322}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+O\+P\+\_\+\+C\+O\+ND}}~((uint8\+\_\+t)41\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga7b71cd8c7418b00ed4c643f8904b2530}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+T\+\_\+\+C\+L\+R\+\_\+\+C\+A\+R\+D\+\_\+\+D\+E\+T\+E\+CT}}~((uint8\+\_\+t)42\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa9f096874b5e2a593d96b6c47a7a1d78}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+N\+D\+\_\+\+S\+CR}}~((uint8\+\_\+t)51\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga520defb88f2bc2fe1158ec87c6015164}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+M\+M\+C\+\_\+\+R\+W\+\_\+\+D\+I\+R\+E\+CT}}~((uint8\+\_\+t)52\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga585faee11fb2b1ab72216550b6c3ab83}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+M\+M\+C\+\_\+\+R\+W\+\_\+\+E\+X\+T\+E\+N\+D\+ED}}~((uint8\+\_\+t)53\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gac0070fb5ad86639410a4ad79c9da32b9}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+G\+E\+T\+\_\+\+M\+KB}}~((uint8\+\_\+t)43\+U)
\begin{DoxyCompactList}\small\item\em Following commands are SD Card Specific security commands. S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+A\+P\+P\+\_\+\+C\+MD should be sent before sending these commands. \end{DoxyCompactList}\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+G\+E\+T\+\_\+\+M\+ID}~((uint8\+\_\+t)44\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+T\+\_\+\+C\+E\+R\+\_\+\+R\+N1}~((uint8\+\_\+t)45\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+G\+E\+T\+\_\+\+C\+E\+R\+\_\+\+R\+N2}~((uint8\+\_\+t)46\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+T\+\_\+\+C\+E\+R\+\_\+\+R\+E\+S2}~((uint8\+\_\+t)47\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+G\+E\+T\+\_\+\+C\+E\+R\+\_\+\+R\+E\+S1}~((uint8\+\_\+t)48\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+C\+U\+R\+E\+\_\+\+R\+E\+A\+D\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+B\+L\+O\+CK}~((uint8\+\_\+t)18\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+C\+U\+R\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+M\+U\+L\+T\+I\+P\+L\+E\+\_\+\+B\+L\+O\+CK}~((uint8\+\_\+t)25\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+C\+U\+R\+E\+\_\+\+E\+R\+A\+SE}~((uint8\+\_\+t)38\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+C\+H\+A\+N\+G\+E\+\_\+\+S\+E\+C\+U\+R\+E\+\_\+\+A\+R\+EA}~((uint8\+\_\+t)49\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+\_\+\+A\+P\+P\+\_\+\+S\+E\+C\+U\+R\+E\+\_\+\+W\+R\+I\+T\+E\+\_\+\+M\+KB}~((uint8\+\_\+t)48\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacfd2eb448541e2c49eb3fa0fb333dfe0}{S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+A\+D\+D\+R\+\_\+\+O\+U\+T\+\_\+\+O\+F\+\_\+\+R\+A\+N\+GE}}~((uint32\+\_\+t)0x80000000\+U)
\begin{DoxyCompactList}\small\item\em Masks for errors Card Status R1 (O\+CR Register) \end{DoxyCompactList}\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+A\+D\+D\+R\+\_\+\+M\+I\+S\+A\+L\+I\+G\+N\+ED}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+B\+L\+O\+C\+K\+\_\+\+L\+E\+N\+\_\+\+E\+RR}~((uint32\+\_\+t)0x20000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+E\+R\+A\+S\+E\+\_\+\+S\+E\+Q\+\_\+\+E\+RR}~((uint32\+\_\+t)0x10000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+B\+A\+D\+\_\+\+E\+R\+A\+S\+E\+\_\+\+P\+A\+R\+AM}~((uint32\+\_\+t)0x08000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+W\+R\+I\+T\+E\+\_\+\+P\+R\+O\+T\+\_\+\+V\+I\+O\+L\+A\+T\+I\+ON}~((uint32\+\_\+t)0x04000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+L\+O\+C\+K\+\_\+\+U\+N\+L\+O\+C\+K\+\_\+\+F\+A\+I\+L\+ED}~((uint32\+\_\+t)0x01000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+C\+O\+M\+\_\+\+C\+R\+C\+\_\+\+F\+A\+I\+L\+ED}~((uint32\+\_\+t)0x00800000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+I\+L\+L\+E\+G\+A\+L\+\_\+\+C\+MD}~((uint32\+\_\+t)0x00400000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+C\+A\+R\+D\+\_\+\+E\+C\+C\+\_\+\+F\+A\+I\+L\+ED}~((uint32\+\_\+t)0x00200000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+C\+C\+\_\+\+E\+R\+R\+OR}~((uint32\+\_\+t)0x00100000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+G\+E\+N\+E\+R\+A\+L\+\_\+\+U\+N\+K\+N\+O\+W\+N\+\_\+\+E\+R\+R\+OR}~((uint32\+\_\+t)0x00080000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+R\+E\+A\+D\+\_\+\+U\+N\+D\+E\+R\+R\+UN}~((uint32\+\_\+t)0x00040000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+W\+R\+I\+T\+E\+\_\+\+O\+V\+E\+R\+R\+UN}~((uint32\+\_\+t)0x00020000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+C\+I\+D\+\_\+\+C\+S\+D\+\_\+\+O\+V\+E\+R\+W\+R\+I\+TE}~((uint32\+\_\+t)0x00010000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+W\+P\+\_\+\+E\+R\+A\+S\+E\+\_\+\+S\+K\+IP}~((uint32\+\_\+t)0x00008000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+C\+A\+R\+D\+\_\+\+E\+C\+C\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~((uint32\+\_\+t)0x00004000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+E\+R\+A\+S\+E\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x00002000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+A\+K\+E\+\_\+\+S\+E\+Q\+\_\+\+E\+R\+R\+OR}~((uint32\+\_\+t)0x00000008\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+O\+C\+R\+\_\+\+E\+R\+R\+O\+R\+B\+I\+TS}~((uint32\+\_\+t)0x\+F\+D\+F\+F\+E008\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0410a94052f5601814d5254de59e740b}{S\+D\+M\+M\+C\+\_\+\+R6\+\_\+\+G\+E\+N\+E\+R\+A\+L\+\_\+\+U\+N\+K\+N\+O\+W\+N\+\_\+\+E\+R\+R\+OR}}~((uint32\+\_\+t)0x00002000\+U)
\begin{DoxyCompactList}\small\item\em Masks for R6 Response. \end{DoxyCompactList}\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R6\+\_\+\+I\+L\+L\+E\+G\+A\+L\+\_\+\+C\+MD}~((uint32\+\_\+t)0x00004000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R6\+\_\+\+C\+O\+M\+\_\+\+C\+R\+C\+\_\+\+F\+A\+I\+L\+ED}~((uint32\+\_\+t)0x00008000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+SD}~((uint32\+\_\+t)0x80100000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+H\+I\+G\+H\+\_\+\+C\+A\+P\+A\+C\+I\+TY}~((uint32\+\_\+t)0x40000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+S\+T\+D\+\_\+\+C\+A\+P\+A\+C\+I\+TY}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+H\+E\+C\+K\+\_\+\+P\+A\+T\+T\+E\+RN}~((uint32\+\_\+t)0x000001\+A\+A\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+M\+A\+X\+\_\+\+V\+O\+L\+T\+\_\+\+T\+R\+I\+AL}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+M\+A\+X\+\_\+\+T\+R\+I\+AL}~((uint32\+\_\+t)0x0000\+F\+F\+F\+F\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+A\+L\+L\+Z\+E\+RO}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+W\+I\+D\+E\+\_\+\+B\+U\+S\+\_\+\+S\+U\+P\+P\+O\+RT}~((uint32\+\_\+t)0x00040000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+B\+U\+S\+\_\+\+S\+U\+P\+P\+O\+RT}~((uint32\+\_\+t)0x00010000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+A\+R\+D\+\_\+\+L\+O\+C\+K\+ED}~((uint32\+\_\+t)0x02000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+0\+T\+O7\+B\+I\+TS}~((uint32\+\_\+t)0x000000\+F\+F\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+8\+T\+O15\+B\+I\+TS}~((uint32\+\_\+t)0x0000\+F\+F00\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+16\+T\+O23\+B\+I\+TS}~((uint32\+\_\+t)0x00\+F\+F0000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+24\+T\+O31\+B\+I\+TS}~((uint32\+\_\+t)0x\+F\+F000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+M\+A\+X\+\_\+\+D\+A\+T\+A\+\_\+\+L\+E\+N\+G\+TH}~((uint32\+\_\+t)0x01\+F\+F\+F\+F\+F\+F\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+H\+A\+L\+F\+F\+I\+FO}~((uint32\+\_\+t)0x00000008\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+H\+A\+L\+F\+F\+I\+F\+O\+B\+Y\+T\+ES}~((uint32\+\_\+t)0x00000020\+U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga102b1b4370dd335014dc46f58538456a}{S\+D\+M\+M\+C\+\_\+\+C\+C\+C\+C\+\_\+\+E\+R\+A\+SE}}~((uint32\+\_\+t)0x00000020\+U)
\begin{DoxyCompactList}\small\item\em Command Class supported. \end{DoxyCompactList}\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)5000\+U)        /$\ast$ Command send and response timeout $\ast$/
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+M\+A\+X\+E\+R\+A\+S\+E\+T\+I\+M\+E\+O\+UT}~((uint32\+\_\+t)63000\+U)       /$\ast$ Max erase Timeout 63 s            $\ast$/
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5575dd4b16e8f76db8ffa3ab84205e5}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+N\+E\+G\+E\+D\+GE}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+E\+D\+GE}(E\+D\+GE)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+S\+S\+\_\+\+E\+N\+A\+B\+LE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d168ec6bd3d9524bb9787397b8d351}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+B\+Y\+P\+A\+SS}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+B\+Y\+P\+A\+SS}(B\+Y\+P\+A\+SS)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+A\+V\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+A\+V\+E\+\_\+\+E\+N\+A\+B\+LE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0786d18e491c195c762e38f745312d}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+P\+W\+R\+S\+AV}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+P\+O\+W\+E\+R\+\_\+\+S\+A\+VE}(S\+A\+VE)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+B\+U\+S\+\_\+\+W\+I\+D\+E\+\_\+1B}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+B\+U\+S\+\_\+\+W\+I\+D\+E\+\_\+4B}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4201a1808b7e3218a3fa13dc4d6b0f9}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+0}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+B\+U\+S\+\_\+\+W\+I\+D\+E\+\_\+8B}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab699ad42b7dddd3af4dd41e1ef7a410b}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+W\+I\+D\+B\+U\+S\+\_\+1}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+U\+S\+\_\+\+W\+I\+DE}(W\+I\+DE)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+E\+N\+A\+B\+LE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73898c6efbc8f7962ba99dc8ae678473}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+H\+W\+F\+C\+\_\+\+EN}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+H\+A\+R\+D\+W\+A\+R\+E\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+OL}(C\+O\+N\+T\+R\+OL)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+D\+IV}(D\+IV)~((D\+IV) $<$= 0x\+F\+F)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+I\+N\+D\+EX}(I\+N\+D\+EX)~((I\+N\+D\+EX) $<$ 0x40)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+S\+P\+O\+N\+S\+E\+\_\+\+NO}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+S\+P\+O\+N\+S\+E\+\_\+\+S\+H\+O\+RT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02708f4a3f5070683c373c7aeb3f035}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+S\+P\+\_\+0}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+S\+P\+O\+N\+S\+E\+\_\+\+L\+O\+NG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d333417d67929cdd916b947323cf7e}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+R\+E\+SP}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+R\+E\+S\+P\+O\+N\+SE}(R\+E\+S\+P\+O\+N\+SE)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+NO}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+IT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e27932e37eb3de74eea7f9f07e689a}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+I\+NT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+W\+A\+I\+T\+\_\+\+P\+E\+ND}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae91836cca981d6b0fde3621876ce078}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+W\+A\+I\+T\+P\+E\+ND}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+W\+A\+IT}(W\+A\+IT)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+P\+S\+M\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+C\+P\+S\+M\+\_\+\+E\+N\+A\+B\+LE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a08be5009835b5537cc75db92378bc}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+C\+P\+S\+M\+EN}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+P\+SM}(C\+P\+SM)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+S\+P1}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+S\+P2}~((uint32\+\_\+t)0x00000004\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+S\+P3}~((uint32\+\_\+t)0x00000008\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+S\+P4}~((uint32\+\_\+t)0x0000000\+C)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+R\+E\+SP}(R\+E\+SP)
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)~((L\+E\+N\+G\+TH) $<$= 0x01\+F\+F\+F\+F\+F\+F)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+1B}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+2B}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+4B}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+8B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+16B}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+32B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+64B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+128B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+256B}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+512B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+1024B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+2048B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+4096B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+8192B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+A\+T\+A\+B\+L\+O\+C\+K\+\_\+\+S\+I\+Z\+E\+\_\+16384B}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+1}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+2}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+B\+L\+O\+C\+K\+S\+I\+Z\+E\+\_\+3}})
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+B\+L\+O\+C\+K\+\_\+\+S\+I\+ZE}(S\+I\+ZE)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+I\+R\+\_\+\+T\+O\+\_\+\+C\+A\+RD}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+I\+R\+\_\+\+T\+O\+\_\+\+S\+D\+M\+MC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ab89c4db40d4cec9f0f1e26c5f27d}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+D\+IR}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+D\+IR}(\mbox{\hyperlink{struct_d_i_r}{D\+IR}})
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+B\+L\+O\+CK}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+M\+O\+D\+E\+\_\+\+S\+T\+R\+E\+AM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043db7a31c549b3386ff112319a9cf4}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+M\+O\+DE}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+P\+S\+M\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+D\+P\+S\+M\+\_\+\+E\+N\+A\+B\+LE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90892e49a5447bde575387ef238e6342}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+T\+EN}}
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+D\+P\+SM}(D\+P\+SM)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+M\+O\+D\+E\+\_\+\+D\+A\+T\+A2}~((uint32\+\_\+t)0x00000000\+U)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+R\+E\+A\+D\+\_\+\+W\+A\+I\+T\+\_\+\+M\+O\+D\+E\+\_\+\+C\+LK}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac7b9cf875b9f9cac927c94387fe911}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+M\+OD}})
\item 
\#define {\bfseries I\+S\+\_\+\+S\+D\+M\+M\+C\+\_\+\+R\+E\+A\+D\+W\+A\+I\+T\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+C\+C\+R\+C\+F\+A\+IL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae302f98431500f3be2d22e8a2b1997c2}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+D\+C\+R\+C\+F\+A\+IL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512955c76ca837d151737835bfe0b50a}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+C\+T\+I\+M\+E\+O\+UT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1bea5b39c521d3338af0a0a2f4f465}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+D\+T\+I\+M\+E\+O\+UT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0330b309e3b0256dab5ae86898b4304d}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+T\+X\+U\+N\+D\+E\+RR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c8e7dcc980af5b6b74e20832de070a}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+R\+X\+O\+V\+E\+RR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b94ec1d6c9711c6f8de9de06afa13e}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+C\+M\+D\+R\+E\+ND}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f91ee311a3dd0a6fbfda33edba14b7}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+C\+M\+D\+S\+E\+NT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d61f93bc59474799dd7a797dfd51e7}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+D\+A\+T\+A\+E\+ND}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa4a59f94c4d0b9d9b93a26811241ee}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+D\+B\+C\+K\+E\+ND}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8db621c7560073204b68378eaf0c85}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+C\+M\+D\+A\+CT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eebe0785df11a86e5573c91fcff644e}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+T\+X\+A\+CT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417041ec24db14a797d66ab0a28248ab}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+R\+X\+A\+CT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba3e4fac9a3fb8640f3ec37eb6fa713}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+T\+X\+F\+I\+F\+O\+HE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6e9baf9d62e51f9a8335431a8ed551}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+R\+X\+F\+I\+F\+O\+HF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d2b6e021df0f11ff532c7a506d006a}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+T\+X\+F\+I\+F\+OF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915e386adbb6f619afdd3c68f32e83c}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+R\+X\+F\+I\+F\+OF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b2cb55bae08438649aba0995776fce}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+T\+X\+F\+I\+F\+OE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8a094d8aec9a4bd0e0518cfd0c758f}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+R\+X\+F\+I\+F\+OE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3993acde757e2b254ae14d3b15cda2fa}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+T\+X\+D\+A\+VL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e69944dcbe2004de5079de2a49d1a3}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+R\+X\+D\+A\+VL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd70e83dc5be9b22fc04f9a2c84313c}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+T\+\_\+\+S\+D\+I\+O\+IT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e34b8909f8c570efdd57ef929508e}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+C\+C\+R\+C\+F\+A\+IL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae302f98431500f3be2d22e8a2b1997c2}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+C\+R\+C\+F\+A\+IL}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+D\+C\+R\+C\+F\+A\+IL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512955c76ca837d151737835bfe0b50a}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+D\+C\+R\+C\+F\+A\+IL}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+C\+T\+I\+M\+E\+O\+UT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1bea5b39c521d3338af0a0a2f4f465}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+T\+I\+M\+E\+O\+UT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+D\+T\+I\+M\+E\+O\+UT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0330b309e3b0256dab5ae86898b4304d}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+D\+T\+I\+M\+E\+O\+UT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+X\+U\+N\+D\+E\+RR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c8e7dcc980af5b6b74e20832de070a}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+U\+N\+D\+E\+RR}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+O\+V\+E\+RR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b94ec1d6c9711c6f8de9de06afa13e}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+O\+V\+E\+RR}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+C\+M\+D\+R\+E\+ND}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f91ee311a3dd0a6fbfda33edba14b7}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+R\+E\+ND}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+C\+M\+D\+S\+E\+NT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d61f93bc59474799dd7a797dfd51e7}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+S\+E\+NT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+D\+A\+T\+A\+E\+ND}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa4a59f94c4d0b9d9b93a26811241ee}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+D\+A\+T\+A\+E\+ND}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+D\+B\+C\+K\+E\+ND}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8db621c7560073204b68378eaf0c85}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+D\+B\+C\+K\+E\+ND}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+C\+M\+D\+A\+CT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eebe0785df11a86e5573c91fcff644e}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+C\+M\+D\+A\+CT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+X\+A\+CT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417041ec24db14a797d66ab0a28248ab}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+A\+CT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+A\+CT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba3e4fac9a3fb8640f3ec37eb6fa713}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+A\+CT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+X\+F\+I\+F\+O\+HE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6e9baf9d62e51f9a8335431a8ed551}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+O\+HE}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+F\+I\+F\+O\+HF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d2b6e021df0f11ff532c7a506d006a}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+O\+HF}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+X\+F\+I\+F\+OF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915e386adbb6f619afdd3c68f32e83c}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OF}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+F\+I\+F\+OF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b2cb55bae08438649aba0995776fce}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OF}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+X\+F\+I\+F\+OE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8a094d8aec9a4bd0e0518cfd0c758f}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+F\+I\+F\+OE}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+F\+I\+F\+OE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3993acde757e2b254ae14d3b15cda2fa}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+F\+I\+F\+OE}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+T\+X\+D\+A\+VL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e69944dcbe2004de5079de2a49d1a3}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+T\+X\+D\+A\+VL}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+D\+A\+VL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd70e83dc5be9b22fc04f9a2c84313c}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+R\+X\+D\+A\+VL}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+D\+I\+O\+IT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e34b8909f8c570efdd57ef929508e}{S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+\_\+\+S\+D\+I\+O\+IT}}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+F\+L\+A\+GS}
\item 
\#define {\bfseries C\+L\+K\+C\+R\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define {\bfseries D\+C\+T\+R\+L\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define {\bfseries C\+M\+D\+\_\+\+C\+L\+E\+A\+R\+\_\+\+M\+A\+SK}
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+I\+N\+I\+T\+\_\+\+C\+L\+K\+\_\+\+D\+IV}~((uint8\+\_\+t)0x76)
\item 
\#define {\bfseries S\+D\+M\+M\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+L\+K\+\_\+\+D\+IV}~((uint8\+\_\+t)0x0)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga20f2287a3097b96bd7e020919a4d0057}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$C\+L\+K\+CR $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e13de2f05aca8fb35f2ed47a4e02a6}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN}})
\begin{DoxyCompactList}\small\item\em Enable the S\+D\+M\+MC device. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gaf3ddbea0ba674cf1bc84fc1a4558840b}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$C\+L\+K\+CR \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e13de2f05aca8fb35f2ed47a4e02a6}{S\+D\+M\+M\+C\+\_\+\+C\+L\+K\+C\+R\+\_\+\+C\+L\+K\+EN}})
\begin{DoxyCompactList}\small\item\em Disable the S\+D\+M\+MC device. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga57d82a8c4be7b1dc8d2ff4cae11c2339}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+D\+M\+A\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$D\+C\+T\+RL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4fcb4a5ec9a4e8d077a5edc82ebf8}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN}})
\begin{DoxyCompactList}\small\item\em Enable the S\+D\+M\+MC D\+MA transfer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga4fca947c530ed9f953460eb48583fd9d}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+D\+M\+A\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$D\+C\+T\+RL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4fcb4a5ec9a4e8d077a5edc82ebf8}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+D\+M\+A\+EN}})
\begin{DoxyCompactList}\small\item\em Disable the S\+D\+M\+MC D\+MA transfer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga086886ffa7d502709c637568ed6e0466}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$M\+A\+SK $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the S\+D\+M\+MC device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gadc1f20eee0d4a76c9f416893569ad5d0}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$M\+A\+SK \&= $\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the S\+D\+M\+MC device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gaec3b40ed50180866f4b6329457157166}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$S\+TA \&(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) != R\+E\+S\+ET)
\begin{DoxyCompactList}\small\item\em Checks whether the specified S\+D\+M\+MC flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga1f35f651980bee563bd9c7d00052cdc8}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$I\+CR = (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the S\+D\+M\+MC pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gaf2f7410908e86bd0a59f398f7a52ea1c}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+G\+E\+T\+\_\+\+IT}}~(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+, \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)  (((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$S\+TA \&(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified S\+D\+M\+MC interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga86db406c85993ed8b12903ca403538f0}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$I\+CR = (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the S\+D\+M\+MC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga6fc4b7016cb0e6474a0aeb04d658d30a}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+R\+E\+A\+D\+W\+A\+I\+T\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$D\+C\+T\+RL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT}})
\begin{DoxyCompactList}\small\item\em Enable Start the SD I/O Read Wait operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gadd96ec39161ec584cfbeb743c2e0955f}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+S\+T\+A\+R\+T\+\_\+\+R\+E\+A\+D\+W\+A\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$D\+C\+T\+RL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+A\+RT}})
\begin{DoxyCompactList}\small\item\em Disable Start the SD I/O Read Wait operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga1ef11b32dd9c3243b229a621fe6c0617}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+S\+T\+O\+P\+\_\+\+R\+E\+A\+D\+W\+A\+I\+T\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$D\+C\+T\+RL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP}})
\begin{DoxyCompactList}\small\item\em Enable Start the SD I/O Read Wait operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga0f1ff381bd70d14433ae582539005904}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+S\+T\+O\+P\+\_\+\+R\+E\+A\+D\+W\+A\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$D\+C\+T\+RL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+R\+W\+S\+T\+OP}})
\begin{DoxyCompactList}\small\item\em Disable Stop the SD I/O Read Wait operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gae827e25ed818df7dcd6110a16b72caec}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+O\+P\+E\+R\+A\+T\+I\+O\+N\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$D\+C\+T\+RL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN}})
\begin{DoxyCompactList}\small\item\em Enable the SD I/O Mode Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gab72fdd2401a780492474349fd45592d1}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+O\+P\+E\+R\+A\+T\+I\+O\+N\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$D\+C\+T\+RL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{S\+D\+M\+M\+C\+\_\+\+D\+C\+T\+R\+L\+\_\+\+S\+D\+I\+O\+EN}})
\begin{DoxyCompactList}\small\item\em Disable the SD I/O Mode Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga58bc9956e8a4edaffd8828923ded632a}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+S\+U\+S\+P\+E\+N\+D\+\_\+\+C\+M\+D\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$C\+MD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb2a41639369a8c17cdb7b900b645a9}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND}})
\begin{DoxyCompactList}\small\item\em Enable the SD I/O Suspend command sending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga5086b97bef527e383097b4843d49769a}{\+\_\+\+\_\+\+S\+D\+M\+M\+C\+\_\+\+S\+U\+S\+P\+E\+N\+D\+\_\+\+C\+M\+D\+\_\+\+D\+I\+S\+A\+B\+LE}}(\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+I\+N\+S\+T\+A\+N\+C\+E\+\_\+\+\_\+)-\/$>$C\+MD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb2a41639369a8c17cdb7b900b645a9}{S\+D\+M\+M\+C\+\_\+\+C\+M\+D\+\_\+\+S\+D\+I\+O\+S\+U\+S\+P\+E\+ND}})
\begin{DoxyCompactList}\small\item\em Disable the SD I/O Suspend command sending. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries S\+D\+M\+M\+C\+\_\+\+Init} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def}{S\+D\+M\+M\+C\+\_\+\+Init\+Type\+Def}} Init)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Read\+F\+I\+FO} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries S\+D\+M\+M\+C\+\_\+\+Write\+F\+I\+FO} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t $\ast$p\+Write\+Data)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries S\+D\+M\+M\+C\+\_\+\+Power\+State\+\_\+\+ON} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries S\+D\+M\+M\+C\+\_\+\+Power\+State\+\_\+\+O\+FF} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Get\+Power\+State} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries S\+D\+M\+M\+C\+\_\+\+Send\+Command} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, \mbox{\hyperlink{struct_s_d_m_m_c___cmd_init_type_def}{S\+D\+M\+M\+C\+\_\+\+Cmd\+Init\+Type\+Def}} $\ast$Command)
\item 
uint8\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Get\+Command\+Response} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Get\+Response} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Response)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries S\+D\+M\+M\+C\+\_\+\+Config\+Data} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def}{S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def}} $\ast$Data)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Get\+Data\+Counter} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Get\+F\+I\+F\+O\+Count} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries S\+D\+M\+M\+C\+\_\+\+Set\+S\+D\+M\+M\+C\+Read\+Wait\+Mode} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Read\+Wait\+Mode)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Block\+Length} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Block\+Size)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Read\+Single\+Block} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Read\+Add)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Read\+Multi\+Block} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Read\+Add)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Write\+Single\+Block} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Write\+Add)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Write\+Multi\+Block} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Write\+Add)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Erase\+Start\+Add} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Start\+Add)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+S\+D\+Erase\+Start\+Add} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Start\+Add)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Erase\+End\+Add} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t End\+Add)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+S\+D\+Erase\+End\+Add} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t End\+Add)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Erase} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Stop\+Transfer} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Sel\+Desel} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint64\+\_\+t Addr)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Go\+Idle\+State} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Oper\+Cond} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+App\+Command} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+App\+Oper\+Command} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Sd\+Type)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Bus\+Width} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Bus\+Width)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Send\+S\+CR} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Send\+C\+ID} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Send\+C\+SD} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Set\+Rel\+Add} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint16\+\_\+t $\ast$p\+R\+CA)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Send\+Status} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Status\+Register} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Op\+Condition} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t {\bfseries S\+D\+M\+M\+C\+\_\+\+Cmd\+Switch} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} $\ast$S\+D\+M\+M\+Cx, uint32\+\_\+t Argument)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of S\+D\+M\+MC H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 