Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/x86-linux-kernel-4.19.83
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:34
gem5 executing on mnemosyne13.ecn.purdue.edu, pid 5871
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/dedup/ft_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/dedup --router_map_file configs/topologies/paper_solutions/ft_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/ft_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ft_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/x86-linux-kernel-4.19.83 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6a5668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6ad6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6b56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6c06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6c86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6526d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af65a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6646d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af66d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6756d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af67f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6876d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6116d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6196d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6236d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af62b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6366d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af63e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6476d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5d06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5d86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5e26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5eb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5f56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5fd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af6086d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5906d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5996d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5a36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5ac6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5b56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5bd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5c76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af54f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5616d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af56b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5746d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af57d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5866d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5106d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5196d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5216d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af52a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5336d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af53c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af54e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4d86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4e16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4eb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4f46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4fd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af5066d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af48f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4986d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4a16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4aa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4b36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4bb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4c56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4cd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af4576d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f11af45f6d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af46a3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af46ae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af473898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af47b320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af47bd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af4827f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af48d278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af48dcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af416748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af4201d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af420c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af4266a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af431128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af431b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af4395f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af442080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af442ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af44c550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af44cf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3d6a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3dd4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3ddef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3e5978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3ef400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3efe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3f88d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af401358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af401da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af40b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3942b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af394cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af39c780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3a7208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3a7c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3af6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3b7160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3b7ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3c0630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3c90b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3c9b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af353588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af353fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af35ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3664e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af366f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af36c9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af377438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af377e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af37e908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af389390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af389dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af311860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af31b2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af31bd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3247b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af32d240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af32dc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af336710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11b04ab0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11b04abb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af3455f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af2cf080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af2cfac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f11af2d8550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2d8e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2df0f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2df320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2df550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2df780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2df9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2dfbe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2dfe10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2ec080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2ec2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2ec4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2ec710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2ec940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2ecb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2ecda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f11af2ecfd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f11af29eef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f11af2a8550>]
others(0)=[]
ingesting configs/topologies/nr_list/ft_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/ft_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ft_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 39594830050000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 40082295277500 because a thread reached the max instruction count
