// Seed: 1402849244
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  module_2();
  wire id_7;
endmodule
module module_1;
  assign id_1 = 1'd0;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 ();
  always begin
    id_1 = 1;
  end
  module_3();
endmodule
module module_3;
  wire id_1;
endmodule
module module_4 ();
  wire id_1;
  assign id_1 = id_1;
  module_3();
endmodule
