4468616e616e6a616923423424
Encoded:0x1f4ccc63453f9e96ba8a187750044762c4a8a7c58edf55ed1f01d15061ede3aa
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pqcrystals_fips202_ref_sha3_256_top glbl -prj pqcrystals_fips202_ref_sha3_256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s pqcrystals_fips202_ref_sha3_256 -debug wave 
Multi-threading is on. Using 126 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ds6365/SHA/NDT_a/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_pqcrystals_fips202_ref_sha3_256_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/AESL_automem_h.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_h'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/AESL_automem_IN_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_IN_r'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/KeccakF1600_StatePer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KeccakF1600_StatePer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/keccak_absorb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/KeccakF1600_StatePer_KeccakF_RoundConstan.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KeccakF1600_StatePer_KeccakF_RoundConstan_rom'
INFO: [VRFC 10-3107] analyzing entity 'KeccakF1600_StatePer_KeccakF_RoundConstan'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/keccak_absorb_t.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb_t_ram'
INFO: [VRFC 10-3107] analyzing entity 'keccak_absorb_t'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_s_ram'
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_s'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256_out_assign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_out_assign_ram'
INFO: [VRFC 10-3107] analyzing entity 'pqcrystals_fips202_ref_sha3_256_out_assign'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup3/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_s_ram [\pqcrystals_fips202_ref_sha3_256...]
Compiling architecture arch of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_s [pqcrystals_fips202_ref_sha3_256_...]
Compiling architecture rtl of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_out_assign_ram [\pqcrystals_fips202_ref_sha3_256...]
Compiling architecture arch of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256_out_assign [pqcrystals_fips202_ref_sha3_256_...]
Compiling architecture rtl of entity xil_defaultlib.keccak_absorb_t_ram [\keccak_absorb_t_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.keccak_absorb_t [keccak_absorb_t_default]
Compiling architecture rtl of entity xil_defaultlib.KeccakF1600_StatePer_KeccakF_RoundConstan_rom [keccakf1600_stateper_keccakf_rou...]
Compiling architecture arch of entity xil_defaultlib.KeccakF1600_StatePer_KeccakF_RoundConstan [keccakf1600_stateper_keccakf_rou...]
Compiling architecture behav of entity xil_defaultlib.KeccakF1600_StatePer [keccakf1600_stateper_default]
Compiling architecture behav of entity xil_defaultlib.keccak_absorb [keccak_absorb_default]
Compiling architecture behav of entity xil_defaultlib.pqcrystals_fips202_ref_sha3_256 [pqcrystals_fips202_ref_sha3_256_...]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_h [aesl_automem_h_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_IN_r [aesl_automem_in_r_default]
Compiling architecture behav of entity xil_defaultlib.apatb_pqcrystals_fips202_ref_sha...
Built simulation snapshot pqcrystals_fips202_ref_sha3_256

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ds6365/SHA/NDT_a/sim/vhdl/xsim.dir/pqcrystals_fips202_ref_sha3_256/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 19 00:00:41 2021...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/pqcrystals_fips202_ref_sha3_256/xsim_script.tcl
# xsim {pqcrystals_fips202_ref_sha3_256} -autoloadwcfg -tclbatch {pqcrystals_fips202_ref_sha3_256.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source pqcrystals_fips202_ref_sha3_256.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set h_group [add_wave_group h(memory) -into $coutputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_d1 -into $h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_we1 -into $h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_ce1 -into $h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_address1 -into $h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_d0 -into $h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_we0 -into $h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_ce0 -into $h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/h_address0 -into $h_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set inlen_group [add_wave_group inlen(wire) -into $cinputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/inlen -into $inlen_group -radix hex
## set IN_group [add_wave_group IN(memory) -into $cinputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/IN_r_q1 -into $IN_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/IN_r_ce1 -into $IN_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/IN_r_address1 -into $IN_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/IN_r_q0 -into $IN_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/IN_r_ce0 -into $IN_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/IN_r_address0 -into $IN_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_start -into $blocksiggroup
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_done -into $blocksiggroup
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_idle -into $blocksiggroup
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AESL_inst_pqcrystals_fips202_ref_sha3_256/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/LENGTH_h -into $tb_portdepth_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/LENGTH_IN_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/LENGTH_inlen -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_h_group [add_wave_group h(memory) -into $tbcoutputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_d1 -into $tb_h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_we1 -into $tb_h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_ce1 -into $tb_h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_address1 -into $tb_h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_d0 -into $tb_h_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_we0 -into $tb_h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_ce0 -into $tb_h_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/h_address0 -into $tb_h_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_inlen_group [add_wave_group inlen(wire) -into $tbcinputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/inlen -into $tb_inlen_group -radix hex
## set tb_IN_group [add_wave_group IN(memory) -into $tbcinputgroup]
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/IN_r_q1 -into $tb_IN_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/IN_r_ce1 -into $tb_IN_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/IN_r_address1 -into $tb_IN_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/IN_r_q0 -into $tb_IN_group -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/IN_r_ce0 -into $tb_IN_group -color #ffff00 -radix hex
## add_wave /apatb_pqcrystals_fips202_ref_sha3_256_top/IN_r_address0 -into $tb_IN_group -radix hex
## save_wave_config pqcrystals_fips202_ref_sha3_256.wcfg
## run all
Note: simulation done!
Time: 5275 ns  Iteration: 1  Process: /apatb_pqcrystals_fips202_ref_sha3_256_top/generate_sim_done_proc  File: /home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 5275 ns  Iteration: 1  Process: /apatb_pqcrystals_fips202_ref_sha3_256_top/generate_sim_done_proc  File: /home/ds6365/SHA/NDT_a/sim/vhdl/pqcrystals_fips202_ref_sha3_256.autotb.vhd
$finish called at time : 5275 ns
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 19 00:01:00 2021...
4468616e616e6a616923423424
Encoded:0x1f4ccc63453f9e96ba8a187750044762c4a8a7c58edf55ed1f01d15061ede3aa
