Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: Stack.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Stack.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Stack"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Stack\Stack.v" into library work
Parsing module <Stack>.
WARNING:HDLCompiler:751 - "E:\Stack\Stack.v" Line 21: Redeclaration of ansi port empty is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Stack>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Stack>.
    Related source file is "E:\Stack\Stack.v".
        WIDTH = 4
        DEPTH = 5
    Found 4-bit register for signal <index>.
    Found 4-bit register for signal <dout>.
    Found 4-bit subtractor for signal <index[3]_GND_1_o_sub_18_OUT> created at line 41.
    Found 4-bit adder for signal <index[3]_GND_1_o_add_14_OUT> created at line 38.
    Found 1-bit 5-to-1 multiplexer for signal <index[3]_X_1_o_wide_mux_16_OUT[3]> created at line 40.
    Found 1-bit 5-to-1 multiplexer for signal <index[3]_X_1_o_wide_mux_16_OUT[2]> created at line 40.
    Found 1-bit 5-to-1 multiplexer for signal <index[3]_X_1_o_wide_mux_16_OUT[1]> created at line 40.
    Found 1-bit 5-to-1 multiplexer for signal <index[3]_X_1_o_wide_mux_16_OUT[0]> created at line 40.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stack<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <n0009> created at line 37
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred  24 Latch(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <Stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 1
# Registers                                            : 2
 4-bit register                                        : 2
# Latches                                              : 24
 1-bit latch                                           : 24
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 5-to-1 multiplexer                              : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Stack>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <Stack> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit subtractor                                      : 1
# Counters                                             : 1
 4-bit updown counter                                  : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 5-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Stack> ...
WARNING:Xst:1710 - FF/Latch <index_3> (without init value) has a constant value of 0 in block <Stack>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Stack, actual ratio is 0.
FlipFlop dout_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dout_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dout_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop dout_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Stack.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 25
#      INV                         : 1
#      LUT3                        : 2
#      LUT4                        : 8
#      LUT5                        : 2
#      LUT6                        : 12
# FlipFlops/Latches                : 35
#      FDR                         : 9
#      FDRE                        : 2
#      LD                          : 20
#      LD_1                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 7
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  126800     0%  
 Number of Slice LUTs:                   25  out of  63400     0%  
    Number used as Logic:                25  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     39
   Number with an unused Flip Flop:       8  out of     39    20%  
   Number with an unused LUT:            14  out of     39    35%  
   Number of fully used LUT-FF pairs:    17  out of     39    43%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)  | Load  |
----------------------------------------------------+------------------------+-------+
push_index[2]_AND_26_o(push_index[2]_AND_26_o<3>1:O)| NONE(*)(stack<3>_3)    | 4     |
push_index[2]_AND_22_o(push_index[2]_AND_22_o<4>1:O)| NONE(*)(stack<4>_3)    | 4     |
push_index[2]_AND_30_o(push_index[2]_AND_30_o<2>1:O)| NONE(*)(stack<2>_3)    | 4     |
push_index[2]_AND_34_o(push_index[2]_AND_34_o<1>1:O)| NONE(*)(stack<1>_3)    | 4     |
push_index[2]_AND_38_o(push_index[2]_AND_38_o<0>1:O)| NONE(*)(stack<0>_3)    | 4     |
push_full_AND_1_o(push_full_AND_1_o1:O)             | NONE(*)(next_dout_3)   | 4     |
clk                                                 | BUFGP                  | 11    |
----------------------------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.435ns (Maximum Frequency: 696.719MHz)
   Minimum input arrival time before clock: 1.183ns
   Maximum output required time after clock: 1.336ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.435ns (frequency: 696.719MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               1.435ns (Levels of Logic = 1)
  Source:            index_2 (FF)
  Destination:       index_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: index_2 to index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            20   0.361   0.599  index_2 (index_2)
     LUT5:I2->O            2   0.097   0.283  _n0098_inv1 (_n0098_inv)
     FDRE:CE                   0.095          index_1
    ----------------------------------------
    Total                      1.435ns (0.553ns logic, 0.882ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'push_index[2]_AND_26_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.299ns (Levels of Logic = 1)
  Source:            din<3> (PAD)
  Destination:       stack<3>_3 (LATCH)
  Destination Clock: push_index[2]_AND_26_o falling

  Data Path: din<3> to stack<3>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.298  din_3_IBUF (din_3_IBUF)
     LD:D                     -0.028          stack<3>_3
    ----------------------------------------
    Total                      0.299ns (0.001ns logic, 0.298ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'push_index[2]_AND_22_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.299ns (Levels of Logic = 1)
  Source:            din<3> (PAD)
  Destination:       stack<4>_3 (LATCH)
  Destination Clock: push_index[2]_AND_22_o falling

  Data Path: din<3> to stack<4>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.298  din_3_IBUF (din_3_IBUF)
     LD:D                     -0.028          stack<4>_3
    ----------------------------------------
    Total                      0.299ns (0.001ns logic, 0.298ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'push_index[2]_AND_30_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.299ns (Levels of Logic = 1)
  Source:            din<3> (PAD)
  Destination:       stack<2>_3 (LATCH)
  Destination Clock: push_index[2]_AND_30_o falling

  Data Path: din<3> to stack<2>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.298  din_3_IBUF (din_3_IBUF)
     LD:D                     -0.028          stack<2>_3
    ----------------------------------------
    Total                      0.299ns (0.001ns logic, 0.298ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'push_index[2]_AND_34_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.299ns (Levels of Logic = 1)
  Source:            din<3> (PAD)
  Destination:       stack<1>_3 (LATCH)
  Destination Clock: push_index[2]_AND_34_o falling

  Data Path: din<3> to stack<1>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.298  din_3_IBUF (din_3_IBUF)
     LD:D                     -0.028          stack<1>_3
    ----------------------------------------
    Total                      0.299ns (0.001ns logic, 0.298ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'push_index[2]_AND_38_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.299ns (Levels of Logic = 1)
  Source:            din<3> (PAD)
  Destination:       stack<0>_3 (LATCH)
  Destination Clock: push_index[2]_AND_38_o falling

  Data Path: din<3> to stack<0>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.298  din_3_IBUF (din_3_IBUF)
     LD:D                     -0.028          stack<0>_3
    ----------------------------------------
    Total                      0.299ns (0.001ns logic, 0.298ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'push_full_AND_1_o'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.814ns (Levels of Logic = 2)
  Source:            pop (PAD)
  Destination:       next_dout_3 (LATCH)
  Destination Clock: push_full_AND_1_o rising

  Data Path: pop to next_dout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.716  pop_IBUF (pop_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mmux_dout[3]_index[3]_mux_18_OUT<0>23 (dout[3]_index[3]_mux_18_OUT<0>)
     LD_1:D                   -0.028          next_dout_0
    ----------------------------------------
    Total                      0.814ns (0.098ns logic, 0.716ns route)
                                       (12.0% logic, 88.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19 / 16
-------------------------------------------------------------------------
Offset:              1.183ns (Levels of Logic = 2)
  Source:            pop (PAD)
  Destination:       index_1 (FF)
  Destination Clock: clk rising

  Data Path: pop to index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.706  pop_IBUF (pop_IBUF)
     LUT5:I0->O            2   0.097   0.283  _n0098_inv1 (_n0098_inv)
     FDRE:CE                   0.095          index_1
    ----------------------------------------
    Total                      1.183ns (0.193ns logic, 0.990ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Offset:              1.336ns (Levels of Logic = 2)
  Source:            index_2 (FF)
  Destination:       empty (PAD)
  Source Clock:      clk rising

  Data Path: index_2 to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            20   0.361   0.599  index_2 (index_2)
     LUT3:I0->O            1   0.097   0.279  full<3>1 (full_OBUF)
     OBUF:I->O                 0.000          full_OBUF (full)
    ----------------------------------------
    Total                      1.336ns (0.458ns logic, 0.878ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    1.435|         |         |         |
push_full_AND_1_o|    0.766|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock push_full_AND_1_o
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
clk                   |    2.426|         |         |         |
push_index[2]_AND_22_o|         |    2.041|         |         |
push_index[2]_AND_26_o|         |    1.729|         |         |
push_index[2]_AND_30_o|         |    2.253|         |         |
push_index[2]_AND_34_o|         |    2.298|         |         |
push_index[2]_AND_38_o|         |    2.121|         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.61 secs
 
--> 

Total memory usage is 4678404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    2 (   0 filtered)

