{
    "CompileProcesses": [
        "cgproc.25996.json"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "v2_gray_cell": {
            "HrFPj_d": {
                "checksum": 0,
                "mod": "v2_gray_cell",
                "bytes": 8263,
                "out": "HrFPj_d.o",
                "mode": 4,
                "archive": "archive.109/_prev_archive_1.a"
            }
        },
        "v2_black_cell": {
            "t2G2s_d": {
                "checksum": 0,
                "mod": "v2_black_cell",
                "bytes": 8817,
                "out": "t2G2s_d.o",
                "mode": 4,
                "archive": "archive.109/_prev_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "checksum": 0,
                "mod": "std",
                "bytes": 41566,
                "mode": 4,
                "archive": "archive.109/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 0,
                "mod": "...MASTER...",
                "bytes": 7560,
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        },
        "test": {
            "x9Hvb_d": {
                "checksum": 0,
                "mod": "test",
                "bytes": 92615,
                "out": "x9Hvb_d.o",
                "mode": 4,
                "archive": "archive.109/_25996_archive_1.a"
            }
        }
    },
    "CompileStatus": "Successful",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 91860
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "v2_black_cell": [
            "v2_black_cell",
            "t2G2s",
            "module"
        ],
        "v2_gray_cell": [
            "v2_gray_cell",
            "HrFPj",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "CodeGen(%)": 32.133303564282194,
        "outputSizePerQuad": 53.0,
        "ru_self_cgstart": {
            "ru_nivcsw": 129,
            "ru_utime_sec": 0.161104,
            "ru_stime_sec": 0.043756000000000003,
            "ru_nvcsw": 395,
            "ru_maxrss_kb": 63452,
            "ru_majflt": 0,
            "ru_minflt": 15740
        },
        "ru_childs_cgstart": {
            "ru_nivcsw": 8,
            "ru_utime_sec": 0.003875,
            "ru_stime_sec": 0.007685,
            "ru_nvcsw": 26,
            "ru_maxrss_kb": 17312,
            "ru_majflt": 0,
            "ru_minflt": 2162
        },
        "nMops": 8473,
        "nQuads": 3631,
        "Frontend(%)": 67.866696435717799,
        "ru_childs_end": {
            "ru_nivcsw": 10,
            "ru_utime_sec": 0.0062420000000000002,
            "ru_stime_sec": 0.010052999999999999,
            "ru_nvcsw": 34,
            "ru_maxrss_kb": 22412,
            "ru_majflt": 0,
            "ru_minflt": 2761
        },
        "mop/quad": 2.3335169374827873,
        "totalObjSize": 194768,
        "ru_self_end": {
            "ru_nivcsw": 143,
            "ru_utime_sec": 0.23738300000000001,
            "ru_stime_sec": 0.055159,
            "ru_nvcsw": 548,
            "ru_maxrss_kb": 71844,
            "ru_majflt": 0,
            "ru_minflt": 19417
        },
        "quadSpeed": 47601.567928263343,
        "mopSpeed": 111079.06501133993
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "v2_gray_cell",
        "v2_black_cell",
        "test",
        "test"
    ],
    "CurCompileUdps": {},
    "PEModules": [],
    "Misc": {
        "cwd": "/home/jhazel/ASIC_Design/src",
        "csrc_abs": "/home/jhazel/ASIC_Design/src/csrc",
        "csrc": "csrc",
        "daidir_abs": "/home/jhazel/ASIC_Design/src/simv.daidir",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.109"
    }
}