Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Mar  1 14:27:10 2022
| Host         : fedora running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file CoraZ7_timing_summary_routed.rpt -pb CoraZ7_timing_summary_routed.pb -rpx CoraZ7_timing_summary_routed.rpx -warn_on_violation
| Design       : CoraZ7
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.597        0.000                      0                  453        0.119        0.000                      0                  453        3.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.597        0.000                      0                  393        0.119        0.000                      0                  393        3.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.101        0.000                      0                   60        0.565        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 2.189ns (43.026%)  route 2.899ns (56.974%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.740     5.374    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.478     5.852 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/Q
                         net (fo=2, routed)           0.593     6.445    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg_n_0_[5]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     7.380 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0/O[3]
                         net (fo=6, routed)           0.785     8.165    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]_i_2__0_n_4
    SLICE_X42Y54         LUT4 (Prop_lut4_I3_O)        0.306     8.471 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_3__0/O
                         net (fo=1, routed)           0.464     8.935    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_3__0_n_0
    SLICE_X42Y54         LUT5 (Prop_lut5_I1_O)        0.116     9.051 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_2__0/O
                         net (fo=1, routed)           0.710     9.762    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_2__0_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.354    10.116 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_1__0/O
                         net (fo=1, routed)           0.346    10.462    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_i_1__0_n_0
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X40Y53         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.429    13.349    
                         clock uncertainty           -0.035    13.314    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)       -0.255    13.059    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 2.543ns (47.353%)  route 2.827ns (52.647%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.754     5.388    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y42         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518     5.906 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[0]/Q
                         net (fo=3, routed)           0.423     6.329    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[0]
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.453 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.453    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.985 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.319 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=4, routed)           0.978     8.298    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data0[5]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.331     8.629 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_3/O
                         net (fo=1, routed)           0.650     9.279    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_3_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I1_O)        0.352     9.631 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           0.776    10.407    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.352    10.759 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    10.759    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.579    12.937    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X40Y43         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.075    13.368    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.886ns (38.142%)  route 3.059ns (61.858%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.756     5.390    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X36Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/Q
                         net (fo=6, routed)           1.119     6.965    inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst[7]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.089 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.089    inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.622 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.622    inst_top_level/inst_i2c_user_lcd/next_state1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.740    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.857    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.086 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.264     9.350    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.310     9.660 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.675    10.335    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.579    12.937    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X37Y49         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[0]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.125    inst_top_level/inst_i2c_user_lcd/byteSel_reg[0]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.886ns (38.142%)  route 3.059ns (61.858%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.756     5.390    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X36Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/Q
                         net (fo=6, routed)           1.119     6.965    inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst[7]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.089 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.089    inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.622 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.622    inst_top_level/inst_i2c_user_lcd/next_state1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.740    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.857    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.086 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.264     9.350    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.310     9.660 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.675    10.335    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.579    12.937    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X37Y49         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[3]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.125    inst_top_level/inst_i2c_user_lcd/byteSel_reg[3]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.886ns (38.142%)  route 3.059ns (61.858%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.756     5.390    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X36Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/Q
                         net (fo=6, routed)           1.119     6.965    inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst[7]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.089 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.089    inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.622 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.622    inst_top_level/inst_i2c_user_lcd/next_state1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.740    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.857    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.086 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.264     9.350    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.310     9.660 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.675    10.335    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.579    12.937    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X37Y49         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.125    inst_top_level/inst_i2c_user_lcd/byteSel_reg[4]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.886ns (38.142%)  route 3.059ns (61.858%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.756     5.390    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X36Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/Q
                         net (fo=6, routed)           1.119     6.965    inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst[7]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.089 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.089    inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.622 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.622    inst_top_level/inst_i2c_user_lcd/next_state1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.740    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.857    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.086 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.264     9.350    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.310     9.660 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.675    10.335    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.579    12.937    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X37Y49         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[5]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    13.125    inst_top_level/inst_i2c_user_lcd/byteSel_reg[5]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.886ns (38.444%)  route 3.020ns (61.556%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.756     5.390    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X36Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/Q
                         net (fo=6, routed)           1.119     6.965    inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst[7]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.089 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.089    inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.622 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.622    inst_top_level/inst_i2c_user_lcd/next_state1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.740    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.857    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.086 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.264     9.350    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.310     9.660 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.636    10.296    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.580    12.938    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X42Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    13.125    inst_top_level/inst_i2c_user_lcd/byteSel_reg[1]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/byteSel_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.886ns (38.444%)  route 3.020ns (61.556%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.756     5.390    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X36Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_reg[7]/Q
                         net (fo=6, routed)           1.119     6.965    inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst[7]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.124     7.089 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.089    inst_top_level/inst_i2c_user_lcd/next_state1_carry_i_7_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.622 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.622    inst_top_level/inst_i2c_user_lcd/next_state1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.740    inst_top_level/inst_i2c_user_lcd/next_state1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.857 r  inst_top_level/inst_i2c_user_lcd/next_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.857    inst_top_level/inst_i2c_user_lcd/next_state1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.086 f  inst_top_level/inst_i2c_user_lcd/next_state1_carry__2/CO[2]
                         net (fo=36, routed)          1.264     9.350    inst_top_level/inst_i2c_user_lcd/next_state1_carry__2_n_1
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.310     9.660 r  inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1/O
                         net (fo=6, routed)           0.636    10.296    inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.580    12.938    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X42Y48         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/byteSel_reg[2]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X42Y48         FDRE (Setup_fdre_C_CE)      -0.169    13.125    inst_top_level/inst_i2c_user_lcd/byteSel_reg[2]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.668ns (15.863%)  route 3.543ns (84.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 r  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.768     9.603    inst_top_level/inst_i2c_user_adc/Inst_i2c_master_n_0
    SLICE_X40Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.653    12.509    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.668ns (15.863%)  route 3.543ns (84.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 r  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.768     9.603    inst_top_level/inst_i2c_user_adc/Inst_i2c_master_n_0
    SLICE_X40Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X40Y56         FDRE                                         r  inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.653    12.509    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  2.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_top_level/adc_data_i_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.187ns (36.598%)  route 0.324ns (63.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/iClk
    SLICE_X43Y48         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/adc_data_i_sig_reg[1]/Q
                         net (fo=30, routed)          0.324     1.938    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_tx_reg[1]_0[1]
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.046     1.984 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     1.984    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_tx[1]_i_1_n_0
    SLICE_X38Y54         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.856     1.981    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y54         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_tx_reg[1]/C
                         clock pessimism             -0.247     1.734    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.131     1.865    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 inst_top_level/adc_data_i_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.494%)  route 0.353ns (65.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/iClk
    SLICE_X43Y48         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/adc_data_i_sig_reg[1]/Q
                         net (fo=30, routed)          0.353     1.967    inst_top_level/inst_i2c_user_adc/Q[1]
    SLICE_X38Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.012 r  inst_top_level/inst_i2c_user_adc/cmd_change_i_1/O
                         net (fo=1, routed)           0.000     2.012    inst_top_level/inst_i2c_user_adc/cmd_change_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.857     1.982    inst_top_level/inst_i2c_user_adc/iClk
    SLICE_X38Y50         FDRE                                         r  inst_top_level/inst_i2c_user_adc/cmd_change_reg/C
                         clock pessimism             -0.247     1.735    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120     1.855    inst_top_level/inst_i2c_user_adc/cmd_change_reg
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/lcd_RS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.787%)  route 0.121ns (46.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.593     1.471    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X37Y47         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_top_level/inst_i2c_user_lcd/lcd_RS_reg/Q
                         net (fo=3, routed)           0.121     1.733    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/D[0]
    SLICE_X39Y47         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.987    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y47         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[0]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.070     1.557    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_top_level/adc_state_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/adc_data_i_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/iClk
    SLICE_X43Y47         FDRE                                         r  inst_top_level/adc_state_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_top_level/adc_state_sig_reg[0]/Q
                         net (fo=5, routed)           0.124     1.738    inst_top_level/adc_state_sig[0]
    SLICE_X43Y48         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.864     1.989    inst_top_level/iClk
    SLICE_X43Y48         FDRE                                         r  inst_top_level/adc_data_i_sig_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.070     1.559    inst_top_level/adc_data_i_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.470    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y46         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.134     1.745    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X38Y46         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y46         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X38Y46         FDPE (Hold_fdpe_C_D)         0.120     1.603    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.470    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y46         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.138     1.749    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.794 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt[0]_i_1_n_0
    SLICE_X38Y46         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y46         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X38Y46         FDPE (Hold_fdpe_C_D)         0.121     1.604    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_control_btn_deb/btn_pulse_f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.470    inst_top_level/inst_control_btn_deb/iClk
    SLICE_X37Y44         FDRE                                         r  inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  inst_top_level/inst_control_btn_deb/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.109     1.720    inst_top_level/inst_control_btn_deb/btn_sync_reg_n_0_[0]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.765 r  inst_top_level/inst_control_btn_deb/btn_pulse_f_i_1/O
                         net (fo=1, routed)           0.000     1.765    inst_top_level/inst_control_btn_deb/btn_pulse_f0
    SLICE_X36Y44         FDRE                                         r  inst_top_level/inst_control_btn_deb/btn_pulse_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_control_btn_deb/iClk
    SLICE_X36Y44         FDRE                                         r  inst_top_level/inst_control_btn_deb/btn_pulse_f_reg/C
                         clock pessimism             -0.503     1.483    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.091     1.574    inst_top_level/inst_control_btn_deb/btn_pulse_f_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.587     1.465    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X38Y51         FDRE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.121     1.750    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rx[0]
    SLICE_X39Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.857     1.982    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y52         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.070     1.551    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/i2c_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.341%)  route 0.150ns (44.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.592     1.470    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X37Y46         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/i2c_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  inst_top_level/inst_i2c_user_lcd/i2c_enable_reg/Q
                         net (fo=9, routed)           0.150     1.761    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/ena
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     1.806    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_i_1_n_0
    SLICE_X38Y45         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y45         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X38Y45         FDPE (Hold_fdpe_C_D)         0.120     1.606    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst_top_level/inst_i2c_user_lcd/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/lcd_RS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.392%)  route 0.133ns (41.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.593     1.471    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X36Y47         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_top_level/inst_i2c_user_lcd/next_state_reg[0]/Q
                         net (fo=13, routed)          0.133     1.745    inst_top_level/inst_i2c_user_lcd/state[0]
    SLICE_X37Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.790 r  inst_top_level/inst_i2c_user_lcd/lcd_RS_i_1/O
                         net (fo=1, routed)           0.000     1.790    inst_top_level/inst_i2c_user_lcd/lcd_RS_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.862     1.987    inst_top_level/inst_i2c_user_lcd/iClk
    SLICE_X37Y47         FDRE                                         r  inst_top_level/inst_i2c_user_lcd/lcd_RS_reg/C
                         clock pessimism             -0.503     1.484    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.576    inst_top_level/inst_i2c_user_lcd/lcd_RS_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y48    inst_top_level/adc_data_i_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y48    inst_top_level/adc_data_i_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y47    inst_top_level/adc_state_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y47    inst_top_level/adc_state_sig_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y47    inst_top_level/clock_gen_state_sig_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y53    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y53    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y53    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    inst_top_level/adc_data_i_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    inst_top_level/adc_data_i_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y47    inst_top_level/adc_state_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y47    inst_top_level/adc_state_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y47    inst_top_level/clock_gen_state_sig_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    inst_top_level/inst_i2c_user_adc/FSM_onehot_next_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.668ns (16.543%)  route 3.370ns (83.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.595     9.430    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X39Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.276    13.196    
                         clock uncertainty           -0.035    13.161    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.629    12.532    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.668ns (16.543%)  route 3.370ns (83.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.595     9.430    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X39Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.276    13.196    
                         clock uncertainty           -0.035    13.161    
    SLICE_X39Y54         FDCE (Recov_fdce_C_CLR)     -0.629    12.532    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.532    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.668ns (16.543%)  route 3.370ns (83.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.595     9.430    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X39Y54         FDPE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.562    12.920    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X39Y54         FDPE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.276    13.196    
                         clock uncertainty           -0.035    13.161    
    SLICE_X39Y54         FDPE (Recov_fdpe_C_PRE)     -0.583    12.578    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.668ns (17.769%)  route 3.091ns (82.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.317     9.152    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X42Y54         FDCE (Recov_fdce_C_CLR)     -0.585    12.577    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.668ns (17.769%)  route 3.091ns (82.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.317     9.152    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X42Y54         FDCE (Recov_fdce_C_CLR)     -0.543    12.619    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 0.668ns (17.769%)  route 3.091ns (82.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.317     9.152    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y54         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y54         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X42Y54         FDCE (Recov_fdce_C_CLR)     -0.543    12.619    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.668ns (18.590%)  route 2.925ns (81.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.151     8.986    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X42Y53         FDCE (Recov_fdce_C_CLR)     -0.585    12.577    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.668ns (18.590%)  route 2.925ns (81.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.151     8.986    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X42Y53         FDCE (Recov_fdce_C_CLR)     -0.585    12.577    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.668ns (18.590%)  route 2.925ns (81.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.151     8.986    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X42Y53         FDCE (Recov_fdce_C_CLR)     -0.543    12.619    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.668ns (18.590%)  route 2.925ns (81.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.758     5.392    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.910 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          1.775     7.685    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/reset_sig
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.150     7.835 f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          1.151     8.986    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]
    SLICE_X42Y53         FDCE                                         f  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.563    12.921    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/iClk
    SLICE_X42Y53         FDCE                                         r  inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X42Y53         FDCE (Recov_fdce_C_CLR)     -0.543    12.619    inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.130%)  route 0.363ns (68.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.363     2.000    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X38Y46         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y46         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     1.435    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.130%)  route 0.363ns (68.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.363     2.000    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X38Y46         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y46         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     1.435    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.130%)  route 0.363ns (68.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.363     2.000    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X38Y46         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y46         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     1.435    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.130%)  route 0.363ns (68.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.363     2.000    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X38Y46         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y46         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     1.435    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.635%)  route 0.371ns (69.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.371     2.008    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X38Y45         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X38Y45         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     1.435    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.130%)  route 0.363ns (68.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.363     2.000    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X39Y46         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y46         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.130%)  route 0.363ns (68.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.363     2.000    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X39Y46         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y46         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.635%)  route 0.371ns (69.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.371     2.008    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X39Y45         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y45         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.635%)  route 0.371ns (69.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.371     2.008    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X39Y45         FDCE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y45         FDCE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 inst_top_level/inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.635%)  route 0.371ns (69.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.595     1.473    inst_top_level/inst_reset_deb/iClk
    SLICE_X42Y49         FDRE                                         r  inst_top_level/inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  inst_top_level/inst_reset_deb/btn_reg_reg/Q
                         net (fo=98, routed)          0.371     2.008    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/reset_sig
    SLICE_X39Y45         FDPE                                         f  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.861     1.986    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/iClk
    SLICE_X39Y45         FDPE                                         r  inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     1.411    inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.597    





