#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Mon Aug 21 01:08:39 2023
# Process ID: 5412
# Current directory: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8412 D:\Materiale_pentru_facultate\Licenta\Anul_4\Semestrul_1\P3\FPU\FPU.xpr
# Log file: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/vivado.log
# Journal file: D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU\vivado.jou
# Running On: DESKTOP-7P0D6RH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16836 MB
#-----------------------------------------------------------
start_gui
open_project D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Materiale_pentru_facultate/Anul_4/Semestrul_1/P3/FPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'FPU.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/ip_repo/FPU_IP_Slave_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.348 ; gain = 126.395
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: FPU
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-11241] undeclared symbol 'ADD', assumed default net type 'wire' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v:63]
INFO: [Synth 8-11241] undeclared symbol 'SUB', assumed default net type 'wire' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v:64]
INFO: [Synth 8-11241] undeclared symbol 'MUL', assumed default net type 'wire' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v:65]
INFO: [Synth 8-11241] undeclared symbol 'DIV', assumed default net type 'wire' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2241.586 ; gain = 361.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPU' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Add_Div_Normaliser' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Add Div Normaliser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Add_Div_Normaliser' (0#1) [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Add Div Normaliser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mul_Normaliser' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier Normaliser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mul_Normaliser' (0#1) [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier Normaliser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (0#1) [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'Divider' [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Divider' (0#1) [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (0#1) [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_mantissa_reg' and it is trimmed from '25' to '23' bits. [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier.v:29]
WARNING: [Synth 8-3936] Found unconnected internal register 'mantissa_product_reg' and it is trimmed from '48' to '47' bits. [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier.v:72]
WARNING: [Synth 8-3936] Found unconnected internal register 'o_mantissa_reg' and it is trimmed from '25' to '23' bits. [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Divider.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'remainder_reg' and it is trimmed from '24' to '23' bits. [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Divider.v:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.281 ; gain = 469.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.281 ; gain = 469.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2349.281 ; gain = 469.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2349.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/constrs_1/new/Constraints_FPU.xdc]
Finished Parsing XDC File [D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/constrs_1/new/Constraints_FPU.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2456.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2475.438 ; gain = 595.570
19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.438 ; gain = 847.090
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FPU_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Add Div Normaliser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Div_Normaliser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier Normaliser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mul_Normaliser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sim_1/new/FPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v" Line 1. Module FPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Add Div Normaliser.v" Line 1. Module Add_Div_Normaliser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier.v" Line 1. Module Multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier Normaliser.v" Line 1. Module Mul_Normaliser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Divider.v" Line 1. Module Divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Add Div Normaliser.v" Line 1. Module Add_Div_Normaliser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/FPU.v" Line 1. Module FPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Add Div Normaliser.v" Line 1. Module Add_Div_Normaliser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier.v" Line 1. Module Multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Multiplier Normaliser.v" Line 1. Module Mul_Normaliser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Divider.v" Line 1. Module Divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sources_1/new/Add Div Normaliser.v" Line 1. Module Add_Div_Normaliser doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Add_Div_Normaliser
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mul_Normaliser
Compiling module xil_defaultlib.Multiplier
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.FPU
Compiling module xil_defaultlib.FPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FPU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FPU_tb_behav -key {Behavioral:sim_1:Functional:FPU_tb} -tclbatch {FPU_tb.tcl} -view {D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU_tb_behav.wcfg
source FPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
$stop called at time : 2958357 ps : File "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sim_1/new/FPU_tb.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.668 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FPU_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'FPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$stop called at time : 2958357 ps : File "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sim_1/new/FPU_tb.v" Line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'FPU_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'FPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FPU_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FPU_tb_behav xil_defaultlib.FPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FPU_tb_behav -key {Behavioral:sim_1:Functional:FPU_tb} -tclbatch {FPU_tb.tcl} -view {D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU_tb_behav.wcfg
source FPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
$stop called at time : 2958357 ps : File "D:/Materiale_pentru_facultate/Licenta/Anul_4/Semestrul_1/P3/FPU/FPU.srcs/sim_1/new/FPU_tb.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 21 01:19:32 2023...
