INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Computer organization/CPU Project/CPU_Project/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_src
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Computer organization/single-cycle-CPU-testbench-for-reference/sim_executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_executs32
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/User/Desktop/Computer organization/single-cycle-CPU-testbench-for-reference/sim_executs32.v:23]
