// Seed: 1052598157
module module_0 (
    input supply1 id_0,
    input uwire   id_1
);
  id_3 :
  assert property (@(*) -1) id_3 <= id_3;
endmodule
module module_1 #(
    parameter id_10 = 32'd28
) (
    input wire id_0,
    input tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9
    , id_12,
    input wand _id_10
);
  assign id_12 = 1;
  logic id_13;
  generate
    begin : LABEL_0
      parameter id_14 = 1;
      assign id_12 = 1;
    end
  endgenerate
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire [id_10 : 1] id_15;
  localparam id_16 = 1;
  logic id_17;
  ;
  localparam id_18 = 1 ? 1 : 1;
  always_latch
    if (id_16) begin : LABEL_1
      id_17 = -1;
    end
endmodule
