# Task 1 - 4-bit LFSR and Pseudo Random Binary Sequence #
## Step 1 ##
* Created the lfsr.sv component 
* Modified the version in lecture notes to include and extra enable signal en
* All 4 bits of the shift register output are brought out as data_out[3:0]

<img width="600" alt="image" src="https://user-images.githubusercontent.com/69715492/199622965-561d0b3e-c6ee-4057-99c4-25fdc24c1071.png">

