// Seed: 4123444278
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8,
    output logic id_9,
    input logic id_10,
    input id_11,
    input id_12,
    output id_13,
    output logic id_14,
    inout logic id_15
);
  always @(posedge id_6 or 1);
  type_27(
      1, id_10
  );
endmodule
