m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vfifo_double_line_buffer
Z0 !s110 1732024336
!i10b 1
!s100 i]z;gZl>I^inJ16FD=4nM0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IY7Fb65<]AEQl1iS092G1G1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Code/FPGADesign/Sobel_Edge_Detection
w1732015566
8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/fifo_double_line_buffer.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/fifo_double_line_buffer.v
!i122 418
L0 1 59
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1732024336.000000
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/fifo_double_line_buffer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/fifo_double_line_buffer.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vfifo_double_line_buffer_tb
R0
!i10b 1
!s100 1eFb[7EHlz_XEQINFidBS1
R1
IeIX9eg2^hZFY7czl9h]R33
R2
R3
Z8 w1732008846
8D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/fifo_double_line_buffer_tb.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/fifo_double_line_buffer_tb.v
!i122 422
L0 8 50
R4
r1
!s85 0
31
R5
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/fifo_double_line_buffer_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/fifo_double_line_buffer_tb.v|
!i113 1
R6
R7
vfifo_single_line_buffer
R0
!i10b 1
!s100 =QSb4MlZaSZf[GXJ<^GfA3
R1
IUV_6n4^^m;HLVDQ@Zk7?f2
R2
R3
w1732017119
8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/fifo_single_line_buffer.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/fifo_single_line_buffer.v
!i122 419
L0 1 72
R4
r1
!s85 0
31
R5
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/fifo_single_line_buffer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/fifo_single_line_buffer.v|
!i113 1
R6
R7
vfifo_single_line_buffer_tb
R0
!i10b 1
!s100 ]8<3P;M^hCZXK64?bXVkm1
R1
IjOgBCMGD>cnfzm66Y:4<02
R2
R3
R8
8D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/fifo_single_line_buffer_tb.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/fifo_single_line_buffer_tb.v
!i122 423
L0 8 44
R4
r1
!s85 0
31
R5
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/fifo_single_line_buffer_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/fifo_single_line_buffer_tb.v|
!i113 1
R6
R7
vGray2RGB
Z9 !s110 1732024337
!i10b 1
!s100 ]6Kn?EfamNhe74=<1^IaC3
R1
IkoHLX_99gdjM3zB]lhV8Z2
R2
R3
w1732022640
8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/Gray2RGB.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/Gray2RGB.v
!i122 430
L0 1 34
R4
r1
!s85 0
31
Z10 !s108 1732024337.000000
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/Gray2RGB.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/Gray2RGB.v|
!i113 1
R6
R7
n@gray2@r@g@b
vGray2RGB_tb
R9
!i10b 1
!s100 [1moKIYF=BH__U_NfQ]@U0
R1
IMVT=<WjEI8H]RMok[Q;o:0
R2
R3
w1732024079
8D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/Gray2RGB_tb.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/Gray2RGB_tb.v
!i122 431
L0 8 45
R4
r1
!s85 0
31
R10
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/Gray2RGB_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/Gray2RGB_tb.v|
!i113 1
R6
R7
n@gray2@r@g@b_tb
vRGB2Gray
R0
!i10b 1
!s100 H0BKaoPXbkHE7PIA25dWj2
R1
II`FbCjc4bcRIh16aFLCjg0
R2
R3
w1732017058
8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/RGB2Gray.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/RGB2Gray.v
!i122 420
L0 23 29
R4
r1
!s85 0
31
R5
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/RGB2Gray.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/RGB2Gray.v|
!i113 1
R6
R7
n@r@g@b2@gray
vRGB2Gray_t
!s110 1732023619
!i10b 1
!s100 TY3ET;R^LUz?5HD>2ojH20
R1
I]oDZazU0aLEPkd][HTVFZ0
R2
R3
w1732022570
Z11 8D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/RGB2Gray_tb.v
Z12 FD:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/RGB2Gray_tb.v
!i122 276
Z13 L0 26 173
R4
r1
!s85 0
31
!s108 1732023619.000000
Z14 !s107 D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/RGB2Gray_tb.v|
Z15 !s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/RGB2Gray_tb.v|
!i113 1
R6
R7
n@r@g@b2@gray_t
vRGB2Gray_tb
R0
!i10b 1
!s100 [aVgbFK2mjD72;KXlGUE>0
R1
IkCWj;W6DiUSk0]iWi2Qka0
R2
R3
w1732023673
R11
R12
!i122 424
R13
R4
r1
!s85 0
31
R5
R14
R15
!i113 1
R6
R7
n@r@g@b2@gray_tb
vsobel
R9
!i10b 1
!s100 g81FbOcB`@[_zBf=_<ahh3
R1
I7652YdQkLg5@5i5eGME9T2
R2
R3
w1732023616
8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel.v
!i122 432
L0 3 57
R4
r1
!s85 0
31
R10
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel.v|
!i113 1
R6
R7
vsobel_buffer
!s110 1732015042
!i10b 1
!s100 GJl_VX_jB3LnVDzTjT`ad3
R1
I;H>TiUecda00bKDeV=1AD3
R2
R3
w1732015033
Z16 8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_data_buffer.v
Z17 FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_data_buffer.v
!i122 56
L0 1 67
R4
r1
!s85 0
31
!s108 1732015042.000000
Z18 !s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_data_buffer.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_data_buffer.v|
!i113 1
R6
R7
vsobel_calc
R9
!i10b 1
!s100 zV=cfG>0J]^5AWQCohJ`Q2
R1
IMccIB@aaVz9EbXl;81A`N2
R2
R3
w1732022107
8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_calc.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_calc.v
!i122 428
L0 1 103
R4
r1
!s85 0
31
R10
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_calc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_calc.v|
!i113 1
R6
R7
vsobel_calc_tb
R9
!i10b 1
!s100 VJ0N:Qf7KjWcJ;B]4>5[_2
R1
I]M;G]M_f0GP^WXid5J6Uo2
R2
R3
w1732021752
8D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_calc_tb.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_calc_tb.v
!i122 429
L0 8 68
R4
r1
!s85 0
31
R10
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_calc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_calc_tb.v|
!i113 1
R6
R7
vsobel_data_buffer
R9
!i10b 1
!s100 dmRa;zzNPgEcA_YZ4JJ9g2
R1
I6GWmO=caOS4g@O=:oNH`<3
R2
R3
w1732015607
R16
R17
!i122 426
L0 1 70
R4
r1
!s85 0
31
R5
R18
R19
!i113 1
R6
R7
vsobel_data_buffer_tb
R9
!i10b 1
!s100 95]mJR5R@I`Y4g9:`?k:S2
R1
IeY@EdfZWO<08JF=B:_V[82
R2
R3
w1732024064
8D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_data_buffer_tb.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_data_buffer_tb.v
!i122 427
L0 8 65
R4
r1
!s85 0
31
R10
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_data_buffer_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_data_buffer_tb.v|
!i113 1
R6
R7
vsobel_data_modulate
R0
!i10b 1
!s100 QdL<9AISgZ19]0KFm4ZeF1
R1
IaD[n@]J?RHaYbDLABN=0f0
R2
R3
w1732017130
8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_data_modulate.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_data_modulate.v
!i122 421
L0 1 228
R4
r1
!s85 0
31
R5
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_data_modulate.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_data_modulate.v|
!i113 1
R6
R7
vsobel_data_modulate_tb
R0
!i10b 1
!s100 ]fbXZD5d1E<?2VfVe2YZL2
R1
Ij>EO8_7UahCH0Z3h:oE`l0
R2
R3
w1732015326
8D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_data_modulate_tb.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_data_modulate_tb.v
!i122 425
L0 8 63
R4
r1
!s85 0
31
R5
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_data_modulate_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_data_modulate_tb.v|
!i113 1
R6
R7
vsobel_kernel
R9
!i10b 1
!s100 ;3jZh6m<ojiT0d2InGlJU3
R1
I<4KLAfnH^P5SkcTJg0=H63
R2
R3
w1732024048
8D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_kernel.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_kernel.v
!i122 433
L0 1 55
R4
r1
!s85 0
31
R10
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_kernel.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/modules/sobel_kernel.v|
!i113 1
R6
R7
vsobel_tb
R9
!i10b 1
!s100 Q2[:FIElR[M_<dmCIfcIS1
R1
IhNIR39OhQX4c_5_ij>5DF1
R2
R3
w1732024329
8D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_tb.v
FD:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_tb.v
!i122 434
L0 26 174
R4
r1
!s85 0
31
R10
!s107 D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Code/FPGADesign/Sobel_Edge_Detection/test_benches/sobel_tb.v|
!i113 1
R6
R7
