# Design and Simulation of 4-Bit Carry Save Adder Using Reversible Logic Gates in Cadence
ğŸ”§ Project: Reversible Logic-Based Low Power Adder in Cadence
ğŸ“ Tools Used: Verilog HDL, Cadence Genus, Innovus, Incisive
âš™ï¸ Technology: 180nm ASIC Flow

â˜ Overview:
This project explores the design and physical implementation of a carry-save adder using reversible logic gates for potential application in low-power and quantum-compatible systems. The project compares traditional logic vs. reversible logic in terms of power, area, and timing, using a full RTL-to-GDSII ASIC flow.

â˜ Key Features:

â‰ Developed both standard and reversible CSA designs in Verilog HDL.

â‰ Used Cadence Genus for synthesis and timing-driven optimization.

â‰ Performed floorplanning, placement, power routing, and layout using Cadence Innovus.

â‰ Verified performance metrics including delay, power, and area post-layout.

â‰ Analyzed results to show reversible logicâ€™s feasibility despite increased area/power cost.

â˜ Results:

â‰½ Traditional CSA: Lower area (152.094 units) and power (0.0266 mW).

â‰½ Reversible CSA: Increased area (167.275 units) and power (0.0364 mW), but with potential long-term benefits for reversible and quantum circuits.
