<dec f='llvm/llvm/include/llvm/IR/Instructions.h' l='739' type='11'/>
<use f='llvm/llvm/include/llvm/IR/Instructions.h' l='787' c='_ZN4llvm13AtomicRMWInst13isFPOperationENS0_5BinOpE'/>
<doc f='llvm/llvm/include/llvm/IR/Instructions.h' l='738'>/// *p = old + v</doc>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='16204' u='r' c='_ZN5clang7CodeGen15CodeGenFunction20EmitNVPTXBuiltinExprEjPKNS_8CallExprE'/>
<use f='llvm/llvm/lib/AsmParser/LLParser.cpp' l='7521' u='r' c='_ZN4llvm8LLParser14parseAtomicRMWERPNS_11InstructionERNS0_16PerFunctionStateE'/>
<use f='llvm/llvm/lib/Bitcode/Reader/BitcodeReader.cpp' l='1130' u='r' c='_ZL22getDecodedRMWOperationj'/>
<use f='llvm/llvm/lib/Bitcode/Writer/BitcodeWriter.cpp' l='576' c='_ZL22getEncodedRMWOperationN4llvm13AtomicRMWInst5BinOpE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='524' c='_ZL15performAtomicOpN4llvm13AtomicRMWInst5BinOpERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_5ValueES8_'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='1593' c='_ZL13GetRMWLibcallN4llvm13AtomicRMWInst5BinOpE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2769' c='_ZN4llvm12IRTranslator18translateAtomicRMWERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='4509' c='_ZN4llvm19SelectionDAGBuilder14visitAtomicRMWERKNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/IR/AutoUpgrade.cpp' l='3597' u='r' c='_ZN4llvm20UpgradeIntrinsicCallEPNS_8CallInstEPNS_8FunctionE'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='3588' u='r' c='_ZL19mapFromLLVMRMWBinOp18LLVMAtomicRMWBinOp'/>
<use f='llvm/llvm/lib/IR/Core.cpp' l='3608' c='_ZL17mapToLLVMRMWBinOpN4llvm13AtomicRMWInst5BinOpE'/>
<use f='llvm/llvm/lib/IR/Instructions.cpp' l='1632' c='_ZN4llvm13AtomicRMWInst16getOperationNameENS0_5BinOpE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4723' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11740' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28708' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineAtomicRMW.cpp' l='28' c='_ZN12_GLOBAL__N_115isIdempotentRMWERN4llvm13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineAtomicRMW.cpp' l='66' c='_ZN12_GLOBAL__N_112isSaturatingERN4llvm13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineAtomicRMW.cpp' l='145' u='r' c='_ZN4llvm16InstCombinerImpl18visitAtomicRMWInstERNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineAtomicRMW.cpp' l='146' u='r' c='_ZN4llvm16InstCombinerImpl18visitAtomicRMWInstERNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/LowerAtomic.cpp' l='90' c='_ZL18LowerAtomicRMWInstPN4llvm13AtomicRMWInstE'/>
