// Seed: 4155748972
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    output tri0 id_3
);
  supply1 id_5 = 1;
  wire id_6;
  assign id_0 = id_1;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1,
    input  supply0 id_2,
    output logic   id_3
    , id_8,
    output logic   id_4,
    input  logic   id_5,
    output supply0 id_6
);
  always disable id_9;
  always @*
    case (1)
      id_5 == id_8: id_3 <= 1;
      id_8: id_9 = 1 == id_9;
      id_5: id_4 <= id_5 & 1;
      id_5: id_3 = 1 + id_8;
      id_9: id_8 <= id_9;
    endcase
  module_0(
      id_1, id_2, id_0, id_1
  );
  always @(id_0 - -id_5 or posedge 1) begin
    id_4 <= 1;
  end
endmodule
