Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 15 17:35:35 2019
| Host         : LAPTOP-683OQKA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: M1/mux_clk_div/clk_div_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clk_div/temp_clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.651        0.000                      0                  368        0.130        0.000                      0                  368        4.500        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.651        0.000                      0                  367        0.130        0.000                      0                  367        4.500        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.341        0.000                      0                    1        0.798        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.688ns (49.955%)  route 2.693ns (50.045%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  delay_circuit/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    delay_circuit/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.272 r  delay_circuit/delay_temp_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    delay_circuit/delay_temp_reg[24]_i_1_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.526 r  delay_circuit/delay_temp_reg[28]_i_1/CO[0]
                         net (fo=1, routed)           0.000    10.526    delay_circuit/delay_temp_reg[28]_i_1_n_3
    SLICE_X60Y23         FDCE                                         r  delay_circuit/delay_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.503    14.844    delay_circuit/CLK
    SLICE_X60Y23         FDCE                                         r  delay_circuit/delay_temp_reg[28]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.094    15.177    delay_circuit/delay_temp_reg[28]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.333ns  (logic 2.640ns (49.504%)  route 2.693ns (50.496%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  delay_circuit/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    delay_circuit/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.478 r  delay_circuit/delay_temp_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.478    delay_circuit/delay_temp_reg[24]_i_1_n_6
    SLICE_X60Y22         FDCE                                         r  delay_circuit/delay_temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.504    14.845    delay_circuit/CLK
    SLICE_X60Y22         FDCE                                         r  delay_circuit/delay_temp_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.109    15.193    delay_circuit/delay_temp_reg[25]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 2.632ns (49.428%)  route 2.693ns (50.572%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  delay_circuit/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    delay_circuit/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.470 r  delay_circuit/delay_temp_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.470    delay_circuit/delay_temp_reg[24]_i_1_n_4
    SLICE_X60Y22         FDCE                                         r  delay_circuit/delay_temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.504    14.845    delay_circuit/CLK
    SLICE_X60Y22         FDCE                                         r  delay_circuit/delay_temp_reg[27]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.109    15.193    delay_circuit/delay_temp_reg[27]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.556ns (48.696%)  route 2.693ns (51.304%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  delay_circuit/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    delay_circuit/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.394 r  delay_circuit/delay_temp_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.394    delay_circuit/delay_temp_reg[24]_i_1_n_5
    SLICE_X60Y22         FDCE                                         r  delay_circuit/delay_temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.504    14.845    delay_circuit/CLK
    SLICE_X60Y22         FDCE                                         r  delay_circuit/delay_temp_reg[26]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.109    15.193    delay_circuit/delay_temp_reg[26]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 2.536ns (48.500%)  route 2.693ns (51.500%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  delay_circuit/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    delay_circuit/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.374 r  delay_circuit/delay_temp_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.374    delay_circuit/delay_temp_reg[24]_i_1_n_7
    SLICE_X60Y22         FDCE                                         r  delay_circuit/delay_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.504    14.845    delay_circuit/CLK
    SLICE_X60Y22         FDCE                                         r  delay_circuit/delay_temp_reg[24]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.109    15.193    delay_circuit/delay_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 2.523ns (48.371%)  route 2.693ns (51.629%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.361 r  delay_circuit/delay_temp_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.361    delay_circuit/delay_temp_reg[20]_i_1_n_6
    SLICE_X60Y21         FDCE                                         r  delay_circuit/delay_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.506    14.847    delay_circuit/CLK
    SLICE_X60Y21         FDCE                                         r  delay_circuit/delay_temp_reg[21]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    delay_circuit/delay_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 2.515ns (48.292%)  route 2.693ns (51.708%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 r  delay_circuit/delay_temp_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.353    delay_circuit/delay_temp_reg[20]_i_1_n_4
    SLICE_X60Y21         FDCE                                         r  delay_circuit/delay_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.506    14.847    delay_circuit/CLK
    SLICE_X60Y21         FDCE                                         r  delay_circuit/delay_temp_reg[23]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    delay_circuit/delay_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 2.439ns (47.526%)  route 2.693ns (52.474%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.277 r  delay_circuit/delay_temp_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.277    delay_circuit/delay_temp_reg[20]_i_1_n_5
    SLICE_X60Y21         FDCE                                         r  delay_circuit/delay_temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.506    14.847    delay_circuit/CLK
    SLICE_X60Y21         FDCE                                         r  delay_circuit/delay_temp_reg[22]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    delay_circuit/delay_temp_reg[22]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.419ns (47.321%)  route 2.693ns (52.679%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  delay_circuit/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    delay_circuit/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.257 r  delay_circuit/delay_temp_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.257    delay_circuit/delay_temp_reg[20]_i_1_n_7
    SLICE_X60Y21         FDCE                                         r  delay_circuit/delay_temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.506    14.847    delay_circuit/CLK
    SLICE_X60Y21         FDCE                                         r  delay_circuit/delay_temp_reg[20]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    delay_circuit/delay_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 delay_circuit/delay_temp_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_circuit/delay_temp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 2.406ns (47.187%)  route 2.693ns (52.813%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.624     5.145    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  delay_circuit/delay_temp_reg[19]/Q
                         net (fo=4, routed)           0.701     6.365    delay_circuit/delay_temp_reg[19]
    SLICE_X61Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.517 r  delay_circuit/delay_temp[0]_i_15/O
                         net (fo=2, routed)           0.824     7.341    delay_circuit/delay_temp[0]_i_15_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.360     7.701 f  delay_circuit/delay_temp[0]_i_7/O
                         net (fo=29, routed)          1.167     8.868    delay_circuit/delay_temp[0]_i_7_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.326     9.194 r  delay_circuit/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.000     9.194    delay_circuit/delay_temp[0]_i_10_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.570 r  delay_circuit/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.570    delay_circuit/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  delay_circuit/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    delay_circuit/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  delay_circuit/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    delay_circuit/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  delay_circuit/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    delay_circuit/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.244 r  delay_circuit/delay_temp_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.244    delay_circuit/delay_temp_reg[16]_i_1_n_6
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.507    14.848    delay_circuit/CLK
    SLICE_X60Y20         FDCE                                         r  delay_circuit/delay_temp_reg[17]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.109    15.219    delay_circuit/delay_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 reset_deb/temp_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/temp_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.472    reset_deb/CLK
    SLICE_X65Y17         FDRE                                         r  reset_deb/temp_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  reset_deb/temp_reg[49]/Q
                         net (fo=2, routed)           0.087     1.700    reset_deb/temp_reg_n_0_[49]
    SLICE_X64Y17         FDRE                                         r  reset_deb/temp_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.858     1.985    reset_deb/CLK
    SLICE_X64Y17         FDRE                                         r  reset_deb/temp_reg[50]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.085     1.570    reset_deb/temp_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 reset_deb/temp_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/temp_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.587     1.470    reset_deb/CLK
    SLICE_X64Y19         FDRE                                         r  reset_deb/temp_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  reset_deb/temp_reg[74]/Q
                         net (fo=2, routed)           0.063     1.697    reset_deb/temp_reg_n_0_[74]
    SLICE_X65Y19         FDRE                                         r  reset_deb/temp_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.856     1.983    reset_deb/CLK
    SLICE_X65Y19         FDRE                                         r  reset_deb/temp_reg[75]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.046     1.529    reset_deb/temp_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 stop_deb/temp_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_deb/temp_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.634%)  route 0.122ns (46.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.587     1.470    stop_deb/CLK
    SLICE_X58Y18         FDRE                                         r  stop_deb/temp_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  stop_deb/temp_reg[107]/Q
                         net (fo=2, routed)           0.122     1.733    stop_deb/temp[108]
    SLICE_X58Y19         FDRE                                         r  stop_deb/temp_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.854     1.981    stop_deb/CLK
    SLICE_X58Y19         FDRE                                         r  stop_deb/temp_reg[108]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.071     1.554    stop_deb/temp_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 stop_deb/temp_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_deb/temp_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.584     1.467    stop_deb/CLK
    SLICE_X59Y21         FDRE                                         r  stop_deb/temp_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  stop_deb/temp_reg[124]/Q
                         net (fo=2, routed)           0.127     1.735    stop_deb/temp[125]
    SLICE_X58Y21         FDRE                                         r  stop_deb/temp_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.852     1.979    stop_deb/CLK
    SLICE_X58Y21         FDRE                                         r  stop_deb/temp_reg[125]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.075     1.555    stop_deb/temp_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 stop_deb/temp_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_deb/temp_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.591     1.474    stop_deb/CLK
    SLICE_X58Y12         FDRE                                         r  stop_deb/temp_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  stop_deb/temp_reg[32]/Q
                         net (fo=2, routed)           0.131     1.746    stop_deb/temp[33]
    SLICE_X58Y13         FDRE                                         r  stop_deb/temp_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.859     1.986    stop_deb/CLK
    SLICE_X58Y13         FDRE                                         r  stop_deb/temp_reg[33]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X58Y13         FDRE (Hold_fdre_C_D)         0.075     1.563    stop_deb/temp_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_deb/temp_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/temp_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.063%)  route 0.115ns (44.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.587     1.470    reset_deb/CLK
    SLICE_X65Y19         FDRE                                         r  reset_deb/temp_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reset_deb/temp_reg[77]/Q
                         net (fo=2, routed)           0.115     1.726    reset_deb/temp_reg_n_0_[77]
    SLICE_X65Y18         FDRE                                         r  reset_deb/temp_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.857     1.984    reset_deb/CLK
    SLICE_X65Y18         FDRE                                         r  reset_deb/temp_reg[78]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.047     1.532    reset_deb/temp_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 reset_deb/temp_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/temp_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.033%)  route 0.115ns (44.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.591     1.474    reset_deb/CLK
    SLICE_X65Y15         FDRE                                         r  reset_deb/temp_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  reset_deb/temp_reg[41]/Q
                         net (fo=2, routed)           0.115     1.730    reset_deb/temp_reg_n_0_[41]
    SLICE_X65Y16         FDRE                                         r  reset_deb/temp_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.859     1.986    reset_deb/CLK
    SLICE_X65Y16         FDRE                                         r  reset_deb/temp_reg[42]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.047     1.534    reset_deb/temp_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 stop_deb/temp_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_deb/temp_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.931%)  route 0.116ns (45.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.472    stop_deb/CLK
    SLICE_X61Y16         FDRE                                         r  stop_deb/temp_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  stop_deb/temp_reg[64]/Q
                         net (fo=2, routed)           0.116     1.729    stop_deb/temp[65]
    SLICE_X58Y16         FDRE                                         r  stop_deb/temp_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.857     1.984    stop_deb/CLK
    SLICE_X58Y16         FDRE                                         r  stop_deb/temp_reg[65]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.046     1.532    stop_deb/temp_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 stop_deb/temp_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_deb/temp_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.589     1.472    stop_deb/CLK
    SLICE_X58Y16         FDRE                                         r  stop_deb/temp_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  stop_deb/temp_reg[68]/Q
                         net (fo=2, routed)           0.132     1.745    stop_deb/temp[69]
    SLICE_X58Y16         FDRE                                         r  stop_deb/temp_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.857     1.984    stop_deb/CLK
    SLICE_X58Y16         FDRE                                         r  stop_deb/temp_reg[69]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.075     1.547    stop_deb/temp_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 stop_deb/temp_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_deb/temp_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.585     1.468    stop_deb/CLK
    SLICE_X58Y20         FDRE                                         r  stop_deb/temp_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  stop_deb/temp_reg[115]/Q
                         net (fo=2, routed)           0.132     1.741    stop_deb/temp[116]
    SLICE_X58Y20         FDRE                                         r  stop_deb/temp_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.853     1.980    stop_deb/CLK
    SLICE_X58Y20         FDRE                                         r  stop_deb/temp_reg[116]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.075     1.543    stop_deb/temp_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   M1/mux_clk_div/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   M1/mux_clk_div/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   M1/mux_clk_div/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   M1/mux_clk_div/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   M1/mux_clk_div/clk_div_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   delay_circuit/delay_temp_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   delay_circuit/delay_temp_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   delay_circuit/delay_temp_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   stop_deb/temp_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   stop_deb/temp_reg[110]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   stop_deb/temp_reg[114]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   stop_deb/temp_reg[115]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   stop_deb/temp_reg[116]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   stop_deb/temp_reg[117]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   stop_deb/temp_reg[118]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   M1/mux_clk_div/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   M1/mux_clk_div/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   M1/mux_clk_div/clk_div_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   M1/mux_clk_div/clk_div_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   M1/mux_clk_div/clk_div_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   M1/mux_clk_div/clk_div_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y22   clk_div/count_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 reset_deb/temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_pb/Q_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 2.378ns (59.713%)  route 1.604ns (40.287%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.633     5.154    reset_deb/CLK
    SLICE_X65Y13         FDRE                                         r  reset_deb/temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.419     5.573 f  reset_deb/temp_reg[8]/Q
                         net (fo=2, routed)           1.120     6.694    reset_deb/temp_reg_n_0_[8]
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.297     6.991 r  reset_deb/Q_i_103/O
                         net (fo=1, routed)           0.000     6.991    reset_deb/Q_i_103_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.371 r  reset_deb/Q_reg_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.371    reset_deb/Q_reg_i_92_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.488 r  reset_deb/Q_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     7.488    reset_deb/Q_reg_i_82_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.605 r  reset_deb/Q_reg_i_72/CO[3]
                         net (fo=1, routed)           0.000     7.605    reset_deb/Q_reg_i_72_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  reset_deb/Q_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.722    reset_deb/Q_reg_i_62_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  reset_deb/Q_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     7.839    reset_deb/Q_reg_i_52_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  reset_deb/Q_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.956    reset_deb/Q_reg_i_42_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  reset_deb/Q_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.073    reset_deb/Q_reg_i_32_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  reset_deb/Q_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.190    reset_deb/Q_reg_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.307 r  reset_deb/Q_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.307    reset_deb/Q_reg_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.424 r  reset_deb/Q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.424    reset_deb/Q_reg_i_4_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.653 f  reset_deb/Q_reg_i_2/CO[2]
                         net (fo=1, routed)           0.484     9.137    stop_pb/R
    SLICE_X61Y23         FDCE                                         f  stop_pb/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.503    14.844    stop_pb/CLK
    SLICE_X61Y23         FDCE                                         r  stop_pb/Q_reg/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDCE (Recov_fdce_C_CLR)     -0.591    14.478    stop_pb/Q_reg
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 reset_deb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_pb/Q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.290ns (43.011%)  route 0.384ns (56.989%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.582     1.465    reset_deb/CLK
    SLICE_X64Y24         FDRE                                         r  reset_deb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  reset_deb/temp_reg[127]/Q
                         net (fo=1, routed)           0.216     1.845    reset_deb/temp_reg_n_0_[127]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.890 r  reset_deb/Q_i_5/O
                         net (fo=1, routed)           0.000     1.890    reset_deb/Q_i_5_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.971 f  reset_deb/Q_reg_i_2/CO[2]
                         net (fo=1, routed)           0.168     2.139    stop_pb/R
    SLICE_X61Y23         FDCE                                         f  stop_pb/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.849     1.976    stop_pb/CLK
    SLICE_X61Y23         FDCE                                         r  stop_pb/Q_reg/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y23         FDCE (Remov_fdce_C_CLR)     -0.157     1.341    stop_pb/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.798    





