$date
	Mon Jul 22 17:14:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module water_reservoir_controller_tb $end
$var wire 1 ! FR3 $end
$var wire 1 " FR2 $end
$var wire 1 # FR1 $end
$var wire 1 $ AFR $end
$var reg 1 % S1 $end
$var reg 1 & S2 $end
$var reg 1 ' S3 $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$scope module uut $end
$var wire 1 % S1 $end
$var wire 1 & S2 $end
$var wire 1 ' S3 $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 $ AFR $end
$var reg 1 # FR1 $end
$var reg 1 " FR2 $end
$var reg 1 ! FR3 $end
$var reg 2 * current_state [1:0] $end
$var reg 2 + next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
1)
0(
1'
1&
1%
0$
0#
0"
0!
$end
#5000
1(
#10000
0(
0)
#15000
1(
#20000
0(
#25000
1(
#30000
0(
#35000
1(
#40000
0(
#45000
1(
#50000
0(
#55000
1(
#60000
b1 +
0(
0'
#65000
1#
b1 *
1(
#70000
0(
#75000
1(
#80000
0(
#85000
1(
#90000
b10 +
0(
0&
#95000
1"
1#
b10 *
1(
#100000
0(
#105000
1(
#110000
0(
#115000
1(
#120000
b11 +
0(
0%
#125000
1$
1!
1"
1#
b11 *
1(
#130000
0(
#135000
1(
#140000
0(
#145000
1(
#150000
b10 +
0(
1%
#155000
0$
0!
1"
1#
b10 *
1(
#160000
0(
#165000
1(
#170000
0(
#175000
1(
#180000
0(
