-- VHDL Entity ece411.ExecForwardDetect.symbol
--
-- Created:
--          by - goldste6.ews (gelib-057-18.ews.illinois.edu)
--          at - 01:03:22 04/24/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY ExecForwardDetect IS
   PORT( 
      dec_sr                : IN     LC3b_reg;
      exec_dr               : IN     LC3b_reg;
      exec_mem_read         : IN     STD_LOGIC;
      exec_regwrite         : IN     STD_LOGIC;
      mem1_dr               : IN     LC3b_reg;
      mem1_mem_read         : IN     STD_LOGIC;
      mem1_regwrite         : IN     STD_LOGIC;
      mem2_dr               : IN     LC3B_reg;
      mem2_regwrite         : IN     STD_LOGIC;
      needed_for_exec       : IN     STD_LOGIC;
      stall_for_addr_mux    : IN     STD_LOGIC;
      exec_fw_sr_sel        : OUT    LC3b_TRISTATE_4mux_sel;
      stall_load_use_1cycle : OUT    STD_LOGIC;
      stall_load_use_2cycle : OUT    STD_LOGIC
   );

-- Declarations

END ExecForwardDetect ;

--
-- VHDL Architecture ece411.ExecForwardDetect.struct
--
-- Created:
--          by - goldste6.ews (gelib-057-18.ews.illinois.edu)
--          at - 01:03:23 04/24/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY ece411;
LIBRARY mp3lib;

ARCHITECTURE struct OF ExecForwardDetect IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL B1         : STD_LOGIC;
   SIGNAL F          : STD_LOGIC;
   SIGNAL F1         : STD_LOGIC;
   SIGNAL F2         : STD_LOGIC;
   SIGNAL F3         : STD_LOGIC;
   SIGNAL F4         : STD_LOGIC;
   SIGNAL F5         : STD_LOGIC;
   SIGNAL F6         : STD_LOGIC;
   SIGNAL F7         : STD_LOGIC;
   SIGNAL exec_comp  : std_logic;
   SIGNAL exec_match : STD_LOGIC;
   SIGNAL mem1_comp  : std_logic;
   SIGNAL mem1_match : STD_LOGIC;
   SIGNAL mem2_comp  : std_logic;
   SIGNAL mem2_match : STD_LOGIC;
   SIGNAL sel0       : STD_LOGIC;
   SIGNAL sel2       : STD_LOGIC;
   SIGNAL sel3       : STD_LOGIC;


   -- Component Declarations
   COMPONENT Comparator
   GENERIC (
      N     : Integer;
      Delay : time
   );
   PORT (
      A : IN     std_logic_vector (N-1 DOWNTO 0);
      B : IN     std_logic_vector (N-1 DOWNTO 0);
      Y : OUT    std_logic
   );
   END COMPONENT;
   COMPONENT AND2
   PORT (
      A : IN     STD_LOGIC ;
      B : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;
   COMPONENT AND3
   PORT (
      A : IN     STD_LOGIC ;
      B : IN     STD_LOGIC ;
      C : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;
   COMPONENT NOR3
   PORT (
      A : IN     STD_LOGIC ;
      B : IN     STD_LOGIC ;
      C : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;
   COMPONENT NOT1
   PORT (
      A : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;
   COMPONENT OR2
   PORT (
      A : IN     STD_LOGIC ;
      B : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : AND2 USE ENTITY mp3lib.AND2;
   FOR ALL : AND3 USE ENTITY mp3lib.AND3;
   FOR ALL : Comparator USE ENTITY ece411.Comparator;
   FOR ALL : NOR3 USE ENTITY mp3lib.NOR3;
   FOR ALL : NOT1 USE ENTITY mp3lib.NOT1;
   FOR ALL : OR2 USE ENTITY mp3lib.OR2;
   -- pragma synthesis_on


BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 1 eb1
   exec_fw_sr_sel <= sel3 & sel2 & exec_match & sel0;


   -- Instance port mappings.
   U_0 : Comparator
      GENERIC MAP (
         N     => 4,
         Delay => DELAY_COMPARE8
      )
      PORT MAP (
         A => dec_sr,
         B => mem1_dr,
         Y => mem1_comp
      );
   U_1 : Comparator
      GENERIC MAP (
         N     => 4,
         Delay => DELAY_COMPARE8
      )
      PORT MAP (
         A => dec_sr,
         B => exec_dr,
         Y => exec_comp
      );
   U_11 : Comparator
      GENERIC MAP (
         N     => 4,
         Delay => DELAY_COMPARE8
      )
      PORT MAP (
         A => dec_sr,
         B => mem2_dr,
         Y => mem2_comp
      );
   U_3 : AND2
      PORT MAP (
         A => mem1_comp,
         B => mem1_regwrite,
         F => mem1_match
      );
   U_4 : AND2
      PORT MAP (
         A => exec_mem_read,
         B => needed_for_exec,
         F => F5
      );
   U_5 : AND2
      PORT MAP (
         A => exec_comp,
         B => exec_regwrite,
         F => exec_match
      );
   U_6 : AND2
      PORT MAP (
         A => F2,
         B => exec_match,
         F => stall_load_use_2cycle
      );
   U_7 : AND2
      PORT MAP (
         A => F,
         B => mem1_match,
         F => sel2
      );
   U_12 : AND2
      PORT MAP (
         A => mem2_comp,
         B => mem2_regwrite,
         F => mem2_match
      );
   U_14 : AND2
      PORT MAP (
         A => needed_for_exec,
         B => mem1_mem_read,
         F => F6
      );
   U_15 : AND2
      PORT MAP (
         A => exec_match,
         B => F7,
         F => F3
      );
   U_16 : AND2
      PORT MAP (
         A => F5,
         B => B1,
         F => F2
      );
   U_18 : AND2
      PORT MAP (
         A => stall_for_addr_mux,
         B => exec_mem_read,
         F => F7
      );
   U_19 : AND2
      PORT MAP (
         A => F6,
         B => sel2,
         F => F4
      );
   U_10 : AND3
      PORT MAP (
         A => F,
         B => F1,
         C => mem2_match,
         F => sel3
      );
   U_13 : NOR3
      PORT MAP (
         A => exec_match,
         B => mem1_match,
         C => mem2_match,
         F => sel0
      );
   U_8 : NOT1
      PORT MAP (
         A => exec_match,
         F => F
      );
   U_9 : NOT1
      PORT MAP (
         A => mem1_match,
         F => F1
      );
   U_17 : NOT1
      PORT MAP (
         A => stall_for_addr_mux,
         F => B1
      );
   U_2 : OR2
      PORT MAP (
         A => F3,
         B => F4,
         F => stall_load_use_1cycle
      );

END struct;
