// Seed: 1579814848
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input tri1 id_2,
    input tri id_3
    , id_10,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri0 id_8
);
  wire id_11;
  assign id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3
);
  always @(posedge 1) begin
    id_0 = id_1;
  end
  module_0(
      id_0, id_0, id_3, id_2, id_2, id_3, id_2, id_0, id_2
  );
endmodule
