<module name="PRU_ICSS_0_INTC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRUSS_INTC_REVID" acronym="PRUSS_INTC_REVID" offset="0x0" page="2" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_CR" acronym="PRUSS_INTC_CR" offset="0x4" page="2" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRIORITY_HOLD_MODE" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="NEST_MODE" width="2" begin="3" end="2" resetval="0x0" description="The nesting mode." range="" rwaccess="RW"/>
    <bitfield id="WAKEUP_MODE" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_GER" acronym="PRUSS_INTC_GER" offset="0x10" page="2" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE_HINT_ANY" width="1" begin="0" end="0" resetval="0x0" description="The current global enable value when read. Writes set the global enable." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_GNLR" acronym="PRUSS_INTC_GNLR" offset="0x1C" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Always read as 0. Writes of 1 override the automatic nesting and set the nesting_level to the written data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLB_NEST_LEVEL" width="9" begin="8" end="0" resetval="0x100" description="The current global nesting level (highest channel that is nested). Writes set the nesting level. In auto nesting mode this value is updated internally unless the auto_override bit is set." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SISR" acronym="PRUSS_INTC_SISR" offset="0x20" page="2" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATUS_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes set the status of the interrupt given in the index value. Reads return 0." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_SICR" acronym="PRUSS_INTC_SICR" offset="0x24" page="2" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATUS_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes clear the status of the interrupt given in the index value. Reads return 0." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_EISR" acronym="PRUSS_INTC_EISR" offset="0x28" page="2" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes set the enable of the interrupt given in the index value. Reads return 0." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_EICR" acronym="PRUSS_INTC_EICR" offset="0x2C" page="2" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes clear the enable of the interrupt given in the index value. Reads return 0." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_HIEISR" acronym="PRUSS_INTC_HIEISR" offset="0x34" page="2" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_ENABLE_SET_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes set the enable of the host interrupt given in the index value. Reads return 0." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HIDISR" acronym="PRUSS_INTC_HIDISR" offset="0x38" page="2" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_ENABLE_CLR_INDEX" width="10" begin="9" end="0" resetval="0x0" description="Writes clear the enable of the host interrupt given in the index value. Reads return 0." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_GPIR" acronym="PRUSS_INTC_GPIR" offset="0x80" page="2" width="32" description="">
    <bitfield id="GLB_NONE" width="1" begin="31" end="31" resetval="0x1" description="No Interrupt is pending. Can be used by host to test for a negative value to see if no interrupts are pending." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLB_PRI_INTR" width="10" begin="9" end="0" resetval="0x0" description="The currently highest priority interrupt index pending across all the host interrupts." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_SRSR0" acronym="PRUSS_INTC_SRSR0" offset="0x200" page="2" width="32" description="">
    <bitfield id="RAW_STATUS_31_0" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting of the system interrupts 0 to 31. Reads return the raw status. Write a 1 in a bit position to set the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SRSR1" acronym="PRUSS_INTC_SRSR1" offset="0x204" page="2" width="32" description="">
    <bitfield id="RAW_STATUS_63_32" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting of the system interrupts 32 to 63. Reads return the raw status. Write a 1 in a bit position to set the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SECR0" acronym="PRUSS_INTC_SECR0" offset="0x280" page="2" width="32" description="">
    <bitfield id="ENA_STATUS_31_0" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing of the system interrupts 0 to 31. Reads return the enabled status (before enabling with the Enable Registers). Write a 1 in a bit position to clear the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SECR1" acronym="PRUSS_INTC_SECR1" offset="0x284" page="2" width="32" description="">
    <bitfield id="ENA_STATUS_63_32" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing of the system interrupts 32 to 63. Reads return the enabled status (before enabling with the Enable Registers). Write a 1 in a bit position to clear the status of the system interrupt. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_ESR0" acronym="PRUSS_INTC_ESR0" offset="0x300" page="2" width="32" description="">
    <bitfield id="ENABLE_SET_31_0" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables system interrupts 0 to 31. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to set that enable. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_ERS1" acronym="PRUSS_INTC_ERS1" offset="0x304" page="2" width="32" description="">
    <bitfield id="ENABLE_SET_63_32" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables system interrupts 32 to 63. Read returns the enable value (0 = disabled, 1 = enabled). Write a 1 in a bit position to set that enable. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_ECR0" acronym="PRUSS_INTC_ECR0" offset="0x380" page="2" width="32" description="">
    <bitfield id="ENABLE_CLR_31_0" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables system interrupts 0 to 31. Write a 1 in a bit position to clear that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_ECR1" acronym="PRUSS_INTC_ECR1" offset="0x384" page="2" width="32" description="">
    <bitfield id="ENABLE_CLR_63_32" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables system interrupts 32 to 63. Write a 1 in a bit position to clear that enable. Writing a 0 has no effect." range="" rwaccess="W"/>
  </register>
  <register id="PRUSS_INTC_CMR_0" acronym="PRUSS_INTC_CMR_0" offset="0x400" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 0" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_1" acronym="PRUSS_INTC_CMR_1" offset="0x404" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_7" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_6" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_5" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_4" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_2" acronym="PRUSS_INTC_CMR_2" offset="0x408" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_11" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 11" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_10" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_9" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_8" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 8" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_3" acronym="PRUSS_INTC_CMR_3" offset="0x40C" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_15" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 15" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_14" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_13" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 13" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_12" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 12" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_4" acronym="PRUSS_INTC_CMR_4" offset="0x410" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_19" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 19" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_18" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 18" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_17" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 17" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_16" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 16" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_5" acronym="PRUSS_INTC_CMR_5" offset="0x414" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_23" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 23" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_22" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 22" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_21" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 21" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_20" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 20" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_6" acronym="PRUSS_INTC_CMR_6" offset="0x418" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_27" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 27" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_26" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 26" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_25" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 25" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_24" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 24" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_7" acronym="PRUSS_INTC_CMR_7" offset="0x41C" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_31" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 31" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_30" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 30" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_29" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 29" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_28" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 28" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_8" acronym="PRUSS_INTC_CMR_8" offset="0x420" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_35" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 35" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_34" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 34" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_33" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 33" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_32" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 32" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_9" acronym="PRUSS_INTC_CMR_9" offset="0x424" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_39" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 39" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_38" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 38" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_37" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 37" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_36" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 36" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_10" acronym="PRUSS_INTC_CMR_10" offset="0x428" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_43" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 43" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_42" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 42" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_41" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 41" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_40" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 40" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_11" acronym="PRUSS_INTC_CMR_11" offset="0x42C" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_47" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 47" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_46" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 46" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_45" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 45" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_44" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 44" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_12" acronym="PRUSS_INTC_CMR_12" offset="0x430" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_51" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 51" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_50" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 50" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_49" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 49" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_48" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 48" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_13" acronym="PRUSS_INTC_CMR_13" offset="0x434" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_55" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 55" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_54" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 54" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_53" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 53" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_52" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 52" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_14" acronym="PRUSS_INTC_CMR_14" offset="0x438" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_59" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 59" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_58" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 58" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_57" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 57" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_56" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 56" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_CMR_15" acronym="PRUSS_INTC_CMR_15" offset="0x43C" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_63" width="4" begin="27" end="24" resetval="0x0" description="Sets the channel for the system interrupt 63" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_62" width="4" begin="19" end="16" resetval="0x0" description="Sets the channel for the system interrupt 62" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_61" width="4" begin="11" end="8" resetval="0x0" description="Sets the channel for the system interrupt 61" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CH_MAP_60" width="4" begin="3" end="0" resetval="0x0" description="Sets the channel for the system interrupt 60" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HMR0" acronym="PRUSS_INTC_HMR0" offset="0x800" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_3" width="4" begin="27" end="24" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_2" width="4" begin="19" end="16" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_1" width="4" begin="11" end="8" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_0" width="4" begin="3" end="0" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 0" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HMR1" acronym="PRUSS_INTC_HMR1" offset="0x804" page="2" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_7" width="4" begin="27" end="24" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 7" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_6" width="4" begin="19" end="16" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_5" width="4" begin="11" end="8" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 5" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_4" width="4" begin="3" end="0" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 4" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HMR2" acronym="PRUSS_INTC_HMR2" offset="0x808" page="2" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_9" width="4" begin="11" end="8" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 9" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HINT_MAP_8" width="4" begin="3" end="0" resetval="0x0" description="HOST INTERRUPT MAP FOR CHANNEL 8" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_0" acronym="PRUSS_INTC_HIPIR_0" offset="0x900" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_1" acronym="PRUSS_INTC_HIPIR_1" offset="0x904" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_2" acronym="PRUSS_INTC_HIPIR_2" offset="0x908" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_3" acronym="PRUSS_INTC_HIPIR_3" offset="0x90C" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_4" acronym="PRUSS_INTC_HIPIR_4" offset="0x910" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_5" acronym="PRUSS_INTC_HIPIR_5" offset="0x914" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_6" acronym="PRUSS_INTC_HIPIR_6" offset="0x918" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_7" acronym="PRUSS_INTC_HIPIR_7" offset="0x91C" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_8" acronym="PRUSS_INTC_HIPIR_8" offset="0x920" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_HIPIR_9" acronym="PRUSS_INTC_HIPIR_9" offset="0x924" page="2" width="32" description="">
    <bitfield id="NONE_HINT" width="1" begin="31" end="31" resetval="0x1" description="No pending interrupt." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="21" begin="30" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRI_HINT" width="10" begin="9" end="0" resetval="0x0" description="HOST INT j PRIORITIZED INTERRUPT. Interrupt number of the highest priority pending interrupt for this host interrupt." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_INTC_SIPR0" acronym="PRUSS_INTC_SIPR0" offset="0xD00" page="2" width="32" description="">
    <bitfield id="POLARITY_31_0" width="32" begin="31" end="0" resetval="0x1" description="Interrupt polarity of the system interrupts 0 to 31." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SIPR1" acronym="PRUSS_INTC_SIPR1" offset="0xD04" page="2" width="32" description="">
    <bitfield id="POLARITY_63_32" width="32" begin="31" end="0" resetval="0x1" description="Interrupt polarity of the system interrupts 32 to 63." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SITR0" acronym="PRUSS_INTC_SITR0" offset="0xD80" page="2" width="32" description="">
    <bitfield id="TYPE_31_0" width="32" begin="31" end="0" resetval="0x0" description="Interrupt type of the system interrupts 0 to 31." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_SITR1" acronym="PRUSS_INTC_SITR1" offset="0xD84" page="2" width="32" description="">
    <bitfield id="TYPE_63_32" width="32" begin="31" end="0" resetval="0x0" description="Interrupt type of the system interrupts 32 to 63." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_0" acronym="PRUSS_INTC_HINLR_0" offset="0x1100" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_1" acronym="PRUSS_INTC_HINLR_1" offset="0x1104" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_2" acronym="PRUSS_INTC_HINLR_2" offset="0x1108" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_3" acronym="PRUSS_INTC_HINLR_3" offset="0x110C" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_4" acronym="PRUSS_INTC_HINLR_4" offset="0x1110" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_5" acronym="PRUSS_INTC_HINLR_5" offset="0x1114" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_6" acronym="PRUSS_INTC_HINLR_6" offset="0x1118" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_7" acronym="PRUSS_INTC_HINLR_7" offset="0x111C" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_8" acronym="PRUSS_INTC_HINLR_8" offset="0x1120" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HINLR_9" acronym="PRUSS_INTC_HINLR_9" offset="0x1124" page="2" width="32" description="">
    <bitfield id="AUTO_OVERRIDE" width="1" begin="31" end="31" resetval="0x0" description="Reads return 0. Writes of a 1 override the auto updating of the nesting_level and use the write data." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="22" begin="30" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEST_HINT" width="9" begin="8" end="0" resetval="0x100" description="Reads return the current nesting level for the host interrupt. Writes set the nesting level for the host interrupt. In auto mode the value is updated internally unless the auto_override is set and then the write data is used." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_INTC_HIER" acronym="PRUSS_INTC_HIER" offset="0x1500" page="2" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000 00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE_HINT" width="10" begin="9" end="0" resetval="0x0" description="The enable of the host interrupts (one per bit)." range="" rwaccess="RW"/>
  </register>
</module>
