# Reading E:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Register_File_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Users/Lonnie\ II/Desktop/Code/New-Comp-Arch-Processor {E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/TWOtoONE_MUX.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TWOtoONE_MUX
# 
# Top level modules:
# 	TWOtoONE_MUX
# vlog -vlog01compat -work work +incdir+E:/Users/Lonnie\ II/Desktop/Code/New-Comp-Arch-Processor {E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/FOURtoONE_MUX.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FOURtoONE_MUX
# 
# Top level modules:
# 	FOURtoONE_MUX
# vlog -vlog01compat -work work +incdir+E:/Users/Lonnie\ II/Desktop/Code/New-Comp-Arch-Processor {E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/CarryLookaheadAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CarryLookaheadAdder
# 
# Top level modules:
# 	CarryLookaheadAdder
# vlog -vlog01compat -work work +incdir+E:/Users/Lonnie\ II/Desktop/Code/New-Comp-Arch-Processor {E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/ALU_16bit_v.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_16bit_v
# 
# Top level modules:
# 	ALU_16bit_v
# 
# vlog -vlog01compat -work work +incdir+E:/Users/Lonnie\ II/Desktop/Code/New-Comp-Arch-Processor {E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/ALU_16bit_t.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_16bit_t
# 
# Top level modules:
# 	ALU_16bit_t
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_16bit_t
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_16bit_t 
# Loading work.ALU_16bit_t
# Loading work.ALU_16bit_v
# ** Error: (vsim-3033) E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/ALU_16bit_v.v(61): Instantiation of 'ALU_4bit' failed. The design unit was not found.
# 
#         Region: /ALU_16bit_t/dut
#         Searched libraries:
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera
#             E:/altera/13.1/modelsim_ase/altera/verilog/220model
#             E:/altera/13.1/modelsim_ase/altera/verilog/sgate
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera_mf
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera_lnsim
#             E:/altera/13.1/modelsim_ase/altera/verilog/cycloneiii
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/ALU_16bit_v.v(74): Instantiation of 'ALU_4bit' failed. The design unit was not found.
# 
#         Region: /ALU_16bit_t/dut
#         Searched libraries:
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera
#             E:/altera/13.1/modelsim_ase/altera/verilog/220model
#             E:/altera/13.1/modelsim_ase/altera/verilog/sgate
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera_mf
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera_lnsim
#             E:/altera/13.1/modelsim_ase/altera/verilog/cycloneiii
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/ALU_16bit_v.v(87): Instantiation of 'ALU_4bit' failed. The design unit was not found.
# 
#         Region: /ALU_16bit_t/dut
#         Searched libraries:
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera
#             E:/altera/13.1/modelsim_ase/altera/verilog/220model
#             E:/altera/13.1/modelsim_ase/altera/verilog/sgate
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera_mf
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera_lnsim
#             E:/altera/13.1/modelsim_ase/altera/verilog/cycloneiii
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/ALU_16bit_v.v(100): Instantiation of 'ALU_4bit' failed. The design unit was not found.
# 
#         Region: /ALU_16bit_t/dut
#         Searched libraries:
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera
#             E:/altera/13.1/modelsim_ase/altera/verilog/220model
#             E:/altera/13.1/modelsim_ase/altera/verilog/sgate
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera_mf
#             E:/altera/13.1/modelsim_ase/altera/verilog/altera_lnsim
#             E:/altera/13.1/modelsim_ase/altera/verilog/cycloneiii
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
#             E:/Users/Lonnie II/Desktop/Code/New-Comp-Arch-Processor/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Register_File_run_msim_rtl_verilog.do PAUSED at line 15
