// Seed: 3871483827
module module_0 (
    output uwire id_0
);
  wor id_2;
  assign module_1.id_3 = 0;
  wire id_3;
  assign id_0 = 1 ==? id_2 ^ -1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input logic id_2,
    input supply1 id_3,
    output tri0 id_4,
    input logic id_5,
    output logic id_6
);
  assign id_6 = 1;
  assign id_0 = id_1;
  module_0 modCall_1 (id_0);
  initial id_6 = id_2;
  id_8 :
  assert property (@(-1 or posedge 1) id_5 || 1'd0) id_6 <= 1;
  assign id_6 = -1;
  assign id_6 = id_5;
  uwire id_9;
  id_10(
      .id_0(1)
  );
  always $display(-1);
  assign id_9 = 1;
  assign id_0 = id_8;
  always begin : LABEL_0
    id_9 = id_9;
  end
  id_11(
      .id_0(1)
  );
endmodule
