# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MP2_Final.srcs/sources_1/imports/new/Program_Counter_Debug.vhd" \
"../../../../MP2_Final.srcs/sim_1/new/PC_Debug_TB.vhd" \

# Do not sort compile order
nosort
