Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date         : Sun Aug 24 18:32:57 2014
| Host         : PC2180831 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file axi_pulser_receiver_v4_utilization_synth.rpt -pb axi_pulser_receiver_v4_utilization_synth.pb
| Design       : axi_pulser_receiver_v4
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Loced | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 2790 |     0 |     53200 |  5.24 |
|   LUT as Logic          | 2790 |     0 |     53200 |  5.24 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         | 3228 |     0 |    106400 |  3.03 |
|   Register as Flip Flop | 3228 |     0 |    106400 |  3.03 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |   72 |     0 |     26600 |  0.27 |
| F8 Muxes                |   32 |     0 |     13300 |  0.24 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Loced | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Loced | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  460 |     0 |       200 | 230.00 |
| Bonded IPADs                |    0 |     0 |         2 |   0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |   0.00 |
| IBUFGDS                     |    0 |     0 |       192 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |   0.00 |
| IN_FIFO                     |    0 |     0 |        16 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |   0.00 |
| PHASER_REF                  |    0 |     0 |         4 |   0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |   0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         0 |   0.00 |
| ILOGIC                      |    8 |     0 |       200 |   4.00 |
|   ISERDES                   |    8 |       |           |        |
| OLOGIC                      |    0 |     0 |       200 |   0.00 |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+--------------+------+-------+-----------+-------+
|   Site Type  | Used | Loced | Available | Util% |
+--------------+------+-------+-----------+-------+
| BUFGCTRL     |    4 |     0 |        32 | 12.50 |
| BUFIO        |    1 |     0 |        16 |  6.25 |
|   BUFIO only |    1 |     0 |           |       |
| MMCME2_ADV   |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV    |    0 |     0 |         4 |  0.00 |
| BUFMRCE      |    0 |     0 |         8 |  0.00 |
| BUFHCE       |    0 |     0 |        72 |  0.00 |
| BUFR         |    1 |     0 |        16 |  6.25 |
+--------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| FDRE      | 3222 |
| LUT6      |  874 |
| LUT3      |  789 |
| LUT4      |  751 |
| LUT5      |  547 |
| OBUF      |  375 |
| LUT2      |  363 |
| LUT1      |  154 |
| MUXF7     |   72 |
| IBUF      |   67 |
| CARRY4    |   48 |
| MUXF8     |   32 |
| IBUFDS    |    9 |
| ISERDESE2 |    8 |
| FDSE      |    6 |
| BUFG      |    4 |
| BUFR      |    1 |
| BUFIO     |    1 |
+-----------+------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


