/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  reg [17:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [20:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [15:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[59] & in_data[76]);
  assign celloutsig_1_1z = ~(in_data[107] & in_data[135]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z & celloutsig_1_12z[1]);
  assign celloutsig_0_22z = ~(celloutsig_0_19z[2] & celloutsig_0_21z);
  assign celloutsig_0_24z = ~(celloutsig_0_9z[0] & in_data[28]);
  assign celloutsig_0_39z = !(celloutsig_0_7z ? celloutsig_0_17z[3] : celloutsig_0_37z);
  assign celloutsig_1_5z = !(celloutsig_1_0z[2] ? celloutsig_1_4z : celloutsig_1_4z);
  assign celloutsig_1_6z = !(in_data[135] ? celloutsig_1_5z : celloutsig_1_2z);
  assign celloutsig_0_12z = !(celloutsig_0_5z[3] ? celloutsig_0_11z[3] : celloutsig_0_7z);
  assign celloutsig_1_10z = { celloutsig_1_7z[1:0], celloutsig_1_7z, celloutsig_1_7z } + { in_data[150], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_11z = { in_data[102:97], celloutsig_1_4z } + { celloutsig_1_8z[5], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_8z[5:0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_4z } + { celloutsig_1_14z[7], celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_8z = { celloutsig_0_3z[12:3], celloutsig_0_6z } + { in_data[54:41], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z[3:2], celloutsig_0_4z, celloutsig_0_7z } + in_data[34:31];
  assign celloutsig_0_19z = celloutsig_0_6z[3:1] + { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[34:20] + { in_data[72:71], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, in_data[110:107], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_10z[5:3], celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z } / { 1'h1, celloutsig_1_10z[6:1], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_13z } / { 1'h1, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_31z = celloutsig_0_11z[4:2] / { 1'h1, celloutsig_0_26z[1:0] };
  assign celloutsig_0_32z = { celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_29z, celloutsig_0_15z } / { 1'h1, celloutsig_0_3z[10:3], celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_27z[14:6], celloutsig_0_24z, celloutsig_0_37z } === { celloutsig_0_8z[4:0], celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_0_10z = { celloutsig_0_9z[3:1], celloutsig_0_1z, celloutsig_0_9z } === { in_data[70:66], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[20:18], celloutsig_0_0z } === in_data[61:58];
  assign celloutsig_0_16z = { in_data[37:36], celloutsig_0_13z } === celloutsig_0_9z[2:0];
  assign celloutsig_0_18z = { celloutsig_0_3z[13:0], celloutsig_0_16z, celloutsig_0_10z } === { celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_8z[2:0], celloutsig_0_22z } === celloutsig_0_8z[4:1];
  assign celloutsig_0_28z = celloutsig_0_11z === celloutsig_0_3z[6:2];
  assign celloutsig_1_4z = { celloutsig_1_0z[0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } || { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_0z[4:2] || { in_data[182], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_3z[13:1], celloutsig_0_4z } || { celloutsig_0_8z[15:5], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_8z[5:4], celloutsig_0_14z } || { celloutsig_0_17z[1], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_33z = celloutsig_0_8z[12:9] || celloutsig_0_32z[14:11];
  assign celloutsig_1_14z = { celloutsig_1_11z[4:2], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_3z } * celloutsig_1_13z[11:0];
  assign celloutsig_0_25z = { celloutsig_0_17z[7:1], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_4z } * { in_data[87:79], celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_0_41z = { celloutsig_0_8z[14:12], celloutsig_0_16z, celloutsig_0_39z, celloutsig_0_17z, celloutsig_0_16z } | { celloutsig_0_8z[14:1], celloutsig_0_29z, celloutsig_0_14z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z } | celloutsig_0_3z[10:5];
  assign celloutsig_0_11z = { celloutsig_0_8z[15:12], celloutsig_0_2z } | { in_data[6:3], celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_9z[2:0] | celloutsig_0_11z[3:1];
  assign celloutsig_0_4z = & { celloutsig_0_3z[1:0], celloutsig_0_2z };
  assign celloutsig_1_2z = & in_data[138:125];
  assign celloutsig_1_17z = & celloutsig_1_10z[7:2];
  assign celloutsig_0_15z = & { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z[1] };
  assign celloutsig_0_37z = | celloutsig_0_32z[12:8];
  assign celloutsig_0_7z = | { in_data[24:23], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_21z = | { celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_1_3z = ~^ { in_data[118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_10z[4:1], celloutsig_1_5z };
  assign celloutsig_0_13z = ~^ celloutsig_0_3z[9:3];
  assign celloutsig_0_2z = ~^ in_data[31:26];
  assign celloutsig_0_29z = ~^ { celloutsig_0_17z[9:8], celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[106:101] << in_data[136:131];
  assign celloutsig_1_7z = in_data[105:103] << celloutsig_1_0z[5:3];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_12z = { in_data[178:175], celloutsig_1_4z } >> { celloutsig_1_0z[5:2], celloutsig_1_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_27z = 18'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_27z = { in_data[49:34], celloutsig_0_14z, celloutsig_0_7z };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
