Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlx_toplevel.ngc ...
WARNING:NetListWriters:298 - No output is written to dlx_toplevel.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus CPU0/UA_CTRL/UA_CW_EXE/DOUT<33 : 0> on
   block dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UA_CTRL/decout_ctrl_word_ID<41 : 0>
   on block dlx_toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UF_ALU0/bin<31 : 0> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UF_DMAU/data_out_tmp1<31 : 16> on
   block dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UF_MUL0/mulu/to_add_a<28 : 12> on
   block dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UF_SFT0/int1<30 : 1> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/UF_SFT0/int8<31 : 3> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU0/uf_alu0_mode<4 : 0> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Mtridata_datadb_ports<7 : 0> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus dataack_ports<4 : 0> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus datareq_ports<4 : 0> on block
   dlx_toplevel is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file dlx_toplevel.edif ...
ngc2edif: Total memory usage is 89268 kilobytes

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design fifo_generator_v2_1.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_generator_v2_1.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_generator_v2_1.edif ...
ngc2edif: Total memory usage is 70608 kilobytes

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design bram_dm.ngc ...
WARNING:NetListWriters:298 - No output is written to bram_dm.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file bram_dm.edif ...
ngc2edif: Total memory usage is 80228 kilobytes

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design audio_out_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to audio_out_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file audio_out_fifo.edif ...
ngc2edif: Total memory usage is 70676 kilobytes

Release 13.2 - ngc2edif O.61xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design brom_im.ngc ...
WARNING:NetListWriters:298 - No output is written to brom_im.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file brom_im.edif ...
ngc2edif: Total memory usage is 71160 kilobytes

