<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p42" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_42{left:96px;bottom:48px;}
#t2_42{left:550px;bottom:48px;letter-spacing:-0.12px;word-spacing:-0.25px;}
#t3_42{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t4_42{left:576px;bottom:1116px;letter-spacing:-0.18px;word-spacing:2.8px;}
#t5_42{left:96px;bottom:1031px;letter-spacing:0.28px;}
#t6_42{left:192px;bottom:1031px;letter-spacing:0.24px;word-spacing:-0.02px;}
#t7_42{left:96px;bottom:996px;letter-spacing:-0.19px;word-spacing:0.71px;}
#t8_42{left:150px;bottom:996px;}
#t9_42{left:157px;bottom:996px;letter-spacing:0.14px;word-spacing:-0.47px;}
#ta_42{left:96px;bottom:974px;letter-spacing:0.14px;word-spacing:-0.56px;}
#tb_42{left:96px;bottom:953px;letter-spacing:0.11px;word-spacing:-0.35px;}
#tc_42{left:604px;bottom:953px;}
#td_42{left:610px;bottom:953px;letter-spacing:0.11px;word-spacing:-0.45px;}
#te_42{left:96px;bottom:931px;letter-spacing:0.19px;word-spacing:-0.37px;}
#tf_42{left:158px;bottom:931px;}
#tg_42{left:164px;bottom:931px;letter-spacing:0.11px;word-spacing:-0.29px;}
#th_42{left:96px;bottom:892px;letter-spacing:0.18px;}
#ti_42{left:147px;bottom:892px;letter-spacing:0.2px;word-spacing:0.03px;}
#tj_42{left:96px;bottom:856px;letter-spacing:0.14px;word-spacing:-0.47px;}
#tk_42{left:772px;bottom:856px;letter-spacing:0.15px;}
#tl_42{left:96px;bottom:835px;letter-spacing:0.17px;}
#tm_42{left:140px;bottom:835px;letter-spacing:0.08px;}
#tn_42{left:171px;bottom:835px;letter-spacing:0.14px;word-spacing:-0.55px;}
#to_42{left:311px;bottom:835px;letter-spacing:0.14px;word-spacing:-0.53px;}
#tp_42{left:96px;bottom:814px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tq_42{left:96px;bottom:792px;letter-spacing:0.12px;word-spacing:-0.36px;}
#tr_42{left:96px;bottom:771px;letter-spacing:0.14px;word-spacing:-0.48px;}
#ts_42{left:96px;bottom:736px;letter-spacing:0.12px;word-spacing:-0.54px;}
#tt_42{left:395px;bottom:736px;letter-spacing:0.15px;word-spacing:-0.55px;}
#tu_42{left:475px;bottom:736px;letter-spacing:0.11px;word-spacing:-0.73px;}
#tv_42{left:568px;bottom:736px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tw_42{left:660px;bottom:736px;letter-spacing:0.08px;}
#tx_42{left:690px;bottom:736px;letter-spacing:0.12px;word-spacing:-0.53px;}
#ty_42{left:830px;bottom:736px;}
#tz_42{left:96px;bottom:714px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t10_42{left:96px;bottom:693px;letter-spacing:0.14px;word-spacing:-0.56px;}
#t11_42{left:242px;bottom:693px;letter-spacing:0.15px;word-spacing:-0.55px;}
#t12_42{left:318px;bottom:693px;}
#t13_42{left:96px;bottom:653px;letter-spacing:0.18px;}
#t14_42{left:147px;bottom:653px;letter-spacing:0.19px;word-spacing:0.02px;}
#t15_42{left:96px;bottom:618px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t16_42{left:96px;bottom:597px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t17_42{left:96px;bottom:575px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t18_42{left:96px;bottom:554px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t19_42{left:96px;bottom:532px;letter-spacing:0.11px;word-spacing:-0.99px;}
#t1a_42{left:96px;bottom:511px;letter-spacing:0.15px;word-spacing:-0.56px;}
#t1b_42{left:96px;bottom:476px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1c_42{left:96px;bottom:455px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1d_42{left:96px;bottom:433px;letter-spacing:0.14px;word-spacing:-0.56px;}
#t1e_42{left:96px;bottom:397px;letter-spacing:-0.11px;word-spacing:0.11px;}
#t1f_42{left:272px;bottom:396px;letter-spacing:0.14px;word-spacing:-0.54px;}
#t1g_42{left:96px;bottom:375px;letter-spacing:0.13px;word-spacing:-0.83px;}
#t1h_42{left:96px;bottom:353px;letter-spacing:0.15px;word-spacing:-0.54px;}
#t1i_42{left:96px;bottom:318px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t1j_42{left:96px;bottom:297px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1k_42{left:96px;bottom:275px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t1l_42{left:96px;bottom:239px;letter-spacing:-0.09px;word-spacing:-0.4px;}
#t1m_42{left:364px;bottom:238px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1n_42{left:96px;bottom:217px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t1o_42{left:96px;bottom:195px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1p_42{left:96px;bottom:174px;letter-spacing:0.14px;word-spacing:-0.52px;}
#t1q_42{left:96px;bottom:138px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1r_42{left:346px;bottom:137px;letter-spacing:0.13px;word-spacing:-0.51px;}
#t1s_42{left:96px;bottom:116px;letter-spacing:0.13px;word-spacing:-0.54px;}
#t1t_42{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_42{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_42{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s3_42{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_42{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_42{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_42{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_42{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_42{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts42" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg42Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg42" style="-webkit-user-select: none;"><object width="935" height="1210" data="42/42.svg" type="image/svg+xml" id="pdf42" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_42" class="t s1_42">6 </span><span id="t2_42" class="t s1_42">Overview of the AMD64 Architecture </span>
<span id="t3_42" class="t s1_42">AMD64 Technology </span><span id="t4_42" class="t s1_42">24592—Rev. 3.23—October 2020 </span>
<span id="t5_42" class="t s2_42">1.2 </span><span id="t6_42" class="t s2_42">Modes of Operation </span>
<span id="t7_42" class="t s3_42">Table 1</span><span id="t8_42" class="t s4_42">-</span><span id="t9_42" class="t s3_42">1 on page 2 summarizes the modes of operation supported by the AMD64 architecture. In </span>
<span id="ta_42" class="t s3_42">most cases, the default address and operand sizes can be overridden with instruction prefixes. The </span>
<span id="tb_42" class="t s3_42">register extensions shown in the second-from-right column of Table 1</span><span id="tc_42" class="t s4_42">-</span><span id="td_42" class="t s3_42">1 are those illustrated in </span>
<span id="te_42" class="t s3_42">Figure 1</span><span id="tf_42" class="t s4_42">-</span><span id="tg_42" class="t s3_42">1 on page 2. </span>
<span id="th_42" class="t s5_42">1.2.1 </span><span id="ti_42" class="t s5_42">Long Mode </span>
<span id="tj_42" class="t s3_42">Long mode is an extension of legacy protected mode. Long mode consists of two submodes: </span><span id="tk_42" class="t s6_42">64-bit </span>
<span id="tl_42" class="t s6_42">mode </span><span id="tm_42" class="t s3_42">and </span><span id="tn_42" class="t s6_42">compatibility mode</span><span id="to_42" class="t s3_42">. 64-bit mode supports all of the features and register extensions of the </span>
<span id="tp_42" class="t s3_42">AMD64 architecture. Compatibility mode supports binary compatibility with existing 16-bit and 32- </span>
<span id="tq_42" class="t s3_42">bit applications. Long mode does not support legacy real mode or legacy virtual-8086 mode, and it </span>
<span id="tr_42" class="t s3_42">does not support hardware task switching. </span>
<span id="ts_42" class="t s3_42">Throughout this document, references to </span><span id="tt_42" class="t s6_42">long mode </span><span id="tu_42" class="t s3_42">refer to both </span><span id="tv_42" class="t s6_42">64-bit mode </span><span id="tw_42" class="t s3_42">and </span><span id="tx_42" class="t s6_42">compatibility mode</span><span id="ty_42" class="t s3_42">. </span>
<span id="tz_42" class="t s3_42">If a function is specific to either of these submodes, then the name of the specific submode is used </span>
<span id="t10_42" class="t s3_42">instead of the name </span><span id="t11_42" class="t s6_42">long mode</span><span id="t12_42" class="t s3_42">. </span>
<span id="t13_42" class="t s5_42">1.2.2 </span><span id="t14_42" class="t s5_42">64-Bit Mode </span>
<span id="t15_42" class="t s3_42">64-bit mode—a submode of long mode—supports the full range of 64-bit virtual-addressing and </span>
<span id="t16_42" class="t s3_42">register-extension features. This mode is enabled by the operating system on an individual code- </span>
<span id="t17_42" class="t s3_42">segment basis. Because 64-bit mode supports a 64-bit virtual-address space, it requires a 64-bit </span>
<span id="t18_42" class="t s3_42">operating system and tool chain. Existing application binaries can run without recompilation in </span>
<span id="t19_42" class="t s3_42">compatibility mode, under an operating system that runs in 64-bit mode, or the applications can also be </span>
<span id="t1a_42" class="t s3_42">recompiled to run in 64-bit mode. </span>
<span id="t1b_42" class="t s3_42">Addressing features include a 64-bit instruction pointer (RIP) and an RIP-relative data-addressing </span>
<span id="t1c_42" class="t s3_42">mode. This mode accommodates modern operating systems by supporting only a flat address space, </span>
<span id="t1d_42" class="t s3_42">with single code, data, and stack space. </span>
<span id="t1e_42" class="t s7_42">Register Extensions. </span><span id="t1f_42" class="t s3_42">64-bit mode implements register extensions through a group of instruction </span>
<span id="t1g_42" class="t s3_42">prefixes, called REX prefixes. These extensions add eight GPRs (R8–R15), widen all GPRs to 64 bits, </span>
<span id="t1h_42" class="t s3_42">and add eight YMM/XMM registers (YMM/XMM8–15). </span>
<span id="t1i_42" class="t s3_42">The REX instruction prefixes also provide a byte-register capability that makes the low byte of any of </span>
<span id="t1j_42" class="t s3_42">the sixteen GPRs available for byte operations. This results in a uniform set of byte, word, </span>
<span id="t1k_42" class="t s3_42">doubleword, and quadword registers that is better suited to compiler register-allocation. </span>
<span id="t1l_42" class="t s7_42">64-Bit Addresses and Operands. </span><span id="t1m_42" class="t s3_42">In 64-bit mode, the default virtual-address size is 64 bits </span>
<span id="t1n_42" class="t s3_42">(implementations can have fewer). The default operand size for most instructions is 32 bits. For most </span>
<span id="t1o_42" class="t s3_42">instructions, these defaults can be overridden on an instruction-by-instruction basis using instruction </span>
<span id="t1p_42" class="t s3_42">prefixes. REX prefixes specify the 64-bit operand size and register extensions. </span>
<span id="t1q_42" class="t s7_42">RIP-Relative Data Addressing. </span><span id="t1r_42" class="t s3_42">64-bit mode supports data addressing relative to the 64-bit </span>
<span id="t1s_42" class="t s3_42">instruction pointer (RIP). The legacy x86 architecture supports IP-relative addressing only in control- </span>
<span id="t1t_42" class="t s8_42">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
