-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mac_compute_ipv4_che is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dataStreamBuffer0_V_dout : IN STD_LOGIC_VECTOR (576 downto 0);
    dataStreamBuffer0_V_empty_n : IN STD_LOGIC;
    dataStreamBuffer0_V_read : OUT STD_LOGIC;
    dataStreamBuffer1_V_din : OUT STD_LOGIC_VECTOR (576 downto 0);
    dataStreamBuffer1_V_full_n : IN STD_LOGIC;
    dataStreamBuffer1_V_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_0_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_0_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_0_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_1_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_1_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_1_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_2_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_2_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_2_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_3_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_3_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_3_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_4_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_4_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_4_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_5_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_5_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_5_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_6_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_6_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_6_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_7_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_7_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_7_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_8_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_8_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_8_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_9_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_9_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_9_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_10_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_10_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_10_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_11_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_11_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_11_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_12_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_12_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_12_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_13_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_13_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_13_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_14_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_14_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_14_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_15_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_15_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_15_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_16_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_16_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_16_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_17_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_17_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_17_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_18_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_18_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_18_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_19_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_19_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_19_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_20_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_20_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_20_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_21_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_21_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_21_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_22_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_22_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_22_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_23_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_23_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_23_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_24_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_24_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_24_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_25_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_25_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_25_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_26_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_26_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_26_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_27_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_27_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_27_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_28_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_28_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_28_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_29_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_29_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_29_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_30_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_30_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_30_write : OUT STD_LOGIC;
    subSumFifo_V_sum_V_31_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    subSumFifo_V_sum_V_31_full_n : IN STD_LOGIC;
    subSumFifo_V_sum_V_31_write : OUT STD_LOGIC );
end;


architecture behav of mac_compute_ipv4_che is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100111";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv32_1D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_432_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_4018 : STD_LOGIC_VECTOR (0 downto 0);
    signal io_acc_block_signal_op440 : STD_LOGIC;
    signal cics_firstWord_load_reg_4032 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op440_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cics_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_11 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_12 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_13 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_14 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_15 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_16 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_17 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_18 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_19 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_20 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_21 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_22 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_23 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_24 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_25 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_26 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_27 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_28 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_29 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal dataStreamBuffer0_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dataStreamBuffer1_V_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_0_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_1_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_2_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_3_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_4_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_5_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_6_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_7_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_8_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_9_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_10_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_11_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_12_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_13_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_14_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_15_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_16_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_17_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_18_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_19_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_20_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_21_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_22_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_23_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_24_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_25_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_26_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_27_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_28_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_29_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_30_blk_n : STD_LOGIC;
    signal subSumFifo_V_sum_V_31_blk_n : STD_LOGIC;
    signal tmp44_reg_4022 : STD_LOGIC_VECTOR (576 downto 0);
    signal cics_firstWord_load_load_fu_1052_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_ip_sums_sum_V_0_1_reg_4036 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_1_reg_4042 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_1_reg_4048 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_3_1_reg_4054 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_4_1_reg_4060 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_6_1_reg_4066 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_7_1_reg_4072 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_8_1_reg_4078 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_9_1_reg_4084 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_2_reg_4090 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_3_reg_4096 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_4_reg_4102 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_5_reg_4108 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_6_reg_4114 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_7_reg_4120 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_8_reg_4126 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_9_reg_4132 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_10_reg_4138 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_1_11_reg_4144 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_2_reg_4150 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_3_reg_4156 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_4_reg_4162 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_5_reg_4168 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_6_reg_4174 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_7_reg_4180 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_8_reg_4186 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_9_reg_4192 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_10_reg_4198 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_2_11_reg_4204 : STD_LOGIC_VECTOR (16 downto 0);
    signal agg_result_V_0_1_i_i_fu_1186_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i_i_reg_4210 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_4215 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i_fu_1232_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i_reg_4220 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_4225 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i11_1_fu_1278_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i11_1_reg_4230 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_4235 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i11_2_fu_1324_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i11_2_reg_4240 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_4245 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i11_3_fu_1370_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i11_3_reg_4250 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_4255 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i11_4_fu_1416_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i11_4_reg_4260 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_reg_4265 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i1_fu_1462_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i1_reg_4270 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_reg_4275 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_1_fu_1508_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_1_reg_4280 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_4285 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_2_fu_1554_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_2_reg_4290 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_4295 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_3_fu_1600_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_3_reg_4300 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_reg_4305 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_4_fu_1646_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_4_reg_4310 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_reg_4315 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_5_fu_1692_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_5_reg_4320 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_reg_4325 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_6_fu_1738_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_6_reg_4330 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_reg_4335 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_7_fu_1784_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_7_reg_4340 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_reg_4345 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_8_fu_1830_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_8_reg_4350 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_4355 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_9_fu_1876_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_9_reg_4360 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_reg_4365 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_fu_1922_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_reg_4370 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_reg_4375 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_10_fu_1968_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_10_reg_4380 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_54_reg_4385 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_11_fu_2014_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_11_reg_4390 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_4395 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_12_fu_2060_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_12_reg_4400 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_reg_4405 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_13_fu_2106_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_13_reg_4410 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_4415 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_14_fu_2152_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_14_reg_4420 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_reg_4425 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_15_fu_2198_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_15_reg_4430 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_reg_4435 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_16_fu_2244_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_16_reg_4440 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_reg_4445 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_17_fu_2290_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_17_reg_4450 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_61_reg_4455 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_18_fu_2336_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_18_reg_4460 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_62_reg_4465 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_19_fu_2382_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_19_reg_4470 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_reg_4475 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_20_fu_2428_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_20_reg_4480 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_64_reg_4485 : STD_LOGIC_VECTOR (0 downto 0);
    signal agg_result_V_0_1_i12_21_fu_2474_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_result_V_0_1_i12_21_reg_4490 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_65_reg_4495 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_556 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln887_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_0_V_fu_2537_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_579 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_1_V_fu_2567_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_590 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_1_fu_2585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_2_V_fu_2613_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_612 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_3_V_fu_2643_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_623 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_2_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_634 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_4_V_fu_2680_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_645 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_3_fu_2698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_6_V_fu_2726_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_667 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_7_V_fu_2756_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_678 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_4_fu_2765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_689 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_8_V_fu_2793_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_700 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_9_V_fu_2823_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_711 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_5_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_722 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_10_V_fu_2860_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_733 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_11_V_fu_2890_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_744 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_6_fu_2899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_755 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_12_V_fu_2927_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_766 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_13_V_fu_2957_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_777 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2966_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_788 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_14_V_fu_2995_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_799 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_15_V_fu_3025_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_810 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_7_fu_3034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_821 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_16_V_fu_3062_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_832 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_17_V_fu_3092_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_843 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_8_fu_3101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_854 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_18_V_fu_3129_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_865 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_19_V_fu_3159_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_876 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_9_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_887 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_20_V_fu_3196_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_898 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_21_V_fu_3226_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_909 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_10_fu_3235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_920 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_22_V_fu_3263_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_931 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_23_V_fu_3293_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_942 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_11_fu_3302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_953 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_24_V_fu_3330_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_964 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_25_V_fu_3360_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_975 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_12_fu_3369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_986 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_26_V_fu_3397_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_997 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_27_V_fu_3427_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_1008 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_13_fu_3436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_1019 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_28_V_fu_3464_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_1030 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_sum_29_V_fu_3494_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_1041 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_66_fu_3503_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_firstWord_load : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln514_fu_3522_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_1_fu_3516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_1_fu_3530_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_2_fu_3544_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_2_fu_3538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_3_fu_3552_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_4_fu_3566_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_3_fu_3560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_5_fu_3580_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_4_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_6_fu_3588_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_7_fu_3602_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_5_fu_3596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_8_fu_3610_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_9_fu_3624_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_6_fu_3618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_10_fu_3632_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_11_fu_3646_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_7_fu_3640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_12_fu_3654_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_13_fu_3668_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_8_fu_3662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_14_fu_3676_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_15_fu_3690_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_9_fu_3684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_16_fu_3698_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_17_fu_3712_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_10_fu_3706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_18_fu_3720_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_19_fu_3734_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_11_fu_3728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_20_fu_3742_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_21_fu_3756_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_12_fu_3750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_22_fu_3764_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_23_fu_3778_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_13_fu_3772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_24_fu_3786_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_25_fu_3800_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_14_fu_3794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_26_fu_3808_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_27_fu_3822_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln514_15_fu_3816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_28_fu_3830_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln647_1_fu_1182_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i_i_fu_1172_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_fu_1194_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_fu_1198_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i_fu_1222_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1183_i_fu_1212_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_1_fu_1240_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_31_fu_1244_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i1_fu_1268_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1186_i_fu_1258_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_2_fu_1286_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_32_fu_1290_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i2_fu_1314_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1189_i_fu_1304_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_3_fu_1332_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_33_fu_1336_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i3_fu_1360_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1192_i_fu_1350_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_4_fu_1378_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_34_fu_1382_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i4_fu_1406_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1195_i_fu_1396_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_5_fu_1424_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_35_fu_1428_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i5_fu_1452_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1198_i_fu_1442_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_6_fu_1470_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_36_fu_1474_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i6_fu_1498_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1201_i_fu_1488_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_7_fu_1516_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_37_fu_1520_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i7_fu_1544_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1204_i_fu_1534_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_8_fu_1562_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_38_fu_1566_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i8_fu_1590_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1207_i_fu_1580_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_9_fu_1608_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_39_fu_1612_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i9_fu_1636_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1210_i_fu_1626_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_10_fu_1654_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_40_fu_1658_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i10_fu_1682_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1213_i_fu_1672_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_11_fu_1700_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_41_fu_1704_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i11_fu_1728_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1216_i_fu_1718_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_12_fu_1746_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_42_fu_1750_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i12_fu_1774_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1219_i_fu_1764_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_13_fu_1792_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_43_fu_1796_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i13_fu_1820_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1222_i_fu_1810_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_14_fu_1838_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_44_fu_1842_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i14_fu_1866_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1225_i_fu_1856_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_15_fu_1884_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_45_fu_1888_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i15_fu_1912_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1228_i_fu_1902_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_16_fu_1930_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_46_fu_1934_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i16_fu_1958_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1231_i_fu_1948_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_17_fu_1976_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_47_fu_1980_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i17_fu_2004_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1234_i_fu_1994_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_18_fu_2022_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_48_fu_2026_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i18_fu_2050_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1237_i_fu_2040_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_19_fu_2068_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_49_fu_2072_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i19_fu_2096_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1240_i_fu_2086_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_20_fu_2114_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_50_fu_2118_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i20_fu_2142_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1243_i_fu_2132_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_21_fu_2160_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_51_fu_2164_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i21_fu_2188_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1246_i_fu_2178_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_22_fu_2206_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_52_fu_2210_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i22_fu_2234_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1249_i_fu_2224_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_23_fu_2252_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_53_fu_2256_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i23_fu_2280_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1252_i_fu_2270_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_24_fu_2298_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_54_fu_2302_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i24_fu_2326_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1255_i_fu_2316_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_25_fu_2344_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_55_fu_2348_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i25_fu_2372_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1258_i_fu_2362_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_26_fu_2390_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_56_fu_2394_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i26_fu_2418_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1261_i_fu_2408_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_27_fu_2436_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_57_fu_2440_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_1_i27_fu_2464_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i1264_i_fu_2454_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln700_28_fu_2482_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_58_fu_2486_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln647_fu_2500_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln214_60_fu_2512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_fu_2509_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_fu_2515_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_60_fu_2521_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln887_fu_2503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_fu_2526_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_61_fu_2549_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_32_fu_2546_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_61_fu_2552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_62_fu_2558_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_30_fu_2563_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_2576_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln214_62_fu_2595_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_33_fu_2592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_63_fu_2598_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_64_fu_2604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_31_fu_2609_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_63_fu_2625_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_34_fu_2622_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_65_fu_2628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_66_fu_2634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_32_fu_2639_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_64_fu_2662_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_35_fu_2659_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_67_fu_2665_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_68_fu_2671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_33_fu_2676_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_40_fu_2689_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_65_fu_2708_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_36_fu_2705_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_69_fu_2711_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_70_fu_2717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_34_fu_2722_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_66_fu_2738_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_37_fu_2735_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_71_fu_2741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_72_fu_2747_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_35_fu_2752_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_67_fu_2775_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_38_fu_2772_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_73_fu_2778_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_74_fu_2784_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_36_fu_2789_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_68_fu_2805_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_39_fu_2802_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_75_fu_2808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_76_fu_2814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_37_fu_2819_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_69_fu_2842_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_40_fu_2839_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_77_fu_2845_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_78_fu_2851_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_38_fu_2856_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_70_fu_2872_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_41_fu_2869_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_79_fu_2875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_80_fu_2881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_39_fu_2886_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_71_fu_2909_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_42_fu_2906_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_81_fu_2912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_82_fu_2918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_40_fu_2923_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_72_fu_2939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_43_fu_2936_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_83_fu_2942_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_84_fu_2948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_41_fu_2953_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_73_fu_2977_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_44_fu_2974_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_85_fu_2980_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_86_fu_2986_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_42_fu_2991_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_74_fu_3007_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_45_fu_3004_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_87_fu_3010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_88_fu_3016_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_43_fu_3021_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_75_fu_3044_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_46_fu_3041_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_89_fu_3047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_90_fu_3053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_44_fu_3058_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_76_fu_3074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_47_fu_3071_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_91_fu_3077_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_92_fu_3083_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_45_fu_3088_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_77_fu_3111_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_48_fu_3108_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_93_fu_3114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_94_fu_3120_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_46_fu_3125_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_78_fu_3141_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_49_fu_3138_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_95_fu_3144_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_96_fu_3150_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_47_fu_3155_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_79_fu_3178_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_50_fu_3175_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_97_fu_3181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_98_fu_3187_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_48_fu_3192_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_80_fu_3208_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_51_fu_3205_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_99_fu_3211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_100_fu_3217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_49_fu_3222_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_81_fu_3245_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_52_fu_3242_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_101_fu_3248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_102_fu_3254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_50_fu_3259_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_82_fu_3275_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_53_fu_3272_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_103_fu_3278_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_104_fu_3284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_51_fu_3289_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_83_fu_3312_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_54_fu_3309_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_105_fu_3315_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_106_fu_3321_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_52_fu_3326_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_84_fu_3342_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_55_fu_3339_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_107_fu_3345_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_108_fu_3351_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_53_fu_3356_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_85_fu_3379_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_56_fu_3376_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_109_fu_3382_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_110_fu_3388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_54_fu_3393_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_86_fu_3409_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_57_fu_3406_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_111_fu_3412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_112_fu_3418_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_55_fu_3423_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_87_fu_3446_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_58_fu_3443_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_113_fu_3449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_114_fu_3455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_56_fu_3460_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_88_fu_3476_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln700_59_fu_3473_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_115_fu_3479_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_116_fu_3485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_57_fu_3490_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_202 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556 <= ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_556;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_568;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_722;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_755;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_788;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_821;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_854;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_601;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_887;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_920;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_953;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_986;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_1019;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_634;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_656;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_202)) then
                if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_689;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cics_firstWord_load_load_fu_1052_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                agg_result_V_0_1_i11_1_reg_4230 <= agg_result_V_0_1_i11_1_fu_1278_p3;
                agg_result_V_0_1_i11_2_reg_4240 <= agg_result_V_0_1_i11_2_fu_1324_p3;
                agg_result_V_0_1_i11_3_reg_4250 <= agg_result_V_0_1_i11_3_fu_1370_p3;
                agg_result_V_0_1_i11_4_reg_4260 <= agg_result_V_0_1_i11_4_fu_1416_p3;
                agg_result_V_0_1_i12_10_reg_4380 <= agg_result_V_0_1_i12_10_fu_1968_p3;
                agg_result_V_0_1_i12_11_reg_4390 <= agg_result_V_0_1_i12_11_fu_2014_p3;
                agg_result_V_0_1_i12_12_reg_4400 <= agg_result_V_0_1_i12_12_fu_2060_p3;
                agg_result_V_0_1_i12_13_reg_4410 <= agg_result_V_0_1_i12_13_fu_2106_p3;
                agg_result_V_0_1_i12_14_reg_4420 <= agg_result_V_0_1_i12_14_fu_2152_p3;
                agg_result_V_0_1_i12_15_reg_4430 <= agg_result_V_0_1_i12_15_fu_2198_p3;
                agg_result_V_0_1_i12_16_reg_4440 <= agg_result_V_0_1_i12_16_fu_2244_p3;
                agg_result_V_0_1_i12_17_reg_4450 <= agg_result_V_0_1_i12_17_fu_2290_p3;
                agg_result_V_0_1_i12_18_reg_4460 <= agg_result_V_0_1_i12_18_fu_2336_p3;
                agg_result_V_0_1_i12_19_reg_4470 <= agg_result_V_0_1_i12_19_fu_2382_p3;
                agg_result_V_0_1_i12_1_reg_4280 <= agg_result_V_0_1_i12_1_fu_1508_p3;
                agg_result_V_0_1_i12_20_reg_4480 <= agg_result_V_0_1_i12_20_fu_2428_p3;
                agg_result_V_0_1_i12_21_reg_4490 <= agg_result_V_0_1_i12_21_fu_2474_p3;
                agg_result_V_0_1_i12_2_reg_4290 <= agg_result_V_0_1_i12_2_fu_1554_p3;
                agg_result_V_0_1_i12_3_reg_4300 <= agg_result_V_0_1_i12_3_fu_1600_p3;
                agg_result_V_0_1_i12_4_reg_4310 <= agg_result_V_0_1_i12_4_fu_1646_p3;
                agg_result_V_0_1_i12_5_reg_4320 <= agg_result_V_0_1_i12_5_fu_1692_p3;
                agg_result_V_0_1_i12_6_reg_4330 <= agg_result_V_0_1_i12_6_fu_1738_p3;
                agg_result_V_0_1_i12_7_reg_4340 <= agg_result_V_0_1_i12_7_fu_1784_p3;
                agg_result_V_0_1_i12_8_reg_4350 <= agg_result_V_0_1_i12_8_fu_1830_p3;
                agg_result_V_0_1_i12_9_reg_4360 <= agg_result_V_0_1_i12_9_fu_1876_p3;
                agg_result_V_0_1_i12_reg_4370 <= agg_result_V_0_1_i12_fu_1922_p3;
                agg_result_V_0_1_i1_reg_4270 <= agg_result_V_0_1_i1_fu_1462_p3;
                agg_result_V_0_1_i_i_reg_4210 <= agg_result_V_0_1_i_i_fu_1186_p3;
                agg_result_V_0_1_i_reg_4220 <= agg_result_V_0_1_i_fu_1232_p3;
                tmp_34_reg_4215 <= add_ln700_fu_1198_p2(16 downto 16);
                tmp_35_reg_4225 <= add_ln700_31_fu_1244_p2(16 downto 16);
                tmp_37_reg_4235 <= add_ln700_32_fu_1290_p2(16 downto 16);
                tmp_38_reg_4245 <= add_ln700_33_fu_1336_p2(16 downto 16);
                tmp_39_reg_4255 <= add_ln700_34_fu_1382_p2(16 downto 16);
                tmp_41_reg_4265 <= add_ln700_35_fu_1428_p2(16 downto 16);
                tmp_42_reg_4275 <= add_ln700_36_fu_1474_p2(16 downto 16);
                tmp_43_reg_4285 <= add_ln700_37_fu_1520_p2(16 downto 16);
                tmp_44_reg_4295 <= add_ln700_38_fu_1566_p2(16 downto 16);
                tmp_45_reg_4305 <= add_ln700_39_fu_1612_p2(16 downto 16);
                tmp_46_reg_4315 <= add_ln700_40_fu_1658_p2(16 downto 16);
                tmp_47_reg_4325 <= add_ln700_41_fu_1704_p2(16 downto 16);
                tmp_48_reg_4335 <= add_ln700_42_fu_1750_p2(16 downto 16);
                tmp_50_reg_4345 <= add_ln700_43_fu_1796_p2(16 downto 16);
                tmp_51_reg_4355 <= add_ln700_44_fu_1842_p2(16 downto 16);
                tmp_52_reg_4365 <= add_ln700_45_fu_1888_p2(16 downto 16);
                tmp_53_reg_4375 <= add_ln700_46_fu_1934_p2(16 downto 16);
                tmp_54_reg_4385 <= add_ln700_47_fu_1980_p2(16 downto 16);
                tmp_55_reg_4395 <= add_ln700_48_fu_2026_p2(16 downto 16);
                tmp_56_reg_4405 <= add_ln700_49_fu_2072_p2(16 downto 16);
                tmp_57_reg_4415 <= add_ln700_50_fu_2118_p2(16 downto 16);
                tmp_58_reg_4425 <= add_ln700_51_fu_2164_p2(16 downto 16);
                tmp_59_reg_4435 <= add_ln700_52_fu_2210_p2(16 downto 16);
                tmp_60_reg_4445 <= add_ln700_53_fu_2256_p2(16 downto 16);
                tmp_61_reg_4455 <= add_ln700_54_fu_2302_p2(16 downto 16);
                tmp_62_reg_4465 <= add_ln700_55_fu_2348_p2(16 downto 16);
                tmp_63_reg_4475 <= add_ln700_56_fu_2394_p2(16 downto 16);
                tmp_64_reg_4485 <= add_ln700_57_fu_2440_p2(16 downto 16);
                tmp_65_reg_4495 <= add_ln700_58_fu_2486_p2(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_fu_3510_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_firstWord <= tmp44_reg_4022(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_firstWord_load_reg_4032 <= ap_sig_allocacmp_cics_firstWord_load;
                cics_ip_sums_sum_V_0_1_reg_4036 <= ap_sig_allocacmp_cics_ip_sums_sum_V_0_1;
                cics_ip_sums_sum_V_1_10_reg_4138 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_10;
                cics_ip_sums_sum_V_1_11_reg_4144 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_11;
                cics_ip_sums_sum_V_1_1_reg_4042 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_1;
                cics_ip_sums_sum_V_1_2_reg_4090 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_2;
                cics_ip_sums_sum_V_1_3_reg_4096 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_3;
                cics_ip_sums_sum_V_1_4_reg_4102 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_4;
                cics_ip_sums_sum_V_1_5_reg_4108 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_5;
                cics_ip_sums_sum_V_1_6_reg_4114 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_6;
                cics_ip_sums_sum_V_1_7_reg_4120 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_7;
                cics_ip_sums_sum_V_1_8_reg_4126 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_8;
                cics_ip_sums_sum_V_1_9_reg_4132 <= ap_sig_allocacmp_cics_ip_sums_sum_V_1_9;
                cics_ip_sums_sum_V_2_10_reg_4198 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_10;
                cics_ip_sums_sum_V_2_11_reg_4204 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_11;
                cics_ip_sums_sum_V_2_1_reg_4048 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_1;
                cics_ip_sums_sum_V_2_2_reg_4150 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_2;
                cics_ip_sums_sum_V_2_3_reg_4156 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_3;
                cics_ip_sums_sum_V_2_4_reg_4162 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_4;
                cics_ip_sums_sum_V_2_5_reg_4168 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_5;
                cics_ip_sums_sum_V_2_6_reg_4174 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_6;
                cics_ip_sums_sum_V_2_7_reg_4180 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_7;
                cics_ip_sums_sum_V_2_8_reg_4186 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_8;
                cics_ip_sums_sum_V_2_9_reg_4192 <= ap_sig_allocacmp_cics_ip_sums_sum_V_2_9;
                cics_ip_sums_sum_V_3_1_reg_4054 <= ap_sig_allocacmp_cics_ip_sums_sum_V_3_1;
                cics_ip_sums_sum_V_4_1_reg_4060 <= ap_sig_allocacmp_cics_ip_sums_sum_V_4_1;
                cics_ip_sums_sum_V_6_1_reg_4066 <= ap_sig_allocacmp_cics_ip_sums_sum_V_6_1;
                cics_ip_sums_sum_V_7_1_reg_4072 <= ap_sig_allocacmp_cics_ip_sums_sum_V_7_1;
                cics_ip_sums_sum_V_8_1_reg_4078 <= ap_sig_allocacmp_cics_ip_sums_sum_V_8_1;
                cics_ip_sums_sum_V_9_1_reg_4084 <= ap_sig_allocacmp_cics_ip_sums_sum_V_9_1;
                tmp44_reg_4022 <= dataStreamBuffer0_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_1_fu_3516_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_0 <= select_ln514_fu_3522_p3;
                cics_ip_sums_sum_V_1 <= select_ln514_1_fu_3530_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_6_fu_3618_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_10 <= select_ln514_9_fu_3624_p3;
                cics_ip_sums_sum_V_11 <= select_ln514_10_fu_3632_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_7_fu_3640_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_12 <= select_ln514_11_fu_3646_p3;
                cics_ip_sums_sum_V_13 <= select_ln514_12_fu_3654_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_8_fu_3662_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_14 <= select_ln514_13_fu_3668_p3;
                cics_ip_sums_sum_V_15 <= select_ln514_14_fu_3676_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_9_fu_3684_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_16 <= select_ln514_15_fu_3690_p3;
                cics_ip_sums_sum_V_17 <= select_ln514_16_fu_3698_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_10_fu_3706_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_18 <= select_ln514_17_fu_3712_p3;
                cics_ip_sums_sum_V_19 <= select_ln514_18_fu_3720_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_2_fu_3538_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_2 <= select_ln514_2_fu_3544_p3;
                cics_ip_sums_sum_V_3 <= select_ln514_3_fu_3552_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_11_fu_3728_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_20 <= select_ln514_19_fu_3734_p3;
                cics_ip_sums_sum_V_21 <= select_ln514_20_fu_3742_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_12_fu_3750_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_22 <= select_ln514_21_fu_3756_p3;
                cics_ip_sums_sum_V_23 <= select_ln514_22_fu_3764_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_13_fu_3772_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_24 <= select_ln514_23_fu_3778_p3;
                cics_ip_sums_sum_V_25 <= select_ln514_24_fu_3786_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_14_fu_3794_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_26 <= select_ln514_25_fu_3800_p3;
                cics_ip_sums_sum_V_27 <= select_ln514_26_fu_3808_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_15_fu_3816_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_28 <= select_ln514_27_fu_3822_p3;
                cics_ip_sums_sum_V_29 <= select_ln514_28_fu_3830_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_3_fu_3560_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_4 <= select_ln514_4_fu_3566_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_4_fu_3574_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_6 <= select_ln514_5_fu_3580_p3;
                cics_ip_sums_sum_V_7 <= select_ln514_6_fu_3588_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln514_5_fu_3596_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_8 <= select_ln514_7_fu_3602_p3;
                cics_ip_sums_sum_V_9 <= select_ln514_8_fu_3610_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_4018 <= tmp_nbreadreq_fu_432_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln214_100_fu_3217_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_13_reg_4410) + unsigned(add_ln214_99_fu_3211_p2));
    add_ln214_101_fu_3248_p2 <= std_logic_vector(unsigned(zext_ln214_81_fu_3245_p1) + unsigned(trunc_ln700_52_fu_3242_p1));
    add_ln214_102_fu_3254_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_14_reg_4420) + unsigned(add_ln214_101_fu_3248_p2));
    add_ln214_103_fu_3278_p2 <= std_logic_vector(unsigned(zext_ln214_82_fu_3275_p1) + unsigned(trunc_ln700_53_fu_3272_p1));
    add_ln214_104_fu_3284_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_15_reg_4430) + unsigned(add_ln214_103_fu_3278_p2));
    add_ln214_105_fu_3315_p2 <= std_logic_vector(unsigned(zext_ln214_83_fu_3312_p1) + unsigned(trunc_ln700_54_fu_3309_p1));
    add_ln214_106_fu_3321_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_16_reg_4440) + unsigned(add_ln214_105_fu_3315_p2));
    add_ln214_107_fu_3345_p2 <= std_logic_vector(unsigned(zext_ln214_84_fu_3342_p1) + unsigned(trunc_ln700_55_fu_3339_p1));
    add_ln214_108_fu_3351_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_17_reg_4450) + unsigned(add_ln214_107_fu_3345_p2));
    add_ln214_109_fu_3382_p2 <= std_logic_vector(unsigned(zext_ln214_85_fu_3379_p1) + unsigned(trunc_ln700_56_fu_3376_p1));
    add_ln214_110_fu_3388_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_18_reg_4460) + unsigned(add_ln214_109_fu_3382_p2));
    add_ln214_111_fu_3412_p2 <= std_logic_vector(unsigned(zext_ln214_86_fu_3409_p1) + unsigned(trunc_ln700_57_fu_3406_p1));
    add_ln214_112_fu_3418_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_19_reg_4470) + unsigned(add_ln214_111_fu_3412_p2));
    add_ln214_113_fu_3449_p2 <= std_logic_vector(unsigned(zext_ln214_87_fu_3446_p1) + unsigned(trunc_ln700_58_fu_3443_p1));
    add_ln214_114_fu_3455_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_20_reg_4480) + unsigned(add_ln214_113_fu_3449_p2));
    add_ln214_115_fu_3479_p2 <= std_logic_vector(unsigned(zext_ln214_88_fu_3476_p1) + unsigned(trunc_ln700_59_fu_3473_p1));
    add_ln214_116_fu_3485_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_21_reg_4490) + unsigned(add_ln214_115_fu_3479_p2));
    add_ln214_60_fu_2521_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i_i_reg_4210) + unsigned(add_ln214_fu_2515_p2));
    add_ln214_61_fu_2552_p2 <= std_logic_vector(unsigned(zext_ln214_61_fu_2549_p1) + unsigned(trunc_ln700_32_fu_2546_p1));
    add_ln214_62_fu_2558_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i_reg_4220) + unsigned(add_ln214_61_fu_2552_p2));
    add_ln214_63_fu_2598_p2 <= std_logic_vector(unsigned(zext_ln214_62_fu_2595_p1) + unsigned(trunc_ln700_33_fu_2592_p1));
    add_ln214_64_fu_2604_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i11_1_reg_4230) + unsigned(add_ln214_63_fu_2598_p2));
    add_ln214_65_fu_2628_p2 <= std_logic_vector(unsigned(zext_ln214_63_fu_2625_p1) + unsigned(trunc_ln700_34_fu_2622_p1));
    add_ln214_66_fu_2634_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i11_2_reg_4240) + unsigned(add_ln214_65_fu_2628_p2));
    add_ln214_67_fu_2665_p2 <= std_logic_vector(unsigned(zext_ln214_64_fu_2662_p1) + unsigned(trunc_ln700_35_fu_2659_p1));
    add_ln214_68_fu_2671_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i11_3_reg_4250) + unsigned(add_ln214_67_fu_2665_p2));
    add_ln214_69_fu_2711_p2 <= std_logic_vector(unsigned(zext_ln214_65_fu_2708_p1) + unsigned(trunc_ln700_36_fu_2705_p1));
    add_ln214_70_fu_2717_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i11_4_reg_4260) + unsigned(add_ln214_69_fu_2711_p2));
    add_ln214_71_fu_2741_p2 <= std_logic_vector(unsigned(zext_ln214_66_fu_2738_p1) + unsigned(trunc_ln700_37_fu_2735_p1));
    add_ln214_72_fu_2747_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i1_reg_4270) + unsigned(add_ln214_71_fu_2741_p2));
    add_ln214_73_fu_2778_p2 <= std_logic_vector(unsigned(zext_ln214_67_fu_2775_p1) + unsigned(trunc_ln700_38_fu_2772_p1));
    add_ln214_74_fu_2784_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_1_reg_4280) + unsigned(add_ln214_73_fu_2778_p2));
    add_ln214_75_fu_2808_p2 <= std_logic_vector(unsigned(zext_ln214_68_fu_2805_p1) + unsigned(trunc_ln700_39_fu_2802_p1));
    add_ln214_76_fu_2814_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_2_reg_4290) + unsigned(add_ln214_75_fu_2808_p2));
    add_ln214_77_fu_2845_p2 <= std_logic_vector(unsigned(zext_ln214_69_fu_2842_p1) + unsigned(trunc_ln700_40_fu_2839_p1));
    add_ln214_78_fu_2851_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_3_reg_4300) + unsigned(add_ln214_77_fu_2845_p2));
    add_ln214_79_fu_2875_p2 <= std_logic_vector(unsigned(zext_ln214_70_fu_2872_p1) + unsigned(trunc_ln700_41_fu_2869_p1));
    add_ln214_80_fu_2881_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_4_reg_4310) + unsigned(add_ln214_79_fu_2875_p2));
    add_ln214_81_fu_2912_p2 <= std_logic_vector(unsigned(zext_ln214_71_fu_2909_p1) + unsigned(trunc_ln700_42_fu_2906_p1));
    add_ln214_82_fu_2918_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_5_reg_4320) + unsigned(add_ln214_81_fu_2912_p2));
    add_ln214_83_fu_2942_p2 <= std_logic_vector(unsigned(zext_ln214_72_fu_2939_p1) + unsigned(trunc_ln700_43_fu_2936_p1));
    add_ln214_84_fu_2948_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_6_reg_4330) + unsigned(add_ln214_83_fu_2942_p2));
    add_ln214_85_fu_2980_p2 <= std_logic_vector(unsigned(zext_ln214_73_fu_2977_p1) + unsigned(trunc_ln700_44_fu_2974_p1));
    add_ln214_86_fu_2986_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_7_reg_4340) + unsigned(add_ln214_85_fu_2980_p2));
    add_ln214_87_fu_3010_p2 <= std_logic_vector(unsigned(zext_ln214_74_fu_3007_p1) + unsigned(trunc_ln700_45_fu_3004_p1));
    add_ln214_88_fu_3016_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_8_reg_4350) + unsigned(add_ln214_87_fu_3010_p2));
    add_ln214_89_fu_3047_p2 <= std_logic_vector(unsigned(zext_ln214_75_fu_3044_p1) + unsigned(trunc_ln700_46_fu_3041_p1));
    add_ln214_90_fu_3053_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_9_reg_4360) + unsigned(add_ln214_89_fu_3047_p2));
    add_ln214_91_fu_3077_p2 <= std_logic_vector(unsigned(zext_ln214_76_fu_3074_p1) + unsigned(trunc_ln700_47_fu_3071_p1));
    add_ln214_92_fu_3083_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_reg_4370) + unsigned(add_ln214_91_fu_3077_p2));
    add_ln214_93_fu_3114_p2 <= std_logic_vector(unsigned(zext_ln214_77_fu_3111_p1) + unsigned(trunc_ln700_48_fu_3108_p1));
    add_ln214_94_fu_3120_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_10_reg_4380) + unsigned(add_ln214_93_fu_3114_p2));
    add_ln214_95_fu_3144_p2 <= std_logic_vector(unsigned(zext_ln214_78_fu_3141_p1) + unsigned(trunc_ln700_49_fu_3138_p1));
    add_ln214_96_fu_3150_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_11_reg_4390) + unsigned(add_ln214_95_fu_3144_p2));
    add_ln214_97_fu_3181_p2 <= std_logic_vector(unsigned(zext_ln214_79_fu_3178_p1) + unsigned(trunc_ln700_50_fu_3175_p1));
    add_ln214_98_fu_3187_p2 <= std_logic_vector(unsigned(agg_result_V_0_1_i12_12_reg_4400) + unsigned(add_ln214_97_fu_3181_p2));
    add_ln214_99_fu_3211_p2 <= std_logic_vector(unsigned(zext_ln214_80_fu_3208_p1) + unsigned(trunc_ln700_51_fu_3205_p1));
    add_ln214_fu_2515_p2 <= std_logic_vector(unsigned(zext_ln214_60_fu_2512_p1) + unsigned(trunc_ln700_fu_2509_p1));
    add_ln700_31_fu_1244_p2 <= std_logic_vector(unsigned(zext_ln700_1_fu_1240_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_1));
    add_ln700_32_fu_1290_p2 <= std_logic_vector(unsigned(zext_ln700_2_fu_1286_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_1));
    add_ln700_33_fu_1336_p2 <= std_logic_vector(unsigned(zext_ln700_3_fu_1332_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_3_1));
    add_ln700_34_fu_1382_p2 <= std_logic_vector(unsigned(zext_ln700_4_fu_1378_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_4_1));
    add_ln700_35_fu_1428_p2 <= std_logic_vector(unsigned(zext_ln700_5_fu_1424_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_6_1));
    add_ln700_36_fu_1474_p2 <= std_logic_vector(unsigned(zext_ln700_6_fu_1470_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_7_1));
    add_ln700_37_fu_1520_p2 <= std_logic_vector(unsigned(zext_ln700_7_fu_1516_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_8_1));
    add_ln700_38_fu_1566_p2 <= std_logic_vector(unsigned(zext_ln700_8_fu_1562_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_9_1));
    add_ln700_39_fu_1612_p2 <= std_logic_vector(unsigned(zext_ln700_9_fu_1608_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_2));
    add_ln700_40_fu_1658_p2 <= std_logic_vector(unsigned(zext_ln700_10_fu_1654_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_3));
    add_ln700_41_fu_1704_p2 <= std_logic_vector(unsigned(zext_ln700_11_fu_1700_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_4));
    add_ln700_42_fu_1750_p2 <= std_logic_vector(unsigned(zext_ln700_12_fu_1746_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_5));
    add_ln700_43_fu_1796_p2 <= std_logic_vector(unsigned(zext_ln700_13_fu_1792_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_6));
    add_ln700_44_fu_1842_p2 <= std_logic_vector(unsigned(zext_ln700_14_fu_1838_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_7));
    add_ln700_45_fu_1888_p2 <= std_logic_vector(unsigned(zext_ln700_15_fu_1884_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_8));
    add_ln700_46_fu_1934_p2 <= std_logic_vector(unsigned(zext_ln700_16_fu_1930_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_9));
    add_ln700_47_fu_1980_p2 <= std_logic_vector(unsigned(zext_ln700_17_fu_1976_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_10));
    add_ln700_48_fu_2026_p2 <= std_logic_vector(unsigned(zext_ln700_18_fu_2022_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_1_11));
    add_ln700_49_fu_2072_p2 <= std_logic_vector(unsigned(zext_ln700_19_fu_2068_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_2));
    add_ln700_50_fu_2118_p2 <= std_logic_vector(unsigned(zext_ln700_20_fu_2114_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_3));
    add_ln700_51_fu_2164_p2 <= std_logic_vector(unsigned(zext_ln700_21_fu_2160_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_4));
    add_ln700_52_fu_2210_p2 <= std_logic_vector(unsigned(zext_ln700_22_fu_2206_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_5));
    add_ln700_53_fu_2256_p2 <= std_logic_vector(unsigned(zext_ln700_23_fu_2252_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_6));
    add_ln700_54_fu_2302_p2 <= std_logic_vector(unsigned(zext_ln700_24_fu_2298_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_7));
    add_ln700_55_fu_2348_p2 <= std_logic_vector(unsigned(zext_ln700_25_fu_2344_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_8));
    add_ln700_56_fu_2394_p2 <= std_logic_vector(unsigned(zext_ln700_26_fu_2390_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_9));
    add_ln700_57_fu_2440_p2 <= std_logic_vector(unsigned(zext_ln700_27_fu_2436_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_10));
    add_ln700_58_fu_2486_p2 <= std_logic_vector(unsigned(zext_ln700_28_fu_2482_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_2_11));
    add_ln700_fu_1198_p2 <= std_logic_vector(unsigned(zext_ln700_fu_1194_p1) + unsigned(ap_sig_allocacmp_cics_ip_sums_sum_V_0_1));
    agg_result_V_0_1_i11_1_fu_1278_p3 <= (p_Result_2_1_i1_fu_1268_p4 & p_Result_2_i1186_i_fu_1258_p4);
    agg_result_V_0_1_i11_2_fu_1324_p3 <= (p_Result_2_1_i2_fu_1314_p4 & p_Result_2_i1189_i_fu_1304_p4);
    agg_result_V_0_1_i11_3_fu_1370_p3 <= (p_Result_2_1_i3_fu_1360_p4 & p_Result_2_i1192_i_fu_1350_p4);
    agg_result_V_0_1_i11_4_fu_1416_p3 <= (p_Result_2_1_i4_fu_1406_p4 & p_Result_2_i1195_i_fu_1396_p4);
    agg_result_V_0_1_i12_10_fu_1968_p3 <= (p_Result_2_1_i16_fu_1958_p4 & p_Result_2_i1231_i_fu_1948_p4);
    agg_result_V_0_1_i12_11_fu_2014_p3 <= (p_Result_2_1_i17_fu_2004_p4 & p_Result_2_i1234_i_fu_1994_p4);
    agg_result_V_0_1_i12_12_fu_2060_p3 <= (p_Result_2_1_i18_fu_2050_p4 & p_Result_2_i1237_i_fu_2040_p4);
    agg_result_V_0_1_i12_13_fu_2106_p3 <= (p_Result_2_1_i19_fu_2096_p4 & p_Result_2_i1240_i_fu_2086_p4);
    agg_result_V_0_1_i12_14_fu_2152_p3 <= (p_Result_2_1_i20_fu_2142_p4 & p_Result_2_i1243_i_fu_2132_p4);
    agg_result_V_0_1_i12_15_fu_2198_p3 <= (p_Result_2_1_i21_fu_2188_p4 & p_Result_2_i1246_i_fu_2178_p4);
    agg_result_V_0_1_i12_16_fu_2244_p3 <= (p_Result_2_1_i22_fu_2234_p4 & p_Result_2_i1249_i_fu_2224_p4);
    agg_result_V_0_1_i12_17_fu_2290_p3 <= (p_Result_2_1_i23_fu_2280_p4 & p_Result_2_i1252_i_fu_2270_p4);
    agg_result_V_0_1_i12_18_fu_2336_p3 <= (p_Result_2_1_i24_fu_2326_p4 & p_Result_2_i1255_i_fu_2316_p4);
    agg_result_V_0_1_i12_19_fu_2382_p3 <= (p_Result_2_1_i25_fu_2372_p4 & p_Result_2_i1258_i_fu_2362_p4);
    agg_result_V_0_1_i12_1_fu_1508_p3 <= (p_Result_2_1_i6_fu_1498_p4 & p_Result_2_i1201_i_fu_1488_p4);
    agg_result_V_0_1_i12_20_fu_2428_p3 <= (p_Result_2_1_i26_fu_2418_p4 & p_Result_2_i1261_i_fu_2408_p4);
    agg_result_V_0_1_i12_21_fu_2474_p3 <= (p_Result_2_1_i27_fu_2464_p4 & p_Result_2_i1264_i_fu_2454_p4);
    agg_result_V_0_1_i12_2_fu_1554_p3 <= (p_Result_2_1_i7_fu_1544_p4 & p_Result_2_i1204_i_fu_1534_p4);
    agg_result_V_0_1_i12_3_fu_1600_p3 <= (p_Result_2_1_i8_fu_1590_p4 & p_Result_2_i1207_i_fu_1580_p4);
    agg_result_V_0_1_i12_4_fu_1646_p3 <= (p_Result_2_1_i9_fu_1636_p4 & p_Result_2_i1210_i_fu_1626_p4);
    agg_result_V_0_1_i12_5_fu_1692_p3 <= (p_Result_2_1_i10_fu_1682_p4 & p_Result_2_i1213_i_fu_1672_p4);
    agg_result_V_0_1_i12_6_fu_1738_p3 <= (p_Result_2_1_i11_fu_1728_p4 & p_Result_2_i1216_i_fu_1718_p4);
    agg_result_V_0_1_i12_7_fu_1784_p3 <= (p_Result_2_1_i12_fu_1774_p4 & p_Result_2_i1219_i_fu_1764_p4);
    agg_result_V_0_1_i12_8_fu_1830_p3 <= (p_Result_2_1_i13_fu_1820_p4 & p_Result_2_i1222_i_fu_1810_p4);
    agg_result_V_0_1_i12_9_fu_1876_p3 <= (p_Result_2_1_i14_fu_1866_p4 & p_Result_2_i1225_i_fu_1856_p4);
    agg_result_V_0_1_i12_fu_1922_p3 <= (p_Result_2_1_i15_fu_1912_p4 & p_Result_2_i1228_i_fu_1902_p4);
    agg_result_V_0_1_i1_fu_1462_p3 <= (p_Result_2_1_i5_fu_1452_p4 & p_Result_2_i1198_i_fu_1442_p4);
    agg_result_V_0_1_i_fu_1232_p3 <= (p_Result_2_1_i_fu_1222_p4 & p_Result_2_i1183_i_fu_1212_p4);
    agg_result_V_0_1_i_i_fu_1186_p3 <= (trunc_ln647_1_fu_1182_p1 & p_Result_2_i_i_fu_1172_p4);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_432_p3, dataStreamBuffer1_V_full_n, tmp_reg_4018, io_acc_block_signal_op440, ap_predicate_op440_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (dataStreamBuffer0_V_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_reg_4018 = ap_const_lv1_1) and (dataStreamBuffer1_V_full_n = ap_const_logic_0)) or ((io_acc_block_signal_op440 = ap_const_logic_0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_432_p3, dataStreamBuffer1_V_full_n, tmp_reg_4018, io_acc_block_signal_op440, ap_predicate_op440_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (dataStreamBuffer0_V_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_reg_4018 = ap_const_lv1_1) and (dataStreamBuffer1_V_full_n = ap_const_logic_0)) or ((io_acc_block_signal_op440 = ap_const_logic_0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_432_p3, dataStreamBuffer1_V_full_n, tmp_reg_4018, io_acc_block_signal_op440, ap_predicate_op440_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (dataStreamBuffer0_V_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_reg_4018 = ap_const_lv1_1) and (dataStreamBuffer1_V_full_n = ap_const_logic_0)) or ((io_acc_block_signal_op440 = ap_const_logic_0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_432_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (dataStreamBuffer0_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(dataStreamBuffer1_V_full_n, tmp_reg_4018, io_acc_block_signal_op440, ap_predicate_op440_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((tmp_reg_4018 = ap_const_lv1_1) and (dataStreamBuffer1_V_full_n = ap_const_logic_0)) or ((io_acc_block_signal_op440 = ap_const_logic_0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_202_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_202 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_s_reg_556;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, xor_ln887_fu_2530_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4 <= xor_ln887_fu_2530_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_568;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_0_V_fu_2537_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_579)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4 <= tmp_sum_0_V_fu_2537_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_579;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_1_V_fu_2567_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_590)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4 <= tmp_sum_1_V_fu_2567_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_590;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_5_fu_2832_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4 <= icmp_ln887_5_fu_2832_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_13_reg_722;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_10_V_fu_2860_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_733)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4 <= tmp_sum_10_V_fu_2860_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_733;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_11_V_fu_2890_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_744)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4 <= tmp_sum_11_V_fu_2890_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_744;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_6_fu_2899_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4 <= icmp_ln887_6_fu_2899_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_16_reg_755;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_12_V_fu_2927_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_766)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4 <= tmp_sum_12_V_fu_2927_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_766;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_13_V_fu_2957_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_777)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4 <= tmp_sum_13_V_fu_2957_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_777;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp44_reg_4022, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4 <= tmp44_reg_4022(3 downto 3);
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_19_reg_788;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_14_V_fu_2995_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_799)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4 <= tmp_sum_14_V_fu_2995_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_799;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_15_V_fu_3025_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_810)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4 <= tmp_sum_15_V_fu_3025_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_810;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_7_fu_3034_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4 <= icmp_ln887_7_fu_3034_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_22_reg_821;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_16_V_fu_3062_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_832)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4 <= tmp_sum_16_V_fu_3062_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_832;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_17_V_fu_3092_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_843)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4 <= tmp_sum_17_V_fu_3092_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_843;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_8_fu_3101_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4 <= icmp_ln887_8_fu_3101_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_25_reg_854;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_18_V_fu_3129_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_865)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4 <= tmp_sum_18_V_fu_3129_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_865;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_19_V_fu_3159_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_876)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4 <= tmp_sum_19_V_fu_3159_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_876;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_1_fu_2585_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4 <= icmp_ln887_1_fu_2585_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_12_reg_601;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_2_V_fu_2613_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_612)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4 <= tmp_sum_2_V_fu_2613_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_612;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_9_fu_3168_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4 <= icmp_ln887_9_fu_3168_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_14_reg_887;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_20_V_fu_3196_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_898)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4 <= tmp_sum_20_V_fu_3196_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_898;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_21_V_fu_3226_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_909)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4 <= tmp_sum_21_V_fu_3226_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_909;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_10_fu_3235_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4 <= icmp_ln887_10_fu_3235_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_17_reg_920;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_22_V_fu_3263_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_931)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4 <= tmp_sum_22_V_fu_3263_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_931;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_23_V_fu_3293_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_942)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4 <= tmp_sum_23_V_fu_3293_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_942;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_11_fu_3302_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4 <= icmp_ln887_11_fu_3302_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_20_reg_953;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_24_V_fu_3330_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_964)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4 <= tmp_sum_24_V_fu_3330_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_964;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_25_V_fu_3360_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_975)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4 <= tmp_sum_25_V_fu_3360_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_975;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_12_fu_3369_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4 <= icmp_ln887_12_fu_3369_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_23_reg_986;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_26_V_fu_3397_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_997)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4 <= tmp_sum_26_V_fu_3397_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_997;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_27_V_fu_3427_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_1008)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4 <= tmp_sum_27_V_fu_3427_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_1008;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_13_fu_3436_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4 <= icmp_ln887_13_fu_3436_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_26_reg_1019;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_28_V_fu_3464_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_1030)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4 <= tmp_sum_28_V_fu_3464_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_1030;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_29_V_fu_3494_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_1041)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4 <= tmp_sum_29_V_fu_3494_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_1041;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_3_V_fu_2643_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_623)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4 <= tmp_sum_3_V_fu_2643_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_623;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_2_fu_2652_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4 <= icmp_ln887_2_fu_2652_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_2_reg_634;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_4_V_fu_2680_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_645)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4 <= tmp_sum_4_V_fu_2680_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_645;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_3_fu_2698_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4 <= icmp_ln887_3_fu_2698_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_2_reg_656;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_6_V_fu_2726_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_667)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4 <= tmp_sum_6_V_fu_2726_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_667;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_7_V_fu_2756_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_678)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4 <= tmp_sum_7_V_fu_2756_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_678;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, icmp_ln887_4_fu_2765_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4 <= icmp_ln887_4_fu_2765_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_2_reg_689;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_8_V_fu_2793_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_700)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4 <= tmp_sum_8_V_fu_2793_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_700;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032, tmp_sum_9_V_fu_2823_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_711)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4 <= tmp_sum_9_V_fu_2823_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_711;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_cics_firstWord_flag_s_reg_556 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_2_reg_568 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_13_reg_722 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_16_reg_755 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_19_reg_788 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_22_reg_821 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_1_25_reg_854 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_12_reg_601 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_14_reg_887 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_17_reg_920 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_20_reg_953 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_23_reg_986 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_26_reg_1019 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_2_reg_634 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_2_reg_656 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_2_reg_689 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_579 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_12_reg_590 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_14_reg_733 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_15_reg_744 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_17_reg_766 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_18_reg_777 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_20_reg_799 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_21_reg_810 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_23_reg_832 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_24_reg_843 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_26_reg_865 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_27_reg_876 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_13_reg_612 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_15_reg_898 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_16_reg_909 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_18_reg_931 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_19_reg_942 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_21_reg_964 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_22_reg_975 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_24_reg_997 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_25_reg_1008 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_27_reg_1030 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_28_reg_1041 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_623 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_3_reg_645 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_3_reg_667 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_2_reg_678 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_3_reg_700 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_2_reg_711 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op440_write_state2_assign_proc : process(tmp_reg_4018, cics_firstWord_load_reg_4032)
    begin
                ap_predicate_op440_write_state2 <= ((tmp_reg_4018 = ap_const_lv1_1) and (cics_firstWord_load_reg_4032 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_cics_firstWord_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_firstWord, ap_block_pp0_stage0, tmp44_reg_4022, or_ln514_fu_3510_p2)
    begin
        if (((or_ln514_fu_3510_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_firstWord_load <= tmp44_reg_4022(576 downto 576);
        else 
            ap_sig_allocacmp_cics_firstWord_load <= cics_firstWord;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_0_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_0, ap_block_pp0_stage0, select_ln514_fu_3522_p3, or_ln514_1_fu_3516_p2)
    begin
        if (((or_ln514_1_fu_3516_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 <= select_ln514_fu_3522_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_0_1 <= cics_ip_sums_sum_V_0;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_1, ap_block_pp0_stage0, or_ln514_1_fu_3516_p2, select_ln514_1_fu_3530_p3)
    begin
        if (((or_ln514_1_fu_3516_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 <= select_ln514_1_fu_3530_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_1 <= cics_ip_sums_sum_V_1;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_18, ap_block_pp0_stage0, select_ln514_17_fu_3712_p3, or_ln514_10_fu_3706_p2)
    begin
        if (((or_ln514_10_fu_3706_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 <= select_ln514_17_fu_3712_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_10 <= cics_ip_sums_sum_V_18;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_19, ap_block_pp0_stage0, or_ln514_10_fu_3706_p2, select_ln514_18_fu_3720_p3)
    begin
        if (((or_ln514_10_fu_3706_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 <= select_ln514_18_fu_3720_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_11 <= cics_ip_sums_sum_V_19;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_10, ap_block_pp0_stage0, select_ln514_9_fu_3624_p3, or_ln514_6_fu_3618_p2)
    begin
        if (((or_ln514_6_fu_3618_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 <= select_ln514_9_fu_3624_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_2 <= cics_ip_sums_sum_V_10;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_11, ap_block_pp0_stage0, or_ln514_6_fu_3618_p2, select_ln514_10_fu_3632_p3)
    begin
        if (((or_ln514_6_fu_3618_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 <= select_ln514_10_fu_3632_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_3 <= cics_ip_sums_sum_V_11;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_12, ap_block_pp0_stage0, select_ln514_11_fu_3646_p3, or_ln514_7_fu_3640_p2)
    begin
        if (((or_ln514_7_fu_3640_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 <= select_ln514_11_fu_3646_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_4 <= cics_ip_sums_sum_V_12;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_13, ap_block_pp0_stage0, or_ln514_7_fu_3640_p2, select_ln514_12_fu_3654_p3)
    begin
        if (((or_ln514_7_fu_3640_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 <= select_ln514_12_fu_3654_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_5 <= cics_ip_sums_sum_V_13;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_14, ap_block_pp0_stage0, select_ln514_13_fu_3668_p3, or_ln514_8_fu_3662_p2)
    begin
        if (((or_ln514_8_fu_3662_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 <= select_ln514_13_fu_3668_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_6 <= cics_ip_sums_sum_V_14;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_15, ap_block_pp0_stage0, or_ln514_8_fu_3662_p2, select_ln514_14_fu_3676_p3)
    begin
        if (((or_ln514_8_fu_3662_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 <= select_ln514_14_fu_3676_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_7 <= cics_ip_sums_sum_V_15;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_16, ap_block_pp0_stage0, select_ln514_15_fu_3690_p3, or_ln514_9_fu_3684_p2)
    begin
        if (((or_ln514_9_fu_3684_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 <= select_ln514_15_fu_3690_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_8 <= cics_ip_sums_sum_V_16;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_1_9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_17, ap_block_pp0_stage0, or_ln514_9_fu_3684_p2, select_ln514_16_fu_3698_p3)
    begin
        if (((or_ln514_9_fu_3684_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 <= select_ln514_16_fu_3698_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_1_9 <= cics_ip_sums_sum_V_17;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_2, ap_block_pp0_stage0, select_ln514_2_fu_3544_p3, or_ln514_2_fu_3538_p2)
    begin
        if (((or_ln514_2_fu_3538_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 <= select_ln514_2_fu_3544_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_1 <= cics_ip_sums_sum_V_2;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_28, ap_block_pp0_stage0, select_ln514_27_fu_3822_p3, or_ln514_15_fu_3816_p2)
    begin
        if (((or_ln514_15_fu_3816_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 <= select_ln514_27_fu_3822_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_10 <= cics_ip_sums_sum_V_28;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_29, ap_block_pp0_stage0, or_ln514_15_fu_3816_p2, select_ln514_28_fu_3830_p3)
    begin
        if (((or_ln514_15_fu_3816_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 <= select_ln514_28_fu_3830_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_11 <= cics_ip_sums_sum_V_29;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_20, ap_block_pp0_stage0, select_ln514_19_fu_3734_p3, or_ln514_11_fu_3728_p2)
    begin
        if (((or_ln514_11_fu_3728_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 <= select_ln514_19_fu_3734_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_2 <= cics_ip_sums_sum_V_20;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_21, ap_block_pp0_stage0, or_ln514_11_fu_3728_p2, select_ln514_20_fu_3742_p3)
    begin
        if (((or_ln514_11_fu_3728_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 <= select_ln514_20_fu_3742_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_3 <= cics_ip_sums_sum_V_21;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_22, ap_block_pp0_stage0, select_ln514_21_fu_3756_p3, or_ln514_12_fu_3750_p2)
    begin
        if (((or_ln514_12_fu_3750_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 <= select_ln514_21_fu_3756_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_4 <= cics_ip_sums_sum_V_22;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_23, ap_block_pp0_stage0, or_ln514_12_fu_3750_p2, select_ln514_22_fu_3764_p3)
    begin
        if (((or_ln514_12_fu_3750_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 <= select_ln514_22_fu_3764_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_5 <= cics_ip_sums_sum_V_23;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_24, ap_block_pp0_stage0, select_ln514_23_fu_3778_p3, or_ln514_13_fu_3772_p2)
    begin
        if (((or_ln514_13_fu_3772_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 <= select_ln514_23_fu_3778_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_6 <= cics_ip_sums_sum_V_24;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_25, ap_block_pp0_stage0, or_ln514_13_fu_3772_p2, select_ln514_24_fu_3786_p3)
    begin
        if (((or_ln514_13_fu_3772_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 <= select_ln514_24_fu_3786_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_7 <= cics_ip_sums_sum_V_25;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_26, ap_block_pp0_stage0, select_ln514_25_fu_3800_p3, or_ln514_14_fu_3794_p2)
    begin
        if (((or_ln514_14_fu_3794_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 <= select_ln514_25_fu_3800_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_8 <= cics_ip_sums_sum_V_26;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_2_9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_27, ap_block_pp0_stage0, or_ln514_14_fu_3794_p2, select_ln514_26_fu_3808_p3)
    begin
        if (((or_ln514_14_fu_3794_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 <= select_ln514_26_fu_3808_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_2_9 <= cics_ip_sums_sum_V_27;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_3_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_3, ap_block_pp0_stage0, or_ln514_2_fu_3538_p2, select_ln514_3_fu_3552_p3)
    begin
        if (((or_ln514_2_fu_3538_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 <= select_ln514_3_fu_3552_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_3_1 <= cics_ip_sums_sum_V_3;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_4_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_4, ap_block_pp0_stage0, select_ln514_4_fu_3566_p3, or_ln514_3_fu_3560_p2)
    begin
        if (((or_ln514_3_fu_3560_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 <= select_ln514_4_fu_3566_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_4_1 <= cics_ip_sums_sum_V_4;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_6_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_6, ap_block_pp0_stage0, select_ln514_5_fu_3580_p3, or_ln514_4_fu_3574_p2)
    begin
        if (((or_ln514_4_fu_3574_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 <= select_ln514_5_fu_3580_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_6_1 <= cics_ip_sums_sum_V_6;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_7_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_7, ap_block_pp0_stage0, or_ln514_4_fu_3574_p2, select_ln514_6_fu_3588_p3)
    begin
        if (((or_ln514_4_fu_3574_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 <= select_ln514_6_fu_3588_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_7_1 <= cics_ip_sums_sum_V_7;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_8_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_8, ap_block_pp0_stage0, select_ln514_7_fu_3602_p3, or_ln514_5_fu_3596_p2)
    begin
        if (((or_ln514_5_fu_3596_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 <= select_ln514_7_fu_3602_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_8_1 <= cics_ip_sums_sum_V_8;
        end if; 
    end process;


    ap_sig_allocacmp_cics_ip_sums_sum_V_9_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, cics_ip_sums_sum_V_9, ap_block_pp0_stage0, or_ln514_5_fu_3596_p2, select_ln514_8_fu_3610_p3)
    begin
        if (((or_ln514_5_fu_3596_p2 = ap_const_lv1_1) and (tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 <= select_ln514_8_fu_3610_p3;
        else 
            ap_sig_allocacmp_cics_ip_sums_sum_V_9_1 <= cics_ip_sums_sum_V_9;
        end if; 
    end process;

    cics_firstWord_load_load_fu_1052_p1 <= ap_sig_allocacmp_cics_firstWord_load;

    dataStreamBuffer0_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, dataStreamBuffer0_V_empty_n, tmp_nbreadreq_fu_432_p3, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer0_V_blk_n <= dataStreamBuffer0_V_empty_n;
        else 
            dataStreamBuffer0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataStreamBuffer0_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_432_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_nbreadreq_fu_432_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dataStreamBuffer0_V_read <= ap_const_logic_1;
        else 
            dataStreamBuffer0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    dataStreamBuffer1_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dataStreamBuffer1_V_full_n, tmp_reg_4018, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer1_V_blk_n <= dataStreamBuffer1_V_full_n;
        else 
            dataStreamBuffer1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dataStreamBuffer1_V_din <= tmp44_reg_4022;

    dataStreamBuffer1_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_4018, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_reg_4018 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dataStreamBuffer1_V_write <= ap_const_logic_1;
        else 
            dataStreamBuffer1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln887_10_fu_3235_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_B)) else "0";
    icmp_ln887_11_fu_3302_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_C)) else "0";
    icmp_ln887_12_fu_3369_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_D)) else "0";
    icmp_ln887_13_fu_3436_p2 <= "1" when (trunc_ln647_fu_2500_p1 = ap_const_lv4_F) else "0";
    icmp_ln887_1_fu_2585_p2 <= "0" when (tmp_36_fu_2576_p4 = ap_const_lv3_0) else "1";
    icmp_ln887_2_fu_2652_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln887_3_fu_2698_p2 <= "0" when (tmp_40_fu_2689_p4 = ap_const_lv2_0) else "1";
    icmp_ln887_4_fu_2765_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_4)) else "0";
    icmp_ln887_5_fu_2832_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln887_6_fu_2899_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_6)) else "0";
    icmp_ln887_7_fu_3034_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln887_8_fu_3101_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln887_9_fu_3168_p2 <= "1" when (unsigned(trunc_ln647_fu_2500_p1) > unsigned(ap_const_lv4_A)) else "0";
    icmp_ln887_fu_2503_p2 <= "1" when (trunc_ln647_fu_2500_p1 = ap_const_lv4_0) else "0";
    io_acc_block_signal_op440 <= (subSumFifo_V_sum_V_9_full_n and subSumFifo_V_sum_V_8_full_n and subSumFifo_V_sum_V_7_full_n and subSumFifo_V_sum_V_6_full_n and subSumFifo_V_sum_V_5_full_n and subSumFifo_V_sum_V_4_full_n and subSumFifo_V_sum_V_3_full_n and subSumFifo_V_sum_V_31_full_n and subSumFifo_V_sum_V_30_full_n and subSumFifo_V_sum_V_2_full_n and subSumFifo_V_sum_V_29_full_n and subSumFifo_V_sum_V_28_full_n and subSumFifo_V_sum_V_27_full_n and subSumFifo_V_sum_V_26_full_n and subSumFifo_V_sum_V_25_full_n and subSumFifo_V_sum_V_24_full_n and subSumFifo_V_sum_V_23_full_n and subSumFifo_V_sum_V_22_full_n and subSumFifo_V_sum_V_21_full_n and subSumFifo_V_sum_V_20_full_n and subSumFifo_V_sum_V_1_full_n and subSumFifo_V_sum_V_19_full_n and subSumFifo_V_sum_V_18_full_n and subSumFifo_V_sum_V_17_full_n and subSumFifo_V_sum_V_16_full_n and subSumFifo_V_sum_V_15_full_n and subSumFifo_V_sum_V_14_full_n and subSumFifo_V_sum_V_13_full_n and subSumFifo_V_sum_V_12_full_n and subSumFifo_V_sum_V_11_full_n and subSumFifo_V_sum_V_10_full_n and subSumFifo_V_sum_V_0_full_n);
    or_ln514_10_fu_3706_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_1_25_phi_fu_858_p4);
    or_ln514_11_fu_3728_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_2_14_phi_fu_891_p4);
    or_ln514_12_fu_3750_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_2_17_phi_fu_924_p4);
    or_ln514_13_fu_3772_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_2_20_phi_fu_957_p4);
    or_ln514_14_fu_3794_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_2_23_phi_fu_990_p4);
    or_ln514_15_fu_3816_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_2_26_phi_fu_1023_p4);
    or_ln514_1_fu_3516_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_572_p4);
    or_ln514_2_fu_3538_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_2_12_phi_fu_605_p4);
    or_ln514_3_fu_3560_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_4_2_phi_fu_638_p4);
    or_ln514_4_fu_3574_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_6_2_phi_fu_660_p4);
    or_ln514_5_fu_3596_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_8_2_phi_fu_693_p4);
    or_ln514_6_fu_3618_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_1_13_phi_fu_726_p4);
    or_ln514_7_fu_3640_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_1_16_phi_fu_759_p4);
    or_ln514_8_fu_3662_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_1_19_phi_fu_792_p4);
    or_ln514_9_fu_3684_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_ip_sums_sum_V_1_22_phi_fu_825_p4);
    or_ln514_fu_3510_p2 <= (tmp_66_fu_3503_p3 or ap_phi_mux_cics_firstWord_flag_s_phi_fu_560_p4);
    p_Result_2_1_i10_fu_1682_p4 <= dataStreamBuffer0_V_dout(199 downto 192);
    p_Result_2_1_i11_fu_1728_p4 <= dataStreamBuffer0_V_dout(215 downto 208);
    p_Result_2_1_i12_fu_1774_p4 <= dataStreamBuffer0_V_dout(231 downto 224);
    p_Result_2_1_i13_fu_1820_p4 <= dataStreamBuffer0_V_dout(247 downto 240);
    p_Result_2_1_i14_fu_1866_p4 <= dataStreamBuffer0_V_dout(263 downto 256);
    p_Result_2_1_i15_fu_1912_p4 <= dataStreamBuffer0_V_dout(279 downto 272);
    p_Result_2_1_i16_fu_1958_p4 <= dataStreamBuffer0_V_dout(295 downto 288);
    p_Result_2_1_i17_fu_2004_p4 <= dataStreamBuffer0_V_dout(311 downto 304);
    p_Result_2_1_i18_fu_2050_p4 <= dataStreamBuffer0_V_dout(327 downto 320);
    p_Result_2_1_i19_fu_2096_p4 <= dataStreamBuffer0_V_dout(343 downto 336);
    p_Result_2_1_i1_fu_1268_p4 <= dataStreamBuffer0_V_dout(39 downto 32);
    p_Result_2_1_i20_fu_2142_p4 <= dataStreamBuffer0_V_dout(359 downto 352);
    p_Result_2_1_i21_fu_2188_p4 <= dataStreamBuffer0_V_dout(375 downto 368);
    p_Result_2_1_i22_fu_2234_p4 <= dataStreamBuffer0_V_dout(391 downto 384);
    p_Result_2_1_i23_fu_2280_p4 <= dataStreamBuffer0_V_dout(407 downto 400);
    p_Result_2_1_i24_fu_2326_p4 <= dataStreamBuffer0_V_dout(423 downto 416);
    p_Result_2_1_i25_fu_2372_p4 <= dataStreamBuffer0_V_dout(439 downto 432);
    p_Result_2_1_i26_fu_2418_p4 <= dataStreamBuffer0_V_dout(455 downto 448);
    p_Result_2_1_i27_fu_2464_p4 <= dataStreamBuffer0_V_dout(471 downto 464);
    p_Result_2_1_i2_fu_1314_p4 <= dataStreamBuffer0_V_dout(55 downto 48);
    p_Result_2_1_i3_fu_1360_p4 <= dataStreamBuffer0_V_dout(71 downto 64);
    p_Result_2_1_i4_fu_1406_p4 <= dataStreamBuffer0_V_dout(103 downto 96);
    p_Result_2_1_i5_fu_1452_p4 <= dataStreamBuffer0_V_dout(119 downto 112);
    p_Result_2_1_i6_fu_1498_p4 <= dataStreamBuffer0_V_dout(135 downto 128);
    p_Result_2_1_i7_fu_1544_p4 <= dataStreamBuffer0_V_dout(151 downto 144);
    p_Result_2_1_i8_fu_1590_p4 <= dataStreamBuffer0_V_dout(167 downto 160);
    p_Result_2_1_i9_fu_1636_p4 <= dataStreamBuffer0_V_dout(183 downto 176);
    p_Result_2_1_i_fu_1222_p4 <= dataStreamBuffer0_V_dout(23 downto 16);
    p_Result_2_i1183_i_fu_1212_p4 <= dataStreamBuffer0_V_dout(31 downto 24);
    p_Result_2_i1186_i_fu_1258_p4 <= dataStreamBuffer0_V_dout(47 downto 40);
    p_Result_2_i1189_i_fu_1304_p4 <= dataStreamBuffer0_V_dout(63 downto 56);
    p_Result_2_i1192_i_fu_1350_p4 <= dataStreamBuffer0_V_dout(79 downto 72);
    p_Result_2_i1195_i_fu_1396_p4 <= dataStreamBuffer0_V_dout(111 downto 104);
    p_Result_2_i1198_i_fu_1442_p4 <= dataStreamBuffer0_V_dout(127 downto 120);
    p_Result_2_i1201_i_fu_1488_p4 <= dataStreamBuffer0_V_dout(143 downto 136);
    p_Result_2_i1204_i_fu_1534_p4 <= dataStreamBuffer0_V_dout(159 downto 152);
    p_Result_2_i1207_i_fu_1580_p4 <= dataStreamBuffer0_V_dout(175 downto 168);
    p_Result_2_i1210_i_fu_1626_p4 <= dataStreamBuffer0_V_dout(191 downto 184);
    p_Result_2_i1213_i_fu_1672_p4 <= dataStreamBuffer0_V_dout(207 downto 200);
    p_Result_2_i1216_i_fu_1718_p4 <= dataStreamBuffer0_V_dout(223 downto 216);
    p_Result_2_i1219_i_fu_1764_p4 <= dataStreamBuffer0_V_dout(239 downto 232);
    p_Result_2_i1222_i_fu_1810_p4 <= dataStreamBuffer0_V_dout(255 downto 248);
    p_Result_2_i1225_i_fu_1856_p4 <= dataStreamBuffer0_V_dout(271 downto 264);
    p_Result_2_i1228_i_fu_1902_p4 <= dataStreamBuffer0_V_dout(287 downto 280);
    p_Result_2_i1231_i_fu_1948_p4 <= dataStreamBuffer0_V_dout(303 downto 296);
    p_Result_2_i1234_i_fu_1994_p4 <= dataStreamBuffer0_V_dout(319 downto 312);
    p_Result_2_i1237_i_fu_2040_p4 <= dataStreamBuffer0_V_dout(335 downto 328);
    p_Result_2_i1240_i_fu_2086_p4 <= dataStreamBuffer0_V_dout(351 downto 344);
    p_Result_2_i1243_i_fu_2132_p4 <= dataStreamBuffer0_V_dout(367 downto 360);
    p_Result_2_i1246_i_fu_2178_p4 <= dataStreamBuffer0_V_dout(383 downto 376);
    p_Result_2_i1249_i_fu_2224_p4 <= dataStreamBuffer0_V_dout(399 downto 392);
    p_Result_2_i1252_i_fu_2270_p4 <= dataStreamBuffer0_V_dout(415 downto 408);
    p_Result_2_i1255_i_fu_2316_p4 <= dataStreamBuffer0_V_dout(431 downto 424);
    p_Result_2_i1258_i_fu_2362_p4 <= dataStreamBuffer0_V_dout(447 downto 440);
    p_Result_2_i1261_i_fu_2408_p4 <= dataStreamBuffer0_V_dout(463 downto 456);
    p_Result_2_i1264_i_fu_2454_p4 <= dataStreamBuffer0_V_dout(479 downto 472);
    p_Result_2_i_i_fu_1172_p4 <= dataStreamBuffer0_V_dout(15 downto 8);
    select_ln514_10_fu_3632_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_15_phi_fu_748_p4;
    select_ln514_11_fu_3646_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_17_phi_fu_770_p4;
    select_ln514_12_fu_3654_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_18_phi_fu_781_p4;
    select_ln514_13_fu_3668_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_20_phi_fu_803_p4;
    select_ln514_14_fu_3676_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_21_phi_fu_814_p4;
    select_ln514_15_fu_3690_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_23_phi_fu_836_p4;
    select_ln514_16_fu_3698_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_24_phi_fu_847_p4;
    select_ln514_17_fu_3712_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_26_phi_fu_869_p4;
    select_ln514_18_fu_3720_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_27_phi_fu_880_p4;
    select_ln514_19_fu_3734_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_15_phi_fu_902_p4;
    select_ln514_1_fu_3530_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_12_phi_fu_594_p4;
    select_ln514_20_fu_3742_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_16_phi_fu_913_p4;
    select_ln514_21_fu_3756_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_18_phi_fu_935_p4;
    select_ln514_22_fu_3764_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_19_phi_fu_946_p4;
    select_ln514_23_fu_3778_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_21_phi_fu_968_p4;
    select_ln514_24_fu_3786_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_22_phi_fu_979_p4;
    select_ln514_25_fu_3800_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_24_phi_fu_1001_p4;
    select_ln514_26_fu_3808_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_25_phi_fu_1012_p4;
    select_ln514_27_fu_3822_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_27_phi_fu_1034_p4;
    select_ln514_28_fu_3830_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_28_phi_fu_1045_p4;
    select_ln514_2_fu_3544_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_13_phi_fu_616_p4;
    select_ln514_3_fu_3552_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_627_p4;
    select_ln514_4_fu_3566_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_4_3_phi_fu_649_p4;
    select_ln514_5_fu_3580_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_6_3_phi_fu_671_p4;
    select_ln514_6_fu_3588_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_7_2_phi_fu_682_p4;
    select_ln514_7_fu_3602_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_8_3_phi_fu_704_p4;
    select_ln514_8_fu_3610_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_9_2_phi_fu_715_p4;
    select_ln514_9_fu_3624_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_14_phi_fu_737_p4;
    select_ln514_fu_3522_p3 <= 
        ap_const_lv17_0 when (tmp_66_fu_3503_p3(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_583_p4;

    subSumFifo_V_sum_V_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_0_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_0_blk_n <= subSumFifo_V_sum_V_0_full_n;
        else 
            subSumFifo_V_sum_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_0_din <= 
        cics_ip_sums_sum_V_0_1_reg_4036 when (icmp_ln887_fu_2503_p2(0) = '1') else 
        zext_ln214_fu_2526_p1;

    subSumFifo_V_sum_V_0_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_0_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_0_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_10_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_10_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_10_blk_n <= subSumFifo_V_sum_V_10_full_n;
        else 
            subSumFifo_V_sum_V_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_10_din <= 
        zext_ln214_38_fu_2856_p1 when (icmp_ln887_5_fu_2832_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_2_reg_4090;

    subSumFifo_V_sum_V_10_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_10_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_10_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_11_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_11_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_11_blk_n <= subSumFifo_V_sum_V_11_full_n;
        else 
            subSumFifo_V_sum_V_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_11_din <= 
        zext_ln214_39_fu_2886_p1 when (icmp_ln887_5_fu_2832_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_3_reg_4096;

    subSumFifo_V_sum_V_11_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_11_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_11_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_12_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_12_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_12_blk_n <= subSumFifo_V_sum_V_12_full_n;
        else 
            subSumFifo_V_sum_V_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_12_din <= 
        zext_ln214_40_fu_2923_p1 when (icmp_ln887_6_fu_2899_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_4_reg_4102;

    subSumFifo_V_sum_V_12_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_12_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_12_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_13_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_13_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_13_blk_n <= subSumFifo_V_sum_V_13_full_n;
        else 
            subSumFifo_V_sum_V_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_13_din <= 
        zext_ln214_41_fu_2953_p1 when (icmp_ln887_6_fu_2899_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_5_reg_4108;

    subSumFifo_V_sum_V_13_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_13_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_13_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_14_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_14_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_14_blk_n <= subSumFifo_V_sum_V_14_full_n;
        else 
            subSumFifo_V_sum_V_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_14_din <= 
        zext_ln214_42_fu_2991_p1 when (tmp_49_fu_2966_p3(0) = '1') else 
        cics_ip_sums_sum_V_1_6_reg_4114;

    subSumFifo_V_sum_V_14_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_14_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_14_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_15_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_15_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_15_blk_n <= subSumFifo_V_sum_V_15_full_n;
        else 
            subSumFifo_V_sum_V_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_15_din <= 
        zext_ln214_43_fu_3021_p1 when (tmp_49_fu_2966_p3(0) = '1') else 
        cics_ip_sums_sum_V_1_7_reg_4120;

    subSumFifo_V_sum_V_15_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_15_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_15_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_16_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_16_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_16_blk_n <= subSumFifo_V_sum_V_16_full_n;
        else 
            subSumFifo_V_sum_V_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_16_din <= 
        zext_ln214_44_fu_3058_p1 when (icmp_ln887_7_fu_3034_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_8_reg_4126;

    subSumFifo_V_sum_V_16_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_16_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_16_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_17_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_17_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_17_blk_n <= subSumFifo_V_sum_V_17_full_n;
        else 
            subSumFifo_V_sum_V_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_17_din <= 
        zext_ln214_45_fu_3088_p1 when (icmp_ln887_7_fu_3034_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_9_reg_4132;

    subSumFifo_V_sum_V_17_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_17_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_17_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_18_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_18_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_18_blk_n <= subSumFifo_V_sum_V_18_full_n;
        else 
            subSumFifo_V_sum_V_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_18_din <= 
        zext_ln214_46_fu_3125_p1 when (icmp_ln887_8_fu_3101_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_10_reg_4138;

    subSumFifo_V_sum_V_18_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_18_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_18_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_19_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_19_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_19_blk_n <= subSumFifo_V_sum_V_19_full_n;
        else 
            subSumFifo_V_sum_V_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_19_din <= 
        zext_ln214_47_fu_3155_p1 when (icmp_ln887_8_fu_3101_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_11_reg_4144;

    subSumFifo_V_sum_V_19_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_19_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_19_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_1_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_1_blk_n <= subSumFifo_V_sum_V_1_full_n;
        else 
            subSumFifo_V_sum_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_1_din <= 
        cics_ip_sums_sum_V_1_1_reg_4042 when (icmp_ln887_fu_2503_p2(0) = '1') else 
        zext_ln214_30_fu_2563_p1;

    subSumFifo_V_sum_V_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_1_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_20_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_20_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_20_blk_n <= subSumFifo_V_sum_V_20_full_n;
        else 
            subSumFifo_V_sum_V_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_20_din <= 
        zext_ln214_48_fu_3192_p1 when (icmp_ln887_9_fu_3168_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_2_reg_4150;

    subSumFifo_V_sum_V_20_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_20_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_20_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_21_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_21_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_21_blk_n <= subSumFifo_V_sum_V_21_full_n;
        else 
            subSumFifo_V_sum_V_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_21_din <= 
        zext_ln214_49_fu_3222_p1 when (icmp_ln887_9_fu_3168_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_3_reg_4156;

    subSumFifo_V_sum_V_21_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_21_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_21_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_22_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_22_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_22_blk_n <= subSumFifo_V_sum_V_22_full_n;
        else 
            subSumFifo_V_sum_V_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_22_din <= 
        zext_ln214_50_fu_3259_p1 when (icmp_ln887_10_fu_3235_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_4_reg_4162;

    subSumFifo_V_sum_V_22_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_22_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_22_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_23_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_23_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_23_blk_n <= subSumFifo_V_sum_V_23_full_n;
        else 
            subSumFifo_V_sum_V_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_23_din <= 
        zext_ln214_51_fu_3289_p1 when (icmp_ln887_10_fu_3235_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_5_reg_4168;

    subSumFifo_V_sum_V_23_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_23_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_23_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_24_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_24_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_24_blk_n <= subSumFifo_V_sum_V_24_full_n;
        else 
            subSumFifo_V_sum_V_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_24_din <= 
        zext_ln214_52_fu_3326_p1 when (icmp_ln887_11_fu_3302_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_6_reg_4174;

    subSumFifo_V_sum_V_24_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_24_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_24_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_25_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_25_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_25_blk_n <= subSumFifo_V_sum_V_25_full_n;
        else 
            subSumFifo_V_sum_V_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_25_din <= 
        zext_ln214_53_fu_3356_p1 when (icmp_ln887_11_fu_3302_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_7_reg_4180;

    subSumFifo_V_sum_V_25_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_25_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_25_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_26_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_26_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_26_blk_n <= subSumFifo_V_sum_V_26_full_n;
        else 
            subSumFifo_V_sum_V_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_26_din <= 
        zext_ln214_54_fu_3393_p1 when (icmp_ln887_12_fu_3369_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_8_reg_4186;

    subSumFifo_V_sum_V_26_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_26_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_26_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_27_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_27_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_27_blk_n <= subSumFifo_V_sum_V_27_full_n;
        else 
            subSumFifo_V_sum_V_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_27_din <= 
        zext_ln214_55_fu_3423_p1 when (icmp_ln887_12_fu_3369_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_9_reg_4192;

    subSumFifo_V_sum_V_27_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_27_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_27_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_28_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_28_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_28_blk_n <= subSumFifo_V_sum_V_28_full_n;
        else 
            subSumFifo_V_sum_V_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_28_din <= 
        zext_ln214_56_fu_3460_p1 when (icmp_ln887_13_fu_3436_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_10_reg_4198;

    subSumFifo_V_sum_V_28_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_28_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_28_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_29_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_29_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_29_blk_n <= subSumFifo_V_sum_V_29_full_n;
        else 
            subSumFifo_V_sum_V_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_29_din <= 
        zext_ln214_57_fu_3490_p1 when (icmp_ln887_13_fu_3436_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_11_reg_4204;

    subSumFifo_V_sum_V_29_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_29_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_29_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_2_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_2_blk_n <= subSumFifo_V_sum_V_2_full_n;
        else 
            subSumFifo_V_sum_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_2_din <= 
        zext_ln214_31_fu_2609_p1 when (icmp_ln887_1_fu_2585_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_1_reg_4048;

    subSumFifo_V_sum_V_2_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_2_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_30_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_30_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_30_blk_n <= subSumFifo_V_sum_V_30_full_n;
        else 
            subSumFifo_V_sum_V_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_30_din <= ap_const_lv17_0;

    subSumFifo_V_sum_V_30_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_30_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_30_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_31_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_31_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_31_blk_n <= subSumFifo_V_sum_V_31_full_n;
        else 
            subSumFifo_V_sum_V_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_31_din <= ap_const_lv17_0;

    subSumFifo_V_sum_V_31_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_31_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_31_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_3_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_3_blk_n <= subSumFifo_V_sum_V_3_full_n;
        else 
            subSumFifo_V_sum_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_3_din <= 
        zext_ln214_32_fu_2639_p1 when (icmp_ln887_1_fu_2585_p2(0) = '1') else 
        cics_ip_sums_sum_V_3_1_reg_4054;

    subSumFifo_V_sum_V_3_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_3_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_3_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_4_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_4_blk_n <= subSumFifo_V_sum_V_4_full_n;
        else 
            subSumFifo_V_sum_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_4_din <= 
        zext_ln214_33_fu_2676_p1 when (icmp_ln887_2_fu_2652_p2(0) = '1') else 
        cics_ip_sums_sum_V_4_1_reg_4060;

    subSumFifo_V_sum_V_4_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_4_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_4_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_5_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_5_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_5_blk_n <= subSumFifo_V_sum_V_5_full_n;
        else 
            subSumFifo_V_sum_V_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_5_din <= ap_const_lv17_0;

    subSumFifo_V_sum_V_5_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_5_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_5_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_6_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_6_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_6_blk_n <= subSumFifo_V_sum_V_6_full_n;
        else 
            subSumFifo_V_sum_V_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_6_din <= 
        zext_ln214_34_fu_2722_p1 when (icmp_ln887_3_fu_2698_p2(0) = '1') else 
        cics_ip_sums_sum_V_6_1_reg_4066;

    subSumFifo_V_sum_V_6_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_6_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_6_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_7_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_7_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_7_blk_n <= subSumFifo_V_sum_V_7_full_n;
        else 
            subSumFifo_V_sum_V_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_7_din <= 
        zext_ln214_35_fu_2752_p1 when (icmp_ln887_3_fu_2698_p2(0) = '1') else 
        cics_ip_sums_sum_V_7_1_reg_4072;

    subSumFifo_V_sum_V_7_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_7_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_7_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_8_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_8_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_8_blk_n <= subSumFifo_V_sum_V_8_full_n;
        else 
            subSumFifo_V_sum_V_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_8_din <= 
        zext_ln214_36_fu_2789_p1 when (icmp_ln887_4_fu_2765_p2(0) = '1') else 
        cics_ip_sums_sum_V_8_1_reg_4078;

    subSumFifo_V_sum_V_8_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_8_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_8_write <= ap_const_logic_0;
        end if; 
    end process;


    subSumFifo_V_sum_V_9_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, subSumFifo_V_sum_V_9_full_n, ap_predicate_op440_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_9_blk_n <= subSumFifo_V_sum_V_9_full_n;
        else 
            subSumFifo_V_sum_V_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_V_sum_V_9_din <= 
        zext_ln214_37_fu_2819_p1 when (icmp_ln887_4_fu_2765_p2(0) = '1') else 
        cics_ip_sums_sum_V_9_1_reg_4084;

    subSumFifo_V_sum_V_9_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op440_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op440_write_state2 = ap_const_boolean_1))) then 
            subSumFifo_V_sum_V_9_write <= ap_const_logic_1;
        else 
            subSumFifo_V_sum_V_9_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_36_fu_2576_p4 <= tmp44_reg_4022(3 downto 1);
    tmp_40_fu_2689_p4 <= tmp44_reg_4022(3 downto 2);
    tmp_49_fu_2966_p3 <= tmp44_reg_4022(3 downto 3);
    tmp_66_fu_3503_p3 <= tmp44_reg_4022(576 downto 576);
    tmp_nbreadreq_fu_432_p3 <= (0=>(dataStreamBuffer0_V_empty_n), others=>'-');
    tmp_sum_0_V_fu_2537_p3 <= 
        cics_ip_sums_sum_V_0_1_reg_4036 when (icmp_ln887_fu_2503_p2(0) = '1') else 
        zext_ln214_fu_2526_p1;
    tmp_sum_10_V_fu_2860_p3 <= 
        zext_ln214_38_fu_2856_p1 when (icmp_ln887_5_fu_2832_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_2_reg_4090;
    tmp_sum_11_V_fu_2890_p3 <= 
        zext_ln214_39_fu_2886_p1 when (icmp_ln887_5_fu_2832_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_3_reg_4096;
    tmp_sum_12_V_fu_2927_p3 <= 
        zext_ln214_40_fu_2923_p1 when (icmp_ln887_6_fu_2899_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_4_reg_4102;
    tmp_sum_13_V_fu_2957_p3 <= 
        zext_ln214_41_fu_2953_p1 when (icmp_ln887_6_fu_2899_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_5_reg_4108;
    tmp_sum_14_V_fu_2995_p3 <= 
        zext_ln214_42_fu_2991_p1 when (tmp_49_fu_2966_p3(0) = '1') else 
        cics_ip_sums_sum_V_1_6_reg_4114;
    tmp_sum_15_V_fu_3025_p3 <= 
        zext_ln214_43_fu_3021_p1 when (tmp_49_fu_2966_p3(0) = '1') else 
        cics_ip_sums_sum_V_1_7_reg_4120;
    tmp_sum_16_V_fu_3062_p3 <= 
        zext_ln214_44_fu_3058_p1 when (icmp_ln887_7_fu_3034_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_8_reg_4126;
    tmp_sum_17_V_fu_3092_p3 <= 
        zext_ln214_45_fu_3088_p1 when (icmp_ln887_7_fu_3034_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_9_reg_4132;
    tmp_sum_18_V_fu_3129_p3 <= 
        zext_ln214_46_fu_3125_p1 when (icmp_ln887_8_fu_3101_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_10_reg_4138;
    tmp_sum_19_V_fu_3159_p3 <= 
        zext_ln214_47_fu_3155_p1 when (icmp_ln887_8_fu_3101_p2(0) = '1') else 
        cics_ip_sums_sum_V_1_11_reg_4144;
    tmp_sum_1_V_fu_2567_p3 <= 
        cics_ip_sums_sum_V_1_1_reg_4042 when (icmp_ln887_fu_2503_p2(0) = '1') else 
        zext_ln214_30_fu_2563_p1;
    tmp_sum_20_V_fu_3196_p3 <= 
        zext_ln214_48_fu_3192_p1 when (icmp_ln887_9_fu_3168_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_2_reg_4150;
    tmp_sum_21_V_fu_3226_p3 <= 
        zext_ln214_49_fu_3222_p1 when (icmp_ln887_9_fu_3168_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_3_reg_4156;
    tmp_sum_22_V_fu_3263_p3 <= 
        zext_ln214_50_fu_3259_p1 when (icmp_ln887_10_fu_3235_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_4_reg_4162;
    tmp_sum_23_V_fu_3293_p3 <= 
        zext_ln214_51_fu_3289_p1 when (icmp_ln887_10_fu_3235_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_5_reg_4168;
    tmp_sum_24_V_fu_3330_p3 <= 
        zext_ln214_52_fu_3326_p1 when (icmp_ln887_11_fu_3302_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_6_reg_4174;
    tmp_sum_25_V_fu_3360_p3 <= 
        zext_ln214_53_fu_3356_p1 when (icmp_ln887_11_fu_3302_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_7_reg_4180;
    tmp_sum_26_V_fu_3397_p3 <= 
        zext_ln214_54_fu_3393_p1 when (icmp_ln887_12_fu_3369_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_8_reg_4186;
    tmp_sum_27_V_fu_3427_p3 <= 
        zext_ln214_55_fu_3423_p1 when (icmp_ln887_12_fu_3369_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_9_reg_4192;
    tmp_sum_28_V_fu_3464_p3 <= 
        zext_ln214_56_fu_3460_p1 when (icmp_ln887_13_fu_3436_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_10_reg_4198;
    tmp_sum_29_V_fu_3494_p3 <= 
        zext_ln214_57_fu_3490_p1 when (icmp_ln887_13_fu_3436_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_11_reg_4204;
    tmp_sum_2_V_fu_2613_p3 <= 
        zext_ln214_31_fu_2609_p1 when (icmp_ln887_1_fu_2585_p2(0) = '1') else 
        cics_ip_sums_sum_V_2_1_reg_4048;
    tmp_sum_3_V_fu_2643_p3 <= 
        zext_ln214_32_fu_2639_p1 when (icmp_ln887_1_fu_2585_p2(0) = '1') else 
        cics_ip_sums_sum_V_3_1_reg_4054;
    tmp_sum_4_V_fu_2680_p3 <= 
        zext_ln214_33_fu_2676_p1 when (icmp_ln887_2_fu_2652_p2(0) = '1') else 
        cics_ip_sums_sum_V_4_1_reg_4060;
    tmp_sum_6_V_fu_2726_p3 <= 
        zext_ln214_34_fu_2722_p1 when (icmp_ln887_3_fu_2698_p2(0) = '1') else 
        cics_ip_sums_sum_V_6_1_reg_4066;
    tmp_sum_7_V_fu_2756_p3 <= 
        zext_ln214_35_fu_2752_p1 when (icmp_ln887_3_fu_2698_p2(0) = '1') else 
        cics_ip_sums_sum_V_7_1_reg_4072;
    tmp_sum_8_V_fu_2793_p3 <= 
        zext_ln214_36_fu_2789_p1 when (icmp_ln887_4_fu_2765_p2(0) = '1') else 
        cics_ip_sums_sum_V_8_1_reg_4078;
    tmp_sum_9_V_fu_2823_p3 <= 
        zext_ln214_37_fu_2819_p1 when (icmp_ln887_4_fu_2765_p2(0) = '1') else 
        cics_ip_sums_sum_V_9_1_reg_4084;
    trunc_ln647_1_fu_1182_p1 <= dataStreamBuffer0_V_dout(8 - 1 downto 0);
    trunc_ln647_fu_2500_p1 <= tmp44_reg_4022(4 - 1 downto 0);
    trunc_ln700_32_fu_2546_p1 <= cics_ip_sums_sum_V_1_1_reg_4042(16 - 1 downto 0);
    trunc_ln700_33_fu_2592_p1 <= cics_ip_sums_sum_V_2_1_reg_4048(16 - 1 downto 0);
    trunc_ln700_34_fu_2622_p1 <= cics_ip_sums_sum_V_3_1_reg_4054(16 - 1 downto 0);
    trunc_ln700_35_fu_2659_p1 <= cics_ip_sums_sum_V_4_1_reg_4060(16 - 1 downto 0);
    trunc_ln700_36_fu_2705_p1 <= cics_ip_sums_sum_V_6_1_reg_4066(16 - 1 downto 0);
    trunc_ln700_37_fu_2735_p1 <= cics_ip_sums_sum_V_7_1_reg_4072(16 - 1 downto 0);
    trunc_ln700_38_fu_2772_p1 <= cics_ip_sums_sum_V_8_1_reg_4078(16 - 1 downto 0);
    trunc_ln700_39_fu_2802_p1 <= cics_ip_sums_sum_V_9_1_reg_4084(16 - 1 downto 0);
    trunc_ln700_40_fu_2839_p1 <= cics_ip_sums_sum_V_1_2_reg_4090(16 - 1 downto 0);
    trunc_ln700_41_fu_2869_p1 <= cics_ip_sums_sum_V_1_3_reg_4096(16 - 1 downto 0);
    trunc_ln700_42_fu_2906_p1 <= cics_ip_sums_sum_V_1_4_reg_4102(16 - 1 downto 0);
    trunc_ln700_43_fu_2936_p1 <= cics_ip_sums_sum_V_1_5_reg_4108(16 - 1 downto 0);
    trunc_ln700_44_fu_2974_p1 <= cics_ip_sums_sum_V_1_6_reg_4114(16 - 1 downto 0);
    trunc_ln700_45_fu_3004_p1 <= cics_ip_sums_sum_V_1_7_reg_4120(16 - 1 downto 0);
    trunc_ln700_46_fu_3041_p1 <= cics_ip_sums_sum_V_1_8_reg_4126(16 - 1 downto 0);
    trunc_ln700_47_fu_3071_p1 <= cics_ip_sums_sum_V_1_9_reg_4132(16 - 1 downto 0);
    trunc_ln700_48_fu_3108_p1 <= cics_ip_sums_sum_V_1_10_reg_4138(16 - 1 downto 0);
    trunc_ln700_49_fu_3138_p1 <= cics_ip_sums_sum_V_1_11_reg_4144(16 - 1 downto 0);
    trunc_ln700_50_fu_3175_p1 <= cics_ip_sums_sum_V_2_2_reg_4150(16 - 1 downto 0);
    trunc_ln700_51_fu_3205_p1 <= cics_ip_sums_sum_V_2_3_reg_4156(16 - 1 downto 0);
    trunc_ln700_52_fu_3242_p1 <= cics_ip_sums_sum_V_2_4_reg_4162(16 - 1 downto 0);
    trunc_ln700_53_fu_3272_p1 <= cics_ip_sums_sum_V_2_5_reg_4168(16 - 1 downto 0);
    trunc_ln700_54_fu_3309_p1 <= cics_ip_sums_sum_V_2_6_reg_4174(16 - 1 downto 0);
    trunc_ln700_55_fu_3339_p1 <= cics_ip_sums_sum_V_2_7_reg_4180(16 - 1 downto 0);
    trunc_ln700_56_fu_3376_p1 <= cics_ip_sums_sum_V_2_8_reg_4186(16 - 1 downto 0);
    trunc_ln700_57_fu_3406_p1 <= cics_ip_sums_sum_V_2_9_reg_4192(16 - 1 downto 0);
    trunc_ln700_58_fu_3443_p1 <= cics_ip_sums_sum_V_2_10_reg_4198(16 - 1 downto 0);
    trunc_ln700_59_fu_3473_p1 <= cics_ip_sums_sum_V_2_11_reg_4204(16 - 1 downto 0);
    trunc_ln700_fu_2509_p1 <= cics_ip_sums_sum_V_0_1_reg_4036(16 - 1 downto 0);
    xor_ln887_fu_2530_p2 <= (icmp_ln887_fu_2503_p2 xor ap_const_lv1_1);
    zext_ln214_30_fu_2563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_62_fu_2558_p2),17));
    zext_ln214_31_fu_2609_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_64_fu_2604_p2),17));
    zext_ln214_32_fu_2639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_66_fu_2634_p2),17));
    zext_ln214_33_fu_2676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_68_fu_2671_p2),17));
    zext_ln214_34_fu_2722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_70_fu_2717_p2),17));
    zext_ln214_35_fu_2752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_72_fu_2747_p2),17));
    zext_ln214_36_fu_2789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_74_fu_2784_p2),17));
    zext_ln214_37_fu_2819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_76_fu_2814_p2),17));
    zext_ln214_38_fu_2856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_78_fu_2851_p2),17));
    zext_ln214_39_fu_2886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_80_fu_2881_p2),17));
    zext_ln214_40_fu_2923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_82_fu_2918_p2),17));
    zext_ln214_41_fu_2953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_84_fu_2948_p2),17));
    zext_ln214_42_fu_2991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_86_fu_2986_p2),17));
    zext_ln214_43_fu_3021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_88_fu_3016_p2),17));
    zext_ln214_44_fu_3058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_90_fu_3053_p2),17));
    zext_ln214_45_fu_3088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_92_fu_3083_p2),17));
    zext_ln214_46_fu_3125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_94_fu_3120_p2),17));
    zext_ln214_47_fu_3155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_96_fu_3150_p2),17));
    zext_ln214_48_fu_3192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_98_fu_3187_p2),17));
    zext_ln214_49_fu_3222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_100_fu_3217_p2),17));
    zext_ln214_50_fu_3259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_102_fu_3254_p2),17));
    zext_ln214_51_fu_3289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_104_fu_3284_p2),17));
    zext_ln214_52_fu_3326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_106_fu_3321_p2),17));
    zext_ln214_53_fu_3356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_108_fu_3351_p2),17));
    zext_ln214_54_fu_3393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_110_fu_3388_p2),17));
    zext_ln214_55_fu_3423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_112_fu_3418_p2),17));
    zext_ln214_56_fu_3460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_114_fu_3455_p2),17));
    zext_ln214_57_fu_3490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_116_fu_3485_p2),17));
    zext_ln214_60_fu_2512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_reg_4215),16));
    zext_ln214_61_fu_2549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_reg_4225),16));
    zext_ln214_62_fu_2595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_reg_4235),16));
    zext_ln214_63_fu_2625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_reg_4245),16));
    zext_ln214_64_fu_2662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_reg_4255),16));
    zext_ln214_65_fu_2708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_reg_4265),16));
    zext_ln214_66_fu_2738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_reg_4275),16));
    zext_ln214_67_fu_2775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_reg_4285),16));
    zext_ln214_68_fu_2805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_reg_4295),16));
    zext_ln214_69_fu_2842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_reg_4305),16));
    zext_ln214_70_fu_2872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_reg_4315),16));
    zext_ln214_71_fu_2909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_reg_4325),16));
    zext_ln214_72_fu_2939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_48_reg_4335),16));
    zext_ln214_73_fu_2977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_reg_4345),16));
    zext_ln214_74_fu_3007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_reg_4355),16));
    zext_ln214_75_fu_3044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_reg_4365),16));
    zext_ln214_76_fu_3074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_reg_4375),16));
    zext_ln214_77_fu_3111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_reg_4385),16));
    zext_ln214_78_fu_3141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_reg_4395),16));
    zext_ln214_79_fu_3178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_4405),16));
    zext_ln214_80_fu_3208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_reg_4415),16));
    zext_ln214_81_fu_3245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_reg_4425),16));
    zext_ln214_82_fu_3275_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_reg_4435),16));
    zext_ln214_83_fu_3312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_reg_4445),16));
    zext_ln214_84_fu_3342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_reg_4455),16));
    zext_ln214_85_fu_3379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_reg_4465),16));
    zext_ln214_86_fu_3409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_reg_4475),16));
    zext_ln214_87_fu_3446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_reg_4485),16));
    zext_ln214_88_fu_3476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_reg_4495),16));
    zext_ln214_fu_2526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_60_fu_2521_p2),17));
    zext_ln700_10_fu_1654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_4_fu_1646_p3),17));
    zext_ln700_11_fu_1700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_5_fu_1692_p3),17));
    zext_ln700_12_fu_1746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_6_fu_1738_p3),17));
    zext_ln700_13_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_7_fu_1784_p3),17));
    zext_ln700_14_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_8_fu_1830_p3),17));
    zext_ln700_15_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_9_fu_1876_p3),17));
    zext_ln700_16_fu_1930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_fu_1922_p3),17));
    zext_ln700_17_fu_1976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_10_fu_1968_p3),17));
    zext_ln700_18_fu_2022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_11_fu_2014_p3),17));
    zext_ln700_19_fu_2068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_12_fu_2060_p3),17));
    zext_ln700_1_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i_fu_1232_p3),17));
    zext_ln700_20_fu_2114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_13_fu_2106_p3),17));
    zext_ln700_21_fu_2160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_14_fu_2152_p3),17));
    zext_ln700_22_fu_2206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_15_fu_2198_p3),17));
    zext_ln700_23_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_16_fu_2244_p3),17));
    zext_ln700_24_fu_2298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_17_fu_2290_p3),17));
    zext_ln700_25_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_18_fu_2336_p3),17));
    zext_ln700_26_fu_2390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_19_fu_2382_p3),17));
    zext_ln700_27_fu_2436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_20_fu_2428_p3),17));
    zext_ln700_28_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_21_fu_2474_p3),17));
    zext_ln700_2_fu_1286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i11_1_fu_1278_p3),17));
    zext_ln700_3_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i11_2_fu_1324_p3),17));
    zext_ln700_4_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i11_3_fu_1370_p3),17));
    zext_ln700_5_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i11_4_fu_1416_p3),17));
    zext_ln700_6_fu_1470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i1_fu_1462_p3),17));
    zext_ln700_7_fu_1516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_1_fu_1508_p3),17));
    zext_ln700_8_fu_1562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_2_fu_1554_p3),17));
    zext_ln700_9_fu_1608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i12_3_fu_1600_p3),17));
    zext_ln700_fu_1194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(agg_result_V_0_1_i_i_fu_1186_p3),17));
end behav;
