#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar 29 17:04:36 2022
# Process ID: 45924
# Current directory: D:/Project/Lab3/lab3_gcd/solution1/sim/verilog
# Command line: xsim.exe -source {xsim.dir/gcd/xsim_script.tcl}
# Log file: D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/xsim.log
# Journal file: D:/Project/Lab3/lab3_gcd/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/gcd/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
# xsim {gcd} -view {{gcd_dataflow_ana.wcfg}} -tclbatch {gcd.tcl} -protoinst {gcd.protoinst}
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file gcd.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_gcd_top/AESL_inst_gcd//AESL_inst_gcd_activity
Time resolution is 1 ps
open_wave_config gcd_dataflow_ana.wcfg
source gcd.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_gcd_top/AESL_inst_gcd/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a__b__c_group [add_wave_group a__b__c(axi_slave) -into $cinputgroup]
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_BRESP -into $a__b__c_group -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_BREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_BVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_RRESP -into $a__b__c_group -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_RDATA -into $a__b__c_group -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_RREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_RVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_ARREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_ARVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_ARADDR -into $a__b__c_group -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_WSTRB -into $a__b__c_group -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_WDATA -into $a__b__c_group -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_WREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_WVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_AWREADY -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_AWVALID -into $a__b__c_group -color #ffff00 -radix hex
## add_wave /apatb_gcd_top/AESL_inst_gcd/s_axi_AXILiteS_AWADDR -into $a__b__c_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_gcd_top/AESL_inst_gcd/ap_start -into $blocksiggroup
## add_wave /apatb_gcd_top/AESL_inst_gcd/ap_done -into $blocksiggroup
## add_wave /apatb_gcd_top/AESL_inst_gcd/ap_idle -into $blocksiggroup
## add_wave /apatb_gcd_top/AESL_inst_gcd/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_gcd_top/AESL_inst_gcd/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_gcd_top/AESL_inst_gcd/ap_clk -into $clockgroup
## save_wave_config gcd.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "465000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 505 ns : File "D:/Project/Lab3/lab3_gcd/solution1/sim/verilog/gcd.autotb.v" Line 339
