ERROR!  %= operation found in block that is specified to not allow SystemVerilog syntax,   file: gen29.v, line: 5, col: 14
ERROR!  Error in parsing design
