# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 18 2023 14:13:13

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for nco|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (nco|clk:R vs. nco|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED[0]
			6.2.2::Path details for port: LED[1]
			6.2.3::Path details for port: LED[2]
			6.2.4::Path details for port: LED[3]
			6.2.5::Path details for port: fout
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED[0]
			6.5.2::Path details for port: LED[1]
			6.5.3::Path details for port: LED[2]
			6.5.4::Path details for port: LED[3]
			6.5.5::Path details for port: fout
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: nco|clk  | Frequency: 105.50 MHz  | Target: 134.95 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
nco|clk       nco|clk        7410             -2069       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst        clk         -73          nco|clk:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED[0]     clk         11984         nco|clk:R              
LED[1]     clk         11943         nco|clk:R              
LED[2]     clk         10743         nco|clk:R              
LED[3]     clk         10743         nco|clk:R              
fout       clk         11519         nco|clk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst        clk         474         nco|clk:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED[0]     clk         11458                 nco|clk:R              
LED[1]     clk         11407                 nco|clk:R              
LED[2]     clk         10135                 nco|clk:R              
LED[3]     clk         10135                 nco|clk:R              
fout       clk         10931                 nco|clk:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for nco|clk
*************************************
Clock: nco|clk
Frequency: 105.50 MHz | Target: 134.95 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : U1.q_3_LC_2_8_5/ce
Capture Clock    : U1.q_3_LC_2_8_5/clk
Setup Constraint : 7410p
Path slack       : -2069p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             11104

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8683
---------------------------------------   ----- 
End-of-path arrival time (ps)             13173
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout               LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__214/I                              LocalMux                       0              4490  -2069  RISE       1
I__214/O                              LocalMux                     486              4976  -2069  RISE       1
I__217/I                              InMux                          0              4976  -2069  RISE       1
I__217/O                              InMux                        382              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/in1         LogicCell40_SEQ_MODE_0000      0              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/carryout    LogicCell40_SEQ_MODE_0000    382              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryin     LogicCell40_SEQ_MODE_0000      0              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryout    LogicCell40_SEQ_MODE_0000    186              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryin     LogicCell40_SEQ_MODE_0000      0              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryout    LogicCell40_SEQ_MODE_0000    186              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryin     LogicCell40_SEQ_MODE_0000      0              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryout    LogicCell40_SEQ_MODE_0000    186              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryin     LogicCell40_SEQ_MODE_0000      0              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryout    LogicCell40_SEQ_MODE_0000    186              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryin     LogicCell40_SEQ_MODE_0000      0              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryout    LogicCell40_SEQ_MODE_0000    186              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryin     LogicCell40_SEQ_MODE_0000      0              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryout    LogicCell40_SEQ_MODE_0000    186              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryin     LogicCell40_SEQ_MODE_0000      0              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryout    LogicCell40_SEQ_MODE_0000    186              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin         ICE_CARRY_IN_MUX               0              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout        ICE_CARRY_IN_MUX             289              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryin     LogicCell40_SEQ_MODE_0000      0              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryout    LogicCell40_SEQ_MODE_0000    186              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_0000    186              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_0000    186              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_0000    186              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_0000    186              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_0000    186              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_0000    186              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_0000    186              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin         ICE_CARRY_IN_MUX               0              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout        ICE_CARRY_IN_MUX             289              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    186              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_0000    186              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    186              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    186              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    186             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    186             10227  -2069  RISE       1
I__159/I                              InMux                          0             10227  -2069  RISE       1
I__159/O                              InMux                        382             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/in3       LogicCell40_SEQ_MODE_0000      0             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_0000    465             11074  -2069  RISE       5
I__210/I                              Odrv12                         0             11074  -2069  RISE       1
I__210/O                              Odrv12                       724             11798  -2069  RISE       1
I__212/I                              LocalMux                       0             11798  -2069  RISE       1
I__212/O                              LocalMux                     486             12284  -2069  RISE       1
I__213/I                              CEMux                          0             12284  -2069  RISE       1
I__213/O                              CEMux                        889             13173  -2069  RISE       1
U1.q_3_LC_2_8_5/ce                    LogicCell40_SEQ_MODE_1011      0             13173  -2069  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (nco|clk:R vs. nco|clk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : U1.q_3_LC_2_8_5/ce
Capture Clock    : U1.q_3_LC_2_8_5/clk
Setup Constraint : 7410p
Path slack       : -2069p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             11104

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8683
---------------------------------------   ----- 
End-of-path arrival time (ps)             13173
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout               LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__214/I                              LocalMux                       0              4490  -2069  RISE       1
I__214/O                              LocalMux                     486              4976  -2069  RISE       1
I__217/I                              InMux                          0              4976  -2069  RISE       1
I__217/O                              InMux                        382              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/in1         LogicCell40_SEQ_MODE_0000      0              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/carryout    LogicCell40_SEQ_MODE_0000    382              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryin     LogicCell40_SEQ_MODE_0000      0              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryout    LogicCell40_SEQ_MODE_0000    186              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryin     LogicCell40_SEQ_MODE_0000      0              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryout    LogicCell40_SEQ_MODE_0000    186              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryin     LogicCell40_SEQ_MODE_0000      0              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryout    LogicCell40_SEQ_MODE_0000    186              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryin     LogicCell40_SEQ_MODE_0000      0              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryout    LogicCell40_SEQ_MODE_0000    186              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryin     LogicCell40_SEQ_MODE_0000      0              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryout    LogicCell40_SEQ_MODE_0000    186              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryin     LogicCell40_SEQ_MODE_0000      0              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryout    LogicCell40_SEQ_MODE_0000    186              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryin     LogicCell40_SEQ_MODE_0000      0              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryout    LogicCell40_SEQ_MODE_0000    186              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin         ICE_CARRY_IN_MUX               0              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout        ICE_CARRY_IN_MUX             289              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryin     LogicCell40_SEQ_MODE_0000      0              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryout    LogicCell40_SEQ_MODE_0000    186              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_0000    186              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_0000    186              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_0000    186              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_0000    186              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_0000    186              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_0000    186              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_0000    186              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin         ICE_CARRY_IN_MUX               0              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout        ICE_CARRY_IN_MUX             289              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    186              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_0000    186              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    186              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    186              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    186             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    186             10227  -2069  RISE       1
I__159/I                              InMux                          0             10227  -2069  RISE       1
I__159/O                              InMux                        382             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/in3       LogicCell40_SEQ_MODE_0000      0             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_0000    465             11074  -2069  RISE       5
I__210/I                              Odrv12                         0             11074  -2069  RISE       1
I__210/O                              Odrv12                       724             11798  -2069  RISE       1
I__212/I                              LocalMux                       0             11798  -2069  RISE       1
I__212/O                              LocalMux                     486             12284  -2069  RISE       1
I__213/I                              CEMux                          0             12284  -2069  RISE       1
I__213/O                              CEMux                        889             13173  -2069  RISE       1
U1.q_3_LC_2_8_5/ce                    LogicCell40_SEQ_MODE_1011      0             13173  -2069  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst
Clock Port        : clk
Clock Reference   : nco|clk:R
Setup Time        : -73


Data Path Delay                3621
+ Setup Time                      0
- Capture Clock Path Delay    -3694
---------------------------- ------
Setup to Clock                  -73

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
rst                           nco                        0      0                  RISE  1       
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
rst_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__231/I                      Odrv4                      0      1420               RISE  1       
I__231/O                      Odrv4                      517    1936               RISE  1       
I__232/I                      Span4Mux_v                 0      1936               RISE  1       
I__232/O                      Span4Mux_v                 517    2453               RISE  1       
I__233/I                      LocalMux                   0      2453               RISE  1       
I__233/O                      LocalMux                   486    2939               RISE  1       
I__234/I                      SRMux                      0      2939               RISE  1       
I__234/O                      SRMux                      682    3621               RISE  1       
U1.q_3_LC_2_8_5/sr            LogicCell40_SEQ_MODE_1011  0      3621               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 11984


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7494
---------------------------- ------
Clock To Out Delay            11984

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_0_LC_2_8_0/lcout            LogicCell40_SEQ_MODE_1010  796    4490               RISE  2       
I__259/I                         Odrv4                      0      4490               RISE  1       
I__259/O                         Odrv4                      517    5007               RISE  1       
I__261/I                         Span4Mux_s2_h              0      5007               RISE  1       
I__261/O                         Span4Mux_s2_h              300    5306               RISE  1       
I__262/I                         IoSpan4Mux                 0      5306               RISE  1       
I__262/O                         IoSpan4Mux                 424    5730               RISE  1       
I__263/I                         LocalMux                   0      5730               RISE  1       
I__263/O                         LocalMux                   486    6216               RISE  1       
I__264/I                         IoInMux                    0      6216               RISE  1       
I__264/O                         IoInMux                    382    6598               RISE  1       
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6598               RISE  1       
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9896               FALL  1       
LED_obuf_0_iopad/DIN             IO_PAD                     0      9896               FALL  1       
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   11984              FALL  1       
LED[0]                           nco                        0      11984              FALL  1       

6.2.2::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 11943


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7453
---------------------------- ------
Clock To Out Delay            11943

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_1_LC_2_8_1/lcout            LogicCell40_SEQ_MODE_1010  796    4490               RISE  3       
I__250/I                         Odrv4                      0      4490               RISE  1       
I__250/O                         Odrv4                      517    5007               RISE  1       
I__253/I                         IoSpan4Mux                 0      5007               RISE  1       
I__253/O                         IoSpan4Mux                 424    5430               RISE  1       
I__255/I                         Span4Mux_s1_h              0      5430               RISE  1       
I__255/O                         Span4Mux_s1_h              258    5689               RISE  1       
I__256/I                         LocalMux                   0      5689               RISE  1       
I__256/O                         LocalMux                   486    6175               RISE  1       
I__257/I                         IoInMux                    0      6175               RISE  1       
I__257/O                         IoInMux                    382    6557               RISE  1       
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6557               RISE  1       
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9855               FALL  1       
LED_obuf_1_iopad/DIN             IO_PAD                     0      9855               FALL  1       
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   11943              FALL  1       
LED[1]                           nco                        0      11943              FALL  1       

6.2.3::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_2_LC_2_8_2/lcout            LogicCell40_SEQ_MODE_1010  796    4490               RISE  3       
I__245/I                         LocalMux                   0      4490               RISE  1       
I__245/O                         LocalMux                   486    4976               RISE  1       
I__248/I                         IoInMux                    0      4976               RISE  1       
I__248/O                         IoInMux                    382    5358               RISE  1       
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED_obuf_2_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED[2]                           nco                        0      10743              FALL  1       

6.2.4::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 10743


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6253
---------------------------- ------
Clock To Out Delay            10743

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_3_LC_2_8_5/lcout            LogicCell40_SEQ_MODE_1011  796    4490               RISE  4       
I__236/I                         LocalMux                   0      4490               RISE  1       
I__236/O                         LocalMux                   486    4976               RISE  1       
I__240/I                         IoInMux                    0      4976               RISE  1       
I__240/O                         IoInMux                    382    5358               RISE  1       
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5358               RISE  1       
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8655               FALL  1       
LED_obuf_3_iopad/DIN             IO_PAD                     0      8655               FALL  1       
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   10743              FALL  1       
LED[3]                           nco                        0      10743              FALL  1       

6.2.5::Path details for port: fout      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : fout
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 11519


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7029
---------------------------- ------
Clock To Out Delay            11519

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_3_LC_2_8_5/lcout           LogicCell40_SEQ_MODE_1011  796    4490               RISE  4       
I__237/I                        Odrv4                      0      4490               RISE  1       
I__237/O                        Odrv4                      517    5007               RISE  1       
I__241/I                        Span4Mux_s1_h              0      5007               RISE  1       
I__241/O                        Span4Mux_s1_h              258    5265               RISE  1       
I__242/I                        LocalMux                   0      5265               RISE  1       
I__242/O                        LocalMux                   486    5751               RISE  1       
I__243/I                        IoInMux                    0      5751               RISE  1       
I__243/O                        IoInMux                    382    6133               RISE  1       
fout_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6133               RISE  1       
fout_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9431               FALL  1       
fout_obuf_iopad/DIN             IO_PAD                     0      9431               FALL  1       
fout_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   11519              FALL  1       
fout                            nco                        0      11519              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst
Clock Port        : clk
Clock Reference   : nco|clk:R
Hold Time         : 474


Capture Clock Path Delay       3694
+ Hold  Time                      0
- Data Path Delay             -3220
---------------------------- ------
Hold Time                       474

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
rst                           nco                        0      0                  FALL  1       
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
rst_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__231/I                      Odrv4                      0      1142               FALL  1       
I__231/O                      Odrv4                      548    1690               FALL  1       
I__232/I                      Span4Mux_v                 0      1690               FALL  1       
I__232/O                      Span4Mux_v                 548    2238               FALL  1       
I__233/I                      LocalMux                   0      2238               FALL  1       
I__233/O                      LocalMux                   455    2693               FALL  1       
I__234/I                      SRMux                      0      2693               FALL  1       
I__234/O                      SRMux                      527    3220               FALL  1       
U1.q_3_LC_2_8_5/sr            LogicCell40_SEQ_MODE_1011  0      3220               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 11458


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6968
---------------------------- ------
Clock To Out Delay            11458

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_0_LC_2_8_0/lcout            LogicCell40_SEQ_MODE_1010  796    4490               FALL  2       
I__259/I                         Odrv4                      0      4490               FALL  1       
I__259/O                         Odrv4                      548    5038               FALL  1       
I__261/I                         Span4Mux_s2_h              0      5038               FALL  1       
I__261/O                         Span4Mux_s2_h              300    5337               FALL  1       
I__262/I                         IoSpan4Mux                 0      5337               FALL  1       
I__262/O                         IoSpan4Mux                 475    5813               FALL  1       
I__263/I                         LocalMux                   0      5813               FALL  1       
I__263/O                         LocalMux                   455    6268               FALL  1       
I__264/I                         IoInMux                    0      6268               FALL  1       
I__264/O                         IoInMux                    320    6588               FALL  1       
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6588               FALL  1       
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9544               RISE  1       
LED_obuf_0_iopad/DIN             IO_PAD                     0      9544               RISE  1       
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   11458              RISE  1       
LED[0]                           nco                        0      11458              RISE  1       

6.5.2::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 11407


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6917
---------------------------- ------
Clock To Out Delay            11407

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_1_LC_2_8_1/lcout            LogicCell40_SEQ_MODE_1010  796    4490               FALL  3       
I__250/I                         Odrv4                      0      4490               FALL  1       
I__250/O                         Odrv4                      548    5038               FALL  1       
I__253/I                         IoSpan4Mux                 0      5038               FALL  1       
I__253/O                         IoSpan4Mux                 475    5513               FALL  1       
I__255/I                         Span4Mux_s1_h              0      5513               FALL  1       
I__255/O                         Span4Mux_s1_h              248    5761               FALL  1       
I__256/I                         LocalMux                   0      5761               FALL  1       
I__256/O                         LocalMux                   455    6216               FALL  1       
I__257/I                         IoInMux                    0      6216               FALL  1       
I__257/O                         IoInMux                    320    6536               FALL  1       
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6536               FALL  1       
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9493               RISE  1       
LED_obuf_1_iopad/DIN             IO_PAD                     0      9493               RISE  1       
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   11407              RISE  1       
LED[1]                           nco                        0      11407              RISE  1       

6.5.3::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_2_LC_2_8_2/lcout            LogicCell40_SEQ_MODE_1010  796    4490               FALL  3       
I__245/I                         LocalMux                   0      4490               FALL  1       
I__245/O                         LocalMux                   455    4945               FALL  1       
I__248/I                         IoInMux                    0      4945               FALL  1       
I__248/O                         IoInMux                    320    5265               FALL  1       
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED_obuf_2_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED[2]                           nco                        0      10135              RISE  1       

6.5.4::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 10135


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              5645
---------------------------- ------
Clock To Out Delay            10135

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_3_LC_2_8_5/lcout            LogicCell40_SEQ_MODE_1011  796    4490               FALL  4       
I__236/I                         LocalMux                   0      4490               FALL  1       
I__236/O                         LocalMux                   455    4945               FALL  1       
I__240/I                         IoInMux                    0      4945               FALL  1       
I__240/O                         IoInMux                    320    5265               FALL  1       
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5265               FALL  1       
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8221               RISE  1       
LED_obuf_3_iopad/DIN             IO_PAD                     0      8221               RISE  1       
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   10135              RISE  1       
LED[3]                           nco                        0      10135              RISE  1       

6.5.5::Path details for port: fout      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : fout
Clock Port         : clk
Clock Reference    : nco|clk:R
Clock to Out Delay : 10931


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay            10931

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               nco                        0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__194/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__194/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__195/I                                          GlobalMux                  0      3012               RISE  1       
I__195/O                                          GlobalMux                  227    3239               RISE  1       
I__201/I                                          ClkMux                     0      3239               RISE  1       
I__201/O                                          ClkMux                     455    3694               RISE  1       
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011  0      3694               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
U1.q_3_LC_2_8_5/lcout           LogicCell40_SEQ_MODE_1011  796    4490               FALL  4       
I__237/I                        Odrv4                      0      4490               FALL  1       
I__237/O                        Odrv4                      548    5038               FALL  1       
I__241/I                        Span4Mux_s1_h              0      5038               FALL  1       
I__241/O                        Span4Mux_s1_h              248    5286               FALL  1       
I__242/I                        LocalMux                   0      5286               FALL  1       
I__242/O                        LocalMux                   455    5740               FALL  1       
I__243/I                        IoInMux                    0      5740               FALL  1       
I__243/O                        IoInMux                    320    6061               FALL  1       
fout_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6061               FALL  1       
fout_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9017               RISE  1       
fout_obuf_iopad/DIN             IO_PAD                     0      9017               RISE  1       
fout_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   10931              RISE  1       
fout                            nco                        0      10931              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : U1.q_3_LC_2_8_5/ce
Capture Clock    : U1.q_3_LC_2_8_5/clk
Setup Constraint : 7410p
Path slack       : -2069p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             11104

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8683
---------------------------------------   ----- 
End-of-path arrival time (ps)             13173
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout               LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__214/I                              LocalMux                       0              4490  -2069  RISE       1
I__214/O                              LocalMux                     486              4976  -2069  RISE       1
I__217/I                              InMux                          0              4976  -2069  RISE       1
I__217/O                              InMux                        382              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/in1         LogicCell40_SEQ_MODE_0000      0              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/carryout    LogicCell40_SEQ_MODE_0000    382              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryin     LogicCell40_SEQ_MODE_0000      0              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryout    LogicCell40_SEQ_MODE_0000    186              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryin     LogicCell40_SEQ_MODE_0000      0              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryout    LogicCell40_SEQ_MODE_0000    186              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryin     LogicCell40_SEQ_MODE_0000      0              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryout    LogicCell40_SEQ_MODE_0000    186              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryin     LogicCell40_SEQ_MODE_0000      0              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryout    LogicCell40_SEQ_MODE_0000    186              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryin     LogicCell40_SEQ_MODE_0000      0              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryout    LogicCell40_SEQ_MODE_0000    186              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryin     LogicCell40_SEQ_MODE_0000      0              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryout    LogicCell40_SEQ_MODE_0000    186              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryin     LogicCell40_SEQ_MODE_0000      0              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryout    LogicCell40_SEQ_MODE_0000    186              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin         ICE_CARRY_IN_MUX               0              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout        ICE_CARRY_IN_MUX             289              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryin     LogicCell40_SEQ_MODE_0000      0              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryout    LogicCell40_SEQ_MODE_0000    186              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_0000    186              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_0000    186              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_0000    186              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_0000    186              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_0000    186              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_0000    186              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_0000    186              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin         ICE_CARRY_IN_MUX               0              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout        ICE_CARRY_IN_MUX             289              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    186              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_0000    186              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    186              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    186              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    186             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    186             10227  -2069  RISE       1
I__159/I                              InMux                          0             10227  -2069  RISE       1
I__159/O                              InMux                        382             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/in3       LogicCell40_SEQ_MODE_0000      0             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_0000    465             11074  -2069  RISE       5
I__210/I                              Odrv12                         0             11074  -2069  RISE       1
I__210/O                              Odrv12                       724             11798  -2069  RISE       1
I__212/I                              LocalMux                       0             11798  -2069  RISE       1
I__212/O                              LocalMux                     486             12284  -2069  RISE       1
I__213/I                              CEMux                          0             12284  -2069  RISE       1
I__213/O                              CEMux                        889             13173  -2069  RISE       1
U1.q_3_LC_2_8_5/ce                    LogicCell40_SEQ_MODE_1011      0             13173  -2069  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : U1.q_2_LC_2_8_2/ce
Capture Clock    : U1.q_2_LC_2_8_2/clk
Setup Constraint : 7410p
Path slack       : -2069p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             11104

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8683
---------------------------------------   ----- 
End-of-path arrival time (ps)             13173
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout               LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__214/I                              LocalMux                       0              4490  -2069  RISE       1
I__214/O                              LocalMux                     486              4976  -2069  RISE       1
I__217/I                              InMux                          0              4976  -2069  RISE       1
I__217/O                              InMux                        382              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/in1         LogicCell40_SEQ_MODE_0000      0              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/carryout    LogicCell40_SEQ_MODE_0000    382              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryin     LogicCell40_SEQ_MODE_0000      0              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryout    LogicCell40_SEQ_MODE_0000    186              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryin     LogicCell40_SEQ_MODE_0000      0              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryout    LogicCell40_SEQ_MODE_0000    186              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryin     LogicCell40_SEQ_MODE_0000      0              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryout    LogicCell40_SEQ_MODE_0000    186              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryin     LogicCell40_SEQ_MODE_0000      0              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryout    LogicCell40_SEQ_MODE_0000    186              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryin     LogicCell40_SEQ_MODE_0000      0              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryout    LogicCell40_SEQ_MODE_0000    186              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryin     LogicCell40_SEQ_MODE_0000      0              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryout    LogicCell40_SEQ_MODE_0000    186              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryin     LogicCell40_SEQ_MODE_0000      0              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryout    LogicCell40_SEQ_MODE_0000    186              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin         ICE_CARRY_IN_MUX               0              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout        ICE_CARRY_IN_MUX             289              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryin     LogicCell40_SEQ_MODE_0000      0              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryout    LogicCell40_SEQ_MODE_0000    186              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_0000    186              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_0000    186              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_0000    186              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_0000    186              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_0000    186              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_0000    186              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_0000    186              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin         ICE_CARRY_IN_MUX               0              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout        ICE_CARRY_IN_MUX             289              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    186              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_0000    186              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    186              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    186              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    186             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    186             10227  -2069  RISE       1
I__159/I                              InMux                          0             10227  -2069  RISE       1
I__159/O                              InMux                        382             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/in3       LogicCell40_SEQ_MODE_0000      0             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_0000    465             11074  -2069  RISE       5
I__210/I                              Odrv12                         0             11074  -2069  RISE       1
I__210/O                              Odrv12                       724             11798  -2069  RISE       1
I__212/I                              LocalMux                       0             11798  -2069  RISE       1
I__212/O                              LocalMux                     486             12284  -2069  RISE       1
I__213/I                              CEMux                          0             12284  -2069  RISE       1
I__213/O                              CEMux                        889             13173  -2069  RISE       1
U1.q_2_LC_2_8_2/ce                    LogicCell40_SEQ_MODE_1010      0             13173  -2069  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : U1.q_1_LC_2_8_1/ce
Capture Clock    : U1.q_1_LC_2_8_1/clk
Setup Constraint : 7410p
Path slack       : -2069p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             11104

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8683
---------------------------------------   ----- 
End-of-path arrival time (ps)             13173
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout               LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__214/I                              LocalMux                       0              4490  -2069  RISE       1
I__214/O                              LocalMux                     486              4976  -2069  RISE       1
I__217/I                              InMux                          0              4976  -2069  RISE       1
I__217/O                              InMux                        382              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/in1         LogicCell40_SEQ_MODE_0000      0              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/carryout    LogicCell40_SEQ_MODE_0000    382              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryin     LogicCell40_SEQ_MODE_0000      0              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryout    LogicCell40_SEQ_MODE_0000    186              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryin     LogicCell40_SEQ_MODE_0000      0              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryout    LogicCell40_SEQ_MODE_0000    186              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryin     LogicCell40_SEQ_MODE_0000      0              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryout    LogicCell40_SEQ_MODE_0000    186              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryin     LogicCell40_SEQ_MODE_0000      0              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryout    LogicCell40_SEQ_MODE_0000    186              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryin     LogicCell40_SEQ_MODE_0000      0              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryout    LogicCell40_SEQ_MODE_0000    186              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryin     LogicCell40_SEQ_MODE_0000      0              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryout    LogicCell40_SEQ_MODE_0000    186              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryin     LogicCell40_SEQ_MODE_0000      0              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryout    LogicCell40_SEQ_MODE_0000    186              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin         ICE_CARRY_IN_MUX               0              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout        ICE_CARRY_IN_MUX             289              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryin     LogicCell40_SEQ_MODE_0000      0              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryout    LogicCell40_SEQ_MODE_0000    186              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_0000    186              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_0000    186              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_0000    186              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_0000    186              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_0000    186              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_0000    186              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_0000    186              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin         ICE_CARRY_IN_MUX               0              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout        ICE_CARRY_IN_MUX             289              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    186              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_0000    186              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    186              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    186              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    186             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    186             10227  -2069  RISE       1
I__159/I                              InMux                          0             10227  -2069  RISE       1
I__159/O                              InMux                        382             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/in3       LogicCell40_SEQ_MODE_0000      0             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_0000    465             11074  -2069  RISE       5
I__210/I                              Odrv12                         0             11074  -2069  RISE       1
I__210/O                              Odrv12                       724             11798  -2069  RISE       1
I__212/I                              LocalMux                       0             11798  -2069  RISE       1
I__212/O                              LocalMux                     486             12284  -2069  RISE       1
I__213/I                              CEMux                          0             12284  -2069  RISE       1
I__213/O                              CEMux                        889             13173  -2069  RISE       1
U1.q_1_LC_2_8_1/ce                    LogicCell40_SEQ_MODE_1010      0             13173  -2069  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : U1.q_0_LC_2_8_0/ce
Capture Clock    : U1.q_0_LC_2_8_0/clk
Setup Constraint : 7410p
Path slack       : -2069p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             11104

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          8683
---------------------------------------   ----- 
End-of-path arrival time (ps)             13173
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout               LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__214/I                              LocalMux                       0              4490  -2069  RISE       1
I__214/O                              LocalMux                     486              4976  -2069  RISE       1
I__217/I                              InMux                          0              4976  -2069  RISE       1
I__217/O                              InMux                        382              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/in1         LogicCell40_SEQ_MODE_0000      0              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/carryout    LogicCell40_SEQ_MODE_0000    382              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryin     LogicCell40_SEQ_MODE_0000      0              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryout    LogicCell40_SEQ_MODE_0000    186              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryin     LogicCell40_SEQ_MODE_0000      0              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryout    LogicCell40_SEQ_MODE_0000    186              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryin     LogicCell40_SEQ_MODE_0000      0              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryout    LogicCell40_SEQ_MODE_0000    186              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryin     LogicCell40_SEQ_MODE_0000      0              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryout    LogicCell40_SEQ_MODE_0000    186              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryin     LogicCell40_SEQ_MODE_0000      0              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryout    LogicCell40_SEQ_MODE_0000    186              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryin     LogicCell40_SEQ_MODE_0000      0              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryout    LogicCell40_SEQ_MODE_0000    186              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryin     LogicCell40_SEQ_MODE_0000      0              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryout    LogicCell40_SEQ_MODE_0000    186              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin         ICE_CARRY_IN_MUX               0              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout        ICE_CARRY_IN_MUX             289              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryin     LogicCell40_SEQ_MODE_0000      0              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryout    LogicCell40_SEQ_MODE_0000    186              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_0000    186              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_0000    186              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_0000    186              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_0000    186              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_0000    186              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_0000    186              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_0000    186              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin         ICE_CARRY_IN_MUX               0              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout        ICE_CARRY_IN_MUX             289              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    186              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_0000    186              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    186              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    186              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    186             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    186             10227  -2069  RISE       1
I__159/I                              InMux                          0             10227  -2069  RISE       1
I__159/O                              InMux                        382             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/in3       LogicCell40_SEQ_MODE_0000      0             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_0000    465             11074  -2069  RISE       5
I__210/I                              Odrv12                         0             11074  -2069  RISE       1
I__210/O                              Odrv12                       724             11798  -2069  RISE       1
I__212/I                              LocalMux                       0             11798  -2069  RISE       1
I__212/O                              LocalMux                     486             12284  -2069  RISE       1
I__213/I                              CEMux                          0             12284  -2069  RISE       1
I__213/O                              CEMux                        889             13173  -2069  RISE       1
U1.q_0_LC_2_8_0/ce                    LogicCell40_SEQ_MODE_1010      0             13173  -2069  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : stevec_23_LC_3_6_2/in3
Capture Clock    : stevec_23_LC_3_6_2/clk
Setup Constraint : 7410p
Path slack       : -1242p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7453
---------------------------------------   ----- 
End-of-path arrival time (ps)             11943
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout               LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__214/I                              LocalMux                       0              4490  -2069  RISE       1
I__214/O                              LocalMux                     486              4976  -2069  RISE       1
I__217/I                              InMux                          0              4976  -2069  RISE       1
I__217/O                              InMux                        382              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/in1         LogicCell40_SEQ_MODE_0000      0              5358  -2069  RISE       1
stevec_RNI5UK5_1_LC_2_5_0/carryout    LogicCell40_SEQ_MODE_0000    382              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryin     LogicCell40_SEQ_MODE_0000      0              5740  -2069  RISE       1
stevec_RNIPEF8_2_LC_2_5_1/carryout    LogicCell40_SEQ_MODE_0000    186              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryin     LogicCell40_SEQ_MODE_0000      0              5927  -2069  RISE       1
stevec_RNIE0AB_3_LC_2_5_2/carryout    LogicCell40_SEQ_MODE_0000    186              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryin     LogicCell40_SEQ_MODE_0000      0              6113  -2069  RISE       1
stevec_RNI4J4E_4_LC_2_5_3/carryout    LogicCell40_SEQ_MODE_0000    186              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryin     LogicCell40_SEQ_MODE_0000      0              6299  -2069  RISE       1
stevec_RNIR6VG_5_LC_2_5_4/carryout    LogicCell40_SEQ_MODE_0000    186              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryin     LogicCell40_SEQ_MODE_0000      0              6485  -2069  RISE       1
stevec_RNIJRPJ_6_LC_2_5_5/carryout    LogicCell40_SEQ_MODE_0000    186              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryin     LogicCell40_SEQ_MODE_0000      0              6671  -2069  RISE       1
stevec_RNICHKM_7_LC_2_5_6/carryout    LogicCell40_SEQ_MODE_0000    186              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryin     LogicCell40_SEQ_MODE_0000      0              6857  -2069  RISE       1
stevec_RNI68FP_8_LC_2_5_7/carryout    LogicCell40_SEQ_MODE_0000    186              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin         ICE_CARRY_IN_MUX               0              7043  -2069  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout        ICE_CARRY_IN_MUX             289              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryin     LogicCell40_SEQ_MODE_0000      0              7332  -2069  RISE       1
stevec_RNI10AS_9_LC_2_6_0/carryout    LogicCell40_SEQ_MODE_0000    186              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              7518  -2069  RISE       1
stevec_RNI4NI91_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_0000    186              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              7704  -2069  RISE       1
stevec_RNI8FRM1_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_0000    186              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryin   LogicCell40_SEQ_MODE_0000      0              7891  -2069  RISE       1
stevec_RNID8442_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_0000    186              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryin   LogicCell40_SEQ_MODE_0000      0              8077  -2069  RISE       1
stevec_RNIJ2DH2_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_0000    186              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryin   LogicCell40_SEQ_MODE_0000      0              8263  -2069  RISE       1
stevec_RNIQTLU2_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_0000    186              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              8449  -2069  RISE       1
stevec_RNI2QUB3_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_0000    186              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              8635  -2069  RISE       1
stevec_RNIBN7P3_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_0000    186              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin         ICE_CARRY_IN_MUX               0              8821  -2069  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout        ICE_CARRY_IN_MUX             289              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              9110  -2069  RISE       1
stevec_RNILLG64_17_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    186              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              9296  -2069  RISE       1
stevec_RNI0LPJ4_18_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_0000    186              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              9482  -2069  RISE       1
stevec_RNICL215_19_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    186              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              9669  -2069  RISE       1
stevec_RNIGECE5_20_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    186              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              9855  -2069  RISE       1
stevec_RNIL8MR5_21_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    186             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0             10041  -2069  RISE       1
stevec_RNIR3096_22_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    186             10227  -2069  RISE       1
I__159/I                              InMux                          0             10227  -2069  RISE       1
I__159/O                              InMux                        382             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/in3       LogicCell40_SEQ_MODE_0000      0             10609  -2069  RISE       1
stevec_RNI20AM6_23_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_0000    465             11074  -2069  RISE       5
I__209/I                              LocalMux                       0             11074  -1242  RISE       1
I__209/O                              LocalMux                     486             11560  -1242  RISE       1
I__211/I                              InMux                          0             11560  -1242  RISE       1
I__211/O                              InMux                        382             11943  -1242  RISE       1
stevec_23_LC_3_6_2/in3                LogicCell40_SEQ_MODE_1000      0             11943  -1242  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_22_LC_1_7_5/in3
Capture Clock    : stevec_22_LC_1_7_5/clk
Setup Constraint : 7410p
Path slack       : -239p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6450
---------------------------------------   ----- 
End-of-path arrival time (ps)             10940
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
stevec_14_LC_1_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   -239  RISE       1
stevec_14_LC_1_6_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   -239  RISE       2
stevec_15_LC_1_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   -239  RISE       1
stevec_15_LC_1_6_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   -239  RISE       2
stevec_16_LC_1_6_7/carryin          LogicCell40_SEQ_MODE_1000      0              9152   -239  RISE       1
stevec_16_LC_1_6_7/carryout         LogicCell40_SEQ_MODE_1000    186              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin       ICE_CARRY_IN_MUX               0              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout      ICE_CARRY_IN_MUX             289              9627   -239  RISE       2
stevec_17_LC_1_7_0/carryin          LogicCell40_SEQ_MODE_1000      0              9627   -239  RISE       1
stevec_17_LC_1_7_0/carryout         LogicCell40_SEQ_MODE_1000    186              9813   -239  RISE       2
stevec_18_LC_1_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              9813   -239  RISE       1
stevec_18_LC_1_7_1/carryout         LogicCell40_SEQ_MODE_1000    186              9999   -239  RISE       2
stevec_19_LC_1_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              9999   -239  RISE       1
stevec_19_LC_1_7_2/carryout         LogicCell40_SEQ_MODE_1000    186             10185   -239  RISE       2
stevec_20_LC_1_7_3/carryin          LogicCell40_SEQ_MODE_1000      0             10185   -239  RISE       1
stevec_20_LC_1_7_3/carryout         LogicCell40_SEQ_MODE_1000    186             10371   -239  RISE       2
stevec_21_LC_1_7_4/carryin          LogicCell40_SEQ_MODE_1000      0             10371   -239  RISE       1
stevec_21_LC_1_7_4/carryout         LogicCell40_SEQ_MODE_1000    186             10557   -239  RISE       1
I__112/I                            InMux                          0             10557   -239  RISE       1
I__112/O                            InMux                        382             10940   -239  RISE       1
stevec_22_LC_1_7_5/in3              LogicCell40_SEQ_MODE_1000      0             10940   -239  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_22_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_21_LC_1_7_4/in3
Capture Clock    : stevec_21_LC_1_7_4/clk
Setup Constraint : 7410p
Path slack       : -53p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6264
---------------------------------------   ----- 
End-of-path arrival time (ps)             10754
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
stevec_14_LC_1_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   -239  RISE       1
stevec_14_LC_1_6_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   -239  RISE       2
stevec_15_LC_1_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   -239  RISE       1
stevec_15_LC_1_6_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   -239  RISE       2
stevec_16_LC_1_6_7/carryin          LogicCell40_SEQ_MODE_1000      0              9152   -239  RISE       1
stevec_16_LC_1_6_7/carryout         LogicCell40_SEQ_MODE_1000    186              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin       ICE_CARRY_IN_MUX               0              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout      ICE_CARRY_IN_MUX             289              9627   -239  RISE       2
stevec_17_LC_1_7_0/carryin          LogicCell40_SEQ_MODE_1000      0              9627   -239  RISE       1
stevec_17_LC_1_7_0/carryout         LogicCell40_SEQ_MODE_1000    186              9813   -239  RISE       2
stevec_18_LC_1_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              9813   -239  RISE       1
stevec_18_LC_1_7_1/carryout         LogicCell40_SEQ_MODE_1000    186              9999   -239  RISE       2
stevec_19_LC_1_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              9999   -239  RISE       1
stevec_19_LC_1_7_2/carryout         LogicCell40_SEQ_MODE_1000    186             10185   -239  RISE       2
stevec_20_LC_1_7_3/carryin          LogicCell40_SEQ_MODE_1000      0             10185   -239  RISE       1
stevec_20_LC_1_7_3/carryout         LogicCell40_SEQ_MODE_1000    186             10371   -239  RISE       2
I__113/I                            InMux                          0             10371    -53  RISE       1
I__113/O                            InMux                        382             10754    -53  RISE       1
stevec_21_LC_1_7_4/in3              LogicCell40_SEQ_MODE_1000      0             10754    -53  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_21_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_20_LC_1_7_3/in3
Capture Clock    : stevec_20_LC_1_7_3/clk
Setup Constraint : 7410p
Path slack       : 133p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6078
---------------------------------------   ----- 
End-of-path arrival time (ps)             10568
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
stevec_14_LC_1_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   -239  RISE       1
stevec_14_LC_1_6_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   -239  RISE       2
stevec_15_LC_1_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   -239  RISE       1
stevec_15_LC_1_6_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   -239  RISE       2
stevec_16_LC_1_6_7/carryin          LogicCell40_SEQ_MODE_1000      0              9152   -239  RISE       1
stevec_16_LC_1_6_7/carryout         LogicCell40_SEQ_MODE_1000    186              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin       ICE_CARRY_IN_MUX               0              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout      ICE_CARRY_IN_MUX             289              9627   -239  RISE       2
stevec_17_LC_1_7_0/carryin          LogicCell40_SEQ_MODE_1000      0              9627   -239  RISE       1
stevec_17_LC_1_7_0/carryout         LogicCell40_SEQ_MODE_1000    186              9813   -239  RISE       2
stevec_18_LC_1_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              9813   -239  RISE       1
stevec_18_LC_1_7_1/carryout         LogicCell40_SEQ_MODE_1000    186              9999   -239  RISE       2
stevec_19_LC_1_7_2/carryin          LogicCell40_SEQ_MODE_1000      0              9999   -239  RISE       1
stevec_19_LC_1_7_2/carryout         LogicCell40_SEQ_MODE_1000    186             10185   -239  RISE       2
I__77/I                             InMux                          0             10185    133  RISE       1
I__77/O                             InMux                        382             10568    133  RISE       1
stevec_20_LC_1_7_3/in3              LogicCell40_SEQ_MODE_1000      0             10568    133  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_20_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_19_LC_1_7_2/in3
Capture Clock    : stevec_19_LC_1_7_2/clk
Setup Constraint : 7410p
Path slack       : 319p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5892
---------------------------------------   ----- 
End-of-path arrival time (ps)             10382
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
stevec_14_LC_1_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   -239  RISE       1
stevec_14_LC_1_6_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   -239  RISE       2
stevec_15_LC_1_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   -239  RISE       1
stevec_15_LC_1_6_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   -239  RISE       2
stevec_16_LC_1_6_7/carryin          LogicCell40_SEQ_MODE_1000      0              9152   -239  RISE       1
stevec_16_LC_1_6_7/carryout         LogicCell40_SEQ_MODE_1000    186              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin       ICE_CARRY_IN_MUX               0              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout      ICE_CARRY_IN_MUX             289              9627   -239  RISE       2
stevec_17_LC_1_7_0/carryin          LogicCell40_SEQ_MODE_1000      0              9627   -239  RISE       1
stevec_17_LC_1_7_0/carryout         LogicCell40_SEQ_MODE_1000    186              9813   -239  RISE       2
stevec_18_LC_1_7_1/carryin          LogicCell40_SEQ_MODE_1000      0              9813   -239  RISE       1
stevec_18_LC_1_7_1/carryout         LogicCell40_SEQ_MODE_1000    186              9999   -239  RISE       2
I__78/I                             InMux                          0              9999    319  RISE       1
I__78/O                             InMux                        382             10382    319  RISE       1
stevec_19_LC_1_7_2/in3              LogicCell40_SEQ_MODE_1000      0             10382    319  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_19_LC_1_7_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_18_LC_1_7_1/in3
Capture Clock    : stevec_18_LC_1_7_1/clk
Setup Constraint : 7410p
Path slack       : 505p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5706
---------------------------------------   ----- 
End-of-path arrival time (ps)             10196
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
stevec_14_LC_1_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   -239  RISE       1
stevec_14_LC_1_6_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   -239  RISE       2
stevec_15_LC_1_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   -239  RISE       1
stevec_15_LC_1_6_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   -239  RISE       2
stevec_16_LC_1_6_7/carryin          LogicCell40_SEQ_MODE_1000      0              9152   -239  RISE       1
stevec_16_LC_1_6_7/carryout         LogicCell40_SEQ_MODE_1000    186              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin       ICE_CARRY_IN_MUX               0              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout      ICE_CARRY_IN_MUX             289              9627   -239  RISE       2
stevec_17_LC_1_7_0/carryin          LogicCell40_SEQ_MODE_1000      0              9627   -239  RISE       1
stevec_17_LC_1_7_0/carryout         LogicCell40_SEQ_MODE_1000    186              9813   -239  RISE       2
I__79/I                             InMux                          0              9813    505  RISE       1
I__79/O                             InMux                        382             10196    505  RISE       1
stevec_18_LC_1_7_1/in3              LogicCell40_SEQ_MODE_1000      0             10196    505  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_18_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_17_LC_1_7_0/in3
Capture Clock    : stevec_17_LC_1_7_0/clk
Setup Constraint : 7410p
Path slack       : 691p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5520
---------------------------------------   ----- 
End-of-path arrival time (ps)             10010
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
stevec_14_LC_1_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   -239  RISE       1
stevec_14_LC_1_6_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   -239  RISE       2
stevec_15_LC_1_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   -239  RISE       1
stevec_15_LC_1_6_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   -239  RISE       2
stevec_16_LC_1_6_7/carryin          LogicCell40_SEQ_MODE_1000      0              9152   -239  RISE       1
stevec_16_LC_1_6_7/carryout         LogicCell40_SEQ_MODE_1000    186              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitin       ICE_CARRY_IN_MUX               0              9338   -239  RISE       1
IN_MUX_bfv_1_7_0_/carryinitout      ICE_CARRY_IN_MUX             289              9627   -239  RISE       2
I__80/I                             InMux                          0              9627    691  RISE       1
I__80/O                             InMux                        382             10010    691  RISE       1
stevec_17_LC_1_7_0/in3              LogicCell40_SEQ_MODE_1000      0             10010    691  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_17_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_16_LC_1_6_7/in3
Capture Clock    : stevec_16_LC_1_6_7/clk
Setup Constraint : 7410p
Path slack       : 1167p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         5044
---------------------------------------   ---- 
End-of-path arrival time (ps)             9534
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
stevec_14_LC_1_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   -239  RISE       1
stevec_14_LC_1_6_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   -239  RISE       2
stevec_15_LC_1_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   -239  RISE       1
stevec_15_LC_1_6_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   -239  RISE       2
I__81/I                             InMux                          0              9152   1166  RISE       1
I__81/O                             InMux                        382              9534   1166  RISE       1
stevec_16_LC_1_6_7/in3              LogicCell40_SEQ_MODE_1000      0              9534   1166  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_16_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_15_LC_1_6_6/in3
Capture Clock    : stevec_15_LC_1_6_6/clk
Setup Constraint : 7410p
Path slack       : 1353p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4858
---------------------------------------   ---- 
End-of-path arrival time (ps)             9348
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
stevec_14_LC_1_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   -239  RISE       1
stevec_14_LC_1_6_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   -239  RISE       2
I__82/I                             InMux                          0              8966   1353  RISE       1
I__82/O                             InMux                        382              9348   1353  RISE       1
stevec_15_LC_1_6_6/in3              LogicCell40_SEQ_MODE_1000      0              9348   1353  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_15_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_14_LC_1_6_5/in3
Capture Clock    : stevec_14_LC_1_6_5/clk
Setup Constraint : 7410p
Path slack       : 1539p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4672
---------------------------------------   ---- 
End-of-path arrival time (ps)             9162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
stevec_13_LC_1_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   -239  RISE       1
stevec_13_LC_1_6_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   -239  RISE       2
I__83/I                             InMux                          0              8780   1539  RISE       1
I__83/O                             InMux                        382              9162   1539  RISE       1
stevec_14_LC_1_6_5/in3              LogicCell40_SEQ_MODE_1000      0              9162   1539  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_14_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_13_LC_1_6_4/in3
Capture Clock    : stevec_13_LC_1_6_4/clk
Setup Constraint : 7410p
Path slack       : 1725p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4486
---------------------------------------   ---- 
End-of-path arrival time (ps)             8976
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
stevec_12_LC_1_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   -239  RISE       1
stevec_12_LC_1_6_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   -239  RISE       2
I__84/I                             InMux                          0              8593   1725  RISE       1
I__84/O                             InMux                        382              8976   1725  RISE       1
stevec_13_LC_1_6_4/in3              LogicCell40_SEQ_MODE_1000      0              8976   1725  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_13_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_12_LC_1_6_3/in3
Capture Clock    : stevec_12_LC_1_6_3/clk
Setup Constraint : 7410p
Path slack       : 1911p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4300
---------------------------------------   ---- 
End-of-path arrival time (ps)             8790
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
stevec_11_LC_1_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   -239  RISE       1
stevec_11_LC_1_6_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   -239  RISE       2
I__85/I                             InMux                          0              8407   1911  RISE       1
I__85/O                             InMux                        382              8790   1911  RISE       1
stevec_12_LC_1_6_3/in3              LogicCell40_SEQ_MODE_1000      0              8790   1911  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_12_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_11_LC_1_6_2/in3
Capture Clock    : stevec_11_LC_1_6_2/clk
Setup Constraint : 7410p
Path slack       : 2097p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         4114
---------------------------------------   ---- 
End-of-path arrival time (ps)             8604
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
stevec_10_LC_1_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   -239  RISE       1
stevec_10_LC_1_6_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   -239  RISE       2
I__86/I                             InMux                          0              8221   2097  RISE       1
I__86/O                             InMux                        382              8604   2097  RISE       1
stevec_11_LC_1_6_2/in3              LogicCell40_SEQ_MODE_1000      0              8604   2097  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_11_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_10_LC_1_6_1/in3
Capture Clock    : stevec_10_LC_1_6_1/clk
Setup Constraint : 7410p
Path slack       : 2283p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3928
---------------------------------------   ---- 
End-of-path arrival time (ps)             8418
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
stevec_9_LC_1_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   -239  RISE       1
stevec_9_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   -239  RISE       2
I__68/I                             InMux                          0              8035   2283  RISE       1
I__68/O                             InMux                        382              8418   2283  RISE       1
stevec_10_LC_1_6_1/in3              LogicCell40_SEQ_MODE_1000      0              8418   2283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_10_LC_1_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_9_LC_1_6_0/in3
Capture Clock    : stevec_9_LC_1_6_0/clk
Setup Constraint : 7410p
Path slack       : 2469p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             8232
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
stevec_8_LC_1_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   -239  RISE       1
stevec_8_LC_1_5_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitin       ICE_CARRY_IN_MUX               0              7560   -239  RISE       1
IN_MUX_bfv_1_6_0_/carryinitout      ICE_CARRY_IN_MUX             289              7849   -239  RISE       2
I__69/I                             InMux                          0              7849   2469  RISE       1
I__69/O                             InMux                        382              8232   2469  RISE       1
stevec_9_LC_1_6_0/in3               LogicCell40_SEQ_MODE_1000      0              8232   2469  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_9_LC_1_6_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_8_LC_1_5_7/in3
Capture Clock    : stevec_8_LC_1_5_7/clk
Setup Constraint : 7410p
Path slack       : 2945p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3266
---------------------------------------   ---- 
End-of-path arrival time (ps)             7756
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
stevec_7_LC_1_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   -239  RISE       1
stevec_7_LC_1_5_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   -239  RISE       2
I__70/I                             InMux                          0              7374   2944  RISE       1
I__70/O                             InMux                        382              7756   2944  RISE       1
stevec_8_LC_1_5_7/in3               LogicCell40_SEQ_MODE_1000      0              7756   2944  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_8_LC_1_5_7/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_7_LC_1_5_6/in3
Capture Clock    : stevec_7_LC_1_5_6/clk
Setup Constraint : 7410p
Path slack       : 3131p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3080
---------------------------------------   ---- 
End-of-path arrival time (ps)             7570
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
stevec_6_LC_1_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   -239  RISE       1
stevec_6_LC_1_5_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   -239  RISE       2
I__71/I                             InMux                          0              7188   3131  RISE       1
I__71/O                             InMux                        382              7570   3131  RISE       1
stevec_7_LC_1_5_6/in3               LogicCell40_SEQ_MODE_1000      0              7570   3131  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_7_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_6_LC_1_5_5/in3
Capture Clock    : stevec_6_LC_1_5_5/clk
Setup Constraint : 7410p
Path slack       : 3317p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2894
---------------------------------------   ---- 
End-of-path arrival time (ps)             7384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
stevec_5_LC_1_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   -239  RISE       1
stevec_5_LC_1_5_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   -239  RISE       2
I__72/I                             InMux                          0              7002   3317  RISE       1
I__72/O                             InMux                        382              7384   3317  RISE       1
stevec_6_LC_1_5_5/in3               LogicCell40_SEQ_MODE_1000      0              7384   3317  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_6_LC_1_5_5/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_5_LC_1_5_4/in3
Capture Clock    : stevec_5_LC_1_5_4/clk
Setup Constraint : 7410p
Path slack       : 3503p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2708
---------------------------------------   ---- 
End-of-path arrival time (ps)             7198
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
stevec_4_LC_1_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   -239  RISE       1
stevec_4_LC_1_5_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   -239  RISE       2
I__73/I                             InMux                          0              6816   3503  RISE       1
I__73/O                             InMux                        382              7198   3503  RISE       1
stevec_5_LC_1_5_4/in3               LogicCell40_SEQ_MODE_1000      0              7198   3503  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_5_LC_1_5_4/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_4_LC_1_5_3/in3
Capture Clock    : stevec_4_LC_1_5_3/clk
Setup Constraint : 7410p
Path slack       : 3689p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2522
---------------------------------------   ---- 
End-of-path arrival time (ps)             7012
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
stevec_3_LC_1_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   -239  RISE       1
stevec_3_LC_1_5_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   -239  RISE       2
I__74/I                             InMux                          0              6629   3689  RISE       1
I__74/O                             InMux                        382              7012   3689  RISE       1
stevec_4_LC_1_5_3/in3               LogicCell40_SEQ_MODE_1000      0              7012   3689  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_4_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_3_LC_1_5_2/in3
Capture Clock    : stevec_3_LC_1_5_2/clk
Setup Constraint : 7410p
Path slack       : 3875p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2336
---------------------------------------   ---- 
End-of-path arrival time (ps)             6826
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
stevec_2_LC_1_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   -239  RISE       1
stevec_2_LC_1_5_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   -239  RISE       2
I__75/I                             InMux                          0              6443   3875  RISE       1
I__75/O                             InMux                        382              6826   3875  RISE       1
stevec_3_LC_1_5_2/in3               LogicCell40_SEQ_MODE_1000      0              6826   3875  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_2_LC_1_5_1/in3
Capture Clock    : stevec_2_LC_1_5_1/clk
Setup Constraint : 7410p
Path slack       : 4061p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2150
---------------------------------------   ---- 
End-of-path arrival time (ps)             6640
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout             LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__224/I                            Odrv4                          0              4490   -239  RISE       1
I__224/O                            Odrv4                        517              5007   -239  RISE       1
I__227/I                            LocalMux                       0              5007   -239  RISE       1
I__227/O                            LocalMux                     486              5492   -239  RISE       1
I__230/I                            InMux                          0              5492   -239  RISE       1
I__230/O                            InMux                        382              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   -239  RISE       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   -239  RISE       2
I__76/I                             InMux                          0              6257   4061  RISE       1
I__76/O                             InMux                        382              6640   4061  RISE       1
stevec_2_LC_1_5_1/in3               LogicCell40_SEQ_MODE_1000      0              6640   4061  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_0_LC_2_8_0/in0
Capture Clock    : U1.q_0_LC_2_8_0/clk
Setup Constraint : 7410p
Path slack       : 4536p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5875
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3058  RISE       4
I__203/I                  Odrv4                          0              4490   4536  RISE       1
I__203/O                  Odrv4                        517              5007   4536  RISE       1
I__205/I                  LocalMux                       0              5007   4536  RISE       1
I__205/O                  LocalMux                     486              5492   4536  RISE       1
I__206/I                  InMux                          0              5492   4536  RISE       1
I__206/O                  InMux                        382              5875   4536  RISE       1
U1.q_0_LC_2_8_0/in0       LogicCell40_SEQ_MODE_1010      0              5875   4536  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_2_LC_2_8_2/in0
Capture Clock    : U1.q_2_LC_2_8_2/clk
Setup Constraint : 7410p
Path slack       : 4536p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5875
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3058  RISE       4
I__203/I                  Odrv4                          0              4490   4536  RISE       1
I__203/O                  Odrv4                        517              5007   4536  RISE       1
I__205/I                  LocalMux                       0              5007   4536  RISE       1
I__205/O                  LocalMux                     486              5492   4536  RISE       1
I__208/I                  InMux                          0              5492   4536  RISE       1
I__208/O                  InMux                        382              5875   4536  RISE       1
U1.q_2_LC_2_8_2/in0       LogicCell40_SEQ_MODE_1010      0              5875   4536  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_1_LC_2_8_1/in3
Capture Clock    : U1.q_1_LC_2_8_1/clk
Setup Constraint : 7410p
Path slack       : 4826p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             5875
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3058  RISE       4
I__203/I                  Odrv4                          0              4490   4536  RISE       1
I__203/O                  Odrv4                        517              5007   4536  RISE       1
I__205/I                  LocalMux                       0              5007   4536  RISE       1
I__205/O                  LocalMux                     486              5492   4536  RISE       1
I__207/I                  InMux                          0              5492   4826  RISE       1
I__207/O                  InMux                        382              5875   4826  RISE       1
U1.q_1_LC_2_8_1/in3       LogicCell40_SEQ_MODE_1010      0              5875   4826  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_3_LC_2_8_5/lcout
Path End         : U1.q_3_LC_2_8_5/in0
Capture Clock    : U1.q_3_LC_2_8_5/clk
Setup Constraint : 7410p
Path slack       : 5053p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_3_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   5053  RISE       4
I__235/I               LocalMux                       0              4490   5053  RISE       1
I__235/O               LocalMux                     486              4976   5053  RISE       1
I__239/I               InMux                          0              4976   5053  RISE       1
I__239/O               InMux                        382              5358   5053  RISE       1
U1.q_3_LC_2_8_5/in0    LogicCell40_SEQ_MODE_1011      0              5358   5053  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_2_LC_2_8_2/lcout
Path End         : U1.q_1_LC_2_8_1/in0
Capture Clock    : U1.q_1_LC_2_8_1/clk
Setup Constraint : 7410p
Path slack       : 5053p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             10411

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_2_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   5053  RISE       3
I__244/I               LocalMux                       0              4490   5053  RISE       1
I__244/O               LocalMux                     486              4976   5053  RISE       1
I__247/I               InMux                          0              4976   5053  RISE       1
I__247/O               InMux                        382              5358   5053  RISE       1
U1.q_1_LC_2_8_1/in0    LogicCell40_SEQ_MODE_1010      0              5358   5053  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_1_LC_2_8_1/lcout
Path End         : U1.q_1_LC_2_8_1/in1
Capture Clock    : U1.q_1_LC_2_8_1/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1010    796              4490   5157  RISE       3
I__249/I               LocalMux                       0              4490   5157  RISE       1
I__249/O               LocalMux                     486              4976   5157  RISE       1
I__251/I               InMux                          0              4976   5157  RISE       1
I__251/O               InMux                        382              5358   5157  RISE       1
U1.q_1_LC_2_8_1/in1    LogicCell40_SEQ_MODE_1010      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_22_LC_1_7_5/lcout
Path End         : stevec_22_LC_1_7_5/in1
Capture Clock    : stevec_22_LC_1_7_5/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_22_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_22_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2417  RISE       2
I__161/I                  LocalMux                       0              4490   5157  RISE       1
I__161/O                  LocalMux                     486              4976   5157  RISE       1
I__163/I                  InMux                          0              4976   5157  RISE       1
I__163/O                  InMux                        382              5358   5157  RISE       1
stevec_22_LC_1_7_5/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_22_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_21_LC_1_7_4/lcout
Path End         : stevec_21_LC_1_7_4/in1
Capture Clock    : stevec_21_LC_1_7_4/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_21_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_21_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2273  RISE       2
I__165/I                  LocalMux                       0              4490   4578  RISE       1
I__165/O                  LocalMux                     486              4976   4578  RISE       1
I__167/I                  InMux                          0              4976   4578  RISE       1
I__167/O                  InMux                        382              5358   4578  RISE       1
stevec_21_LC_1_7_4/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_21_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_20_LC_1_7_3/lcout
Path End         : stevec_20_LC_1_7_3/in1
Capture Clock    : stevec_20_LC_1_7_3/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_20_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_20_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2086  RISE       2
I__170/I                  LocalMux                       0              4490   4392  RISE       1
I__170/O                  LocalMux                     486              4976   4392  RISE       1
I__172/I                  InMux                          0              4976   4392  RISE       1
I__172/O                  InMux                        382              5358   4392  RISE       1
stevec_20_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_20_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_19_LC_1_7_2/lcout
Path End         : stevec_19_LC_1_7_2/in1
Capture Clock    : stevec_19_LC_1_7_2/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_19_LC_1_7_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1900  RISE       2
I__175/I                  LocalMux                       0              4490   4206  RISE       1
I__175/O                  LocalMux                     486              4976   4206  RISE       1
I__177/I                  InMux                          0              4976   4206  RISE       1
I__177/O                  InMux                        382              5358   4206  RISE       1
stevec_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_19_LC_1_7_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_18_LC_1_7_1/lcout
Path End         : stevec_18_LC_1_7_1/in1
Capture Clock    : stevec_18_LC_1_7_1/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_18_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_18_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1714  RISE       2
I__180/I                  LocalMux                       0              4490   4019  RISE       1
I__180/O                  LocalMux                     486              4976   4019  RISE       1
I__182/I                  InMux                          0              4976   4019  RISE       1
I__182/O                  InMux                        382              5358   4019  RISE       1
stevec_18_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_18_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_17_LC_1_7_0/lcout
Path End         : stevec_17_LC_1_7_0/in1
Capture Clock    : stevec_17_LC_1_7_0/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_17_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_17_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1528  RISE       2
I__185/I                  LocalMux                       0              4490   3833  RISE       1
I__185/O                  LocalMux                     486              4976   3833  RISE       1
I__187/I                  InMux                          0              4976   3833  RISE       1
I__187/O                  InMux                        382              5358   3833  RISE       1
stevec_17_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_17_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_16_LC_1_6_7/lcout
Path End         : stevec_16_LC_1_6_7/in1
Capture Clock    : stevec_16_LC_1_6_7/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_16_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_16_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1053  RISE       2
I__190/I                  LocalMux                       0              4490   3358  RISE       1
I__190/O                  LocalMux                     486              4976   3358  RISE       1
I__192/I                  InMux                          0              4976   3358  RISE       1
I__192/O                  InMux                        382              5358   3358  RISE       1
stevec_16_LC_1_6_7/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_16_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_15_LC_1_6_6/lcout
Path End         : stevec_15_LC_1_6_6/in1
Capture Clock    : stevec_15_LC_1_6_6/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_15_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_15_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490    867  RISE       2
I__115/I                  LocalMux                       0              4490   3172  RISE       1
I__115/O                  LocalMux                     486              4976   3172  RISE       1
I__117/I                  InMux                          0              4976   3172  RISE       1
I__117/O                  InMux                        382              5358   3172  RISE       1
stevec_15_LC_1_6_6/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_15_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_14_LC_1_6_5/lcout
Path End         : stevec_14_LC_1_6_5/in1
Capture Clock    : stevec_14_LC_1_6_5/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_14_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_14_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490    681  RISE       2
I__120/I                  LocalMux                       0              4490   2986  RISE       1
I__120/O                  LocalMux                     486              4976   2986  RISE       1
I__122/I                  InMux                          0              4976   2986  RISE       1
I__122/O                  InMux                        382              5358   2986  RISE       1
stevec_14_LC_1_6_5/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_14_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_13_LC_1_6_4/lcout
Path End         : stevec_13_LC_1_6_4/in1
Capture Clock    : stevec_13_LC_1_6_4/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_13_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_13_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490    495  RISE       2
I__125/I                  LocalMux                       0              4490   2800  RISE       1
I__125/O                  LocalMux                     486              4976   2800  RISE       1
I__127/I                  InMux                          0              4976   2800  RISE       1
I__127/O                  InMux                        382              5358   2800  RISE       1
stevec_13_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_13_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_12_LC_1_6_3/lcout
Path End         : stevec_12_LC_1_6_3/in1
Capture Clock    : stevec_12_LC_1_6_3/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_12_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_12_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490    309  RISE       2
I__130/I                  LocalMux                       0              4490   2614  RISE       1
I__130/O                  LocalMux                     486              4976   2614  RISE       1
I__132/I                  InMux                          0              4976   2614  RISE       1
I__132/O                  InMux                        382              5358   2614  RISE       1
stevec_12_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_12_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_11_LC_1_6_2/lcout
Path End         : stevec_11_LC_1_6_2/in1
Capture Clock    : stevec_11_LC_1_6_2/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_11_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_11_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490    122  RISE       2
I__135/I                  LocalMux                       0              4490   2428  RISE       1
I__135/O                  LocalMux                     486              4976   2428  RISE       1
I__137/I                  InMux                          0              4976   2428  RISE       1
I__137/O                  InMux                        382              5358   2428  RISE       1
stevec_11_LC_1_6_2/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_11_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_10_LC_1_6_1/lcout
Path End         : stevec_10_LC_1_6_1/in1
Capture Clock    : stevec_10_LC_1_6_1/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_10_LC_1_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_10_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490    -64  RISE       2
I__140/I                  LocalMux                       0              4490   2242  RISE       1
I__140/O                  LocalMux                     486              4976   2242  RISE       1
I__142/I                  InMux                          0              4976   2242  RISE       1
I__142/O                  InMux                        382              5358   2242  RISE       1
stevec_10_LC_1_6_1/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_10_LC_1_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_9_LC_1_6_0/lcout
Path End         : stevec_9_LC_1_6_0/in1
Capture Clock    : stevec_9_LC_1_6_0/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_9_LC_1_6_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_9_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -250  RISE       2
I__145/I                 LocalMux                       0              4490   2055  RISE       1
I__145/O                 LocalMux                     486              4976   2055  RISE       1
I__147/I                 InMux                          0              4976   2055  RISE       1
I__147/O                 InMux                        382              5358   2055  RISE       1
stevec_9_LC_1_6_0/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_9_LC_1_6_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_8_LC_1_5_7/lcout
Path End         : stevec_8_LC_1_5_7/in1
Capture Clock    : stevec_8_LC_1_5_7/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_8_LC_1_5_7/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_8_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -725  RISE       2
I__150/I                 LocalMux                       0              4490   1580  RISE       1
I__150/O                 LocalMux                     486              4976   1580  RISE       1
I__152/I                 InMux                          0              4976   1580  RISE       1
I__152/O                 InMux                        382              5358   1580  RISE       1
stevec_8_LC_1_5_7/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_8_LC_1_5_7/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_7_LC_1_5_6/lcout
Path End         : stevec_7_LC_1_5_6/in1
Capture Clock    : stevec_7_LC_1_5_6/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_7_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_7_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   -911  RISE       2
I__155/I                 LocalMux                       0              4490   1394  RISE       1
I__155/O                 LocalMux                     486              4976   1394  RISE       1
I__157/I                 InMux                          0              4976   1394  RISE       1
I__157/O                 InMux                        382              5358   1394  RISE       1
stevec_7_LC_1_5_6/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_7_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_6_LC_1_5_5/lcout
Path End         : stevec_6_LC_1_5_5/in1
Capture Clock    : stevec_6_LC_1_5_5/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_6_LC_1_5_5/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_6_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490  -1097  RISE       2
I__88/I                  LocalMux                       0              4490   1208  RISE       1
I__88/O                  LocalMux                     486              4976   1208  RISE       1
I__90/I                  InMux                          0              4976   1208  RISE       1
I__90/O                  InMux                        382              5358   1208  RISE       1
stevec_6_LC_1_5_5/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_6_LC_1_5_5/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_5_LC_1_5_4/lcout
Path End         : stevec_5_LC_1_5_4/in1
Capture Clock    : stevec_5_LC_1_5_4/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_5_LC_1_5_4/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_5_LC_1_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490  -1283  RISE       2
I__93/I                  LocalMux                       0              4490   1022  RISE       1
I__93/O                  LocalMux                     486              4976   1022  RISE       1
I__95/I                  InMux                          0              4976   1022  RISE       1
I__95/O                  InMux                        382              5358   1022  RISE       1
stevec_5_LC_1_5_4/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_5_LC_1_5_4/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_4_LC_1_5_3/lcout
Path End         : stevec_4_LC_1_5_3/in1
Capture Clock    : stevec_4_LC_1_5_3/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_4_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_4_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490  -1469  RISE       2
I__98/I                  LocalMux                       0              4490    836  RISE       1
I__98/O                  LocalMux                     486              4976    836  RISE       1
I__100/I                 InMux                          0              4976    836  RISE       1
I__100/O                 InMux                        382              5358    836  RISE       1
stevec_4_LC_1_5_3/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_4_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_2/lcout
Path End         : stevec_3_LC_1_5_2/in1
Capture Clock    : stevec_3_LC_1_5_2/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490  -1655  RISE       2
I__103/I                 LocalMux                       0              4490    650  RISE       1
I__103/O                 LocalMux                     486              4976    650  RISE       1
I__105/I                 InMux                          0              4976    650  RISE       1
I__105/O                 InMux                        382              5358    650  RISE       1
stevec_3_LC_1_5_2/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_1/lcout
Path End         : stevec_2_LC_1_5_1/in1
Capture Clock    : stevec_2_LC_1_5_1/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490  -1842  RISE       2
I__108/I                 LocalMux                       0              4490    464  RISE       1
I__108/O                 LocalMux                     486              4976    464  RISE       1
I__110/I                 InMux                          0              4976    464  RISE       1
I__110/O                 InMux                        382              5358    464  RISE       1
stevec_2_LC_1_5_1/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : stevec_1_LC_3_5_0/in1
Capture Clock    : stevec_1_LC_3_5_0/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__216/I                 LocalMux                       0              4490   5157  RISE       1
I__216/O                 LocalMux                     486              4976   5157  RISE       1
I__219/I                 InMux                          0              4976   5157  RISE       1
I__219/O                 InMux                        382              5358   5157  RISE       1
stevec_1_LC_3_5_0/in1    LogicCell40_SEQ_MODE_1000      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_3_LC_2_8_5/lcout
Path End         : U1.q_2_LC_2_8_2/in1
Capture Clock    : U1.q_2_LC_2_8_2/clk
Setup Constraint : 7410p
Path slack       : 5157p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             10515

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_3_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   5053  RISE       4
I__235/I               LocalMux                       0              4490   5053  RISE       1
I__235/O               LocalMux                     486              4976   5053  RISE       1
I__238/I               InMux                          0              4976   5157  RISE       1
I__238/O               InMux                        382              5358   5157  RISE       1
U1.q_2_LC_2_8_2/in1    LogicCell40_SEQ_MODE_1010      0              5358   5157  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_1_LC_2_8_1/lcout
Path End         : U1.q_0_LC_2_8_0/in2
Capture Clock    : U1.q_0_LC_2_8_0/clk
Setup Constraint : 7410p
Path slack       : 5198p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             10556

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1010    796              4490   5157  RISE       3
I__249/I               LocalMux                       0              4490   5157  RISE       1
I__249/O               LocalMux                     486              4976   5157  RISE       1
I__252/I               InMux                          0              4976   5198  RISE       1
I__252/O               InMux                        382              5358   5198  RISE       1
I__254/I               CascadeMux                     0              5358   5198  RISE       1
I__254/O               CascadeMux                     0              5358   5198  RISE       1
U1.q_0_LC_2_8_0/in2    LogicCell40_SEQ_MODE_1010      0              5358   5198  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_0_LC_2_8_0/lcout
Path End         : U1.q_0_LC_2_8_0/in3
Capture Clock    : U1.q_0_LC_2_8_0/clk
Setup Constraint : 7410p
Path slack       : 5343p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_0_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1010    796              4490   5343  RISE       2
I__258/I               LocalMux                       0              4490   5343  RISE       1
I__258/O               LocalMux                     486              4976   5343  RISE       1
I__260/I               InMux                          0              4976   5343  RISE       1
I__260/O               InMux                        382              5358   5343  RISE       1
U1.q_0_LC_2_8_0/in3    LogicCell40_SEQ_MODE_1010      0              5358   5343  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : stevec_0_LC_3_5_2/in3
Capture Clock    : stevec_0_LC_3_5_2/clk
Setup Constraint : 7410p
Path slack       : 5343p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490  -2069  RISE       4
I__216/I                 LocalMux                       0              4490   5157  RISE       1
I__216/O                 LocalMux                     486              4976   5157  RISE       1
I__220/I                 InMux                          0              4976   5343  RISE       1
I__220/O                 InMux                        382              5358   5343  RISE       1
stevec_0_LC_3_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5358   5343  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_1_LC_3_5_0/in3
Capture Clock    : stevec_1_LC_3_5_0/clk
Setup Constraint : 7410p
Path slack       : 5343p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490  -2028  RISE       3
I__225/I                 LocalMux                       0              4490   5343  RISE       1
I__225/O                 LocalMux                     486              4976   5343  RISE       1
I__228/I                 InMux                          0              4976   5343  RISE       1
I__228/O                 InMux                        382              5358   5343  RISE       1
stevec_1_LC_3_5_0/in3    LogicCell40_SEQ_MODE_1000      0              5358   5343  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_2_LC_2_8_2/lcout
Path End         : U1.q_2_LC_2_8_2/in3
Capture Clock    : U1.q_2_LC_2_8_2/clk
Setup Constraint : 7410p
Path slack       : 5343p

Capture Clock Arrival Time (nco|clk:R#2)    7410
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             10701

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_2_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   5053  RISE       3
I__244/I               LocalMux                       0              4490   5053  RISE       1
I__244/O               LocalMux                     486              4976   5053  RISE       1
I__246/I               InMux                          0              4976   5343  RISE       1
I__246/O               InMux                        382              5358   5343  RISE       1
U1.q_2_LC_2_8_2/in3    LogicCell40_SEQ_MODE_1010      0              5358   5343  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : U1.q_3_LC_2_8_5/sr
Capture Clock    : U1.q_3_LC_2_8_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (nco|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3270
---------------------------------------   ---- 
End-of-path arrival time (ps)             3270
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           nco                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__231/I                      Odrv4                          0              1192   +INF  FALL       1
I__231/O                      Odrv4                        548              1740   +INF  FALL       1
I__232/I                      Span4Mux_v                     0              1740   +INF  FALL       1
I__232/O                      Span4Mux_v                   548              2288   +INF  FALL       1
I__233/I                      LocalMux                       0              2288   +INF  FALL       1
I__233/O                      LocalMux                     455              2743   +INF  FALL       1
I__234/I                      SRMux                          0              2743   +INF  FALL       1
I__234/O                      SRMux                        527              3270   +INF  FALL       1
U1.q_3_LC_2_8_5/sr            LogicCell40_SEQ_MODE_1011      0              3270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : U1.q_2_LC_2_8_2/sr
Capture Clock    : U1.q_2_LC_2_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (nco|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3220
---------------------------------------   ---- 
End-of-path arrival time (ps)             3220
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           nco                            0                 0   +INF  FALL       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
rst_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__231/I                      Odrv4                          0              1142   +INF  FALL       1
I__231/O                      Odrv4                        548              1690   +INF  FALL       1
I__232/I                      Span4Mux_v                     0              1690   +INF  FALL       1
I__232/O                      Span4Mux_v                   548              2238   +INF  FALL       1
I__233/I                      LocalMux                       0              2238   +INF  FALL       1
I__233/O                      LocalMux                     455              2693   +INF  FALL       1
I__234/I                      SRMux                          0              2693   +INF  FALL       1
I__234/O                      SRMux                        527              3220   +INF  FALL       1
U1.q_2_LC_2_8_2/sr            LogicCell40_SEQ_MODE_1010      0              3220   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_3_LC_2_8_5/lcout
Path End         : LED[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_3_LC_2_8_5/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       4
I__236/I                         LocalMux                       0              4490   +INF  RISE       1
I__236/O                         LocalMux                     486              4976   +INF  RISE       1
I__240/I                         IoInMux                        0              4976   +INF  RISE       1
I__240/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_3_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[3]                           nco                            0             10743   +INF  FALL       1


++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_3_LC_2_8_5/lcout
Path End         : fout
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6956
---------------------------------------   ----- 
End-of-path arrival time (ps)             11446
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_3_LC_2_8_5/lcout           LogicCell40_SEQ_MODE_1011    796              4490   +INF  FALL       4
I__237/I                        Odrv4                          0              4490   +INF  FALL       1
I__237/O                        Odrv4                        548              5038   +INF  FALL       1
I__241/I                        Span4Mux_s1_h                  0              5038   +INF  FALL       1
I__241/O                        Span4Mux_s1_h                248              5286   +INF  FALL       1
I__242/I                        LocalMux                       0              5286   +INF  FALL       1
I__242/O                        LocalMux                     455              5740   +INF  FALL       1
I__243/I                        IoInMux                        0              5740   +INF  FALL       1
I__243/O                        IoInMux                      320              6061   +INF  FALL       1
fout_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6061   +INF  FALL       1
fout_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9358   +INF  FALL       1
fout_obuf_iopad/DIN             IO_PAD                         0              9358   +INF  FALL       1
fout_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11446   +INF  FALL       1
fout                            nco                            0             11446   +INF  FALL       1


++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_2_LC_2_8_2/lcout
Path End         : LED[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_2_LC_2_8_2/lcout            LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       3
I__245/I                         LocalMux                       0              4490   +INF  RISE       1
I__245/O                         LocalMux                     486              4976   +INF  RISE       1
I__248/I                         IoInMux                        0              4976   +INF  RISE       1
I__248/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_2_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[2]                           nco                            0             10743   +INF  FALL       1


++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : U1.q_1_LC_2_8_1/sr
Capture Clock    : U1.q_1_LC_2_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (nco|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3270
---------------------------------------   ---- 
End-of-path arrival time (ps)             3270
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           nco                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__231/I                      Odrv4                          0              1192   +INF  FALL       1
I__231/O                      Odrv4                        548              1740   +INF  FALL       1
I__232/I                      Span4Mux_v                     0              1740   +INF  FALL       1
I__232/O                      Span4Mux_v                   548              2288   +INF  FALL       1
I__233/I                      LocalMux                       0              2288   +INF  FALL       1
I__233/O                      LocalMux                     455              2743   +INF  FALL       1
I__234/I                      SRMux                          0              2743   +INF  FALL       1
I__234/O                      SRMux                        527              3270   +INF  FALL       1
U1.q_1_LC_2_8_1/sr            LogicCell40_SEQ_MODE_1010      0              3270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_1_LC_2_8_1/lcout
Path End         : LED[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7453
---------------------------------------   ----- 
End-of-path arrival time (ps)             11943
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_1_LC_2_8_1/lcout            LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       3
I__250/I                         Odrv4                          0              4490   +INF  RISE       1
I__250/O                         Odrv4                        517              5007   +INF  RISE       1
I__253/I                         IoSpan4Mux                     0              5007   +INF  RISE       1
I__253/O                         IoSpan4Mux                   424              5430   +INF  RISE       1
I__255/I                         Span4Mux_s1_h                  0              5430   +INF  RISE       1
I__255/O                         Span4Mux_s1_h                258              5689   +INF  RISE       1
I__256/I                         LocalMux                       0              5689   +INF  RISE       1
I__256/O                         LocalMux                     486              6175   +INF  RISE       1
I__257/I                         IoInMux                        0              6175   +INF  RISE       1
I__257/O                         IoInMux                      382              6557   +INF  RISE       1
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6557   +INF  RISE       1
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9855   +INF  FALL       1
LED_obuf_1_iopad/DIN             IO_PAD                         0              9855   +INF  FALL       1
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             11943   +INF  FALL       1
LED[1]                           nco                            0             11943   +INF  FALL       1


++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : U1.q_0_LC_2_8_0/sr
Capture Clock    : U1.q_0_LC_2_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (nco|clk:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3270
---------------------------------------   ---- 
End-of-path arrival time (ps)             3270
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           nco                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__231/I                      Odrv4                          0              1192   +INF  FALL       1
I__231/O                      Odrv4                        548              1740   +INF  FALL       1
I__232/I                      Span4Mux_v                     0              1740   +INF  FALL       1
I__232/O                      Span4Mux_v                   548              2288   +INF  FALL       1
I__233/I                      LocalMux                       0              2288   +INF  FALL       1
I__233/O                      LocalMux                     455              2743   +INF  FALL       1
I__234/I                      SRMux                          0              2743   +INF  FALL       1
I__234/O                      SRMux                        527              3270   +INF  FALL       1
U1.q_0_LC_2_8_0/sr            LogicCell40_SEQ_MODE_1010      0              3270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_0_LC_2_8_0/lcout
Path End         : LED[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7494
---------------------------------------   ----- 
End-of-path arrival time (ps)             11984
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_0_LC_2_8_0/lcout            LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       2
I__259/I                         Odrv4                          0              4490   +INF  RISE       1
I__259/O                         Odrv4                        517              5007   +INF  RISE       1
I__261/I                         Span4Mux_s2_h                  0              5007   +INF  RISE       1
I__261/O                         Span4Mux_s2_h                300              5306   +INF  RISE       1
I__262/I                         IoSpan4Mux                     0              5306   +INF  RISE       1
I__262/O                         IoSpan4Mux                   424              5730   +INF  RISE       1
I__263/I                         LocalMux                       0              5730   +INF  RISE       1
I__263/O                         LocalMux                     486              6216   +INF  RISE       1
I__264/I                         IoInMux                        0              6216   +INF  RISE       1
I__264/O                         IoInMux                      382              6598   +INF  RISE       1
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6598   +INF  RISE       1
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9896   +INF  FALL       1
LED_obuf_0_iopad/DIN             IO_PAD                         0              9896   +INF  FALL       1
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             11984   +INF  FALL       1
LED[0]                           nco                            0             11984   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : stevec_1_LC_3_5_0/in1
Capture Clock    : stevec_1_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__216/I                 LocalMux                       0              4490   1571  FALL       1
I__216/O                 LocalMux                     455              4945   1571  FALL       1
I__219/I                 InMux                          0              4945   1571  FALL       1
I__219/O                 InMux                        320              5265   1571  FALL       1
stevec_1_LC_3_5_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_1_LC_3_5_0/lcout
Path End         : stevec_1_LC_3_5_0/in3
Capture Clock    : stevec_1_LC_3_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_1_LC_3_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       3
I__225/I                 LocalMux                       0              4490   1571  FALL       1
I__225/O                 LocalMux                     455              4945   1571  FALL       1
I__228/I                 InMux                          0              4945   1571  FALL       1
I__228/O                 InMux                        320              5265   1571  FALL       1
stevec_1_LC_3_5_0/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_1_LC_3_5_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_3_LC_2_8_5/lcout
Path End         : U1.q_2_LC_2_8_2/in1
Capture Clock    : U1.q_2_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_3_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       4
I__235/I               LocalMux                       0              4490   1571  FALL       1
I__235/O               LocalMux                     455              4945   1571  FALL       1
I__238/I               InMux                          0              4945   1571  FALL       1
I__238/O               InMux                        320              5265   1571  FALL       1
U1.q_2_LC_2_8_2/in1    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_2_LC_2_8_2/lcout
Path End         : U1.q_2_LC_2_8_2/in3
Capture Clock    : U1.q_2_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_2_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       3
I__244/I               LocalMux                       0              4490   1571  FALL       1
I__244/O               LocalMux                     455              4945   1571  FALL       1
I__246/I               InMux                          0              4945   1571  FALL       1
I__246/O               InMux                        320              5265   1571  FALL       1
U1.q_2_LC_2_8_2/in3    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_1_LC_2_8_1/lcout
Path End         : U1.q_1_LC_2_8_1/in1
Capture Clock    : U1.q_1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       3
I__249/I               LocalMux                       0              4490   1571  FALL       1
I__249/O               LocalMux                     455              4945   1571  FALL       1
I__251/I               InMux                          0              4945   1571  FALL       1
I__251/O               InMux                        320              5265   1571  FALL       1
U1.q_1_LC_2_8_1/in1    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_0_LC_2_8_0/lcout
Path End         : U1.q_0_LC_2_8_0/in3
Capture Clock    : U1.q_0_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_0_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       2
I__258/I               LocalMux                       0              4490   1571  FALL       1
I__258/O               LocalMux                     455              4945   1571  FALL       1
I__260/I               InMux                          0              4945   1571  FALL       1
I__260/O               InMux                        320              5265   1571  FALL       1
U1.q_0_LC_2_8_0/in3    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_22_LC_1_7_5/lcout
Path End         : stevec_22_LC_1_7_5/in1
Capture Clock    : stevec_22_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_22_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_22_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__161/I                  LocalMux                       0              4490   1571  FALL       1
I__161/O                  LocalMux                     455              4945   1571  FALL       1
I__163/I                  InMux                          0              4945   1571  FALL       1
I__163/O                  InMux                        320              5265   1571  FALL       1
stevec_22_LC_1_7_5/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_22_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_21_LC_1_7_4/lcout
Path End         : stevec_21_LC_1_7_4/in1
Capture Clock    : stevec_21_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_21_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_21_LC_1_7_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__165/I                  LocalMux                       0              4490   1571  FALL       1
I__165/O                  LocalMux                     455              4945   1571  FALL       1
I__167/I                  InMux                          0              4945   1571  FALL       1
I__167/O                  InMux                        320              5265   1571  FALL       1
stevec_21_LC_1_7_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_21_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_20_LC_1_7_3/lcout
Path End         : stevec_20_LC_1_7_3/in1
Capture Clock    : stevec_20_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_20_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_20_LC_1_7_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__170/I                  LocalMux                       0              4490   1571  FALL       1
I__170/O                  LocalMux                     455              4945   1571  FALL       1
I__172/I                  InMux                          0              4945   1571  FALL       1
I__172/O                  InMux                        320              5265   1571  FALL       1
stevec_20_LC_1_7_3/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_20_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_19_LC_1_7_2/lcout
Path End         : stevec_19_LC_1_7_2/in1
Capture Clock    : stevec_19_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_19_LC_1_7_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_19_LC_1_7_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__175/I                  LocalMux                       0              4490   1571  FALL       1
I__175/O                  LocalMux                     455              4945   1571  FALL       1
I__177/I                  InMux                          0              4945   1571  FALL       1
I__177/O                  InMux                        320              5265   1571  FALL       1
stevec_19_LC_1_7_2/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_19_LC_1_7_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_18_LC_1_7_1/lcout
Path End         : stevec_18_LC_1_7_1/in1
Capture Clock    : stevec_18_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_18_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_18_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__180/I                  LocalMux                       0              4490   1571  FALL       1
I__180/O                  LocalMux                     455              4945   1571  FALL       1
I__182/I                  InMux                          0              4945   1571  FALL       1
I__182/O                  InMux                        320              5265   1571  FALL       1
stevec_18_LC_1_7_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_18_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_17_LC_1_7_0/lcout
Path End         : stevec_17_LC_1_7_0/in1
Capture Clock    : stevec_17_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_17_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_17_LC_1_7_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__185/I                  LocalMux                       0              4490   1571  FALL       1
I__185/O                  LocalMux                     455              4945   1571  FALL       1
I__187/I                  InMux                          0              4945   1571  FALL       1
I__187/O                  InMux                        320              5265   1571  FALL       1
stevec_17_LC_1_7_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_17_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_16_LC_1_6_7/lcout
Path End         : stevec_16_LC_1_6_7/in1
Capture Clock    : stevec_16_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_16_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_16_LC_1_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__190/I                  LocalMux                       0              4490   1571  FALL       1
I__190/O                  LocalMux                     455              4945   1571  FALL       1
I__192/I                  InMux                          0              4945   1571  FALL       1
I__192/O                  InMux                        320              5265   1571  FALL       1
stevec_16_LC_1_6_7/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_16_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_15_LC_1_6_6/lcout
Path End         : stevec_15_LC_1_6_6/in1
Capture Clock    : stevec_15_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_15_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_15_LC_1_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__115/I                  LocalMux                       0              4490   1571  FALL       1
I__115/O                  LocalMux                     455              4945   1571  FALL       1
I__117/I                  InMux                          0              4945   1571  FALL       1
I__117/O                  InMux                        320              5265   1571  FALL       1
stevec_15_LC_1_6_6/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_15_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_14_LC_1_6_5/lcout
Path End         : stevec_14_LC_1_6_5/in1
Capture Clock    : stevec_14_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_14_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_14_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__120/I                  LocalMux                       0              4490   1571  FALL       1
I__120/O                  LocalMux                     455              4945   1571  FALL       1
I__122/I                  InMux                          0              4945   1571  FALL       1
I__122/O                  InMux                        320              5265   1571  FALL       1
stevec_14_LC_1_6_5/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_14_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_13_LC_1_6_4/lcout
Path End         : stevec_13_LC_1_6_4/in1
Capture Clock    : stevec_13_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_13_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_13_LC_1_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__125/I                  LocalMux                       0              4490   1571  FALL       1
I__125/O                  LocalMux                     455              4945   1571  FALL       1
I__127/I                  InMux                          0              4945   1571  FALL       1
I__127/O                  InMux                        320              5265   1571  FALL       1
stevec_13_LC_1_6_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_13_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_12_LC_1_6_3/lcout
Path End         : stevec_12_LC_1_6_3/in1
Capture Clock    : stevec_12_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_12_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_12_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__130/I                  LocalMux                       0              4490   1571  FALL       1
I__130/O                  LocalMux                     455              4945   1571  FALL       1
I__132/I                  InMux                          0              4945   1571  FALL       1
I__132/O                  InMux                        320              5265   1571  FALL       1
stevec_12_LC_1_6_3/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_12_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_11_LC_1_6_2/lcout
Path End         : stevec_11_LC_1_6_2/in1
Capture Clock    : stevec_11_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_11_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_11_LC_1_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__135/I                  LocalMux                       0              4490   1571  FALL       1
I__135/O                  LocalMux                     455              4945   1571  FALL       1
I__137/I                  InMux                          0              4945   1571  FALL       1
I__137/O                  InMux                        320              5265   1571  FALL       1
stevec_11_LC_1_6_2/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_11_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_10_LC_1_6_1/lcout
Path End         : stevec_10_LC_1_6_1/in1
Capture Clock    : stevec_10_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_10_LC_1_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_10_LC_1_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__140/I                  LocalMux                       0              4490   1571  FALL       1
I__140/O                  LocalMux                     455              4945   1571  FALL       1
I__142/I                  InMux                          0              4945   1571  FALL       1
I__142/O                  InMux                        320              5265   1571  FALL       1
stevec_10_LC_1_6_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_10_LC_1_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_9_LC_1_6_0/lcout
Path End         : stevec_9_LC_1_6_0/in1
Capture Clock    : stevec_9_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_9_LC_1_6_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_9_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__145/I                 LocalMux                       0              4490   1571  FALL       1
I__145/O                 LocalMux                     455              4945   1571  FALL       1
I__147/I                 InMux                          0              4945   1571  FALL       1
I__147/O                 InMux                        320              5265   1571  FALL       1
stevec_9_LC_1_6_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_9_LC_1_6_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_8_LC_1_5_7/lcout
Path End         : stevec_8_LC_1_5_7/in1
Capture Clock    : stevec_8_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_8_LC_1_5_7/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_8_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__150/I                 LocalMux                       0              4490   1571  FALL       1
I__150/O                 LocalMux                     455              4945   1571  FALL       1
I__152/I                 InMux                          0              4945   1571  FALL       1
I__152/O                 InMux                        320              5265   1571  FALL       1
stevec_8_LC_1_5_7/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_8_LC_1_5_7/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_7_LC_1_5_6/lcout
Path End         : stevec_7_LC_1_5_6/in1
Capture Clock    : stevec_7_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_7_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_7_LC_1_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__155/I                 LocalMux                       0              4490   1571  FALL       1
I__155/O                 LocalMux                     455              4945   1571  FALL       1
I__157/I                 InMux                          0              4945   1571  FALL       1
I__157/O                 InMux                        320              5265   1571  FALL       1
stevec_7_LC_1_5_6/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_7_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_6_LC_1_5_5/lcout
Path End         : stevec_6_LC_1_5_5/in1
Capture Clock    : stevec_6_LC_1_5_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_6_LC_1_5_5/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_6_LC_1_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__88/I                  LocalMux                       0              4490   1571  FALL       1
I__88/O                  LocalMux                     455              4945   1571  FALL       1
I__90/I                  InMux                          0              4945   1571  FALL       1
I__90/O                  InMux                        320              5265   1571  FALL       1
stevec_6_LC_1_5_5/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_6_LC_1_5_5/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_5_LC_1_5_4/lcout
Path End         : stevec_5_LC_1_5_4/in1
Capture Clock    : stevec_5_LC_1_5_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_5_LC_1_5_4/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_5_LC_1_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__93/I                  LocalMux                       0              4490   1571  FALL       1
I__93/O                  LocalMux                     455              4945   1571  FALL       1
I__95/I                  InMux                          0              4945   1571  FALL       1
I__95/O                  InMux                        320              5265   1571  FALL       1
stevec_5_LC_1_5_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_5_LC_1_5_4/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_4_LC_1_5_3/lcout
Path End         : stevec_4_LC_1_5_3/in1
Capture Clock    : stevec_4_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_4_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_4_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__98/I                  LocalMux                       0              4490   1571  FALL       1
I__98/O                  LocalMux                     455              4945   1571  FALL       1
I__100/I                 InMux                          0              4945   1571  FALL       1
I__100/O                 InMux                        320              5265   1571  FALL       1
stevec_4_LC_1_5_3/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_4_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_2/lcout
Path End         : stevec_3_LC_1_5_2/in1
Capture Clock    : stevec_3_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__103/I                 LocalMux                       0              4490   1571  FALL       1
I__103/O                 LocalMux                     455              4945   1571  FALL       1
I__105/I                 InMux                          0              4945   1571  FALL       1
I__105/O                 InMux                        320              5265   1571  FALL       1
stevec_3_LC_1_5_2/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_1/lcout
Path End         : stevec_2_LC_1_5_1/in1
Capture Clock    : stevec_2_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__108/I                 LocalMux                       0              4490   1571  FALL       1
I__108/O                 LocalMux                     455              4945   1571  FALL       1
I__110/I                 InMux                          0              4945   1571  FALL       1
I__110/O                 InMux                        320              5265   1571  FALL       1
stevec_2_LC_1_5_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : stevec_0_LC_3_5_2/in3
Capture Clock    : stevec_0_LC_3_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__216/I                 LocalMux                       0              4490   1571  FALL       1
I__216/O                 LocalMux                     455              4945   1571  FALL       1
I__220/I                 InMux                          0              4945   1571  FALL       1
I__220/O                 InMux                        320              5265   1571  FALL       1
stevec_0_LC_3_5_2/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_3_LC_2_8_5/lcout
Path End         : U1.q_3_LC_2_8_5/in0
Capture Clock    : U1.q_3_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_3_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1011    796              4490   1571  FALL       4
I__235/I               LocalMux                       0              4490   1571  FALL       1
I__235/O               LocalMux                     455              4945   1571  FALL       1
I__239/I               InMux                          0              4945   1571  FALL       1
I__239/O               InMux                        320              5265   1571  FALL       1
U1.q_3_LC_2_8_5/in0    LogicCell40_SEQ_MODE_1011      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_2_LC_2_8_2/lcout
Path End         : U1.q_1_LC_2_8_1/in0
Capture Clock    : U1.q_1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_2_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       3
I__244/I               LocalMux                       0              4490   1571  FALL       1
I__244/O               LocalMux                     455              4945   1571  FALL       1
I__247/I               InMux                          0              4945   1571  FALL       1
I__247/O               InMux                        320              5265   1571  FALL       1
U1.q_1_LC_2_8_1/in0    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_1_LC_2_8_1/lcout
Path End         : U1.q_0_LC_2_8_0/in2
Capture Clock    : U1.q_0_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1010    796              4490   1571  FALL       3
I__249/I               LocalMux                       0              4490   1571  FALL       1
I__249/O               LocalMux                     455              4945   1571  FALL       1
I__252/I               InMux                          0              4945   1571  FALL       1
I__252/O               InMux                        320              5265   1571  FALL       1
I__254/I               CascadeMux                     0              5265   1571  FALL       1
I__254/O               CascadeMux                     0              5265   1571  FALL       1
U1.q_0_LC_2_8_0/in2    LogicCell40_SEQ_MODE_1010      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_0_LC_2_8_0/in0
Capture Clock    : U1.q_0_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             5813
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       4
I__203/I                  Odrv4                          0              4490   2119  FALL       1
I__203/O                  Odrv4                        548              5038   2119  FALL       1
I__205/I                  LocalMux                       0              5038   2119  FALL       1
I__205/O                  LocalMux                     455              5492   2119  FALL       1
I__206/I                  InMux                          0              5492   2119  FALL       1
I__206/O                  InMux                        320              5813   2119  FALL       1
U1.q_0_LC_2_8_0/in0       LogicCell40_SEQ_MODE_1010      0              5813   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_1_LC_2_8_1/in3
Capture Clock    : U1.q_1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             5813
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       4
I__203/I                  Odrv4                          0              4490   2119  FALL       1
I__203/O                  Odrv4                        548              5038   2119  FALL       1
I__205/I                  LocalMux                       0              5038   2119  FALL       1
I__205/O                  LocalMux                     455              5492   2119  FALL       1
I__207/I                  InMux                          0              5492   2119  FALL       1
I__207/O                  InMux                        320              5813   2119  FALL       1
U1.q_1_LC_2_8_1/in3       LogicCell40_SEQ_MODE_1010      0              5813   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_2_LC_2_8_2/in0
Capture Clock    : U1.q_2_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             5813
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       4
I__203/I                  Odrv4                          0              4490   2119  FALL       1
I__203/O                  Odrv4                        548              5038   2119  FALL       1
I__205/I                  LocalMux                       0              5038   2119  FALL       1
I__205/O                  LocalMux                     455              5492   2119  FALL       1
I__208/I                  InMux                          0              5492   2119  FALL       1
I__208/O                  InMux                        320              5813   2119  FALL       1
U1.q_2_LC_2_8_2/in0       LogicCell40_SEQ_MODE_1010      0              5813   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_21_LC_1_7_4/lcout
Path End         : stevec_22_LC_1_7_5/in3
Capture Clock    : stevec_22_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_21_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_21_LC_1_7_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__165/I                     LocalMux                       0              4490   1571  FALL       1
I__165/O                     LocalMux                     455              4945   1571  FALL       1
I__167/I                     InMux                          0              4945   1571  FALL       1
I__167/O                     InMux                        320              5265   1571  FALL       1
stevec_21_LC_1_7_4/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_21_LC_1_7_4/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       1
I__112/I                     InMux                          0              5627   2253  FALL       1
I__112/O                     InMux                        320              5947   2253  FALL       1
stevec_22_LC_1_7_5/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_22_LC_1_7_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_20_LC_1_7_3/lcout
Path End         : stevec_21_LC_1_7_4/in3
Capture Clock    : stevec_21_LC_1_7_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_20_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_20_LC_1_7_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__170/I                     LocalMux                       0              4490   1571  FALL       1
I__170/O                     LocalMux                     455              4945   1571  FALL       1
I__172/I                     InMux                          0              4945   1571  FALL       1
I__172/O                     InMux                        320              5265   1571  FALL       1
stevec_20_LC_1_7_3/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_20_LC_1_7_3/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__113/I                     InMux                          0              5627   2253  FALL       1
I__113/O                     InMux                        320              5947   2253  FALL       1
stevec_21_LC_1_7_4/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_21_LC_1_7_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_19_LC_1_7_2/lcout
Path End         : stevec_20_LC_1_7_3/in3
Capture Clock    : stevec_20_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_19_LC_1_7_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_19_LC_1_7_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__175/I                     LocalMux                       0              4490   1571  FALL       1
I__175/O                     LocalMux                     455              4945   1571  FALL       1
I__177/I                     InMux                          0              4945   1571  FALL       1
I__177/O                     InMux                        320              5265   1571  FALL       1
stevec_19_LC_1_7_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_19_LC_1_7_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__77/I                      InMux                          0              5627   2253  FALL       1
I__77/O                      InMux                        320              5947   2253  FALL       1
stevec_20_LC_1_7_3/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_20_LC_1_7_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_18_LC_1_7_1/lcout
Path End         : stevec_19_LC_1_7_2/in3
Capture Clock    : stevec_19_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_18_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_18_LC_1_7_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__180/I                     LocalMux                       0              4490   1571  FALL       1
I__180/O                     LocalMux                     455              4945   1571  FALL       1
I__182/I                     InMux                          0              4945   1571  FALL       1
I__182/O                     InMux                        320              5265   1571  FALL       1
stevec_18_LC_1_7_1/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_18_LC_1_7_1/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__78/I                      InMux                          0              5627   2253  FALL       1
I__78/O                      InMux                        320              5947   2253  FALL       1
stevec_19_LC_1_7_2/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_19_LC_1_7_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_17_LC_1_7_0/lcout
Path End         : stevec_18_LC_1_7_1/in3
Capture Clock    : stevec_18_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_17_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_17_LC_1_7_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__185/I                     LocalMux                       0              4490   1571  FALL       1
I__185/O                     LocalMux                     455              4945   1571  FALL       1
I__187/I                     InMux                          0              4945   1571  FALL       1
I__187/O                     InMux                        320              5265   1571  FALL       1
stevec_17_LC_1_7_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_17_LC_1_7_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__79/I                      InMux                          0              5627   2253  FALL       1
I__79/O                      InMux                        320              5947   2253  FALL       1
stevec_18_LC_1_7_1/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_18_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_15_LC_1_6_6/lcout
Path End         : stevec_16_LC_1_6_7/in3
Capture Clock    : stevec_16_LC_1_6_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_15_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_15_LC_1_6_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__115/I                     LocalMux                       0              4490   1571  FALL       1
I__115/O                     LocalMux                     455              4945   1571  FALL       1
I__117/I                     InMux                          0              4945   1571  FALL       1
I__117/O                     InMux                        320              5265   1571  FALL       1
stevec_15_LC_1_6_6/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_15_LC_1_6_6/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__81/I                      InMux                          0              5627   2253  FALL       1
I__81/O                      InMux                        320              5947   2253  FALL       1
stevec_16_LC_1_6_7/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_16_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_14_LC_1_6_5/lcout
Path End         : stevec_15_LC_1_6_6/in3
Capture Clock    : stevec_15_LC_1_6_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_14_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_14_LC_1_6_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__120/I                     LocalMux                       0              4490   1571  FALL       1
I__120/O                     LocalMux                     455              4945   1571  FALL       1
I__122/I                     InMux                          0              4945   1571  FALL       1
I__122/O                     InMux                        320              5265   1571  FALL       1
stevec_14_LC_1_6_5/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_14_LC_1_6_5/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__82/I                      InMux                          0              5627   2253  FALL       1
I__82/O                      InMux                        320              5947   2253  FALL       1
stevec_15_LC_1_6_6/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_15_LC_1_6_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_13_LC_1_6_4/lcout
Path End         : stevec_14_LC_1_6_5/in3
Capture Clock    : stevec_14_LC_1_6_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_13_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_13_LC_1_6_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__125/I                     LocalMux                       0              4490   1571  FALL       1
I__125/O                     LocalMux                     455              4945   1571  FALL       1
I__127/I                     InMux                          0              4945   1571  FALL       1
I__127/O                     InMux                        320              5265   1571  FALL       1
stevec_13_LC_1_6_4/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_13_LC_1_6_4/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__83/I                      InMux                          0              5627   2253  FALL       1
I__83/O                      InMux                        320              5947   2253  FALL       1
stevec_14_LC_1_6_5/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_14_LC_1_6_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_12_LC_1_6_3/lcout
Path End         : stevec_13_LC_1_6_4/in3
Capture Clock    : stevec_13_LC_1_6_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_12_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_12_LC_1_6_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__130/I                     LocalMux                       0              4490   1571  FALL       1
I__130/O                     LocalMux                     455              4945   1571  FALL       1
I__132/I                     InMux                          0              4945   1571  FALL       1
I__132/O                     InMux                        320              5265   1571  FALL       1
stevec_12_LC_1_6_3/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_12_LC_1_6_3/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__84/I                      InMux                          0              5627   2253  FALL       1
I__84/O                      InMux                        320              5947   2253  FALL       1
stevec_13_LC_1_6_4/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_13_LC_1_6_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_11_LC_1_6_2/lcout
Path End         : stevec_12_LC_1_6_3/in3
Capture Clock    : stevec_12_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_11_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_11_LC_1_6_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__135/I                     LocalMux                       0              4490   1571  FALL       1
I__135/O                     LocalMux                     455              4945   1571  FALL       1
I__137/I                     InMux                          0              4945   1571  FALL       1
I__137/O                     InMux                        320              5265   1571  FALL       1
stevec_11_LC_1_6_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_11_LC_1_6_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__85/I                      InMux                          0              5627   2253  FALL       1
I__85/O                      InMux                        320              5947   2253  FALL       1
stevec_12_LC_1_6_3/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_12_LC_1_6_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_10_LC_1_6_1/lcout
Path End         : stevec_11_LC_1_6_2/in3
Capture Clock    : stevec_11_LC_1_6_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_10_LC_1_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_10_LC_1_6_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__140/I                     LocalMux                       0              4490   1571  FALL       1
I__140/O                     LocalMux                     455              4945   1571  FALL       1
I__142/I                     InMux                          0              4945   1571  FALL       1
I__142/O                     InMux                        320              5265   1571  FALL       1
stevec_10_LC_1_6_1/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_10_LC_1_6_1/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__86/I                      InMux                          0              5627   2253  FALL       1
I__86/O                      InMux                        320              5947   2253  FALL       1
stevec_11_LC_1_6_2/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_11_LC_1_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_9_LC_1_6_0/lcout
Path End         : stevec_10_LC_1_6_1/in3
Capture Clock    : stevec_10_LC_1_6_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_9_LC_1_6_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_9_LC_1_6_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__145/I                    LocalMux                       0              4490   1571  FALL       1
I__145/O                    LocalMux                     455              4945   1571  FALL       1
I__147/I                    InMux                          0              4945   1571  FALL       1
I__147/O                    InMux                        320              5265   1571  FALL       1
stevec_9_LC_1_6_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_9_LC_1_6_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__68/I                     InMux                          0              5627   2253  FALL       1
I__68/O                     InMux                        320              5947   2253  FALL       1
stevec_10_LC_1_6_1/in3      LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_10_LC_1_6_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_7_LC_1_5_6/lcout
Path End         : stevec_8_LC_1_5_7/in3
Capture Clock    : stevec_8_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_7_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_7_LC_1_5_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__155/I                    LocalMux                       0              4490   1571  FALL       1
I__155/O                    LocalMux                     455              4945   1571  FALL       1
I__157/I                    InMux                          0              4945   1571  FALL       1
I__157/O                    InMux                        320              5265   1571  FALL       1
stevec_7_LC_1_5_6/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_7_LC_1_5_6/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__70/I                     InMux                          0              5627   2253  FALL       1
I__70/O                     InMux                        320              5947   2253  FALL       1
stevec_8_LC_1_5_7/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_8_LC_1_5_7/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_6_LC_1_5_5/lcout
Path End         : stevec_7_LC_1_5_6/in3
Capture Clock    : stevec_7_LC_1_5_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_6_LC_1_5_5/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_6_LC_1_5_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__88/I                     LocalMux                       0              4490   1571  FALL       1
I__88/O                     LocalMux                     455              4945   1571  FALL       1
I__90/I                     InMux                          0              4945   1571  FALL       1
I__90/O                     InMux                        320              5265   1571  FALL       1
stevec_6_LC_1_5_5/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_6_LC_1_5_5/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__71/I                     InMux                          0              5627   2253  FALL       1
I__71/O                     InMux                        320              5947   2253  FALL       1
stevec_7_LC_1_5_6/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_7_LC_1_5_6/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_5_LC_1_5_4/lcout
Path End         : stevec_6_LC_1_5_5/in3
Capture Clock    : stevec_6_LC_1_5_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_5_LC_1_5_4/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_5_LC_1_5_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__93/I                     LocalMux                       0              4490   1571  FALL       1
I__93/O                     LocalMux                     455              4945   1571  FALL       1
I__95/I                     InMux                          0              4945   1571  FALL       1
I__95/O                     InMux                        320              5265   1571  FALL       1
stevec_5_LC_1_5_4/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_5_LC_1_5_4/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__72/I                     InMux                          0              5627   2253  FALL       1
I__72/O                     InMux                        320              5947   2253  FALL       1
stevec_6_LC_1_5_5/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_6_LC_1_5_5/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_4_LC_1_5_3/lcout
Path End         : stevec_5_LC_1_5_4/in3
Capture Clock    : stevec_5_LC_1_5_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_4_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_4_LC_1_5_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__98/I                     LocalMux                       0              4490   1571  FALL       1
I__98/O                     LocalMux                     455              4945   1571  FALL       1
I__100/I                    InMux                          0              4945   1571  FALL       1
I__100/O                    InMux                        320              5265   1571  FALL       1
stevec_4_LC_1_5_3/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_4_LC_1_5_3/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__73/I                     InMux                          0              5627   2253  FALL       1
I__73/O                     InMux                        320              5947   2253  FALL       1
stevec_5_LC_1_5_4/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_5_LC_1_5_4/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_3_LC_1_5_2/lcout
Path End         : stevec_4_LC_1_5_3/in3
Capture Clock    : stevec_4_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_3_LC_1_5_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__103/I                    LocalMux                       0              4490   1571  FALL       1
I__103/O                    LocalMux                     455              4945   1571  FALL       1
I__105/I                    InMux                          0              4945   1571  FALL       1
I__105/O                    InMux                        320              5265   1571  FALL       1
stevec_3_LC_1_5_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_3_LC_1_5_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__74/I                     InMux                          0              5627   2253  FALL       1
I__74/O                     InMux                        320              5947   2253  FALL       1
stevec_4_LC_1_5_3/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_4_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_2_LC_1_5_1/lcout
Path End         : stevec_3_LC_1_5_2/in3
Capture Clock    : stevec_3_LC_1_5_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_2_LC_1_5_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__108/I                    LocalMux                       0              4490   1571  FALL       1
I__108/O                    LocalMux                     455              4945   1571  FALL       1
I__110/I                    InMux                          0              4945   1571  FALL       1
I__110/O                    InMux                        320              5265   1571  FALL       1
stevec_2_LC_1_5_1/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
stevec_2_LC_1_5_1/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__75/I                     InMux                          0              5627   2253  FALL       1
I__75/O                     InMux                        320              5947   2253  FALL       1
stevec_3_LC_1_5_2/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_3_LC_1_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_16_LC_1_6_7/lcout
Path End         : stevec_17_LC_1_7_0/in3
Capture Clock    : stevec_17_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1716
---------------------------------------   ---- 
End-of-path arrival time (ps)             6206
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_16_LC_1_6_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_16_LC_1_6_7/lcout        LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__190/I                        LocalMux                       0              4490   1571  FALL       1
I__190/O                        LocalMux                     455              4945   1571  FALL       1
I__192/I                        InMux                          0              4945   1571  FALL       1
I__192/O                        InMux                        320              5265   1571  FALL       1
stevec_16_LC_1_6_7/in1          LogicCell40_SEQ_MODE_1000      0              5265   2512  FALL       1
stevec_16_LC_1_6_7/carryout     LogicCell40_SEQ_MODE_1000    362              5627   2512  FALL       1
IN_MUX_bfv_1_7_0_/carryinitin   ICE_CARRY_IN_MUX               0              5627   2512  FALL       1
IN_MUX_bfv_1_7_0_/carryinitout  ICE_CARRY_IN_MUX             258              5885   2512  FALL       2
I__80/I                         InMux                          0              5885   2512  FALL       1
I__80/O                         InMux                        320              6206   2512  FALL       1
stevec_17_LC_1_7_0/in3          LogicCell40_SEQ_MODE_1000      0              6206   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__198/I                                          ClkMux                         0              3239  RISE       1
I__198/O                                          ClkMux                       455              3694  RISE       1
stevec_17_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_8_LC_1_5_7/lcout
Path End         : stevec_9_LC_1_6_0/in3
Capture Clock    : stevec_9_LC_1_6_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1716
---------------------------------------   ---- 
End-of-path arrival time (ps)             6206
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_8_LC_1_5_7/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_8_LC_1_5_7/lcout         LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__150/I                        LocalMux                       0              4490   1571  FALL       1
I__150/O                        LocalMux                     455              4945   1571  FALL       1
I__152/I                        InMux                          0              4945   1571  FALL       1
I__152/O                        InMux                        320              5265   1571  FALL       1
stevec_8_LC_1_5_7/in1           LogicCell40_SEQ_MODE_1000      0              5265   2512  FALL       1
stevec_8_LC_1_5_7/carryout      LogicCell40_SEQ_MODE_1000    362              5627   2512  FALL       1
IN_MUX_bfv_1_6_0_/carryinitin   ICE_CARRY_IN_MUX               0              5627   2512  FALL       1
IN_MUX_bfv_1_6_0_/carryinitout  ICE_CARRY_IN_MUX             258              5885   2512  FALL       2
I__69/I                         InMux                          0              5885   2512  FALL       1
I__69/O                         InMux                        320              6206   2512  FALL       1
stevec_9_LC_1_6_0/in3           LogicCell40_SEQ_MODE_1000      0              6206   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__197/I                                          ClkMux                         0              3239  RISE       1
I__197/O                                          ClkMux                       455              3694  RISE       1
stevec_9_LC_1_6_0/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_0_LC_3_5_2/lcout
Path End         : stevec_2_LC_1_5_1/in3
Capture Clock    : stevec_2_LC_1_5_1/clk
Hold Constraint  : 0p
Path slack       : 2636p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1840
---------------------------------------   ---- 
End-of-path arrival time (ps)             6330
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__199/I                                          ClkMux                         0              3239  RISE       1
I__199/O                                          ClkMux                       455              3694  RISE       1
stevec_0_LC_3_5_2/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_0_LC_3_5_2/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__215/I                            Odrv4                          0              4490   2636  FALL       1
I__215/O                            Odrv4                        548              5038   2636  FALL       1
I__218/I                            LocalMux                       0              5038   2636  FALL       1
I__218/O                            LocalMux                     455              5492   2636  FALL       1
I__221/I                            InMux                          0              5492   2636  FALL       1
I__221/O                            InMux                        320              5813   2636  FALL       1
I__222/I                            CascadeMux                     0              5813   2636  FALL       1
I__222/O                            CascadeMux                     0              5813   2636  FALL       1
stevec_1_cry_1_c_LC_1_5_0/in2       LogicCell40_SEQ_MODE_0000      0              5813   2636  FALL       1
stevec_1_cry_1_c_LC_1_5_0/carryout  LogicCell40_SEQ_MODE_0000    196              6009   2636  FALL       2
I__76/I                             InMux                          0              6009   2636  FALL       1
I__76/O                             InMux                        320              6330   2636  FALL       1
stevec_2_LC_1_5_1/in3               LogicCell40_SEQ_MODE_1000      0              6330   2636  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
stevec_2_LC_1_5_1/clk                             LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : stevec_23_LC_3_6_2/in3
Capture Clock    : stevec_23_LC_3_6_2/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2108
---------------------------------------   ---- 
End-of-path arrival time (ps)             6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       4
I__202/I                           LocalMux                       0              4490   2905  FALL       1
I__202/O                           LocalMux                     455              4945   2905  FALL       1
I__204/I                           InMux                          0              4945   2905  FALL       1
I__204/O                           InMux                        320              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__209/I                           LocalMux                       0              5823   2905  FALL       1
I__209/O                           LocalMux                     455              6278   2905  FALL       1
I__211/I                           InMux                          0              6278   2905  FALL       1
I__211/O                           InMux                        320              6598   2905  FALL       1
stevec_23_LC_3_6_2/in3             LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_3_LC_2_8_5/ce
Capture Clock    : U1.q_3_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 4197p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3401
---------------------------------------   ---- 
End-of-path arrival time (ps)             7891
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       4
I__202/I                           LocalMux                       0              4490   2905  FALL       1
I__202/O                           LocalMux                     455              4945   2905  FALL       1
I__204/I                           InMux                          0              4945   2905  FALL       1
I__204/O                           InMux                        320              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__210/I                           Odrv12                         0              5823   4197  FALL       1
I__210/O                           Odrv12                       796              6619   4197  FALL       1
I__212/I                           LocalMux                       0              6619   4197  FALL       1
I__212/O                           LocalMux                     455              7074   4197  FALL       1
I__213/I                           CEMux                          0              7074   4197  FALL       1
I__213/O                           CEMux                        817              7891   4197  FALL       1
U1.q_3_LC_2_8_5/ce                 LogicCell40_SEQ_MODE_1011      0              7891   4197  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_2_LC_2_8_2/ce
Capture Clock    : U1.q_2_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 4197p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3401
---------------------------------------   ---- 
End-of-path arrival time (ps)             7891
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       4
I__202/I                           LocalMux                       0              4490   2905  FALL       1
I__202/O                           LocalMux                     455              4945   2905  FALL       1
I__204/I                           InMux                          0              4945   2905  FALL       1
I__204/O                           InMux                        320              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__210/I                           Odrv12                         0              5823   4197  FALL       1
I__210/O                           Odrv12                       796              6619   4197  FALL       1
I__212/I                           LocalMux                       0              6619   4197  FALL       1
I__212/O                           LocalMux                     455              7074   4197  FALL       1
I__213/I                           CEMux                          0              7074   4197  FALL       1
I__213/O                           CEMux                        817              7891   4197  FALL       1
U1.q_2_LC_2_8_2/ce                 LogicCell40_SEQ_MODE_1010      0              7891   4197  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_1_LC_2_8_1/ce
Capture Clock    : U1.q_1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 4197p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3401
---------------------------------------   ---- 
End-of-path arrival time (ps)             7891
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       4
I__202/I                           LocalMux                       0              4490   2905  FALL       1
I__202/O                           LocalMux                     455              4945   2905  FALL       1
I__204/I                           InMux                          0              4945   2905  FALL       1
I__204/O                           InMux                        320              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__210/I                           Odrv12                         0              5823   4197  FALL       1
I__210/O                           Odrv12                       796              6619   4197  FALL       1
I__212/I                           LocalMux                       0              6619   4197  FALL       1
I__212/O                           LocalMux                     455              7074   4197  FALL       1
I__213/I                           CEMux                          0              7074   4197  FALL       1
I__213/O                           CEMux                        817              7891   4197  FALL       1
U1.q_1_LC_2_8_1/ce                 LogicCell40_SEQ_MODE_1010      0              7891   4197  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : stevec_23_LC_3_6_2/lcout
Path End         : U1.q_0_LC_2_8_0/ce
Capture Clock    : U1.q_0_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 4197p

Capture Clock Arrival Time (nco|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (nco|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         3401
---------------------------------------   ---- 
End-of-path arrival time (ps)             7891
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__200/I                                          ClkMux                         0              3239  RISE       1
I__200/O                                          ClkMux                       455              3694  RISE       1
stevec_23_LC_3_6_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
stevec_23_LC_3_6_2/lcout           LogicCell40_SEQ_MODE_1000    796              4490   2119  FALL       4
I__202/I                           LocalMux                       0              4490   2905  FALL       1
I__202/O                           LocalMux                     455              4945   2905  FALL       1
I__204/I                           InMux                          0              4945   2905  FALL       1
I__204/O                           InMux                        320              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
stevec_RNI20AM6_23_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__210/I                           Odrv12                         0              5823   4197  FALL       1
I__210/O                           Odrv12                       796              6619   4197  FALL       1
I__212/I                           LocalMux                       0              6619   4197  FALL       1
I__212/O                           LocalMux                     455              7074   4197  FALL       1
I__213/I                           CEMux                          0              7074   4197  FALL       1
I__213/O                           CEMux                        817              7891   4197  FALL       1
U1.q_0_LC_2_8_0/ce                 LogicCell40_SEQ_MODE_1010      0              7891   4197  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : U1.q_3_LC_2_8_5/sr
Capture Clock    : U1.q_3_LC_2_8_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (nco|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3270
---------------------------------------   ---- 
End-of-path arrival time (ps)             3270
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           nco                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__231/I                      Odrv4                          0              1192   +INF  FALL       1
I__231/O                      Odrv4                        548              1740   +INF  FALL       1
I__232/I                      Span4Mux_v                     0              1740   +INF  FALL       1
I__232/O                      Span4Mux_v                   548              2288   +INF  FALL       1
I__233/I                      LocalMux                       0              2288   +INF  FALL       1
I__233/O                      LocalMux                     455              2743   +INF  FALL       1
I__234/I                      SRMux                          0              2743   +INF  FALL       1
I__234/O                      SRMux                        527              3270   +INF  FALL       1
U1.q_3_LC_2_8_5/sr            LogicCell40_SEQ_MODE_1011      0              3270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : U1.q_2_LC_2_8_2/sr
Capture Clock    : U1.q_2_LC_2_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (nco|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3220
---------------------------------------   ---- 
End-of-path arrival time (ps)             3220
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           nco                            0                 0   +INF  FALL       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
rst_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__231/I                      Odrv4                          0              1142   +INF  FALL       1
I__231/O                      Odrv4                        548              1690   +INF  FALL       1
I__232/I                      Span4Mux_v                     0              1690   +INF  FALL       1
I__232/O                      Span4Mux_v                   548              2238   +INF  FALL       1
I__233/I                      LocalMux                       0              2238   +INF  FALL       1
I__233/O                      LocalMux                     455              2693   +INF  FALL       1
I__234/I                      SRMux                          0              2693   +INF  FALL       1
I__234/O                      SRMux                        527              3220   +INF  FALL       1
U1.q_2_LC_2_8_2/sr            LogicCell40_SEQ_MODE_1010      0              3220   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_3_LC_2_8_5/lcout
Path End         : LED[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_3_LC_2_8_5/lcout            LogicCell40_SEQ_MODE_1011    796              4490   +INF  RISE       4
I__236/I                         LocalMux                       0              4490   +INF  RISE       1
I__236/O                         LocalMux                     486              4976   +INF  RISE       1
I__240/I                         IoInMux                        0              4976   +INF  RISE       1
I__240/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_3_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[3]                           nco                            0             10743   +INF  FALL       1


++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_3_LC_2_8_5/lcout
Path End         : fout
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6956
---------------------------------------   ----- 
End-of-path arrival time (ps)             11446
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_3_LC_2_8_5/clk                               LogicCell40_SEQ_MODE_1011      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_3_LC_2_8_5/lcout           LogicCell40_SEQ_MODE_1011    796              4490   +INF  FALL       4
I__237/I                        Odrv4                          0              4490   +INF  FALL       1
I__237/O                        Odrv4                        548              5038   +INF  FALL       1
I__241/I                        Span4Mux_s1_h                  0              5038   +INF  FALL       1
I__241/O                        Span4Mux_s1_h                248              5286   +INF  FALL       1
I__242/I                        LocalMux                       0              5286   +INF  FALL       1
I__242/O                        LocalMux                     455              5740   +INF  FALL       1
I__243/I                        IoInMux                        0              5740   +INF  FALL       1
I__243/O                        IoInMux                      320              6061   +INF  FALL       1
fout_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6061   +INF  FALL       1
fout_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9358   +INF  FALL       1
fout_obuf_iopad/DIN             IO_PAD                         0              9358   +INF  FALL       1
fout_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11446   +INF  FALL       1
fout                            nco                            0             11446   +INF  FALL       1


++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_2_LC_2_8_2/lcout
Path End         : LED[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          6253
---------------------------------------   ----- 
End-of-path arrival time (ps)             10743
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_2_LC_2_8_2/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_2_LC_2_8_2/lcout            LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       3
I__245/I                         LocalMux                       0              4490   +INF  RISE       1
I__245/O                         LocalMux                     486              4976   +INF  RISE       1
I__248/I                         IoInMux                        0              4976   +INF  RISE       1
I__248/O                         IoInMux                      382              5358   +INF  RISE       1
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5358   +INF  RISE       1
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8655   +INF  FALL       1
LED_obuf_2_iopad/DIN             IO_PAD                         0              8655   +INF  FALL       1
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             10743   +INF  FALL       1
LED[2]                           nco                            0             10743   +INF  FALL       1


++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : U1.q_1_LC_2_8_1/sr
Capture Clock    : U1.q_1_LC_2_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (nco|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3270
---------------------------------------   ---- 
End-of-path arrival time (ps)             3270
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           nco                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__231/I                      Odrv4                          0              1192   +INF  FALL       1
I__231/O                      Odrv4                        548              1740   +INF  FALL       1
I__232/I                      Span4Mux_v                     0              1740   +INF  FALL       1
I__232/O                      Span4Mux_v                   548              2288   +INF  FALL       1
I__233/I                      LocalMux                       0              2288   +INF  FALL       1
I__233/O                      LocalMux                     455              2743   +INF  FALL       1
I__234/I                      SRMux                          0              2743   +INF  FALL       1
I__234/O                      SRMux                        527              3270   +INF  FALL       1
U1.q_1_LC_2_8_1/sr            LogicCell40_SEQ_MODE_1010      0              3270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_1_LC_2_8_1/lcout
Path End         : LED[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7453
---------------------------------------   ----- 
End-of-path arrival time (ps)             11943
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_1_LC_2_8_1/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_1_LC_2_8_1/lcout            LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       3
I__250/I                         Odrv4                          0              4490   +INF  RISE       1
I__250/O                         Odrv4                        517              5007   +INF  RISE       1
I__253/I                         IoSpan4Mux                     0              5007   +INF  RISE       1
I__253/O                         IoSpan4Mux                   424              5430   +INF  RISE       1
I__255/I                         Span4Mux_s1_h                  0              5430   +INF  RISE       1
I__255/O                         Span4Mux_s1_h                258              5689   +INF  RISE       1
I__256/I                         LocalMux                       0              5689   +INF  RISE       1
I__256/O                         LocalMux                     486              6175   +INF  RISE       1
I__257/I                         IoInMux                        0              6175   +INF  RISE       1
I__257/O                         IoInMux                      382              6557   +INF  RISE       1
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6557   +INF  RISE       1
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9855   +INF  FALL       1
LED_obuf_1_iopad/DIN             IO_PAD                         0              9855   +INF  FALL       1
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             11943   +INF  FALL       1
LED[1]                           nco                            0             11943   +INF  FALL       1


++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst
Path End         : U1.q_0_LC_2_8_0/sr
Capture Clock    : U1.q_0_LC_2_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (nco|clk:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3270
---------------------------------------   ---- 
End-of-path arrival time (ps)             3270
 
Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst                           nco                            0                 0   +INF  RISE       1
rst_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
rst_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
rst_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
rst_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__231/I                      Odrv4                          0              1192   +INF  FALL       1
I__231/O                      Odrv4                        548              1740   +INF  FALL       1
I__232/I                      Span4Mux_v                     0              1740   +INF  FALL       1
I__232/O                      Span4Mux_v                   548              2288   +INF  FALL       1
I__233/I                      LocalMux                       0              2288   +INF  FALL       1
I__233/O                      LocalMux                     455              2743   +INF  FALL       1
I__234/I                      SRMux                          0              2743   +INF  FALL       1
I__234/O                      SRMux                        527              3270   +INF  FALL       1
U1.q_0_LC_2_8_0/sr            LogicCell40_SEQ_MODE_1010      0              3270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1.q_0_LC_2_8_0/lcout
Path End         : LED[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          7494
---------------------------------------   ----- 
End-of-path arrival time (ps)             11984
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               nco                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__194/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__194/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__195/I                                          GlobalMux                      0              3012  RISE       1
I__195/O                                          GlobalMux                    227              3239  RISE       1
I__201/I                                          ClkMux                         0              3239  RISE       1
I__201/O                                          ClkMux                       455              3694  RISE       1
U1.q_0_LC_2_8_0/clk                               LogicCell40_SEQ_MODE_1010      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
U1.q_0_LC_2_8_0/lcout            LogicCell40_SEQ_MODE_1010    796              4490   +INF  RISE       2
I__259/I                         Odrv4                          0              4490   +INF  RISE       1
I__259/O                         Odrv4                        517              5007   +INF  RISE       1
I__261/I                         Span4Mux_s2_h                  0              5007   +INF  RISE       1
I__261/O                         Span4Mux_s2_h                300              5306   +INF  RISE       1
I__262/I                         IoSpan4Mux                     0              5306   +INF  RISE       1
I__262/O                         IoSpan4Mux                   424              5730   +INF  RISE       1
I__263/I                         LocalMux                       0              5730   +INF  RISE       1
I__263/O                         LocalMux                     486              6216   +INF  RISE       1
I__264/I                         IoInMux                        0              6216   +INF  RISE       1
I__264/O                         IoInMux                      382              6598   +INF  RISE       1
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6598   +INF  RISE       1
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9896   +INF  FALL       1
LED_obuf_0_iopad/DIN             IO_PAD                         0              9896   +INF  FALL       1
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             11984   +INF  FALL       1
LED[0]                           nco                            0             11984   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

