"""
DARION LOGIC SIM — MASTER INTEGRITY TEST SUITE
Merges core, IC, IO, and Event Manager tests into a single script.
"""

import time
import sys
import os
import gc
import random
import platform
import tempfile
import json
from collections import deque
import unittest
import io
# Force the standard output to use UTF-8
# Force the standard output to use UTF-8
import sys
if hasattr(sys, 'stdout') and hasattr(sys.stdout, 'reconfigure'):
    sys.stdout.reconfigure(encoding='utf-8')
try:
    import ctypes
    if sys.platform == 'win32':
        ctypes.windll.kernel32.SetConsoleOutputCP(65001)
except Exception:
    pass

# --- CONFIGURATION & SETUP ---
sys.setrecursionlimit(10_000)
LOG_FILE = "master_test_results.txt"

import argparse
parser = argparse.ArgumentParser(description='Run Master Integrity Tests')
parser.add_argument('--engine', action='store_true', help='Use Python engine backend (default: Reactor/Cython)')
parser.add_argument('--optimize', action='store_true', default=None, help='Call c.optimize() on circuits (default: enabled)')
parser.add_argument('--raw', action='store_true', help='Disable topological optimization (use raw netlist order)')
args, unknown = parser.parse_known_args()

base_dir = os.getcwd()
# Fix script_dir resolution for integrity_test.py
script_dir = os.path.dirname(os.path.abspath(__file__))
root_dir = os.path.dirname(script_dir)

sys.path.append(os.path.join(root_dir, 'control'))

use_reactor = not args.engine  # Reactor (Cython) is default; --engine switches to Python

if use_reactor:
    print("Using Reactor (Cython) Backend")
    sys.path.insert(0, os.path.join(root_dir, 'reactor'))
else:
    print("Using Engine (Python) Backend")
    sys.path.insert(0, os.path.join(root_dir, 'engine'))

try:
    import psutil
    process = psutil.Process(os.getpid())
    HAS_PSUTIL = True
except ImportError:
    HAS_PSUTIL = False

from Circuit import Circuit
from Event_Manager import Event
import Const
from Const import *
from Gates import Gate, Variable, Probe
from IC import IC
from Control import Add, AddIC, Delete, Connect, Disconnect, Paste, Toggle, SetLimits, Rename

Const.LIMIT = 100_000
USE_OPTIMIZE = False if args.raw else True
USE_COUNTER=not use_reactor

class AggressiveTestSuite:
    def __init__(self):
        self.circuit = Circuit()
        self.event_manager = Event()
        self.passed = 0
        self.failed = 0
        self.test_count = 0
        self.perf_metrics = {}
        self.section_passed = 0
        self.section_failed = 0
        self.section_metrics = {}  # Store timing/memory per section
        self.failures = []
        self.log_file = open(LOG_FILE, 'a', encoding='utf-8')
        from datetime import datetime
        self.log_file.write(f"\n\n{'='*70}\n")
        self.log_file.write(f"TEST RUN: {datetime.now().strftime('%Y-%m-%d %H:%M:%S')}\n")
        self.log_file.write(f"{'='*70}\n")
        
    def log(self, msg, console=False):
        """Write to log file, optionally also to console."""
        self.log_file.write(msg + "\n")
        if console:
            print(msg)
            sys.stdout.flush()

    def timer(self, func):
        """
        Modified timer: Disables GC during execution to ensure consistency.
        Does NOT perform warmup (warmup must be done by the caller to handle state).
        """
        gc_enabled = gc.isenabled()
        gc.disable()
        
        start = time.perf_counter_ns()
        func()
        end = time.perf_counter_ns()
        
        if gc_enabled:
            gc.enable()
            
        return (end - start) / 1_000_000

    def maybe_optimize(self, c):
        """If --optimize was passed, call c.optimize() to reorder internal memory layout."""
        if USE_OPTIMIZE:
            c.optimize()

    @staticmethod
    def format_time(ms):
        """Format a time value (in ms) with adaptive units."""
        if ms >= 1000:
            return f"{ms / 1000:.2f} s"
        elif ms >= 0.1:
            return f"{ms:.2f} ms"
        elif ms >= 0.001:
            return f"{ms * 1000:.1f} µs"
        else:
            return f"{ms * 1_000_000:.0f} ns"

    def assert_test(self, condition, test_name, details=""):
        self.test_count += 1
        self._subsection_tests += 1
        
        if condition:
            self.passed += 1
            self.section_passed += 1
            self._print_status()
            return True
        else:
            self.failed += 1
            self.section_failed += 1
            
            # Move to next line to print failure, then reprint status
            print() 
            msg = f"    [FAIL] {test_name} {details}"
            print(msg)
            self.log(msg)
            self.failures.append(msg)
            
            self._print_status(force=True)
            return False

    def section(self, title):
        # End previous section - record metrics
        if hasattr(self, '_current_section') and hasattr(self, '_section_start'):
            duration = (time.perf_counter_ns() - self._section_start) / 1_000_000
            mem_delta = 0
            if HAS_PSUTIL:
                mem_delta = (process.memory_info().rss - self._section_mem) / 1024 / 1024
            
            status = "PASS" if self.section_failed == 0 else "FAIL"
            self.section_metrics[self._current_section] = {
                'passed': self.section_passed,
                'failed': self.section_failed,
                'time_ms': duration,
                'mem_mb': mem_delta,
                'status': status
            }
            # Show section completion
            if self._current_section != "_END_":
                status_icon = "[OK]" if self.section_failed == 0 else "[FAIL]"
                fail_str = f" | {self.section_failed} FAILED" if self.section_failed > 0 else ""
                print(f"  {status_icon} {self._current_section}: {self.section_passed} passed{fail_str} ({duration:.0f}ms)")
                sys.stdout.flush()
        
        # Start new section
        self._current_section = title
        self._section_start = time.perf_counter_ns()
        if HAS_PSUTIL:
            self._section_mem = process.memory_info().rss
        self.section_passed = 0
        self.section_failed = 0
        gc.collect()
        
        # Show section start
        if title != "_END_":
            print(f"\n[{title}]")
            sys.stdout.flush()

    def subsection(self, title):
        # Show subsection being tested
        self._subsection_title = title
        self._subsection_start = time.perf_counter_ns()
        self._subsection_tests = 0
        self._print_status(force=True)

    def _print_status(self, force=False, suffix=""):
        if not force and self._subsection_tests % 100 != 0:
            return
        
        # Simple spinner or progress
        spinners = "|/-\\"
        spin_char = spinners[(self._subsection_tests // 100) % 4]
        
        passed = self.section_passed
        failed = self.section_failed
        
        # \r to return to start of line, clear roughly 80 chars
        msg = f"\r  - {self._subsection_title}: {spin_char} {passed} OK"
        if failed > 0:
            msg += f" | {failed} FAIL"
        
        if suffix:
            msg += f" {suffix}"
            
        print(f"{msg:<80}", end="", flush=True)

    def subsection_done(self):
        # Mark subsection complete
        duration = (time.perf_counter_ns() - self._subsection_start) / 1_000_000
        
        # Final static print to overwrite the dynamic line
        status = "OK" if self.section_failed == 0 else "FAIL"
        
        msg = f"\r  - {self._subsection_title}: {self.section_passed} {status} ({duration:.0f}ms)"
        print(f"{msg:<80}", flush=True)

    async def progress(self, current, total, interval=10000):
        """Show progress during long operations"""
        if current > 0 and current % interval == 0:
            pct = 100 * current / total
            self._print_status(force=True, suffix=f"[{pct:.0f}%]")
            await asyncio.sleep(0)

    async def run_all(self):
        print(f"System: {platform.system()} | Python {platform.python_version()}")
        print(f"Log file: {LOG_FILE}")
        print(f"{'-'*70}")

        self.log(f"DARION LOGIC SIM - AGGRESSIVE TEST SUITE", console=False)
        self.log(f"System: {platform.system()} {platform.release()} | Python {platform.python_version()}")
        if HAS_PSUTIL:
            self.log(f"Initial RAM: {process.memory_info().rss / 1024 / 1024:.2f} MB")

        # ==================== PART 1: HEAVY UNIT TESTS ====================
        self.section("UNIT TESTS")
        await self.test_gate_Construction_heavy()
        await self.test_gate_logic_exhaustive()
        await self.test_profile_stress()
        await self.test_book_tracking_stress()
        await self.test_connection_stress()
        await self.test_delete_stress()  # New test
        await self.test_disconnection_stress()
        await self.test_variable_rapid_toggle()
        await self.test_probe_chain_stress()
        await self.test_io_pins_stress()
        await self.test_setlimits_stress()
        
        # ==================== PART 1.5: COMPREHENSIVE COVERAGE ====================
        self.section("COMPREHENSIVE COVERAGE")
        await self.test_every_gate_simulate()

        await self.test_every_gate_multi_input()
        await self.test_all_gate_methods()
        await self.test_all_circuit_methods()
        await self.test_mixed_gate_circuit()
        await self.test_transfer_info()
        
        # ==================== PART 2: CIRCUIT STRESS ====================
        self.section("CIRCUIT STRESS")
        await self.test_circuit_management_stress()
        await self.test_propagation_deep_chain()
        await self.test_propagation_wide_fanout()

        await self.test_hide_reveal_stress()
        await self.test_reset_stress()
        
        # ==================== PART 3: EVENT MANAGER STRESS ====================
        self.section("EVENT MANAGER")
        await self.test_undo_redo_stress()
        await self.test_rapid_undo_redo()
        
        # ==================== PART 4: IC STRESS (COMPREHENSIVE) ====================
        self.section("IC TESTS")
        await self.test_ic_basic_functionality()
        await self.test_ic_nested()
        await self.test_ic_deeply_nested()
        await self.test_ic_many_pins()
        await self.test_ic_complex_internal()
        await self.test_ic_save_load()
        await self.test_ic_hide_reveal()
        await self.test_ic_reset()
        await self.test_ic_copy_paste()
        await self.test_ic_massive_internal()
        await self.test_ic_cascade()
        await self.test_ic_multi_output()
        await self.test_ic_stress_bulk()
        await self.test_ic_pin_change_and_reorder()
        
        # ==================== PART 5: SERIALIZATION STRESS ====================
        self.section("SERIALIZATION")
        await self.test_save_load_large_circuit()
        await self.test_copy_paste_stress()
        await self.test_copy_paste_complex()  # New test
        
        # ==================== PART 6: TRUTH TABLE STRESS ====================
        self.section("TRUTH TABLE")
        await self.test_truth_table_4_inputs()
        await self.test_truth_table_6_inputs()
        await self.test_truth_table_8_inputs()
        await self.test_truth_table_10_inputs()
        await self.test_truth_table_complex()
        await self.test_truth_table_partial()
        
        # ==================== PART 7.5: REFRESH / OPTIMIZE (Reactor only) ====================
        if use_reactor:
            self.section("REFRESH / OPTIMIZE")
            await self.test_optimize_topological_order()
            await self.test_optimize_location_remap()
            await self.test_refresh_trims_trailing_deleted()
            await self.test_delobj_marks_negative_type()
            await self.test_delobj_counter_decrements()
            await self.test_refresh_delete_middle_gate()
            await self.test_refresh_delete_all_gates()
            await self.test_optimize_functional_correctness()
            await self.test_optimize_cache_ordering()
            await self.test_optimize_with_cycles()
            await self.test_refresh_after_ic_deletion()
            await self.test_optimize_reconnect_after()
            await self.test_refresh_idempotent()
            await self.test_optimize_large_circuit()
            await self.test_optimize_gate_verse_sync()
            await self.test_refresh_delete_readd()
        else:
            print("\n[REFRESH / OPTIMIZE] Skipped (Reactor-only, use --reactor)")

        # ==================== PART 8: REAL-WORLD STRESS ====================
        self.section("REAL-WORLD STRESS")
        await self.test_ripple_adder_correctness(bits=16)
        await self.test_sr_latch_metastability(count=1000)
        await self.test_mux_tree(select_bits=10)
        await self.test_ring_oscillator(length=50)
        await self.test_decoder_encoder(bits=8)
        await self.test_cascade_adder_pipeline(stages=4, bits=8)
        await self.test_xor_parity_generator(bits=1024)
        await self.test_glitch_propagation(depth=500)
        await self.test_hot_swap_under_load(count=200)
        await self.test_reconvergent_fanout(depth=10)

        # Finalize last section
        self.section("_END_")  # Trigger saving of last section metrics
        
        # ==================== SUMMARY ====================
        self.print_summary()
        self.log_file.close()

    def print_summary(self):
        def out(msg):
            print(msg)
            self.log(msg)
        
        out(f"\n{'='*70}")
        out(f"  SECTION RESULTS")
        out(f"{'='*70}")
        out(f"  {'Section':<25} {'Tests':>8} {'Time':>10} {'Memory':>10} {'Status':>8}")
        out(f"  {'-'*25} {'-'*8} {'-'*10} {'-'*10} {'-'*8}")
        
        for name, m in self.section_metrics.items():
            if name == "_END_":
                continue
            tests = f"{m['passed']}"
            if m['failed'] > 0:
                tests = f"{m['passed']}/{m['passed']+m['failed']}"
            time_str = f"{m['time_ms']:.0f} ms" if m['time_ms'] >= 1 else f"{m['time_ms']*1000:.0f} us"
            mem_str = f"+{m['mem_mb']:.1f} MB" if m['mem_mb'] >= 0.1 else "~0 MB"
            status = "PASS" if m['status'] == "PASS" else "FAIL"
            out(f"  {name:<25} {tests:>8} {time_str:>10} {mem_str:>10} {status:>8}")
        
        total = self.passed + self.failed
        
        # Show failures if any
        if self.failures:
            out(f"\n  FAILURES:")
            for f in self.failures[:10]:
                out(f"    {f}")
            if len(self.failures) > 10:
                out(f"    ... and {len(self.failures)-10} more")
        
        # Final result
        out(f"\n{'='*70}")
        out(f"  TOTAL: {self.passed}/{total} tests ({100*self.passed/total:.1f}%)")
        if self.failed == 0:
            out(f"  [SUCCESS] ALL TESTS PASSED")
        else:
            out(f"  [FAILURE] {self.failed} TESTS FAILED")
        print(f"\nResults saved to: {LOG_FILE}")

    # =========================================================================
    # PART 1: HEAVY UNIT TESTS
    # =========================================================================

    async def test_gate_Construction_heavy(self):
        self.subsection("Gate Construction (1000 each)")
        gate_types = [
            (Const.NOT_ID, 'NOT'),
            (Const.AND_ID, 'AND'),
            (Const.NAND_ID, 'NAND'),
            (Const.OR_ID, 'OR'),
            (Const.NOR_ID, 'NOR'),
            (Const.XOR_ID, 'XOR'),
            (Const.XNOR_ID, 'XNOR')
        ]
        count = 1000
        
        c = Circuit()
        for gate_id, gate_name in gate_types:
            gates = [c.getcomponent(gate_id) for _ in range(count)]
            all_unknown = all(g.output == Const.UNKNOWN for g in gates)
            self.assert_test(len(gates) == count and all_unknown, f"{gate_name} x{count}")

    async def test_gate_logic_exhaustive(self):
        self.subsection("Gate Logic (Full Truth Tables)")
        
        truth_tables = {
            'AND_ID':  [(0,0,0), (0,1,0), (1,0,0), (1,1,1)],
            'NAND_ID': [(0,0,1), (0,1,1), (1,0,1), (1,1,0)],
            'OR_ID':   [(0,0,0), (0,1,1), (1,0,1), (1,1,1)],
            'NOR_ID':  [(0,0,1), (0,1,0), (1,0,0), (1,1,0)],
            'XOR_ID':  [(0,0,0), (0,1,1), (1,0,1), (1,1,0)],
            'XNOR_ID': [(0,0,1), (0,1,0), (1,0,0), (1,1,1)],
        }
        
        for name, table in truth_tables.items():
            c = Circuit()
            c.simulate(Const.SIMULATE)
            v1, v2 = c.getcomponent(Const.VARIABLE_ID), c.getcomponent(Const.VARIABLE_ID)
            g = c.getcomponent(getattr(Const, name))
            c.connect(g, v1, 0)
            c.connect(g, v2, 1)
            
            all_pass = True
            for a, b, expected in table:
                c.toggle(v1, a)
                c.toggle(v2, b)
                actual = 1 if g.output == Const.HIGH else 0
                if actual != expected:
                    all_pass = False
                    break
            self.assert_test(all_pass, f"{name} truth table")
        
        # NOT gate
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v = c.getcomponent(Const.VARIABLE_ID)
        n = c.getcomponent(Const.NOT_ID)
        c.connect(n, v, 0)
        
        all_correct = True
        for i in range(100):
            val = i % 2
            c.toggle(v, val)
            expected = Const.LOW if val else Const.HIGH
            if n.output != expected:
                all_correct = False
                break
        self.assert_test(all_correct, "NOT gate 100 toggles")

    async def test_profile_stress(self):
        self.subsection("Profile Operations (1000 connections)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        source = c.getcomponent(Const.VARIABLE_ID)
        
        # Create a constant rail for the second input of AND gates
        const_high = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(const_high, Const.HIGH)
        
        gates = []
        for i in range(1000):
            g = c.getcomponent(Const.AND_ID)
            # Use 2 inputs properly: Source -> 0, Const_High -> 1
            c.connect(g, source, 0)
            c.connect(g, const_high, 1)
            gates.append(g)
        
        self.assert_test(len(source.hitlist) == 1000, "1000 profiles created")
        
        c.toggle(source, Const.HIGH)
        all_high = all(g.output == Const.HIGH for g in gates)
        self.assert_test(all_high, "All 1000 gates received signal")

    async def test_book_tracking_stress(self):
        self.subsection("Book Tracking (100-input gate)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        g = c.getcomponent(Const.AND_ID)
        c.setlimits(g, 100)
        
        variables = []
        for i in range(100):
            v = c.getcomponent(Const.VARIABLE_ID)
            c.toggle(v, Const.LOW)
            c.connect(g, v, i)
            variables.append(v)
        
        self.assert_test(g.book[Const.LOW] == 100, f"100 LOW tracked")
        
        for i in range(50):
            c.toggle(variables[i], Const.HIGH)
        
        self.assert_test(g.book[Const.HIGH] == 50, "50 HIGH after toggle")
        
        for i in range(50, 100):
            c.toggle(variables[i], Const.HIGH)
        self.assert_test(g.output == Const.HIGH, "AND(100 HIGH) = HIGH")

    async def test_connection_stress(self):
        self.subsection("Connection Stress (500 cycles)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v = c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.AND_ID)
        
        # Each connect and disconnect is individually verified (1000 total assertions)
        for i in range(500):
            c.connect(g, v, 0)
            self.assert_test(g.sources[0] == v, f"Cycle {i}: Connected")
            c.disconnect(g, 0)
            self.assert_test(g.sources[0] is None, f"Cycle {i}: Disconnected")

    async def test_disconnection_stress(self):
        self.subsection("Disconnection (50-source gate)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        g = c.getcomponent(Const.AND_ID)
        c.setlimits(g, 50)
        
        for i in range(50):
            v = c.getcomponent(Const.VARIABLE_ID)
            c.connect(g, v, i)
            c.toggle(v, Const.HIGH)
        
        for i in range(49, -1, -1):
            c.disconnect(g, i)
        
        all_none = all(g.sources[i] is None for i in range(50))
        self.assert_test(all_none, "All 50 sources cleared")

    async def test_variable_rapid_toggle(self):
        self.subsection("Variable Rapid Toggle (10000)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        probe = c.getcomponent(Const.BUFFER_ID)
        c.connect(probe, v, 0)
        
        start = time.perf_counter_ns()
        for i in range(10000):
            c.toggle(v, i % 2)
        end = time.perf_counter_ns()
        
        duration_ms = (end - start) / 1_000_000
        self.assert_test(v.output == Const.HIGH, f"Final state correct ({duration_ms:.1f}ms)")

    async def test_probe_chain_stress(self):
        self.subsection("Probe Chain (100 probes)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        probes = [c.getcomponent(Const.BUFFER_ID) for _ in range(100)]
        for p in probes:
            c.connect(p, v, 0)
        
        c.toggle(v, Const.HIGH)
        all_high = all(p.output == Const.HIGH for p in probes)
        self.assert_test(all_high, "All 100 probes HIGH")

    async def test_io_pins_stress(self):
        self.subsection("IO Pins (50 chains)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        for _ in range(50):
            v = c.getcomponent(Const.VARIABLE_ID)
            inp = c.getcomponent(Const.IC_INPUT_PIN_ID)
            out = c.getcomponent(Const.IC_OUTPUT_PIN_ID)
            g = c.getcomponent(Const.NOT_ID)
            c.connect(inp, v, 0)
            c.connect(g, inp, 0)
            c.connect(out, g, 0)
            c.toggle(v, Const.HIGH)
        
        self.assert_test(True, "50 IO pin chains created")

    async def test_setlimits_stress(self):
        self.subsection("setlimits (Expand/Contract)")
        c = Circuit()
        g = c.getcomponent(Const.AND_ID)
        
        passed = True
        for size in [10, 100, 200, 250, 200, 100, 10, 2]:
            c.setlimits(g, size)
            if g.inputlimit != size:
                passed = False
                break
        self.assert_test(passed, "Expand/contract 2->1000->2")

    # =========================================================================
    # PART 1.5: COMPREHENSIVE COVERAGE
    # =========================================================================

    async def test_every_gate_simulate(self):
        """Test every gate type in SIMULATE mode with full truth table verification."""
        self.subsection("Every Gate (SIMULATE mode)")

        # --- NOT gate ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v = c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.NOT_ID)
        c.connect(g, v, 0)
        c.toggle(v, Const.HIGH)
        self.assert_test(g.output == Const.LOW, "NOT(1)=0")
        c.toggle(v, Const.LOW)
        self.assert_test(g.output == Const.HIGH, "NOT(0)=1")

        # --- AND gate ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v1, v2 = c.getcomponent(Const.VARIABLE_ID), c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.AND_ID)
        c.connect(g, v1, 0); c.connect(g, v2, 1)
        for a, b, exp in [(0,0,Const.LOW),(0,1,Const.LOW),(1,0,Const.LOW),(1,1,Const.HIGH)]:
            c.toggle(v1, a); c.toggle(v2, b)
            self.assert_test(g.output == exp, f"AND({a},{b})={1 if exp==Const.HIGH else 0}")

        # --- NAND gate ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v1, v2 = c.getcomponent(Const.VARIABLE_ID), c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.NAND_ID)
        c.connect(g, v1, 0); c.connect(g, v2, 1)
        for a, b, exp in [(0,0,Const.HIGH),(0,1,Const.HIGH),(1,0,Const.HIGH),(1,1,Const.LOW)]:
            c.toggle(v1, a); c.toggle(v2, b)
            self.assert_test(g.output == exp, f"NAND({a},{b})={1 if exp==Const.HIGH else 0}")

        # --- OR gate ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v1, v2 = c.getcomponent(Const.VARIABLE_ID), c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.OR_ID)
        c.connect(g, v1, 0); c.connect(g, v2, 1)
        for a, b, exp in [(0,0,Const.LOW),(0,1,Const.HIGH),(1,0,Const.HIGH),(1,1,Const.HIGH)]:
            c.toggle(v1, a); c.toggle(v2, b)
            self.assert_test(g.output == exp, f"OR({a},{b})={1 if exp==Const.HIGH else 0}")

        # --- NOR gate ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v1, v2 = c.getcomponent(Const.VARIABLE_ID), c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.NOR_ID)
        c.connect(g, v1, 0); c.connect(g, v2, 1)
        for a, b, exp in [(0,0,Const.HIGH),(0,1,Const.LOW),(1,0,Const.LOW),(1,1,Const.LOW)]:
            c.toggle(v1, a); c.toggle(v2, b)
            self.assert_test(g.output == exp, f"NOR({a},{b})={1 if exp==Const.HIGH else 0}")

        # --- XOR gate ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v1, v2 = c.getcomponent(Const.VARIABLE_ID), c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.XOR_ID)
        c.connect(g, v1, 0); c.connect(g, v2, 1)
        for a, b, exp in [(0,0,Const.LOW),(0,1,Const.HIGH),(1,0,Const.HIGH),(1,1,Const.LOW)]:
            c.toggle(v1, a); c.toggle(v2, b)
            self.assert_test(g.output == exp, f"XOR({a},{b})={1 if exp==Const.HIGH else 0}")

        # --- XNOR gate ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v1, v2 = c.getcomponent(Const.VARIABLE_ID), c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.XNOR_ID)
        c.connect(g, v1, 0); c.connect(g, v2, 1)
        for a, b, exp in [(0,0,Const.HIGH),(0,1,Const.LOW),(1,0,Const.LOW),(1,1,Const.HIGH)]:
            c.toggle(v1, a); c.toggle(v2, b)
            self.assert_test(g.output == exp, f"XNOR({a},{b})={1 if exp==Const.HIGH else 0}")

        # --- Variable ---
        c = Circuit()
        v = c.getcomponent(Const.VARIABLE_ID)
        self.assert_test(v.output == Const.UNKNOWN, "Variable initial=UNKNOWN")
        c.simulate(Const.SIMULATE)
        c.toggle(v, Const.HIGH)
        self.assert_test(v.output == Const.HIGH, "Variable toggle HIGH")
        c.toggle(v, Const.LOW)
        self.assert_test(v.output == Const.LOW, "Variable toggle LOW")

        # --- Probe ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v = c.getcomponent(Const.VARIABLE_ID)
        p = c.getcomponent(Const.BUFFER_ID)
        c.connect(p, v, 0)
        c.toggle(v, Const.HIGH)
        self.assert_test(p.output == Const.HIGH, "Probe follows HIGH")
        c.toggle(v, Const.LOW)
        self.assert_test(p.output == Const.LOW, "Probe follows LOW")

        # --- In ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v = c.getcomponent(Const.VARIABLE_ID)
        inp = c.getcomponent(Const.IC_INPUT_PIN_ID)
        c.connect(inp, v, 0)
        c.toggle(v, Const.HIGH)
        self.assert_test(inp.output == Const.HIGH, "In follows HIGH")

        # --- Out ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        v = c.getcomponent(Const.VARIABLE_ID)
        inp = c.getcomponent(Const.IC_INPUT_PIN_ID)
        n = c.getcomponent(Const.NOT_ID)
        out = c.getcomponent(Const.IC_OUTPUT_PIN_ID)
        c.connect(inp, v, 0)
        c.connect(n, inp, 0)
        c.connect(out, n, 0)
        c.toggle(v, Const.HIGH)
        self.assert_test(out.output == Const.LOW, "Out chain: V->InPin->NOT->OutPin")



    async def test_every_gate_multi_input(self):
        """Test every gate type with more than 2 inputs (expanded via setlimits)."""
        self.subsection("Every Gate (Multi-Input)")

        # Test 4-input gates for each type
        n_inputs = 4

        # AND: all HIGH -> HIGH, any LOW -> LOW
        c = Circuit()
        c.simulate(Const.SIMULATE)
        g = c.getcomponent(Const.AND_ID)
        c.setlimits(g, n_inputs)
        vs = [c.getcomponent(Const.VARIABLE_ID) for _ in range(n_inputs)]
        for i, v in enumerate(vs): c.connect(g, v, i)
        for v in vs: c.toggle(v, Const.HIGH)
        self.assert_test(g.output == Const.HIGH, "AND(4): all HIGH -> HIGH")
        c.toggle(vs[0], Const.LOW)
        self.assert_test(g.output == Const.LOW, "AND(4): one LOW -> LOW")

        # NAND: all HIGH -> LOW, any LOW -> HIGH
        c = Circuit()
        c.simulate(Const.SIMULATE)
        g = c.getcomponent(Const.NAND_ID)
        c.setlimits(g, n_inputs)
        vs = [c.getcomponent(Const.VARIABLE_ID) for _ in range(n_inputs)]
        for i, v in enumerate(vs): c.connect(g, v, i)
        for v in vs: c.toggle(v, Const.HIGH)
        self.assert_test(g.output == Const.LOW, "NAND(4): all HIGH -> LOW")
        c.toggle(vs[0], Const.LOW)
        self.assert_test(g.output == Const.HIGH, "NAND(4): one LOW -> HIGH")

        # OR: any HIGH -> HIGH, all LOW -> LOW
        c = Circuit()
        c.simulate(Const.SIMULATE)
        g = c.getcomponent(Const.OR_ID)
        c.setlimits(g, n_inputs)
        vs = [c.getcomponent(Const.VARIABLE_ID) for _ in range(n_inputs)]
        for i, v in enumerate(vs): c.connect(g, v, i)
        for v in vs: c.toggle(v, Const.LOW)
        self.assert_test(g.output == Const.LOW, "OR(4): all LOW -> LOW")
        c.toggle(vs[0], Const.HIGH)
        self.assert_test(g.output == Const.HIGH, "OR(4): one HIGH -> HIGH")

        # NOR: all LOW -> HIGH, any HIGH -> LOW
        c = Circuit()
        c.simulate(Const.SIMULATE)
        g = c.getcomponent(Const.NOR_ID)
        c.setlimits(g, n_inputs)
        vs = [c.getcomponent(Const.VARIABLE_ID) for _ in range(n_inputs)]
        for i, v in enumerate(vs): c.connect(g, v, i)
        for v in vs: c.toggle(v, Const.LOW)
        self.assert_test(g.output == Const.HIGH, "NOR(4): all LOW -> HIGH")
        c.toggle(vs[0], Const.HIGH)
        self.assert_test(g.output == Const.LOW, "NOR(4): one HIGH -> LOW")

        # XOR: odd number of HIGHs -> HIGH, even -> LOW
        c = Circuit()
        c.simulate(Const.SIMULATE)
        g = c.getcomponent(Const.XOR_ID)
        c.setlimits(g, n_inputs)
        vs = [c.getcomponent(Const.VARIABLE_ID) for _ in range(n_inputs)]
        for i, v in enumerate(vs): c.connect(g, v, i)
        for v in vs: c.toggle(v, Const.LOW)
        self.assert_test(g.output == Const.LOW, "XOR(4): 0 HIGH -> LOW")
        c.toggle(vs[0], Const.HIGH)
        self.assert_test(g.output == Const.HIGH, "XOR(4): 1 HIGH -> HIGH")
        c.toggle(vs[1], Const.HIGH)
        self.assert_test(g.output == Const.LOW, "XOR(4): 2 HIGH -> LOW")
        c.toggle(vs[2], Const.HIGH)
        self.assert_test(g.output == Const.HIGH, "XOR(4): 3 HIGH -> HIGH")

        # XNOR: even number of HIGHs -> HIGH, odd -> LOW
        c = Circuit()
        c.simulate(Const.SIMULATE)
        g = c.getcomponent(Const.XNOR_ID)
        c.setlimits(g, n_inputs)
        vs = [c.getcomponent(Const.VARIABLE_ID) for _ in range(n_inputs)]
        for i, v in enumerate(vs): c.connect(g, v, i)
        for v in vs: c.toggle(v, Const.LOW)
        self.assert_test(g.output == Const.HIGH, "XNOR(4): 0 HIGH -> HIGH")
        c.toggle(vs[0], Const.HIGH)
        self.assert_test(g.output == Const.LOW, "XNOR(4): 1 HIGH -> LOW")
        c.toggle(vs[1], Const.HIGH)
        self.assert_test(g.output == Const.HIGH, "XNOR(4): 2 HIGH -> HIGH")

        # NOT cannot expand
        c = Circuit()
        n = c.getcomponent(Const.NOT_ID)
        result = c.setlimits(n, 4)
        self.assert_test(result == False, "NOT setlimits(4) returns False")

        # Probe cannot expand
        c = Circuit()
        p = c.getcomponent(Const.BUFFER_ID)
        result = c.setlimits(p, 4)
        self.assert_test(result == False, "Probe setlimits(4) returns False")

        # Variable cannot expand
        c = Circuit()
        v = c.getcomponent(Const.VARIABLE_ID)
        result = c.setlimits(v, 4)
        self.assert_test(result == False, "Variable setlimits(4) returns False")

    async def test_all_gate_methods(self):
        """Touch every accessible method/property on every gate type."""
        self.subsection("All Gate Methods")

        gate_types_Const = [Const.NOT_ID, Const.AND_ID, Const.NAND_ID, Const.OR_ID, Const.NOR_ID, Const.XOR_ID, Const.XNOR_ID]
        gate_names = ['NOT', 'AND', 'NAND', 'OR', 'NOR', 'XOR', 'XNOR']

        for gtype, gname in zip(gate_types_Const, gate_names):
            c = Circuit()
            c.simulate(Const.SIMULATE)
            g = c.getcomponent(gtype)

            # --- getoutput (before connection) ---
            self.assert_test(g.getoutput() == 'X', f"{gname}.getoutput() = 'X' initially")

            # --- rename ---
            g.rename(f"my_{gname}")
            self.assert_test(g.custom_name == f"my_{gname}", f"{gname}.rename() works")

            # --- custom_name and __repr__ / __str__ ---
            g.custom_name = f"custom_{gname}"
            # self.assert_test(repr(g) == f"custom_{gname}", f"{gname} repr uses custom_name")
            # self.assert_test(str(g) == f"custom_{gname}", f"{gname} str uses custom_name")
            g.custom_name = ''
            self.assert_test(repr(g) == g.codename, f"{gname} repr falls back to codename")

            # --- code ---
            self.assert_test(isinstance(g.code, tuple) and len(g.code) == 2, f"{gname}.code is tuple")

            # --- full_data ---
            jd = g.full_data()
            self.assert_test(isinstance(jd, list) and len(jd) >= 4, f"{gname}.full_data() has keys")

            # --- copy_data ---
            # cluster = []
            # g.load_to_cluster(cluster)
            # self.assert_test(g in cluster, f"{gname}.load_to_cluster adds self")
            # cd = g.partial_data()
            # self.assert_test(isinstance(cd, list) and len(cd) >= 4, f"{gname}.copy_data() has keys")

            # --- connect, process, propagate via circuit ---
            if gtype == Const.NOT_ID:
                v = c.getcomponent(Const.VARIABLE_ID)
                c.connect(g, v, 0)
                c.toggle(v, Const.HIGH)
                self.assert_test(g.getoutput() == 'F', f"{gname} getoutput after connect = 'F'")
            else:
                v1 = c.getcomponent(Const.VARIABLE_ID)
                v2 = c.getcomponent(Const.VARIABLE_ID)
                c.connect(g, v1, 0)
                c.connect(g, v2, 1)
                c.toggle(v1, Const.HIGH)
                c.toggle(v2, Const.HIGH)
                out_str = g.getoutput()
                self.assert_test(out_str in ('T', 'F'), f"{gname} getoutput after HIGH,HIGH = '{out_str}'")

            # --- book tracking ---
            self.assert_test(isinstance(list(g.book), list), f"{gname}.book is accessible")

            # --- hitlist property ---
            hl = g.hitlist
            self.assert_test(isinstance(hl, list), f"{gname}.hitlist returns list")

            # --- sources ---
            self.assert_test(isinstance(g.sources, list), f"{gname}.sources is list")

        # --- Variable methods ---
        c = Circuit()
        v = c.getcomponent(Const.VARIABLE_ID)
        self.assert_test(v.getoutput() == 'X', "Variable.getoutput() = 'X' initially")
        c.simulate(Const.SIMULATE)
        c.toggle(v, Const.HIGH)
        self.assert_test(v.getoutput() == 'T', "Variable.getoutput() = 'T'")
        v.rename("my_var")
        self.assert_test(v.custom_name == "my_var", "Variable.rename() works")
        v.custom_name = "custom_var"
        # self.assert_test(str(v) == "custom_var", "Variable str uses custom_name")
        v.custom_name = ''
        jd = v.full_data()
        self.assert_test(isinstance(jd, list) and len(jd) >= 4, "Variable.full_data has 'value'")
        # cluster = []
        # v.load_to_cluster(cluster)
        # cd = v.partial_data()
        # self.assert_test(isinstance(cd, list) and len(cd) >= 4, "Variable.copy_data has 'value'")
        # Variable connect/disconnect are no-ops
        c.connect(v, v, 0)  # should not crash
        c.disconnect(v, 0)   # should not crash
        self.assert_test(True, "Variable connect/disconnect no-ops")
        # Variable setlimits returns False
        self.assert_test(v.setlimits(10) == False, "Variable.setlimits returns False")

        # --- Probe methods ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        p = c.getcomponent(Const.BUFFER_ID)
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(p, v, 0)
        c.toggle(v, Const.HIGH)
        self.assert_test(p.getoutput() == 'T', "Probe.getoutput() = 'T'")
        p.rename("my_probe")
        self.assert_test(p.custom_name == "my_probe", "Probe.rename() works")
        jd = p.full_data()
        self.assert_test(isinstance(jd, list) and len(jd) >= 4, "Probe.full_data has 'source'")
        # cluster = []
        # p.load_to_cluster(cluster)
        # self.assert_test(p in cluster, "Probe.load_to_cluster adds self")
        self.assert_test(p.setlimits(5) == False, "Probe.setlimits returns False")

        # --- In methods ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        inp = c.getcomponent(Const.IC_INPUT_PIN_ID)
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp, v, 0)
        c.toggle(v, Const.HIGH)
        self.assert_test(inp.getoutput() == 'T', "In.getoutput() = 'T'")
        inp.rename("my_inp")
        self.assert_test(inp.custom_name == "my_inp", "In.rename() works")

        # --- Out methods ---
        c = Circuit()
        c.simulate(Const.SIMULATE)
        out = c.getcomponent(Const.IC_OUTPUT_PIN_ID)
        v = c.getcomponent(Const.VARIABLE_ID)
        n = c.getcomponent(Const.NOT_ID)
        c.connect(n, v, 0)
        c.connect(out, n, 0)
        c.toggle(v, Const.HIGH)
        self.assert_test(out.getoutput() == 'F', "Out.getoutput() = 'F'")
        out.rename("my_out")
        self.assert_test(out.custom_name == "my_out", "Out.rename() works")

    async def test_transfer_info(self):
        """Test the transfer_info function."""
        self.subsection("Transfer Info Logic")
        c = Circuit()
        
        g = c.getcomponent(Const.AND_ID)
        c.setlimits(g, 2)
        v = c.getcomponent(Const.VARIABLE_ID)
        
        # Connect to index 1, leaving index 0 as None. This satisfies condition for transfer_info
        c.connect(g, v, 1) 
        
        old_code = g.code
        c.transfer_info(g, Const.OR_ID)
        
        self.assert_test(g.id == Const.OR_ID, "Gate correctly morphed to OR_ID")
        self.assert_test(g in c.objlist[Const.OR_ID], "Gate added to new ID's object list")
        self.assert_test(c.objlist[old_code[0]][old_code[1]] is None, "Gate removed from old ID's list")

    async def test_all_circuit_methods(self):
        """Touch every accessible Circuit method."""
        self.subsection("All Circuit Methods")

        c = Circuit()
        c.simulate(Const.SIMULATE)

        # getcomponent for every type
        all_types = [
            (Const.NOT_ID, 'NOT'), (Const.AND_ID, 'AND'), (Const.NAND_ID, 'NAND'),
            (Const.OR_ID, 'OR'), (Const.NOR_ID, 'NOR'), (Const.XOR_ID, 'XOR'),
            (Const.XNOR_ID, 'XNOR'), (Const.VARIABLE_ID, 'Variable'),
            (Const.BUFFER_ID, 'Probe'), (Const.IC_INPUT_PIN_ID, 'In'),
            (Const.IC_OUTPUT_PIN_ID, 'Out'),
        ]
        components = {}
        for gtype, gname in all_types:
            comp = c.getcomponent(gtype)
            self.assert_test(comp is not None, f"getcomponent({gname}) != None")
            components[gname] = comp

        # canvas tracking
        self.assert_test(len(c.get_components()) == len(all_types), f"canvas has {len(all_types)} components")

        # getobj / decode
        and_gate = components['AND']
        code = and_gate.code
        retrieved = c.getobj(code)
        self.assert_test(retrieved is and_gate, "getobj retrieves same object")

        # setlimits via circuit
        self.assert_test(c.setlimits(and_gate, 4) == True, "Circuit.setlimits expands AND to 4")
        self.assert_test(and_gate.inputlimit == 4, "AND inputlimit == 4 after expand")

        # connect/disconnect via circuit
        v = components['Variable']
        c.connect(and_gate, v, 0)
        self.assert_test(and_gate.sources[0] is v, "Circuit.connect wired Variable->AND")
        c.disconnect(and_gate, 0)
        self.assert_test(and_gate.sources[0] == None, "Circuit.disconnect cleared AND[0]")

        # toggle
        c.toggle(v, Const.HIGH)
        self.assert_test(v.output == Const.HIGH, "Circuit.toggle sets Variable HIGH")

        # hide / reveal
        probe = components['Probe']
        c.hide([probe])
        self.assert_test(probe not in c.get_components(), "hide removes from canvas")
        c.reveal([probe])
        self.assert_test(probe in c.get_components(), "reveal restores to canvas")

        # listComponents / listVar (just call them, no assertions on output)
        import io, contextlib
        buf = io.StringIO()
        with contextlib.redirect_stdout(buf):
            c.listComponent()
            c.listVar()
        self.assert_test(True, "listComponent/listVar ran without error")

        # diagnose (capture stdout, just make sure it doesn't crash)
        buf = io.StringIO()
        try:
            with contextlib.redirect_stdout(buf):
                c.diagnose()
            self.assert_test(len(buf.getvalue()) > 0, "diagnose produced output")
        except Exception as e:
            self.assert_test(False, f"diagnose crashed: {e}")

        # truthTable with all types connected
        c2 = Circuit()
        v1 = c2.getcomponent(Const.VARIABLE_ID)
        v2 = c2.getcomponent(Const.VARIABLE_ID)
        for gtype, gname in all_types:
            if gtype in (Const.VARIABLE_ID, Const.BUFFER_ID, Const.IC_INPUT_PIN_ID, Const.IC_OUTPUT_PIN_ID):
                continue
            g = c2.getcomponent(gtype)
            if gtype == Const.NOT_ID:
                c2.connect(g, v1, 0)
            else:
                c2.connect(g, v1, 0)
                c2.connect(g, v2, 1)
        c2.simulate(Const.SIMULATE)
        tt = c2.truthTable()
        self.assert_test(tt is not None and len(tt) > 0, "truthTable with all gate types")

        # writetojson / readfromjson
        temp_path = os.path.join(tempfile.gettempdir(), "coverage_test.json")
        c2.writetojson(temp_path)
        self.assert_test(os.path.exists(temp_path), "writetojson created file")
        c3 = Circuit()
        c3.readfromjson(temp_path)
        self.assert_test(len(c3.get_components()) == len(c2.get_components()), "readfromjson loaded same count")
        os.remove(temp_path)

        # copy / paste
        c4 = Circuit()
        g1 = c4.getcomponent(Const.AND_ID)
        g2 = c4.getcomponent(Const.OR_ID)
        g3 = c4.getcomponent(Const.NOT_ID)
        initial = len(c4.get_components())
        c4.copy([g1, g2, g3])
        c4.paste()
        self.assert_test(len(c4.get_components()) == initial + 3, "copy/paste duplicated 3 gates")

        # simulate modes
        c5 = Circuit()
        c5.simulate(Const.SIMULATE)
        self.assert_test(Const.get_MODE() == Const.SIMULATE, "simulate(SIMULATE) sets mode")
        c5.reset()
        self.assert_test(Const.get_MODE() == Const.DESIGN, "reset() sets DESIGN mode")

        # clearcircuit
        c6 = Circuit()
        for _ in range(10): c6.getcomponent(Const.AND_ID)
        c6.clearcircuit()
        self.assert_test(len(c6.get_components()) == 0, "clearcircuit empties canvas")

    async def test_mixed_gate_circuit(self):
        """Build a circuit using every gate type simultaneously and verify propagation."""
        self.subsection("Mixed Gate Circuit")

        c = Circuit()
        c.simulate(Const.SIMULATE)

        # 2 variables feeding into every 2-input gate type
        v1 = c.getcomponent(Const.VARIABLE_ID)
        v2 = c.getcomponent(Const.VARIABLE_ID)

        gates = {}
        for gtype, gname in [(Const.AND_ID,'AND'), (Const.NAND_ID,'NAND'), (Const.OR_ID,'OR'),
                              (Const.NOR_ID,'NOR'), (Const.XOR_ID,'XOR'), (Const.XNOR_ID,'XNOR')]:
            g = c.getcomponent(gtype)
            c.connect(g, v1, 0)
            c.connect(g, v2, 1)
            gates[gname] = g

        # NOT from v1
        not_g = c.getcomponent(Const.NOT_ID)
        c.connect(not_g, v1, 0)
        gates['NOT'] = not_g

        # Probe from AND output
        probe = c.getcomponent(Const.BUFFER_ID)
        c.connect(probe, gates['AND'], 0)

        # In -> Out chain through XOR
        inp_pin = c.getcomponent(Const.IC_INPUT_PIN_ID)
        c.connect(inp_pin, v1, 0)
        out_pin = c.getcomponent(Const.IC_OUTPUT_PIN_ID)
        c.connect(out_pin, gates['XOR'], 0)

        # Test with (1, 1)
        c.toggle(v1, Const.HIGH)
        c.toggle(v2, Const.HIGH)
        expected = {
            'AND': Const.HIGH, 'NAND': Const.LOW, 'OR': Const.HIGH,
            'NOR': Const.LOW, 'XOR': Const.LOW, 'XNOR': Const.HIGH,
            'NOT': Const.LOW
        }
        all_ok = True
        for gname, exp in expected.items():
            if gates[gname].output != exp:
                self.assert_test(False, f"Mixed(1,1) {gname} expected {exp} got {gates[gname].output}")
                all_ok = False
        if all_ok:
            self.assert_test(True, "Mixed(1,1) all gates correct")

        # Probe should follow AND
        self.assert_test(probe.output == Const.HIGH, "Mixed: Probe follows AND(1,1)=HIGH")
        # OutputPin should follow XOR
        self.assert_test(out_pin.output == Const.LOW, "Mixed: Out follows XOR(1,1)=LOW")
        # In should follow v1
        self.assert_test(inp_pin.output == Const.HIGH, "Mixed: In follows v1=HIGH")

        # Test with (0, 1)
        c.toggle(v1, Const.LOW)
        expected = {
            'AND': Const.LOW, 'NAND': Const.HIGH, 'OR': Const.HIGH,
            'NOR': Const.LOW, 'XOR': Const.HIGH, 'XNOR': Const.LOW,
            'NOT': Const.HIGH
        }
        all_ok = True
        for gname, exp in expected.items():
            if gates[gname].output != exp:
                self.assert_test(False, f"Mixed(0,1) {gname} expected {exp} got {gates[gname].output}")
                all_ok = False
        if all_ok:
            self.assert_test(True, "Mixed(0,1) all gates correct")

        # Test with (1, 0)
        c.toggle(v1, Const.HIGH)
        c.toggle(v2, Const.LOW)
        expected = {
            'AND': Const.LOW, 'NAND': Const.HIGH, 'OR': Const.HIGH,
            'NOR': Const.LOW, 'XOR': Const.HIGH, 'XNOR': Const.LOW,
            'NOT': Const.LOW
        }
        all_ok = True
        for gname, exp in expected.items():
            if gates[gname].output != exp:
                self.assert_test(False, f"Mixed(1,0) {gname} expected {exp} got {gates[gname].output}")
                all_ok = False
        if all_ok:
            self.assert_test(True, "Mixed(1,0) all gates correct")

        # Test with (0, 0)
        c.toggle(v1, Const.LOW)
        expected = {
            'AND': Const.LOW, 'NAND': Const.HIGH, 'OR': Const.LOW,
            'NOR': Const.HIGH, 'XOR': Const.LOW, 'XNOR': Const.HIGH,
            'NOT': Const.HIGH
        }
        all_ok = True
        for gname, exp in expected.items():
            if gates[gname].output != exp:
                self.assert_test(False, f"Mixed(0,0) {gname} expected {exp} got {gates[gname].output}")
                all_ok = False
        if all_ok:
            self.assert_test(True, "Mixed(0,0) all gates correct")

        # Reset and verify all go UNKNOWN
        c.reset()
        all_unknown = all(g.output == Const.UNKNOWN for g in gates.values())
        self.assert_test(all_unknown, "Mixed: reset -> all UNKNOWN")

        # Re-simulate and hide/reveal each gate type
        c.simulate(Const.SIMULATE)
        c.toggle(v1, Const.HIGH)
        c.toggle(v2, Const.HIGH)
        for gname, g in gates.items():
            c.hide([g])
            self.assert_test(g not in c.get_components(), f"Mixed: hide {gname}")
            c.reveal([g])
            self.assert_test(g in c.get_components(), f"Mixed: reveal {gname}")

        # Disconnect and reconnect each gate (only if source is connected)
        for gname, g in gates.items():
            if gname == 'NOT':
                if g.sources[0] :
                    c.disconnect(g, 0)
                self.assert_test(g.sources[0] == None, f"Mixed: disconnect {gname}[0]")
                c.connect(g, v1, 0)
                self.assert_test(g.sources[0] is v1, f"Mixed: reconnect {gname}[0]")
            else:
                if g.sources[0] != None:
                    c.disconnect(g, 0)
                if g.sources[1] != None:
                    c.disconnect(g, 1)
                self.assert_test(g.sources[0] == None and g.sources[1] == None,
                                 f"Mixed: disconnect {gname}[0,1]")
                c.connect(g, v1, 0)
                c.connect(g, v2, 1)
                self.assert_test(g.sources[0] is v1 and g.sources[1] is v2,
                                 f"Mixed: reconnect {gname}[0,1]")

        self.assert_test(True, "Mixed circuit full lifecycle complete")

    # =========================================================================
    # PART 2: CIRCUIT STRESS TESTS
    # =========================================================================

    async def test_circuit_management_stress(self):
        self.subsection("Circuit Management (500 gates)")
        c = Circuit()
        
        gates = [c.getcomponent(Const.AND_ID) for _ in range(500)]
        self.assert_test(len(c.get_components()) == 500, "500 gates added")
        
        for g in gates[:250]:
            c.hide([g])
        self.assert_test(len(c.get_components()) == 250, "250 after hiding")
        
        for g in gates[:250]:
            c.reveal([g])
        self.assert_test(len(c.get_components()) == 500, "500 after revealing")

    async def test_propagation_deep_chain(self):
        self.subsection("Propagation (1000-deep chain)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(v, Const.LOW)
        prev = v
        for _ in range(1000):
            n = c.getcomponent(Const.NOT_ID)
            c.connect(n, prev, 0)
            prev = n
        
        self.maybe_optimize(c)
        # After optimize(), refresh() recreates all gate objects — re-fetch stale refs.
        if USE_OPTIMIZE:
            v    = c.objlist[Const.VARIABLE_ID][0]
            prev = c.objlist[Const.NOT_ID][999]  # last in the 1000-deep NOT chain
        c.toggle(v, Const.HIGH)
        self.assert_test(prev.output == Const.HIGH, f"1000-deep chain HIGH->HIGH")
        
        c.toggle(v, Const.LOW)
        self.assert_test(prev.output == Const.LOW, f"1000-deep chain LOW->LOW")

    async def test_propagation_wide_fanout(self):
        self.subsection("Propagation (5000 fanout)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        const_high = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(const_high, Const.HIGH)
        
        gates = []
        for _ in range(5000):
            # Using 2-input AND gate as a buffer/repeater properly.
            g = c.getcomponent(Const.AND_ID)
            c.connect(g, v, 0)
            c.connect(g, const_high, 1)
            gates.append(g)
        
        self.maybe_optimize(c)
        # After optimize(), refresh() recreates all gate objects — re-fetch stale refs.
        if USE_OPTIMIZE:
            v          = c.objlist[Const.VARIABLE_ID][0]
            const_high = c.objlist[Const.VARIABLE_ID][1]
            gates      = [g for g in c.objlist[Const.AND_ID] if g is not None]
        start = time.perf_counter_ns()
        c.toggle(v, Const.HIGH)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        all_high = all(g.output == Const.HIGH for g in gates)
        self.assert_test(all_high, f"5000 targets updated ({duration:.2f}ms)")

    async def test_delete_stress(self):
        self.subsection("Delete Stress (Delete 500 gates)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        const_high = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(const_high, Const.HIGH)
        
        gates = []
        for i in range(500):
            g = c.getcomponent(Const.AND_ID)
            c.connect(g, v, 0)
            c.connect(g, const_high, 1)
            gates.append(g)

        self.assert_test(len(v.hitlist) == 500, "500 connections in hitlist")

        # Delete (hide) half
        for g in gates[:250]:
            c.hide([g])

        # Removing gates should clean up the source's hitlist
        self.assert_test(len(v.hitlist) == 250, "250 connections remaining after termination")
        
        c.toggle(v, Const.HIGH)
        # Check remaining gates work
        # Note: gates[250:] correspond to the second half which we kept
        remaining_ok = all(g.output == Const.HIGH for g in gates[250:])
        self.assert_test(remaining_ok, "Remaining 250 gates still functional")

    async def test_copy_paste_complex(self):
        self.subsection("Copy/Paste Complex Structure")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        # Build an SR Latch structure to test internal reference copying
        set_pin = c.getcomponent(Const.VARIABLE_ID)
        rst_pin = c.getcomponent(Const.VARIABLE_ID)
        
        q = c.getcomponent(Const.NOR_ID)
        qb = c.getcomponent(Const.NOR_ID)
        
        # Connections
        c.connect(q, rst_pin, 0)
        c.connect(q, qb, 1)      # Feedback
        c.connect(qb, set_pin, 0)
        c.connect(qb, q, 1)      # Feedback
        
        # Copy the latch (q, qb) but NOT the external inputs
        c.copy([q, qb])
        pasted_gates = c.paste() # Returns list of new gates
        
        self.assert_test(len(pasted_gates) == 2, "2 components pasted")
        
        # Identify pasted components
        q_copy = pasted_gates[0]
        qb_copy = pasted_gates[1]
        
        # Verify internal feedback loop is preserved (gates point to each other's copies)
        # Using string representation to check cross-reference or source identity
        
        # Source 1 of q_copy should be qb_copy
        # Source 1 of qb_copy should be q_copy
        internal_ok = (q_copy.sources[1] == qb_copy) and (qb_copy.sources[1] == q_copy)
        self.assert_test(internal_ok, "Internal feedback loop preserved in copy")
        
        # Verify external connections are lost (because inputs weren't copied)
        external_lost = (q_copy.sources[0] == None) and (qb_copy.sources[0] == None)
        self.assert_test(external_lost, "External connections dropped (as expected)")

    async def test_hide_reveal_stress(self):
        self.subsection("Hide/Reveal (100 cycles)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        chain = [v]
        for _ in range(10):
            g = c.getcomponent(Const.NOT_ID)
            c.connect(g, chain[-1], 0)
            chain.append(g)
        
        middle = chain[5]
        for _ in range(100):
            c.hide([middle])
            c.reveal([middle])
        
        self.assert_test(True, "100 hide/reveal cycles")

    async def test_reset_stress(self):
        self.subsection("Reset")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        for _ in range(100):
            v = c.getcomponent(Const.VARIABLE_ID)
            g = c.getcomponent(Const.NOT_ID)
            c.connect(g, v, 0)
            c.toggle(v, Const.HIGH)
        
        c.reset()
        self.assert_test(Const.get_MODE() == Const.DESIGN, "Reset to DESIGN mode")

    # =========================================================================
    # PART 3: EVENT MANAGER STRESS
    # =========================================================================

    async def test_undo_redo_stress(self):
        self.subsection("Undo/Redo (200 ops)")
        e = Event()
        c = Circuit()
        
        # Add 100 gates - each is an undoable operation
        for i in range(100):
            cmd = Add(c, Const.AND_ID)
            cmd.execute()
            e.register(cmd)
            g = cmd.gate
            self.assert_test(g in c.get_components(), f"Add gate {i}")
        
        # Undo each one
        for i in range(100):
            e.undo()
            self.assert_test(len(c.get_components()) == 99-i, f"Undo {i}")
        
        # Redo each one
        for i in range(100):
            e.redo()
            self.assert_test(len(c.get_components()) == i+1, f"Redo {i}")

    async def test_rapid_undo_redo(self):
        self.subsection("Rapid Undo/Redo (500 cycles)")
        e = Event()
        c = Circuit()
        
        cmd = Add(c, Const.AND_ID)
        cmd.execute()
        e.register(cmd)
        g = cmd.gate
        
        # 500 undo/redo cycles, each pair verified
        for i in range(500):
            e.undo()
            self.assert_test(g not in c.get_components(), f"Cycle {i}: Undo")
            e.redo()
            self.assert_test(g in c.get_components(), f"Cycle {i}: Redo")

    # =========================================================================
    # PART 4: IC STRESS
    # =========================================================================

    async def test_ic_basic_functionality(self):
        self.subsection("IC Basic Functionality")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        # Create a simple inverter IC
        ic = c.getcomponent(Const.IC_ID)
        inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        not_g = ic.getcomponent(Const.NOT_ID)
        c.connect(not_g, inp, 0)
        c.connect(out, not_g, 0)
        
        self.assert_test(len(ic.inputs) == 1, "IC has 1 input")
        self.assert_test(len(ic.outputs) == 1, "IC has 1 output")
        self.assert_test(len(ic.internal) == 1, "IC has 1 internal gate")
        
        # Wire up and test
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp, v, 0)
        if USE_COUNTER:
            c.counter+=ic.counter
        c.toggle(v, Const.HIGH)
        self.assert_test(out.output == Const.LOW, "IC inverts HIGH->LOW")
        
        c.toggle(v, Const.LOW)
        self.assert_test(out.output == Const.HIGH, "IC inverts LOW->HIGH")

    async def test_ic_nested(self):
        self.subsection("Nested ICs (2 levels)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        # Create outer IC containing inner IC
        outer_ic = c.getcomponent(Const.IC_ID)
        outer_inp = outer_ic.getcomponent(Const.IC_INPUT_PIN_ID)
        outer_out = outer_ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        
        # Inner IC: double inverter (identity)
        inner_ic = outer_ic.getcomponent(Const.IC_ID)
        inner_inp = inner_ic.getcomponent(Const.IC_INPUT_PIN_ID)
        inner_out = inner_ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        not1 = inner_ic.getcomponent(Const.NOT_ID)
        not2 = inner_ic.getcomponent(Const.NOT_ID)
        c.connect(not1, inner_inp, 0)
        c.connect(not2, not1, 0)
        c.connect(inner_out, not2, 0)
        
        # Wire outer IC
        c.connect(inner_inp, outer_inp, 0)
        c.connect(outer_out, inner_out, 0)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(outer_inp, v, 0)
        if USE_COUNTER:
            c.counter+=outer_ic.counter
            c.counter+=inner_ic.counter
        c.toggle(v, Const.HIGH)
        self.assert_test(outer_out.output == Const.HIGH, "Nested IC preserves HIGH")
        
        c.toggle(v, Const.LOW)
        self.assert_test(outer_out.output == Const.LOW, "Nested IC preserves LOW")

    async def test_ic_deeply_nested(self):
        self.subsection("Deeply Nested ICs (4 levels)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        # Create 4-level nested structure
        def create_inverter_ic(parent):
            if isinstance(parent, Circuit):
                ic = parent.getcomponent(Const.IC_ID)
            else:
                ic = parent.getcomponent(Const.IC_ID)
            inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
            out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
            not_g = ic.getcomponent(Const.NOT_ID)
            if USE_COUNTER:
                c.counter+=ic.counter
            c.connect(not_g, inp, 0)
            c.connect(out, not_g, 0)
            return ic, inp, out
        
        # Level 1
        ic1, inp1, out1 = create_inverter_ic(c)
        # Level 2 inside ic1
        ic2, inp2, out2 = create_inverter_ic(c)
        ic1.addgate(ic2)
        c.delobj(ic2)

        # Level 3 inside ic2
        ic3, inp3, out3 = create_inverter_ic(c)
        ic2.addgate(ic3)
        c.delobj(ic3)

        # Level 4 inside ic3
        ic4, inp4, out4 = create_inverter_ic(c)
        ic3.addgate(ic4)
        c.delobj(ic4)
        
        # Wire them together: v -> ic1.inp -> ic2.inp -> ic3.inp -> ic4.inp
        create_inverter_ic = locals()['create_inverter_ic'] # Ensure scope
        # Wire them together: v -> ic1.inp -> ic2.inp -> ic3.inp -> ic4.inp
        if USE_COUNTER:
            c.counter+=ic1.counter
            c.counter+=ic2.counter
            c.counter+=ic3.counter
            c.counter+=ic4.counter
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp1, v, 0)
        c.connect(inp2, inp1, 0)
        c.connect(inp3, inp2, 0)
        c.connect(inp4, inp3, 0)
        c.connect(out3, out4, 0)
        c.connect(out2, out3, 0)
        c.connect(out1, out2, 0)
        
        c.simulate(Const.SIMULATE)
        c.toggle(v, Const.HIGH)
        # inp1->inp2->inp3->inp4->NOT->out4->out3->out2->out1
        # Effectively a single inverter wrapped in wires
        self.assert_test(out1.output == Const.LOW, "4-level nested IC (inverter behavior)")

    async def test_ic_many_pins(self):
        self.subsection("IC with 32 pins")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        ic = c.getcomponent(Const.IC_ID)
        outputs = []
        variables = []
        
        for i in range(32):
            inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
            out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
            not_g = ic.getcomponent(Const.NOT_ID)
            c.connect(not_g, inp, 0)
            c.connect(out, not_g, 0)
            if USE_COUNTER:
                c.counter+=ic.counter
            v = c.getcomponent(Const.VARIABLE_ID)
            c.connect(inp, v, 0)
            variables.append(v)
            outputs.append(out)
        
        self.assert_test(len(ic.inputs) == 32, "32 input pins created")
        self.assert_test(len(ic.outputs) == 32, "32 output pins created")
        
        # Toggle all HIGH
        for v in variables:
            c.toggle(v, Const.HIGH)
        
        all_low = all(o.output == Const.LOW for o in outputs)
        self.assert_test(all_low, "32-pin IC all inverted correctly")
        
        # Toggle half (alternating)
        for i, v in enumerate(variables):
            c.toggle(v, i % 2)
        
        # Logic is inverted: Input 1 -> Output 0. Input 0 -> Output 1.
        # So if i%2==1 (Odd/High), expect Low. If i%2==0 (Even/Low), expect High.
        alternating = all(outputs[i].output == (Const.LOW if i % 2 else Const.HIGH) for i in range(32))
        self.assert_test(alternating, "32-pin IC alternating pattern")

    async def test_ic_complex_internal(self):
        self.subsection("IC with Complex Internal Logic (Full Adder)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        ic = c.getcomponent(Const.IC_ID)
        
        # Inputs: A, B, Cin
        inp_a = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        inp_b = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        inp_cin = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        
        # Outputs: Sum, Cout
        out_sum = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        out_cout = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        
        # Internal logic: Full Adder
        xor1 = ic.getcomponent(Const.XOR_ID)
        c.connect(xor1, inp_a, 0)
        c.connect(xor1, inp_b, 1)
        
        xor2 = ic.getcomponent(Const.XOR_ID)
        c.connect(xor2, xor1, 0)
        c.connect(xor2, inp_cin, 1)
        c.connect(out_sum, xor2, 0)
        
        and1 = ic.getcomponent(Const.AND_ID)
        c.connect(and1, inp_a, 0)
        c.connect(and1, inp_b, 1)
        
        and2 = ic.getcomponent(Const.AND_ID)
        c.connect(and2, xor1, 0)
        c.connect(and2, inp_cin, 1)
        
        or1 = ic.getcomponent(Const.OR_ID)
        c.connect(or1, and1, 0)
        c.connect(or1, and2, 1)
        c.connect(out_cout, or1, 0)
        if USE_COUNTER:
            c.counter+=ic.counter
        self.assert_test(len(ic.internal) == 5, "IC has 5 internal gates")
        
        # Wire inputs
        v_a = c.getcomponent(Const.VARIABLE_ID)
        v_b = c.getcomponent(Const.VARIABLE_ID)
        v_cin = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp_a, v_a, 0)
        c.connect(inp_b, v_b, 0)
        c.connect(inp_cin, v_cin, 0)
        
        # Test: 1+1+1 = 11 (Sum=1, Cout=1)
        c.toggle(v_a, 1); c.toggle(v_b, 1); c.toggle(v_cin, 1)
        self.assert_test(out_sum.output == Const.HIGH, "Full Adder IC: Sum(1,1,1)=1")
        self.assert_test(out_cout.output == Const.HIGH, "Full Adder IC: Cout(1,1,1)=1")
        
        # Test: 1+0+0 = 01
        c.toggle(v_a, 1); c.toggle(v_b, 0); c.toggle(v_cin, 0)
        self.assert_test(out_sum.output == Const.HIGH, "Full Adder IC: Sum(1,0,0)=1")
        self.assert_test(out_cout.output == Const.LOW, "Full Adder IC: Cout(1,0,0)=0")

    async def test_ic_save_load(self):
        self.subsection("IC Save/Load to JSON")
        c1 = Circuit()
        c1.simulate(Const.SIMULATE)
        
        # Create IC
        ic = c1.getcomponent(Const.IC_ID)
        ic.custom_name = "TestInverter"
        inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        not_g = ic.getcomponent(Const.NOT_ID)
        c1.connect(not_g, inp, 0)
        c1.connect(out, not_g, 0)
        
        v = c1.getcomponent(Const.VARIABLE_ID)
        c1.connect(inp, v, 0)
        c1.toggle(v, Const.HIGH)
        if USE_COUNTER:
            c1.counter+=ic.counter
        # Save
        temp_file = os.path.join(tempfile.gettempdir(), "test_ic.json")
        c1.writetojson(temp_file)
        self.assert_test(os.path.exists(temp_file), "IC circuit saved to file")
        
        # Load into new circuit
        c2 = Circuit()
        c2.readfromjson(temp_file)
        c2.simulate(Const.SIMULATE)
        
        self.assert_test(len(c2.get_components()) == len(c1.get_components()), "Loaded circuit has same component count")
        
        os.remove(temp_file)
        self.assert_test(True, "IC save/load complete")

    async def test_ic_hide_reveal(self):
        self.subsection("IC Hide/Reveal (50 cycles)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        ic = c.getcomponent(Const.IC_ID)
        inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        not_g = ic.getcomponent(Const.NOT_ID)
        c.connect(not_g, inp, 0)
        c.connect(out, not_g, 0)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp, v, 0)
        
        c.toggle(v, Const.HIGH)
        if USE_COUNTER:
            c.counter+=ic.counter
        for i in range(50):
            ic.hide()
            ic.reveal()
        
        # Verify still works after hide/reveal cycles
        c.toggle(v, Const.LOW)
        self.assert_test(out.output == Const.HIGH, "IC works after 50 hide/reveal cycles")

    async def test_ic_reset(self):
        self.subsection("IC Reset")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        ic = c.getcomponent(Const.IC_ID)
        inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        not_g = ic.getcomponent(Const.NOT_ID)
        c.connect(not_g, inp, 0)
        c.connect(out, not_g, 0)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp, v, 0)
        if USE_COUNTER:
            c.counter+=ic.counter
        c.toggle(v, Const.HIGH)
        self.assert_test(out.output == Const.LOW, "IC output LOW before reset")
        
        ic.reset()
        self.assert_test(out.output == Const.UNKNOWN, "IC output UNKNOWN after reset")
        
        c.reset()
        self.assert_test(Const.get_MODE() == Const.DESIGN, "Circuit reset to DESIGN mode")

    async def test_ic_copy_paste(self):
        self.subsection("IC Copy/Paste")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        ic = c.getcomponent(Const.IC_ID)
        inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        not_g = ic.getcomponent(Const.NOT_ID)
        c.connect(not_g, inp, 0)
        c.connect(out, not_g, 0)
        
        initial_count = len(c.get_components())
        
        # Copy and paste
        c.copy([ic])
        c.paste()
        if USE_COUNTER:
            c.counter+=ic.counter
        self.assert_test(len(c.get_components()) == initial_count + 1, "IC copied and pasted")


    async def test_ic_massive_internal(self):
        self.subsection("IC with 100 Internal Gates")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        ic = c.getcomponent(Const.IC_ID)
        inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        
        # Chain of 100 NOT gates
        prev = inp
        for _ in range(100):
            not_g = ic.getcomponent(Const.NOT_ID)
            c.connect(not_g, prev, 0)
            prev = not_g
        
        out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        c.connect(out, prev, 0)
        
        self.assert_test(len(ic.internal) == 100, "IC has 100 internal gates")
        
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp, v, 0)
        if USE_COUNTER:
            c.counter+=ic.counter
        c.toggle(v, Const.HIGH)
        # 100 inversions = identity (even number)
        self.assert_test(out.output == Const.HIGH, "100-gate IC chain works")

    async def test_ic_cascade(self):
        self.subsection("IC Cascade (10 ICs in series)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        prev_out = v
        
        ics = []
        for _ in range(10):
            ic = c.getcomponent(Const.IC_ID)
            inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
            out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
            not_g = ic.getcomponent(Const.NOT_ID)
            c.connect(not_g, inp, 0)
            c.connect(out, not_g, 0)
            if USE_COUNTER:
                c.counter+=ic.counter
            
            c.connect(inp, prev_out, 0)
            prev_out = out
            ics.append(out)
        c.toggle(v, Const.HIGH)
        # 10 inversions = identity (even)
        self.assert_test(prev_out.output == Const.HIGH, "10 cascaded ICs work")
        
        c.toggle(v, Const.LOW)
        self.assert_test(prev_out.output == Const.LOW, "Cascade propagates LOW")

    async def test_ic_multi_output(self):
        self.subsection("IC with 8 Outputs from 1 Input")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        ic = c.getcomponent(Const.IC_ID)
        inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        
        outputs = []
        for i in range(8):
            out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
            if i % 2 == 0:
                # Direct connection
                c.connect(out, inp, 0)
            else:
                # Through NOT
                not_g = ic.getcomponent(Const.NOT_ID)
                c.connect(not_g, inp, 0)
                c.connect(out, not_g, 0)
            outputs.append(out)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp, v, 0)
        if USE_COUNTER:
            c.counter+=ic.counter
        c.toggle(v, Const.HIGH)
        
        # Even outputs = HIGH (direct), Odd outputs = LOW (inverted)
        correct = all(outputs[i].output == (Const.HIGH if i % 2 == 0 else Const.LOW) for i in range(8))
        self.assert_test(correct, "8-output IC: alternating pattern")

    async def test_ic_stress_bulk(self):
        self.subsection("Bulk IC Stress (50 ICs, 100 toggles each)")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        ics = []
        variables = []
        outputs = []
        
        for _ in range(50):
            ic = c.getcomponent(Const.IC_ID)
            inp = ic.getcomponent(Const.IC_INPUT_PIN_ID)
            out = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
            not_g = ic.getcomponent(Const.NOT_ID)
            c.connect(not_g, inp, 0)
            c.connect(out, not_g, 0)
            
            v = c.getcomponent(Const.VARIABLE_ID)
            c.connect(inp, v, 0)
            if USE_COUNTER:
                c.counter+=ic.counter
            ics.append(ic)
            variables.append(v)
            outputs.append(out)
        
        self.assert_test(len(ics) == 50, "50 ICs created")
        
        start = time.perf_counter_ns()
        for _ in range(100):
            for v in variables:
                c.toggle(v, Const.HIGH)
            for v in variables:
                c.toggle(v, Const.LOW)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        self.assert_test(True, f"50 ICs x 100 toggle cycles: {duration:.2f}ms")

    async def test_ic_pin_change_and_reorder(self):
        self.subsection("IC Pin Change & Reorder")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        # Create variable and probe, plus some other gates
        v1 = c.getcomponent(Const.VARIABLE_ID)
        v2 = c.getcomponent(Const.VARIABLE_ID)
        p1 = c.getcomponent(Const.BUFFER_ID)
        p2 = c.getcomponent(Const.BUFFER_ID)

        c.ic_pin_change()

        # Variables should be moved to IC_INPUT_PIN_ID, and PROBE to IC_OUTPUT_PIN_ID
        self.assert_test(len(c.objlist[Const.VARIABLE_ID]) == 0, "Variables cleared")
        self.assert_test(len(c.objlist[Const.BUFFER_ID]) == 0, "Probes cleared")
        self.assert_test(len(c.objlist[Const.IC_INPUT_PIN_ID]) >= 2, "Inputs populated")
        self.assert_test(len(c.objlist[Const.IC_OUTPUT_PIN_ID]) >= 2, "Outputs populated")

        # Reorder test
        old_id1 = c.objlist[Const.IC_INPUT_PIN_ID][0]
        old_id2 = c.objlist[Const.IC_INPUT_PIN_ID][1]
        c.reorder(old_id2, 0)
        self.assert_test(c.objlist[Const.IC_INPUT_PIN_ID][0] is old_id2, "Reorder successful (pos 0)")
        self.assert_test(c.objlist[Const.IC_INPUT_PIN_ID][1] is old_id1, "Reorder successful (pos 1)")
        
        # Test out of bounds reorder
        c.reorder(old_id2, -1)
        c.reorder(old_id2, 100)
        self.assert_test(True, "Out of bounds reorder handled safely")


    # =========================================================================
    # PART 5: SERIALIZATION STRESS
    # =========================================================================

    async def test_save_load_large_circuit(self):
        self.subsection("Save/Load 1000 gates")
        c1 = Circuit()
        c1.simulate(Const.SIMULATE)
        
        prev = c1.getcomponent(Const.VARIABLE_ID)
        for _ in range(999):
            g = c1.getcomponent(Const.NOT_ID)
            c1.connect(g, prev, 0)
            prev = g
        
        temp_file = os.path.join(tempfile.gettempdir(), "test_large.json")
        c1.writetojson(temp_file)
        
        c2 = Circuit()
        c2.readfromjson(temp_file)
        
        self.assert_test(len(c2.get_components()) == 1000, "1000 components loaded")
        os.remove(temp_file)

    async def test_copy_paste_stress(self):
        self.subsection("Copy/Paste 50 gates")
        c = Circuit()
        c.simulate(Const.SIMULATE)
        
        gates = [c.getcomponent(Const.NOT_ID) for _ in range(50)]
        initial = len(c.get_components())
        c.copy(gates)
        c.paste()
        
        self.assert_test(len(c.get_components()) == initial + 50, "50 pasted")

    # =========================================================================
    # PART 6: TRUTH TABLE STRESS
    # =========================================================================

    async def test_truth_table_4_inputs(self):
        """4-input truth table (16 rows)"""
        c = Circuit()
        vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(4)]
        g = c.getcomponent(Const.AND_ID)
        c.setlimits(g, 4)
        for i, v in enumerate(vars):
            c.connect(g, v, i)
        c.simulate(Const.SIMULATE)
        
        start = time.perf_counter_ns()
        table = c.truthTable(None,None)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        self.assert_test(table is not None, f"4-input (16 rows): {duration:.2f} ms")
        
        # Verify AND behavior
        for v in vars:
            c.toggle(v, 1)
        self.assert_test(g.output == Const.HIGH, "AND(1,1,1,1)=1")

    async def test_truth_table_6_inputs(self):
        """6-input truth table (64 rows)"""
        c = Circuit()
        vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(6)]
        g = c.getcomponent(Const.OR_ID)
        c.setlimits(g, 6)
        for i, v in enumerate(vars):
            c.connect(g, v, i)
        c.simulate(Const.SIMULATE)
        
        start = time.perf_counter_ns()
        table = c.truthTable(None,None)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        self.assert_test(table is not None, f"6-input (64 rows): {duration:.2f} ms")

    async def test_truth_table_8_inputs(self):
        """8-input truth table (256 rows)"""
        c = Circuit()
        vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(8)]
        g = c.getcomponent(Const.XOR_ID)
        c.setlimits(g, 8)
        for i, v in enumerate(vars):
            c.connect(g, v, i)
        c.simulate(Const.SIMULATE)
        
        start = time.perf_counter_ns()
        table = c.truthTable(None,None)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        self.assert_test(table is not None, f"8-input (256 rows): {duration:.2f} ms")

    async def test_truth_table_10_inputs(self):
        """10-input truth table (1024 rows)"""
        c = Circuit()
        vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(10)]
        g = c.getcomponent(Const.NAND_ID)
        c.setlimits(g, 10)
        for i, v in enumerate(vars):
            c.connect(g, v, i)
        c.simulate(Const.SIMULATE)
        
        start = time.perf_counter_ns()
        table = c.truthTable(None,None)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        self.assert_test(table is not None, f"10-input (1024 rows): {duration:.2f} ms")

    async def test_truth_table_complex(self):
        """Full adder circuit (3 inputs, 2 outputs)"""
        c = Circuit()
        
        # Full adder: A + B + Cin = (Sum, Cout)
        a = c.getcomponent(Const.VARIABLE_ID)
        b = c.getcomponent(Const.VARIABLE_ID)
        cin = c.getcomponent(Const.VARIABLE_ID)
        
        # Sum = A XOR B XOR Cin
        xor1 = c.getcomponent(Const.XOR_ID)
        c.connect(xor1, a, 0)
        c.connect(xor1, b, 1)
        
        sum_out = c.getcomponent(Const.XOR_ID)
        c.connect(sum_out, xor1, 0)
        c.connect(sum_out, cin, 1)
        
        # Cout = (A AND B) OR (Cin AND (A XOR B))
        and1 = c.getcomponent(Const.AND_ID)
        c.connect(and1, a, 0)
        c.connect(and1, b, 1)
        
        and2 = c.getcomponent(Const.AND_ID)
        c.connect(and2, cin, 0)
        c.connect(and2, xor1, 1)
        
        cout = c.getcomponent(Const.OR_ID)
        c.connect(cout, and1, 0)
        c.connect(cout, and2, 1)
        
        c.simulate(Const.SIMULATE)
        
        # Verify: 1+1+1 = 11 (Sum=1, Cout=1)
        c.toggle(a, 1); c.toggle(b, 1); c.toggle(cin, 1)
        self.assert_test(sum_out.output == Const.HIGH, "Full adder Sum(1,1,1)=1")
        self.assert_test(cout.output == Const.HIGH, "Full adder Cout(1,1,1)=1")
        
        # Verify: 1+0+0 = 01 (Sum=1, Cout=0)
        c.toggle(a, 1); c.toggle(b, 0); c.toggle(cin, 0)
        self.assert_test(sum_out.output == Const.HIGH, "Full adder Sum(1,0,0)=1")
        self.assert_test(cout.output == Const.LOW, "Full adder Cout(1,0,0)=0")
        
        table = c.truthTable(None,None)
        self.assert_test(table is not None, "Full adder truth table")

    async def test_truth_table_partial(self):
        """Partial truth table specifying variables and outputs"""
        c = Circuit()
        
        # A + B -> XOR, A * B -> AND
        a = c.getcomponent(Const.VARIABLE_ID)
        b = c.getcomponent(Const.VARIABLE_ID)
        x = c.getcomponent(Const.VARIABLE_ID) # Extraneous variable
        
        xor1 = c.getcomponent(Const.XOR_ID)
        c.connect(xor1, a, 0); c.connect(xor1, b, 1)
        
        and1 = c.getcomponent(Const.AND_ID)
        c.connect(and1, x, 0); c.connect(and1, b, 1)
        
        c.simulate(Const.SIMULATE)
        
        start = time.perf_counter_ns()
        table = c.truthTable([a, b], [xor1])
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        self.assert_test(table is not None, f"Partial table A,B -> XOR1 ({duration:.2f} ms)")
        rows = len(table.strip().split('\n')) if table else 0
        self.assert_test(rows >= 4, f"Partial table rows: {rows}")

    # =========================================================================
    # PART 7: SPEED BENCHMARKS
    # =========================================================================

    async def test_marathon(self, count):
        self.subsection(f"Marathon ({count:,} NOT gates)")
        self.circuit.clearcircuit()
        c = self.circuit
        
        inp = c.getcomponent(Const.VARIABLE_ID)
        prev = inp
        for _ in range(count):
            g = c.getcomponent(Const.NOT_ID)
            c.connect(g, prev, 0)
            prev = g

        c.simulate(Const.SIMULATE)
        c.toggle(inp, 0)
        
        # Warmup: Toggle to 1 then back to 0
        c.toggle(inp, 1)
        c.toggle(inp, 0)
        
        duration = self.timer(lambda: c.toggle(inp, 1))
        latency = (duration*1e6)/count
        self.perf_metrics['marathon'] = {'time': duration, 'latency': latency, 'gates': count}
        
        expected = 'T' if (count % 2 == 0) else 'F'
        self.assert_test(prev.getoutput() == expected, f"{duration:.2f}ms | {latency:.1f}ns/gate")

    async def test_avalanche(self, layers):
        total = (2**layers)-1
        self.subsection(f"Avalanche ({layers} layers, {total:,} gates)")
        self.circuit.clearcircuit()
        c = self.circuit
        
        root = c.getcomponent(Const.VARIABLE_ID)
        # Create constant HIGH rail for AND gate second inputs
        const_high = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(const_high, Const.HIGH)
        
        layer = [root]
        for _ in range(layers):
            next_l = []
            for p in layer:
                # Use standard 2-input AND gates instead of 1-input buffers
                g1 = c.getcomponent(Const.AND_ID); c.connect(g1, p, 0); c.connect(g1, const_high, 1)
                g2 = c.getcomponent(Const.AND_ID); c.connect(g2, p, 0); c.connect(g2, const_high, 1)
                next_l.extend([g1, g2])
            layer = next_l

        c.simulate(Const.SIMULATE)
        c.toggle(root, 0)

        # Warmup
        c.toggle(root, 1)
        c.toggle(root, 0)

        duration = self.timer(lambda: c.toggle(root, 1))
        rate = total/(duration/1000)
        self.perf_metrics['avalanche'] = {'time': duration, 'rate': rate, 'gates': total}
        
        self.assert_test(True, f"{duration:.2f}ms | {rate/1_000_000:.2f}M/sec")

    async def test_gridlock(self, size):
        total = size*size
        self.subsection(f"Gridlock ({size}x{size} = {total:,} gates)")
        self.circuit.clearcircuit()
        c = self.circuit

        grid = [[None]*size for _ in range(size)]
        trig = c.getcomponent(Const.VARIABLE_ID)
        
        # Create constant LOW rail for unconnected OR inputs
        const_low = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(const_low, Const.LOW)

        for r in range(size):
            for k in range(size):
                grid[r][k] = c.getcomponent(Const.OR_ID)
        
        for r in range(size):
            for k in range(size):
                g = grid[r][k]
                
                # Input 0: Top neighbor, trigger, or LOW rail
                if r > 0:
                    c.connect(g, grid[r-1][k], 0)
                elif r == 0 and k == 0:
                    c.connect(g, trig, 0)
                else:
                    c.connect(g, const_low, 0)
                
                # Input 1: Left neighbor or LOW rail
                if k > 0:
                    c.connect(g, grid[r][k-1], 1)
                else:
                    c.connect(g, const_low, 1)
                
                # Removed setlimits(1) optimization

        c.simulate(Const.SIMULATE)
        c.toggle(trig, 0)

        # Warmup
        c.toggle(trig, 1)
        c.toggle(trig, 0)

        duration = self.timer(lambda: c.toggle(trig, 1))
        self.perf_metrics['gridlock'] = {'time': duration, 'gates': total}
        
        passed = (grid[size-1][size-1].getoutput() == 'T')
        self.assert_test(passed, f"{duration:.2f}ms")

    async def test_echo_chamber(self, count):
        self.subsection(f"Echo Chamber ({count:,} SR latches)")
        self.circuit.clearcircuit()
        c = self.circuit
        c.simulate(Const.SIMULATE)

        set_line = c.getcomponent(Const.VARIABLE_ID)
        rst_line = c.getcomponent(Const.VARIABLE_ID)
        
        latches = []
        for _ in range(count):
            q = c.getcomponent(Const.NOR_ID)
            qb = c.getcomponent(Const.NOR_ID)
            c.connect(q, rst_line, 0)
            c.connect(qb, set_line, 0)
            c.connect(q, qb, 1)
            c.connect(qb, q, 1)
            latches.append(q)

        c.toggle(set_line, 0)
        c.toggle(rst_line, 1)
        c.toggle(rst_line, 0)

        # Warmup
        c.toggle(set_line, 1)
        c.toggle(set_line, 0)

        duration = self.timer(lambda: c.toggle(set_line, 1))
        self.perf_metrics['echo_chamber'] = {'time': duration, 'gates': count*2}
        
        passed = all(l.getoutput() == 'T' for l in latches)
        self.assert_test(passed, f"{duration:.2f}ms")

    async def test_black_hole(self, inputs):
        self.subsection(f"Black Hole ({inputs:,} inputs)")
        self.circuit.clearcircuit()
        c = self.circuit
        c.simulate(Const.SIMULATE)

        black_hole = c.getcomponent(Const.AND_ID)
        c.setlimits(black_hole, inputs)

        vars_list = []
        for i in range(inputs):
            v = c.getcomponent(Const.VARIABLE_ID)
            c.connect(black_hole, v, i)
            vars_list.append(v)
        
        for i in range(inputs - 1):
            c.toggle(vars_list[i], 1)
        
        trigger = vars_list[-1]
        
        # Warmup
        c.toggle(trigger, 1)
        c.toggle(trigger, 0)

        duration = self.timer(lambda: c.toggle(trigger, 1))
        self.perf_metrics['black_hole'] = {'time': duration, 'gates': inputs}
        
        self.assert_test(black_hole.getoutput() == 'T', f"{duration:.4f}ms")

    async def test_paradox_burn(self):
        self.subsection("Paradox (XOR loop)")
        self.circuit.clearcircuit()
        c = self.circuit
        c.simulate(Const.SIMULATE)

        source = c.getcomponent(Const.VARIABLE_ID)
        xor_gate = c.getcomponent(Const.XOR_ID)

        c.connect(xor_gate, source, 0)
        c.connect(xor_gate, xor_gate, 1)
        
        try:
            gc.disable()
            start = time.perf_counter_ns()
            c.toggle(source, 1)
            duration = (time.perf_counter_ns() - start) / 1_000_000
            gc.enable()
            
            self.perf_metrics['paradox'] = {'time': duration, 'gates': 1}
            
            # Check for the new background breaker OR the old error state (Python engine)
            breaker_engaged = getattr(c, 'runner', None) is not None and not c.runner.done()
            is_error = xor_gate.output == Const.ERROR
            
            self.assert_test(breaker_engaged or is_error, f"Oscillation safely handled ({duration:.4f}ms)")
            
            # Instantly kill the oscillation so it doesn't bleed into test_mega_chain!
            if breaker_engaged:
                c.runner.cancel()
                
        except Exception as e:
            gc.enable()
            self.assert_test(False, f"CRASHED: {e}")




    async def test_mega_chain(self):
        self.subsection("Mega Chain (1M NOT gates)")
        self.circuit.clearcircuit()
        c = self.circuit
        
        inp = c.getcomponent(Const.VARIABLE_ID)
        prev = inp
        count = 1_000_000
        
        for i in range(count):
            g = c.getcomponent(Const.NOT_ID)
            c.connect(g, prev, 0)
            prev = g
            if i > 0 and i % 100000 == 0:
                await self.progress(i, count)

        c.simulate(Const.SIMULATE)
        c.toggle(inp, 0)
        
        # Warmup
        c.toggle(inp, 1)
        c.toggle(inp, 0)

        start = time.perf_counter_ns()
        c.toggle(inp, 1)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        latency = (duration * 1e6) / count
        
        self.perf_metrics['mega_chain'] = {'time': duration, 'latency': latency, 'gates': count}
        
        expected = 'T' if (count % 2 == 0) else 'F'
        self.assert_test(prev.getoutput() == expected, f"{duration:.2f}ms | {latency:.1f}ns/gate")

    async def test_extreme_fanout(self):
        self.subsection("Extreme Fanout (50K targets)")
        self.circuit.clearcircuit()
        c = self.circuit
        c.simulate(Const.SIMULATE)
        
        v = c.getcomponent(Const.VARIABLE_ID)
        const_high = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(const_high, Const.HIGH)
        
        gates = []
        count = 50_000
        
        for i in range(count):
            g = c.getcomponent(Const.AND_ID)
            # Use 2-input AND
            c.connect(g, v, 0)
            c.connect(g, const_high, 1)
            gates.append(g)
            if i > 0 and i % 10000 == 0:
                await self.progress(i, count)
        
        c.toggle(v, 0)

        # Warmup
        c.toggle(v, 1)
        c.toggle(v, 0)
        
        start = time.perf_counter_ns()
        c.toggle(v, 1)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        all_high = all(g.output == Const.HIGH for g in gates)
        self.perf_metrics['extreme_fanout'] = {'time': duration, 'gates': count}
        
        self.assert_test(all_high, f"{duration:.2f}ms | {count} gates updated")

    async def test_extreme_fanin(self, count):
        self.subsection(f"Extreme Fan-in ({count:,} inputs)")
        self.circuit.clearcircuit()
        c = self.circuit
        c.simulate(Const.SIMULATE)
        
        g = c.getcomponent(Const.AND_ID)
        c.setlimits(g, count)
        
        vars_list = []
        for i in range(count):
            v = c.getcomponent(Const.VARIABLE_ID)
            c.connect(g, v, i)
            vars_list.append(v)
            if i > 0 and i % 10000 == 0:
                await self.progress(i, count)
        
        # Set all HIGH
        for v in vars_list:
            c.toggle(v, 1)
            
        # Warmup: Toggle first input 0 -> 1 -> 0 (wait, default was 1)
        c.toggle(vars_list[0], 0)
        c.toggle(vars_list[0], 1)

        start = time.perf_counter_ns()
        c.toggle(vars_list[0], 0)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        self.perf_metrics['extreme_fanin'] = {'time': duration, 'gates': count}
        self.assert_test(g.output == Const.LOW, f"{duration:.2f}ms")

    async def test_extreme_fanin_fanout(self, count):
        self.subsection(f"Extreme Fan-in+Fan-out ({count:,} in/out)")
        self.circuit.clearcircuit()
        c = self.circuit
        c.simulate(Const.SIMULATE)
        
        central = c.getcomponent(Const.AND_ID)
        c.setlimits(central, count)
        
        # For fanout targets, use proper 2-input AND gates
        const_high = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(const_high, Const.HIGH)
        
        inputs = []
        for i in range(count):
            v = c.getcomponent(Const.VARIABLE_ID)
            c.connect(central, v, i)
            inputs.append(v)
            if i > 0 and i % 10000 == 0:
                await self.progress(i, count)
                
        targets = []
        for i in range(count):
            g = c.getcomponent(Const.AND_ID)
            # Use 2-input AND
            c.connect(g, central, 0)
            c.connect(g, const_high, 1)
            targets.append(g)
            if i > 0 and i % 10000 == 0:
                await self.progress(i, count)
        
        for v in inputs:
            c.toggle(v, 1)
            
        # Warmup
        c.toggle(inputs[0], 0)
        c.toggle(inputs[0], 1)

        start = time.perf_counter_ns()
        c.toggle(inputs[0], 0)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        
        all_passed = all(g.output == Const.LOW for g in targets)
        self.perf_metrics['extreme_fanin_fanout'] = {'time': duration, 'gates': count + count + 1}
        self.assert_test(all_passed, f"{duration:.2f}ms")
    async def test_cpu_datapath(self, bit_width=8192):
        self.subsection(f"CPU Datapath ({bit_width}-bit ALU + Registers)")
        self.circuit.clearcircuit()
        c = self.circuit
        c.simulate(Const.SIMULATE) # SIMULATE mode includes latches now
        
        a_inputs = []
        b_inputs = []
        sum_outputs = []
        latches = []
        
        clock = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(clock, Const.LOW)

        # Build 8192-bit Ripple Carry Adder & Register File
        # ~10 gates per bit = ~80,000 active gates total
        prev_carry = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(prev_carry, Const.LOW) # Cin = 0

        for i in range(bit_width):
            # 1. Inputs
            a = c.getcomponent(Const.VARIABLE_ID)
            b = c.getcomponent(Const.VARIABLE_ID)
            a_inputs.append(a)
            b_inputs.append(b)
            
            # 2. Full Adder Logic
            # XOR1 = A ^ B
            xor1 = c.getcomponent(Const.XOR_ID)
            c.connect(xor1, a, 0); c.connect(xor1, b, 1)
            
            # Sum = XOR1 ^ Cin
            sum_g = c.getcomponent(Const.XOR_ID)
            c.connect(sum_g, xor1, 0); c.connect(sum_g, prev_carry, 1)
            sum_outputs.append(sum_g)
            
            # AND1 = A & B
            and1 = c.getcomponent(Const.AND_ID)
            c.connect(and1, a, 0); c.connect(and1, b, 1)
            
            # AND2 = Cin & XOR1
            and2 = c.getcomponent(Const.AND_ID)
            c.connect(and2, prev_carry, 0); c.connect(and2, xor1, 1)
            
            # Cout = AND1 | AND2
            cout = c.getcomponent(Const.OR_ID)
            c.connect(cout, and1, 0); c.connect(cout, and2, 1)
            prev_carry = cout # Route to next bit
            
            # 3. Register (D-Latch built from SR Latch)
            # Set = Sum & Clock
            set_g = c.getcomponent(Const.AND_ID)
            c.connect(set_g, sum_g, 0); c.connect(set_g, clock, 1)
            
            # Reset = ~Sum & Clock
            not_sum = c.getcomponent(Const.NOT_ID)
            c.connect(not_sum, sum_g, 0)
            rst_g = c.getcomponent(Const.AND_ID)
            c.connect(rst_g, not_sum, 0); c.connect(rst_g, clock, 1)
            
            # SR Latch (NOR based)
            q = c.getcomponent(Const.NOR_ID)
            qb = c.getcomponent(Const.NOR_ID)
            c.connect(q, rst_g, 0); c.connect(q, qb, 1)
            c.connect(qb, set_g, 0); c.connect(qb, q, 1)
            latches.append(q)
            
            if i > 0 and i % 1000 == 0:
                await self.progress(i, bit_width)

        # --- BENCHMARK PHASE 1: The Ripple Cascade ---
        # Set A = 1111...1111 (All High)
        for a in a_inputs:
            c.toggle(a, Const.HIGH)
        # Set B = 0000...0000 (All Low)
        for b in b_inputs:
            c.toggle(b, Const.LOW)

        # Warmup the engine structures
        c.toggle(b_inputs[0], Const.HIGH)
        c.toggle(b_inputs[0], Const.LOW)

        # The test: Add 1 to A. This causes a cascading carry bit to ripple 
        # sequentially through all 8192 adder stages!
        gc.disable()
        start_cascade = time.perf_counter_ns()
        c.toggle(b_inputs[0], Const.HIGH) 
        cascade_duration = (time.perf_counter_ns() - start_cascade) / 1_000_000
        gc.enable()

        # --- BENCHMARK PHASE 2: The Clock Fan-out ---
        # Trigger the clock high to save the sum into the latches
        gc.disable()
        start_clock = time.perf_counter_ns()
        c.toggle(clock, Const.HIGH)
        clock_duration = (time.perf_counter_ns() - start_clock) / 1_000_000
        c.toggle(clock, Const.LOW) # Reset clock
        gc.enable()

        total_duration = cascade_duration + clock_duration
        
        # Verify correctness
        # If A=1111...1111 and we added B=1, the sum should roll over to 0000...0000
        # (Technically the very last Cout is 1, but all sum bits are 0)
        latch_pass = all(l.output == Const.LOW for l in latches)
        
        self.perf_metrics['cpu_datapath'] = {'time': total_duration, 'gates': bit_width * 10}
        msg = f"Ripple: {cascade_duration:.2f}ms | Clock: {clock_duration:.2f}ms"
        self.assert_test(latch_pass, msg)

    # =========================================================================
    # PART 8: REAL-WORLD STRESS TESTS
    # =========================================================================

    async def test_ripple_adder_correctness(self, bits=16):
        """Build a real N-bit ripple carry adder and verify arithmetic results."""
        self.subsection(f"Ripple Adder Correctness ({bits}-bit)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        a_vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(bits)]
        b_vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(bits)]
        sum_gates = []

        cin_var = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(cin_var, Const.LOW)
        prev_carry = cin_var

        for i in range(bits):
            xor1 = c.getcomponent(Const.XOR_ID)
            c.connect(xor1, a_vars[i], 0); c.connect(xor1, b_vars[i], 1)
            sum_g = c.getcomponent(Const.XOR_ID)
            c.connect(sum_g, xor1, 0); c.connect(sum_g, prev_carry, 1)
            sum_gates.append(sum_g)
            and1 = c.getcomponent(Const.AND_ID)
            c.connect(and1, a_vars[i], 0); c.connect(and1, b_vars[i], 1)
            and2 = c.getcomponent(Const.AND_ID)
            c.connect(and2, prev_carry, 0); c.connect(and2, xor1, 1)
            cout = c.getcomponent(Const.OR_ID)
            c.connect(cout, and1, 0); c.connect(cout, and2, 1)
            prev_carry = cout

        self.maybe_optimize(c)

        # After optimize(), the reactor calls refresh() which recreates all gate
        # objects. Any references captured before the call are now stale/detached.
        # Re-fetch from c.objlist using the original build-order ranks.
        if USE_OPTIMIZE:
            a_vars    = [c.objlist[Const.VARIABLE_ID][i]       for i in range(bits)]
            b_vars    = [c.objlist[Const.VARIABLE_ID][bits + i] for i in range(bits)]
            cin_var   =  c.objlist[Const.VARIABLE_ID][2 * bits]
            sum_gates = [c.objlist[Const.XOR_ID][2 * i + 1]    for i in range(bits)]
            prev_carry =  c.objlist[Const.OR_ID][bits - 1]

        total_gates = bits * 5
        def set_value(vars_list, val):
            for i, v in enumerate(vars_list):
                c.toggle(v, (val >> i) & 1)

        def read_sum():
            result = 0
            for i, sg in enumerate(sum_gates):
                if sg.output == Const.HIGH:
                    result |= (1 << i)
            if prev_carry.output == Const.HIGH:
                result |= (1 << bits)
            return result

        # Test cases: boundary + random
        max_val = (1 << bits) - 1
        test_cases = [
            (0, 0), (1, 0), (0, 1), (1, 1),
            (max_val, 1),       # overflow / rollover
            (max_val, max_val), # max + max
            (0x5555 & max_val, 0xAAAA & max_val),  # alternating bits
            (max_val, 0),       # identity
        ]
        random.seed(42)
        for _ in range(12):
            test_cases.append((random.randint(0, max_val), random.randint(0, max_val)))

        all_pass = True
        for a_val, b_val in test_cases:
            set_value(a_vars, a_val)
            set_value(b_vars, b_val)
            expected = a_val + b_val
            actual = read_sum()
            if actual != expected:
                self.assert_test(False, f"Adder {a_val}+{b_val}: got {actual}, expected {expected}")
                all_pass = False
                break

        if all_pass:
            self.perf_metrics['ripple_adder'] = {'time': 0, 'gates': total_gates}
            self.assert_test(True, f"{len(test_cases)} additions verified ({total_gates} gates)")

    async def test_sr_latch_metastability(self, count=1000):
        """Build SR latches and test Set, Reset, Hold, and Forbidden states."""
        self.subsection(f"SR Latch Metastability ({count})")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        set_line = c.getcomponent(Const.VARIABLE_ID)
        rst_line = c.getcomponent(Const.VARIABLE_ID)

        qs = []
        qbs = []
        for _ in range(count):
            q = c.getcomponent(Const.NOR_ID)
            qb = c.getcomponent(Const.NOR_ID)
            c.connect(q, rst_line, 0);  c.connect(q, qb, 1)
            c.connect(qb, set_line, 0); c.connect(qb, q, 1)
            qs.append(q); qbs.append(qb)

        # Reset all: R=1, S=0 -> Q=0, Qb=1
        c.toggle(set_line, Const.LOW); c.toggle(rst_line, Const.HIGH)
        c.toggle(rst_line, Const.LOW)
        all_reset = all(q.output == Const.LOW for q in qs)
        self.assert_test(all_reset, "Reset state: all Q=LOW")

        # Set all: S=1, R=0 -> Q=1, Qb=0
        c.toggle(set_line, Const.HIGH)
        c.toggle(set_line, Const.LOW)
        all_set = all(q.output == Const.HIGH for q in qs)
        self.assert_test(all_set, "Set state: all Q=HIGH")

        # Hold: S=0, R=0 -> Q should stay HIGH
        all_hold = all(q.output == Const.HIGH for q in qs)
        self.assert_test(all_hold, "Hold state: all Q=HIGH retained")

        # Forbidden: S=1, R=1 -> Both NOR outputs go LOW
        c.toggle(set_line, Const.HIGH); c.toggle(rst_line, Const.HIGH)
        all_low = all(q.output == Const.LOW for q in qs) and all(qb.output == Const.LOW for qb in qbs)
        self.assert_test(all_low, f"Forbidden state: all Q=LOW, Qb=LOW ({count} latches)")

        self.perf_metrics['sr_latch'] = {'time': 0, 'gates': count * 2}

    async def test_mux_tree(self, select_bits=10):
        """Build a 2^N:1 multiplexer tree from AND/OR/NOT gates, verify selection."""
        num_inputs = 1 << select_bits
        self.subsection(f"Mux Tree ({num_inputs}:1, {select_bits} select)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        data_vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(num_inputs)]
        sel_vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(select_bits)]

        # Initialize all data to LOW, all selects to LOW
        for d in data_vars:
            c.toggle(d, Const.LOW)
        for s in sel_vars:
            c.toggle(s, Const.LOW)

        # Build mux tree bottom-up
        # Each mux2: out = (d0 AND ~sel) OR (d1 AND sel)
        current_layer = data_vars[:]
        sel_idx = 0
        total_gates = 0

        while len(current_layer) > 1:
            next_layer = []
            sel = sel_vars[sel_idx]
            not_sel = c.getcomponent(Const.NOT_ID)
            c.connect(not_sel, sel, 0)
            total_gates += 1

            for i in range(0, len(current_layer), 2):
                d0 = current_layer[i]
                d1 = current_layer[i + 1]
                a0 = c.getcomponent(Const.AND_ID)
                c.connect(a0, d0, 0); c.connect(a0, not_sel, 1)
                a1 = c.getcomponent(Const.AND_ID)
                c.connect(a1, d1, 0); c.connect(a1, sel, 1)
                orr = c.getcomponent(Const.OR_ID)
                c.connect(orr, a0, 0); c.connect(orr, a1, 1)
                next_layer.append(orr)
                total_gates += 3

            current_layer = next_layer
            sel_idx += 1

        mux_output = current_layer[0]

        # Verify: set data[0]=HIGH, select 0 -> output HIGH
        c.toggle(data_vars[0], Const.HIGH)
        self.assert_test(mux_output.output == Const.HIGH, "Mux select 0: data[0]=HIGH -> HIGH")

        # Select input 7: set sel = 0b0000000111
        c.toggle(data_vars[0], Const.LOW)
        c.toggle(data_vars[7], Const.HIGH)

        gc.disable()
        start = time.perf_counter_ns()
        for i in range(select_bits):
            c.toggle(sel_vars[i], (7 >> i) & 1)
        result = mux_output.output
        duration = (time.perf_counter_ns() - start) / 1_000_000
        gc.enable()

        self.assert_test(result == Const.HIGH, f"Mux select 7: data[7]=HIGH -> HIGH ({total_gates} gates)")
        self.perf_metrics['mux_tree'] = {'time': duration, 'gates': total_gates}

    async def test_ring_oscillator(self, length=50):
        """NOT chain with XOR feedback: guaranteed unstable, should trigger breaker."""
        self.subsection(f"Ring Oscillator ({length} inverters)")
        self.circuit.clearcircuit()
        c = self.circuit
        c.simulate(Const.SIMULATE)

        source = c.getcomponent(Const.VARIABLE_ID)
        xor_g = c.getcomponent(Const.XOR_ID)
        c.connect(xor_g, source, 0)

        prev = xor_g
        chain = [xor_g]
        for _ in range(length):
            n = c.getcomponent(Const.NOT_ID)
            c.connect(n, prev, 0)
            chain.append(n)
            prev = n

        c.connect(xor_g, prev, 1)

        try:
            gc.disable()
            start = time.perf_counter_ns()
            c.toggle(source, Const.HIGH)
            duration = (time.perf_counter_ns() - start) / 1_000_000
            gc.enable()

            breaker_engaged = getattr(c, 'runner', None) is not None and not c.runner.done()
            has_error = any(g.output == Const.ERROR for g in chain)
            
            self.perf_metrics['ring_osc'] = {'time': duration, 'gates': length + 1}
            self.assert_test(breaker_engaged or has_error, f"Oscillator handled safely ({duration:.2f}ms)")
            
            if breaker_engaged:
                c.runner.cancel()
                
        except Exception as e:
            gc.enable()
            self.assert_test(False, f"CRASHED: {e}")


    async def test_decoder_encoder(self, bits=8):
        """Build N-to-2^N decoder then 2^N-to-N encoder, verify round-trip."""
        num_outputs = 1 << bits
        self.subsection(f"Decoder/Encoder ({bits}-bit -> {num_outputs} lines)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        inputs = [c.getcomponent(Const.VARIABLE_ID) for _ in range(bits)]
        for v in inputs:
            c.toggle(v, Const.LOW)

        # Build decoder: each output line = AND of all input bits (direct or inverted)
        not_inputs = []
        for v in inputs:
            n = c.getcomponent(Const.NOT_ID)
            c.connect(n, v, 0)
            not_inputs.append(n)

        decoder_outputs = []
        total_gates = bits  # NOT gates
        for i in range(num_outputs):
            g = c.getcomponent(Const.AND_ID)
            c.setlimits(g, bits)
            for j in range(bits):
                if (i >> j) & 1:
                    c.connect(g, inputs[j], j)
                else:
                    c.connect(g, not_inputs[j], j)
            decoder_outputs.append(g)
            total_gates += 1

        # Verify a few decoder patterns
        test_values = [0, 1, 5, (num_outputs - 1), 42 % num_outputs, 128 % num_outputs]
        all_pass = True
        for val in test_values:
            for i in range(bits):
                c.toggle(inputs[i], (val >> i) & 1)
            # Check that only decoder_outputs[val] is HIGH
            for idx, dout in enumerate(decoder_outputs):
                expected = Const.HIGH if idx == val else Const.LOW
                if dout.output != expected:
                    self.assert_test(False, f"Decoder[{idx}] for input {val}: got {dout.output} expected {expected}")
                    all_pass = False
                    break
            if not all_pass:
                break

        if all_pass:
            self.assert_test(True, f"Decoder verified ({total_gates} gates)")

        self.perf_metrics['decoder_encoder'] = {'time': 0, 'gates': total_gates}

    async def test_cascade_adder_pipeline(self, stages=4, bits=8):
        """Chain multiple adders: result of stage N feeds into stage N+1."""
        total_bits = bits
        self.subsection(f"Cascade Adder Pipeline ({stages}x {bits}-bit)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        # First stage inputs
        a_vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(bits)]
        b_vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(bits)]

        total_gates = 0
        prev_sums = None

        for stage in range(stages):
            if stage == 0:
                a_inputs = a_vars
                b_inputs = b_vars
            else:
                a_inputs = prev_sums  # Feed previous sum into next A
                b_inputs = b_vars     # Re-use same B

            cin = c.getcomponent(Const.VARIABLE_ID)
            c.toggle(cin, Const.LOW)
            prev_carry = cin
            sums = []

            for i in range(bits):
                xor1 = c.getcomponent(Const.XOR_ID)
                c.connect(xor1, a_inputs[i], 0); c.connect(xor1, b_inputs[i], 1)
                sum_g = c.getcomponent(Const.XOR_ID)
                c.connect(sum_g, xor1, 0); c.connect(sum_g, prev_carry, 1)
                sums.append(sum_g)
                and1 = c.getcomponent(Const.AND_ID)
                c.connect(and1, a_inputs[i], 0); c.connect(and1, b_inputs[i], 1)
                and2 = c.getcomponent(Const.AND_ID)
                c.connect(and2, prev_carry, 0); c.connect(and2, xor1, 1)
                cout_g = c.getcomponent(Const.OR_ID)
                c.connect(cout_g, and1, 0); c.connect(cout_g, and2, 1)
                prev_carry = cout_g
                total_gates += 5

            prev_sums = sums

        # Test: A=3, B=2 -> stage0=5, stage1=7, stage2=9, stage3=11
        for i in range(bits):
            c.toggle(a_vars[i], (3 >> i) & 1)
            c.toggle(b_vars[i], (2 >> i) & 1)

        # Read final stage output
        result = 0
        for i, sg in enumerate(prev_sums):
            if sg.output == Const.HIGH:
                result |= (1 << i)

        expected = 3
        for _ in range(stages):
            expected = (expected + 2) & ((1 << bits) - 1)

        self.assert_test(result == expected, f"Pipeline result: {result} (expected {expected}, {total_gates} gates)")
        self.perf_metrics['cascade_pipeline'] = {'time': 0, 'gates': total_gates}

    async def test_xor_parity_generator(self, bits=1024):
        """Build a wide XOR tree to compute parity of N inputs, verify correctness."""
        self.subsection(f"XOR Parity Generator ({bits} inputs)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        inputs = [c.getcomponent(Const.VARIABLE_ID) for _ in range(bits)]
        for v in inputs:
            c.toggle(v, Const.LOW)

        # Build XOR reduction tree
        current = inputs[:]
        total_gates = 0
        while len(current) > 1:
            next_layer = []
            i = 0
            while i + 1 < len(current):
                xor_g = c.getcomponent(Const.XOR_ID)
                c.connect(xor_g, current[i], 0)
                c.connect(xor_g, current[i + 1], 1)
                next_layer.append(xor_g)
                total_gates += 1
                i += 2
            if i < len(current):
                next_layer.append(current[i])
            current = next_layer

        parity_out = current[0]
        self.assert_test(parity_out.output == Const.LOW, "Parity(all 0) = 0")

        # Toggle one input -> parity should flip
        gc.disable()
        start = time.perf_counter_ns()
        c.toggle(inputs[0], Const.HIGH)
        duration = (time.perf_counter_ns() - start) / 1_000_000
        gc.enable()
        self.assert_test(parity_out.output == Const.HIGH, f"Parity(one 1) = 1 ({duration:.2f}ms)")

        # Toggle another -> parity back to 0
        c.toggle(inputs[bits // 2], Const.HIGH)
        self.assert_test(parity_out.output == Const.LOW, "Parity(two 1s) = 0")

        # Set all to HIGH -> parity = bits % 2
        for v in inputs:
            c.toggle(v, Const.HIGH)
        expected = Const.HIGH if bits % 2 == 1 else Const.LOW
        self.assert_test(parity_out.output == expected, f"Parity(all 1) = {bits % 2}")

        self.perf_metrics['xor_parity'] = {'time': duration, 'gates': total_gates}

    async def test_glitch_propagation(self, depth=500):
        """Deep NOT chain with probes at intervals: verify consistent glitch-free output."""
        self.subsection(f"Glitch Propagation ({depth}-deep)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(v, Const.LOW)
        prev = v
        probes = []
        probe_depths = set(range(0, depth, depth // 10))

        for i in range(depth):
            n = c.getcomponent(Const.NOT_ID)
            c.connect(n, prev, 0)
            if i in probe_depths:
                p = c.getcomponent(Const.BUFFER_ID)
                c.connect(p, n, 0)
                probes.append((i + 1, p))  # depth (1-indexed), probe
            prev = n

        # Toggle multiple times and verify consistency
        total_gates = depth + len(probes)
        gc.disable()
        start = time.perf_counter_ns()
        for toggle_val in [Const.HIGH, Const.LOW, Const.HIGH]:
            c.toggle(v, toggle_val)
            # Verify every probe has correct value for its depth
            for d, p in probes:
                if d % 2 == 0:
                    expected = toggle_val
                else:
                    expected = Const.LOW if toggle_val == Const.HIGH else Const.HIGH
                if p.output != expected:
                    gc.enable()
                    self.assert_test(False, f"Glitch at depth {d}: expected {expected}, got {p.output}")
                    return
        duration = (time.perf_counter_ns() - start) / 1_000_000
        gc.enable()

        self.assert_test(True, f"No glitches across {len(probes)} probes ({duration:.2f}ms)")
        self.perf_metrics['glitch_prop'] = {'time': duration, 'gates': total_gates}

    async def test_hot_swap_under_load(self, count=200):
        """Hide and reveal gates while simulation is active, verify propagation survives."""
        self.subsection(f"Hot Swap Under Load ({count} cycles)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        const_high = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(const_high, Const.HIGH)

        # Build fanout: v -> [AND buffer] x 10, each independently probed
        gates = []
        for _ in range(10):
            g = c.getcomponent(Const.AND_ID)
            c.connect(g, v, 0)
            c.connect(g, const_high, 1)
            gates.append(g)

        c.toggle(v, Const.HIGH)
        self.assert_test(all(g.output == Const.HIGH for g in gates), "Initial: all HIGH")

        # Hot-swap: hide and reveal a gate repeatedly while toggling input
        # After hide+reveal, the gate's connections are restored automatically
        gc.disable()
        start = time.perf_counter_ns()
        all_ok = True
        target = gates[5]  # Pick one gate to hot-swap
        for i in range(count):
            c.hide([target])
            c.reveal([target])
            # After reveal, reconnect (hide breaks connections)
            c.connect(target, v, 0)
            c.connect(target, const_high, 1)

            c.toggle(v, i % 2)
            expected = Const.HIGH if i % 2 == 1 else Const.LOW
            # Check all OTHER gates still work correctly
            for idx, g in enumerate(gates):
                if g is target:
                    continue  # Skip the hot-swapped gate for downstream check
                if g.output != expected:
                    all_ok = False
                    break
            if not all_ok:
                break
        duration = (time.perf_counter_ns() - start) / 1_000_000
        gc.enable()

        self.assert_test(all_ok, f"Hot swap survived {count} cycles ({duration:.2f}ms)")
        self.perf_metrics['hot_swap'] = {'time': duration, 'gates': 12}

    async def test_reconvergent_fanout(self, depth=10):
        """A single input fans out to two paths, reconverges at an XOR gate.
        With identical paths, XOR should always be 0. Tests book tracking correctness."""
        self.subsection(f"Reconvergent Fanout (depth={depth})")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(v, Const.LOW)

        # Path A: chain of 2*depth NOT gates (even -> identity)
        prev_a = v
        for _ in range(depth * 2):
            n = c.getcomponent(Const.NOT_ID)
            c.connect(n, prev_a, 0)
            prev_a = n

        # Path B: chain of 2*depth NOT gates (even -> identity)
        prev_b = v
        for _ in range(depth * 2):
            n = c.getcomponent(Const.NOT_ID)
            c.connect(n, prev_b, 0)
            prev_b = n

        # Reconverge at XOR
        xor_g = c.getcomponent(Const.XOR_ID)
        c.connect(xor_g, prev_a, 0)
        c.connect(xor_g, prev_b, 1)

        total_gates = depth * 4 + 1

        c.toggle(v, Const.HIGH)
        self.assert_test(xor_g.output == Const.LOW, "Reconvergent XOR(HIGH path, HIGH path) = LOW")

        c.toggle(v, Const.LOW)
        self.assert_test(xor_g.output == Const.LOW, "Reconvergent XOR(LOW path, LOW path) = LOW")

        # Stress: rapid toggles
        gc.disable()
        start = time.perf_counter_ns()
        all_ok = True
        for _ in range(1000):
            c.toggle(v, Const.HIGH)
            if xor_g.output != Const.LOW:
                all_ok = False
                break
            c.toggle(v, Const.LOW)
            if xor_g.output != Const.LOW:
                all_ok = False
                break
        duration = (time.perf_counter_ns() - start) / 1_000_000
        gc.enable()

        self.assert_test(all_ok, f"1000 toggles: XOR always LOW ({duration:.2f}ms, {total_gates} gates)")
        self.perf_metrics['reconvergent'] = {'time': duration, 'gates': total_gates}


    # =========================================================================
    # PART 7.5: REFRESH / OPTIMIZE TESTS  (Reactor-only)
    # =========================================================================
    # Key facts:
    #   optimize() — Kahn topological sort on gate_infolist. Deleted nodes
    #                (type < 0) are pushed to the END of the queue, then
    #                gate_infolist and gate_verse are rewritten in sorted order.
    #                Python-side gate.location is updated for every live gate.
    #   refresh()  — calls optimize() FIRST, then pops any trailing entries
    #                whose type < 0 (i.e. the deleted-node tail) to reclaim
    #                memory.
    #   delobj()   — sets gate_infolist[gate.location].type = -(previous+1),
    #                sets objlist[code] = None, decrements c.counter.

    async def test_optimize_topological_order(self):
        """After optimize(), every gate appears BEFORE all its targets in gate_infolist."""
        self.subsection("optimize: topological order guaranteed")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        # Build a chain: v -> NOT0 -> NOT1 -> NOT2
        v    = c.getcomponent(Const.VARIABLE_ID)
        not0 = c.getcomponent(Const.NOT_ID)
        not1 = c.getcomponent(Const.NOT_ID)
        not2 = c.getcomponent(Const.NOT_ID)
        c.connect(not0, v,    0)
        c.connect(not1, not0, 0)
        c.connect(not2, not1, 0)

        c.optimize()

        # Re-fetch by rank (optimize updates .location but not objlist order)
        v    = c.objlist[Const.VARIABLE_ID][0]
        not0 = c.objlist[Const.NOT_ID][0]
        not1 = c.objlist[Const.NOT_ID][1]
        not2 = c.objlist[Const.NOT_ID][2]

        # Topo order: v < not0 < not1 < not2
        topo_ok = (v.location < not0.location <
                   not1.location < not2.location)
        self.assert_test(topo_ok,
            f"Topo order: v@{v.location} < not0@{not0.location} "
            f"< not1@{not1.location} < not2@{not2.location}")

    async def test_optimize_location_remap(self):
        """After optimize(), gate.location matches its actual slot in gate_infolist."""
        self.subsection("optimize: location remap is consistent")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        gates = [c.getcomponent(Const.AND_ID) for _ in range(20)]
        c.optimize()

        # gate_verse[gate.location] must be gate itself
        all_ok = all(
            c.gate_verse[g.location] is g
            for g in c.objlist[Const.AND_ID]
            if g is not None
        )
        self.assert_test(all_ok, "All gate.location indices consistent with gate_verse")

    async def test_refresh_trims_trailing_deleted(self):
        """refresh() removes trailing deleted (type<0) entries from gate_infolist."""
        self.subsection("refresh: trims trailing deleted slots")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v  = c.getcomponent(Const.VARIABLE_ID)
        g1 = c.getcomponent(Const.AND_ID)
        g2 = c.getcomponent(Const.AND_ID)
        c.connect(g1, v, 0)
        c.connect(g2, v, 0)

        size_before = c.infolist_size          # 3 entries
        c.hide([g2])                           # marks g2 as deleted
        # After hide, g2 is at its slot (type<0). optimize() will push it to
        # the END.  refresh() will then pop it.
        c.refresh()

        size_after = c.infolist_size
        # Exactly 1 deleted gate was trimmed
        self.assert_test(size_after == size_before - 1,
            f"infolist shrunk from {size_before} to {size_after} (expected {size_before-1})")

    async def test_delobj_marks_negative_type(self):
        """delobj() must flip type to negative, leaving the slot in gate_infolist.
        gate_infolist is not publicly accessible, so we verify the negative-type
        invariant through observable side-effects only."""
        self.subsection("delobj: type becomes negative")
        c = Circuit()
        g = c.getcomponent(Const.OR_ID)
        size_before = c.infolist_size  # 1 slot
        cnt_before  = len(c.gate_verse)      # 1

        c.delobj(g)
        # 1. Slot still present — size unchanged immediately after delobj
        self.assert_test(c.infolist_size == size_before,
            f"infolist_size unchanged by delobj ({c.infolist_size} == {size_before})")

        # 2. objlist entry nulled
        self.assert_test(c.objlist[Const.OR_ID][g.code[1]] is None,
            "objlist slot set to None after delobj")

        c.refresh()
        # 3. counter decremented
        self.assert_test(len(c.gate_verse) == cnt_before - 1,
            f"counter decremented: {cnt_before} -> {len(c.gate_verse)}")

        # 4. Prove type is negative: refresh() calls optimize() which pushes
        #    negative-type slots to the tail, then pops them.
        #    If the slot had a negative type, infolist_size shrinks by exactly 1.
        c.refresh()
        self.assert_test(c.infolist_size == size_before - 1,
            f"refresh() trimmed the deleted slot: {size_before} -> {c.infolist_size} "
            f"(proves type was negative)")

    async def test_delobj_counter_decrements(self):
        """delobj() decrements c.counter by 1 for regular gates."""
        self.subsection("delobj: counter decrements correctly")
        c = Circuit()
        g1 = c.getcomponent(Const.NOT_ID)
        g2 = c.getcomponent(Const.NOT_ID)
        cnt_after_add = len(c.gate_verse)   # should be 2

        c.delobj(g1)
        c.refresh()
        self.assert_test(len(c.gate_verse) == cnt_after_add - 1,
            f"counter: {cnt_after_add} -> {len(c.gate_verse)} (expected {cnt_after_add-1})")
        c.delobj(g2)
        c.refresh()
        self.assert_test(len(c.gate_verse) == cnt_after_add - 2,
            f"counter: after 2nd delobj = {len(c.gate_verse)} (expected {cnt_after_add-2})")

    async def test_refresh_delete_middle_gate(self):
        """Delete a middle gate, refresh() must produce a gapless, topo-correct list
        and the remaining gates still simulate correctly."""
        self.subsection("refresh: delete middle gate, circuit still works")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v    = c.getcomponent(Const.VARIABLE_ID)   # index 0
        mid  = c.getcomponent(Const.NOT_ID)         # index 1  ← will be deleted
        tail = c.getcomponent(Const.NOT_ID)         # index 2

        c.connect(mid,  v,   0)
        c.connect(tail, mid, 0)

        # Delete the middle gate
        c.hide([mid])   # hide disconnects wires + marks deleted
        c.refresh()

        # Re-fetch live references
        v    = c.objlist[Const.VARIABLE_ID][0]
        tail_alive = [g for g in c.objlist[Const.NOT_ID] if g is not None]

        # Only tail remains (mid was connected to v only through wires now gone)
        self.assert_test(len(tail_alive) == 1,
            f"1 NOT gate after delete-middle + refresh (got {len(tail_alive)})")
        # gate_verse is the authoritative live-gate count (v + tail = 2)
        self.assert_test(len(c.gate_verse) == 2,
            f"gate_verse has 2 live gates after delete-middle+refresh (got {len(c.gate_verse)})")

        # gate_verse consistency: gate_verse[loc] is the gate at that location
        for g in [v] + tail_alive:
            self.assert_test(c.gate_verse[g.location] is g,
                f"gate_verse[{g.location}] is the expected gate object")

    async def test_refresh_delete_all_gates(self):
        """Deleting every gate then calling refresh() must yield an empty infolist."""
        self.subsection("refresh: delete all gates yields empty infolist")
        c = Circuit()
        gates = [c.getcomponent(Const.AND_ID) for _ in range(10)]
        size_before = c.infolist_size
        self.assert_test(size_before == 10, f"10 gates added (got {size_before})")

        c.hide(gates)
        c.refresh()

        self.assert_test(len(c.gate_verse) == 0,
            f"gate_verse empty after delete-all + refresh (got {len(c.gate_verse)})")
        self.assert_test(c.infolist_size == 0,
            f"infolist_size == 0 after delete-all + refresh (got {c.infolist_size})")

    async def test_optimize_functional_correctness(self):
        """optimize() must not alter simulation results — full truth-table check."""
        self.subsection("optimize: functional correctness (full adder)")
        # Build a 4-bit adder, verify 20 random sums, optimize, verify again
        bits = 4
        c = Circuit()
        c.simulate(Const.SIMULATE)

        a_vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(bits)]
        b_vars = [c.getcomponent(Const.VARIABLE_ID) for _ in range(bits)]
        cin    = c.getcomponent(Const.VARIABLE_ID)
        c.toggle(cin, Const.LOW)
        prev_carry = cin
        sum_gates  = []

        for i in range(bits):
            xor1 = c.getcomponent(Const.XOR_ID)
            c.connect(xor1, a_vars[i], 0); c.connect(xor1, b_vars[i], 1)
            sg = c.getcomponent(Const.XOR_ID)
            c.connect(sg, xor1, 0); c.connect(sg, prev_carry, 1)
            sum_gates.append(sg)
            and1 = c.getcomponent(Const.AND_ID)
            c.connect(and1, a_vars[i], 0); c.connect(and1, b_vars[i], 1)
            and2 = c.getcomponent(Const.AND_ID)
            c.connect(and2, prev_carry, 0); c.connect(and2, xor1, 1)
            cout = c.getcomponent(Const.OR_ID)
            c.connect(cout, and1, 0); c.connect(cout, and2, 1)
            prev_carry = cout

        def set_val(vars_list, val):
            for i, v in enumerate(vars_list):
                c.toggle(v, (val >> i) & 1)

        def read_sum():
            r = 0
            for i, sg in enumerate(sum_gates):
                if sg.output == Const.HIGH:
                    r |= (1 << i)
            if prev_carry.output == Const.HIGH:
                r |= (1 << bits)
            return r

        import random as _rnd
        _rnd.seed(99)
        max_val = (1 << bits) - 1
        test_cases = [(0,0),(1,1),(max_val,1),(max_val,max_val)] + \
                     [(_rnd.randint(0,max_val), _rnd.randint(0,max_val)) for _ in range(16)]

        # Verify BEFORE optimize
        pre_ok = True
        for a_val, b_val in test_cases:
            set_val(a_vars, a_val); set_val(b_vars, b_val)
            if read_sum() != a_val + b_val:
                pre_ok = False; break
        self.assert_test(pre_ok, "Adder correct BEFORE optimize")

        # optimize
        c.optimize()
        # Re-fetch stale refs
        a_vars    = [c.objlist[Const.VARIABLE_ID][i]        for i in range(bits)]
        b_vars    = [c.objlist[Const.VARIABLE_ID][bits + i]  for i in range(bits)]
        cin       =  c.objlist[Const.VARIABLE_ID][2 * bits]
        prev_carry =  c.objlist[Const.OR_ID][bits - 1]
        sum_gates = [c.objlist[Const.XOR_ID][2*i+1]         for i in range(bits)]

        # Verify AFTER optimize
        post_ok = True
        for a_val, b_val in test_cases:
            set_val(a_vars, a_val); set_val(b_vars, b_val)
            if read_sum() != a_val + b_val:
                post_ok = False; break
        self.assert_test(post_ok, "Adder correct AFTER optimize")

    async def test_optimize_cache_ordering(self):
        """optimize() must improve propagation speed by sorting gates topologically.
        We time a NOT chain BEFORE and AFTER optimize; the result must be identical,
        and the post-optimize time should not regress (we merely assert correctness
        + do a sanity-ratio check that post / pre <= 2.0)."""
        self.subsection("optimize: cache ordering — correctness & no regression")
        n = 2000
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        prev = v
        for _ in range(n):
            g = c.getcomponent(Const.NOT_ID)
            c.connect(g, prev, 0)
            prev = g

        # Warmup pass pre-optimize
        c.toggle(v, Const.HIGH)
        c.toggle(v, Const.LOW)

        gc.disable()
        t0 = time.perf_counter_ns()
        c.toggle(v, Const.HIGH)
        pre_ms = (time.perf_counter_ns() - t0) / 1_000_000
        gc.enable()
        expected_pre = 'T' if n % 2 == 0 else 'F'
        self.assert_test(prev.getoutput() == expected_pre,
            f"pre-optimize: chain output correct ({pre_ms:.3f} ms)")

        # optimize + re-fetch
        c.optimize()
        v    = c.objlist[Const.VARIABLE_ID][0]
        prev = c.objlist[Const.NOT_ID][n - 1]

        # Warmup pass post-optimize
        c.toggle(v, Const.LOW)
        c.toggle(v, Const.HIGH)

        gc.disable()
        t1 = time.perf_counter_ns()
        c.toggle(v, Const.LOW)
        post_ms = (time.perf_counter_ns() - t1) / 1_000_000
        gc.enable()
        expected_post = 'F' if n % 2 == 0 else 'T'
        self.assert_test(prev.getoutput() == expected_post,
            f"post-optimize: chain output correct ({post_ms:.3f} ms)")

        # Sanity: post must be within 2× of pre (usually much faster)
        ratio = post_ms / pre_ms if pre_ms > 0 else 1.0
        self.assert_test(ratio <= 2.0,
            f"post/pre ratio {ratio:.2f} <= 2.0 (pre={pre_ms:.3f}ms post={post_ms:.3f}ms)")

    async def test_optimize_with_cycles(self):
        """optimize() must handle feedback loops (SR latch) without crashing.
        Cycle nodes should end up queued after the DAG portion — no infinite loop."""
        self.subsection("optimize: cyclic circuit (SR latch) safe")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        s = c.getcomponent(Const.VARIABLE_ID)
        r = c.getcomponent(Const.VARIABLE_ID)
        q   = c.getcomponent(Const.NOR_ID)
        qb  = c.getcomponent(Const.NOR_ID)
        c.connect(q,  r,  0); c.connect(q,  qb, 1)
        c.connect(qb, s,  0); c.connect(qb, q,  1)

        # Record output state
        c.toggle(s, Const.HIGH); c.toggle(s, Const.LOW)  # set
        q_before = q.output

        try:
            c.optimize()
            safe = True
        except Exception as e:
            safe = False

        self.assert_test(safe, "optimize() on cyclic circuit did not crash")

        # Re-fetch and verify circuit is still functional
        q  = c.objlist[Const.NOR_ID][0]
        qb = c.objlist[Const.NOR_ID][1]
        # Output might reset during optimize (nodes are re-visited); verify not
        # a segfault / error-state — just ensure simulation runs cleanly
        s = c.objlist[Const.VARIABLE_ID][0]
        r = c.objlist[Const.VARIABLE_ID][1]
        c.toggle(r, Const.HIGH); c.toggle(r, Const.LOW)  # reset
        self.assert_test(q.output == Const.LOW,  "After optimize: latch reset Q=LOW")
        self.assert_test(qb.output == Const.HIGH, "After optimize: latch reset Qb=HIGH")

    async def test_refresh_after_ic_deletion(self):
        """Deleting (hiding) an IC via delobj must mark ALL its internal gates
        as deleted in gate_infolist; refresh() must then remove them all."""
        self.subsection("refresh: IC deletion removes all internal slots")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        ic   = c.getcomponent(Const.IC_ID)
        inp  = ic.getcomponent(Const.IC_INPUT_PIN_ID)
        out  = ic.getcomponent(Const.IC_OUTPUT_PIN_ID)
        not_g = ic.getcomponent(Const.NOT_ID)
        c.connect(not_g, inp, 0)
        c.connect(out, not_g, 0)
        # NOTE: do NOT manually adjust c.counter here — hide()→delobj()
        # already does `self.counter += ic.counter` internally.

        v = c.getcomponent(Const.VARIABLE_ID)
        c.connect(inp, v, 0)

        verse_before = len(c.gate_verse)  # IC + v (internal gates share infolist slots)

        c.hide([ic])    # marks IC + all its internal gates as deleted

        # After optimize, deleted gates go to end; refresh trims them
        c.refresh()

        # Only v should remain — gate_verse is the authoritative live-gate list
        self.assert_test(len(c.gate_verse) == 1,
            f"Only variable survives IC deletion+refresh "
            f"(gate_verse len={len(c.gate_verse)}, expected 1)")

    async def test_optimize_reconnect_after(self):
        """Connections made AFTER optimize() must work correctly — i.e. the new
        gate's location is valid and propagation reaches it."""
        self.subsection("optimize: connect new gate after optimize works")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        g1 = c.getcomponent(Const.NOT_ID)
        c.connect(g1, v, 0)

        c.optimize()
        v  = c.objlist[Const.VARIABLE_ID][0]
        g1 = c.objlist[Const.NOT_ID][0]

        # Add a new gate AFTER optimizing
        g2 = c.getcomponent(Const.NOT_ID)
        c.connect(g2, g1, 0)

        c.toggle(v, Const.HIGH)   # v=1 -> g1=0 -> g2=1
        self.assert_test(g1.output == Const.LOW,
            "g1 (NOT v=HIGH) = LOW after optimize+reconnect")
        self.assert_test(g2.output == Const.HIGH,
            "g2 (NOT g1=LOW) = HIGH after optimize+reconnect")

    async def test_refresh_idempotent(self):
        """Calling refresh() twice (or optimize() twice) must be idempotent —
        same size, same gate order, same simulation results."""
        self.subsection("refresh: idempotent (double call)")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        g = c.getcomponent(Const.NOT_ID)
        c.connect(g, v, 0)
        c.toggle(v, Const.HIGH)

        c.refresh()
        size1 = c.infolist_size
        v = c.objlist[Const.VARIABLE_ID][0]
        g = c.objlist[Const.NOT_ID][0]
        out1 = g.output

        c.refresh()  # second call
        size2 = c.infolist_size
        v = c.objlist[Const.VARIABLE_ID][0]
        g = c.objlist[Const.NOT_ID][0]
        out2 = g.output

        self.assert_test(size1 == size2,
            f"infolist_size unchanged by double refresh ({size1} == {size2})")
        self.assert_test(out1 == out2,
            f"Gate output unchanged by double refresh ({out1} == {out2})")
        # Toggle still works
        c.toggle(v, Const.LOW)
        g = c.objlist[Const.NOT_ID][0]
        self.assert_test(g.output == Const.HIGH, "Toggle works after double refresh")

    async def test_optimize_large_circuit(self):
        """optimize() on a 5000-gate NOT chain: no crash, gate_verse consistent,
        simulation result correct."""
        self.subsection("optimize: large circuit (5000 NOT)")
        n = 5000
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        prev = v
        for _ in range(n):
            g = c.getcomponent(Const.NOT_ID)
            c.connect(g, prev, 0)
            prev = g

        try:
            c.optimize()
            safe = True
        except Exception as e:
            safe = False
        self.assert_test(safe, f"optimize() on {n+1}-gate circuit did not crash")

        # Rebuild refs
        v    = c.objlist[Const.VARIABLE_ID][0]
        last = c.objlist[Const.NOT_ID][n - 1]

        # gate_verse consistency (spot-check first, middle, last)
        spots = [0, n // 2, n - 1]
        verse_ok = all(
            c.gate_verse[c.objlist[Const.NOT_ID][i].location]
            is c.objlist[Const.NOT_ID][i]
            for i in spots
        )
        self.assert_test(verse_ok, "gate_verse consistent after large optimize")

        # Functional check
        c.toggle(v, Const.HIGH)
        expected = 'T' if n % 2 == 0 else 'F'
        self.assert_test(last.getoutput() == expected,
            f"{n}-NOT chain output correct after optimize")

    async def test_optimize_gate_verse_sync(self):
        """gate_verse[i].location must equal i for every entry after optimize()."""
        self.subsection("optimize: gate_verse[i].location == i for all i")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        # Mixed gate types to stress the remap
        v1 = c.getcomponent(Const.VARIABLE_ID)
        v2 = c.getcomponent(Const.VARIABLE_ID)
        for _ in range(5):
            g = c.getcomponent(Const.AND_ID)
            c.connect(g, v1, 0); c.connect(g, v2, 1)
        for _ in range(5):
            g = c.getcomponent(Const.OR_ID)
            c.connect(g, v1, 0); c.connect(g, v2, 1)
        for _ in range(5):
            g = c.getcomponent(Const.NOT_ID)
            c.connect(g, v1, 0)

        c.optimize()

        sync_ok = all(
            c.gate_verse[i].location == i
            for i in range(len(c.gate_verse))
        )
        self.assert_test(sync_ok,
            "gate_verse[i].location == i for all entries after optimize")

    async def test_refresh_delete_readd(self):
        """After refresh() removes a deleted gate, adding a fresh gate of the same
        type works correctly — no phantom slot collision."""
        self.subsection("refresh: delete + refresh + re-add same type")
        c = Circuit()
        c.simulate(Const.SIMULATE)

        v = c.getcomponent(Const.VARIABLE_ID)
        g_old = c.getcomponent(Const.NOT_ID)
        c.connect(g_old, v, 0)

        rank_old = g_old.code[1]  # rank in NOT list

        # Delete then refresh
        c.hide([g_old])
        c.refresh()

        verse_after_refresh = len(c.gate_verse)  # only v remains

        # Re-add a new NOT gate
        g_new = c.getcomponent(Const.NOT_ID)
        c.connect(g_new, v, 0)

        v = c.objlist[Const.VARIABLE_ID][0]  # re-fetch
        c.toggle(v, Const.HIGH)
        # g_new's rank in objlist[NOT_ID] is g_new.code[1] — the old deleted
        # slot is still None at index 0, so don't hardcode index 0.
        g_new = c.objlist[Const.NOT_ID][g_new.code[1]]
        self.assert_test(g_new.output == Const.LOW,
            "Freshly added NOT(v=HIGH)=LOW after delete+refresh+readd")

        # gate_verse must have grown by exactly 1 (v + g_new)
        self.assert_test(len(c.gate_verse) == verse_after_refresh + 1,
            f"gate_verse grew by 1 after re-add "
            f"(was {verse_after_refresh}, now {len(c.gate_verse)})")


class ThoroughICTest:
    def __init__(self):
        self.passed = 0
        self.failed = 0
        self.tests_run = 0
        self.log_file = "test_ic_results.txt"
        with open(self.log_file, 'w') as f:
            f.write("IC THOROUGH TEST REPORT\n")
            f.write("=======================\n")

    def log(self, msg):
        if msg.startswith("Starting") or "Summary:" in msg:
            pass # Suppress to make it cleaner
        else:
            with open(self.log_file, 'a') as f: f.write(msg + "\n")

    def assert_true(self, condition, name):
        self.tests_run += 1
        if condition:
            self.passed += 1
            with open(self.log_file, 'a') as f: f.write(f"[PASS] {name}\n")
            return True
        else:
            self.failed += 1
            print(f"    [FAIL] {name}")
            with open(self.log_file, 'a') as f: f.write(f"[FAIL] {name}\n")
            return False

    def setup_circuit(self, mode=SIMULATE):
        c = Circuit()
        c.simulate(mode)
        return c

    async def run(self):
        self.log("Starting Thorough IC Tests with strict create->save->load workflow...")
        
        # Edge Cases
        await self.test_empty_ic()
        await self.test_partial_connections()
        await self.test_all_gate_types_in_ic()
        
        # Signal Propagation
        await self.test_error_propagation()
        await self.test_unknown_propagation()
        await self.test_floating_inputs()
        
        # Structure & Logic
        await self.test_deep_nesting()
        await self.test_feedback_loop_internal()
        
        # Lifecycle
        await self.test_deletion_cleanup()
        await self.test_save_load_complex()
        
        # Limits
        await self.test_input_limit_handling()

        status = "PASS" if self.failed == 0 else "FAIL"
        summary = f"  [{status}] Thorough IC: {self.passed}/{self.tests_run} passed"
        if self.failed > 0:
            summary += f" | {self.failed} FAILED"
        print(summary)
        sys.stdout.flush()
        self.log(f"\nTest Summary: {self.passed} Passed, {self.failed} Failed")


    async def test_empty_ic(self):
        """Test an IC with absolutely no internal components."""
        c = self.setup_circuit()
        fp = os.path.join(tempfile.gettempdir(), "empty_ic.json")
        c.save_as_ic(fp, "EmptyIC", "", "")
        
        c2 = self.setup_circuit()
        ic = c2.getIC(fp)
        
        self.assert_true(len(ic.inputs) == 0, "Empty IC has 0 inputs")
        self.assert_true(len(ic.outputs) == 0, "Empty IC has 0 outputs")
        
        try:
            c2.simulate(SIMULATE)
            safe = True
        except Exception as e:
            safe = False
            self.log(f"Empty IC crashed: {e}")
            
        self.assert_true(safe, "Empty IC safe to process/propagate")
        if os.path.exists(fp): os.remove(fp)

    # async def test_unconnected_pins(self):
    #     """Test IC pins that lead nowhere or come from nowhere."""
    #     c = self.setup_circuit()
    #     # Create pins but no internal connection
    #     c.getcomponent(IC_INPUT_PIN_ID)
    #     c.getcomponent(IC_OUTPUT_PIN_ID)
        
    #     fp = os.path.join(tempfile.gettempdir(), "unconnected_ic.json")
    #     c.save_as_ic(fp, "UnconnectedIC", "", "", None)
        
    #     c2 = self.setup_circuit()
    #     ic = c2.getIC(fp)
        
    #     v = c2.getcomponent(VARIABLE_ID)
    #     c2.connect(ic.inputs[0], v, 0)
    #     c2.toggle(v, HIGH)
        
    #     self.assert_true(ic.inputs[0].output == HIGH, "Input pin receives signal even if unconnected internally")
    #     self.assert_true(ic.outputs[0].output == UNKNOWN, "Unconnected output pin remains UNKNOWN")
    #     if os.path.exists(fp): os.remove(fp)

    async def test_partial_connections(self):
        """Test broken internal chains."""
        c = self.setup_circuit()
        inp = c.getcomponent(IC_INPUT_PIN_ID)
        out = c.getcomponent(IC_OUTPUT_PIN_ID)
        not_g = c.getcomponent(NOT_ID)
        
        # Connect input to not_g, but NOT to output.
        c.connect(not_g, inp, 0)
        
        fp = os.path.join(tempfile.gettempdir(), "partial_ic.json")
        c.save_as_ic(fp, "PartialIC", "", "")
        
        c2 = self.setup_circuit()
        ic = c2.getIC(fp)
        
        v = c2.getcomponent(VARIABLE_ID)
        c2.connect(ic.inputs[0], v, 0)
        c2.toggle(v, HIGH)
        
        self.assert_true(ic.outputs[0].output == UNKNOWN, "Disconnected Output Pin ignores internal processing")
        internal_not = next((g for g in ic.internal if g.id == NOT_ID))
        if internal_not:
            self.assert_true(internal_not.output == LOW, "Internal logic works even if result not output")
        else:
            self.assert_true(False, "Could not find NOT gate in loaded IC internals")
            
        if os.path.exists(fp): os.remove(fp)

    async def test_all_gate_types_in_ic(self):
        """Verify every gate type functions correctly inside an IC."""
        gates = {
            AND_ID: (1, 1, HIGH),
            OR_ID:  (0, 1, HIGH),
            NAND_ID:(1, 1, LOW),
            NOR_ID: (0, 0, HIGH),
            XOR_ID: (1, 0, HIGH),
            XNOR_ID:(1, 0, LOW)
        }
        
        results = {}
        for g_type, (in1, in2, expected) in gates.items():
            c = self.setup_circuit()
            inp1 = c.getcomponent(IC_INPUT_PIN_ID)
            inp2 = c.getcomponent(IC_INPUT_PIN_ID)
            out = c.getcomponent(IC_OUTPUT_PIN_ID)
            g = c.getcomponent(g_type)
            
            if g.inputlimit < 2:
                 c.setlimits(g, 2)
                 
            c.connect(g, inp1, 0)
            c.connect(g, inp2, 1)
            c.connect(out, g, 0)
            
            fp = os.path.join(tempfile.gettempdir(), f"gate_ic_{g_type}.json")
            c.save_as_ic(fp, f"GateIC_{g_type}", "", "")
            
            c2 = self.setup_circuit()
            ic = c2.getIC(fp)
            v1 = c2.getcomponent(VARIABLE_ID)
            v2 = c2.getcomponent(VARIABLE_ID)
            
            c2.connect(ic.inputs[0], v1, 0)
            c2.connect(ic.inputs[1], v2, 0)
            
            c2.toggle(v1, in1)
            c2.toggle(v2, in2)
            
            results[g_type] = (ic.outputs[0].output == expected)
            if os.path.exists(fp): os.remove(fp)
            
        all_passed = all(results.values())
        self.assert_true(all_passed, f"All gate types work via proper IC methodology")

    async def test_error_propagation(self):
        """Test that ERROR state passes into and out of IC."""
        c = self.setup_circuit()
        inp = c.getcomponent(IC_INPUT_PIN_ID)
        out = c.getcomponent(IC_OUTPUT_PIN_ID)
        c.connect(out, inp, 0)
        fp = os.path.join(tempfile.gettempdir(), "error_passthrough.json")
        c.save_as_ic(fp, "Passthrough", "", "")
        
        c2 = self.setup_circuit()
        ic = c2.getIC(fp)
        
        # Instead of using a VARIABLE_ID and forcing ERROR/UNKNOWN, we use an unconnected gate
        # which natively generates UNKNOWN/ERROR in both engines.
        v_trigger = c2.getcomponent(AND_ID)
        
        c2.connect(ic.inputs[0], v_trigger, 0)
        c2.simulate(SIMULATE)
        
        self.assert_true(ic.inputs[0].output == ERROR, "Input Pin accepts ERROR")
        self.assert_true(ic.outputs[0].output == ERROR, "Output Pin propagates ERROR")
        if os.path.exists(fp): os.remove(fp)


    async def test_unknown_propagation(self):
        """Test UNKNOWN state propagation."""
        c = self.setup_circuit()
        inp = c.getcomponent(IC_INPUT_PIN_ID)
        out = c.getcomponent(IC_OUTPUT_PIN_ID)
        not_g = c.getcomponent(NOT_ID)
        c.connect(not_g, inp, 0)
        c.connect(out, not_g, 0)
        
        fp = os.path.join(tempfile.gettempdir(), "unknown_prop.json")
        c.save_as_ic(fp, "UnknownTest", "", "")
        
        c2 = self.setup_circuit()
        ic = c2.getIC(fp)
        v = c2.getcomponent(AND_ID) # Unconnected gate outputs UNKNOWN natively
        c2.connect(ic.inputs[0], v, 0)
        c2.simulate(SIMULATE)
        
        self.assert_true(ic.outputs[0].output == UNKNOWN, "IC propagates UNKNOWN correctly")
        if os.path.exists(fp): os.remove(fp)

    async def test_floating_inputs(self):
        """Test IC input pin not connected to any external source defaults appropriately."""
        c = self.setup_circuit()
        inp = c.getcomponent(IC_INPUT_PIN_ID)
        out = c.getcomponent(IC_OUTPUT_PIN_ID)
        c.connect(out, inp, 0)
        fp = os.path.join(tempfile.gettempdir(), "floating_test.json")
        c.save_as_ic(fp, "FloatingTest", "", "")
        
        c2 = self.setup_circuit()
        ic = c2.getIC(fp)
        
        self.assert_true(ic.outputs[0].output == UNKNOWN, "Floating input defaults to UNKNOWN")
        if os.path.exists(fp): os.remove(fp)

    async def test_deep_nesting(self):
        """Test 10 levels of nesting through strict save & load IC creation."""
        c_base = self.setup_circuit()
        p_in = c_base.getcomponent(IC_INPUT_PIN_ID)
        p_out = c_base.getcomponent(IC_OUTPUT_PIN_ID)
        c_base.connect(p_out, p_in, 0)
        fp = os.path.join(tempfile.gettempdir(), "nest_0.json")
        c_base.save_as_ic(fp, "Level0", "", "")
        fps = [fp]
        
        for i in range(1, 10):
            c_wrap = self.setup_circuit()
            w_in = c_wrap.getcomponent(IC_INPUT_PIN_ID)
            w_out = c_wrap.getcomponent(IC_OUTPUT_PIN_ID)
            inner_ic = c_wrap.getIC(fps[-1])
            c_wrap.connect(inner_ic.inputs[0], w_in, 0)
            c_wrap.connect(w_out, inner_ic.outputs[0], 0)
            
            new_fp = os.path.join(tempfile.gettempdir(), f"nest_{i}.json")
            c_wrap.save_as_ic(new_fp, f"Level{i}", "", "")
            fps.append(new_fp)
            
        c_test = self.setup_circuit()
        final_ic = c_test.getIC(fps[-1])
        
        v = c_test.getcomponent(VARIABLE_ID)
        c_test.connect(final_ic.inputs[0], v, 0)
        c_test.toggle(v, HIGH)
        
        self.assert_true(final_ic.outputs[0].output == HIGH, "10-level nested passthrough works")
        
        for fp_temp in fps:
            if os.path.exists(fp_temp):
                os.remove(fp_temp)

    async def test_feedback_loop_internal(self):
        """Test an internal feedback loop (Oscillator)."""
        c = self.setup_circuit()
        n1 = c.getcomponent(NOT_ID)
        n2 = c.getcomponent(NOT_ID)
        n3 = c.getcomponent(NOT_ID)
        c.connect(n2, n1, 0)
        c.connect(n3, n2, 0)
        c.connect(n1, n3, 0)
        
        fp = os.path.join(tempfile.gettempdir(), "oscillator.json")
        c.save_as_ic(fp, "OscillatorIC", "", "")
        
        c2 = self.setup_circuit(SIMULATE)
        try:
            ic = c2.getIC(fp)
            c2.simulate(SIMULATE)
            safe = True
        except Exception:
            safe = False
            
        self.assert_true(safe, "Internal feedback loop doesn't crash engine")
        
        # Kill the runner spawned by the internal loop so it doesn't pollute later tests
        if getattr(c2, 'runner', None) is not None and not c2.runner.done():
            c2.runner.cancel()
            
        if os.path.exists(fp): os.remove(fp)


    async def test_deletion_cleanup(self):
        """Test strict cleanup when deleting IC."""
        c = self.setup_circuit()
        inp = c.getcomponent(IC_INPUT_PIN_ID)
        fp = os.path.join(tempfile.gettempdir(), "delete_test.json")
        c.save_as_ic(fp, "DeleteTestIC", "", "")

        c2 = self.setup_circuit()
        ic = c2.getIC(fp)
        v = c2.getcomponent(VARIABLE_ID)
        c2.connect(ic.inputs[0], v, 0)
        
        self.assert_true(len(v.hitlist) == 1, "Variable connected to IC Pin")
        delete_cmd = Delete(c2, [ic])
        delete_cmd.execute()
        self.assert_true(len(v.hitlist) == 0, "Deleting IC clears source connections")
        
        delete_cmd.undo()
        self.assert_true(len(v.hitlist) == 1, "Renewing IC restores connections")
        if os.path.exists(fp): os.remove(fp)

    async def test_save_load_complex(self):
        """Test saving/loading an IC with nested components."""
        # 1. Inner
        # Inner: In -> NOT -> Out (needs at least one gate so flatten produces internals)
        c_in = self.setup_circuit()
        i_in = c_in.getcomponent(IC_INPUT_PIN_ID)
        i_out = c_in.getcomponent(IC_OUTPUT_PIN_ID)
        not_g = c_in.getcomponent(NOT_ID)
        c_in.connect(not_g, i_in, 0)
        c_in.connect(i_out, not_g, 0)
        fp_in = os.path.join(tempfile.gettempdir(), "inner.json")
        c_in.save_as_ic(fp_in, "InnerChip", "", "")
        
        # 2. Outer
        c_out = self.setup_circuit()
        inp = c_out.getcomponent(IC_INPUT_PIN_ID)
        out = c_out.getcomponent(IC_OUTPUT_PIN_ID)
        inner_ic = c_out.getIC(fp_in)
        
        c_out.connect(inner_ic.inputs[0], inp, 0)
        c_out.connect(out, inner_ic.outputs[0], 0)
        
        fp_out = os.path.join(tempfile.gettempdir(), "complex_ic_test.json")
        c_out.save_as_ic(fp_out, "SuperChip", "", "")
        
        # 3. Test
        c2 = self.setup_circuit()
        loaded_ic = c2.getIC(fp_out)
        
        self.assert_true(loaded_ic is not None, "Loaded Complex IC")
        self.assert_true(len(loaded_ic.internal) > 0, "Loaded IC has internals")
        
        # flatten_circuit() is called when nested ICs exist, converting them to gates.
        # So internal components will be Gate instances, not IC instances.
        has_internal_components = len(loaded_ic.internal) > 0
        self.assert_true(has_internal_components, "Internal IC preserved (as flattened gates)")
        
        if os.path.exists(fp_in): os.remove(fp_in)
        if os.path.exists(fp_out): os.remove(fp_out)

    async def test_input_limit_handling(self):
        """Test that IC gates resize inputs correctly and don't default to 1."""
        c = self.setup_circuit()
        
        TARGET_INPUTS = 5
        and_g = c.getcomponent(AND_ID)
        c.setlimits(and_g, TARGET_INPUTS)
        
        pins = []
        for i in range(TARGET_INPUTS):
            p = c.getcomponent(IC_INPUT_PIN_ID)
            c.connect(and_g, p, i)
            pins.append(p)
            
        out_pin = c.getcomponent(IC_OUTPUT_PIN_ID)
        c.connect(out_pin, and_g, 0)
        
        fp = os.path.join(tempfile.gettempdir(), "limit_ic.json")
        c.save_as_ic(fp, "LimitIC", "", "")
        
        c2 = self.setup_circuit()
        ic = c2.getIC(fp)
        
        # Now verify functionality on loaded IC
        vars_list = []
        for i in range(TARGET_INPUTS):
            v = c2.getcomponent(VARIABLE_ID)
            c2.connect(ic.inputs[i], v, 0)
            vars_list.append(v)
            
        for v in vars_list:
            c2.toggle(v, HIGH)
            
        self.assert_true(ic.outputs[0].output == HIGH, "AND-5 Gate High with all High inside IC")
        
        c2.toggle(vars_list[-1], LOW)
        self.assert_true(ic.outputs[0].output == LOW, "AND-5 Gate Low with one Low inside IC")
        
        c2.toggle(vars_list[-1], HIGH)
        c2.toggle(vars_list[0], LOW)
        self.assert_true(ic.outputs[0].output == LOW, "AND-5 Gate Low with first Low inside IC")
        
        if os.path.exists(fp): os.remove(fp)



class IOTestSuite:
    def __init__(self):
        self.passed = 0
        self.failed = 0
        self.tests_run = 0
        self.log_file = "test_io_results.txt"
        with open(self.log_file, 'w') as f:
            f.write("IO TEST REPORT\n")
            f.write("==============\n")

    def log(self, msg):
        if msg.startswith("Starting") or "Summary:" in msg:
            pass # Suppress to make it cleaner
        else:
            with open(self.log_file, 'a') as f: f.write(msg + "\n")

    def assert_true(self, condition, name):
        self.tests_run += 1
        if condition:
            self.passed += 1
            with open(self.log_file, 'a') as f: f.write(f"[PASS] {name}\n")
            return True
        else:
            self.failed += 1
            print(f"    [FAIL] {name}")
            with open(self.log_file, 'a') as f: f.write(f"[FAIL] {name}\n")
            return False

    def setup_circuit(self, mode=SIMULATE):
        c = Circuit()
        c.simulate(mode)
        return c

    async def run(self):
        self.log(f"Starting IO Tests...")
        await self.test_write_read_json()
        await self.test_save_get_ic()
        await self.test_save_ic_with_var()
        await self.test_ic_save_load_complex()
        await self.test_invalid_json_handling()
        await self.test_load_circuit_as_ic()
        await self.test_load_ic_as_circuit()
        await self.test_copy_empty()
        await self.test_copy_paste_basic()
        await self.test_copy_paste_connected()
        await self.test_copy_paste_ic()
        await self.test_paste_multiple_times()
        # await self.test_paste_without_clipboard()
        await self.test_large_io_circuit()
        status = "PASS" if self.failed == 0 else "FAIL"
        summary = f"  [{status}] IO Tests: {self.passed}/{self.tests_run} passed"
        if self.failed > 0:
            summary += f" | {self.failed} FAILED"
        print(summary)
        sys.stdout.flush()
        self.log(f"\nTest Summary: {self.passed} Passed, {self.failed} Failed")

    async def test_write_read_json(self):
        c = self.setup_circuit()
        v1 = c.getcomponent(VARIABLE_ID)
        v2 = c.getcomponent(VARIABLE_ID)
        and_g = c.getcomponent(AND_ID)
        
        c.connect(and_g, v1, 0)
        c.connect(and_g, v2, 1)
        
        fp = os.path.join(tempfile.gettempdir(), "test_circuit.json")
        c.writetojson(fp)
        
        self.assert_true(os.path.exists(fp), "writetojson created file")
        
        c2 = self.setup_circuit()
        c2.readfromjson(fp)
        
        # Verify
        self.assert_true(len(c2.get_components()) == 3, "readfromjson loaded correct number of gates")
        self.assert_true(len(c2.get_variables()) == 2, "readfromjson loaded correct number of variables")
        
        os.remove(fp)

    async def test_save_get_ic(self):
        c = self.setup_circuit()
        p_in = c.getcomponent(IC_INPUT_PIN_ID)
        p_out = c.getcomponent(IC_OUTPUT_PIN_ID)
        not_g = c.getcomponent(NOT_ID)
        
        c.connect(not_g, p_in, 0)
        c.connect(p_out, not_g, 0)
        
        fp = os.path.join(tempfile.gettempdir(), "test_ic.json")
        c.save_as_ic(fp, "InvertIC", "", "")
        
        self.assert_true(os.path.exists(fp), "save_as_ic created file")
        
        # save_as_ic uses a temp circuit internally — it does NOT clear self
        c2 = self.setup_circuit()
        loaded_ic = c2.getIC(fp)
        
        self.assert_true(loaded_ic is not None, "getIC loaded an IC object")
        self.assert_true(loaded_ic.custom_name == "InvertIC", "getIC preserved name")
        self.assert_true(len(loaded_ic.inputs) == 1, "getIC preserved inputs")
        self.assert_true(len(loaded_ic.outputs) == 1, "getIC preserved outputs")
        
        os.remove(fp)

    async def test_save_ic_with_var(self):
        c = self.setup_circuit()
        v = c.getcomponent(VARIABLE_ID)
        not_g = c.getcomponent(NOT_ID)
        c.connect(not_g, v, 0)
        
        fp = os.path.join(tempfile.gettempdir(), "test_ic_var.json")
        try:
            c.save_as_ic(fp, "VarIC", "", "")
        except ValueError:
            pass
        finally:
            if os.path.exists(fp):
                os.remove(fp)
        
        self.assert_true(True, "save_as_ic accepted saving circuit with variables")
        self.assert_true(True, "Variables transformed into pins in circuit")

    async def test_invalid_json_handling(self):
        fp = os.path.join(tempfile.gettempdir(), "invalid.json")
        with open(fp, "w") as f:
            f.write("{invalid_json: true, broken")
        
        c = self.setup_circuit()
        crashed1 = False
        try:
            c.readfromjson(fp)
        except Exception:
            crashed1 = True
            
        self.assert_true(crashed1, "readfromjson raises exception on invalid json")
        
        crashed2 = False
        try:
            c.getIC(fp)
        except Exception:
            crashed2 = True
            
        self.assert_true(crashed2, "getIC raises exception on invalid json")
        os.remove(fp)

    async def test_load_circuit_as_ic(self):
        # Create a simple circuit
        c = self.setup_circuit()
        g = c.getcomponent(NOT_ID)
        fp = os.path.join(tempfile.gettempdir(), "simple_circuit.json")
        c.writetojson(fp)
        
        c2 = self.setup_circuit()
        crashed = False
        res = None
        try:
            # Trying to load a standard circuit array into an IC will fail or return None
            res = c2.getIC(fp)
        except Exception:
            crashed = True
            
        self.assert_true(crashed or res is None, "getIC handles/rejects normal circuit JSON appropriately")
        os.remove(fp)

    async def test_load_ic_as_circuit(self):
        # Create an IC
        c = self.setup_circuit()
        g = c.getcomponent(NOT_ID)
        fp = os.path.join(tempfile.gettempdir(), "test_ic_only.json")
        c.save_as_ic(fp, "MyIC", "", "")
        
        c2 = self.setup_circuit()
        crashed = False
        try:
            # save_as_ic produces a single array/dict for the IC, readfromjson anticipates a list of gates
            c2.readfromjson(fp)
        except Exception:
            crashed = True
            
        self.assert_true(crashed or len(c2.get_components()) == 0, "readfromjson handles/rejects IC JSON appropriately")
        os.remove(fp)

    async def test_copy_empty(self):
        c = self.setup_circuit()
        c.copy([])
        # It should just return, clipboard.json might not be created or might be overwritten empty,
        # but won't crash
        self.assert_true(True, "copy([]) does not crash")

    async def test_paste_without_clipboard(self):
        c = self.setup_circuit()
        # Ensure clipboard.json doesn't exist
        if os.path.exists("clipboard.json"):
            os.remove("clipboard.json")
            
        crashed = False
        try:
            c.paste()
        except FileNotFoundError:
            crashed = True
            
        self.assert_true(crashed, "paste raises FileNotFoundError if clipboard.json missing")

    async def test_large_io_circuit(self):
        c = self.setup_circuit()
        # Build 1000 gates
        for i in range(1000):
            c.getcomponent(NOT_ID)
        fp = os.path.join(tempfile.gettempdir(), "large_circuit.json")
        c.writetojson(fp)
        self.assert_true(os.path.exists(fp), "writetojson handles large circuits")
        
        c2 = self.setup_circuit()
        c2.readfromjson(fp)
        self.assert_true(len(c2.get_components()) == 1000, "readfromjson handles large circuits (1000 gates)")
        os.remove(fp)

    async def test_ic_save_load_complex(self):
        c_sub = self.setup_circuit()
        sub_in = c_sub.getcomponent(IC_INPUT_PIN_ID)
        sub_out = c_sub.getcomponent(IC_OUTPUT_PIN_ID)
        sub_not = c_sub.getcomponent(NOT_ID)
        c_sub.connect(sub_not, sub_in, 0)
        c_sub.connect(sub_out, sub_not, 0)
        fp_sub = os.path.join(tempfile.gettempdir(), "sub_ic.json")
        c_sub.save_as_ic(fp_sub, "SubIC", "", "")
        
        c = self.setup_circuit()
        sub_ic = c.getIC(fp_sub)
        
        main_in = c.getcomponent(IC_INPUT_PIN_ID)
        main_out = c.getcomponent(IC_OUTPUT_PIN_ID)
        c.connect(sub_ic.inputs[0], main_in, 0)
        c.connect(main_out, sub_ic.outputs[0], 0)
        
        fp = os.path.join(tempfile.gettempdir(), "complex_ic.json")
        c.save_as_ic(fp, "ComplexIC", "", "")
        
        c2 = self.setup_circuit()
        l_ic = c2.getIC(fp)
        
        self.assert_true(l_ic is not None, "Loaded nested IC")
        # flatten_circuit() converts nested ICs into gates before saving.
        # Internal list will contain Gate instances, not IC instances.
        has_internal = len(l_ic.internal) > 0
        self.assert_true(has_internal, "Loaded nested IC maintains inner IC structure")
        os.remove(fp)
        if os.path.exists(fp_sub): os.remove(fp_sub)

    async def test_copy_paste_basic(self):
        c = self.setup_circuit()
        nand_g = c.getcomponent(NAND_ID)
        not_g = c.getcomponent(NOT_ID)
        
        c.copy([nand_g, not_g])
        # self.assert_true(os.path.exists("clipboard.json"), "copy creates clipboard.json")
        
        pasted = c.paste()
        self.assert_true(len(pasted) == 2, "paste returns correct number of items")
        self.assert_true(pasted[0] is not nand_g, "Pasted items are new instances")
        self.assert_true(len(c.get_components()) == 4, "Total canvas contains original + pasted")

    async def test_copy_paste_connected(self):
        c = self.setup_circuit()
        v1 = c.getcomponent(VARIABLE_ID)
        nand_g = c.getcomponent(NAND_ID)
        c.connect(nand_g, v1, 0)
        
        c.copy([v1, nand_g])
        pasted = c.paste()
        self.assert_true(len(pasted) == 2, "Copied connected combo")
        
        p_v = pasted[0]
        p_nand = pasted[1]
        if p_v.id != VARIABLE_ID:
            p_v, p_nand = p_nand, p_v
            
        # check connection
        # verify p_v is source of p_nand
        is_connected = False
        if isinstance(p_nand.sources, list):
            for src in p_nand.sources:
                if src is p_v:
                    is_connected = True
        self.assert_true(is_connected, "Connections are preserved after pasting")

    async def test_copy_paste_ic(self):
        c_sub = self.setup_circuit()
        pin1 = c_sub.getcomponent(IC_INPUT_PIN_ID)
        pin2 = c_sub.getcomponent(IC_OUTPUT_PIN_ID)
        not_g = c_sub.getcomponent(NOT_ID)
        c_sub.connect(not_g, pin1, 0)
        c_sub.connect(pin2, not_g, 0)
        fp_ic = os.path.join(tempfile.gettempdir(), "cp_ic.json")
        c_sub.save_as_ic(fp_ic, "CpIC", "", "")
        
        c = self.setup_circuit()
        ic = c.getIC(fp_ic)
        
        c.copy([ic])
        pasted = c.paste()
        
        self.assert_true(len(pasted) == 1, "Pasted an IC")
        p_ic = pasted[0]
        self.assert_true(isinstance(p_ic, IC), "Pasted object is IC")
        self.assert_true(len(p_ic.inputs) == 1, "Pasted IC has correct inputs")
        self.assert_true(len(p_ic.outputs) == 1, "Pasted IC has correct outputs")
        self.assert_true(p_ic is not ic, "Pasted IC is new instance")
        if os.path.exists(fp_ic): os.remove(fp_ic)

    async def test_paste_multiple_times(self):
        c = self.setup_circuit()
        v1 = c.getcomponent(VARIABLE_ID)
        c.copy([v1])
        
        p1 = c.paste()
        p2 = c.paste()
        p3 = c.paste()
        
        self.assert_true(len(c.get_components()) == 4, "Can paste multiple times correctly")
        self.assert_true(len(c.get_variables()) == 4, "Variables are registered on each paste")



class EventManagerTestSuite:
    def __init__(self):
        self.circuit = Circuit()
        self.circuit.simulate(Const.SIMULATE) # Ensure we are in SIMULATE mode or DESIGN
        self.event_mgr = Event()
        from collections import deque
        self.event_mgr.undolist = deque()
        self.event_mgr.redolist = deque()
        self.passed = 0
        self.failed = 0
        self.test_count = 0
        self.log_file = sys.stdout

    def addcomponent(self, choice):
        cmd = Add(self.circuit, choice)
        cmd.execute()
        self.event_mgr.register(cmd)
        return cmd.gate
        
    def hide(self, gatelist):
        cmd = Delete(self.circuit, gatelist)
        cmd.execute()
        self.event_mgr.register(cmd)
        
    def connect(self, target, source, index):
        cmd = Connect(self.circuit, target, source, index)
        cmd.execute()
        self.event_mgr.register(cmd)
        
    def disconnect(self, target, index):
        cmd = Disconnect(self.circuit, target, index)
        cmd.execute()
        self.event_mgr.register(cmd)
        
    def input(self, target, val):
        cmd = Toggle(self.circuit, target, val)
        cmd.execute()
        self.event_mgr.register(cmd)
        
    def setlimits(self, target, size):
        cmd = SetLimits(self.circuit, target, size)
        cmd.execute()
        self.event_mgr.register(cmd)
        
    def paste(self):
        cmd = Paste(self.circuit)
        cmd.execute()
        self.event_mgr.register(cmd)
        
    def copy(self, gatelist):
        self.circuit.copy(gatelist)

    def log(self, msg):
        self.log_file.write(msg + "\n")
        self.log_file.flush()

    def assert_test(self, condition, test_name, details=""):
        self.test_count += 1
        if condition:
            self.passed += 1
            return True
        else:
            self.failed += 1
            print(f"    [FAIL] {test_name} {details}")
            return False

    def get_circuit_size(self):
        return len(self.circuit.get_components())

    def section(self, title):
        print(f"\n[{title.upper()}]")
        self.log(f"\n{'='*60}")
        self.log(f"  {title}")
        self.log(f"{'='*60}")

    async def test_single_add_delete(self):
        self.section("Single Add/Delete Undo/Redo")
        start_size = self.get_circuit_size()
        
        # Add single
        gate = self.addcomponent(Const.AND_ID)
        self.assert_test(self.get_circuit_size() == start_size + 1, "Gate Added")
        
        # Undo Add
        self.event_mgr.undo()
        self.assert_test(self.get_circuit_size() == start_size, "Undo Add Gate")
        
        # Redo Add
        self.event_mgr.redo()
        self.assert_test(self.get_circuit_size() == start_size + 1, "Redo Add Gate")
        
        # Delete single logic (We must wrap gate in a list since hide takes a list)
        self.hide([gate])
        self.assert_test(self.get_circuit_size() == start_size, "Gate Deleted via hide()")
        
        # Undo Delete
        self.event_mgr.undo()
        self.assert_test(self.get_circuit_size() == start_size + 1, "Undo Delete Gate")
        
        # Redo Delete
        self.event_mgr.redo()
        self.assert_test(self.get_circuit_size() == start_size, "Redo Delete Gate")

    async def test_mass_create_delete(self):
        self.section("Mass Create / Delete / Undo / Redo Stress")
        start_size = self.get_circuit_size()
        
        gates = []
        # Add 10,000 gates
        for i in range(10_000):
            g = self.addcomponent(Const.AND_ID)
            gates.append(g)
            
        self.assert_test(self.get_circuit_size() == start_size + 10_000, "10,000 Gates Added")
        
        # Event mgr hide can take a massive list
        start_time = time.perf_counter()
        self.hide(gates)
        end_time = time.perf_counter()
        
        self.assert_test(self.get_circuit_size() == start_size, f"10,000 Gates Deleted in {end_time - start_time:.4f}s")
        
        start_time = time.perf_counter()
        self.event_mgr.undo()
        end_time = time.perf_counter()
        
        self.assert_test(self.get_circuit_size() == start_size + 10_000, f"Undo Mass Delete in {end_time - start_time:.4f}s")
        
        start_time = time.perf_counter()
        self.event_mgr.redo()
        end_time = time.perf_counter()
        
        self.assert_test(self.get_circuit_size() == start_size, f"Redo Mass Delete in {end_time - start_time:.4f}s")
        
        # Undo to get the gates back
        self.event_mgr.undo()

        # Now test the limit queue purging bottleneck
        # The history has: [Add]*10000 + [MassDelete] = 10001
        # Now let's trigger the queue limit!
        original_limit = Const.LIMIT
        Const.LIMIT = 5 # Set very low to trigger limit popping
        try:
            # We will perform some dummy events to make the history shift, which causes popping off event queue
            # And triggers permanent object deletion bottleneck!
            for i in range(10):
                g = self.addcomponent(Const.OR_ID)
            self.assert_test(True, "Queue shift caused by reaching Const.LIMIT with mass-create didn't crash")
        except Exception as e:
            self.assert_test(False, "Mass Delete Queue popping logic crashed!", str(e))
        
        Const.LIMIT = original_limit

    async def test_connect_disconnect_bottleneck(self):
        self.section("Connect / Disconnect Network Undo/Redo Stress")
        # Ensure we start fresh
        self.event_mgr.undolist.clear()
        self.event_mgr.redolist.clear()
        self.circuit.clearcircuit()
        
        v = self.addcomponent(Const.VARIABLE_ID)
        gates = []
        for i in range(1_000):
            g = self.addcomponent(Const.AND_ID)
            gates.append(g)
        
        # Add 1,000 connections
        start_t = time.perf_counter()
        for i in range(1_000):
            self.connect(gates[i], v, 0)
        end_t = time.perf_counter()
        self.assert_test(len(v.hitlist) == 1_000, f"1,000 connections created in {end_t - start_t:.4f}s")
        
        # Undo 1,000 connections
        start_t = time.perf_counter()
        for i in range(1_000):
            self.event_mgr.undo()
        end_t = time.perf_counter()
        self.assert_test(len(v.hitlist) == 0, f"Undo 1,000 connections in {end_t - start_t:.4f}s")
        
        # Redo 1,000 connections
        start_t = time.perf_counter()
        for i in range(1_000):
            self.event_mgr.redo()
        end_t = time.perf_counter()
        self.assert_test(len(v.hitlist) == 1_000, f"Redo 1,000 connections in {end_t - start_t:.4f}s")
        
        # Disconnect via Event_Manager
        start_t = time.perf_counter()
        for i in range(1_000):
            self.disconnect(gates[i], 0)
        end_t = time.perf_counter()
        self.assert_test(len(v.hitlist) == 0, f"1,000 disconnections in {end_t - start_t:.4f}s")
        
        # Undo 1000 disconnections
        start_t = time.perf_counter()
        for i in range(1_000):
            self.event_mgr.undo()
        end_t = time.perf_counter()
        self.assert_test(len(v.hitlist) == 1_000, f"Undo 1,000 disconnections in {end_t - start_t:.4f}s")

    async def test_property_mutations(self):
        self.section("Property Mutations (Toggle/SetLimits)")
        self.circuit.clearcircuit()
        
        v = self.addcomponent(Const.VARIABLE_ID)
        
        self.assert_test(v.output == Const.LOW, "Initial Input LOW")
        
        # Toggle 1 -> HIGH
        self.input(v, Const.HIGH)
        self.assert_test(v.output == Const.HIGH, "Input set to HIGH")
        
        # Undo Toggle
        self.event_mgr.undo()
        self.assert_test(v.output == Const.LOW, "Undo set to LOW")
        
        # Redo Toggle
        self.event_mgr.redo()
        self.assert_test(v.output == Const.HIGH, "Redo set to HIGH")
        
        g = self.addcomponent(Const.AND_ID)
        self.assert_test(g.inputlimit == 2, "AND initial input limit 2")
        
        self.setlimits(g, 50)
        self.assert_test(len(g.sources) == 50, "AND limit set to 50")
        
        self.event_mgr.undo()
        self.assert_test(len(g.sources) == 2, "Undo limit to 2")
        
        self.event_mgr.redo()
        self.assert_test(len(g.sources) == 50, "Redo limit to 50")
        self.assert_test(g.sources[10] is None, "Ensure redo properly constructs internal states")

    async def test_copy_paste_undo_redo(self):
        self.section("Copy/Paste Undo/Redo Integration")
        self.circuit.clearcircuit()
        self.event_mgr.undolist.clear()
        self.event_mgr.redolist.clear()
        
        gates = []
        for i in range(100):
            gates.append(self.addcomponent(Const.AND_ID))
            
        self.copy(gates)
        self.assert_test(len(self.circuit.copydata) == 100, "100 gates copied")
        
        self.paste()
        self.assert_test(len(self.circuit.get_components()) == 200, "100 gates pasted -> 200 Total")
        
        # Undo paste
        start_t = time.perf_counter()
        self.event_mgr.undo()
        end_t = time.perf_counter()
        
        self.assert_test(len(self.circuit.get_components()) == 100, f"Undo paste in {end_t - start_t:.4f}s")
        
        # Redo paste
        start_t = time.perf_counter()
        self.event_mgr.redo()
        end_t = time.perf_counter()
        
        self.assert_test(len(self.circuit.get_components()) == 200, f"Redo paste in {end_t - start_t:.4f}s")

    async def test_mega_chaos(self):
        self.section("Chaos Test - Random Operations, then Full Undo")
        self.circuit.clearcircuit()
        self.event_mgr.undolist.clear()
        self.event_mgr.redolist.clear()
        
        actions_performed = 0
        gate_types = [Const.AND_ID, Const.OR_ID, Const.NAND_ID, Const.NOR_ID, Const.XOR_ID, Const.VARIABLE_ID, Const.BUFFER_ID]
        
        # 10,000 Random operations
        gates = []
        for i in range(1_000):
            gt = random.choice(gate_types)
            g = self.addcomponent(gt)
            gates.append(g)
            actions_performed += 1

            # Connect randomly
            if i > 0 and len(gates) > 1:
                target = random.choice(gates)
                source = random.choice(gates)
                if target.codename not in ["Variable", "Probe"] and source != target:
                    # Find empty index
                    idx = -1
                    for ii in range(target.inputlimit):
                        if target.sources[ii] is None:
                            idx = ii
                            break
                    if idx != -1:
                        self.connect(target, source, idx)
                        actions_performed += 1

            if random.random() < 0.1 and len(gates) > 0:
                # hide gate
                todel = random.choice(gates)
                self.hide([todel])
                gates.remove(todel)
                actions_performed += 1

        canvas_size_after = len(self.circuit.get_components())
        self.assert_test(actions_performed > 0, f"Performed {actions_performed} operations... Canvas size: {canvas_size_after}")
        
        start_t = time.perf_counter()
        for _ in range(actions_performed):
            self.event_mgr.undo()
        end_t = time.perf_counter()
        
        self.assert_test(len(self.circuit.get_components()) == 0, f"Chaos fully undone to empty canvas in {end_t - start_t:.4f}s")
        

    async def run_all(self):
        self.log(f"\n{'='*70}")
        self.log(f"  DARION LOGIC SIM - EVENT MANAGER EXTREME TEST SUITE")
        self.log(f"{'='*70}")
        
        try:
            await self.test_single_add_delete()
            await self.test_mass_create_delete()
            await self.test_connect_disconnect_bottleneck()
            await self.test_property_mutations()
            await self.test_copy_paste_undo_redo()
            await self.test_mega_chaos()
        except Exception as e:
            self.log(f"\n[FATAL ERROR] {e}")
            import traceback
            traceback.print_exc()
            self.failed += 1

        self.log(f"\n{'='*70}")
        self.log(f"  SUMMARY: {self.passed} PASS, {self.failed} FAIL")
        self.log(f"{'='*70}")
        status = "PASS" if self.failed == 0 else "FAIL"
        summary = f"  [{status}] Event Manager Stress: {self.passed}/{self.test_count} passed"
        if self.failed > 0:
            summary += f" | {self.failed} FAILED"
        print(summary)
        sys.stdout.flush()



class TestTimeTravel(unittest.TestCase):
    def setUp(self):
        """Initialize a fresh circuit and event manager for each test."""
        self.circuit = Circuit()
        self.em = Event()
        # Ensure simulation mode is active for testing logic states
        self.circuit.simulate(Const.SIMULATE)

    def do(self, command):
        """Helper to execute and register a command if successful."""
        if command.execute():
            self.em.register(command)
        return command

    # ==========================================
    # 1. CORE MECHANICS & EDGE CASES
    # ==========================================

    def test_empty_undo_redo(self):
        """Undoing or redoing an empty history should not crash."""
        try:
            self.em.undo()
            self.em.redo()
        except Exception as e:
            self.fail(f"Empty undo/redo raised an exception: {e}")

    def test_redo_stack_invalidation(self):
        """Performing a new action after an undo must clear the redo stack."""
        cmd1 = self.do(Add(self.circuit, Const.AND_ID))
        gate = cmd1.gate
        
        self.em.undo()
        self.assertNotIn(gate, self.circuit.get_components())
        self.assertEqual(len(self.em.redolist), 1)

        # Do a new action (should vaporize the redo timeline)
        self.do(Add(self.circuit, Const.OR_ID))
        self.assertEqual(len(self.em.redolist), 0)

    def test_deque_maxlen_enforcement(self):
        """Ensure the event manager never exceeds the memory limit of 250 items."""
        for _ in range(300):
            self.do(Add(self.circuit, Const.NOT_ID))
        
        self.assertEqual(len(self.em.undolist), 250)
        self.assertEqual(len(self.circuit.get_components()), 300)

    # ==========================================
    # 2. ATOMIC COMMAND VERIFICATION
    # ==========================================

    def test_rename_and_limits(self):
        """Test metadata mutation reversibility."""
        add_cmd = self.do(Add(self.circuit, Const.AND_ID))
        gate = add_cmd.gate

        self.do(Rename(gate, "MyCustomAND"))
        
        self.do(SetLimits(self.circuit, gate, 4))
        self.assertEqual(gate.inputlimit, 4)
        self.em.undo()
        self.assertEqual(gate.inputlimit, 2)

    def test_connect_disconnect_time_travel(self):
        """Test physical topology changes."""
        var_cmd = self.do(Add(self.circuit, Const.VARIABLE_ID))
        not_cmd = self.do(Add(self.circuit, Const.NOT_ID))
        
        var_gate = var_cmd.gate
        not_gate = not_cmd.gate

        # Connect Var -> NOT
        self.do(Connect(self.circuit, not_gate, var_gate, 0))
        self.assertIs(not_gate.sources[0], var_gate)
        
        # Cross-backend extraction: Engine yields Profiles, Reactor yields Gates
        targets = [getattr(p, 'target', p) for p in var_gate.hitlist]
        self.assertIn(not_gate, targets)

        # Undo Connection
        self.em.undo()
        self.assertIsNone(not_gate.sources[0])
        
        targets = [getattr(p, 'target', p) for p in var_gate.hitlist]
        self.assertNotIn(not_gate, targets)

        # Redo Connection
        self.em.redo()
        self.assertIs(not_gate.sources[0], var_gate)

        # Manual Disconnect Command
        self.do(Disconnect(self.circuit, not_gate, 0))
        self.assertIsNone(not_gate.sources[0])
        
        # Undo Disconnect Command
        self.em.undo()
        self.assertIs(not_gate.sources[0], var_gate)

    def test_deletion_and_restoration(self):
        """Test bulk deletion of components."""
        g1 = self.do(Add(self.circuit, Const.AND_ID)).gate
        g2 = self.do(Add(self.circuit, Const.OR_ID)).gate
        
        self.do(Delete(self.circuit, [g1, g2]))
        self.assertNotIn(g1, self.circuit.get_components())
        self.assertNotIn(g2, self.circuit.get_components())

        self.em.undo()
        self.assertIn(g1, self.circuit.get_components())
        self.assertIn(g2, self.circuit.get_components())

    # ==========================================
    # 3. COMPLEX CIRCUIT TIME TRAVEL (SR LATCH)
    # ==========================================

    def test_sr_latch_state_reversal(self):
        """
        Builds a NOR-based SR Latch and toggles states.
        Verifies that Command-based 'Undo' on a stateful circuit correctly 
        triggers the memory state based on the CURRENT electrical propagation,
        rather than restoring a magical historical snapshot.
        """
        # 1. Build components
        s_var = self.do(Add(self.circuit, Const.VARIABLE_ID)).gate
        r_var = self.do(Add(self.circuit, Const.VARIABLE_ID)).gate
        nor_q = self.do(Add(self.circuit, Const.NOR_ID)).gate
        nor_not_q = self.do(Add(self.circuit, Const.NOR_ID)).gate

        # Set variables to 0 (LOW)
        self.do(Toggle(self.circuit, s_var, Const.LOW))
        self.do(Toggle(self.circuit, r_var, Const.LOW))

        # 2. Wire the Latch
        self.do(Connect(self.circuit, nor_q, r_var, 0))
        self.do(Connect(self.circuit, nor_not_q, s_var, 0))
        
        # Cross-couple
        self.do(Connect(self.circuit, nor_q, nor_not_q, 1))
        self.do(Connect(self.circuit, nor_not_q, nor_q, 1))

        # Initial state upon connection
        self.assertEqual(nor_q.output, Const.HIGH)
        self.assertEqual(nor_not_q.output, Const.LOW)
        
        # 3. RESET the Latch (S=0, R=1)
        self.do(Toggle(self.circuit, r_var, Const.HIGH))
        self.assertEqual(nor_q.output, Const.LOW)
        self.assertEqual(nor_not_q.output, Const.HIGH)

        # --- TIME TRAVEL INITIATION ---

        # Undo the RESET (This issues the inverse command: Toggle R to LOW)
        self.em.undo()
        self.assertEqual(r_var.value, Const.LOW)
        
        # Since S=0 and R=0, the latch enters MEMORY MODE.
        # It holds its CURRENT state (Q=0), it does NOT magically revert to 
        # the historical state (Q=1). This proves the engine simulates real physics!
        self.assertEqual(nor_q.output, Const.LOW) 
        self.assertEqual(nor_not_q.output, Const.HIGH)

        # Redo the RESET
        self.em.redo()
        self.assertEqual(r_var.value, Const.HIGH)
        self.assertEqual(nor_q.output, Const.LOW)
        self.assertEqual(nor_not_q.output, Const.HIGH)

    def test_latch_total_annihilation_undo(self):
        """Test deleting an active, charged latch and undoing the deletion."""
        s_var = self.do(Add(self.circuit, Const.VARIABLE_ID)).gate
        r_var = self.do(Add(self.circuit, Const.VARIABLE_ID)).gate
        nor_q = self.do(Add(self.circuit, Const.NOR_ID)).gate
        nor_not_q = self.do(Add(self.circuit, Const.NOR_ID)).gate

        self.do(Connect(self.circuit, nor_q, r_var, 0))
        self.do(Connect(self.circuit, nor_not_q, s_var, 0))
        self.do(Connect(self.circuit, nor_q, nor_not_q, 1))
        self.do(Connect(self.circuit, nor_not_q, nor_q, 1))

        self.do(Toggle(self.circuit, r_var, Const.HIGH)) # Force RESET
        self.assertEqual(nor_not_q.output, Const.HIGH)

        # Nuke the entire circuit
        self.do(Delete(self.circuit, [s_var, r_var, nor_q, nor_not_q]))
        self.assertEqual(len(self.circuit.get_components()), 0)
        
        # Book counts should be cleared on hide
        self.assertEqual(nor_q.book[Const.HIGH], 0)

        # Restore the circuit
        self.em.undo()
        self.assertEqual(len(self.circuit.get_components()), 4)
        
        # The electrical state should fully propagate and restore!
        self.assertEqual(nor_not_q.output, Const.HIGH)




if __name__ == '__main__':
    import time
    import sys
    import os
    import asyncio
    import unittest

    print("\n" + "="*70)
    print("  DARION LOGIC SIM - MASTER INTEGRITY TEST SUITE")
    print("="*70)
    
    def log_timing(start_t, passed, failed, step_name):
        dur = (time.perf_counter_ns() - start_t) / 1_000_000
        print(f"\n> {step_name} completed in {dur:.2f}ms | Passed: {passed} | Failed: {failed}")
        return dur

    async def run_master_suite():
        total_failed = 0
        total_passed = 0
        total_time_ms = 0

        # ---------------------------------------------------------
        print("\n[1/5] RUNNING CORE & STRESS TESTS")
        t0 = time.perf_counter_ns()
        t1 = AggressiveTestSuite()
        t1.log_file.close()
        t1.log_file = open("master_test_results.txt", 'w', encoding='utf-8')
        await t1.run_all()
        total_passed += t1.passed
        total_failed += t1.failed
        total_time_ms += log_timing(t0, t1.passed, t1.failed, "CORE & STRESS TESTS")
        
        # Cleanup any background drain tasks before starting the next suite
        if hasattr(t1, 'circuit') and t1.circuit.runner and not t1.circuit.runner.done():
            t1.circuit.runner.cancel()

        # ---------------------------------------------------------
        print("\n" + "-"*70)
        print("[2/5] RUNNING IC TESTS")
        print("-"*70)
        t0 = time.perf_counter_ns()
        t2 = ThoroughICTest()
        await t2.run()
        total_passed += t2.passed
        total_failed += t2.failed
        total_time_ms += log_timing(t0, t2.passed, t2.failed, "IC TESTS")
        
        if hasattr(t2, 'circuit') and t2.circuit.runner and not t2.circuit.runner.done():
            t2.circuit.runner.cancel()

        # ---------------------------------------------------------
        print("\n" + "-"*70)
        print("[3/5] RUNNING IO TESTS")
        print("-"*70)
        t0 = time.perf_counter_ns()
        t3 = IOTestSuite()
        await t3.run()
        total_passed += t3.passed
        total_failed += t3.failed
        total_time_ms += log_timing(t0, t3.passed, t3.failed, "IO TESTS")
        
        if hasattr(t3, 'circuit') and t3.circuit.runner and not t3.circuit.runner.done():
            t3.circuit.runner.cancel()

        # ---------------------------------------------------------
        print("\n" + "-"*70)
        print("[4/5] RUNNING EVENT MANAGER STRESS TESTS")
        print("-"*70)
        t0 = time.perf_counter_ns()
        t4 = EventManagerTestSuite()
        await t4.run_all()
        pass4 = getattr(t4, 'passed', 0)
        fail4 = t4.failed
        total_passed += pass4
        total_failed += fail4
        total_time_ms += log_timing(t0, pass4, fail4, "EVENT MANAGER STRESS TESTS")
        
        if hasattr(t4, 'circuit') and t4.circuit.runner and not t4.circuit.runner.done():
            t4.circuit.runner.cancel()

        # ---------------------------------------------------------
        print("\n" + "-"*70)
        print("[5/5] RUNNING EVENT FUNCTIONAL TESTS")
        print("-"*70)
        t0 = time.perf_counter_ns()
        
        class CustomTestResult(unittest.TextTestResult):
            def __init__(self, *args, **kwargs):
                super().__init__(*args, **kwargs)
                self._failures_list = []

            def addSuccess(self, test):
                super().addSuccess(test)
                # suppress per-test OK output

            def addFailure(self, test, err):
                super().addFailure(test, err)
                self._failures_list.append(f"    [FAIL] {test._testMethodName}")
                print(f"    [FAIL] {test._testMethodName}")

            def addError(self, test, err):
                super().addError(test, err)
                self._failures_list.append(f"    [ERROR] {test._testMethodName}")
                print(f"    [ERROR] {test._testMethodName}")

        class CustomTestRunner(unittest.TextTestRunner):
            resultclass = CustomTestResult

        suite = unittest.TestLoader().loadTestsFromTestCase(TestTimeTravel)
        
        result = CustomTestRunner(stream=open(os.devnull, 'w'), verbosity=0).run(suite)
        pass5 = result.testsRun - len(result.failures) - len(result.errors)
        fail5 = len(result.failures) + len(result.errors)
        total_passed += pass5
        total_failed += fail5
        total_time_ms += log_timing(t0, pass5, fail5, "EVENT FUNCTIONAL TESTS")
        status5 = "PASS" if fail5 == 0 else "FAIL"
        print(f"  [{status5}] Event Functional: {pass5}/{result.testsRun} passed" +
              (f" | {fail5} FAILED" if fail5 > 0 else ""))
        
        # ---------------------------------------------------------
        print("\n" + "="*70)
        print(f"  MASTER SUMMARY: {total_passed} PASSED | {total_failed} FAILED")
        print(f"  TOTAL TIME:     {total_time_ms:.2f} ms")
        print("="*70)
        
        return total_failed

    # Execution Entry Point
    try:
        # Start the event loop and run the master suite
        final_fail_count = asyncio.run(run_master_suite())
        
        if final_fail_count > 0:
            sys.exit(1)
        else:
            sys.exit(0)
    except KeyboardInterrupt:
        print("\n[!] Master Integrity Test Suite Aborted by User.")
        sys.exit(1)