
---------- Begin Simulation Statistics ----------
final_tick                               524862306500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63750                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701268                       # Number of bytes of host memory used
host_op_rate                                    63962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9608.95                       # Real time elapsed on the host
host_tick_rate                               54622242                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612566043                       # Number of instructions simulated
sim_ops                                     614603638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.524862                       # Number of seconds simulated
sim_ticks                                524862306500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.906918                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78196557                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89977367                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7181829                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122045953                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10770888                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11001040                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          230152                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156276747                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060360                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5009785                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207259                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16072109                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35212410                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580301302                       # Number of instructions committed
system.cpu0.commit.committedOps             581320795                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    957034161                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.607419                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.380093                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    679556688     71.01%     71.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165240413     17.27%     88.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37713735      3.94%     92.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37028719      3.87%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12751851      1.33%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4161631      0.43%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2388781      0.25%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2120234      0.22%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16072109      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    957034161                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887280                       # Number of function calls committed.
system.cpu0.commit.int_insts                561298355                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179951920                       # Number of loads committed
system.cpu0.commit.membars                    2037595                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037601      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322239032     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970119     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70919152     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581320795                       # Class of committed instruction
system.cpu0.commit.refs                     251889299                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580301302                       # Number of Instructions Simulated
system.cpu0.committedOps                    581320795                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.789560                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.789560                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            180732693                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2181946                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77161834                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630109725                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               348891404                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                427304051                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5014421                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7680847                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2968906                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156276747                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102077737                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    616238595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2500065                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643926583                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14372944                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150485                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         341486276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88967445                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.620064                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         964911475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.668400                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.925415                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               516667516     53.55%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               328841363     34.08%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61775826      6.40%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44223045      4.58%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10366489      1.07%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1847249      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  168732      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     416      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020839      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           964911475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       73572621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5130077                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147641760                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.587236                       # Inst execution rate
system.cpu0.iew.exec_refs                   268568689                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74550190                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149744839                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194057410                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021114                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3087145                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75349003                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616513011                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194018499                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4646275                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609835008                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                913095                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2656118                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5014421                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4679003                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        85924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9142527                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        36359                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5101                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2432112                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14105490                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3411624                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5101                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       878787                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4251290                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275678865                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603829026                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838626                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231191493                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.581452                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603888572                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744114474                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386205802                       # number of integer regfile writes
system.cpu0.ipc                              0.558797                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.558797                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038462      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336800002     54.81%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213031      0.69%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018044      0.17%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196590101     31.99%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73821592     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614481283                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1278139                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002080                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 210464     16.47%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     5      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                926240     72.47%     88.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               141426     11.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613720905                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2195243717                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603828975                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        651709425                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613454132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614481283                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058879                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35192213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            91643                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           368                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12497868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    964911475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.636827                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858717                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          537318847     55.69%     55.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287056940     29.75%     85.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102071572     10.58%     96.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32420111      3.36%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5054137      0.52%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             399337      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             409917      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              96781      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              83833      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      964911475                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.591710                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9938782                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2446494                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194057410                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75349003                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    885                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1038484096                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11240634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              162026413                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370578879                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6970039                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               354129150                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4482137                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10594                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765761647                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             626543895                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402461616                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424483354                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7620023                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5014421                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19169510                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31882733                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765761603                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88627                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2802                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13811659                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2788                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1557484233                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1240954019                       # The number of ROB writes
system.cpu0.timesIdled                       11146777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  852                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.931803                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4420904                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4971117                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           785518                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7613965                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            252132                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         379841                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          127709                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8562169                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3181                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017929                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           467987                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095804                       # Number of branches committed
system.cpu1.commit.bw_lim_events               717493                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3627209                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264741                       # Number of instructions committed
system.cpu1.commit.committedOps              33282843                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    192372420                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173013                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.814408                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    178277157     92.67%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7130241      3.71%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2449266      1.27%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2112591      1.10%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       437289      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       186577      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       938330      0.49%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       123476      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       717493      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    192372420                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320858                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049619                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248948                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083682     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266877     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896176      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282843                       # Class of committed instruction
system.cpu1.commit.refs                      12163065                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264741                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282843                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.996001                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.996001                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171533002                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               321023                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4250297                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39051121                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6064964                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12959868                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                468203                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               609085                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2112009                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8562169                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6248112                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185736678                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               113507                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39844144                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1571468                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044258                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6615633                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4673036                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.205956                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         193138046                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211573                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.643195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               168194968     87.09%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14920396      7.73%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5622078      2.91%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3301257      1.71%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  833579      0.43%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  134948      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  130597      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           193138046                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         321371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              490904                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7605862                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183663                       # Inst execution rate
system.cpu1.iew.exec_refs                    12855075                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945835                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148518523                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9974710                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018630                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           772500                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2985015                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36904343                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9909240                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           589585                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35531365                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                717704                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1545964                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                468203                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3458282                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          167804                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5862                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          431                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       725762                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        70898                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           164                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88398                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        402506                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20664355                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35289133                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857141                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17712265                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182411                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35297533                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43745363                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23918406                       # number of integer regfile writes
system.cpu1.ipc                              0.166778                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166778                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036081      5.64%      5.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21153101     58.56%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10995453     30.44%     94.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936173      5.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36120950                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1067531                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029554                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 170732     15.99%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                806824     75.58%     91.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                89971      8.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35152384                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266511595                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35289121                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40525949                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33849619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36120950                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054724                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3621499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64146                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           278                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1582535                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    193138046                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.630342                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170360271     88.21%     88.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15474183      8.01%     96.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4020853      2.08%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1469901      0.76%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1314205      0.68%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             174595      0.09%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             239518      0.12%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              47705      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              36815      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      193138046                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186711                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6180449                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          540192                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9974710                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2985015                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    111                       # number of misc regfile reads
system.cpu1.numCycles                       193459417                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   856244783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158928935                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22414011                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6698209                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7177693                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1386535                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3508                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47562015                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38533146                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26483244                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13275593                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4741944                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                468203                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13264638                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4069233                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47562003                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22984                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               638                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13518171                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           638                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228564654                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74587050                       # The number of ROB writes
system.cpu1.timesIdled                           4666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1893347                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                11105                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1949748                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5666320                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3496741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6959991                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       180498                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        42347                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25017825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2025950                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50009832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2068297                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2115704                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1581157                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1881952                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1380390                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1380384                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2115705                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           197                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10456079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10456079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    324943680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324943680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3496882                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3496882    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3496882                       # Request fanout histogram
system.membus.respLayer1.occupancy        18324880114                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14211860959                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       936720000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1229104423.407426                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        89500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3220770000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   519241986500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5620320000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88243809                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88243809                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88243809                       # number of overall hits
system.cpu0.icache.overall_hits::total       88243809                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13833928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13833928                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13833928                       # number of overall misses
system.cpu0.icache.overall_misses::total     13833928                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 180392046498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 180392046498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 180392046498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 180392046498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102077737                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102077737                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102077737                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102077737                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135523                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135523                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135523                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135523                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13039.828348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13039.828348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13039.828348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13039.828348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2608                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.207547                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12820245                       # number of writebacks
system.cpu0.icache.writebacks::total         12820245                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1013648                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1013648                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1013648                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1013648                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12820280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12820280                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12820280                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12820280                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158291683498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158291683498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158291683498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158291683498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125593                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125593                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125593                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125593                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12346.975534                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12346.975534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12346.975534                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12346.975534                       # average overall mshr miss latency
system.cpu0.icache.replacements              12820245                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88243809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88243809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13833928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13833928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 180392046498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 180392046498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102077737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102077737                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135523                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135523                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13039.828348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13039.828348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1013648                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1013648                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12820280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12820280                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158291683498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158291683498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125593                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125593                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12346.975534                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12346.975534                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999894                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101062622                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12820247                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.883048                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999894                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        216975753                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       216975753                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237424458                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237424458                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237424458                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237424458                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15538174                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15538174                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15538174                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15538174                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 497687746261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 497687746261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 497687746261                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 497687746261                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252962632                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252962632                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252962632                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252962632                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061425                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061425                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061425                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061425                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32030.002126                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32030.002126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32030.002126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32030.002126                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4495922                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       216854                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99808                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2786                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.045708                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.837042                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11134548                       # number of writebacks
system.cpu0.dcache.writebacks::total         11134548                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4796301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4796301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4796301                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4796301                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10741873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10741873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10741873                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10741873                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 222083565217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 222083565217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 222083565217                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 222083565217                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042464                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042464                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042464                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042464                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20674.566271                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20674.566271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20674.566271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20674.566271                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11134548                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169994686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169994686                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12050626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12050626                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 325507156500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 325507156500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182045312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182045312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066196                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066196                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27011.638773                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27011.638773                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2645147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2645147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9405479                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9405479                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 165632182000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 165632182000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17610.180407                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17610.180407                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67429772                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67429772                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3487548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3487548                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 172180589761                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 172180589761                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70917320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70917320                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049178                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049178                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49370.098924                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49370.098924                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2151154                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2151154                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1336394                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1336394                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56451383217                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56451383217                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018844                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018844                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42241.571884                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42241.571884                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1167                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          742                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6113000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6113000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.388685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.388685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8238.544474                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8238.544474                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008381                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008381                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 56562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56562.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1851                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076175                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076175                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5014.184397                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5014.184397                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       566000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       566000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.076175                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.076175                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4014.184397                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4014.184397                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612283                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612283                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405924                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405924                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32484946500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32484946500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398665                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398665                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 80027.163952                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 80027.163952                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405924                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405924                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32079022500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32079022500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398665                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398665                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 79027.163952                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 79027.163952                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964321                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249187527                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11147580                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.353509                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964321                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519116810                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519116810                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12781112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9971213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              164319                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22919471                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12781112                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9971213                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2827                       # number of overall hits
system.l2.overall_hits::.cpu1.data             164319                       # number of overall hits
system.l2.overall_hits::total                22919471                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1162411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            867315                       # number of demand (read+write) misses
system.l2.demand_misses::total                2071453                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39165                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1162411                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2562                       # number of overall misses
system.l2.overall_misses::.cpu1.data           867315                       # number of overall misses
system.l2.overall_misses::total               2071453                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3317502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 111816366495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    229657000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85975819998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     201339345993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3317502500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 111816366495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    229657000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85975819998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    201339345993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12820277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11133624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24990924                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12820277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11133624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24990924                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003055                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.104405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.475413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.840720                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082888                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003055                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.104405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.475413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.840720                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082888                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84705.795991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96193.486207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89639.734582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99128.713326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97197.158706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84705.795991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96193.486207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89639.734582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99128.713326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97197.158706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1901                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        49                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.795918                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1222749                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1581157                       # number of writebacks
system.l2.writebacks::total                   1581157                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          54904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          20985                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               75971                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         54904                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         20985                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              75971                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1107507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       846330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1995482                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1107507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       846330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1515258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3510740                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2924811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  96882915497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    201728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75697130999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 175706585496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2924811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  96882915497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    201728000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75697130999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 120351209252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 296057794748                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.099474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.464465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.820378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079848                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.099474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.464465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.820378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140481                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74723.085177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87478.377561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80594.486616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89441.625606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88052.202674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74723.085177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87478.377561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80594.486616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89441.625606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79426.216032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84329.171271                       # average overall mshr miss latency
system.l2.replacements                        5511325                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2622369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2622369                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2622369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2622369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22289304                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22289304                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22289304                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22289304                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1515258                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1515258                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 120351209252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 120351209252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79426.216032                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79426.216032                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.791667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5711.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6421.052632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6011.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       517500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       374500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       892000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.791667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19903.846154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19710.526316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19822.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           953096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            75340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1028436                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         775549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         658995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1434544                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75006373998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65082976999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  140089350997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1728645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2462980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.448646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.582442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96713.907178                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98760.957214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97654.272715                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38957                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16558                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            55515                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       736592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       642437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1379029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  64605938998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57056235999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121662174997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.426109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.874855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.559903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87709.259669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88812.188587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88223.072174                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12781112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12783939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2562                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3317502500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    229657000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3547159500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12820277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12825666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.475413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84705.795991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89639.734582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85008.735351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41645                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2924811000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    201728000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3126539000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.464465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74723.085177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80594.486616                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75075.975507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9018117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        88979                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9107096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       386862                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       208320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          595182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  36809992497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20892842999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57702835496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9404979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9702278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.700709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95150.189207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100292.065087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96949.900192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4427                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20374                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       370915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       203893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       574808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  32276976499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18640895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  50917871499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.039438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.685818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87019.873823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91424.889525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88582.398817                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                38                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          255                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             271                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4079000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       550000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4629000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          291                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           309                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.876289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.877023                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15996.078431                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        34375                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17081.180812                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           68                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           75                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          187                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          196                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3679999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       182499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3862498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.642612                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.634304                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19679.139037                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20277.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19706.622449                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999809                       # Cycle average of tags in use
system.l2.tags.total_refs                    51327026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5511437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.312821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.443430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.122759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.749909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.568332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.104793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.506929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.267262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 404735269                       # Number of tag accesses
system.l2.tags.data_accesses                404735269                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2505024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70936512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        160192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54197504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     95950464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          223749696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2505024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       160192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2665216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101194048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101194048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1108383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         846836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1499226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3496089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1581157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1581157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4772726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135152613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           305208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        103260423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    182810735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426301705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4772726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       305208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5077934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      192801134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            192801134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      192801134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4772726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135152613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          305208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       103260423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    182810735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            619102839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1570529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1088144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    831185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1495282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004223085250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96034                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7622256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1478034                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3496089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1581157                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3496089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1581157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  39834                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10628                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            158707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            157489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            176097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            341832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            234653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            265255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            290980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            279288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            243350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            215879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           234293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           178703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           178206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           166228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           168217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            123742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            159395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            155970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69922                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101437723334                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17281275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            166242504584                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29349.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48099.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2376751                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  994129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3496089                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1581157                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1187299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  790273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  418662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  331281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  271395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  132440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   91031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   52762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1655869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.284818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.184080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.543099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       952269     57.51%     57.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       314352     18.98%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       139616      8.43%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        84059      5.08%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37420      2.26%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22549      1.36%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13129      0.79%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10343      0.62%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82132      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1655869                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.989889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.778015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.880492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96029     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.353646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.330368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.913954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81624     84.99%     84.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1580      1.65%     86.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8191      8.53%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3142      3.27%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1061      1.10%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              320      0.33%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               88      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96034                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              221200320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2549376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100512384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               223749696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101194048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       421.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    192.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  524862288500                       # Total gap between requests
system.mem_ctrls.avgGap                     103375.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2505024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     69641216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       160192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53195840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     95698048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100512384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4772726.044483059086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132684734.905801430345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 305207.666879770521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101351991.448446676135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 182329816.439199745655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191502385.969109416008                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1108383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       846836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1499226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1581157                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1305848578                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51125831931                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     97007281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40684523293                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  73029293501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12469180820954                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33362.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46126.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38756.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48042.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48711.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7886111.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5851265700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3110002500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11080951560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3826521000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41431653120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102204526590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     115480156320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       282985076790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.160601                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 299111975634                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17526080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 208224250866                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5971724640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3174020355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13596709140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4371520320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41431653120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     161485401540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65559419520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       295590448635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.177132                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 168747234491                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17526080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 338588992009                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4974214023.255814                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24115066185.673367                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 194554367000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97079900500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 427782406000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6242041                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6242041                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6242041                       # number of overall hits
system.cpu1.icache.overall_hits::total        6242041                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6071                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6071                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6071                       # number of overall misses
system.cpu1.icache.overall_misses::total         6071                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    303898500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    303898500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    303898500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    303898500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6248112                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6248112                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6248112                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6248112                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000972                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000972                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000972                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000972                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50057.404052                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50057.404052                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50057.404052                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50057.404052                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           85                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5357                       # number of writebacks
system.cpu1.icache.writebacks::total             5357                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          682                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          682                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          682                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          682                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5389                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5389                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5389                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5389                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    269960000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    269960000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    269960000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    269960000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000863                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000863                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000863                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000863                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 50094.637224                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50094.637224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 50094.637224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50094.637224                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5357                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6242041                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6242041                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    303898500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    303898500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6248112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6248112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000972                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000972                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50057.404052                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50057.404052                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          682                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5389                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5389                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    269960000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    269960000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000863                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 50094.637224                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50094.637224                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978551                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6158168                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5357                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1149.555348                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350308500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978551                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999330                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12501613                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12501613                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9346589                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9346589                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9346589                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9346589                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2215984                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2215984                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2215984                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2215984                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 199232264051                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 199232264051                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 199232264051                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 199232264051                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11562573                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11562573                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11562573                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11562573                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191651                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191651                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191651                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191651                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89906.905488                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89906.905488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89906.905488                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89906.905488                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1099867                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        95101                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18783                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1248                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.556514                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.202724                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031091                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031091                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1596988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1596988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1596988                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1596988                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618996                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618996                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618996                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54447808144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54447808144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54447808144                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54447808144                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053534                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053534                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053534                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87961.486252                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87961.486252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87961.486252                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87961.486252                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031091                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8343773                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8343773                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1323048                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1323048                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 102529663000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 102529663000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9666821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9666821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136865                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77495.044020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77495.044020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1025529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1025529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22461325500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22461325500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75495.432224                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75495.432224                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1002816                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1002816                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       892936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       892936                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96702601051                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96702601051                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108297.348355                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108297.348355                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       571459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       571459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31986482644                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31986482644                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169578                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169578                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99498.510450                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99498.510450                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5684000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5684000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.330472                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.330472                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36909.090909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36909.090909                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2417000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2417000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.107296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.107296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        48340                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48340                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       735000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          429                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.289044                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.289044                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5927.419355                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5927.419355                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       611000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       611000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.289044                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.289044                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4927.419355                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4927.419355                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592126                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592126                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425803                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425803                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35729818500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35729818500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418303                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418303                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83911.617579                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83911.617579                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425803                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425803                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35304015500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35304015500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418303                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418303                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82911.617579                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82911.617579                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.072900                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10982349                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044696                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.512483                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350320000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.072900                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.908528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.908528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26207517                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26207517                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 524862306500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22528725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4203526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22368848                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3930168                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2574721                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             330                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2488969                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2488969                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12825669                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9703057                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          309                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          309                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38460801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33416442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3107735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75001113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1640993344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1425162368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       687744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132013504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3198856960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8113347                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102907392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33104656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.260130                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               30829343     93.13%     93.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2232961      6.75%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  42350      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33104656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49996142980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16722865863                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19252679888                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567672038                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8120925                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               595062351000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 302685                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706132                       # Number of bytes of host memory used
host_op_rate                                   303636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2369.49                       # Real time elapsed on the host
host_tick_rate                               29626695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717206911                       # Number of instructions simulated
sim_ops                                     719461531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070200                       # Number of seconds simulated
sim_ticks                                 70200044500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.047716                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14321988                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14911326                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2575735                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26077256                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33342                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51845                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18503                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27901039                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12231                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5085                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2195443                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11629194                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2682006                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45173385                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53243179                       # Number of instructions committed
system.cpu0.commit.committedOps              53364947                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    118060832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.452012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.441452                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     98029808     83.03%     83.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11125682      9.42%     92.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2773035      2.35%     94.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1468028      1.24%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       689434      0.58%     96.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       318610      0.27%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       337326      0.29%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       636903      0.54%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2682006      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    118060832                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69999                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52514610                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13276058                       # Number of loads committed
system.cpu0.commit.membars                     183562                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184246      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38131549     71.45%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6740      0.01%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13280569     24.89%     96.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1756699      3.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53364947                       # Class of committed instruction
system.cpu0.commit.refs                      15038151                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53243179                       # Number of Instructions Simulated
system.cpu0.committedOps                     53364947                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.580387                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.580387                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             53981943                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               382993                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12582379                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             109328095                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12560457                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55008428                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2197219                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1172528                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2012839                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   27901039                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7233456                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    112454571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               132128                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          715                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123734703                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5155026                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.203082                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10728000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14355330                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.900622                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         125760886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.987320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.047477                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                51100741     40.63%     40.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39512286     31.42%     72.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23211919     18.46%     90.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10718985      8.52%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  435543      0.35%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  560040      0.45%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  106338      0.08%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   27560      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   87474      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           125760886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2798                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11627126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2450579                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18269423                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.626546                       # Inst execution rate
system.cpu0.iew.exec_refs                    24530016                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1943350                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17233848                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24451003                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            104696                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1174775                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2166503                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98459981                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22586666                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2610666                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86079904                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                132805                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5713569                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2197219                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5952537                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       166365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           27217                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11174945                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       404410                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           248                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       890517                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1560062                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60603466                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82384624                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821087                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49760740                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.599649                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      82974766                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110446233                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62697092                       # number of integer regfile writes
system.cpu0.ipc                              0.387539                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.387539                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185826      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62894537     70.91%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7159      0.01%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1948      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23638839     26.65%     97.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1958975      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            585      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88690570                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3309                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6599                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3275                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3360                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     466511                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005260                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 285143     61.12%     61.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    15      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     41      0.01%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     61.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     61.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                164857     35.34%     96.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16432      3.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88967946                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         303730288                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82381349                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        143551893                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98115131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88690570                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             344850                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45095036                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           128350                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         92323                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19064271                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    125760886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.705232                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.170901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           78371588     62.32%     62.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24887514     19.79%     82.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11847715      9.42%     91.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5554917      4.42%     95.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3376720      2.69%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             847338      0.67%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             499387      0.40%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             302673      0.24%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73034      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      125760886                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.645548                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           260708                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           19027                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24451003                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2166503                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5118                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       137388012                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3012090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31250437                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39893509                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                765560                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15159243                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14467514                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               433776                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            135931788                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             104820386                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78956882                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53881828                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                622314                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2197219                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16446898                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39063377                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2846                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       135928942                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6825261                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             99058                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4728400                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         99060                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   213898438                       # The number of ROB reads
system.cpu0.rob.rob_writes                  204791200                       # The number of ROB writes
system.cpu0.timesIdled                         113943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1571                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.138360                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14290800                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14561890                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2578963                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25739110                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15397                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18955                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3558                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27455163                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1427                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4432                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2207068                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11258523                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2453522                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46083319                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51397689                       # Number of instructions committed
system.cpu1.commit.committedOps              51492946                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112939215                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.455935                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.427236                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     92997720     82.34%     82.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11293073     10.00%     92.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2790788      2.47%     94.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1459478      1.29%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       659514      0.58%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       341861      0.30%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       338487      0.30%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604772      0.54%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2453522      2.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112939215                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23326                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50697681                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12801720                       # Number of loads committed
system.cpu1.commit.membars                     143821                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143821      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37117196     72.08%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12806152     24.87%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1425146      2.77%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51492946                       # Class of committed instruction
system.cpu1.commit.refs                      14231298                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51397689                       # Number of Instructions Simulated
system.cpu1.committedOps                     51492946                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.396750                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.396750                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             50682432                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               374067                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12582479                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108298102                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10682285                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55221971                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2207945                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1178536                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1952598                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27455163                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7028495                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109665046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               103651                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     122618193                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5159680                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.222873                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8502345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14306197                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.995379                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         120747231                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.018680                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.040464                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46556057     38.56%     38.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39381626     32.61%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22983160     19.03%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10687225      8.85%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  408707      0.34%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  547655      0.45%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  111410      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19497      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   51894      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           120747231                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2440185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2469490                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17973818                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.687807                       # Inst execution rate
system.cpu1.iew.exec_refs                    23737682                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1634187                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17731061                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24007048                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             81484                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1094288                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1973184                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97508148                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22103495                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2646059                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84729185                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                130037                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4681684                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2207945                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4915615                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       141856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           19277                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11205328                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       543606                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       915230                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1554260                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59498177                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81106053                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820541                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48820719                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.658396                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81735250                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108639702                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62063375                       # number of integer regfile writes
system.cpu1.ipc                              0.417232                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.417232                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144641      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62444265     71.47%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 315      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23147651     26.49%     98.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1638018      1.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87375244                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     413235                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004729                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 270254     65.40%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                141420     34.22%     99.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1561      0.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              87643838                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         296045475                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81106053                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        143523417                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97242549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87375244                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             265599                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46015202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           134521                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         68340                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19596742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    120747231                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.723621                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172223                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           74035405     61.31%     61.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24230225     20.07%     81.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11963980      9.91%     91.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5599213      4.64%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3348013      2.77%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             788470      0.65%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             449807      0.37%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             270768      0.22%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61350      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      120747231                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.709287                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           239494                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17514                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24007048                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1973184                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    820                       # number of misc regfile reads
system.cpu1.numCycles                       123187416                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17123318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30834111                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38726978                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                669332                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13266933                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13772905                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               434709                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134731277                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103796729                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78492875                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54043893                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                172771                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2207945                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15186538                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39765897                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134731277                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5207811                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             75418                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4408127                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         75428                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   208057720                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202974390                       # The number of ROB writes
system.cpu1.timesIdled                          23032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2347059                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17605                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2513228                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4264592                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3794401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7452917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291668                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       106745                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2708707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1827081                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5418798                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1933826                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3667807                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371111                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3287937                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22870                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10243                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92744                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92610                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3667806                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           204                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11213334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11213334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    264417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               264417920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30012                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3793867                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3793867    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3793867                       # Request fanout histogram
system.membus.respLayer1.occupancy        19437683067                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9605485043                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                260                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11585461.538462                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21365208.841832                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          130    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     71945500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68693934500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1506110000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7116523                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7116523                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7116523                       # number of overall hits
system.cpu0.icache.overall_hits::total        7116523                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116933                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116933                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116933                       # number of overall misses
system.cpu0.icache.overall_misses::total       116933                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8810227981                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8810227981                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8810227981                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8810227981                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7233456                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7233456                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7233456                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7233456                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016166                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016166                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016166                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016166                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75344.239701                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75344.239701                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75344.239701                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75344.239701                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27988                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              368                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    76.054348                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108571                       # number of writebacks
system.cpu0.icache.writebacks::total           108571                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8358                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8358                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108575                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108575                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8194566981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8194566981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8194566981                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8194566981                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015010                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75473.792134                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75473.792134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75473.792134                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75473.792134                       # average overall mshr miss latency
system.cpu0.icache.replacements                108571                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7116523                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7116523                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116933                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116933                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8810227981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8810227981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7233456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7233456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016166                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016166                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75344.239701                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75344.239701                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8194566981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8194566981                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75473.792134                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75473.792134                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999988                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7226564                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.538658                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999988                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14575487                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14575487                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17420613                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17420613                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17420613                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17420613                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5990798                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5990798                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5990798                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5990798                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 385567035546                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 385567035546                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 385567035546                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 385567035546                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23411411                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23411411                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23411411                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23411411                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.255892                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.255892                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.255892                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.255892                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64359.879192                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64359.879192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64359.879192                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64359.879192                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8183499                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       285599                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181323                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5155                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.132162                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    55.402328                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1319204                       # number of writebacks
system.cpu0.dcache.writebacks::total          1319204                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4642020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4642020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4642020                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4642020                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1348778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1348778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1348778                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1348778                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  95198540965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  95198540965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  95198540965                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  95198540965                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057612                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057612                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057612                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057612                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70581.326923                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70581.326923                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70581.326923                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70581.326923                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1319196                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16230090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16230090                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5485937                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5485937                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 352085855000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 352085855000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21716027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21716027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.252622                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.252622                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64179.711688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64179.711688                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4229510                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4229510                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1256427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1256427                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89194163500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89194163500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057857                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057857                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70990.326935                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70990.326935                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1190523                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1190523                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       504861                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       504861                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33481180546                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33481180546                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1695384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1695384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.297786                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.297786                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66317.621179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66317.621179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       412510                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       412510                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92351                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92351                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6004377465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6004377465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054472                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054472                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65016.918766                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65016.918766                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60862                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1472                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1472                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41700000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41700000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023615                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023615                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28328.804348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28328.804348                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1015                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1015                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          457                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          457                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007331                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10164.113786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10164.113786                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55846                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55846                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5690                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5690                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41747000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41747000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61536                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61536                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.092466                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092466                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7336.906854                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7336.906854                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5598                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5598                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     36180000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     36180000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090971                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090971                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6463.022508                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6463.022508                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       741500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       741500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       710500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       710500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2215                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2215                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2870                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2870                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    119877000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    119877000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5085                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5085                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.564405                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.564405                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 41768.989547                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 41768.989547                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2870                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2870                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    117007000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    117007000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.564405                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.564405                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 40768.989547                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 40768.989547                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.869109                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18899476                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1339923                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.104897                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.869109                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995910                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48420623                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48420623                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              380956                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              352969                       # number of demand (read+write) hits
system.l2.demand_hits::total                   748741                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11678                       # number of overall hits
system.l2.overall_hits::.cpu0.data             380956                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3138                       # number of overall hits
system.l2.overall_hits::.cpu1.data             352969                       # number of overall hits
system.l2.overall_hits::total                  748741                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            935930                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19445                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            867760                       # number of demand (read+write) misses
system.l2.demand_misses::total                1920027                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96892                       # number of overall misses
system.l2.overall_misses::.cpu0.data           935930                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19445                       # number of overall misses
system.l2.overall_misses::.cpu1.data           867760                       # number of overall misses
system.l2.overall_misses::total               1920027                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7892336999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  88220783992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1652422500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82193845989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     179959389480                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7892336999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  88220783992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1652422500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82193845989                       # number of overall miss cycles
system.l2.overall_miss_latency::total    179959389480                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1316886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1220729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2668768                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1316886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1220729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2668768                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.892438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.710715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.861046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.710854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.719443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.892438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.710715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.861046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.710854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.719443                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81454.991114                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94260.023711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84979.300591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94719.560695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93727.530644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81454.991114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94260.023711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84979.300591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94719.560695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93727.530644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7835                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       172                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.552326                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1665399                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              371108                       # number of writebacks
system.l2.writebacks::total                    371108                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          33898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            350                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          26808                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               61247                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         33898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           350                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         26808                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              61247                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        96701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       902032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        19095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       840952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1858780                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        96701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       902032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        19095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       840952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1951374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3810154                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6914061505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77437110002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1443821503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72472390511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 158267383521                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6914061505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77437110002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1443821503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72472390511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 146032397115                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 304299780636                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.890679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.684973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.845548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.688893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.696494                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.890679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.684973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.845548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.688893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.427683                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71499.379582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85847.408963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75612.542708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86178.985853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85145.839487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71499.379582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85847.408963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75612.542708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86178.985853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74835.678407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79865.480670                       # average overall mshr miss latency
system.l2.replacements                        5533884                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       444430                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           444430                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            3                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              3                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       444433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       444433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1979551                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1979551                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1979553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1979553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1951374                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1951374                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 146032397115                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 146032397115                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74835.678407                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74835.678407                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1075                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1174                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2249                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1045                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1145                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2190                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1427000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1304000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2731000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2120                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4439                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.492925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.493747                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.493354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1365.550239                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1138.864629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1247.031963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1042                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2184                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     20959495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     22961992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     43921487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.491509                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.492454                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.492003                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20114.678503                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20106.823117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20110.570971                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           248                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           168                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                416                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          582                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          371                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              953                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3390000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2013000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5403000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          830                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          539                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.701205                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.688312                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.696129                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5824.742268                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5425.876011                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5669.464848                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          574                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          363                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          937                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11791500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7373500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.691566                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.673469                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.684441                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20542.682927                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20312.672176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20453.575240                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            19494                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            11890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31384                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          59324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          41721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101045                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5618894499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4134226500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9753120999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        78818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.752671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.778217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.763013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94715.368131                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99092.219745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96522.549349                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6788                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1721                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8509                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        52536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        40000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4631876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3621968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8253845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.666548                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.746116                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.698759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88165.762525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90549.212500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89196.042621                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14816                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7892336999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1652422500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9544759499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.892438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.861046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.887033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81454.991114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84979.300591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82044.057342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          191                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          350                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           541                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        96701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        19095                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       115796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6914061505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1443821503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8357883008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.890679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.845548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71499.379582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75612.542708                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72177.648693                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       361462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       341079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            702541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       876606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       826039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1702645                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  82601889493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78059619489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 160661508982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1238068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1167118                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2405186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.708044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.707760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.707906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94229.208439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94498.709491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94359.956997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25087                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        52197                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       849496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       800952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1650448                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72805233502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  68850422011                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141655655513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.686146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.686265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.686204                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85704.033335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85960.734240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85828.608664                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          218                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               222                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          270                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             294                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6113500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       545000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6658500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          488                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           516                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.553279                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.857143                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.569767                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22642.592593                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22708.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22647.959184                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           84                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          186                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          203                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3627499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       341000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3968499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.381148                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.607143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.393411                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19502.682796                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20058.823529                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19549.256158                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999710                       # Cycle average of tags in use
system.l2.tags.total_refs                     6936613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5534260                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.253395                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.397540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.187995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.984683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.394798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.397038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.637656                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.349962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.093511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.084329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.447463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46327204                       # Number of tag accesses
system.l2.tags.data_accesses                 46327204                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6188928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57750080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1222080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53840704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    121664832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          240666624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6188928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1222080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7411008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23751104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23751104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          96702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         902345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          19095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         841261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1901013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3760416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       371111                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371111                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         88161312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        822650191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17408536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        766961109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1733116166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3428297314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     88161312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17408536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105569848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      338334600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            338334600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      338334600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        88161312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       822650191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17408536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       766961109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1733116166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3766631914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    361454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     96702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    890128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     19095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    832712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1888677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000361005750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21983                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21983                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6755820                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             341345                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3760416                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371113                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3760416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371113                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9659                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            157612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            170527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            166755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            172218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            253143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            257788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            235694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            188498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            183206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           232926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           300267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           458676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           454395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           155134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           155198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15615                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  97765294230                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18636570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            167652431730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26229.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44979.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3213115                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  326950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3760416                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371113                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  651296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  610892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  526842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  468055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  429025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  313836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  224452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  162060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  117403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   81787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  54321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  37214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       548699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    476.912143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.378381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.994945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       131296     23.93%     23.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87474     15.94%     39.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62794     11.44%     51.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49582      9.04%     60.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23691      4.32%     64.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16807      3.06%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13274      2.42%     70.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10670      1.94%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153111     27.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       548699                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     169.550971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    111.980433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    181.649989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17112     77.84%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4146     18.86%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          469      2.13%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          122      0.55%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           64      0.29%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           31      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           18      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21983                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.442296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.112304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18160     82.61%     82.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              638      2.90%     85.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1724      7.84%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              770      3.50%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              386      1.76%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              160      0.73%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               81      0.37%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.16%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21983                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              238548096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2118528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23132864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               240666624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23751232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3398.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       329.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3428.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    338.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    26.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70199982000                       # Total gap between requests
system.mem_ctrls.avgGap                      16991.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6188928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56968192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1222080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53293568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    120875328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23132864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 88161311.635635778308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 811512192.132584691048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17408535.973221499473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 759167154.089197158813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1721869677.732184171677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 329527768.319292128086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        96702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       902345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        19095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       841261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1901013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       371113                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2916075709                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40152069274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    651982640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37692972730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  86239331377                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1730276524661                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30155.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44497.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34144.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44805.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45364.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4662398.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2389108260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1269841155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15196062000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          960741000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5541594240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30953753670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        890497920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57201598245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        814.837065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1994817009                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2344160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65861067491                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1528609740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            812471550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11416959960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          926033220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5541594240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29490005640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2123127840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51838802190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        738.444008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5154180987                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2344160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62701703513                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                988                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          495                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17387037.373737                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21228728.055285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          495    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    224981500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            495                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61593461000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8606583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7004585                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7004585                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7004585                       # number of overall hits
system.cpu1.icache.overall_hits::total        7004585                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23910                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23910                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23910                       # number of overall misses
system.cpu1.icache.overall_misses::total        23910                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1833797500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1833797500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1833797500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1833797500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7028495                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7028495                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7028495                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7028495                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003402                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003402                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003402                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003402                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76695.838561                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76695.838561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76695.838561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76695.838561                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          630                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           90                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22583                       # number of writebacks
system.cpu1.icache.writebacks::total            22583                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1327                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1327                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1327                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1327                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22583                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22583                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22583                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22583                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1724173500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1724173500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1724173500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1724173500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003213                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003213                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003213                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003213                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76348.292964                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76348.292964                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76348.292964                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76348.292964                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22583                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7004585                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7004585                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23910                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1833797500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1833797500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7028495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7028495                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003402                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003402                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76695.838561                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76695.838561                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1327                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1327                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22583                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22583                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1724173500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1724173500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003213                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76348.292964                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76348.292964                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7116430                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22615                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           314.677426                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14079573                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14079573                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17042642                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17042642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17042642                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17042642                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5679150                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5679150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5679150                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5679150                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 367499187158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 367499187158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 367499187158                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 367499187158                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22721792                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22721792                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22721792                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22721792                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.249943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.249943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.249943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.249943                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64710.244871                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64710.244871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64710.244871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64710.244871                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6743199                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       322336                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           151185                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5658                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.602302                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.969954                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1219657                       # number of writebacks
system.cpu1.dcache.writebacks::total          1219657                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4428547                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4428547                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4428547                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4428547                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1250603                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1250603                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1250603                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1250603                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  88621203338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  88621203338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  88621203338                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  88621203338                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055040                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055040                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055040                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055040                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70862.778466                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70862.778466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70862.778466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70862.778466                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1219651                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16014127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16014127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5330705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5330705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 344805077500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 344805077500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21344832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21344832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.249742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.249742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64682.828538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64682.828538                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4146384                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4146384                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1184321                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1184321                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84264523000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84264523000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055485                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71150.070800                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71150.070800                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1028515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1028515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       348445                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       348445                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  22694109658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  22694109658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1376960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1376960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.253054                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.253054                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65129.675151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65129.675151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       282163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       282163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4356680338                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4356680338                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048136                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048136                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65729.464078                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65729.464078                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          947                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          947                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37681000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37681000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.019565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.019565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39789.862724                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39789.862724                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          242                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          242                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          705                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          705                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22401000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014565                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014565                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31774.468085                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31774.468085                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42823                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42823                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5248                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5248                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32907000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32907000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48071                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48071                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.109172                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.109172                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6270.388720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6270.388720                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27808000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27808000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.106759                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.106759                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5418.550273                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5418.550273                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       705500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       705500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       672500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       672500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1626                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1626                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    133774500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    133774500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4432                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4432                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.633123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.633123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 47674.447612                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 47674.447612                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    130968500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    130968500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.633123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.633123                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 46674.447612                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 46674.447612                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.387615                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18397675                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1242045                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.812406                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.387615                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46887414                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46887414                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70200044500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2572855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       815541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2225557                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5162777                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3267451                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25020                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10666                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35686                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           64                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           139646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          139646                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131157                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2441697                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          516                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          516                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       325716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3997522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3702863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8093850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13897088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168708672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2890624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156184256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341680640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8875011                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26553920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11550124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.205142                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.426091                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9287493     80.41%     80.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2155860     18.67%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 106752      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11550124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5380374026                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2021207210                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162976272                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1874650640                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34068611                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
