// Seed: 1956350274
module module_0 (
    output wand id_0
);
  always id_0 = ~|1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    output tri0 id_6,
    output wire id_7,
    output tri1 id_8,
    input tri0 id_9
);
  wire id_11;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wand id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri1 id_3
);
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
  wire id_5;
endmodule
