

================================================================
== Vivado HLS Report for 'convolution_kernel'
================================================================
* Date:           Wed Dec 18 02:03:13 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2d_pj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4505|  4505|  4505|  4505|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- L_Loop2  |  4503|  4503|         9|          5|          1|   900|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [conv2D.cpp:24]   --->   Operation 12 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [conv2D.cpp:24]   --->   Operation 13 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [conv2D.cpp:24]   --->   Operation 14 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [conv2D.cpp:24]   --->   Operation 15 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [conv2D.cpp:24]   --->   Operation 16 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [conv2D.cpp:24]   --->   Operation 17 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [conv2D.cpp:24]   --->   Operation 18 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [conv2D.cpp:24]   --->   Operation 19 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [conv2D.cpp:24]   --->   Operation 20 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader4" [conv2D.cpp:18]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.61>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit.loopexit ]"   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.loopexit.loopexit ]" [conv2D.cpp:27]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_1, %.loopexit.loopexit ]"   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -124"   --->   Operation 25 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 26 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Operation 27 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.loopexit.loopexit"   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %j, -2" [conv2D.cpp:19]   --->   Operation 29 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %exitcond, i5 0, i5 %j" [conv2D.cpp:19]   --->   Operation 30 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%i_s = add i5 %i, 1" [conv2D.cpp:24]   --->   Operation 31 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i5 %i_s, i5 %i" [conv2D.cpp:27]   --->   Operation 32 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_mid2)" [conv2D.cpp:27]   --->   Operation 33 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %tmp_2 to i64" [conv2D.cpp:24]   --->   Operation 34 'zext' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_8" [conv2D.cpp:24]   --->   Operation 35 'getelementptr' 'buffer_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%buffer_load = load i32* %buffer_addr, align 4" [conv2D.cpp:24]   --->   Operation 36 'load' 'buffer_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.cpp:24]   --->   Operation 37 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_mid2, 1" [conv2D.cpp:24]   --->   Operation 38 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %j_1)" [conv2D.cpp:27]   --->   Operation 39 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_12 = zext i10 %tmp_11 to i64" [conv2D.cpp:24]   --->   Operation 40 'zext' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_12" [conv2D.cpp:24]   --->   Operation 41 'getelementptr' 'buffer_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%buffer_load_1 = load i32* %buffer_addr_1, align 4" [conv2D.cpp:24]   --->   Operation 42 'load' 'buffer_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.cpp:24]   --->   Operation 43 'load' 'kernel_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 3 <SV = 2> <Delay = 6.24>
ST_3 : Operation 44 [1/1] (1.78ns)   --->   "%i_1_mid1 = add i5 %i, 2" [conv2D.cpp:24]   --->   Operation 44 'add' 'i_1_mid1' <Predicate = (!exitcond_flatten & exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.21ns)   --->   "%p_v = select i1 %exitcond, i5 %i_1_mid1, i5 %i_s" [conv2D.cpp:24]   --->   Operation 45 'select' 'p_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_2_mid2_v)   --->   "%tmp_1_2_mid2_v_v_cas = select i1 %exitcond, i5 3, i5 2" [conv2D.cpp:24]   --->   Operation 46 'select' 'tmp_1_2_mid2_v_v_cas' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.78ns) (out node of the LUT)   --->   "%tmp_1_2_mid2_v = add i5 %i, %tmp_1_2_mid2_v_v_cas" [conv2D.cpp:24]   --->   Operation 47 'add' 'tmp_1_2_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_mid2)" [conv2D.cpp:24]   --->   Operation 48 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = zext i10 %tmp_4 to i64" [conv2D.cpp:24]   --->   Operation 49 'zext' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_9" [conv2D.cpp:24]   --->   Operation 50 'getelementptr' 'buffer_addr_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%buffer_load = load i32* %buffer_addr, align 4" [conv2D.cpp:24]   --->   Operation 51 'load' 'buffer_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.cpp:24]   --->   Operation 52 'load' 'kernel_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%buffer_load_1 = load i32* %buffer_addr_1, align 4" [conv2D.cpp:24]   --->   Operation 53 'load' 'buffer_load_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.cpp:24]   --->   Operation 54 'load' 'kernel_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 55 [1/1] (1.78ns)   --->   "%tmp_3_0_2 = add i5 %j_mid2, 2" [conv2D.cpp:24]   --->   Operation 55 'add' 'tmp_3_0_2' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 %tmp_3_0_2)" [conv2D.cpp:27]   --->   Operation 56 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_17 = zext i10 %tmp_21 to i64" [conv2D.cpp:24]   --->   Operation 57 'zext' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%buffer_addr_2 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_17" [conv2D.cpp:24]   --->   Operation 58 'getelementptr' 'buffer_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%buffer_load_2 = load i32* %buffer_addr_2, align 4" [conv2D.cpp:24]   --->   Operation 59 'load' 'buffer_load_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 60 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.cpp:24]   --->   Operation 60 'load' 'kernel_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%buffer_load_3 = load i32* %buffer_addr_3, align 4" [conv2D.cpp:24]   --->   Operation 61 'load' 'buffer_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.cpp:24]   --->   Operation 62 'load' 'kernel_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 63 [1/1] (8.51ns)   --->   "%tmp_6 = mul nsw i32 %kernel_load, %buffer_load" [conv2D.cpp:24]   --->   Operation 63 'mul' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %j_1)" [conv2D.cpp:24]   --->   Operation 64 'bitconcatenate' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_14 = zext i10 %tmp_13 to i64" [conv2D.cpp:24]   --->   Operation 65 'zext' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_addr_4 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_14" [conv2D.cpp:24]   --->   Operation 66 'getelementptr' 'buffer_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (8.51ns)   --->   "%tmp_6_0_1 = mul nsw i32 %kernel_load_1, %buffer_load_1" [conv2D.cpp:24]   --->   Operation 67 'mul' 'tmp_6_0_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %p_v, i5 %tmp_3_0_2)" [conv2D.cpp:24]   --->   Operation 68 'bitconcatenate' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_18 = zext i10 %tmp_22 to i64" [conv2D.cpp:24]   --->   Operation 69 'zext' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_addr_5 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_18" [conv2D.cpp:24]   --->   Operation 70 'getelementptr' 'buffer_addr_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%buffer_load_2 = load i32* %buffer_addr_2, align 4" [conv2D.cpp:24]   --->   Operation 71 'load' 'buffer_load_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 72 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.cpp:24]   --->   Operation 72 'load' 'kernel_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%buffer_load_3 = load i32* %buffer_addr_3, align 4" [conv2D.cpp:24]   --->   Operation 73 'load' 'buffer_load_3' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 74 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.cpp:24]   --->   Operation 74 'load' 'kernel_load_3' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%buffer_load_4 = load i32* %buffer_addr_4, align 4" [conv2D.cpp:24]   --->   Operation 75 'load' 'buffer_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 76 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.cpp:24]   --->   Operation 76 'load' 'kernel_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%buffer_load_5 = load i32* %buffer_addr_5, align 4" [conv2D.cpp:24]   --->   Operation 77 'load' 'buffer_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.cpp:24]   --->   Operation 78 'load' 'kernel_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %j_mid2)" [conv2D.cpp:24]   --->   Operation 79 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7 = zext i10 %tmp_s to i64" [conv2D.cpp:24]   --->   Operation 80 'zext' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%buffer_addr_6 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_7" [conv2D.cpp:24]   --->   Operation 81 'getelementptr' 'buffer_addr_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %j_1)" [conv2D.cpp:24]   --->   Operation 82 'bitconcatenate' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_16 = zext i10 %tmp_15 to i64" [conv2D.cpp:24]   --->   Operation 83 'zext' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%buffer_addr_7 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_16" [conv2D.cpp:24]   --->   Operation 84 'getelementptr' 'buffer_addr_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (8.51ns)   --->   "%tmp_6_0_2 = mul nsw i32 %kernel_load_2, %buffer_load_2" [conv2D.cpp:24]   --->   Operation 85 'mul' 'tmp_6_0_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (8.51ns)   --->   "%tmp_6_1 = mul nsw i32 %kernel_load_3, %buffer_load_3" [conv2D.cpp:24]   --->   Operation 86 'mul' 'tmp_6_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/2] (3.25ns)   --->   "%buffer_load_4 = load i32* %buffer_addr_4, align 4" [conv2D.cpp:24]   --->   Operation 87 'load' 'buffer_load_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 88 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.cpp:24]   --->   Operation 88 'load' 'kernel_load_4' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%buffer_load_5 = load i32* %buffer_addr_5, align 4" [conv2D.cpp:24]   --->   Operation 89 'load' 'buffer_load_5' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 90 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.cpp:24]   --->   Operation 90 'load' 'kernel_load_5' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 91 [2/2] (3.25ns)   --->   "%buffer_load_6 = load i32* %buffer_addr_6, align 4" [conv2D.cpp:24]   --->   Operation 91 'load' 'buffer_load_6' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 92 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.cpp:24]   --->   Operation 92 'load' 'kernel_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%buffer_load_7 = load i32* %buffer_addr_7, align 4" [conv2D.cpp:24]   --->   Operation 93 'load' 'buffer_load_7' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 94 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.cpp:24]   --->   Operation 94 'load' 'kernel_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 95 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_6_0_1, %tmp_6" [conv2D.cpp:24]   --->   Operation 95 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_2_mid2_v, i5 %tmp_3_0_2)" [conv2D.cpp:24]   --->   Operation 96 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_20 = zext i10 %tmp_19 to i64" [conv2D.cpp:24]   --->   Operation 97 'zext' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%buffer_addr_8 = getelementptr [1024 x i32]* %buffer_r, i64 0, i64 %tmp_20" [conv2D.cpp:24]   --->   Operation 98 'getelementptr' 'buffer_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (8.51ns)   --->   "%tmp_6_1_1 = mul nsw i32 %kernel_load_4, %buffer_load_4" [conv2D.cpp:24]   --->   Operation 99 'mul' 'tmp_6_1_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (8.51ns)   --->   "%tmp_6_1_2 = mul nsw i32 %kernel_load_5, %buffer_load_5" [conv2D.cpp:24]   --->   Operation 100 'mul' 'tmp_6_1_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/2] (3.25ns)   --->   "%buffer_load_6 = load i32* %buffer_addr_6, align 4" [conv2D.cpp:24]   --->   Operation 101 'load' 'buffer_load_6' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 102 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.cpp:24]   --->   Operation 102 'load' 'kernel_load_6' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 103 [1/2] (3.25ns)   --->   "%buffer_load_7 = load i32* %buffer_addr_7, align 4" [conv2D.cpp:24]   --->   Operation 103 'load' 'buffer_load_7' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 104 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.cpp:24]   --->   Operation 104 'load' 'kernel_load_7' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 105 [2/2] (3.25ns)   --->   "%buffer_load_8 = load i32* %buffer_addr_8, align 4" [conv2D.cpp:24]   --->   Operation 105 'load' 'buffer_load_8' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 106 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.cpp:24]   --->   Operation 106 'load' 'kernel_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_6_1, %tmp_6_0_2" [conv2D.cpp:24]   --->   Operation 107 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp2, %tmp3" [conv2D.cpp:24]   --->   Operation 108 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 109 [1/1] (8.51ns)   --->   "%tmp_6_2 = mul nsw i32 %kernel_load_6, %buffer_load_6" [conv2D.cpp:24]   --->   Operation 109 'mul' 'tmp_6_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (8.51ns)   --->   "%tmp_6_2_1 = mul nsw i32 %kernel_load_7, %buffer_load_7" [conv2D.cpp:24]   --->   Operation 110 'mul' 'tmp_6_2_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/2] (3.25ns)   --->   "%buffer_load_8 = load i32* %buffer_addr_8, align 4" [conv2D.cpp:24]   --->   Operation 111 'load' 'buffer_load_8' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 112 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.cpp:24]   --->   Operation 112 'load' 'kernel_load_8' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 113 [1/1] (2.55ns)   --->   "%tmp5 = add i32 %tmp_6_1_2, %tmp_6_1_1" [conv2D.cpp:24]   --->   Operation 113 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 114 [1/1] (8.51ns)   --->   "%tmp_6_2_2 = mul nsw i32 %kernel_load_8, %buffer_load_8" [conv2D.cpp:24]   --->   Operation 114 'mul' 'tmp_6_2_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.74>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp_6_2_2, %tmp_6_2_1" [conv2D.cpp:24]   --->   Operation 115 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 116 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp_6_2, %tmp7" [conv2D.cpp:24]   --->   Operation 116 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp5, %tmp6" [conv2D.cpp:24]   --->   Operation 117 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 118 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2 = add nsw i32 %tmp1, %tmp4" [conv2D.cpp:24]   --->   Operation 118 'add' 'sum_2_2_2' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Loop2_str)"   --->   Operation 119 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 0)" [conv2D.cpp:27]   --->   Operation 120 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp to i11" [conv2D.cpp:27]   --->   Operation 121 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)" [conv2D.cpp:27]   --->   Operation 122 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_1 to i11" [conv2D.cpp:27]   --->   Operation 123 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_5 = sub i11 %p_shl_cast, %p_shl1_cast" [conv2D.cpp:27]   --->   Operation 124 'sub' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [conv2D.cpp:19]   --->   Operation 125 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)" [conv2D.cpp:19]   --->   Operation 126 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.cpp:20]   --->   Operation 127 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i5 %j_mid2 to i11" [conv2D.cpp:24]   --->   Operation 128 'zext' 'tmp_4_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_10 = add i11 %tmp_5, %tmp_4_cast" [conv2D.cpp:27]   --->   Operation 129 'add' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i11 %tmp_10 to i64" [conv2D.cpp:27]   --->   Operation 130 'zext' 'tmp_12_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [900 x i32]* %output_r, i64 0, i64 %tmp_12_cast" [conv2D.cpp:27]   --->   Operation 131 'getelementptr' 'output_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (3.25ns)   --->   "store i32 %sum_2_2_2, i32* %output_addr, align 4" [conv2D.cpp:27]   --->   Operation 132 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_3)" [conv2D.cpp:28]   --->   Operation 133 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader4" [conv2D.cpp:19]   --->   Operation 134 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [conv2D.cpp:30]   --->   Operation 135 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_addr          (getelementptr    ) [ 001111111110]
kernel_addr_1        (getelementptr    ) [ 001111111110]
kernel_addr_2        (getelementptr    ) [ 001111111110]
kernel_addr_3        (getelementptr    ) [ 001111111110]
kernel_addr_4        (getelementptr    ) [ 001111111110]
kernel_addr_5        (getelementptr    ) [ 001111111110]
kernel_addr_6        (getelementptr    ) [ 001111111110]
kernel_addr_7        (getelementptr    ) [ 001111111110]
kernel_addr_8        (getelementptr    ) [ 001111111110]
StgValue_21          (br               ) [ 011111111110]
indvar_flatten       (phi              ) [ 001000000000]
i                    (phi              ) [ 001100000000]
j                    (phi              ) [ 001000000000]
exitcond_flatten     (icmp             ) [ 001111111110]
empty_3              (speclooptripcount) [ 000000000000]
indvar_flatten_next  (add              ) [ 011111111110]
StgValue_28          (br               ) [ 000000000000]
exitcond             (icmp             ) [ 000100000000]
j_mid2               (select           ) [ 001111111110]
i_s                  (add              ) [ 000100000000]
tmp_mid2_v           (select           ) [ 011111111110]
tmp_2                (bitconcatenate   ) [ 000000000000]
tmp_8                (zext             ) [ 000000000000]
buffer_addr          (getelementptr    ) [ 000100000000]
j_1                  (add              ) [ 011111111110]
tmp_11               (bitconcatenate   ) [ 000000000000]
tmp_12               (zext             ) [ 000000000000]
buffer_addr_1        (getelementptr    ) [ 000100000000]
i_1_mid1             (add              ) [ 000000000000]
p_v                  (select           ) [ 000010000000]
tmp_1_2_mid2_v_v_cas (select           ) [ 000000000000]
tmp_1_2_mid2_v       (add              ) [ 000011100000]
tmp_4                (bitconcatenate   ) [ 000000000000]
tmp_9                (zext             ) [ 000000000000]
buffer_addr_3        (getelementptr    ) [ 000010000000]
buffer_load          (load             ) [ 000010000000]
kernel_load          (load             ) [ 000010000000]
buffer_load_1        (load             ) [ 000010000000]
kernel_load_1        (load             ) [ 000010000000]
tmp_3_0_2            (add              ) [ 000011100000]
tmp_21               (bitconcatenate   ) [ 000000000000]
tmp_17               (zext             ) [ 000000000000]
buffer_addr_2        (getelementptr    ) [ 000010000000]
tmp_6                (mul              ) [ 000001000000]
tmp_13               (bitconcatenate   ) [ 000000000000]
tmp_14               (zext             ) [ 000000000000]
buffer_addr_4        (getelementptr    ) [ 000001000000]
tmp_6_0_1            (mul              ) [ 000001000000]
tmp_22               (bitconcatenate   ) [ 000000000000]
tmp_18               (zext             ) [ 000000000000]
buffer_addr_5        (getelementptr    ) [ 000001000000]
buffer_load_2        (load             ) [ 000001000000]
kernel_load_2        (load             ) [ 000001000000]
buffer_load_3        (load             ) [ 000001000000]
kernel_load_3        (load             ) [ 000001000000]
tmp_s                (bitconcatenate   ) [ 000000000000]
tmp_7                (zext             ) [ 000000000000]
buffer_addr_6        (getelementptr    ) [ 000000100000]
tmp_15               (bitconcatenate   ) [ 000000000000]
tmp_16               (zext             ) [ 000000000000]
buffer_addr_7        (getelementptr    ) [ 000000100000]
tmp_6_0_2            (mul              ) [ 000000100000]
tmp_6_1              (mul              ) [ 000000100000]
buffer_load_4        (load             ) [ 000000100000]
kernel_load_4        (load             ) [ 000000100000]
buffer_load_5        (load             ) [ 000000100000]
kernel_load_5        (load             ) [ 000000100000]
tmp2                 (add              ) [ 000000100000]
tmp_19               (bitconcatenate   ) [ 000000000000]
tmp_20               (zext             ) [ 000000000000]
buffer_addr_8        (getelementptr    ) [ 001000010000]
tmp_6_1_1            (mul              ) [ 001000010000]
tmp_6_1_2            (mul              ) [ 001000010000]
buffer_load_6        (load             ) [ 001000010000]
kernel_load_6        (load             ) [ 001000010000]
buffer_load_7        (load             ) [ 001000010000]
kernel_load_7        (load             ) [ 001000010000]
tmp3                 (add              ) [ 000000000000]
tmp1                 (add              ) [ 001110011100]
tmp_6_2              (mul              ) [ 000110001100]
tmp_6_2_1            (mul              ) [ 000110001100]
buffer_load_8        (load             ) [ 000100001000]
kernel_load_8        (load             ) [ 000100001000]
tmp5                 (add              ) [ 000110001100]
tmp_6_2_2            (mul              ) [ 000010000100]
tmp7                 (add              ) [ 000000000000]
tmp6                 (add              ) [ 000000000000]
tmp4                 (add              ) [ 000000000000]
sum_2_2_2            (add              ) [ 000001000010]
StgValue_119         (specloopname     ) [ 000000000000]
tmp                  (bitconcatenate   ) [ 000000000000]
p_shl_cast           (zext             ) [ 000000000000]
tmp_1                (bitconcatenate   ) [ 000000000000]
p_shl1_cast          (zext             ) [ 000000000000]
tmp_5                (sub              ) [ 000000000000]
StgValue_125         (specloopname     ) [ 000000000000]
tmp_3                (specregionbegin  ) [ 000000000000]
StgValue_127         (specpipeline     ) [ 000000000000]
tmp_4_cast           (zext             ) [ 000000000000]
tmp_10               (add              ) [ 000000000000]
tmp_12_cast          (zext             ) [ 000000000000]
output_addr          (getelementptr    ) [ 000000000000]
StgValue_132         (store            ) [ 000000000000]
empty                (specregionend    ) [ 000000000000]
StgValue_134         (br               ) [ 011111111110]
StgValue_135         (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_Loop2_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="kernel_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="kernel_addr_3_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="kernel_addr_4_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_addr_5_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_addr_6_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="kernel_addr_7_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kernel_addr_8_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buffer_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="0"/>
<pin id="167" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
<pin id="170" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_load/2 buffer_load_1/2 buffer_load_2/3 buffer_load_3/3 buffer_load_4/4 buffer_load_5/4 buffer_load_6/5 buffer_load_7/5 buffer_load_8/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="1"/>
<pin id="172" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
<pin id="175" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/2 kernel_load_2/3 kernel_load_3/3 kernel_load_4/4 kernel_load_5/4 kernel_load_6/5 kernel_load_7/5 kernel_load_8/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buffer_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buffer_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="0"/>
<pin id="180" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="buffer_addr_2_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_2/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buffer_addr_4_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_4/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="buffer_addr_5_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_5/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="buffer_addr_6_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_6/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="buffer_addr_7_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_7/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="buffer_addr_8_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_8/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="output_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="StgValue_132_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/10 "/>
</bind>
</comp>

<comp id="245" class="1005" name="indvar_flatten_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="1"/>
<pin id="247" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="indvar_flatten_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="1"/>
<pin id="258" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="j_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="1"/>
<pin id="270" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="j_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load buffer_load_2 buffer_load_4 buffer_load_6 buffer_load_8 "/>
</bind>
</comp>

<comp id="283" class="1005" name="reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_2 kernel_load_4 kernel_load_6 kernel_load_8 "/>
</bind>
</comp>

<comp id="287" class="1005" name="reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_1 buffer_load_3 buffer_load_5 buffer_load_7 "/>
</bind>
</comp>

<comp id="291" class="1005" name="reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_1 kernel_load_3 kernel_load_5 kernel_load_7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/4 tmp_6_0_2/5 tmp_6_1_1/6 tmp_6_2/7 tmp_6_2_2/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6_0_1/4 tmp_6_1/5 tmp_6_1_2/6 tmp_6_2_1/7 "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 tmp_6_0_2 tmp_6_1_1 tmp_6_2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_0_1 tmp_6_1 tmp_6_1_2 tmp_6_2_1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 tmp5/7 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 tmp5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="exitcond_flatten_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="indvar_flatten_next_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="exitcond_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="j_mid2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_mid2_v_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="0" index="2" bw="5" slack="0"/>
<pin id="361" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_8_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="j_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_11_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_12_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_1_mid1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_mid1/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_v_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="1"/>
<pin id="407" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_1_2_mid2_v_v_cas_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_2_mid2_v_v_cas/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_1_2_mid2_v_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="1"/>
<pin id="418" dir="0" index="1" bw="3" slack="0"/>
<pin id="419" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_2_mid2_v/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="0"/>
<pin id="425" dir="0" index="2" bw="5" slack="1"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_9_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="10" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_3_0_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="1"/>
<pin id="436" dir="0" index="1" bw="3" slack="0"/>
<pin id="437" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_0_2/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_21_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="1"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_17_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_13_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="1"/>
<pin id="454" dir="0" index="2" bw="5" slack="2"/>
<pin id="455" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_14_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_22_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="1"/>
<pin id="465" dir="0" index="2" bw="5" slack="1"/>
<pin id="466" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_18_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_s_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="2"/>
<pin id="476" dir="0" index="2" bw="5" slack="3"/>
<pin id="477" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_15_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="2"/>
<pin id="487" dir="0" index="2" bw="5" slack="3"/>
<pin id="488" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_16_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_19_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="3"/>
<pin id="498" dir="0" index="2" bw="5" slack="3"/>
<pin id="499" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_20_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp7_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="2"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp6_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="2"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="2"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sum_2_2_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="3"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2_2_2/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="0" index="1" bw="5" slack="8"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_shl_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="0"/>
<pin id="553" dir="0" index="1" bw="5" slack="8"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_shl1_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_5_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="0"/>
<pin id="564" dir="0" index="1" bw="6" slack="0"/>
<pin id="565" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_4_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="8"/>
<pin id="570" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_10_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="0" index="1" bw="5" slack="0"/>
<pin id="574" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_12_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/10 "/>
</bind>
</comp>

<comp id="582" class="1005" name="kernel_addr_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="1"/>
<pin id="584" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="587" class="1005" name="kernel_addr_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="1"/>
<pin id="589" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="kernel_addr_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="2"/>
<pin id="594" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="kernel_addr_3_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="2"/>
<pin id="599" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="kernel_addr_4_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="3"/>
<pin id="604" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="607" class="1005" name="kernel_addr_5_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="3"/>
<pin id="609" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="612" class="1005" name="kernel_addr_6_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="4"/>
<pin id="614" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="617" class="1005" name="kernel_addr_7_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="4"/>
<pin id="619" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="622" class="1005" name="kernel_addr_8_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="5"/>
<pin id="624" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="627" class="1005" name="exitcond_flatten_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="631" class="1005" name="indvar_flatten_next_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="0"/>
<pin id="633" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="636" class="1005" name="exitcond_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="642" class="1005" name="j_mid2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="1"/>
<pin id="644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="i_s_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="1"/>
<pin id="652" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_mid2_v_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="663" class="1005" name="buffer_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="1"/>
<pin id="665" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="j_1_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="buffer_addr_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="1"/>
<pin id="677" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="p_v_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="1"/>
<pin id="682" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_v "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_1_2_mid2_v_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="2"/>
<pin id="688" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2_mid2_v "/>
</bind>
</comp>

<comp id="693" class="1005" name="buffer_addr_3_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="1"/>
<pin id="695" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_3_0_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="1"/>
<pin id="700" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="buffer_addr_2_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="1"/>
<pin id="706" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="buffer_addr_4_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="1"/>
<pin id="711" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_4 "/>
</bind>
</comp>

<comp id="714" class="1005" name="buffer_addr_5_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="1"/>
<pin id="716" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_5 "/>
</bind>
</comp>

<comp id="719" class="1005" name="buffer_addr_6_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="1"/>
<pin id="721" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_6 "/>
</bind>
</comp>

<comp id="724" class="1005" name="buffer_addr_7_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="1"/>
<pin id="726" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_7 "/>
</bind>
</comp>

<comp id="729" class="1005" name="buffer_addr_8_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="1"/>
<pin id="731" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_8 "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp1_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="3"/>
<pin id="736" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_6_2_2_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_2_2 "/>
</bind>
</comp>

<comp id="744" class="1005" name="sum_2_2_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2_2_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="191"><net_src comp="176" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="192" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="208" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="149" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="155" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="149" pin="7"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="155" pin="7"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="283" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="279" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="291" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="287" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="295" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="301" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="307" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="249" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="249" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="272" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="272" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="260" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="38" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="337" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="260" pin="4"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="357" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="343" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="382"><net_src comp="343" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="357" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="401"><net_src comp="256" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="256" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="403" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="40" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="451" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="462" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="473" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="489"><net_src comp="40" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="484" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="500"><net_src comp="40" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="495" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="510"><net_src comp="311" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="307" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="321" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="311" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="307" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="321" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="26" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="52" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="547" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="575"><net_src comp="562" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="585"><net_src comp="70" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="590"><net_src comp="78" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="595"><net_src comp="86" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="600"><net_src comp="94" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="605"><net_src comp="102" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="610"><net_src comp="110" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="615"><net_src comp="118" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="620"><net_src comp="126" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="625"><net_src comp="134" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="630"><net_src comp="325" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="331" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="639"><net_src comp="337" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="645"><net_src comp="343" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="653"><net_src comp="351" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="658"><net_src comp="357" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="666"><net_src comp="142" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="671"><net_src comp="378" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="678"><net_src comp="160" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="683"><net_src comp="403" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="689"><net_src comp="416" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="696"><net_src comp="176" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="701"><net_src comp="434" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="707"><net_src comp="183" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="712"><net_src comp="192" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="717"><net_src comp="199" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="722"><net_src comp="208" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="727"><net_src comp="215" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="732"><net_src comp="224" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="737"><net_src comp="512" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="742"><net_src comp="295" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="747"><net_src comp="535" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="239" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 }
 - Input state : 
	Port: convolution_kernel : buffer_r | {2 3 4 5 6 7 }
	Port: convolution_kernel : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_28 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		tmp_mid2_v : 2
		tmp_2 : 3
		tmp_8 : 4
		buffer_addr : 5
		buffer_load : 6
		j_1 : 3
		tmp_11 : 4
		tmp_12 : 5
		buffer_addr_1 : 6
		buffer_load_1 : 7
	State 3
		p_v : 1
		tmp_1_2_mid2_v : 1
		tmp_4 : 2
		tmp_9 : 3
		buffer_addr_3 : 4
		tmp_21 : 1
		tmp_17 : 2
		buffer_addr_2 : 3
		buffer_load_2 : 4
		buffer_load_3 : 5
	State 4
		tmp_14 : 1
		buffer_addr_4 : 2
		tmp_18 : 1
		buffer_addr_5 : 2
		buffer_load_4 : 3
		buffer_load_5 : 3
	State 5
		tmp_7 : 1
		buffer_addr_6 : 2
		tmp_16 : 1
		buffer_addr_7 : 2
		buffer_load_6 : 3
		buffer_load_7 : 3
	State 6
		tmp_20 : 1
		buffer_addr_8 : 2
		buffer_load_8 : 3
		tmp1 : 1
	State 7
	State 8
	State 9
		tmp6 : 1
		tmp4 : 2
		sum_2_2_2 : 3
	State 10
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_5 : 2
		tmp_10 : 3
		tmp_12_cast : 4
		output_addr : 5
		StgValue_132 : 6
		empty : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_315         |    0    |    0    |    39   |
|          |  indvar_flatten_next_fu_331 |    0    |    0    |    14   |
|          |          i_s_fu_351         |    0    |    0    |    15   |
|          |          j_1_fu_378         |    0    |    0    |    15   |
|          |       i_1_mid1_fu_397       |    0    |    0    |    15   |
|          |    tmp_1_2_mid2_v_fu_416    |    0    |    0    |    15   |
|    add   |       tmp_3_0_2_fu_434      |    0    |    0    |    15   |
|          |         tmp3_fu_506         |    0    |    0    |    32   |
|          |         tmp1_fu_512         |    0    |    0    |    32   |
|          |         tmp7_fu_518         |    0    |    0    |    32   |
|          |         tmp6_fu_523         |    0    |    0    |    32   |
|          |         tmp4_fu_529         |    0    |    0    |    32   |
|          |       sum_2_2_2_fu_535      |    0    |    0    |    32   |
|          |        tmp_10_fu_571        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_295         |    3    |    0    |    20   |
|          |          grp_fu_301         |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |         tmp_5_fu_562        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_325   |    0    |    0    |    13   |
|          |       exitcond_fu_337       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        j_mid2_fu_343        |    0    |    0    |    5    |
|  select  |      tmp_mid2_v_fu_357      |    0    |    0    |    5    |
|          |          p_v_fu_403         |    0    |    0    |    5    |
|          | tmp_1_2_mid2_v_v_cas_fu_409 |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_365        |    0    |    0    |    0    |
|          |        tmp_11_fu_384        |    0    |    0    |    0    |
|          |         tmp_4_fu_422        |    0    |    0    |    0    |
|          |        tmp_21_fu_439        |    0    |    0    |    0    |
|          |        tmp_13_fu_451        |    0    |    0    |    0    |
|bitconcatenate|        tmp_22_fu_462        |    0    |    0    |    0    |
|          |         tmp_s_fu_473        |    0    |    0    |    0    |
|          |        tmp_15_fu_484        |    0    |    0    |    0    |
|          |        tmp_19_fu_495        |    0    |    0    |    0    |
|          |          tmp_fu_540         |    0    |    0    |    0    |
|          |         tmp_1_fu_551        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_373        |    0    |    0    |    0    |
|          |        tmp_12_fu_392        |    0    |    0    |    0    |
|          |         tmp_9_fu_429        |    0    |    0    |    0    |
|          |        tmp_17_fu_446        |    0    |    0    |    0    |
|          |        tmp_14_fu_457        |    0    |    0    |    0    |
|          |        tmp_18_fu_468        |    0    |    0    |    0    |
|   zext   |         tmp_7_fu_479        |    0    |    0    |    0    |
|          |        tmp_16_fu_490        |    0    |    0    |    0    |
|          |        tmp_20_fu_501        |    0    |    0    |    0    |
|          |      p_shl_cast_fu_547      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_558     |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_568      |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_577     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   466   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   buffer_addr_1_reg_675   |   10   |
|   buffer_addr_2_reg_704   |   10   |
|   buffer_addr_3_reg_693   |   10   |
|   buffer_addr_4_reg_709   |   10   |
|   buffer_addr_5_reg_714   |   10   |
|   buffer_addr_6_reg_719   |   10   |
|   buffer_addr_7_reg_724   |   10   |
|   buffer_addr_8_reg_729   |   10   |
|    buffer_addr_reg_663    |   10   |
|  exitcond_flatten_reg_627 |    1   |
|      exitcond_reg_636     |    1   |
|         i_reg_256         |    5   |
|        i_s_reg_650        |    5   |
|indvar_flatten_next_reg_631|   10   |
|   indvar_flatten_reg_245  |   10   |
|        j_1_reg_668        |    5   |
|       j_mid2_reg_642      |    5   |
|         j_reg_268         |    5   |
|   kernel_addr_1_reg_587   |    4   |
|   kernel_addr_2_reg_592   |    4   |
|   kernel_addr_3_reg_597   |    4   |
|   kernel_addr_4_reg_602   |    4   |
|   kernel_addr_5_reg_607   |    4   |
|   kernel_addr_6_reg_612   |    4   |
|   kernel_addr_7_reg_617   |    4   |
|   kernel_addr_8_reg_622   |    4   |
|    kernel_addr_reg_582    |    4   |
|        p_v_reg_680        |    5   |
|          reg_279          |   32   |
|          reg_283          |   32   |
|          reg_287          |   32   |
|          reg_291          |   32   |
|          reg_307          |   32   |
|          reg_311          |   32   |
|          reg_321          |   32   |
|     sum_2_2_2_reg_744     |   32   |
|        tmp1_reg_734       |   32   |
|   tmp_1_2_mid2_v_reg_686  |    5   |
|     tmp_3_0_2_reg_698     |    5   |
|     tmp_6_2_2_reg_739     |   32   |
|     tmp_mid2_v_reg_655    |    5   |
+---------------------------+--------+
|           Total           |   513  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_149 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_155 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_155 |  p2  |   4  |   0  |    0   ||    21   |
|     i_reg_256     |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   130  || 9.58795 ||   145   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   145  |
|  Register |    -   |    -   |   513  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    9   |   513  |   611  |
+-----------+--------+--------+--------+--------+
