// Seed: 3103972478
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    output tri id_10,
    output supply0 id_11,
    input tri0 id_12,
    output wor id_13,
    input wor id_14,
    input supply0 id_15
);
  assign id_5 = id_9;
  wire  id_17;
  logic id_18;
  ;
  assign id_11 = id_18;
  wire id_19;
  ;
endmodule
module module_1 (
    output tri  id_0
    , id_3,
    input  wand id_1
);
  logic id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
