// Seed: 2784880750
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  assign id_3 = 1;
  type_0 id_4 (
      .id_0(id_2),
      .id_1(id_3)
  );
  logic id_5;
  wor   id_7 = id_7[1];
  assign id_3 = 1'b0;
endmodule
