0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/hasaki/Desktop/CPU_design/design/ID.v,1715246698,verilog,,C:/Users/hasaki/Desktop/CPU_design/design/Mem.v,C:/Users/hasaki/Desktop/CPU_design/design/defines.v,ID,,,../../../../,,,,,
C:/Users/hasaki/Desktop/CPU_design/design/Mem.v,1715179636,verilog,,C:/Users/hasaki/Desktop/CPU_design/design/PC.v,C:/Users/hasaki/Desktop/CPU_design/design/defines.v,Mem,,,../../../../,,,,,
C:/Users/hasaki/Desktop/CPU_design/design/PC.v,1715179944,verilog,,C:/Users/hasaki/Desktop/CPU_design/design/RegFile.v,C:/Users/hasaki/Desktop/CPU_design/design/defines.v,pc_reg,,,../../../../,,,,,
C:/Users/hasaki/Desktop/CPU_design/design/RegFile.v,1715245580,verilog,,C:/Users/hasaki/Desktop/CPU_design/design/test_frame.v,,RegFile,,,../../../../,,,,,
C:/Users/hasaki/Desktop/CPU_design/design/defines.v,1715173874,verilog,,,,,,,,,,,,
C:/Users/hasaki/Desktop/CPU_design/design/design.sim/sim_1/behav/xsim/glbl.v,1715172380,verilog,,,,glbl,,,,,,,,
C:/Users/hasaki/Desktop/CPU_design/design/design.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1715247314,verilog,,C:/Users/hasaki/Desktop/CPU_design/design/ID.v,,blk_mem_gen_0,,,../../../../,,,,,
C:/Users/hasaki/Desktop/CPU_design/design/test_clk.v,1715172380,verilog,,,,test_clk,,,../../../../,,,,,
C:/Users/hasaki/Desktop/CPU_design/design/test_frame.v,1715246719,verilog,,C:/Users/hasaki/Desktop/CPU_design/design/test_clk.v,,test_frame,,,../../../../,,,,,
