// Seed: 1037840864
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2
);
  tri0 id_4;
  assign module_1.id_0 = 0;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  wire id_8;
  tri id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
  wire id_13;
  wire id_14;
  wor  id_15 = id_11 & (id_6 === id_10);
  assign id_15 = 1 / id_2;
endmodule
