Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Fri Nov 10 18:02:01 2023


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                           
+-----------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_8_16bit.v                                                
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/i2c_com.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/iic_dri.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms72xx_ctl.v                                                  
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7200_ctl.v                                                  
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ms7210_ctl.v                                                  
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/power_on_delay.v                                              
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_buf.v                                                      
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_ctrl.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/reg_config.v                                                  
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/sync_vg.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_buf.v                                                      
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cmd_trans.v                                                
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_ctrl.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_rd_ctrl_top.v                                              
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl.v                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/HDMA_fifo_ctrl_top.v                                 
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_DDR3_WR.v                                        
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/PDS_HDMA/PDS_HDMA.v                                           
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/fram_buf.v                                                    
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/rgb_display.v                                
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_block_move.v                           
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/helai_color_move/video_timing_color.v                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_ddr_ov5640_top.v                                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_cell.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_cell.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pattern_vg.v                                                  
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/hdmi_in.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/btn_deb_fix.v                                                 
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/key_ctl.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/osd_display.v                                                 
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/cmos_mix.v                                                    
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/median_filter.v                                               
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/mat_3x3.v                                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/arp_cache.v                                      
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/arp_mac_top.v                                    
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/arp_rx.v                                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/arp_tx.v                                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/crc32_gen.v                                      
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/eth_udp_test.v                                   
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/ethernet_test.v                                  
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/icmp.v                                           
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/ip_layer.v                                       
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/ip_rx.v                                          
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/ip_tx.v                                          
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/ip_tx_mode.v                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/mac_layer.v                                      
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/mac_rx.v                                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/mac_tx.v                                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/mac_tx_mode.v                                    
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/rgmii_interface.v                                
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/udp_ip_mac_top.v                                 
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/udp_layer.v                                      
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/udp_rx.v                                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/udp_rx_bac.v                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/rtl/udp_tx.v                                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/gamma.v                                                       
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/pll/pll.idf                                                   
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fram_buf/wr_fram_buf.idf                                   
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fram_buf/rd_fram_buf.idf                                   
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/wr_fifo/wr_fifo.idf                                           
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rd_fifo/rd_fifo.idf                                           
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/DDR3_50H/DDR3_50H.idf                                         
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/osd_rom/osd_rom.idf                                               
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/ipcore/icmp_rx_ram_8_256/icmp_rx_ram_8_256.idf       
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/ipcore/ref_clock/ref_clock.idf                       
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/ethernet/ipcore/udp_shift_register/udp_shift_register.idf     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rom_square/rom_square.idf                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/source/rtl/rom_sqrt/rom_sqrt.idf                                         
| Output     | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/compile/hdmi_ddr_ov5640_top_comp.adf                                     
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/compile/hdmi_ddr_ov5640_top.cmr                                          
|            | E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test/compile/cmr.db                                                           
+-----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: compile -include_path {E:/Verilog/pango_prj/HDMI_DDR3_OV5640_test} -top_module hdmi_ddr_ov5640_top
Peak memory: 281 MB
Total CPU time to compile completion : 0h:0m:7s
Process Total CPU time to compile completion : 0h:0m:7s
Total real time to compile completion : 0h:0m:19s
