{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z007sclg225-1",
      "gen_directory": "../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design",
      "name": "zynq_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "RISCVCOREZYNQ_0": "",
      "processing_system7_0": "",
      "registerIP_0": ""
    },
    "components": {
      "RISCVCOREZYNQ_0": {
        "vlnv": "xilinx.com:module_ref:RISCVCOREZYNQ:1.0",
        "ip_revision": "1",
        "xci_name": "zynq_design_RISCVCOREZYNQ_0_0",
        "xci_path": "ip\\zynq_design_RISCVCOREZYNQ_0_0\\zynq_design_RISCVCOREZYNQ_0_0.xci",
        "inst_hier_path": "RISCVCOREZYNQ_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RISCVCOREZYNQ",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I"
          },
          "resetbar": {
            "direction": "I"
          },
          "pc_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "instruction_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_write": {
            "direction": "O"
          },
          "rs1_addr": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "rs2_addr": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "rd_addr": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "write_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reg1_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg2_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mem_read": {
            "direction": "O"
          },
          "mem_write": {
            "direction": "O"
          },
          "mem_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "mem_write_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "mem_read_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "6",
        "xci_name": "zynq_design_processing_system7_0_0",
        "xci_path": "ip\\zynq_design_processing_system7_0_0\\zynq_design_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "registerIP_0": {
        "vlnv": "xilinx.com:user:registerIP:1.0",
        "ip_revision": "1",
        "xci_name": "zynq_design_registerIP_0_1",
        "xci_path": "ip\\zynq_design_registerIP_0_1\\zynq_design_registerIP_0_1.xci",
        "inst_hier_path": "registerIP_0"
      }
    }
  }
}