entity tb_nor is
end tb_nor

architecture testvec of tb_nor is
signal A_in, B_in: bit;
component nor_gate
PORT (a, b: IN BIT;
	c : OUT BIT );
end component

for u1: nor_gate use entity work.nor_gate(conditional);
begin
u1:nor_gate port map(A_in, B_in, C_out);

end testvec;