
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version H-2013.03-SP2 for RHEL64 -- Jun 03, 2013
               Copyright (c) 1988-2013 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
set search_path [concat "/usr/local/lib/hit18-lib/kyoto_lib/synopsys/" $search_path]
/usr/local/lib/hit18-lib/kyoto_lib/synopsys/ . /usr/synopsys/H-2013.03-SP2/libraries/syn /usr/synopsys/H-2013.03-SP2/minpower/syn /usr/synopsys/H-2013.03-SP2/dw/syn_ver /usr/synopsys/H-2013.03-SP2/dw/sim_ver
set LIB_MAX_FILE {HIT018.db}
HIT018.db
set link_library $LIB_MAX_FILE
HIT018.db
set target_library $LIB_MAX_FILE
HIT018.db
##read_verilog module
read_verilog ALU/ALU.v
Loading db file '/usr/local/lib/hit18-lib/kyoto_lib/synopsys/HIT018.db'
Loading db file '/usr/synopsys/H-2013.03-SP2/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/H-2013.03-SP2/libraries/syn/standard.sldb'
  Loading link library 'HIT018'
  Loading link library 'gtech'
Loading verilog file '/home/taichi/QU-making-processor-tai/ALU/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/ALU/ALU.v
Warning:  /home/taichi/QU-making-processor-tai/ALU/ALU.v:15: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/taichi/QU-making-processor-tai/ALU/ALU.v:17: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/taichi/QU-making-processor-tai/ALU/ALU.v:24: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 72 in file
	'/home/taichi/QU-making-processor-tai/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |     no/auto      |
===============================================

Statistics for case statements in always block at line 73 in file
	'/home/taichi/QU-making-processor-tai/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |     no/auto      |
===============================================
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/ALU/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_verilog ALU/extend.v
Loading verilog file '/home/taichi/QU-making-processor-tai/ALU/extend.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/ALU/extend.v

Statistics for case statements in always block at line 23 in file
	'/home/taichi/QU-making-processor-tai/ALU/extend.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/ALU/extend.db:extend'
Loaded 1 design.
Current design is 'extend'.
extend
read_verilog ALU/adder.v
Loading verilog file '/home/taichi/QU-making-processor-tai/ALU/adder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/ALU/adder.v
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/ALU/adder.db:adder'
Loaded 1 design.
Current design is 'adder'.
adder
read_verilog ALU/utype_alu.v
Loading verilog file '/home/taichi/QU-making-processor-tai/ALU/utype_alu.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/ALU/utype_alu.v
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/ALU/utype_alu.db:utype_alu'
Loaded 1 design.
Current design is 'utype_alu'.
utype_alu
read_verilog ALU/sgn_extend.v
Loading verilog file '/home/taichi/QU-making-processor-tai/ALU/sgn_extend.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/ALU/sgn_extend.v
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/ALU/sgn_extend.db:sgn_extend'
Loaded 1 design.
Current design is 'sgn_extend'.
sgn_extend
read_verilog ALU/rd2ext_4to0.v
Loading verilog file '/home/taichi/QU-making-processor-tai/ALU/rd2ext_4to0.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/ALU/rd2ext_4to0.v
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/ALU/rd2ext_4to0.db:rd2ext_4to0'
Loaded 1 design.
Current design is 'rd2ext_4to0'.
rd2ext_4to0
read_verilog multicycle_dp/hazard.v
Loading verilog file '/home/taichi/QU-making-processor-tai/multicycle_dp/hazard.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/multicycle_dp/hazard.v
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/multicycle_dp/hazard.db:hazard'
Loaded 1 design.
Current design is 'hazard'.
hazard
read_verilog multicycle_dp/mlt_ctrl_datapath.v
Loading verilog file '/home/taichi/QU-making-processor-tai/multicycle_dp/mlt_ctrl_datapath.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/multicycle_dp/mlt_ctrl_datapath.v
Warning:  /home/taichi/QU-making-processor-tai/multicycle_dp/mlt_ctrl_datapath.v:141: the undeclared symbol 'alu_src_D' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/multicycle_dp/ctrl_datapath.db:ctrl_datapath'
Loaded 1 design.
Current design is 'ctrl_datapath'.
ctrl_datapath
read_verilog multicycle_dp/mlt_dp_regs.v
Loading verilog file '/home/taichi/QU-making-processor-tai/multicycle_dp/mlt_dp_regs.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/multicycle_dp/mlt_dp_regs.v

Inferred memory devices in process
	in routine dp_reg line 16 in file
		'/home/taichi/QU-making-processor-tai/multicycle_dp/mlt_dp_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/multicycle_dp/dp_reg.db:dp_reg'
Loaded 1 design.
Current design is 'dp_reg'.
dp_reg
read_verilog multicycle_dp/mlt_top.v
Loading verilog file '/home/taichi/QU-making-processor-tai/multicycle_dp/mlt_top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/multicycle_dp/mlt_top.v

Inferred tri-state devices in process
	in routine mlt_top line 34 in file
		'/home/taichi/QU-making-processor-tai/multicycle_dp/mlt_top.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|    DDT_tri    | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/multicycle_dp/mlt_top.db:mlt_top'
Loaded 1 design.
Current design is 'mlt_top'.
mlt_top
read_verilog decoder/mlt_decoder.v
Loading verilog file '/home/taichi/QU-making-processor-tai/decoder/mlt_decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/taichi/QU-making-processor-tai/decoder/mlt_decoder.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/decoder/decoder.db:decoder'
Loaded 1 design.
Current design is 'decoder'.
decoder
read_verilog decoder/inst_decoder.v
Loading verilog file '/home/taichi/QU-making-processor-tai/decoder/inst_decoder.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/decoder/inst_decoder.v
Warning:  /home/taichi/QU-making-processor-tai/decoder/inst_decoder.v:20: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 88 in file
	'/home/taichi/QU-making-processor-tai/decoder/inst_decoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
|            22            |     no/auto      |
|            30            |     no/auto      |
|            41            |    auto/auto     |
|            64            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/decoder/inst_decoder.db:inst_decoder'
Loaded 1 design.
Current design is 'inst_decoder'.
inst_decoder
read_verilog decoder/signal_controller.v
Loading verilog file '/home/taichi/QU-making-processor-tai/decoder/signal_controller.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/decoder/signal_controller.v

Statistics for case statements in always block at line 63 in file
	'/home/taichi/QU-making-processor-tai/decoder/signal_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
|            43            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/decoder/signal_controller.db:signal_controller'
Loaded 1 design.
Current design is 'signal_controller'.
signal_controller
read_verilog modules/rf32x32.v
Loading verilog file '/home/taichi/QU-making-processor-tai/modules/rf32x32.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/modules/rf32x32.v
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/modules/rf32x32.db:rf32x32'
Loaded 1 design.
Current design is 'rf32x32'.
rf32x32
read_verilog modules/DW_ram_2r_w_s_dff.v
Loading verilog file '/home/taichi/QU-making-processor-tai/modules/DW_ram_2r_w_s_dff.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/modules/DW_ram_2r_w_s_dff.v
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/modules/DW_ram_2r_w_s_dff.db:DW_ram_2r_w_s_dff'
Loaded 1 design.
Current design is 'DW_ram_2r_w_s_dff'.
DW_ram_2r_w_s_dff
read_verilog other/mux.v
Loading verilog file '/home/taichi/QU-making-processor-tai/other/mux.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/taichi/QU-making-processor-tai/other/mux.v
Presto compilation completed successfully.
Current design is now '/home/taichi/QU-making-processor-tai/other/mux.db:mux'
Loaded 3 designs.
Current design is 'mux'.
mux mux3 mux4
#read_verilog topmodule
analyze -format verilog multicycle_dp/mlt_top.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/multicycle_dp/mlt_top.v
Searching for ./multicycle_dp/mlt_top.v
Compiling source file ./multicycle_dp/mlt_top.v
Presto compilation completed successfully.
1
analyze -format verilog ALU/ALU.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/ALU/ALU.v
Searching for ./ALU/ALU.v
Compiling source file ./ALU/ALU.v
Presto compilation completed successfully.
1
analyze -format verilog ALU/extend.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/ALU/extend.v
Searching for ./ALU/extend.v
Compiling source file ./ALU/extend.v
Presto compilation completed successfully.
1
analyze -format verilog ALU/adder.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/ALU/adder.v
Searching for ./ALU/adder.v
Compiling source file ./ALU/adder.v
Presto compilation completed successfully.
1
analyze -format verilog ALU/utype_alu.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/ALU/utype_alu.v
Searching for ./ALU/utype_alu.v
Compiling source file ./ALU/utype_alu.v
Presto compilation completed successfully.
1
analyze -format verilog ALU/sgn_extend.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/ALU/sgn_extend.v
Searching for ./ALU/sgn_extend.v
Compiling source file ./ALU/sgn_extend.v
Presto compilation completed successfully.
1
analyze -format verilog ALU/rd2ext_4to0.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/ALU/rd2ext_4to0.v
Searching for ./ALU/rd2ext_4to0.v
Compiling source file ./ALU/rd2ext_4to0.v
Presto compilation completed successfully.
1
analyze -format verilog multicycle_dp/hazard.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/multicycle_dp/hazard.v
Searching for ./multicycle_dp/hazard.v
Compiling source file ./multicycle_dp/hazard.v
Presto compilation completed successfully.
1
analyze -format verilog multicycle_dp/mlt_ctrl_datapath.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/multicycle_dp/mlt_ctrl_datapath.v
Searching for ./multicycle_dp/mlt_ctrl_datapath.v
Compiling source file ./multicycle_dp/mlt_ctrl_datapath.v
Warning:  ./multicycle_dp/mlt_ctrl_datapath.v:141: the undeclared symbol 'alu_src_D' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
analyze -format verilog multicycle_dp/mlt_dp_regs.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/multicycle_dp/mlt_dp_regs.v
Searching for ./multicycle_dp/mlt_dp_regs.v
Compiling source file ./multicycle_dp/mlt_dp_regs.v
Presto compilation completed successfully.
1
analyze -format verilog decoder/mlt_decoder.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/decoder/mlt_decoder.v
Searching for ./decoder/mlt_decoder.v
Compiling source file ./decoder/mlt_decoder.v
Presto compilation completed successfully.
1
analyze -format verilog decoder/inst_decoder.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/decoder/inst_decoder.v
Searching for ./decoder/inst_decoder.v
Compiling source file ./decoder/inst_decoder.v
Presto compilation completed successfully.
1
analyze -format verilog decoder/signal_controller.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/decoder/signal_controller.v
Searching for ./decoder/signal_controller.v
Compiling source file ./decoder/signal_controller.v
Presto compilation completed successfully.
1
analyze -format verilog modules/rf32x32.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/modules/rf32x32.v
Searching for ./modules/rf32x32.v
Compiling source file ./modules/rf32x32.v
Presto compilation completed successfully.
1
analyze -format verilog modules/DW_ram_2r_w_s_dff.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/modules/DW_ram_2r_w_s_dff.v
Searching for ./modules/DW_ram_2r_w_s_dff.v
Compiling source file ./modules/DW_ram_2r_w_s_dff.v
Presto compilation completed successfully.
1
analyze -format verilog other/mux.v
Running PRESTO HDLC
Searching for /usr/local/lib/hit18-lib/kyoto_lib/synopsys/other/mux.v
Searching for ./other/mux.v
Compiling source file ./other/mux.v
Presto compilation completed successfully.
1
elaborate mlt_top
Running PRESTO HDLC

Inferred tri-state devices in process
	in routine mlt_top line 34 in file
		'./multicycle_dp/mlt_top.v'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
|    DDT_tri    | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mlt_top'.
Information: Building the design 'dp_reg' instantiated from design 'ctrl_datapath' with
	the parameters "WIDTH=32,INIT_VALUE=32'h00010000". (HDL-193)

Inferred memory devices in process
	in routine dp_reg_32_00010000 line 16 in file
		'./multicycle_dp/mlt_dp_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dp_reg' instantiated from design 'ctrl_datapath' with
	the parameters "WIDTH=96,INIT_VALUE=96'h000000000000000000000013". (HDL-193)

Inferred memory devices in process
	in routine dp_reg_96 line 16 in file
		'./multicycle_dp/mlt_dp_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  95   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dp_reg' instantiated from design 'ctrl_datapath' with
	the parameters "WIDTH=195,INIT_VALUE=195'h0000000000000000000000000000000000000000000000000". (HDL-193)

Inferred memory devices in process
	in routine dp_reg_195 line 16 in file
		'./multicycle_dp/mlt_dp_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |  98   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dp_reg' instantiated from design 'ctrl_datapath' with
	the parameters "WIDTH=143,INIT_VALUE=143'h000000000000000000000000000000000000". (HDL-193)

Inferred memory devices in process
	in routine dp_reg_143 line 16 in file
		'./multicycle_dp/mlt_dp_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  44   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |  98   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dp_reg' instantiated from design 'ctrl_datapath' with
	the parameters "WIDTH=136,INIT_VALUE=136'h0000000000000000000000000000000000". (HDL-193)

Inferred memory devices in process
	in routine dp_reg_136 line 16 in file
		'./multicycle_dp/mlt_dp_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  37   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |  98   |  Y  | N  | Y  | N  | N  | N  | N  |
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DW_ram_2r_w_s_dff' instantiated from design 'rf32x32' with
	the parameters "32,32,0". (HDL-193)
Presto compilation completed successfully.
1
current_design "mlt_top"
Error: 'mlt_top' doesn't specify a unique design
	Please use complete specification: full_file_name:design_name (UID-13)
Current design is 'mlt_top'.
{mlt_top}
##current_design "TOP_MODULE_NAME"
set_max_area 0
1
set_max_fanout 64 [current_design]
Current design is 'mlt_top'.
1
create_clock -period 10.00 clk
1
set_clock_uncertainty -setup 0.0 [get_clock clk]
1
set_clock_uncertainty -hold 0.0 [get_clock clk]
1
set_input_delay  0.0 -clock clk [remove_from_collection [all_inputs] clk]
1
set_output_delay 0.0 -clock clk [remove_from_collection [all_outputs] clk]
1
compile -map_effort medium -area_effort high -incremental_mapping
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | H-2013.03-DWBB_201303.2 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 134 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'mux4'
  Processing 'sgn_extend'
  Processing 'dp_reg_136'
  Processing 'utype_alu'
  Processing 'ALU'
  Processing 'mux_0'
  Processing 'rd2ext_4to0'
  Processing 'adder_0'
  Processing 'dp_reg_143'
  Processing 'dp_reg_195'
  Processing 'rf32x32'
  Processing 'extend'
  Processing 'inst_decoder'
  Processing 'signal_controller'
  Processing 'dp_reg_96'
  Processing 'dp_reg_32_00010000'
  Processing 'mux3_0'
  Processing 'hazard'
  Processing 'ctrl_datapath'
  Processing 'mlt_top'

  Updating timing information
Information: Updating design information... (UID-85)
  Processing 'ctrl_datapath_DW01_cmp6_0'
  Processing 'ctrl_datapath_DW01_cmp6_1'
  Processing 'utype_alu_DW01_add_0'
  Processing 'ALU_DW_rash_0'
  Processing 'ALU_DW_rash_1'
  Processing 'ALU_DW01_ash_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp2_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'adder_1_DW01_add_0'
  Processing 'adder_0_DW01_add_0'
  Processing 'hazard_DW01_cmp6_0'
  Processing 'hazard_DW01_cmp6_1'
  Processing 'hazard_DW01_cmp6_2'
  Processing 'hazard_DW01_cmp6_3'

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Structuring 'ALU_DW01_sub_1'
  Mapping 'ALU_DW01_sub_1'
  Selecting implementations
  Selecting implementations
  Selecting implementations
  Selecting implementations

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  345008.6     29.81    6712.2     150.9                          
    0:00:03  345008.6     29.81    6712.2     150.9                          
    0:00:03  345008.6     29.81    6712.2     150.9                          
    0:00:03  345024.0     29.65    6656.7     150.9                          
    0:00:03  345024.0     29.65    6656.7     150.9                          
    0:00:03  282531.8     29.65    6652.0     149.3                          
    0:00:03  280911.4     29.61    6637.4     146.3                          
    0:00:03  279920.6     29.57    6622.5     144.1                          
    0:00:03  279329.3     29.56    6620.8     143.6                          
    0:00:03  279283.2     29.56    6620.8     143.5                          
    0:00:03  279283.2     29.56    6620.8     143.5                          
    0:00:03  279283.2     29.56    6620.8     143.5                          
    0:00:03  279283.2     29.56    6620.8     143.5                          
    0:00:03  279283.2     29.56    6620.8     143.5                          
    0:00:04  281257.0     27.65    6203.8     117.6                          
    0:00:04  282900.5     25.27    5360.1      92.9                          
    0:00:04  283545.6     24.47    5097.8      86.7                          
    0:00:04  283691.5     24.47    5097.2      85.6                          
    0:00:04  283860.5     24.47    5097.0      85.3                          
    0:00:04  283945.0     24.47    5096.4      85.2                          
    0:00:04  284037.1     24.47    5096.0      85.1                          
    0:00:04  284037.1     24.47    5096.0      85.1                          
    0:00:04  284037.1     24.47    5096.0      85.1                          
    0:00:04  284037.1     24.47    5096.0      85.1                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  284037.1     24.47    5096.0      85.1                          
    0:00:05  292039.7      3.00     942.2      58.9 datapath/regIdEx/q_reg[35]/D
    0:00:05  293690.9      2.57     788.6      57.8 datapath/regIdEx/q_reg[35]/D
    0:00:06  294650.9      2.44     745.4      57.1 datapath/regIdEx/q_reg[35]/D
    0:00:06  293713.9      2.28     706.6      57.8 datapath/regIdEx/q_reg[35]/D
    0:00:06  294013.4      2.27     704.1      58.1 datapath/pc_ff/q_reg[11]/D
    0:00:06  294074.9      2.27     703.5      58.1 datapath/pc_ff/q_reg[20]/D
    0:00:06  294136.3      2.27     702.9      58.1 datapath/pc_ff/q_reg[28]/D
    0:00:06  295695.4      2.11     666.4      58.8 datapath/pc_ff/q_reg[3]/D
    0:00:07  296593.9      1.93     606.9      57.3 datapath/pc_ff/q_reg[4]/D
    0:00:07  299281.9      1.70     531.3      54.6 datapath/pc_ff/q_reg[4]/D
    0:00:07  300126.7      1.57     489.1      55.1 datapath/pc_ff/q_reg[4]/D
    0:00:07  301824.0      1.48     459.4      52.2 datapath/pc_ff/q_reg[4]/D
    0:00:08  302853.1      1.29     397.9      44.0 datapath/pc_ff/q_reg[4]/D
    0:00:08  304273.9      1.22     373.7      42.9 datapath/pc_ff/q_reg[4]/D
    0:00:08  305410.6      0.96     296.3      41.8 datapath/pc_ff/q_reg[4]/D
    0:00:08  305610.2      0.92     284.2      41.8 datapath/pc_ff/q_reg[4]/D
    0:00:08  306447.4      0.84     257.7      41.6 datapath/pc_ff/q_reg[4]/D
    0:00:08  307376.6      0.75     226.3      42.1 datapath/pc_ff/q_reg[4]/D
    0:00:08  307276.8      0.70     207.7      41.4 datapath/pc_ff/q_reg[4]/D
    0:00:09  307514.9      0.65     189.8      41.3 datapath/pc_ff/q_reg[4]/D
    0:00:09  308713.0      0.61     176.8      38.7 datapath/pc_ff/q_reg[4]/D
    0:00:09  309980.2      0.48     134.1      36.8 datapath/pc_ff/q_reg[12]/D
    0:00:09  310026.2      0.47     130.1      36.8 datapath/pc_ff/q_reg[12]/D
    0:00:09  310003.2      0.46     125.9      36.8 datapath/pc_ff/q_reg[12]/D
    0:00:09  310963.2      0.45     123.7      36.8 datapath/pc_ff/q_reg[19]/D
    0:00:09  311032.3      0.44     122.5      37.0 datapath/pc_ff/q_reg[19]/D
    0:00:09  311692.8      0.39     106.5      36.7 datapath/pc_ff/q_reg[19]/D
    0:00:10  311785.0      0.31      77.9      34.8 datapath/pc_ff/q_reg[19]/D
    0:00:10  313274.9      0.21      59.0      34.9 datapath/pc_ff/q_reg[14]/D
    0:00:10  313720.3      0.13      37.6      28.8 datapath/pc_ff/q_reg[14]/D
    0:00:10  313935.4      0.12      33.6      28.9 datapath/pc_ff/q_reg[18]/D
    0:00:10  314703.4      0.00       0.0      28.8                          
    0:00:10  314672.6      0.00       0.0      28.8                          


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10  314672.6      0.00       0.0      28.8                          
    0:00:11  315056.6      0.00       0.0       6.2 datapath/alu/srl_23_C72/net10935
    0:00:11  314403.8      0.00       0.0       4.5 datapath/alu/sra_24_C72/net10717
    0:00:11  314810.9      0.00       0.0       4.1 datapath/alu/add_15_C72/net17678
    0:00:11  315832.3      0.00       0.0       0.2 datapath/mux_result/X[13]
    0:00:11  315863.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11  315863.0      0.00       0.0       0.0                          
    0:00:11  315863.0      0.00       0.0       0.0                          
    0:00:11  311877.1      0.09       8.9       0.0                          
    0:00:11  311285.8      0.09       9.5       0.0                          
    0:00:11  311178.2      0.09       9.4       0.0                          
    0:00:11  311040.0      0.09       9.4       0.0                          
    0:00:11  310924.8      0.09       9.4       0.0                          
    0:00:11  310809.6      0.09       9.4       0.0                          
    0:00:11  310694.4      0.09       9.4       0.0                          
    0:00:11  310579.2      0.09       9.4       0.0                          
    0:00:11  310464.0      0.09       9.4       0.0                          
    0:00:11  310348.8      0.09       9.4       0.0                          
    0:00:11  310233.6      0.09       9.4       0.0                          
    0:00:11  310118.4      0.09       9.4       0.0                          
    0:00:11  310003.2      0.09       9.4       0.0                          
    0:00:11  309888.0      0.09       9.4       0.0                          
    0:00:11  309772.8      0.09       9.4       0.0                          
    0:00:12  309657.6      0.09       9.4       0.0                          
    0:00:12  309657.6      0.09       9.4       0.0                          
    0:00:12  309865.0      0.00       0.0       0.0                          
    0:00:12  293207.0      0.14      40.8       0.0                          
    0:00:12  287539.2      0.36     109.1       0.0                          
    0:00:12  285788.2      0.36     110.5       0.0                          
    0:00:12  285603.8      0.36     110.5       0.0                          
    0:00:12  285603.8      0.36     110.5       0.0                          
    0:00:12  285603.8      0.36     110.5       0.0                          
    0:00:12  285603.8      0.36     110.5       0.0                          
    0:00:12  285603.8      0.36     110.5       0.0                          
    0:00:12  286763.5      0.03       2.8       0.0 datapath/pc_ff/q_reg[18]/D
    0:00:12  285281.3      0.00       0.0       0.0                          
    0:00:13  284229.1      0.00       0.0       0.0                          
    0:00:13  283952.6      0.00       0.0       0.0                          
    0:00:13  283845.1      0.00       0.0       0.0                          
    0:00:13  283783.7      0.00       0.0       0.0                          
    0:00:13  282470.4      0.18      53.3       0.0                          
    0:00:13  282009.6      0.29      90.0       0.0                          
    0:00:13  281909.8      0.29      88.2       0.0                          
    0:00:13  281909.8      0.29      88.2       0.0                          
    0:00:13  281909.8      0.29      88.2       0.0                          
    0:00:13  281909.8      0.29      88.2       0.0                          
    0:00:13  281909.8      0.29      88.2       0.0                          
    0:00:13  281909.8      0.29      88.2       0.0                          
    0:00:13  282846.7      0.01       0.7       0.0 datapath/pc_ff/q_reg[18]/D
    0:00:13  282938.9      0.00       0.0       0.0                          
    0:00:14  282531.8      0.00       0.0       0.0                          
    0:00:15  282316.8      0.00       0.0       0.0                          
    0:00:15  282178.6      0.00       0.0       0.0                          
    0:00:15  282101.8      0.00       0.0       0.0                          
    0:00:15  282055.7      0.00       0.0       0.0                          
    0:00:15  282055.7      0.00       0.0       0.0                          
    0:00:15  282055.7      0.00       0.0       0.0                          
    0:00:15  280995.8      0.47     101.5       0.0                          
    0:00:15  280803.8      0.58     136.9       0.0                          
    0:00:15  280742.4      0.57     135.4       0.0                          
    0:00:15  280742.4      0.57     135.4       0.0                          
    0:00:15  280742.4      0.57     135.4       0.0                          
    0:00:15  280742.4      0.57     135.4       0.0                          
    0:00:15  280742.4      0.57     135.4       0.0                          
    0:00:15  280742.4      0.57     135.4       0.0                          
    0:00:15  281564.2      0.02       3.1       0.0 datapath/pc_ff/q_reg[18]/D
    0:00:15  281479.7      0.00       0.0       0.0                          
Loading db file '/usr/local/lib/hit18-lib/kyoto_lib/synopsys/HIT018.db'

  Optimization Complete
  ---------------------
1
report_timing -max_paths 1
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mlt_top
Version: H-2013.03-SP2
Date   : Mon Jun 19 16:38:53 2023
****************************************

Operating Conditions: TYPICAL   Library: HIT018
Wire Load Model Mode: top

  Startpoint: datapath/regExMem/q_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datapath/regIdEx/q_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mlt_top            8k                    HIT018

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  datapath/regExMem/q_reg[45]/C (HIT18DFRP020)            0.00       0.00 r
  datapath/regExMem/q_reg[45]/Q (HIT18DFRP020)            0.42       0.42 r
  datapath/regExMem/q[45] (dp_reg_143)                    0.00       0.42 r
  datapath/hzd/rd_ExMem[3] (hazard)                       0.00       0.42 r
  datapath/hzd/U19/Y (HIT18XOR2P020)                      0.24       0.66 f
  datapath/hzd/U35/Y (HIT18NOR3P060S)                     0.20       0.86 r
  datapath/hzd/U28/Y (HIT18NAND4P080S)                    0.18       1.04 f
  datapath/hzd/U18/Y (HIT18INVP040)                       0.12       1.16 r
  datapath/hzd/forward_rs2[0] (hazard)                    0.00       1.16 r
  datapath/rs2fowarder/sel[0] (mux3_1)                    0.00       1.16 r
  datapath/rs2fowarder/U29/Y (HIT18NOR2P060S)             0.12       1.28 f
  datapath/rs2fowarder/U28/Y (HIT18AOI22P010)             0.23       1.51 r
  datapath/rs2fowarder/U103/Y (HIT18OAI21P015)            0.11       1.62 f
  datapath/rs2fowarder/X[2] (mux3_1)                      0.00       1.62 f
  datapath/rdext/rd2[2] (rd2ext_4to0)                     0.00       1.62 f
  datapath/rdext/rd2ext[2] (rd2ext_4to0)                  0.00       1.62 f
  datapath/mux_src/A[2] (mux_1)                           0.00       1.62 f
  datapath/mux_src/U51/Y (HIT18AOI22P015)                 0.19       1.81 r
  datapath/mux_src/U49/Y (HIT18INVP040)                   0.17       1.99 f
  datapath/mux_src/X[2] (mux_1)                           0.00       1.99 f
  datapath/alu/B[2] (ALU)                                 0.00       1.99 f
  datapath/alu/add_15_C72/B[2] (ALU_DW01_add_0)           0.00       1.99 f
  datapath/alu/add_15_C72/U46/Y (HIT18NAND2P020)          0.13       2.12 r
  datapath/alu/add_15_C72/U45/Y (HIT18NAND3P080S)         0.11       2.23 f
  datapath/alu/add_15_C72/U55/Y (HIT18NAND2P040S)         0.08       2.30 r
  datapath/alu/add_15_C72/U94/Y (HIT18NAND3P080S)         0.12       2.42 f
  datapath/alu/add_15_C72/U14/Y (HIT18NAND2P040S)         0.06       2.48 r
  datapath/alu/add_15_C72/U19/Y (HIT18NAND3P040S)         0.09       2.57 f
  datapath/alu/add_15_C72/U1_5/CO (HIT18FAD1P020)         0.32       2.89 f
  datapath/alu/add_15_C72/U4/Y (HIT18NAND2P030S)          0.10       2.99 r
  datapath/alu/add_15_C72/U10/Y (HIT18NAND3P080S)         0.12       3.11 f
  datapath/alu/add_15_C72/U7/Y (HIT18NAND2P060S)          0.07       3.18 r
  datapath/alu/add_15_C72/U107/Y (HIT18NAND3P080S)        0.11       3.28 f
  datapath/alu/add_15_C72/U118/Y (HIT18NAND2P040S)        0.07       3.35 r
  datapath/alu/add_15_C72/U63/Y (HIT18NAND3P080S)         0.11       3.47 f
  datapath/alu/add_15_C72/U61/Y (HIT18NAND2P040S)         0.07       3.54 r
  datapath/alu/add_15_C72/U59/Y (HIT18NAND3P080S)         0.12       3.66 f
  datapath/alu/add_15_C72/U66/Y (HIT18NAND2P040S)         0.08       3.75 r
  datapath/alu/add_15_C72/U140/Y (HIT18NAND3P080S)        0.11       3.86 f
  datapath/alu/add_15_C72/U125/Y (HIT18NAND2P060S)        0.07       3.93 r
  datapath/alu/add_15_C72/U148/Y (HIT18NAND3P080S)        0.12       4.04 f
  datapath/alu/add_15_C72/U26/Y (HIT18NAND2P040S)         0.07       4.12 r
  datapath/alu/add_15_C72/U111/Y (HIT18NAND3P080S)        0.11       4.23 f
  datapath/alu/add_15_C72/U91/Y (HIT18NAND2P040S)         0.08       4.31 r
  datapath/alu/add_15_C72/U112/Y (HIT18NAND3P080S)        0.11       4.42 f
  datapath/alu/add_15_C72/U124/Y (HIT18NAND2P040S)        0.08       4.50 r
  datapath/alu/add_15_C72/U115/Y (HIT18NAND3P080S)        0.10       4.60 f
  datapath/alu/add_15_C72/U114/Y (HIT18NAND2P030S)        0.09       4.70 r
  datapath/alu/add_15_C72/U113/Y (HIT18NAND3P080S)        0.11       4.80 f
  datapath/alu/add_15_C72/U121/Y (HIT18NAND2P040S)        0.07       4.88 r
  datapath/alu/add_15_C72/U87/Y (HIT18NAND3P080S)         0.11       4.98 f
  datapath/alu/add_15_C72/U75/Y (HIT18NAND2P030S)         0.09       5.08 r
  datapath/alu/add_15_C72/U78/Y (HIT18NAND3P080S)         0.10       5.18 f
  datapath/alu/add_15_C72/U77/Y (HIT18NAND2P030S)         0.10       5.28 r
  datapath/alu/add_15_C72/U76/Y (HIT18NAND3P080S)         0.10       5.38 f
  datapath/alu/add_15_C72/U149/Y (HIT18NAND2P030S)        0.10       5.47 r
  datapath/alu/add_15_C72/U129/Y (HIT18NAND3P080S)        0.11       5.58 f
  datapath/alu/add_15_C72/U101/Y (HIT18NAND2P040S)        0.07       5.65 r
  datapath/alu/add_15_C72/U102/Y (HIT18NAND3P080S)        0.11       5.77 f
  datapath/alu/add_15_C72/U72/Y (HIT18NAND2P040S)         0.07       5.84 r
  datapath/alu/add_15_C72/U90/Y (HIT18NAND3P080S)         0.11       5.95 f
  datapath/alu/add_15_C72/U74/Y (HIT18NAND2P040S)         0.06       6.01 r
  datapath/alu/add_15_C72/U38/Y (HIT18AND2P080S)          0.15       6.16 r
  datapath/alu/add_15_C72/U73/Y (HIT18NAND2P080S)         0.08       6.24 f
  datapath/alu/add_15_C72/U2/Y (HIT18NAND2P080S)          0.05       6.29 r
  datapath/alu/add_15_C72/U166/Y (HIT18NAND3P080S)        0.11       6.40 f
  datapath/alu/add_15_C72/U133/Y (HIT18NAND2P040S)        0.05       6.45 r
  datapath/alu/add_15_C72/U39/Y (HIT18AND2P080S)          0.15       6.60 r
  datapath/alu/add_15_C72/U86/Y (HIT18NAND2P080S)         0.08       6.68 f
  datapath/alu/add_15_C72/U33/Y (HIT18NAND2P060S)         0.05       6.73 r
  datapath/alu/add_15_C72/U132/Y (HIT18NAND3P080S)        0.11       6.84 f
  datapath/alu/add_15_C72/U131/Y (HIT18NAND2P040S)        0.06       6.90 r
  datapath/alu/add_15_C72/U156/Y (HIT18NAND3P040S)        0.09       6.99 f
  datapath/alu/add_15_C72/U1_27/CO (HIT18FAD1P030)        0.34       7.33 f
  datapath/alu/add_15_C72/U84/Y (HIT18NAND2P040S)         0.08       7.42 r
  datapath/alu/add_15_C72/U85/Y (HIT18NAND3P080S)         0.10       7.52 f
  datapath/alu/add_15_C72/U135/Y (HIT18NAND2P030S)        0.10       7.61 r
  datapath/alu/add_15_C72/U147/Y (HIT18NAND3P080S)        0.11       7.73 f
  datapath/alu/add_15_C72/U127/Y (HIT18NAND2P040S)        0.09       7.82 r
  datapath/alu/add_15_C72/U110/Y (HIT18NAND3P080S)        0.09       7.91 f
  datapath/alu/add_15_C72/U108/Y (HIT18NAND2P060S)        0.06       7.97 r
  datapath/alu/add_15_C72/U93/Y (HIT18NAND2P080S)         0.06       8.03 f
  datapath/alu/add_15_C72/SUM[31] (ALU_DW01_add_0)        0.00       8.03 f
  datapath/alu/U12/Y (HIT18NAND2P080S)                    0.05       8.08 r
  datapath/alu/U99/Y (HIT18NAND4P080S)                    0.14       8.21 f
  datapath/alu/U290/Y (HIT18NOR4P060S)                    0.24       8.45 r
  datapath/alu/U318/Y (HIT18NAND4P060S)                   0.18       8.63 f
  datapath/alu/U311/Y (HIT18NOR3P080S)                    0.17       8.81 r
  datapath/alu/ZERO (ALU)                                 0.00       8.81 r
  datapath/U7/Y (HIT18AOI21P040S)                         0.08       8.89 f
  datapath/U3/Y (HIT18NAND2P005)                          0.28       9.17 r
  datapath/regIdEx/flush (dp_reg_195)                     0.00       9.17 r
  datapath/regIdEx/U23/Y (HIT18OR2P040S)                  0.13       9.29 r
  datapath/regIdEx/U17/Y (HIT18INVP160)                   0.22       9.51 f
  datapath/regIdEx/U88/Y (HIT18AOI22P005)                 0.20       9.70 r
  datapath/regIdEx/U87/Y (HIT18INVP005)                   0.11       9.82 f
  datapath/regIdEx/q_reg[42]/D (HIT18DFRP010)             0.00       9.82 f
  data arrival time                                                  9.82

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  datapath/regIdEx/q_reg[42]/C (HIT18DFRP010)             0.00      10.00 r
  library setup time                                     -0.18       9.82
  data required time                                                 9.82
  --------------------------------------------------------------------------
  data required time                                                 9.82
  data arrival time                                                 -9.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00  //**//


1
report_area
 
****************************************
Report : area
Design : mlt_top
Version: H-2013.03-SP2
Date   : Mon Jun 19 16:38:53 2023
****************************************

Library(s) Used:

    HIT018 (File: /usr/local/lib/hit18-lib/kyoto_lib/synopsys/HIT018.db)

Number of ports:                          140
Number of nets:                           166
Number of cells:                           33
Number of combinational cells:              0
Number of sequential cells:                32
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       2

Combinational area:             187138.563604
Buf/Inv area:                    35443.201204
Noncombinational area:           94341.123627
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                281479.687231 //**//
Total area:                 undefined
1
report_power
Loading db file '/usr/local/lib/hit18-lib/kyoto_lib/synopsys/HIT018.db'
Warning: Main library 'HIT018' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : mlt_top
Version: H-2013.03-SP2
Date   : Mon Jun 19 16:38:54 2023
****************************************


Library(s) Used:

    HIT018 (File: /usr/local/lib/hit18-lib/kyoto_lib/synopsys/HIT018.db)


Operating Conditions: TYPICAL   Library: HIT018
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mlt_top                8k                HIT018


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = Unitless


  Cell Internal Power  =   1.8215 mW   (35%) //**//
  Net Switching Power  =   3.4136 mW   (65%) //**//
                         ---------
Total Dynamic Power    =   5.2351 mW  (100%) //**//

Cell Leakage Power     =   0.0000 

Error: Either dynamic power or leakage power, in the library, is unitless. Unable to display complete power group summary. (PWR-799)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000               NA   (     N/A)
memory             0.0000            0.0000            0.0000               NA   (     N/A)
black_box          0.0000        2.8254e-02            0.0000               NA   (     N/A)
clock_network  4.6557e-02            0.1066            0.0000               NA   (     N/A)
register           0.4615            0.4728            0.0000               NA   (     N/A)
sequential         0.0000            0.0000            0.0000               NA   (     N/A)
combinational      1.3135            2.8058            0.0000               NA   (     N/A)
--------------------------------------------------------------------------------------------------
Total              1.8215 mW         3.4135 mW         0.0000               NA        
1
write -hier -format verilog -output HOGEHOGE_PROC.vnet
Writing verilog file '/home/taichi/QU-making-processor-tai/HOGEHOGE_PROC.vnet'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -hier -output HOGEHOGE_PROC.db
Writing ddc file 'HOGEHOGE_PROC.db'.
1
quit

Thank you...
