# 1 "C:\\SAMV71x\\bsp\\libboard_samv7-ek\\resources\\system_sam.c"
# 1 "C:\\SAMV71x\\bsp\\libboard_samv7-ek\\resources//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 4
#define __GNUC_MINOR__ 9
#define __GNUC_PATCHLEVEL__ 3
#define __VERSION__ "4.9.3 20150529 (release) [ARM/embedded-4_9-branch revision 227977]"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1002
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 4294967295U
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 4294967295U
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 2147483647
#define __SIZE_MAX__ 4294967295U
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 127
#define __INT16_MAX__ 32767
#define __INT32_MAX__ 2147483647L
#define __INT64_MAX__ 9223372036854775807LL
#define __UINT8_MAX__ 255
#define __UINT16_MAX__ 65535
#define __UINT32_MAX__ 4294967295UL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT_LEAST8_MAX__ 127
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 32767
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 2147483647L
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 255
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 65535
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 4294967295UL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 2147483647
#define __INT_FAST16_MAX__ 2147483647
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __UINT_FAST8_MAX__ 4294967295U
#define __UINT_FAST16_MAX__ 4294967295U
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __INTPTR_MAX__ 2147483647
#define __UINTPTR_MAX__ 4294967295U
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_GNU_INLINE__ 1
#define __NO_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __ARM_FEATURE_DSP 1
#define __ARM_FEATURE_QBIT 1
#define __ARM_FEATURE_SAT 1
#define __ARM_FEATURE_UNALIGNED 1
#define __ARM_32BIT_STATE 1
#define __ARM_FEATURE_LDREX 7
#define __ARM_FEATURE_CLZ 1
#define __ARM_FEATURE_SIMD32 1
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#define __ARM_ARCH_PROFILE 77
#define __arm__ 1
#define __ARM_ARCH 7
#define __APCS_32__ 1
#define __thumb__ 1
#define __thumb2__ 1
#define __ARM_ARCH_ISA_THUMB 2
#define __ARMEL__ 1
#define __THUMBEL__ 1
#define __VFP_FP__ 1
#define __ARM_FP 4
#define __ARM_FEATURE_FMA 1
#define __ARM_NEON_FP 4
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_7EM__ 1
#define __ARM_PCS 1
#define __ARM_EABI__ 1
#define __ARM_ARCH_EXT_IDIV__ 1
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __ELF__ 1
# 1 "<command-line>"
#define __USES_INITFINI__ 1
#define __SAMV71Q21__ 1
# 1 "C:\\SAMV71x\\bsp\\libboard_samv7-ek\\resources\\system_sam.c"
# 30 "C:\\SAMV71x\\bsp\\libboard_samv7-ek\\resources\\system_sam.c"
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71.h"
#define _SAMV71_ 
# 50 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71.h"
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
#define _SAMV71Q21_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdint.h" 1 3 4
# 9 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdint.h" 3 4
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 1 3 4
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define _STDINT_H 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 1 3 4





#define _MACHINE__DEFAULT_TYPES_H 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\features.h" 1 3 4
# 22 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\features.h" 3 4
#define _SYS_FEATURES_H 
# 31 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\features.h" 3 4
#define __NEWLIB__ 2
#define __NEWLIB_MINOR__ 2




#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))






#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
# 9 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 2 3 4






#define __EXP(x) __ ##x ##__
# 27 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4
typedef signed char __int8_t;

typedef unsigned char __uint8_t;



#define ___int8_t_defined 1







typedef short int __int16_t;

typedef short unsigned int __uint16_t;



#define ___int16_t_defined 1
# 63 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4
typedef long int __int32_t;

typedef long unsigned int __uint32_t;



#define ___int32_t_defined 1
# 89 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;



#define ___int64_t_defined 1
# 120 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;



#define ___int_least8_t_defined 1
# 146 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;



#define ___int_least16_t_defined 1
# 168 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;



#define ___int_least32_t_defined 1
# 186 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;



#define ___int_least64_t_defined 1







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 214 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3 4
#undef __EXP
# 13 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 2 3 4
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 1 3 4
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define _SYS__INTSUP_H 





#define __STDINT_EXP(x) __ ##x ##__
# 26 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __have_longlong64 1






#define __have_long32 1
# 49 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
       
       
       
       
       
       
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
#define signed +0
#define unsigned +0
#define char +0
#define short +1
#define int +2
#define long +4
# 77 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define _INT32_EQ_LONG 







#define __INT8 "hh"
# 96 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT16 "h"
# 107 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT32 "l"
# 116 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT64 "ll"






#define __FAST8 
# 132 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __FAST16 






#define __FAST32 
# 150 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __FAST64 "ll"



#define __LEAST8 "hh"
# 165 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST16 "h"
# 176 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST32 "l"
# 185 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST64 "ll"

#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
       
       
       
       
       
       
# 14 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 2 3 4
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_stdint.h" 1 3 4
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_stdint.h" 3 4
#define _SYS__STDINT_H 
# 19 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_stdint.h" 3 4
typedef __int8_t int8_t ;
typedef __uint8_t uint8_t ;
#define __int8_t_defined 1



typedef __int16_t int16_t ;
typedef __uint16_t uint16_t ;
#define __int16_t_defined 1



typedef __int32_t int32_t ;
typedef __uint32_t uint32_t ;
#define __int32_t_defined 1



typedef __int64_t int64_t ;
typedef __uint64_t uint64_t ;
#define __int64_t_defined 1


typedef __intptr_t intptr_t;
typedef __uintptr_t uintptr_t;
# 15 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 2 3 4






typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;
#define __int_least8_t_defined 1



typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;
#define __int_least16_t_defined 1



typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;
#define __int_least32_t_defined 1



typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
#define __int_least64_t_defined 1
# 51 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
#define __int_fast8_t_defined 1







  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
#define __int_fast16_t_defined 1







  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
#define __int_fast32_t_defined 1







  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
#define __int_fast64_t_defined 1
# 130 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef long long int intmax_t;
# 139 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef long long unsigned int uintmax_t;







#define INTPTR_MIN (-__INTPTR_MAX__ - 1)
#define INTPTR_MAX (__INTPTR_MAX__)
#define UINTPTR_MAX (__UINTPTR_MAX__)
# 171 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT8_MIN (-__INT8_MAX__ - 1)
#define INT8_MAX (__INT8_MAX__)
#define UINT8_MAX (__UINT8_MAX__)







#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)
#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
# 193 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT16_MIN (-__INT16_MAX__ - 1)
#define INT16_MAX (__INT16_MAX__)
#define UINT16_MAX (__UINT16_MAX__)







#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)
#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
# 215 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT32_MIN (-__INT32_MAX__ - 1)
#define INT32_MAX (__INT32_MAX__)
#define UINT32_MAX (__UINT32_MAX__)
# 231 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)
#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
# 249 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT64_MIN (-__INT64_MAX__ - 1)
#define INT64_MAX (__INT64_MAX__)
#define UINT64_MAX (__UINT64_MAX__)
# 265 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)
#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
# 281 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
#define INT_FAST8_MAX (__INT_FAST8_MAX__)
#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)
# 297 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
#define INT_FAST16_MAX (__INT_FAST16_MAX__)
#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)
# 313 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
#define INT_FAST32_MAX (__INT_FAST32_MAX__)
#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)
# 329 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
#define INT_FAST64_MAX (__INT_FAST64_MAX__)
#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)
# 345 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INTMAX_MAX (__INTMAX_MAX__)
#define INTMAX_MIN (-INTMAX_MAX - 1)







#define UINTMAX_MAX (__UINTMAX_MAX__)







#define SIZE_MAX (__SIZE_MAX__)





#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))



#define PTRDIFF_MAX (__PTRDIFF_MAX__)



#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)




#define WCHAR_MIN (__WCHAR_MIN__)
# 393 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define WCHAR_MAX (__WCHAR_MAX__)
# 403 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define WINT_MAX (__WINT_MAX__)




#define WINT_MIN (__WINT_MIN__)






#define INT8_C(x) __INT8_C(x)
#define UINT8_C(x) __UINT8_C(x)
# 427 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT16_C(x) __INT16_C(x)
#define UINT16_C(x) __UINT16_C(x)
# 439 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT32_C(x) __INT32_C(x)
#define UINT32_C(x) __UINT32_C(x)
# 452 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT64_C(x) __INT64_C(x)
#define UINT64_C(x) __UINT64_C(x)
# 468 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INTMAX_C(x) __INTMAX_C(x)
#define UINTMAX_C(x) __UINTMAX_C(x)
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 48 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 57 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
typedef enum IRQn
{

  NonMaskableInt_IRQn = -14,
  HardFault_IRQn = -13,
  MemoryManagement_IRQn = -12,
  BusFault_IRQn = -11,
  UsageFault_IRQn = -10,
  SVCall_IRQn = -5,
  DebugMonitor_IRQn = -4,
  PendSV_IRQn = -2,
  SysTick_IRQn = -1,


  SUPC_IRQn = 0,
  RSTC_IRQn = 1,
  RTC_IRQn = 2,
  RTT_IRQn = 3,
  WDT_IRQn = 4,
  PMC_IRQn = 5,
  EFC_IRQn = 6,
  UART0_IRQn = 7,
  UART1_IRQn = 8,
  PIOA_IRQn = 10,
  PIOB_IRQn = 11,
  PIOC_IRQn = 12,
  USART0_IRQn = 13,
  USART1_IRQn = 14,
  USART2_IRQn = 15,
  PIOD_IRQn = 16,
  PIOE_IRQn = 17,
  HSMCI_IRQn = 18,
  TWIHS0_IRQn = 19,
  TWIHS1_IRQn = 20,
  SPI0_IRQn = 21,
  SSC_IRQn = 22,
  TC0_IRQn = 23,
  TC1_IRQn = 24,
  TC2_IRQn = 25,
  TC3_IRQn = 26,
  TC4_IRQn = 27,
  TC5_IRQn = 28,
  AFEC0_IRQn = 29,
  DACC_IRQn = 30,
  PWM0_IRQn = 31,
  ICM_IRQn = 32,
  ACC_IRQn = 33,
  USBHS_IRQn = 34,
  MCAN0_IRQn = 35,
  MCAN0_LINE1_IRQn = 36,
  MCAN1_IRQn = 37,
  MCAN1_LINE1_IRQn = 38,
  GMAC_IRQn = 39,
  AFEC1_IRQn = 40,
  TWIHS2_IRQn = 41,
  SPI1_IRQn = 42,
  QSPI_IRQn = 43,
  UART2_IRQn = 44,
  UART3_IRQn = 45,
  UART4_IRQn = 46,
  TC6_IRQn = 47,
  TC7_IRQn = 48,
  TC8_IRQn = 49,
  TC9_IRQn = 50,
  TC10_IRQn = 51,
  TC11_IRQn = 52,
  MLB_IRQn = 53,
  AES_IRQn = 56,
  TRNG_IRQn = 57,
  XDMAC_IRQn = 58,
  ISI_IRQn = 59,
  PWM1_IRQn = 60,
  SDRAMC_IRQn = 62,
  RSWDT_IRQn = 63,

  PERIPH_COUNT_IRQn = 64
} IRQn_Type;

typedef struct _DeviceVectors
{

  void* pvStack;


  void* pfnReset_Handler;
  void* pfnNMI_Handler;
  void* pfnHardFault_Handler;
  void* pfnMemManage_Handler;
  void* pfnBusFault_Handler;
  void* pfnUsageFault_Handler;
  void* pfnReserved1_Handler;
  void* pfnReserved2_Handler;
  void* pfnReserved3_Handler;
  void* pfnReserved4_Handler;
  void* pfnSVC_Handler;
  void* pfnDebugMon_Handler;
  void* pfnReserved5_Handler;
  void* pfnPendSV_Handler;
  void* pfnSysTick_Handler;


  void* pfnSUPC_Handler;
  void* pfnRSTC_Handler;
  void* pfnRTC_Handler;
  void* pfnRTT_Handler;
  void* pfnWDT_Handler;
  void* pfnPMC_Handler;
  void* pfnEFC_Handler;
  void* pfnUART0_Handler;
  void* pfnUART1_Handler;
  void* pvReserved9;
  void* pfnPIOA_Handler;
  void* pfnPIOB_Handler;
  void* pfnPIOC_Handler;
  void* pfnUSART0_Handler;
  void* pfnUSART1_Handler;
  void* pfnUSART2_Handler;
  void* pfnPIOD_Handler;
  void* pfnPIOE_Handler;
  void* pfnHSMCI_Handler;
  void* pfnTWIHS0_Handler;
  void* pfnTWIHS1_Handler;
  void* pfnSPI0_Handler;
  void* pfnSSC_Handler;
  void* pfnTC0_Handler;
  void* pfnTC1_Handler;
  void* pfnTC2_Handler;
  void* pfnTC3_Handler;
  void* pfnTC4_Handler;
  void* pfnTC5_Handler;
  void* pfnAFEC0_Handler;
  void* pfnDACC_Handler;
  void* pfnPWM0_Handler;
  void* pfnICM_Handler;
  void* pfnACC_Handler;
  void* pfnUSBHS_Handler;
  void* pfnMCAN0_Handler;
  void* pfnMCAN0_Line1_Handler;
  void* pfnMCAN1_Handler;
  void* pfnMCAN1_Line1_Handler;
  void* pfnGMAC_Handler;
  void* pfnAFEC1_Handler;
  void* pfnTWIHS2_Handler;
  void* pfnSPI1_Handler;
  void* pfnQSPI_Handler;
  void* pfnUART2_Handler;
  void* pfnUART3_Handler;
  void* pfnUART4_Handler;
  void* pfnTC6_Handler;
  void* pfnTC7_Handler;
  void* pfnTC8_Handler;
  void* pfnTC9_Handler;
  void* pfnTC10_Handler;
  void* pfnTC11_Handler;
  void* pfnMLB_Handler;
  void* pvReserved54;
  void* pvReserved55;
  void* pfnAES_Handler;
  void* pfnTRNG_Handler;
  void* pfnXDMAC_Handler;
  void* pfnISI_Handler;
  void* pfnPWM1_Handler;
  void* pvReserved61;
  void* pfnSDRAMC_Handler;
  void* pfnRSWDT_Handler;
} DeviceVectors;


void Reset_Handler ( void );
void NMI_Handler ( void );
void HardFault_Handler ( void );
void MemManage_Handler ( void );
void BusFault_Handler ( void );
void UsageFault_Handler ( void );
void SVC_Handler ( void );
void DebugMon_Handler ( void );
void PendSV_Handler ( void );
void SysTick_Handler ( void );


void ACC_Handler ( void );
void AES_Handler ( void );
void AFEC0_Handler ( void );
void AFEC1_Handler ( void );
void DACC_Handler ( void );
void EFC_Handler ( void );
void GMAC_Handler ( void );
void HSMCI_Handler ( void );
void ICM_Handler ( void );
void ISI_Handler ( void );
void MCAN0_Handler ( void );
void MCAN0_Line1_Handler ( void );
void MCAN1_Handler ( void );
void MCAN1_Line1_Handler ( void );
void MLB_Handler ( void );
void PIOA_Handler ( void );
void PIOB_Handler ( void );
void PIOC_Handler ( void );
void PIOD_Handler ( void );
void PIOE_Handler ( void );
void PMC_Handler ( void );
void PWM0_Handler ( void );
void PWM1_Handler ( void );
void QSPI_Handler ( void );
void RSTC_Handler ( void );
void RSWDT_Handler ( void );
void RTC_Handler ( void );
void RTT_Handler ( void );
void SDRAMC_Handler ( void );
void SPI0_Handler ( void );
void SPI1_Handler ( void );
void SSC_Handler ( void );
void SUPC_Handler ( void );
void TC0_Handler ( void );
void TC1_Handler ( void );
void TC2_Handler ( void );
void TC3_Handler ( void );
void TC4_Handler ( void );
void TC5_Handler ( void );
void TC6_Handler ( void );
void TC7_Handler ( void );
void TC8_Handler ( void );
void TC9_Handler ( void );
void TC10_Handler ( void );
void TC11_Handler ( void );
void TRNG_Handler ( void );
void TWIHS0_Handler ( void );
void TWIHS1_Handler ( void );
void TWIHS2_Handler ( void );
void UART0_Handler ( void );
void UART1_Handler ( void );
void UART2_Handler ( void );
void UART3_Handler ( void );
void UART4_Handler ( void );
void USART0_Handler ( void );
void USART1_Handler ( void );
void USART2_Handler ( void );
void USBHS_Handler ( void );
void WDT_Handler ( void );
void XDMAC_Handler ( void );





#define __CM7_REV 0x0000
#define __MPU_PRESENT 1
#define __NVIC_PRIO_BITS 3
#define __FPU_PRESENT 1
#define __FPU_DP 1
#define __ICACHE_PRESENT 1
#define __DCACHE_PRESENT 1
#define __DTCM_PRESENT 1
#define __ITCM_PRESENT 1
#define __Vendor_SysTickConfig 0





# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h" 1
# 48 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
#define __CORE_CM7_H_GENERIC 
# 72 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
#define __CM7_CMSIS_VERSION_MAIN (0x03)
#define __CM7_CMSIS_VERSION_SUB (0x20)
#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16) | __CM7_CMSIS_VERSION_SUB )


#define __CORTEX_M (0x07)
# 86 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
#define __ASM __asm
#define __INLINE inline
#define __STATIC_INLINE static inline
# 130 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
#define __FPU_USED 1
# 189 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h" 1
# 25 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
#define __CORE_CMINSTR_H 
# 286 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline void __NOP(void)
{
  __asm volatile ("nop");
}







__attribute__( ( always_inline ) ) static inline void __WFI(void)
{
  __asm volatile ("wfi");
}







__attribute__( ( always_inline ) ) static inline void __WFE(void)
{
  __asm volatile ("wfe");
}






__attribute__( ( always_inline ) ) static inline void __SEV(void)
{
  __asm volatile ("sev");
}
# 330 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline void __ISB(void)
{
  __asm volatile ("isb");
}







__attribute__( ( always_inline ) ) static inline void __DSB(void)
{
  __asm volatile ("dsb");
}







__attribute__( ( always_inline ) ) static inline void __DMB(void)
{
  __asm volatile ("dmb");
}
# 365 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __REV(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 381 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 397 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline int32_t __REVSH(int32_t value)
{
  uint32_t result;

  __asm volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 414 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{

  __asm volatile ("ror %0, %0, %1" : "+r" (op1) : "r" (op2) );
  return(op1);
}
# 431 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __asm volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
   return(result);
}
# 447 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint8_t __LDREXB(volatile uint8_t *addr)
{
    uint8_t result;

   __asm volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
   return(result);
}
# 463 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint16_t __LDREXH(volatile uint16_t *addr)
{
    uint16_t result;

   __asm volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
   return(result);
}
# 479 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __asm volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
   return(result);
}
# 497 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
{
   uint32_t result;

   __asm volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
   return(result);
}
# 515 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
{
   uint32_t result;

   __asm volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
   return(result);
}
# 533 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __asm volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
   return(result);
}







__attribute__( ( always_inline ) ) static inline void __CLREX(void)
{
  __asm volatile ("clrex");
}
# 561 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
#define __SSAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
# 577 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
#define __USAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
# 592 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint8_t __CLZ(uint32_t value)
{
  uint8_t result;

  __asm volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 190 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h" 1
# 39 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
#define __CORE_CMFUNC_H 
# 329 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i" : : : "memory");
}







__attribute__( ( always_inline ) ) static inline void __disable_irq(void)
{
  __asm volatile ("cpsid i" : : : "memory");
}
# 352 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, control" : "=r" (result) );
  return(result);
}
# 367 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_CONTROL(uint32_t control)
{
  __asm volatile ("MSR control, %0" : : "r" (control) : "memory");
}
# 379 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_IPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, ipsr" : "=r" (result) );
  return(result);
}
# 394 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_APSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, apsr" : "=r" (result) );
  return(result);
}
# 409 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_xPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, xpsr" : "=r" (result) );
  return(result);
}
# 424 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_PSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, psp\n" : "=r" (result) );
  return(result);
}
# 439 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_PSP(uint32_t topOfProcStack)
{
  __asm volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
}
# 451 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_MSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, msp\n" : "=r" (result) );
  return(result);
}
# 466 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_MSP(uint32_t topOfMainStack)
{
  __asm volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
}
# 478 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, primask" : "=r" (result) );
  return(result);
}
# 493 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_PRIMASK(uint32_t priMask)
{
  __asm volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
}
# 506 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __enable_fault_irq(void)
{
  __asm volatile ("cpsie f" : : : "memory");
}







__attribute__( ( always_inline ) ) static inline void __disable_fault_irq(void)
{
  __asm volatile ("cpsid f" : : : "memory");
}
# 529 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, basepri_max" : "=r" (result) );
  return(result);
}
# 544 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_BASEPRI(uint32_t value)
{
  __asm volatile ("MSR basepri, %0" : : "r" (value) : "memory");
}
# 556 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_FAULTMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, faultmask" : "=r" (result) );
  return(result);
}
# 571 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_FAULTMASK(uint32_t faultMask)
{
  __asm volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
}
# 587 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_FPSCR(void)
{

  uint32_t result;


  __asm volatile ("");
  __asm volatile ("VMRS %0, fpscr" : "=r" (result) );
  __asm volatile ("");
  return(result);



}
# 609 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_FPSCR(uint32_t fpscr)
{


  __asm volatile ("");
  __asm volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
  __asm volatile ("");

}
# 191 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmSimd.h" 1
# 43 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmSimd.h"
#define __CORE_CMSIMD_H 
# 158 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmSimd.h"
__attribute__( ( always_inline ) ) static inline uint32_t __SADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__( ( always_inline ) ) static inline uint32_t __SSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__( ( always_inline ) ) static inline uint32_t __SADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USAD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

#define __SSAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })






#define __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })






__attribute__( ( always_inline ) ) static inline uint32_t __UXTB16(uint32_t op1)
{
  uint32_t result;

  __asm volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __asm volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMUAD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMUADX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__( ( always_inline ) ) static inline uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMUSD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__( ( always_inline ) ) static inline uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SEL (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QADD(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QSUB(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

#define __PKHBT(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; })






#define __PKHTB(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); if (ARG3 == 0) __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); else __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; })
# 683 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cmSimd.h"
__attribute__( ( always_inline ) ) static inline uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
{
 int32_t result;

 __asm volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
 return(result);
}
# 192 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h" 2






#define __CORE_CM7_H_DEPENDANT 
# 249 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
#define __I volatile const

#define __O volatile
#define __IO volatile
# 281 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef union
{
  struct
  {



    uint32_t _reserved0:16;
    uint32_t GE:4;
    uint32_t _reserved1:7;

    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} APSR_Type;




typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:23;
  } b;
  uint32_t w;
} IPSR_Type;




typedef union
{
  struct
  {
    uint32_t ISR:9;



    uint32_t _reserved0:7;
    uint32_t GE:4;
    uint32_t _reserved1:4;

    uint32_t T:1;
    uint32_t IT:2;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} xPSR_Type;




typedef union
{
  struct
  {
    uint32_t nPRIV:1;
    uint32_t SPSEL:1;
    uint32_t FPCA:1;
    uint32_t _reserved0:29;
  } b;
  uint32_t w;
} CONTROL_Type;
# 366 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
  volatile uint32_t ISER[8];
       uint32_t RESERVED0[24];
  volatile uint32_t ICER[8];
       uint32_t RSERVED1[24];
  volatile uint32_t ISPR[8];
       uint32_t RESERVED2[24];
  volatile uint32_t ICPR[8];
       uint32_t RESERVED3[24];
  volatile uint32_t IABR[8];
       uint32_t RESERVED4[56];
  volatile uint8_t IP[240];
       uint32_t RESERVED5[644];
  volatile uint32_t STIR;
} NVIC_Type;


#define NVIC_STIR_INTID_Pos 0
#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos)
# 398 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint8_t SHPR[12];
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR;
  volatile uint32_t HFSR;
  volatile uint32_t DFSR;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
  volatile uint32_t AFSR;
  volatile const uint32_t ID_PFR[2];
  volatile const uint32_t ID_DFR;
  volatile const uint32_t ID_AFR;
  volatile const uint32_t ID_MFR[4];
  volatile const uint32_t ID_ISAR[5];
       uint32_t RESERVED0[1];
  volatile const uint32_t CLIDR;
  volatile const uint32_t CTR;
  volatile const uint32_t CCSIDR;
  volatile uint32_t CSSELR;
  volatile uint32_t CPACR;
       uint32_t RESERVED3[93];
  volatile uint32_t STIR;
       uint32_t RESERVED4[15];
  volatile const uint32_t MVFR0;
  volatile const uint32_t MVFR1;
  volatile const uint32_t MVFR2;
       uint32_t RESERVED5[1];
  volatile uint32_t ICIALLU;
       uint32_t RESERVED6[1];
  volatile uint32_t ICIMVAU;
  volatile uint32_t DCIMVAU;
  volatile uint32_t DCISW;
  volatile uint32_t DCCMVAU;
  volatile uint32_t DCCMVAC;
  volatile uint32_t DCCSW;
  volatile uint32_t DCCIMVAC;
  volatile uint32_t DCCISW;
       uint32_t RESERVED7[6];
  volatile uint32_t ITCMCR;
  volatile uint32_t DTCMCR;
  volatile uint32_t AHBPCR;
  volatile uint32_t CACR;
  volatile uint32_t AHBSCR;
       uint32_t RESERVED8[1];
  volatile uint32_t ABFSR;
} SCB_Type;


#define SCB_CPUID_IMPLEMENTER_Pos 24
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)

#define SCB_CPUID_VARIANT_Pos 20
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)

#define SCB_CPUID_ARCHITECTURE_Pos 16
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)

#define SCB_CPUID_PARTNO_Pos 4
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)

#define SCB_CPUID_REVISION_Pos 0
#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos)


#define SCB_ICSR_NMIPENDSET_Pos 31
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)

#define SCB_ICSR_PENDSVSET_Pos 28
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)

#define SCB_ICSR_PENDSVCLR_Pos 27
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)

#define SCB_ICSR_PENDSTSET_Pos 26
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)

#define SCB_ICSR_PENDSTCLR_Pos 25
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)

#define SCB_ICSR_ISRPREEMPT_Pos 23
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)

#define SCB_ICSR_ISRPENDING_Pos 22
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)

#define SCB_ICSR_VECTPENDING_Pos 12
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)

#define SCB_ICSR_RETTOBASE_Pos 11
#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)

#define SCB_ICSR_VECTACTIVE_Pos 0
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)


#define SCB_VTOR_TBLOFF_Pos 7
#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)


#define SCB_AIRCR_VECTKEY_Pos 16
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)

#define SCB_AIRCR_VECTKEYSTAT_Pos 16
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)

#define SCB_AIRCR_ENDIANESS_Pos 15
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)

#define SCB_AIRCR_PRIGROUP_Pos 8
#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)

#define SCB_AIRCR_SYSRESETREQ_Pos 2
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)

#define SCB_AIRCR_VECTCLRACTIVE_Pos 1
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)

#define SCB_AIRCR_VECTRESET_Pos 0
#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos)


#define SCB_SCR_SEVONPEND_Pos 4
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)

#define SCB_SCR_SLEEPDEEP_Pos 2
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)

#define SCB_SCR_SLEEPONEXIT_Pos 1
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)


#define SCB_CCR_BP_Pos 18
#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos)

#define SCB_CCR_IC_Pos 17
#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos)

#define SCB_CCR_DC_Pos 16
#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos)

#define SCB_CCR_STKALIGN_Pos 9
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)

#define SCB_CCR_BFHFNMIGN_Pos 8
#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)

#define SCB_CCR_DIV_0_TRP_Pos 4
#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)

#define SCB_CCR_UNALIGN_TRP_Pos 3
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)

#define SCB_CCR_USERSETMPEND_Pos 1
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)

#define SCB_CCR_NONBASETHRDENA_Pos 0
#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos)


#define SCB_SHCSR_USGFAULTENA_Pos 18
#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)

#define SCB_SHCSR_BUSFAULTENA_Pos 17
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)

#define SCB_SHCSR_MEMFAULTENA_Pos 16
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)

#define SCB_SHCSR_SVCALLPENDED_Pos 15
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)

#define SCB_SHCSR_BUSFAULTPENDED_Pos 14
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)

#define SCB_SHCSR_MEMFAULTPENDED_Pos 13
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)

#define SCB_SHCSR_USGFAULTPENDED_Pos 12
#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)

#define SCB_SHCSR_SYSTICKACT_Pos 11
#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)

#define SCB_SHCSR_PENDSVACT_Pos 10
#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)

#define SCB_SHCSR_MONITORACT_Pos 8
#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)

#define SCB_SHCSR_SVCALLACT_Pos 7
#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)

#define SCB_SHCSR_USGFAULTACT_Pos 3
#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)

#define SCB_SHCSR_BUSFAULTACT_Pos 1
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)

#define SCB_SHCSR_MEMFAULTACT_Pos 0
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos)


#define SCB_CFSR_USGFAULTSR_Pos 16
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)

#define SCB_CFSR_BUSFAULTSR_Pos 8
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)

#define SCB_CFSR_MEMFAULTSR_Pos 0
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)


#define SCB_HFSR_DEBUGEVT_Pos 31
#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)

#define SCB_HFSR_FORCED_Pos 30
#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)

#define SCB_HFSR_VECTTBL_Pos 1
#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)


#define SCB_DFSR_EXTERNAL_Pos 4
#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)

#define SCB_DFSR_VCATCH_Pos 3
#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)

#define SCB_DFSR_DWTTRAP_Pos 2
#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)

#define SCB_DFSR_BKPT_Pos 1
#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)

#define SCB_DFSR_HALTED_Pos 0
#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos)


#define SCB_CLIDR_LOUU_Pos 27
#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos)

#define SCB_CLIDR_LOC_Pos 24
#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_FORMAT_Pos)


#define SCB_CTR_FORMAT_Pos 29
#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos)

#define SCB_CTR_CWG_Pos 24
#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos)

#define SCB_CTR_ERG_Pos 20
#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos)

#define SCB_CTR_DMINLINE_Pos 16
#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos)

#define SCB_CTR_IMINLINE_Pos 0
#define SCB_CTR_IMINLINE_Msk (0xFUL << SCB_CTR_IMINLINE_Pos)


#define SCB_CCSIDR_WT_Pos 31
#define SCB_CCSIDR_WT_Msk (7UL << SCB_CCSIDR_WT_Pos)

#define SCB_CCSIDR_WB_Pos 30
#define SCB_CCSIDR_WB_Msk (7UL << SCB_CCSIDR_WB_Pos)

#define SCB_CCSIDR_RA_Pos 29
#define SCB_CCSIDR_RA_Msk (7UL << SCB_CCSIDR_RA_Pos)

#define SCB_CCSIDR_WA_Pos 28
#define SCB_CCSIDR_WA_Msk (7UL << SCB_CCSIDR_WA_Pos)

#define SCB_CCSIDR_NUMSETS_Pos 13
#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)

#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3
#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)

#define SCB_CCSIDR_LINESIZE_Pos 0
#define SCB_CCSIDR_LINESIZE_Msk (7UL << SCB_CCSIDR_LINESIZE_Pos)


#define SCB_CSSELR_LEVEL_Pos 0
#define SCB_CSSELR_LEVEL_Msk (1UL << SCB_CSSELR_LEVEL_Pos)

#define SCB_CSSELR_IND_Pos 0
#define SCB_CSSELR_IND_Msk (1UL << SCB_CSSELR_IND_Pos)


#define SCB_STIR_INTID_Pos 0
#define SCB_STIR_INTID_Msk (0x1FFUL << SCB_STIR_INTID_Pos)


#define SCB_ITCMCR_SZ_Pos 3
#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos)

#define SCB_ITCMCR_RETEN_Pos 2
#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos)

#define SCB_ITCMCR_RMW_Pos 1
#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos)

#define SCB_ITCMCR_EN_Pos 0
#define SCB_ITCMCR_EN_Msk (1UL << SCB_ITCMCR_EN_Pos)



#define SCB_DTCMCR_SZ_Pos 3
#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos)

#define SCB_DTCMCR_RETEN_Pos 2
#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos)

#define SCB_DTCMCR_RMW_Pos 1
#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos)

#define SCB_DTCMCR_EN_Pos 0
#define SCB_DTCMCR_EN_Msk (1UL << SCB_DTCMCR_EN_Pos)


#define SCB_AHBPCR_SZ_Pos 1
#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos)

#define SCB_AHBPCR_EN_Pos 0
#define SCB_AHBPCR_EN_Msk (1UL << SCB_AHBPCR_EN_Pos)


#define SCB_CACR_FORCEWT_Pos 2
#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos)

#define SCB_CACR_ECCEN_Pos 1
#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos)

#define SCB_CACR_SIWT_Pos 0
#define SCB_CACR_SIWT_Msk (1UL << SCB_CACR_SIWT_Pos)


#define SCB_AHBSCR_INITCOUNT_Pos 11
#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)

#define SCB_AHBSCR_TPRI_Pos 2
#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos)

#define SCB_AHBSCR_CTL_Pos 0
#define SCB_AHBSCR_CTL_Msk (3UL << SCB_AHBPCR_CTL_Pos)


#define SCB_ABFSR_AXIMTYPE_Pos 8
#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos)

#define SCB_ABFSR_EPPB_Pos 4
#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos)

#define SCB_ABFSR_AXIM_Pos 3
#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos)

#define SCB_ABFSR_AHBP_Pos 2
#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos)

#define SCB_ABFSR_DTCM_Pos 1
#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos)

#define SCB_ABFSR_ITCM_Pos 0
#define SCB_ABFSR_ITCM_Msk (1UL << SCB_ABFSR_ITCM_Pos)
# 782 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
       uint32_t RESERVED0[1];
  volatile const uint32_t ICTR;
  volatile uint32_t ACTLR;
} SCnSCB_Type;


#define SCnSCB_ICTR_INTLINESNUM_Pos 0
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)


#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12
#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)

#define SCnSCB_ACTLR_DISRAMODE_Pos 11
#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)

#define SCnSCB_ACTLR_FPEXCODIS_Pos 10
#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)

#define SCnSCB_ACTLR_DISFOLD_Pos 2
#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)

#define SCnSCB_ACTLR_DISMCYCINT_Pos 0
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)
# 820 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t LOAD;
  volatile uint32_t VAL;
  volatile const uint32_t CALIB;
} SysTick_Type;


#define SysTick_CTRL_COUNTFLAG_Pos 16
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)

#define SysTick_CTRL_CLKSOURCE_Pos 2
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)

#define SysTick_CTRL_TICKINT_Pos 1
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)

#define SysTick_CTRL_ENABLE_Pos 0
#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos)


#define SysTick_LOAD_RELOAD_Pos 0
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)


#define SysTick_VAL_CURRENT_Pos 0
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)


#define SysTick_CALIB_NOREF_Pos 31
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)

#define SysTick_CALIB_SKEW_Pos 30
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)

#define SysTick_CALIB_TENMS_Pos 0
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)
# 870 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
  volatile union
  {
    volatile uint8_t u8;
    volatile uint16_t u16;
    volatile uint32_t u32;
  } PORT [32];
       uint32_t RESERVED0[864];
  volatile uint32_t TER;
       uint32_t RESERVED1[15];
  volatile uint32_t TPR;
       uint32_t RESERVED2[15];
  volatile uint32_t TCR;
       uint32_t RESERVED3[29];
  volatile uint32_t IWR;
  volatile const uint32_t IRR;
  volatile uint32_t IMCR;
       uint32_t RESERVED4[43];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
       uint32_t RESERVED5[6];
  volatile const uint32_t PID4;
  volatile const uint32_t PID5;
  volatile const uint32_t PID6;
  volatile const uint32_t PID7;
  volatile const uint32_t PID0;
  volatile const uint32_t PID1;
  volatile const uint32_t PID2;
  volatile const uint32_t PID3;
  volatile const uint32_t CID0;
  volatile const uint32_t CID1;
  volatile const uint32_t CID2;
  volatile const uint32_t CID3;
} ITM_Type;


#define ITM_TPR_PRIVMASK_Pos 0
#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos)


#define ITM_TCR_BUSY_Pos 23
#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)

#define ITM_TCR_TraceBusID_Pos 16
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)

#define ITM_TCR_GTSFREQ_Pos 10
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)

#define ITM_TCR_TSPrescale_Pos 8
#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)

#define ITM_TCR_SWOENA_Pos 4
#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)

#define ITM_TCR_DWTENA_Pos 3
#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)

#define ITM_TCR_SYNCENA_Pos 2
#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)

#define ITM_TCR_TSENA_Pos 1
#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)

#define ITM_TCR_ITMENA_Pos 0
#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos)


#define ITM_IWR_ATVALIDM_Pos 0
#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos)


#define ITM_IRR_ATREADYM_Pos 0
#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos)


#define ITM_IMCR_INTEGRATION_Pos 0
#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos)


#define ITM_LSR_ByteAcc_Pos 2
#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)

#define ITM_LSR_Access_Pos 1
#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)

#define ITM_LSR_Present_Pos 0
#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos)
# 971 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t CYCCNT;
  volatile uint32_t CPICNT;
  volatile uint32_t EXCCNT;
  volatile uint32_t SLEEPCNT;
  volatile uint32_t LSUCNT;
  volatile uint32_t FOLDCNT;
  volatile const uint32_t PCSR;
  volatile uint32_t COMP0;
  volatile uint32_t MASK0;
  volatile uint32_t FUNCTION0;
       uint32_t RESERVED0[1];
  volatile uint32_t COMP1;
  volatile uint32_t MASK1;
  volatile uint32_t FUNCTION1;
       uint32_t RESERVED1[1];
  volatile uint32_t COMP2;
  volatile uint32_t MASK2;
  volatile uint32_t FUNCTION2;
       uint32_t RESERVED2[1];
  volatile uint32_t COMP3;
  volatile uint32_t MASK3;
  volatile uint32_t FUNCTION3;
       uint32_t RESERVED3[981];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
} DWT_Type;


#define DWT_CTRL_NUMCOMP_Pos 28
#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)

#define DWT_CTRL_NOTRCPKT_Pos 27
#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)

#define DWT_CTRL_NOEXTTRIG_Pos 26
#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)

#define DWT_CTRL_NOCYCCNT_Pos 25
#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)

#define DWT_CTRL_NOPRFCNT_Pos 24
#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)

#define DWT_CTRL_CYCEVTENA_Pos 22
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)

#define DWT_CTRL_FOLDEVTENA_Pos 21
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)

#define DWT_CTRL_LSUEVTENA_Pos 20
#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)

#define DWT_CTRL_SLEEPEVTENA_Pos 19
#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)

#define DWT_CTRL_EXCEVTENA_Pos 18
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)

#define DWT_CTRL_CPIEVTENA_Pos 17
#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)

#define DWT_CTRL_EXCTRCENA_Pos 16
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)

#define DWT_CTRL_PCSAMPLENA_Pos 12
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)

#define DWT_CTRL_SYNCTAP_Pos 10
#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)

#define DWT_CTRL_CYCTAP_Pos 9
#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)

#define DWT_CTRL_POSTINIT_Pos 5
#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)

#define DWT_CTRL_POSTPRESET_Pos 1
#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)

#define DWT_CTRL_CYCCNTENA_Pos 0
#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos)


#define DWT_CPICNT_CPICNT_Pos 0
#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos)


#define DWT_EXCCNT_EXCCNT_Pos 0
#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)


#define DWT_SLEEPCNT_SLEEPCNT_Pos 0
#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)


#define DWT_LSUCNT_LSUCNT_Pos 0
#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)


#define DWT_FOLDCNT_FOLDCNT_Pos 0
#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)


#define DWT_MASK_MASK_Pos 0
#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos)


#define DWT_FUNCTION_MATCHED_Pos 24
#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)

#define DWT_FUNCTION_DATAVADDR1_Pos 16
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)

#define DWT_FUNCTION_DATAVADDR0_Pos 12
#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)

#define DWT_FUNCTION_DATAVSIZE_Pos 10
#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)

#define DWT_FUNCTION_LNK1ENA_Pos 9
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)

#define DWT_FUNCTION_DATAVMATCH_Pos 8
#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)

#define DWT_FUNCTION_CYCMATCH_Pos 7
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)

#define DWT_FUNCTION_EMITRANGE_Pos 5
#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)

#define DWT_FUNCTION_FUNCTION_Pos 0
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos)
# 1119 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
  volatile uint32_t SSPSR;
  volatile uint32_t CSPSR;
       uint32_t RESERVED0[2];
  volatile uint32_t ACPR;
       uint32_t RESERVED1[55];
  volatile uint32_t SPPR;
       uint32_t RESERVED2[131];
  volatile const uint32_t FFSR;
  volatile uint32_t FFCR;
  volatile const uint32_t FSCR;
       uint32_t RESERVED3[759];
  volatile const uint32_t TRIGGER;
  volatile const uint32_t FIFO0;
  volatile const uint32_t ITATBCTR2;
       uint32_t RESERVED4[1];
  volatile const uint32_t ITATBCTR0;
  volatile const uint32_t FIFO1;
  volatile uint32_t ITCTRL;
       uint32_t RESERVED5[39];
  volatile uint32_t CLAIMSET;
  volatile uint32_t CLAIMCLR;
       uint32_t RESERVED7[8];
  volatile const uint32_t DEVID;
  volatile const uint32_t DEVTYPE;
} TPI_Type;


#define TPI_ACPR_PRESCALER_Pos 0
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)


#define TPI_SPPR_TXMODE_Pos 0
#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos)


#define TPI_FFSR_FtNonStop_Pos 3
#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)

#define TPI_FFSR_TCPresent_Pos 2
#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)

#define TPI_FFSR_FtStopped_Pos 1
#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)

#define TPI_FFSR_FlInProg_Pos 0
#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos)


#define TPI_FFCR_TrigIn_Pos 8
#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)

#define TPI_FFCR_EnFCont_Pos 1
#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)


#define TPI_TRIGGER_TRIGGER_Pos 0
#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos)


#define TPI_FIFO0_ITM_ATVALID_Pos 29
#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)

#define TPI_FIFO0_ITM_bytecount_Pos 27
#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)

#define TPI_FIFO0_ETM_ATVALID_Pos 26
#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)

#define TPI_FIFO0_ETM_bytecount_Pos 24
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)

#define TPI_FIFO0_ETM2_Pos 16
#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)

#define TPI_FIFO0_ETM1_Pos 8
#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)

#define TPI_FIFO0_ETM0_Pos 0
#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos)


#define TPI_ITATBCTR2_ATREADY_Pos 0
#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)


#define TPI_FIFO1_ITM_ATVALID_Pos 29
#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)

#define TPI_FIFO1_ITM_bytecount_Pos 27
#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)

#define TPI_FIFO1_ETM_ATVALID_Pos 26
#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)

#define TPI_FIFO1_ETM_bytecount_Pos 24
#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)

#define TPI_FIFO1_ITM2_Pos 16
#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)

#define TPI_FIFO1_ITM1_Pos 8
#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)

#define TPI_FIFO1_ITM0_Pos 0
#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos)


#define TPI_ITATBCTR0_ATREADY_Pos 0
#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)


#define TPI_ITCTRL_Mode_Pos 0
#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos)


#define TPI_DEVID_NRZVALID_Pos 11
#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)

#define TPI_DEVID_MANCVALID_Pos 10
#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)

#define TPI_DEVID_PTINVALID_Pos 9
#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)

#define TPI_DEVID_MinBufSz_Pos 6
#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)

#define TPI_DEVID_AsynClkIn_Pos 5
#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)

#define TPI_DEVID_NrTraceInput_Pos 0
#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos)


#define TPI_DEVTYPE_SubType_Pos 0
#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos)

#define TPI_DEVTYPE_MajorType_Pos 4
#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
# 1273 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
  volatile const uint32_t TYPE;
  volatile uint32_t CTRL;
  volatile uint32_t RNR;
  volatile uint32_t RBAR;
  volatile uint32_t RASR;
  volatile uint32_t RBAR_A1;
  volatile uint32_t RASR_A1;
  volatile uint32_t RBAR_A2;
  volatile uint32_t RASR_A2;
  volatile uint32_t RBAR_A3;
  volatile uint32_t RASR_A3;
} MPU_Type;


#define MPU_TYPE_IREGION_Pos 16
#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)

#define MPU_TYPE_DREGION_Pos 8
#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)

#define MPU_TYPE_SEPARATE_Pos 0
#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos)


#define MPU_CTRL_PRIVDEFENA_Pos 2
#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)

#define MPU_CTRL_HFNMIENA_Pos 1
#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)

#define MPU_CTRL_ENABLE_Pos 0
#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos)


#define MPU_RNR_REGION_Pos 0
#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos)


#define MPU_RBAR_ADDR_Pos 5
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)

#define MPU_RBAR_VALID_Pos 4
#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)

#define MPU_RBAR_REGION_Pos 0
#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos)


#define MPU_RASR_ATTRS_Pos 16
#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)

#define MPU_RASR_XN_Pos 28
#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)

#define MPU_RASR_AP_Pos 24
#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)

#define MPU_RASR_TEX_Pos 19
#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)

#define MPU_RASR_S_Pos 18
#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)

#define MPU_RASR_C_Pos 17
#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)

#define MPU_RASR_B_Pos 16
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)

#define MPU_RASR_SRD_Pos 8
#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)

#define MPU_RASR_SIZE_Pos 1
#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)

#define MPU_RASR_ENABLE_Pos 0
#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos)
# 1366 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
       uint32_t RESERVED0[1];
  volatile uint32_t FPCCR;
  volatile uint32_t FPCAR;
  volatile uint32_t FPDSCR;
  volatile const uint32_t MVFR0;
  volatile const uint32_t MVFR1;
} FPU_Type;


#define FPU_FPCCR_ASPEN_Pos 31
#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)

#define FPU_FPCCR_LSPEN_Pos 30
#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)

#define FPU_FPCCR_MONRDY_Pos 8
#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)

#define FPU_FPCCR_BFRDY_Pos 6
#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)

#define FPU_FPCCR_MMRDY_Pos 5
#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)

#define FPU_FPCCR_HFRDY_Pos 4
#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)

#define FPU_FPCCR_THREAD_Pos 3
#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)

#define FPU_FPCCR_USER_Pos 1
#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)

#define FPU_FPCCR_LSPACT_Pos 0
#define FPU_FPCCR_LSPACT_Msk (1UL << FPU_FPCCR_LSPACT_Pos)


#define FPU_FPCAR_ADDRESS_Pos 3
#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)


#define FPU_FPDSCR_AHP_Pos 26
#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)

#define FPU_FPDSCR_DN_Pos 25
#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)

#define FPU_FPDSCR_FZ_Pos 24
#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)

#define FPU_FPDSCR_RMode_Pos 22
#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)


#define FPU_MVFR0_FP_rounding_modes_Pos 28
#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)

#define FPU_MVFR0_Short_vectors_Pos 24
#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)

#define FPU_MVFR0_Square_root_Pos 20
#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)

#define FPU_MVFR0_Divide_Pos 16
#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)

#define FPU_MVFR0_FP_excep_trapping_Pos 12
#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)

#define FPU_MVFR0_Double_precision_Pos 8
#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)

#define FPU_MVFR0_Single_precision_Pos 4
#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)

#define FPU_MVFR0_A_SIMD_registers_Pos 0
#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)


#define FPU_MVFR1_FP_fused_MAC_Pos 28
#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)

#define FPU_MVFR1_FP_HPFP_Pos 24
#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)

#define FPU_MVFR1_D_NaN_mode_Pos 4
#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)

#define FPU_MVFR1_FtZ_mode_Pos 0
#define FPU_MVFR1_FtZ_mode_Msk (0xFUL << FPU_MVFR1_FtZ_mode_Pos)
# 1471 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
typedef struct
{
  volatile uint32_t DHCSR;
  volatile uint32_t DCRSR;
  volatile uint32_t DCRDR;
  volatile uint32_t DEMCR;
} CoreDebug_Type;


#define CoreDebug_DHCSR_DBGKEY_Pos 16
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)

#define CoreDebug_DHCSR_S_RESET_ST_Pos 25
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)

#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)

#define CoreDebug_DHCSR_S_LOCKUP_Pos 19
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)

#define CoreDebug_DHCSR_S_SLEEP_Pos 18
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)

#define CoreDebug_DHCSR_S_HALT_Pos 17
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)

#define CoreDebug_DHCSR_S_REGRDY_Pos 16
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)

#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)

#define CoreDebug_DHCSR_C_MASKINTS_Pos 3
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)

#define CoreDebug_DHCSR_C_STEP_Pos 2
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)

#define CoreDebug_DHCSR_C_HALT_Pos 1
#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)

#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)


#define CoreDebug_DCRSR_REGWnR_Pos 16
#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)

#define CoreDebug_DCRSR_REGSEL_Pos 0
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)


#define CoreDebug_DEMCR_TRCENA_Pos 24
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)

#define CoreDebug_DEMCR_MON_REQ_Pos 19
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)

#define CoreDebug_DEMCR_MON_STEP_Pos 18
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)

#define CoreDebug_DEMCR_MON_PEND_Pos 17
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)

#define CoreDebug_DEMCR_MON_EN_Pos 16
#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)

#define CoreDebug_DEMCR_VC_HARDERR_Pos 10
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)

#define CoreDebug_DEMCR_VC_INTERR_Pos 9
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)

#define CoreDebug_DEMCR_VC_BUSERR_Pos 8
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)

#define CoreDebug_DEMCR_VC_STATERR_Pos 7
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)

#define CoreDebug_DEMCR_VC_CHKERR_Pos 6
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)

#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)

#define CoreDebug_DEMCR_VC_MMERR_Pos 4
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)

#define CoreDebug_DEMCR_VC_CORERESET_Pos 0
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)
# 1573 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
#define SCS_BASE (0xE000E000UL)
#define ITM_BASE (0xE0000000UL)
#define DWT_BASE (0xE0001000UL)
#define TPI_BASE (0xE0040000UL)
#define CoreDebug_BASE (0xE000EDF0UL)
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define SCB_BASE (SCS_BASE + 0x0D00UL)

#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
#define SCB ((SCB_Type *) SCB_BASE )
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define NVIC ((NVIC_Type *) NVIC_BASE )
#define ITM ((ITM_Type *) ITM_BASE )
#define DWT ((DWT_Type *) DWT_BASE )
#define TPI ((TPI_Type *) TPI_BASE )
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)


#define MPU_BASE (SCS_BASE + 0x0D90UL)
#define MPU ((MPU_Type *) MPU_BASE )



#define FPU_BASE (SCS_BASE + 0x0F30UL)
#define FPU ((FPU_Type *) FPU_BASE )
# 1635 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);

  reg_value = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;
  reg_value &= ~((0xFFFFUL << 16) | (7UL << 8));
  reg_value = (reg_value |
                ((uint32_t)0x5FA << 16) |
                (PriorityGroupTmp << 8));
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = reg_value;
}
# 1655 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8)) >> 8);
}
# 1667 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline void NVIC_EnableIRQ(IRQn_Type IRQn)
{

  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));
}
# 1680 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1696 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  return((uint32_t) ((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
}
# 1708 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1720 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1735 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline uint32_t NVIC_GetActive(IRQn_Type IRQn)
{
  return((uint32_t)((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
}
# 1750 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - 3)) & 0xff); }
  else {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[(uint32_t)(IRQn)] = ((priority << (8 - 3)) & 0xff); }
}
# 1770 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{

  if(IRQn < 0) {
    return((uint32_t)(((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHPR[((uint32_t)(IRQn) & 0xF)-4] >> (8 - 3))); }
  else {
    return((uint32_t)(((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[(uint32_t)(IRQn)] >> (8 - 3))); }
}
# 1792 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > 3) ? 3 : 7 - PriorityGroupTmp;
  SubPriorityBits = ((PriorityGroupTmp + 3) < 7) ? 0 : PriorityGroupTmp - 7 + 3;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority & ((1 << (SubPriorityBits )) - 1)))
         );
}
# 1820 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > 3) ? 3 : 7 - PriorityGroupTmp;
  SubPriorityBits = ((PriorityGroupTmp + 3) < 7) ? 0 : PriorityGroupTmp - 7 + 3;

  *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
  *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
}






static inline void NVIC_SystemReset(void)
{
  __DSB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = ((0x5FA << 16) |
                 (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8)) |
                 (1UL << 2));
  __DSB();
  while(1);
}
# 1860 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )
#define CCSIDR_LSSHIFT(x) (((x) & SCB_CCSIDR_LINESIZE_Msk ) >> SCB_CCSIDR_LINESIZE_Pos )






static inline void SCB_EnableICache(void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0;
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR |= (1UL << 17);
    __DSB();
    __ISB();

}






static inline void SCB_DisableICache(void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR &= ~(1UL << 17);
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0;
    __DSB();
    __ISB();

}






static inline void SCB_InvalidateICache(void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0;
    __DSB();
    __ISB();

}






static inline void SCB_EnableDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCISW = sw;
            } while(tmpways--);
        } while(sets--);
    __DSB();

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR |= (1UL << 16);

    __DSB();
    __ISB();

}






static inline void SCB_DisableDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR &= ~(1UL << 16);

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCISW = sw;
            } while(tmpways--);
        } while(sets--);


    __DSB();
    __ISB();

}






static inline void SCB_InvalidateDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCISW = sw;
            } while(tmpways--);
        } while(sets--);

    __DSB();
    __ISB();

}






static inline void SCB_CleanDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCSW = sw;
            } while(tmpways--);
        } while(sets--);

    __DSB();
    __ISB();

}






static inline void SCB_CleanInvalidateDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCISW = sw;
            } while(tmpways--);
        } while(sets--);

    __DSB();
    __ISB();

}
# 2109 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > (0xFFFFFFUL << 0)) return (1);

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = ticks - 1;
  NVIC_SetPriority (SysTick_IRQn, (1<<3) - 1);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2) |
                   (1UL << 1) |
                   (1UL << 0);
  return (0);
}
# 2135 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
extern volatile int32_t ITM_RxBuffer;
#define ITM_RXBUFFER_EMPTY 0x5AA55AA5
# 2149 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline uint32_t ITM_SendChar (uint32_t ch)
{
  if ((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL << 0)) &&
      (((ITM_Type *) (0xE0000000UL) )->TER & (1UL << 0) ) )
  {
    while (((ITM_Type *) (0xE0000000UL) )->PORT[0].u32 == 0);
    ((ITM_Type *) (0xE0000000UL) )->PORT[0].u8 = (uint8_t) ch;
  }
  return (ch);
}
# 2168 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline int32_t ITM_ReceiveChar (void) {
  int32_t ch = -1;

  if (ITM_RxBuffer != 0x5AA55AA5) {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = 0x5AA55AA5;
  }

  return (ch);
}
# 2187 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\cmsis\\CMSIS\\Include/core_cm7.h"
static inline int32_t ITM_CheckChar (void) {

  if (ITM_RxBuffer == 0x5AA55AA5) {
    return (0);
  } else {
    return (1);
  }
}
# 318 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2

# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/system_samv71.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/system_samv71.h"
#define SYSTEM_SAMV71_H_INCLUDED 
# 43 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/system_samv71.h"
extern uint32_t SystemCoreClock;





void SystemInit(void);





void SystemCoreClockUpdate(void);




void system_init_flash(uint32_t dw_clk);

void sysclk_enable_usb(void);
void sysclk_disable_usb(void);
# 320 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 330 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_acc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_acc.h"
#define _SAMV71_ACC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_acc.h"
typedef struct {
  volatile uint32_t ACC_CR;
  volatile uint32_t ACC_MR;
  volatile const uint32_t Reserved1[7];
  volatile uint32_t ACC_IER;
  volatile uint32_t ACC_IDR;
  volatile const uint32_t ACC_IMR;
  volatile const uint32_t ACC_ISR;
  volatile const uint32_t Reserved2[24];
  volatile uint32_t ACC_ACR;
  volatile const uint32_t Reserved3[19];
  volatile uint32_t ACC_WPMR;
  volatile const uint32_t ACC_WPSR;
} Acc;


#define ACC_CR_SWRST (0x1u << 0)

#define ACC_MR_SELMINUS_Pos 0
#define ACC_MR_SELMINUS_Msk (0x7u << ACC_MR_SELMINUS_Pos)
#define ACC_MR_SELMINUS(value) ((ACC_MR_SELMINUS_Msk & ((value) << ACC_MR_SELMINUS_Pos)))
#define ACC_MR_SELMINUS_TS (0x0u << 0)
#define ACC_MR_SELMINUS_ADVREFP (0x1u << 0)
#define ACC_MR_SELMINUS_DAC0 (0x2u << 0)
#define ACC_MR_SELMINUS_DAC1 (0x3u << 0)
#define ACC_MR_SELMINUS_AFE0_AD0 (0x4u << 0)
#define ACC_MR_SELMINUS_AFE0_AD1 (0x5u << 0)
#define ACC_MR_SELMINUS_AFE0_AD2 (0x6u << 0)
#define ACC_MR_SELMINUS_AFE0_AD3 (0x7u << 0)
#define ACC_MR_SELPLUS_Pos 4
#define ACC_MR_SELPLUS_Msk (0x7u << ACC_MR_SELPLUS_Pos)
#define ACC_MR_SELPLUS(value) ((ACC_MR_SELPLUS_Msk & ((value) << ACC_MR_SELPLUS_Pos)))
#define ACC_MR_SELPLUS_AFE0_AD0 (0x0u << 4)
#define ACC_MR_SELPLUS_AFE0_AD1 (0x1u << 4)
#define ACC_MR_SELPLUS_AFE0_AD2 (0x2u << 4)
#define ACC_MR_SELPLUS_AFE0_AD3 (0x3u << 4)
#define ACC_MR_SELPLUS_AFE0_AD4 (0x4u << 4)
#define ACC_MR_SELPLUS_AFE0_AD5 (0x5u << 4)
#define ACC_MR_SELPLUS_AFE1_AD0 (0x6u << 4)
#define ACC_MR_SELPLUS_AFE1_AD1 (0x7u << 4)
#define ACC_MR_ACEN (0x1u << 8)
#define ACC_MR_ACEN_DIS (0x0u << 8)
#define ACC_MR_ACEN_EN (0x1u << 8)
#define ACC_MR_EDGETYP_Pos 9
#define ACC_MR_EDGETYP_Msk (0x3u << ACC_MR_EDGETYP_Pos)
#define ACC_MR_EDGETYP(value) ((ACC_MR_EDGETYP_Msk & ((value) << ACC_MR_EDGETYP_Pos)))
#define ACC_MR_EDGETYP_RISING (0x0u << 9)
#define ACC_MR_EDGETYP_FALLING (0x1u << 9)
#define ACC_MR_EDGETYP_ANY (0x2u << 9)
#define ACC_MR_INV (0x1u << 12)
#define ACC_MR_INV_DIS (0x0u << 12)
#define ACC_MR_INV_EN (0x1u << 12)
#define ACC_MR_SELFS (0x1u << 13)
#define ACC_MR_SELFS_CE (0x0u << 13)
#define ACC_MR_SELFS_OUTPUT (0x1u << 13)
#define ACC_MR_FE (0x1u << 14)
#define ACC_MR_FE_DIS (0x0u << 14)
#define ACC_MR_FE_EN (0x1u << 14)

#define ACC_IER_CE (0x1u << 0)

#define ACC_IDR_CE (0x1u << 0)

#define ACC_IMR_CE (0x1u << 0)

#define ACC_ISR_CE (0x1u << 0)
#define ACC_ISR_SCO (0x1u << 1)
#define ACC_ISR_MASK (0x1u << 31)

#define ACC_ACR_ISEL (0x1u << 0)
#define ACC_ACR_ISEL_LOPW (0x0u << 0)
#define ACC_ACR_ISEL_HISP (0x1u << 0)
#define ACC_ACR_HYST_Pos 1
#define ACC_ACR_HYST_Msk (0x3u << ACC_ACR_HYST_Pos)
#define ACC_ACR_HYST(value) ((ACC_ACR_HYST_Msk & ((value) << ACC_ACR_HYST_Pos)))

#define ACC_WPMR_WPEN (0x1u << 0)
#define ACC_WPMR_WPKEY_Pos 8
#define ACC_WPMR_WPKEY_Msk (0xffffffu << ACC_WPMR_WPKEY_Pos)
#define ACC_WPMR_WPKEY(value) ((ACC_WPMR_WPKEY_Msk & ((value) << ACC_WPMR_WPKEY_Pos)))
#define ACC_WPMR_WPKEY_PASSWD (0x414343u << 8)

#define ACC_WPSR_WPVS (0x1u << 0)
# 331 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_aes.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_aes.h"
#define _SAMV71_AES_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_aes.h"
typedef struct {
  volatile uint32_t AES_CR;
  volatile uint32_t AES_MR;
  volatile const uint32_t Reserved1[2];
  volatile uint32_t AES_IER;
  volatile uint32_t AES_IDR;
  volatile const uint32_t AES_IMR;
  volatile const uint32_t AES_ISR;
  volatile uint32_t AES_KEYWR[8];
  volatile uint32_t AES_IDATAR[4];
  volatile const uint32_t AES_ODATAR[4];
  volatile uint32_t AES_IVR[4];
  volatile uint32_t AES_AADLENR;
  volatile uint32_t AES_CLENR;
  volatile uint32_t AES_GHASHR[4];
  volatile const uint32_t AES_TAGR[4];
  volatile const uint32_t AES_CTRR;
  volatile uint32_t AES_GCMHR[4];
} Aes;


#define AES_CR_START (0x1u << 0)
#define AES_CR_SWRST (0x1u << 8)

#define AES_MR_CIPHER (0x1u << 0)
#define AES_MR_GTAGEN (0x1u << 1)
#define AES_MR_DUALBUFF (0x1u << 3)
#define AES_MR_DUALBUFF_INACTIVE (0x0u << 3)
#define AES_MR_DUALBUFF_ACTIVE (0x1u << 3)
#define AES_MR_PROCDLY_Pos 4
#define AES_MR_PROCDLY_Msk (0xfu << AES_MR_PROCDLY_Pos)
#define AES_MR_PROCDLY(value) ((AES_MR_PROCDLY_Msk & ((value) << AES_MR_PROCDLY_Pos)))
#define AES_MR_SMOD_Pos 8
#define AES_MR_SMOD_Msk (0x3u << AES_MR_SMOD_Pos)
#define AES_MR_SMOD(value) ((AES_MR_SMOD_Msk & ((value) << AES_MR_SMOD_Pos)))
#define AES_MR_SMOD_MANUAL_START (0x0u << 8)
#define AES_MR_SMOD_AUTO_START (0x1u << 8)
#define AES_MR_SMOD_IDATAR0_START (0x2u << 8)
#define AES_MR_KEYSIZE_Pos 10
#define AES_MR_KEYSIZE_Msk (0x3u << AES_MR_KEYSIZE_Pos)
#define AES_MR_KEYSIZE(value) ((AES_MR_KEYSIZE_Msk & ((value) << AES_MR_KEYSIZE_Pos)))
#define AES_MR_KEYSIZE_AES128 (0x0u << 10)
#define AES_MR_KEYSIZE_AES192 (0x1u << 10)
#define AES_MR_KEYSIZE_AES256 (0x2u << 10)
#define AES_MR_OPMOD_Pos 12
#define AES_MR_OPMOD_Msk (0x7u << AES_MR_OPMOD_Pos)
#define AES_MR_OPMOD(value) ((AES_MR_OPMOD_Msk & ((value) << AES_MR_OPMOD_Pos)))
#define AES_MR_OPMOD_ECB (0x0u << 12)
#define AES_MR_OPMOD_CBC (0x1u << 12)
#define AES_MR_OPMOD_OFB (0x2u << 12)
#define AES_MR_OPMOD_CFB (0x3u << 12)
#define AES_MR_OPMOD_CTR (0x4u << 12)
#define AES_MR_OPMOD_GCM (0x5u << 12)
#define AES_MR_LOD (0x1u << 15)
#define AES_MR_CFBS_Pos 16
#define AES_MR_CFBS_Msk (0x7u << AES_MR_CFBS_Pos)
#define AES_MR_CFBS(value) ((AES_MR_CFBS_Msk & ((value) << AES_MR_CFBS_Pos)))
#define AES_MR_CFBS_SIZE_128BIT (0x0u << 16)
#define AES_MR_CFBS_SIZE_64BIT (0x1u << 16)
#define AES_MR_CFBS_SIZE_32BIT (0x2u << 16)
#define AES_MR_CFBS_SIZE_16BIT (0x3u << 16)
#define AES_MR_CFBS_SIZE_8BIT (0x4u << 16)
#define AES_MR_CKEY_Pos 20
#define AES_MR_CKEY_Msk (0xfu << AES_MR_CKEY_Pos)
#define AES_MR_CKEY(value) ((AES_MR_CKEY_Msk & ((value) << AES_MR_CKEY_Pos)))
#define AES_MR_CKEY_PASSWD (0xEu << 20)

#define AES_IER_DATRDY (0x1u << 0)
#define AES_IER_URAD (0x1u << 8)
#define AES_IER_TAGRDY (0x1u << 16)

#define AES_IDR_DATRDY (0x1u << 0)
#define AES_IDR_URAD (0x1u << 8)
#define AES_IDR_TAGRDY (0x1u << 16)

#define AES_IMR_DATRDY (0x1u << 0)
#define AES_IMR_URAD (0x1u << 8)
#define AES_IMR_TAGRDY (0x1u << 16)

#define AES_ISR_DATRDY (0x1u << 0)
#define AES_ISR_URAD (0x1u << 8)
#define AES_ISR_URAT_Pos 12
#define AES_ISR_URAT_Msk (0xfu << AES_ISR_URAT_Pos)
#define AES_ISR_URAT_IDR_WR_PROCESSING (0x0u << 12)
#define AES_ISR_URAT_ODR_RD_PROCESSING (0x1u << 12)
#define AES_ISR_URAT_MR_WR_PROCESSING (0x2u << 12)
#define AES_ISR_URAT_ODR_RD_SUBKGEN (0x3u << 12)
#define AES_ISR_URAT_MR_WR_SUBKGEN (0x4u << 12)
#define AES_ISR_URAT_WOR_RD_ACCESS (0x5u << 12)
#define AES_ISR_TAGRDY (0x1u << 16)

#define AES_KEYWR_KEYW_Pos 0
#define AES_KEYWR_KEYW_Msk (0xffffffffu << AES_KEYWR_KEYW_Pos)
#define AES_KEYWR_KEYW(value) ((AES_KEYWR_KEYW_Msk & ((value) << AES_KEYWR_KEYW_Pos)))

#define AES_IDATAR_IDATA_Pos 0
#define AES_IDATAR_IDATA_Msk (0xffffffffu << AES_IDATAR_IDATA_Pos)
#define AES_IDATAR_IDATA(value) ((AES_IDATAR_IDATA_Msk & ((value) << AES_IDATAR_IDATA_Pos)))

#define AES_ODATAR_ODATA_Pos 0
#define AES_ODATAR_ODATA_Msk (0xffffffffu << AES_ODATAR_ODATA_Pos)

#define AES_IVR_IV_Pos 0
#define AES_IVR_IV_Msk (0xffffffffu << AES_IVR_IV_Pos)
#define AES_IVR_IV(value) ((AES_IVR_IV_Msk & ((value) << AES_IVR_IV_Pos)))

#define AES_AADLENR_AADLEN_Pos 0
#define AES_AADLENR_AADLEN_Msk (0xffffffffu << AES_AADLENR_AADLEN_Pos)
#define AES_AADLENR_AADLEN(value) ((AES_AADLENR_AADLEN_Msk & ((value) << AES_AADLENR_AADLEN_Pos)))

#define AES_CLENR_CLEN_Pos 0
#define AES_CLENR_CLEN_Msk (0xffffffffu << AES_CLENR_CLEN_Pos)
#define AES_CLENR_CLEN(value) ((AES_CLENR_CLEN_Msk & ((value) << AES_CLENR_CLEN_Pos)))

#define AES_GHASHR_GHASH_Pos 0
#define AES_GHASHR_GHASH_Msk (0xffffffffu << AES_GHASHR_GHASH_Pos)
#define AES_GHASHR_GHASH(value) ((AES_GHASHR_GHASH_Msk & ((value) << AES_GHASHR_GHASH_Pos)))

#define AES_TAGR_TAG_Pos 0
#define AES_TAGR_TAG_Msk (0xffffffffu << AES_TAGR_TAG_Pos)

#define AES_CTRR_CTR_Pos 0
#define AES_CTRR_CTR_Msk (0xffffffffu << AES_CTRR_CTR_Pos)

#define AES_GCMHR_H_Pos 0
#define AES_GCMHR_H_Msk (0xffffffffu << AES_GCMHR_H_Pos)
#define AES_GCMHR_H(value) ((AES_GCMHR_H_Msk & ((value) << AES_GCMHR_H_Pos)))
# 332 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_afec.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_afec.h"
#define _SAMV71_AFEC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_afec.h"
typedef struct {
  volatile uint32_t AFEC_CR;
  volatile uint32_t AFEC_MR;
  volatile uint32_t AFEC_EMR;
  volatile uint32_t AFEC_SEQ1R;
  volatile uint32_t AFEC_SEQ2R;
  volatile uint32_t AFEC_CHER;
  volatile uint32_t AFEC_CHDR;
  volatile const uint32_t AFEC_CHSR;
  volatile const uint32_t AFEC_LCDR;
  volatile uint32_t AFEC_IER;
  volatile uint32_t AFEC_IDR;
  volatile const uint32_t AFEC_IMR;
  volatile const uint32_t AFEC_ISR;
  volatile const uint32_t Reserved1[6];
  volatile const uint32_t AFEC_OVER;
  volatile uint32_t AFEC_CWR;
  volatile uint32_t AFEC_CGR;
  volatile const uint32_t Reserved2[2];
  volatile uint32_t AFEC_DIFFR;
  volatile uint32_t AFEC_CSELR;
  volatile const uint32_t AFEC_CDR;
  volatile uint32_t AFEC_COCR;
  volatile uint32_t AFEC_TEMPMR;
  volatile uint32_t AFEC_TEMPCWR;
  volatile const uint32_t Reserved3[7];
  volatile uint32_t AFEC_ACR;
  volatile const uint32_t Reserved4[2];
  volatile uint32_t AFEC_SHMR;
  volatile const uint32_t Reserved5[11];
  volatile uint32_t AFEC_COSR;
  volatile uint32_t AFEC_CVR;
  volatile uint32_t AFEC_CECR;
  volatile const uint32_t Reserved6[2];
  volatile uint32_t AFEC_WPMR;
  volatile const uint32_t AFEC_WPSR;
} Afec;


#define AFEC_CR_SWRST (0x1u << 0)
#define AFEC_CR_START (0x1u << 1)

#define AFEC_MR_TRGEN (0x1u << 0)
#define AFEC_MR_TRGEN_DIS (0x0u << 0)
#define AFEC_MR_TRGEN_EN (0x1u << 0)
#define AFEC_MR_TRGSEL_Pos 1
#define AFEC_MR_TRGSEL_Msk (0x7u << AFEC_MR_TRGSEL_Pos)
#define AFEC_MR_TRGSEL(value) ((AFEC_MR_TRGSEL_Msk & ((value) << AFEC_MR_TRGSEL_Pos)))
#define AFEC_MR_TRGSEL_AFEC_TRIG0 (0x0u << 1)
#define AFEC_MR_TRGSEL_AFEC_TRIG1 (0x1u << 1)
#define AFEC_MR_TRGSEL_AFEC_TRIG2 (0x2u << 1)
#define AFEC_MR_TRGSEL_AFEC_TRIG3 (0x3u << 1)
#define AFEC_MR_TRGSEL_AFEC_TRIG4 (0x4u << 1)
#define AFEC_MR_TRGSEL_AFEC_TRIG5 (0x5u << 1)
#define AFEC_MR_TRGSEL_AFEC_TRIG6 (0x6u << 1)
#define AFEC_MR_SLEEP (0x1u << 5)
#define AFEC_MR_SLEEP_NORMAL (0x0u << 5)
#define AFEC_MR_SLEEP_SLEEP (0x1u << 5)
#define AFEC_MR_FWUP (0x1u << 6)
#define AFEC_MR_FWUP_OFF (0x0u << 6)
#define AFEC_MR_FWUP_ON (0x1u << 6)
#define AFEC_MR_FREERUN (0x1u << 7)
#define AFEC_MR_FREERUN_OFF (0x0u << 7)
#define AFEC_MR_FREERUN_ON (0x1u << 7)
#define AFEC_MR_PRESCAL_Pos 8
#define AFEC_MR_PRESCAL_Msk (0xffu << AFEC_MR_PRESCAL_Pos)
#define AFEC_MR_PRESCAL(value) ((AFEC_MR_PRESCAL_Msk & ((value) << AFEC_MR_PRESCAL_Pos)))
#define AFEC_MR_STARTUP_Pos 16
#define AFEC_MR_STARTUP_Msk (0xfu << AFEC_MR_STARTUP_Pos)
#define AFEC_MR_STARTUP(value) ((AFEC_MR_STARTUP_Msk & ((value) << AFEC_MR_STARTUP_Pos)))
#define AFEC_MR_STARTUP_SUT0 (0x0u << 16)
#define AFEC_MR_STARTUP_SUT8 (0x1u << 16)
#define AFEC_MR_STARTUP_SUT16 (0x2u << 16)
#define AFEC_MR_STARTUP_SUT24 (0x3u << 16)
#define AFEC_MR_STARTUP_SUT64 (0x4u << 16)
#define AFEC_MR_STARTUP_SUT80 (0x5u << 16)
#define AFEC_MR_STARTUP_SUT96 (0x6u << 16)
#define AFEC_MR_STARTUP_SUT112 (0x7u << 16)
#define AFEC_MR_STARTUP_SUT512 (0x8u << 16)
#define AFEC_MR_STARTUP_SUT576 (0x9u << 16)
#define AFEC_MR_STARTUP_SUT640 (0xAu << 16)
#define AFEC_MR_STARTUP_SUT704 (0xBu << 16)
#define AFEC_MR_STARTUP_SUT768 (0xCu << 16)
#define AFEC_MR_STARTUP_SUT832 (0xDu << 16)
#define AFEC_MR_STARTUP_SUT896 (0xEu << 16)
#define AFEC_MR_STARTUP_SUT960 (0xFu << 16)
#define AFEC_MR_ONE (0x1u << 23)
#define AFEC_MR_TRACKTIM_Pos 24
#define AFEC_MR_TRACKTIM_Msk (0xfu << AFEC_MR_TRACKTIM_Pos)
#define AFEC_MR_TRACKTIM(value) ((AFEC_MR_TRACKTIM_Msk & ((value) << AFEC_MR_TRACKTIM_Pos)))
#define AFEC_MR_TRANSFER_Pos 28
#define AFEC_MR_TRANSFER_Msk (0x3u << AFEC_MR_TRANSFER_Pos)
#define AFEC_MR_TRANSFER(value) ((AFEC_MR_TRANSFER_Msk & ((value) << AFEC_MR_TRANSFER_Pos)))
#define AFEC_MR_USEQ (0x1u << 31)
#define AFEC_MR_USEQ_NUM_ORDER (0x0u << 31)
#define AFEC_MR_USEQ_REG_ORDER (0x1u << 31)

#define AFEC_EMR_CMPMODE_Pos 0
#define AFEC_EMR_CMPMODE_Msk (0x3u << AFEC_EMR_CMPMODE_Pos)
#define AFEC_EMR_CMPMODE(value) ((AFEC_EMR_CMPMODE_Msk & ((value) << AFEC_EMR_CMPMODE_Pos)))
#define AFEC_EMR_CMPMODE_LOW (0x0u << 0)
#define AFEC_EMR_CMPMODE_HIGH (0x1u << 0)
#define AFEC_EMR_CMPMODE_IN (0x2u << 0)
#define AFEC_EMR_CMPMODE_OUT (0x3u << 0)
#define AFEC_EMR_CMPSEL_Pos 3
#define AFEC_EMR_CMPSEL_Msk (0x1fu << AFEC_EMR_CMPSEL_Pos)
#define AFEC_EMR_CMPSEL(value) ((AFEC_EMR_CMPSEL_Msk & ((value) << AFEC_EMR_CMPSEL_Pos)))
#define AFEC_EMR_CMPALL (0x1u << 9)
#define AFEC_EMR_CMPFILTER_Pos 12
#define AFEC_EMR_CMPFILTER_Msk (0x3u << AFEC_EMR_CMPFILTER_Pos)
#define AFEC_EMR_CMPFILTER(value) ((AFEC_EMR_CMPFILTER_Msk & ((value) << AFEC_EMR_CMPFILTER_Pos)))
#define AFEC_EMR_RES_Pos 16
#define AFEC_EMR_RES_Msk (0x7u << AFEC_EMR_RES_Pos)
#define AFEC_EMR_RES(value) ((AFEC_EMR_RES_Msk & ((value) << AFEC_EMR_RES_Pos)))
#define AFEC_EMR_RES_NO_AVERAGE (0x0u << 16)
#define AFEC_EMR_RES_OSR4 (0x2u << 16)
#define AFEC_EMR_RES_OSR16 (0x3u << 16)
#define AFEC_EMR_RES_OSR64 (0x4u << 16)
#define AFEC_EMR_RES_OSR256 (0x5u << 16)
#define AFEC_EMR_TAG (0x1u << 24)
#define AFEC_EMR_STM (0x1u << 25)
#define AFEC_EMR_SIGNMODE_Pos 28
#define AFEC_EMR_SIGNMODE_Msk (0x3u << AFEC_EMR_SIGNMODE_Pos)
#define AFEC_EMR_SIGNMODE(value) ((AFEC_EMR_SIGNMODE_Msk & ((value) << AFEC_EMR_SIGNMODE_Pos)))
#define AFEC_EMR_SIGNMODE_SE_UNSG_DF_SIGN (0x0u << 28)
#define AFEC_EMR_SIGNMODE_SE_SIGN_DF_UNSG (0x1u << 28)
#define AFEC_EMR_SIGNMODE_ALL_UNSIGNED (0x2u << 28)
#define AFEC_EMR_SIGNMODE_ALL_SIGNED (0x3u << 28)

#define AFEC_SEQ1R_USCH0_Pos 0
#define AFEC_SEQ1R_USCH0_Msk (0xfu << AFEC_SEQ1R_USCH0_Pos)
#define AFEC_SEQ1R_USCH0(value) ((AFEC_SEQ1R_USCH0_Msk & ((value) << AFEC_SEQ1R_USCH0_Pos)))
#define AFEC_SEQ1R_USCH1_Pos 4
#define AFEC_SEQ1R_USCH1_Msk (0xfu << AFEC_SEQ1R_USCH1_Pos)
#define AFEC_SEQ1R_USCH1(value) ((AFEC_SEQ1R_USCH1_Msk & ((value) << AFEC_SEQ1R_USCH1_Pos)))
#define AFEC_SEQ1R_USCH2_Pos 8
#define AFEC_SEQ1R_USCH2_Msk (0xfu << AFEC_SEQ1R_USCH2_Pos)
#define AFEC_SEQ1R_USCH2(value) ((AFEC_SEQ1R_USCH2_Msk & ((value) << AFEC_SEQ1R_USCH2_Pos)))
#define AFEC_SEQ1R_USCH3_Pos 12
#define AFEC_SEQ1R_USCH3_Msk (0xfu << AFEC_SEQ1R_USCH3_Pos)
#define AFEC_SEQ1R_USCH3(value) ((AFEC_SEQ1R_USCH3_Msk & ((value) << AFEC_SEQ1R_USCH3_Pos)))
#define AFEC_SEQ1R_USCH4_Pos 16
#define AFEC_SEQ1R_USCH4_Msk (0xfu << AFEC_SEQ1R_USCH4_Pos)
#define AFEC_SEQ1R_USCH4(value) ((AFEC_SEQ1R_USCH4_Msk & ((value) << AFEC_SEQ1R_USCH4_Pos)))
#define AFEC_SEQ1R_USCH5_Pos 20
#define AFEC_SEQ1R_USCH5_Msk (0xfu << AFEC_SEQ1R_USCH5_Pos)
#define AFEC_SEQ1R_USCH5(value) ((AFEC_SEQ1R_USCH5_Msk & ((value) << AFEC_SEQ1R_USCH5_Pos)))
#define AFEC_SEQ1R_USCH6_Pos 24
#define AFEC_SEQ1R_USCH6_Msk (0xfu << AFEC_SEQ1R_USCH6_Pos)
#define AFEC_SEQ1R_USCH6(value) ((AFEC_SEQ1R_USCH6_Msk & ((value) << AFEC_SEQ1R_USCH6_Pos)))
#define AFEC_SEQ1R_USCH7_Pos 28
#define AFEC_SEQ1R_USCH7_Msk (0xfu << AFEC_SEQ1R_USCH7_Pos)
#define AFEC_SEQ1R_USCH7(value) ((AFEC_SEQ1R_USCH7_Msk & ((value) << AFEC_SEQ1R_USCH7_Pos)))

#define AFEC_SEQ2R_USCH8_Pos 0
#define AFEC_SEQ2R_USCH8_Msk (0xfu << AFEC_SEQ2R_USCH8_Pos)
#define AFEC_SEQ2R_USCH8(value) ((AFEC_SEQ2R_USCH8_Msk & ((value) << AFEC_SEQ2R_USCH8_Pos)))
#define AFEC_SEQ2R_USCH9_Pos 4
#define AFEC_SEQ2R_USCH9_Msk (0xfu << AFEC_SEQ2R_USCH9_Pos)
#define AFEC_SEQ2R_USCH9(value) ((AFEC_SEQ2R_USCH9_Msk & ((value) << AFEC_SEQ2R_USCH9_Pos)))
#define AFEC_SEQ2R_USCH10_Pos 8
#define AFEC_SEQ2R_USCH10_Msk (0xfu << AFEC_SEQ2R_USCH10_Pos)
#define AFEC_SEQ2R_USCH10(value) ((AFEC_SEQ2R_USCH10_Msk & ((value) << AFEC_SEQ2R_USCH10_Pos)))
#define AFEC_SEQ2R_USCH11_Pos 12
#define AFEC_SEQ2R_USCH11_Msk (0xfu << AFEC_SEQ2R_USCH11_Pos)
#define AFEC_SEQ2R_USCH11(value) ((AFEC_SEQ2R_USCH11_Msk & ((value) << AFEC_SEQ2R_USCH11_Pos)))
#define AFEC_SEQ2R_USCH12_Pos 16
#define AFEC_SEQ2R_USCH12_Msk (0xfu << AFEC_SEQ2R_USCH12_Pos)
#define AFEC_SEQ2R_USCH12(value) ((AFEC_SEQ2R_USCH12_Msk & ((value) << AFEC_SEQ2R_USCH12_Pos)))
#define AFEC_SEQ2R_USCH13_Pos 20
#define AFEC_SEQ2R_USCH13_Msk (0xfu << AFEC_SEQ2R_USCH13_Pos)
#define AFEC_SEQ2R_USCH13(value) ((AFEC_SEQ2R_USCH13_Msk & ((value) << AFEC_SEQ2R_USCH13_Pos)))
#define AFEC_SEQ2R_USCH14_Pos 24
#define AFEC_SEQ2R_USCH14_Msk (0xfu << AFEC_SEQ2R_USCH14_Pos)
#define AFEC_SEQ2R_USCH14(value) ((AFEC_SEQ2R_USCH14_Msk & ((value) << AFEC_SEQ2R_USCH14_Pos)))
#define AFEC_SEQ2R_USCH15_Pos 28
#define AFEC_SEQ2R_USCH15_Msk (0xfu << AFEC_SEQ2R_USCH15_Pos)
#define AFEC_SEQ2R_USCH15(value) ((AFEC_SEQ2R_USCH15_Msk & ((value) << AFEC_SEQ2R_USCH15_Pos)))

#define AFEC_CHER_CH0 (0x1u << 0)
#define AFEC_CHER_CH1 (0x1u << 1)
#define AFEC_CHER_CH2 (0x1u << 2)
#define AFEC_CHER_CH3 (0x1u << 3)
#define AFEC_CHER_CH4 (0x1u << 4)
#define AFEC_CHER_CH5 (0x1u << 5)
#define AFEC_CHER_CH6 (0x1u << 6)
#define AFEC_CHER_CH7 (0x1u << 7)
#define AFEC_CHER_CH8 (0x1u << 8)
#define AFEC_CHER_CH9 (0x1u << 9)
#define AFEC_CHER_CH10 (0x1u << 10)
#define AFEC_CHER_CH11 (0x1u << 11)

#define AFEC_CHDR_CH0 (0x1u << 0)
#define AFEC_CHDR_CH1 (0x1u << 1)
#define AFEC_CHDR_CH2 (0x1u << 2)
#define AFEC_CHDR_CH3 (0x1u << 3)
#define AFEC_CHDR_CH4 (0x1u << 4)
#define AFEC_CHDR_CH5 (0x1u << 5)
#define AFEC_CHDR_CH6 (0x1u << 6)
#define AFEC_CHDR_CH7 (0x1u << 7)
#define AFEC_CHDR_CH8 (0x1u << 8)
#define AFEC_CHDR_CH9 (0x1u << 9)
#define AFEC_CHDR_CH10 (0x1u << 10)
#define AFEC_CHDR_CH11 (0x1u << 11)

#define AFEC_CHSR_CH0 (0x1u << 0)
#define AFEC_CHSR_CH1 (0x1u << 1)
#define AFEC_CHSR_CH2 (0x1u << 2)
#define AFEC_CHSR_CH3 (0x1u << 3)
#define AFEC_CHSR_CH4 (0x1u << 4)
#define AFEC_CHSR_CH5 (0x1u << 5)
#define AFEC_CHSR_CH6 (0x1u << 6)
#define AFEC_CHSR_CH7 (0x1u << 7)
#define AFEC_CHSR_CH8 (0x1u << 8)
#define AFEC_CHSR_CH9 (0x1u << 9)
#define AFEC_CHSR_CH10 (0x1u << 10)
#define AFEC_CHSR_CH11 (0x1u << 11)

#define AFEC_LCDR_LDATA_Pos 0
#define AFEC_LCDR_LDATA_Msk (0xffffu << AFEC_LCDR_LDATA_Pos)
#define AFEC_LCDR_CHNB_Pos 24
#define AFEC_LCDR_CHNB_Msk (0xfu << AFEC_LCDR_CHNB_Pos)

#define AFEC_IER_EOC0 (0x1u << 0)
#define AFEC_IER_EOC1 (0x1u << 1)
#define AFEC_IER_EOC2 (0x1u << 2)
#define AFEC_IER_EOC3 (0x1u << 3)
#define AFEC_IER_EOC4 (0x1u << 4)
#define AFEC_IER_EOC5 (0x1u << 5)
#define AFEC_IER_EOC6 (0x1u << 6)
#define AFEC_IER_EOC7 (0x1u << 7)
#define AFEC_IER_EOC8 (0x1u << 8)
#define AFEC_IER_EOC9 (0x1u << 9)
#define AFEC_IER_EOC10 (0x1u << 10)
#define AFEC_IER_EOC11 (0x1u << 11)
#define AFEC_IER_DRDY (0x1u << 24)
#define AFEC_IER_GOVRE (0x1u << 25)
#define AFEC_IER_COMPE (0x1u << 26)
#define AFEC_IER_TEMPCHG (0x1u << 30)

#define AFEC_IDR_EOC0 (0x1u << 0)
#define AFEC_IDR_EOC1 (0x1u << 1)
#define AFEC_IDR_EOC2 (0x1u << 2)
#define AFEC_IDR_EOC3 (0x1u << 3)
#define AFEC_IDR_EOC4 (0x1u << 4)
#define AFEC_IDR_EOC5 (0x1u << 5)
#define AFEC_IDR_EOC6 (0x1u << 6)
#define AFEC_IDR_EOC7 (0x1u << 7)
#define AFEC_IDR_EOC8 (0x1u << 8)
#define AFEC_IDR_EOC9 (0x1u << 9)
#define AFEC_IDR_EOC10 (0x1u << 10)
#define AFEC_IDR_EOC11 (0x1u << 11)
#define AFEC_IDR_DRDY (0x1u << 24)
#define AFEC_IDR_GOVRE (0x1u << 25)
#define AFEC_IDR_COMPE (0x1u << 26)
#define AFEC_IDR_TEMPCHG (0x1u << 30)

#define AFEC_IMR_EOC0 (0x1u << 0)
#define AFEC_IMR_EOC1 (0x1u << 1)
#define AFEC_IMR_EOC2 (0x1u << 2)
#define AFEC_IMR_EOC3 (0x1u << 3)
#define AFEC_IMR_EOC4 (0x1u << 4)
#define AFEC_IMR_EOC5 (0x1u << 5)
#define AFEC_IMR_EOC6 (0x1u << 6)
#define AFEC_IMR_EOC7 (0x1u << 7)
#define AFEC_IMR_EOC8 (0x1u << 8)
#define AFEC_IMR_EOC9 (0x1u << 9)
#define AFEC_IMR_EOC10 (0x1u << 10)
#define AFEC_IMR_EOC11 (0x1u << 11)
#define AFEC_IMR_DRDY (0x1u << 24)
#define AFEC_IMR_GOVRE (0x1u << 25)
#define AFEC_IMR_COMPE (0x1u << 26)
#define AFEC_IMR_TEMPCHG (0x1u << 30)

#define AFEC_ISR_EOC0 (0x1u << 0)
#define AFEC_ISR_EOC1 (0x1u << 1)
#define AFEC_ISR_EOC2 (0x1u << 2)
#define AFEC_ISR_EOC3 (0x1u << 3)
#define AFEC_ISR_EOC4 (0x1u << 4)
#define AFEC_ISR_EOC5 (0x1u << 5)
#define AFEC_ISR_EOC6 (0x1u << 6)
#define AFEC_ISR_EOC7 (0x1u << 7)
#define AFEC_ISR_EOC8 (0x1u << 8)
#define AFEC_ISR_EOC9 (0x1u << 9)
#define AFEC_ISR_EOC10 (0x1u << 10)
#define AFEC_ISR_EOC11 (0x1u << 11)
#define AFEC_ISR_DRDY (0x1u << 24)
#define AFEC_ISR_GOVRE (0x1u << 25)
#define AFEC_ISR_COMPE (0x1u << 26)
#define AFEC_ISR_TEMPCHG (0x1u << 30)

#define AFEC_OVER_OVRE0 (0x1u << 0)
#define AFEC_OVER_OVRE1 (0x1u << 1)
#define AFEC_OVER_OVRE2 (0x1u << 2)
#define AFEC_OVER_OVRE3 (0x1u << 3)
#define AFEC_OVER_OVRE4 (0x1u << 4)
#define AFEC_OVER_OVRE5 (0x1u << 5)
#define AFEC_OVER_OVRE6 (0x1u << 6)
#define AFEC_OVER_OVRE7 (0x1u << 7)
#define AFEC_OVER_OVRE8 (0x1u << 8)
#define AFEC_OVER_OVRE9 (0x1u << 9)
#define AFEC_OVER_OVRE10 (0x1u << 10)
#define AFEC_OVER_OVRE11 (0x1u << 11)

#define AFEC_CWR_LOWTHRES_Pos 0
#define AFEC_CWR_LOWTHRES_Msk (0xffffu << AFEC_CWR_LOWTHRES_Pos)
#define AFEC_CWR_LOWTHRES(value) ((AFEC_CWR_LOWTHRES_Msk & ((value) << AFEC_CWR_LOWTHRES_Pos)))
#define AFEC_CWR_HIGHTHRES_Pos 16
#define AFEC_CWR_HIGHTHRES_Msk (0xffffu << AFEC_CWR_HIGHTHRES_Pos)
#define AFEC_CWR_HIGHTHRES(value) ((AFEC_CWR_HIGHTHRES_Msk & ((value) << AFEC_CWR_HIGHTHRES_Pos)))

#define AFEC_CGR_GAIN0_Pos 0
#define AFEC_CGR_GAIN0_Msk (0x3u << AFEC_CGR_GAIN0_Pos)
#define AFEC_CGR_GAIN0(value) ((AFEC_CGR_GAIN0_Msk & ((value) << AFEC_CGR_GAIN0_Pos)))
#define AFEC_CGR_GAIN1_Pos 2
#define AFEC_CGR_GAIN1_Msk (0x3u << AFEC_CGR_GAIN1_Pos)
#define AFEC_CGR_GAIN1(value) ((AFEC_CGR_GAIN1_Msk & ((value) << AFEC_CGR_GAIN1_Pos)))
#define AFEC_CGR_GAIN2_Pos 4
#define AFEC_CGR_GAIN2_Msk (0x3u << AFEC_CGR_GAIN2_Pos)
#define AFEC_CGR_GAIN2(value) ((AFEC_CGR_GAIN2_Msk & ((value) << AFEC_CGR_GAIN2_Pos)))
#define AFEC_CGR_GAIN3_Pos 6
#define AFEC_CGR_GAIN3_Msk (0x3u << AFEC_CGR_GAIN3_Pos)
#define AFEC_CGR_GAIN3(value) ((AFEC_CGR_GAIN3_Msk & ((value) << AFEC_CGR_GAIN3_Pos)))
#define AFEC_CGR_GAIN4_Pos 8
#define AFEC_CGR_GAIN4_Msk (0x3u << AFEC_CGR_GAIN4_Pos)
#define AFEC_CGR_GAIN4(value) ((AFEC_CGR_GAIN4_Msk & ((value) << AFEC_CGR_GAIN4_Pos)))
#define AFEC_CGR_GAIN5_Pos 10
#define AFEC_CGR_GAIN5_Msk (0x3u << AFEC_CGR_GAIN5_Pos)
#define AFEC_CGR_GAIN5(value) ((AFEC_CGR_GAIN5_Msk & ((value) << AFEC_CGR_GAIN5_Pos)))
#define AFEC_CGR_GAIN6_Pos 12
#define AFEC_CGR_GAIN6_Msk (0x3u << AFEC_CGR_GAIN6_Pos)
#define AFEC_CGR_GAIN6(value) ((AFEC_CGR_GAIN6_Msk & ((value) << AFEC_CGR_GAIN6_Pos)))
#define AFEC_CGR_GAIN7_Pos 14
#define AFEC_CGR_GAIN7_Msk (0x3u << AFEC_CGR_GAIN7_Pos)
#define AFEC_CGR_GAIN7(value) ((AFEC_CGR_GAIN7_Msk & ((value) << AFEC_CGR_GAIN7_Pos)))
#define AFEC_CGR_GAIN8_Pos 16
#define AFEC_CGR_GAIN8_Msk (0x3u << AFEC_CGR_GAIN8_Pos)
#define AFEC_CGR_GAIN8(value) ((AFEC_CGR_GAIN8_Msk & ((value) << AFEC_CGR_GAIN8_Pos)))
#define AFEC_CGR_GAIN9_Pos 18
#define AFEC_CGR_GAIN9_Msk (0x3u << AFEC_CGR_GAIN9_Pos)
#define AFEC_CGR_GAIN9(value) ((AFEC_CGR_GAIN9_Msk & ((value) << AFEC_CGR_GAIN9_Pos)))
#define AFEC_CGR_GAIN10_Pos 20
#define AFEC_CGR_GAIN10_Msk (0x3u << AFEC_CGR_GAIN10_Pos)
#define AFEC_CGR_GAIN10(value) ((AFEC_CGR_GAIN10_Msk & ((value) << AFEC_CGR_GAIN10_Pos)))
#define AFEC_CGR_GAIN11_Pos 22
#define AFEC_CGR_GAIN11_Msk (0x3u << AFEC_CGR_GAIN11_Pos)
#define AFEC_CGR_GAIN11(value) ((AFEC_CGR_GAIN11_Msk & ((value) << AFEC_CGR_GAIN11_Pos)))

#define AFEC_DIFFR_DIFF0 (0x1u << 0)
#define AFEC_DIFFR_DIFF1 (0x1u << 1)
#define AFEC_DIFFR_DIFF2 (0x1u << 2)
#define AFEC_DIFFR_DIFF3 (0x1u << 3)
#define AFEC_DIFFR_DIFF4 (0x1u << 4)
#define AFEC_DIFFR_DIFF5 (0x1u << 5)
#define AFEC_DIFFR_DIFF6 (0x1u << 6)
#define AFEC_DIFFR_DIFF7 (0x1u << 7)
#define AFEC_DIFFR_DIFF8 (0x1u << 8)
#define AFEC_DIFFR_DIFF9 (0x1u << 9)
#define AFEC_DIFFR_DIFF10 (0x1u << 10)
#define AFEC_DIFFR_DIFF11 (0x1u << 11)

#define AFEC_CSELR_CSEL_Pos 0
#define AFEC_CSELR_CSEL_Msk (0xfu << AFEC_CSELR_CSEL_Pos)
#define AFEC_CSELR_CSEL(value) ((AFEC_CSELR_CSEL_Msk & ((value) << AFEC_CSELR_CSEL_Pos)))

#define AFEC_CDR_DATA_Pos 0
#define AFEC_CDR_DATA_Msk (0xffffu << AFEC_CDR_DATA_Pos)

#define AFEC_COCR_AOFF_Pos 0
#define AFEC_COCR_AOFF_Msk (0xfffu << AFEC_COCR_AOFF_Pos)
#define AFEC_COCR_AOFF(value) ((AFEC_COCR_AOFF_Msk & ((value) << AFEC_COCR_AOFF_Pos)))

#define AFEC_TEMPMR_RTCT (0x1u << 0)
#define AFEC_TEMPMR_TEMPCMPMOD_Pos 4
#define AFEC_TEMPMR_TEMPCMPMOD_Msk (0x3u << AFEC_TEMPMR_TEMPCMPMOD_Pos)
#define AFEC_TEMPMR_TEMPCMPMOD(value) ((AFEC_TEMPMR_TEMPCMPMOD_Msk & ((value) << AFEC_TEMPMR_TEMPCMPMOD_Pos)))
#define AFEC_TEMPMR_TEMPCMPMOD_LOW (0x0u << 4)
#define AFEC_TEMPMR_TEMPCMPMOD_HIGH (0x1u << 4)
#define AFEC_TEMPMR_TEMPCMPMOD_IN (0x2u << 4)
#define AFEC_TEMPMR_TEMPCMPMOD_OUT (0x3u << 4)

#define AFEC_TEMPCWR_TLOWTHRES_Pos 0
#define AFEC_TEMPCWR_TLOWTHRES_Msk (0xffffu << AFEC_TEMPCWR_TLOWTHRES_Pos)
#define AFEC_TEMPCWR_TLOWTHRES(value) ((AFEC_TEMPCWR_TLOWTHRES_Msk & ((value) << AFEC_TEMPCWR_TLOWTHRES_Pos)))
#define AFEC_TEMPCWR_THIGHTHRES_Pos 16
#define AFEC_TEMPCWR_THIGHTHRES_Msk (0xffffu << AFEC_TEMPCWR_THIGHTHRES_Pos)
#define AFEC_TEMPCWR_THIGHTHRES(value) ((AFEC_TEMPCWR_THIGHTHRES_Msk & ((value) << AFEC_TEMPCWR_THIGHTHRES_Pos)))

#define AFEC_ACR_PGA0EN (0x1u << 2)
#define AFEC_ACR_PGA1EN (0x1u << 3)
#define AFEC_ACR_IBCTL_Pos 8
#define AFEC_ACR_IBCTL_Msk (0x3u << AFEC_ACR_IBCTL_Pos)
#define AFEC_ACR_IBCTL(value) ((AFEC_ACR_IBCTL_Msk & ((value) << AFEC_ACR_IBCTL_Pos)))

#define AFEC_SHMR_DUAL0 (0x1u << 0)
#define AFEC_SHMR_DUAL1 (0x1u << 1)
#define AFEC_SHMR_DUAL2 (0x1u << 2)
#define AFEC_SHMR_DUAL3 (0x1u << 3)
#define AFEC_SHMR_DUAL4 (0x1u << 4)
#define AFEC_SHMR_DUAL5 (0x1u << 5)
#define AFEC_SHMR_DUAL6 (0x1u << 6)
#define AFEC_SHMR_DUAL7 (0x1u << 7)
#define AFEC_SHMR_DUAL8 (0x1u << 8)
#define AFEC_SHMR_DUAL9 (0x1u << 9)
#define AFEC_SHMR_DUAL10 (0x1u << 10)
#define AFEC_SHMR_DUAL11 (0x1u << 11)

#define AFEC_COSR_CSEL (0x1u << 0)

#define AFEC_CVR_OFFSETCORR_Pos 0
#define AFEC_CVR_OFFSETCORR_Msk (0xffffu << AFEC_CVR_OFFSETCORR_Pos)
#define AFEC_CVR_OFFSETCORR(value) ((AFEC_CVR_OFFSETCORR_Msk & ((value) << AFEC_CVR_OFFSETCORR_Pos)))
#define AFEC_CVR_GAINCORR_Pos 16
#define AFEC_CVR_GAINCORR_Msk (0xffffu << AFEC_CVR_GAINCORR_Pos)
#define AFEC_CVR_GAINCORR(value) ((AFEC_CVR_GAINCORR_Msk & ((value) << AFEC_CVR_GAINCORR_Pos)))

#define AFEC_CECR_ECORR0 (0x1u << 0)
#define AFEC_CECR_ECORR1 (0x1u << 1)
#define AFEC_CECR_ECORR2 (0x1u << 2)
#define AFEC_CECR_ECORR3 (0x1u << 3)
#define AFEC_CECR_ECORR4 (0x1u << 4)
#define AFEC_CECR_ECORR5 (0x1u << 5)
#define AFEC_CECR_ECORR6 (0x1u << 6)
#define AFEC_CECR_ECORR7 (0x1u << 7)
#define AFEC_CECR_ECORR8 (0x1u << 8)
#define AFEC_CECR_ECORR9 (0x1u << 9)
#define AFEC_CECR_ECORR10 (0x1u << 10)
#define AFEC_CECR_ECORR11 (0x1u << 11)

#define AFEC_WPMR_WPEN (0x1u << 0)
#define AFEC_WPMR_WPKEY_Pos 8
#define AFEC_WPMR_WPKEY_Msk (0xffffffu << AFEC_WPMR_WPKEY_Pos)
#define AFEC_WPMR_WPKEY(value) ((AFEC_WPMR_WPKEY_Msk & ((value) << AFEC_WPMR_WPKEY_Pos)))
#define AFEC_WPMR_WPKEY_PASSWD (0x414443u << 8)

#define AFEC_WPSR_WPVS (0x1u << 0)
#define AFEC_WPSR_WPVSRC_Pos 8
#define AFEC_WPSR_WPVSRC_Msk (0xffffu << AFEC_WPSR_WPVSRC_Pos)
# 333 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_chipid.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_chipid.h"
#define _SAMV71_CHIPID_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_chipid.h"
typedef struct {
  volatile const uint32_t CHIPID_CIDR;
  volatile const uint32_t CHIPID_EXID;
} Chipid;


#define CHIPID_CIDR_VERSION_Pos 0
#define CHIPID_CIDR_VERSION_Msk (0x1fu << CHIPID_CIDR_VERSION_Pos)
#define CHIPID_CIDR_EPROC_Pos 5
#define CHIPID_CIDR_EPROC_Msk (0x7u << CHIPID_CIDR_EPROC_Pos)
#define CHIPID_CIDR_EPROC_SAMx7 (0x0u << 5)
#define CHIPID_CIDR_EPROC_ARM946ES (0x1u << 5)
#define CHIPID_CIDR_EPROC_ARM7TDMI (0x2u << 5)
#define CHIPID_CIDR_EPROC_CM3 (0x3u << 5)
#define CHIPID_CIDR_EPROC_ARM920T (0x4u << 5)
#define CHIPID_CIDR_EPROC_ARM926EJS (0x5u << 5)
#define CHIPID_CIDR_EPROC_CA5 (0x6u << 5)
#define CHIPID_CIDR_EPROC_CM4 (0x7u << 5)
#define CHIPID_CIDR_NVPSIZ_Pos 8
#define CHIPID_CIDR_NVPSIZ_Msk (0xfu << CHIPID_CIDR_NVPSIZ_Pos)
#define CHIPID_CIDR_NVPSIZ_NONE (0x0u << 8)
#define CHIPID_CIDR_NVPSIZ_8K (0x1u << 8)
#define CHIPID_CIDR_NVPSIZ_16K (0x2u << 8)
#define CHIPID_CIDR_NVPSIZ_32K (0x3u << 8)
#define CHIPID_CIDR_NVPSIZ_64K (0x5u << 8)
#define CHIPID_CIDR_NVPSIZ_128K (0x7u << 8)
#define CHIPID_CIDR_NVPSIZ_160K (0x8u << 8)
#define CHIPID_CIDR_NVPSIZ_256K (0x9u << 8)
#define CHIPID_CIDR_NVPSIZ_512K (0xAu << 8)
#define CHIPID_CIDR_NVPSIZ_1024K (0xCu << 8)
#define CHIPID_CIDR_NVPSIZ_2048K (0xEu << 8)
#define CHIPID_CIDR_NVPSIZ2_Pos 12
#define CHIPID_CIDR_NVPSIZ2_Msk (0xfu << CHIPID_CIDR_NVPSIZ2_Pos)
#define CHIPID_CIDR_NVPSIZ2_NONE (0x0u << 12)
#define CHIPID_CIDR_NVPSIZ2_8K (0x1u << 12)
#define CHIPID_CIDR_NVPSIZ2_16K (0x2u << 12)
#define CHIPID_CIDR_NVPSIZ2_32K (0x3u << 12)
#define CHIPID_CIDR_NVPSIZ2_64K (0x5u << 12)
#define CHIPID_CIDR_NVPSIZ2_128K (0x7u << 12)
#define CHIPID_CIDR_NVPSIZ2_256K (0x9u << 12)
#define CHIPID_CIDR_NVPSIZ2_512K (0xAu << 12)
#define CHIPID_CIDR_NVPSIZ2_1024K (0xCu << 12)
#define CHIPID_CIDR_NVPSIZ2_2048K (0xEu << 12)
#define CHIPID_CIDR_SRAMSIZ_Pos 16
#define CHIPID_CIDR_SRAMSIZ_Msk (0xfu << CHIPID_CIDR_SRAMSIZ_Pos)
#define CHIPID_CIDR_SRAMSIZ_48K (0x0u << 16)
#define CHIPID_CIDR_SRAMSIZ_192K (0x1u << 16)
#define CHIPID_CIDR_SRAMSIZ_384K (0x2u << 16)
#define CHIPID_CIDR_SRAMSIZ_6K (0x3u << 16)
#define CHIPID_CIDR_SRAMSIZ_24K (0x4u << 16)
#define CHIPID_CIDR_SRAMSIZ_4K (0x5u << 16)
#define CHIPID_CIDR_SRAMSIZ_80K (0x6u << 16)
#define CHIPID_CIDR_SRAMSIZ_160K (0x7u << 16)
#define CHIPID_CIDR_SRAMSIZ_8K (0x8u << 16)
#define CHIPID_CIDR_SRAMSIZ_16K (0x9u << 16)
#define CHIPID_CIDR_SRAMSIZ_32K (0xAu << 16)
#define CHIPID_CIDR_SRAMSIZ_64K (0xBu << 16)
#define CHIPID_CIDR_SRAMSIZ_128K (0xCu << 16)
#define CHIPID_CIDR_SRAMSIZ_256K (0xDu << 16)
#define CHIPID_CIDR_SRAMSIZ_96K (0xEu << 16)
#define CHIPID_CIDR_SRAMSIZ_512K (0xFu << 16)
#define CHIPID_CIDR_ARCH_Pos 20
#define CHIPID_CIDR_ARCH_Msk (0xffu << CHIPID_CIDR_ARCH_Pos)
#define CHIPID_CIDR_ARCH_SAME70 (0x10u << 20)
#define CHIPID_CIDR_ARCH_SAMS70 (0x11u << 20)
#define CHIPID_CIDR_ARCH_SAMV71 (0x12u << 20)
#define CHIPID_CIDR_ARCH_SAMV70 (0x13u << 20)
#define CHIPID_CIDR_NVPTYP_Pos 28
#define CHIPID_CIDR_NVPTYP_Msk (0x7u << CHIPID_CIDR_NVPTYP_Pos)
#define CHIPID_CIDR_NVPTYP_ROM (0x0u << 28)
#define CHIPID_CIDR_NVPTYP_ROMLESS (0x1u << 28)
#define CHIPID_CIDR_NVPTYP_FLASH (0x2u << 28)
#define CHIPID_CIDR_NVPTYP_ROM_FLASH (0x3u << 28)
#define CHIPID_CIDR_NVPTYP_SRAM (0x4u << 28)
#define CHIPID_CIDR_EXT (0x1u << 31)

#define CHIPID_EXID_EXID_Pos 0
#define CHIPID_EXID_EXID_Msk (0xffffffffu << CHIPID_EXID_EXID_Pos)
# 334 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_dacc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_dacc.h"
#define _SAMV71_DACC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_dacc.h"
typedef struct {
  volatile uint32_t DACC_CR;
  volatile uint32_t DACC_MR;
  volatile uint32_t DACC_TRIGR;
  volatile const uint32_t Reserved1[1];
  volatile uint32_t DACC_CHER;
  volatile uint32_t DACC_CHDR;
  volatile const uint32_t DACC_CHSR;
  volatile uint32_t DACC_CDR[2];
  volatile uint32_t DACC_IER;
  volatile uint32_t DACC_IDR;
  volatile const uint32_t DACC_IMR;
  volatile const uint32_t DACC_ISR;
  volatile const uint32_t Reserved2[24];
  volatile uint32_t DACC_ACR;
  volatile const uint32_t Reserved3[19];
  volatile uint32_t DACC_WPMR;
  volatile const uint32_t DACC_WPSR;
} Dacc;


#define DACC_CR_SWRST (0x1u << 0)

#define DACC_MR_MAXS0 (0x1u << 0)
#define DACC_MR_MAXS0_TRIG_EVENT (0x0u << 0)
#define DACC_MR_MAXS0_MAXIMUM (0x1u << 0)
#define DACC_MR_MAXS1 (0x1u << 1)
#define DACC_MR_MAXS1_TRIG_EVENT (0x0u << 1)
#define DACC_MR_MAXS1_MAXIMUM (0x1u << 1)
#define DACC_MR_WORD (0x1u << 4)
#define DACC_MR_WORD_DISABLED (0x0u << 4)
#define DACC_MR_WORD_ENABLED (0x1u << 4)
#define DACC_MR_REFRESH_Pos 8
#define DACC_MR_REFRESH_Msk (0xffu << DACC_MR_REFRESH_Pos)
#define DACC_MR_REFRESH(value) ((DACC_MR_REFRESH_Msk & ((value) << DACC_MR_REFRESH_Pos)))
#define DACC_MR_DIFF (0x1u << 23)
#define DACC_MR_DIFF_DISABLED (0x0u << 23)
#define DACC_MR_DIFF_ENABLED (0x1u << 23)
#define DACC_MR_PRESCALER_Pos 24
#define DACC_MR_PRESCALER_Msk (0xfu << DACC_MR_PRESCALER_Pos)
#define DACC_MR_PRESCALER(value) ((DACC_MR_PRESCALER_Msk & ((value) << DACC_MR_PRESCALER_Pos)))

#define DACC_TRIGR_TRGEN0 (0x1u << 0)
#define DACC_TRIGR_TRGEN0_DIS (0x0u << 0)
#define DACC_TRIGR_TRGEN0_EN (0x1u << 0)
#define DACC_TRIGR_TRGEN1 (0x1u << 1)
#define DACC_TRIGR_TRGEN1_DIS (0x0u << 1)
#define DACC_TRIGR_TRGEN1_EN (0x1u << 1)
#define DACC_TRIGR_TRGSEL0_Pos 4
#define DACC_TRIGR_TRGSEL0_Msk (0x7u << DACC_TRIGR_TRGSEL0_Pos)
#define DACC_TRIGR_TRGSEL0(value) ((DACC_TRIGR_TRGSEL0_Msk & ((value) << DACC_TRIGR_TRGSEL0_Pos)))
#define DACC_TRIGR_TRGSEL0_TRGSEL0 (0x0u << 4)
#define DACC_TRIGR_TRGSEL0_TRGSEL1 (0x1u << 4)
#define DACC_TRIGR_TRGSEL0_TRGSEL2 (0x2u << 4)
#define DACC_TRIGR_TRGSEL0_TRGSEL3 (0x3u << 4)
#define DACC_TRIGR_TRGSEL0_TRGSEL4 (0x4u << 4)
#define DACC_TRIGR_TRGSEL0_TRGSEL5 (0x5u << 4)
#define DACC_TRIGR_TRGSEL0_TRGSEL6 (0x6u << 4)
#define DACC_TRIGR_TRGSEL1_Pos 8
#define DACC_TRIGR_TRGSEL1_Msk (0x7u << DACC_TRIGR_TRGSEL1_Pos)
#define DACC_TRIGR_TRGSEL1(value) ((DACC_TRIGR_TRGSEL1_Msk & ((value) << DACC_TRIGR_TRGSEL1_Pos)))
#define DACC_TRIGR_TRGSEL1_TRGSEL0 (0x0u << 8)
#define DACC_TRIGR_TRGSEL1_TRGSEL1 (0x1u << 8)
#define DACC_TRIGR_TRGSEL1_TRGSEL2 (0x2u << 8)
#define DACC_TRIGR_TRGSEL1_TRGSEL3 (0x3u << 8)
#define DACC_TRIGR_TRGSEL1_TRGSEL4 (0x4u << 8)
#define DACC_TRIGR_TRGSEL1_TRGSEL5 (0x5u << 8)
#define DACC_TRIGR_TRGSEL1_TRGSEL6 (0x6u << 8)
#define DACC_TRIGR_OSR0_Pos 16
#define DACC_TRIGR_OSR0_Msk (0x7u << DACC_TRIGR_OSR0_Pos)
#define DACC_TRIGR_OSR0(value) ((DACC_TRIGR_OSR0_Msk & ((value) << DACC_TRIGR_OSR0_Pos)))
#define DACC_TRIGR_OSR0_OSR_1 (0x0u << 16)
#define DACC_TRIGR_OSR0_OSR_2 (0x1u << 16)
#define DACC_TRIGR_OSR0_OSR_4 (0x2u << 16)
#define DACC_TRIGR_OSR0_OSR_8 (0x3u << 16)
#define DACC_TRIGR_OSR0_OSR_16 (0x4u << 16)
#define DACC_TRIGR_OSR0_OSR_32 (0x5u << 16)
#define DACC_TRIGR_OSR1_Pos 20
#define DACC_TRIGR_OSR1_Msk (0x7u << DACC_TRIGR_OSR1_Pos)
#define DACC_TRIGR_OSR1(value) ((DACC_TRIGR_OSR1_Msk & ((value) << DACC_TRIGR_OSR1_Pos)))
#define DACC_TRIGR_OSR1_OSR_1 (0x0u << 20)
#define DACC_TRIGR_OSR1_OSR_2 (0x1u << 20)
#define DACC_TRIGR_OSR1_OSR_4 (0x2u << 20)
#define DACC_TRIGR_OSR1_OSR_8 (0x3u << 20)
#define DACC_TRIGR_OSR1_OSR_16 (0x4u << 20)
#define DACC_TRIGR_OSR1_OSR_32 (0x5u << 20)

#define DACC_CHER_CH0 (0x1u << 0)
#define DACC_CHER_CH1 (0x1u << 1)

#define DACC_CHDR_CH0 (0x1u << 0)
#define DACC_CHDR_CH1 (0x1u << 1)

#define DACC_CHSR_CH0 (0x1u << 0)
#define DACC_CHSR_CH1 (0x1u << 1)
#define DACC_CHSR_DACRDY0 (0x1u << 8)
#define DACC_CHSR_DACRDY1 (0x1u << 9)

#define DACC_CDR_DATA0_Pos 0
#define DACC_CDR_DATA0_Msk (0xffffu << DACC_CDR_DATA0_Pos)
#define DACC_CDR_DATA0(value) ((DACC_CDR_DATA0_Msk & ((value) << DACC_CDR_DATA0_Pos)))
#define DACC_CDR_DATA1_Pos 16
#define DACC_CDR_DATA1_Msk (0xffffu << DACC_CDR_DATA1_Pos)
#define DACC_CDR_DATA1(value) ((DACC_CDR_DATA1_Msk & ((value) << DACC_CDR_DATA1_Pos)))

#define DACC_IER_TXRDY0 (0x1u << 0)
#define DACC_IER_TXRDY1 (0x1u << 1)
#define DACC_IER_EOC0 (0x1u << 4)
#define DACC_IER_EOC1 (0x1u << 5)
#define DACC_IER_ENDTX0 (0x1u << 8)
#define DACC_IER_ENDTX1 (0x1u << 9)
#define DACC_IER_TXBUFE0 (0x1u << 12)
#define DACC_IER_TXBUFE1 (0x1u << 13)

#define DACC_IDR_TXRDY0 (0x1u << 0)
#define DACC_IDR_TXRDY1 (0x1u << 1)
#define DACC_IDR_EOC0 (0x1u << 4)
#define DACC_IDR_EOC1 (0x1u << 5)
#define DACC_IDR_ENDTX0 (0x1u << 8)
#define DACC_IDR_ENDTX1 (0x1u << 9)
#define DACC_IDR_TXBUFE0 (0x1u << 12)
#define DACC_IDR_TXBUFE1 (0x1u << 13)

#define DACC_IMR_TXRDY0 (0x1u << 0)
#define DACC_IMR_TXRDY1 (0x1u << 1)
#define DACC_IMR_EOC0 (0x1u << 4)
#define DACC_IMR_EOC1 (0x1u << 5)
#define DACC_IMR_ENDTX0 (0x1u << 8)
#define DACC_IMR_ENDTX1 (0x1u << 9)
#define DACC_IMR_TXBUFE0 (0x1u << 12)
#define DACC_IMR_TXBUFE1 (0x1u << 13)

#define DACC_ISR_TXRDY0 (0x1u << 0)
#define DACC_ISR_TXRDY1 (0x1u << 1)
#define DACC_ISR_EOC0 (0x1u << 4)
#define DACC_ISR_EOC1 (0x1u << 5)
#define DACC_ISR_ENDTX0 (0x1u << 8)
#define DACC_ISR_ENDTX1 (0x1u << 9)
#define DACC_ISR_TXBUFE0 (0x1u << 12)
#define DACC_ISR_TXBUFE1 (0x1u << 13)

#define DACC_ACR_IBCTLCH0_Pos 0
#define DACC_ACR_IBCTLCH0_Msk (0x3u << DACC_ACR_IBCTLCH0_Pos)
#define DACC_ACR_IBCTLCH0(value) ((DACC_ACR_IBCTLCH0_Msk & ((value) << DACC_ACR_IBCTLCH0_Pos)))
#define DACC_ACR_IBCTLCH1_Pos 2
#define DACC_ACR_IBCTLCH1_Msk (0x3u << DACC_ACR_IBCTLCH1_Pos)
#define DACC_ACR_IBCTLCH1(value) ((DACC_ACR_IBCTLCH1_Msk & ((value) << DACC_ACR_IBCTLCH1_Pos)))

#define DACC_WPMR_WPEN (0x1u << 0)
#define DACC_WPMR_WPKEY_Pos 8
#define DACC_WPMR_WPKEY_Msk (0xffffffu << DACC_WPMR_WPKEY_Pos)
#define DACC_WPMR_WPKEY(value) ((DACC_WPMR_WPKEY_Msk & ((value) << DACC_WPMR_WPKEY_Pos)))
#define DACC_WPMR_WPKEY_PASSWD (0x444143u << 8)

#define DACC_WPSR_WPVS (0x1u << 0)
#define DACC_WPSR_WPVSRC_Pos 8
#define DACC_WPSR_WPVSRC_Msk (0xffu << DACC_WPSR_WPVSRC_Pos)
# 335 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_efc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_efc.h"
#define _SAMV71_EFC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_efc.h"
typedef struct {
  volatile uint32_t EEFC_FMR;
  volatile uint32_t EEFC_FCR;
  volatile const uint32_t EEFC_FSR;
  volatile const uint32_t EEFC_FRR;
  volatile const uint32_t Reserved1[1];
  volatile const uint32_t EEFC_VERSION;
  volatile const uint32_t Reserved2[51];
  volatile uint32_t EEFC_WPMR;
} Efc;


#define EEFC_FMR_FRDY (0x1u << 0)
#define EEFC_FMR_FWS_Pos 8
#define EEFC_FMR_FWS_Msk (0xfu << EEFC_FMR_FWS_Pos)
#define EEFC_FMR_FWS(value) ((EEFC_FMR_FWS_Msk & ((value) << EEFC_FMR_FWS_Pos)))
#define EEFC_FMR_SCOD (0x1u << 16)
#define EEFC_FMR_CLOE (0x1u << 26)

#define EEFC_FCR_FCMD_Pos 0
#define EEFC_FCR_FCMD_Msk (0xffu << EEFC_FCR_FCMD_Pos)
#define EEFC_FCR_FCMD(value) ((EEFC_FCR_FCMD_Msk & ((value) << EEFC_FCR_FCMD_Pos)))
#define EEFC_FCR_FCMD_GETD (0x0u << 0)
#define EEFC_FCR_FCMD_WP (0x1u << 0)
#define EEFC_FCR_FCMD_WPL (0x2u << 0)
#define EEFC_FCR_FCMD_EWP (0x3u << 0)
#define EEFC_FCR_FCMD_EWPL (0x4u << 0)
#define EEFC_FCR_FCMD_EA (0x5u << 0)
#define EEFC_FCR_FCMD_EPA (0x7u << 0)
#define EEFC_FCR_FCMD_SLB (0x8u << 0)
#define EEFC_FCR_FCMD_CLB (0x9u << 0)
#define EEFC_FCR_FCMD_GLB (0xAu << 0)
#define EEFC_FCR_FCMD_SGPB (0xBu << 0)
#define EEFC_FCR_FCMD_CGPB (0xCu << 0)
#define EEFC_FCR_FCMD_GGPB (0xDu << 0)
#define EEFC_FCR_FCMD_STUI (0xEu << 0)
#define EEFC_FCR_FCMD_SPUI (0xFu << 0)
#define EEFC_FCR_FCMD_GCALB (0x10u << 0)
#define EEFC_FCR_FCMD_ES (0x11u << 0)
#define EEFC_FCR_FCMD_WUS (0x12u << 0)
#define EEFC_FCR_FCMD_EUS (0x13u << 0)
#define EEFC_FCR_FCMD_STUS (0x14u << 0)
#define EEFC_FCR_FCMD_SPUS (0x15u << 0)
#define EEFC_FCR_FARG_Pos 8
#define EEFC_FCR_FARG_Msk (0xffffu << EEFC_FCR_FARG_Pos)
#define EEFC_FCR_FARG(value) ((EEFC_FCR_FARG_Msk & ((value) << EEFC_FCR_FARG_Pos)))
#define EEFC_FCR_FKEY_Pos 24
#define EEFC_FCR_FKEY_Msk (0xffu << EEFC_FCR_FKEY_Pos)
#define EEFC_FCR_FKEY(value) ((EEFC_FCR_FKEY_Msk & ((value) << EEFC_FCR_FKEY_Pos)))
#define EEFC_FCR_FKEY_PASSWD (0x5Au << 24)

#define EEFC_FSR_FRDY (0x1u << 0)
#define EEFC_FSR_FCMDE (0x1u << 1)
#define EEFC_FSR_FLOCKE (0x1u << 2)
#define EEFC_FSR_FLERR (0x1u << 3)
#define EEFC_FSR_UECCELSB (0x1u << 16)
#define EEFC_FSR_MECCELSB (0x1u << 17)
#define EEFC_FSR_UECCEMSB (0x1u << 18)
#define EEFC_FSR_MECCEMSB (0x1u << 19)

#define EEFC_FRR_FVALUE_Pos 0
#define EEFC_FRR_FVALUE_Msk (0xffffffffu << EEFC_FRR_FVALUE_Pos)

#define EEFC_VERSION_VERSION_Pos 0
#define EEFC_VERSION_VERSION_Msk (0xfffu << EEFC_VERSION_VERSION_Pos)
#define EEFC_VERSION_MFN_Pos 16
#define EEFC_VERSION_MFN_Msk (0x7u << EEFC_VERSION_MFN_Pos)

#define EEFC_WPMR_WPEN (0x1u << 0)
#define EEFC_WPMR_WPKEY_Pos 8
#define EEFC_WPMR_WPKEY_Msk (0xffffffu << EEFC_WPMR_WPKEY_Pos)
#define EEFC_WPMR_WPKEY(value) ((EEFC_WPMR_WPKEY_Msk & ((value) << EEFC_WPMR_WPKEY_Pos)))
#define EEFC_WPMR_WPKEY_PASSWD (0x454643u << 8)
# 336 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_gmac.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_gmac.h"
#define _SAMV71_GMAC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_gmac.h"
typedef struct {
  volatile uint32_t GMAC_SAB;
  volatile uint32_t GMAC_SAT;
} GmacSa;


typedef struct {
   volatile uint32_t GMAC_ST2COM0;
   volatile uint32_t GMAC_ST2COM1;
} GmacSt2Compare;


#define GMACSA_NUMBER 4
#define GMACST2COMPARE_NUMBER 24
typedef struct {
  volatile uint32_t GMAC_NCR;
  volatile uint32_t GMAC_NCFGR;
  volatile const uint32_t GMAC_NSR;
  volatile uint32_t GMAC_UR;
  volatile uint32_t GMAC_DCFGR;
  volatile uint32_t GMAC_TSR;
  volatile uint32_t GMAC_RBQB;
  volatile uint32_t GMAC_TBQB;
  volatile uint32_t GMAC_RSR;
  volatile const uint32_t GMAC_ISR;
  volatile uint32_t GMAC_IER;
  volatile uint32_t GMAC_IDR;
  volatile uint32_t GMAC_IMR;
  volatile uint32_t GMAC_MAN;
  volatile const uint32_t GMAC_RPQ;
  volatile uint32_t GMAC_TPQ;
  volatile uint32_t GMAC_TPSF;
  volatile uint32_t GMAC_RPSF;
  volatile uint32_t GMAC_RJFML;
  volatile const uint32_t Reserved1[13];
  volatile uint32_t GMAC_HRB;
  volatile uint32_t GMAC_HRT;
       GmacSa GMAC_SA[4];
  volatile uint32_t GMAC_TIDM1;
  volatile uint32_t GMAC_TIDM2;
  volatile uint32_t GMAC_TIDM3;
  volatile uint32_t GMAC_TIDM4;
  volatile uint32_t GMAC_WOL;
  volatile uint32_t GMAC_IPGS;
  volatile uint32_t GMAC_SVLAN;
  volatile uint32_t GMAC_TPFCP;
  volatile uint32_t GMAC_SAMB1;
  volatile uint32_t GMAC_SAMT1;
  volatile const uint32_t Reserved2[3];
  volatile uint32_t GMAC_NSC;
  volatile uint32_t GMAC_SCL;
  volatile uint32_t GMAC_SCH;
  volatile const uint32_t GMAC_EFTSH;
  volatile const uint32_t GMAC_EFRSH;
  volatile const uint32_t GMAC_PEFTSH;
  volatile const uint32_t GMAC_PEFRSH;
  volatile const uint32_t Reserved3[2];
  volatile const uint32_t GMAC_OTLO;
  volatile const uint32_t GMAC_OTHI;
  volatile const uint32_t GMAC_FT;
  volatile const uint32_t GMAC_BCFT;
  volatile const uint32_t GMAC_MFT;
  volatile const uint32_t GMAC_PFT;
  volatile const uint32_t GMAC_BFT64;
  volatile const uint32_t GMAC_TBFT127;
  volatile const uint32_t GMAC_TBFT255;
  volatile const uint32_t GMAC_TBFT511;
  volatile const uint32_t GMAC_TBFT1023;
  volatile const uint32_t GMAC_TBFT1518;
  volatile const uint32_t GMAC_GTBFT1518;
  volatile const uint32_t GMAC_TUR;
  volatile const uint32_t GMAC_SCF;
  volatile const uint32_t GMAC_MCF;
  volatile const uint32_t GMAC_EC;
  volatile const uint32_t GMAC_LC;
  volatile const uint32_t GMAC_DTF;
  volatile const uint32_t GMAC_CSE;
  volatile const uint32_t GMAC_ORLO;
  volatile const uint32_t GMAC_ORHI;
  volatile const uint32_t GMAC_FR;
  volatile const uint32_t GMAC_BCFR;
  volatile const uint32_t GMAC_MFR;
  volatile const uint32_t GMAC_PFR;
  volatile const uint32_t GMAC_BFR64;
  volatile const uint32_t GMAC_TBFR127;
  volatile const uint32_t GMAC_TBFR255;
  volatile const uint32_t GMAC_TBFR511;
  volatile const uint32_t GMAC_TBFR1023;
  volatile const uint32_t GMAC_TBFR1518;
  volatile const uint32_t GMAC_TMXBFR;
  volatile const uint32_t GMAC_UFR;
  volatile const uint32_t GMAC_OFR;
  volatile const uint32_t GMAC_JR;
  volatile const uint32_t GMAC_FCSE;
  volatile const uint32_t GMAC_LFFE;
  volatile const uint32_t GMAC_RSE;
  volatile const uint32_t GMAC_AE;
  volatile const uint32_t GMAC_RRE;
  volatile const uint32_t GMAC_ROE;
  volatile const uint32_t GMAC_IHCE;
  volatile const uint32_t GMAC_TCE;
  volatile const uint32_t GMAC_UCE;
  volatile const uint32_t Reserved4[2];
  volatile uint32_t GMAC_TISUBN;
  volatile uint32_t GMAC_TSH;
  volatile const uint32_t Reserved5[3];
  volatile uint32_t GMAC_TSL;
  volatile uint32_t GMAC_TN;
  volatile uint32_t GMAC_TA;
  volatile uint32_t GMAC_TI;
  volatile const uint32_t GMAC_EFTSL;
  volatile const uint32_t GMAC_EFTN;
  volatile const uint32_t GMAC_EFRSL;
  volatile const uint32_t GMAC_EFRN;
  volatile const uint32_t GMAC_PEFTSL;
  volatile const uint32_t GMAC_PEFTN;
  volatile const uint32_t GMAC_PEFRSL;
  volatile const uint32_t GMAC_PEFRN;
  volatile const uint32_t Reserved6[128];
  volatile const uint32_t GMAC_ISRPQ[3];
  volatile const uint32_t Reserved7[13];
  volatile uint32_t GMAC_TBQBAPQ[3];
  volatile const uint32_t Reserved8[13];
  volatile uint32_t GMAC_RBQBAPQ[3];
  volatile const uint32_t Reserved9[5];
  volatile uint32_t GMAC_RBSRPQ[3];
  volatile const uint32_t Reserved10[4];
  volatile uint32_t GMAC_CBSCR;
  volatile uint32_t GMAC_CBSISQA;
  volatile uint32_t GMAC_CBSISQB;
  volatile const uint32_t Reserved11[14];
  volatile uint32_t GMAC_ST1RPQ[4];
  volatile const uint32_t Reserved12[12];
  volatile uint32_t GMAC_ST2RPQ[8];
  volatile const uint32_t Reserved13[12];
  volatile const uint32_t Reserved14[28];
  volatile uint32_t GMAC_IERPQ[3];
  volatile const uint32_t Reserved15[5];
  volatile uint32_t GMAC_IDRPQ[3];
  volatile const uint32_t Reserved16[5];
  volatile uint32_t GMAC_IMRPQ[3];
  volatile const uint32_t Reserved17[37];
  volatile uint32_t GMAC_ST2ER[4];
  volatile const uint32_t Reserved18[4];
  volatile GmacSt2Compare GMAC_ST2COMP[24];
} Gmac;


#define GMAC_NCR_LBL (0x1u << 1)
#define GMAC_NCR_RXEN (0x1u << 2)
#define GMAC_NCR_TXEN (0x1u << 3)
#define GMAC_NCR_MPE (0x1u << 4)
#define GMAC_NCR_CLRSTAT (0x1u << 5)
#define GMAC_NCR_INCSTAT (0x1u << 6)
#define GMAC_NCR_WESTAT (0x1u << 7)
#define GMAC_NCR_BP (0x1u << 8)
#define GMAC_NCR_TSTART (0x1u << 9)
#define GMAC_NCR_THALT (0x1u << 10)
#define GMAC_NCR_TXPF (0x1u << 11)
#define GMAC_NCR_TXZQPF (0x1u << 12)
#define GMAC_NCR_SRTSM (0x1u << 15)
#define GMAC_NCR_ENPBPR (0x1u << 16)
#define GMAC_NCR_TXPBPF (0x1u << 17)
#define GMAC_NCR_FNP (0x1u << 18)

#define GMAC_NCFGR_SPD (0x1u << 0)
#define GMAC_NCFGR_FD (0x1u << 1)
#define GMAC_NCFGR_DNVLAN (0x1u << 2)
#define GMAC_NCFGR_JFRAME (0x1u << 3)
#define GMAC_NCFGR_CAF (0x1u << 4)
#define GMAC_NCFGR_NBC (0x1u << 5)
#define GMAC_NCFGR_MTIHEN (0x1u << 6)
#define GMAC_NCFGR_UNIHEN (0x1u << 7)
#define GMAC_NCFGR_MAXFS (0x1u << 8)
#define GMAC_NCFGR_RTY (0x1u << 12)
#define GMAC_NCFGR_PEN (0x1u << 13)
#define GMAC_NCFGR_RXBUFO_Pos 14
#define GMAC_NCFGR_RXBUFO_Msk (0x3u << GMAC_NCFGR_RXBUFO_Pos)
#define GMAC_NCFGR_RXBUFO(value) ((GMAC_NCFGR_RXBUFO_Msk & ((value) << GMAC_NCFGR_RXBUFO_Pos)))
#define GMAC_NCFGR_LFERD (0x1u << 16)
#define GMAC_NCFGR_RFCS (0x1u << 17)
#define GMAC_NCFGR_CLK_Pos 18
#define GMAC_NCFGR_CLK_Msk (0x7u << GMAC_NCFGR_CLK_Pos)
#define GMAC_NCFGR_CLK(value) ((GMAC_NCFGR_CLK_Msk & ((value) << GMAC_NCFGR_CLK_Pos)))
#define GMAC_NCFGR_CLK_MCK_8 (0x0u << 18)
#define GMAC_NCFGR_CLK_MCK_16 (0x1u << 18)
#define GMAC_NCFGR_CLK_MCK_32 (0x2u << 18)
#define GMAC_NCFGR_CLK_MCK_48 (0x3u << 18)
#define GMAC_NCFGR_CLK_MCK_64 (0x4u << 18)
#define GMAC_NCFGR_CLK_MCK_96 (0x5u << 18)
#define GMAC_NCFGR_DBW_Pos 21
#define GMAC_NCFGR_DBW_Msk (0x3u << GMAC_NCFGR_DBW_Pos)
#define GMAC_NCFGR_DBW(value) ((GMAC_NCFGR_DBW_Msk & ((value) << GMAC_NCFGR_DBW_Pos)))
#define GMAC_NCFGR_DCPF (0x1u << 23)
#define GMAC_NCFGR_RXCOEN (0x1u << 24)
#define GMAC_NCFGR_EFRHD (0x1u << 25)
#define GMAC_NCFGR_IRXFCS (0x1u << 26)
#define GMAC_NCFGR_IPGSEN (0x1u << 28)
#define GMAC_NCFGR_RXBP (0x1u << 29)
#define GMAC_NCFGR_IRXER (0x1u << 30)

#define GMAC_NSR_MDIO (0x1u << 1)
#define GMAC_NSR_IDLE (0x1u << 2)

#define GMAC_UR_RMII (0x1u << 0)

#define GMAC_DCFGR_FBLDO_Pos 0
#define GMAC_DCFGR_FBLDO_Msk (0x1fu << GMAC_DCFGR_FBLDO_Pos)
#define GMAC_DCFGR_FBLDO(value) ((GMAC_DCFGR_FBLDO_Msk & ((value) << GMAC_DCFGR_FBLDO_Pos)))
#define GMAC_DCFGR_FBLDO_SINGLE (0x1u << 0)
#define GMAC_DCFGR_FBLDO_INCR4 (0x4u << 0)
#define GMAC_DCFGR_FBLDO_INCR8 (0x8u << 0)
#define GMAC_DCFGR_FBLDO_INCR16 (0x10u << 0)
#define GMAC_DCFGR_ESMA (0x1u << 6)
#define GMAC_DCFGR_ESPA (0x1u << 7)
#define GMAC_DCFGR_RXBMS_Pos 8
#define GMAC_DCFGR_RXBMS_Msk (0x3u << GMAC_DCFGR_RXBMS_Pos)
#define GMAC_DCFGR_RXBMS(value) ((GMAC_DCFGR_RXBMS_Msk & ((value) << GMAC_DCFGR_RXBMS_Pos)))
#define GMAC_DCFGR_RXBMS_EIGHTH (0x0u << 8)
#define GMAC_DCFGR_RXBMS_QUARTER (0x1u << 8)
#define GMAC_DCFGR_RXBMS_HALF (0x2u << 8)
#define GMAC_DCFGR_RXBMS_FULL (0x3u << 8)
#define GMAC_DCFGR_TXPBMS (0x1u << 10)
#define GMAC_DCFGR_TXCOEN (0x1u << 11)
#define GMAC_DCFGR_DRBS_Pos 16
#define GMAC_DCFGR_DRBS_Msk (0xffu << GMAC_DCFGR_DRBS_Pos)
#define GMAC_DCFGR_DRBS(value) ((GMAC_DCFGR_DRBS_Msk & ((value) << GMAC_DCFGR_DRBS_Pos)))
#define GMAC_DCFGR_DDRP (0x1u << 24)

#define GMAC_TSR_UBR (0x1u << 0)
#define GMAC_TSR_COL (0x1u << 1)
#define GMAC_TSR_RLE (0x1u << 2)
#define GMAC_TSR_TXGO (0x1u << 3)
#define GMAC_TSR_TFC (0x1u << 4)
#define GMAC_TSR_TXCOMP (0x1u << 5)
#define GMAC_TSR_HRESP (0x1u << 8)

#define GMAC_RBQB_ADDR_Pos 2
#define GMAC_RBQB_ADDR_Msk (0x3fffffffu << GMAC_RBQB_ADDR_Pos)
#define GMAC_RBQB_ADDR(value) ((GMAC_RBQB_ADDR_Msk & ((value) << GMAC_RBQB_ADDR_Pos)))

#define GMAC_TBQB_ADDR_Pos 2
#define GMAC_TBQB_ADDR_Msk (0x3fffffffu << GMAC_TBQB_ADDR_Pos)
#define GMAC_TBQB_ADDR(value) ((GMAC_TBQB_ADDR_Msk & ((value) << GMAC_TBQB_ADDR_Pos)))

#define GMAC_RSR_BNA (0x1u << 0)
#define GMAC_RSR_REC (0x1u << 1)
#define GMAC_RSR_RXOVR (0x1u << 2)
#define GMAC_RSR_HNO (0x1u << 3)

#define GMAC_ISR_MFS (0x1u << 0)
#define GMAC_ISR_RCOMP (0x1u << 1)
#define GMAC_ISR_RXUBR (0x1u << 2)
#define GMAC_ISR_TXUBR (0x1u << 3)
#define GMAC_ISR_TUR (0x1u << 4)
#define GMAC_ISR_RLEX (0x1u << 5)
#define GMAC_ISR_TFC (0x1u << 6)
#define GMAC_ISR_TCOMP (0x1u << 7)
#define GMAC_ISR_ROVR (0x1u << 10)
#define GMAC_ISR_HRESP (0x1u << 11)
#define GMAC_ISR_PFNZ (0x1u << 12)
#define GMAC_ISR_PTZ (0x1u << 13)
#define GMAC_ISR_PFTR (0x1u << 14)
#define GMAC_ISR_DRQFR (0x1u << 18)
#define GMAC_ISR_SFR (0x1u << 19)
#define GMAC_ISR_DRQFT (0x1u << 20)
#define GMAC_ISR_SFT (0x1u << 21)
#define GMAC_ISR_PDRQFR (0x1u << 22)
#define GMAC_ISR_PDRSFR (0x1u << 23)
#define GMAC_ISR_PDRQFT (0x1u << 24)
#define GMAC_ISR_PDRSFT (0x1u << 25)
#define GMAC_ISR_SRI (0x1u << 26)
#define GMAC_ISR_LPI (0x1u << 27)
#define GMAC_ISR_WOL (0x1u << 28)
#define GMAC_ISR_TSU (0x1u << 29)

#define GMAC_IER_MFS (0x1u << 0)
#define GMAC_IER_RCOMP (0x1u << 1)
#define GMAC_IER_RXUBR (0x1u << 2)
#define GMAC_IER_TXUBR (0x1u << 3)
#define GMAC_IER_TUR (0x1u << 4)
#define GMAC_IER_RLEX (0x1u << 5)
#define GMAC_IER_TFC (0x1u << 6)
#define GMAC_IER_TCOMP (0x1u << 7)
#define GMAC_IER_ROVR (0x1u << 10)
#define GMAC_IER_HRESP (0x1u << 11)
#define GMAC_IER_PFNZ (0x1u << 12)
#define GMAC_IER_PTZ (0x1u << 13)
#define GMAC_IER_PFTR (0x1u << 14)
#define GMAC_IER_EXINT (0x1u << 15)
#define GMAC_IER_DRQFR (0x1u << 18)
#define GMAC_IER_SFR (0x1u << 19)
#define GMAC_IER_DRQFT (0x1u << 20)
#define GMAC_IER_SFT (0x1u << 21)
#define GMAC_IER_PDRQFR (0x1u << 22)
#define GMAC_IER_PDRSFR (0x1u << 23)
#define GMAC_IER_PDRQFT (0x1u << 24)
#define GMAC_IER_PDRSFT (0x1u << 25)
#define GMAC_IER_SRI (0x1u << 26)
#define GMAC_IER_LPI (0x1u << 27)
#define GMAC_IER_WOL (0x1u << 28)
#define GMAC_IER_TSU (0x1u << 29)

#define GMAC_IDR_MFS (0x1u << 0)
#define GMAC_IDR_RCOMP (0x1u << 1)
#define GMAC_IDR_RXUBR (0x1u << 2)
#define GMAC_IDR_TXUBR (0x1u << 3)
#define GMAC_IDR_TUR (0x1u << 4)
#define GMAC_IDR_RLEX (0x1u << 5)
#define GMAC_IDR_TFC (0x1u << 6)
#define GMAC_IDR_TCOMP (0x1u << 7)
#define GMAC_IDR_ROVR (0x1u << 10)
#define GMAC_IDR_HRESP (0x1u << 11)
#define GMAC_IDR_PFNZ (0x1u << 12)
#define GMAC_IDR_PTZ (0x1u << 13)
#define GMAC_IDR_PFTR (0x1u << 14)
#define GMAC_IDR_EXINT (0x1u << 15)
#define GMAC_IDR_DRQFR (0x1u << 18)
#define GMAC_IDR_SFR (0x1u << 19)
#define GMAC_IDR_DRQFT (0x1u << 20)
#define GMAC_IDR_SFT (0x1u << 21)
#define GMAC_IDR_PDRQFR (0x1u << 22)
#define GMAC_IDR_PDRSFR (0x1u << 23)
#define GMAC_IDR_PDRQFT (0x1u << 24)
#define GMAC_IDR_PDRSFT (0x1u << 25)
#define GMAC_IDR_SRI (0x1u << 26)
#define GMAC_IDR_LPI (0x1u << 27)
#define GMAC_IDR_WOL (0x1u << 28)
#define GMAC_IDR_TSU (0x1u << 29)

#define GMAC_IMR_MFS (0x1u << 0)
#define GMAC_IMR_RCOMP (0x1u << 1)
#define GMAC_IMR_RXUBR (0x1u << 2)
#define GMAC_IMR_TXUBR (0x1u << 3)
#define GMAC_IMR_TUR (0x1u << 4)
#define GMAC_IMR_RLEX (0x1u << 5)
#define GMAC_IMR_TFC (0x1u << 6)
#define GMAC_IMR_TCOMP (0x1u << 7)
#define GMAC_IMR_ROVR (0x1u << 10)
#define GMAC_IMR_HRESP (0x1u << 11)
#define GMAC_IMR_PFNZ (0x1u << 12)
#define GMAC_IMR_PTZ (0x1u << 13)
#define GMAC_IMR_PFTR (0x1u << 14)
#define GMAC_IMR_EXINT (0x1u << 15)
#define GMAC_IMR_DRQFR (0x1u << 18)
#define GMAC_IMR_SFR (0x1u << 19)
#define GMAC_IMR_DRQFT (0x1u << 20)
#define GMAC_IMR_SFT (0x1u << 21)
#define GMAC_IMR_PDRQFR (0x1u << 22)
#define GMAC_IMR_PDRSFR (0x1u << 23)
#define GMAC_IMR_PDRQFT (0x1u << 24)
#define GMAC_IMR_PDRSFT (0x1u << 25)
#define GMAC_IMR_SRI (0x1u << 26)
#define GMAC_IMR_LPI (0x1u << 27)
#define GMAC_IMR_WOL (0x1u << 28)
#define GMAC_IMR_TSU (0x1u << 29)

#define GMAC_MAN_DATA_Pos 0
#define GMAC_MAN_DATA_Msk (0xffffu << GMAC_MAN_DATA_Pos)
#define GMAC_MAN_DATA(value) ((GMAC_MAN_DATA_Msk & ((value) << GMAC_MAN_DATA_Pos)))
#define GMAC_MAN_WTN_Pos 16
#define GMAC_MAN_WTN_Msk (0x3u << GMAC_MAN_WTN_Pos)
#define GMAC_MAN_WTN(value) ((GMAC_MAN_WTN_Msk & ((value) << GMAC_MAN_WTN_Pos)))
#define GMAC_MAN_REGA_Pos 18
#define GMAC_MAN_REGA_Msk (0x1fu << GMAC_MAN_REGA_Pos)
#define GMAC_MAN_REGA(value) ((GMAC_MAN_REGA_Msk & ((value) << GMAC_MAN_REGA_Pos)))
#define GMAC_MAN_PHYA_Pos 23
#define GMAC_MAN_PHYA_Msk (0x1fu << GMAC_MAN_PHYA_Pos)
#define GMAC_MAN_PHYA(value) ((GMAC_MAN_PHYA_Msk & ((value) << GMAC_MAN_PHYA_Pos)))
#define GMAC_MAN_OP_Pos 28
#define GMAC_MAN_OP_Msk (0x3u << GMAC_MAN_OP_Pos)
#define GMAC_MAN_OP(value) ((GMAC_MAN_OP_Msk & ((value) << GMAC_MAN_OP_Pos)))
#define GMAC_MAN_CLTTO (0x1u << 30)
#define GMAC_MAN_WZO (0x1u << 31)

#define GMAC_RPQ_RPQ_Pos 0
#define GMAC_RPQ_RPQ_Msk (0xffffu << GMAC_RPQ_RPQ_Pos)

#define GMAC_TPQ_TPQ_Pos 0
#define GMAC_TPQ_TPQ_Msk (0xffffu << GMAC_TPQ_TPQ_Pos)
#define GMAC_TPQ_TPQ(value) ((GMAC_TPQ_TPQ_Msk & ((value) << GMAC_TPQ_TPQ_Pos)))

#define GMAC_TPSF_TPB1ADR_Pos 0
#define GMAC_TPSF_TPB1ADR_Msk (0xfffu << GMAC_TPSF_TPB1ADR_Pos)
#define GMAC_TPSF_TPB1ADR(value) ((GMAC_TPSF_TPB1ADR_Msk & ((value) << GMAC_TPSF_TPB1ADR_Pos)))
#define GMAC_TPSF_ENTXP (0x1u << 31)

#define GMAC_RPSF_RPB1ADR_Pos 0
#define GMAC_RPSF_RPB1ADR_Msk (0xfffu << GMAC_RPSF_RPB1ADR_Pos)
#define GMAC_RPSF_RPB1ADR(value) ((GMAC_RPSF_RPB1ADR_Msk & ((value) << GMAC_RPSF_RPB1ADR_Pos)))
#define GMAC_RPSF_ENRXP (0x1u << 31)

#define GMAC_RJFML_FML_Pos 0
#define GMAC_RJFML_FML_Msk (0x3fffu << GMAC_RJFML_FML_Pos)
#define GMAC_RJFML_FML(value) ((GMAC_RJFML_FML_Msk & ((value) << GMAC_RJFML_FML_Pos)))

#define GMAC_HRB_ADDR_Pos 0
#define GMAC_HRB_ADDR_Msk (0xffffffffu << GMAC_HRB_ADDR_Pos)
#define GMAC_HRB_ADDR(value) ((GMAC_HRB_ADDR_Msk & ((value) << GMAC_HRB_ADDR_Pos)))

#define GMAC_HRT_ADDR_Pos 0
#define GMAC_HRT_ADDR_Msk (0xffffffffu << GMAC_HRT_ADDR_Pos)
#define GMAC_HRT_ADDR(value) ((GMAC_HRT_ADDR_Msk & ((value) << GMAC_HRT_ADDR_Pos)))

#define GMAC_SAB_ADDR_Pos 0
#define GMAC_SAB_ADDR_Msk (0xffffffffu << GMAC_SAB_ADDR_Pos)
#define GMAC_SAB_ADDR(value) ((GMAC_SAB_ADDR_Msk & ((value) << GMAC_SAB_ADDR_Pos)))

#define GMAC_SAT_ADDR_Pos 0
#define GMAC_SAT_ADDR_Msk (0xffffu << GMAC_SAT_ADDR_Pos)
#define GMAC_SAT_ADDR(value) ((GMAC_SAT_ADDR_Msk & ((value) << GMAC_SAT_ADDR_Pos)))

#define GMAC_TIDM1_TID_Pos 0
#define GMAC_TIDM1_TID_Msk (0xffffu << GMAC_TIDM1_TID_Pos)
#define GMAC_TIDM1_TID(value) ((GMAC_TIDM1_TID_Msk & ((value) << GMAC_TIDM1_TID_Pos)))
#define GMAC_TIDM1_ENID1 (0x1u << 31)

#define GMAC_TIDM2_TID_Pos 0
#define GMAC_TIDM2_TID_Msk (0xffffu << GMAC_TIDM2_TID_Pos)
#define GMAC_TIDM2_TID(value) ((GMAC_TIDM2_TID_Msk & ((value) << GMAC_TIDM2_TID_Pos)))
#define GMAC_TIDM2_ENID2 (0x1u << 31)

#define GMAC_TIDM3_TID_Pos 0
#define GMAC_TIDM3_TID_Msk (0xffffu << GMAC_TIDM3_TID_Pos)
#define GMAC_TIDM3_TID(value) ((GMAC_TIDM3_TID_Msk & ((value) << GMAC_TIDM3_TID_Pos)))
#define GMAC_TIDM3_ENID3 (0x1u << 31)

#define GMAC_TIDM4_TID_Pos 0
#define GMAC_TIDM4_TID_Msk (0xffffu << GMAC_TIDM4_TID_Pos)
#define GMAC_TIDM4_TID(value) ((GMAC_TIDM4_TID_Msk & ((value) << GMAC_TIDM4_TID_Pos)))
#define GMAC_TIDM4_ENID4 (0x1u << 31)

#define GMAC_WOL_IP_Pos 0
#define GMAC_WOL_IP_Msk (0xffffu << GMAC_WOL_IP_Pos)
#define GMAC_WOL_IP(value) ((GMAC_WOL_IP_Msk & ((value) << GMAC_WOL_IP_Pos)))
#define GMAC_WOL_MAG (0x1u << 16)
#define GMAC_WOL_ARP (0x1u << 17)
#define GMAC_WOL_SA1 (0x1u << 18)
#define GMAC_WOL_MTI (0x1u << 19)

#define GMAC_IPGS_FL_Pos 0
#define GMAC_IPGS_FL_Msk (0xffffu << GMAC_IPGS_FL_Pos)
#define GMAC_IPGS_FL(value) ((GMAC_IPGS_FL_Msk & ((value) << GMAC_IPGS_FL_Pos)))

#define GMAC_SVLAN_VLAN_TYPE_Pos 0
#define GMAC_SVLAN_VLAN_TYPE_Msk (0xffffu << GMAC_SVLAN_VLAN_TYPE_Pos)
#define GMAC_SVLAN_VLAN_TYPE(value) ((GMAC_SVLAN_VLAN_TYPE_Msk & ((value) << GMAC_SVLAN_VLAN_TYPE_Pos)))
#define GMAC_SVLAN_ESVLAN (0x1u << 31)

#define GMAC_TPFCP_PEV_Pos 0
#define GMAC_TPFCP_PEV_Msk (0xffu << GMAC_TPFCP_PEV_Pos)
#define GMAC_TPFCP_PEV(value) ((GMAC_TPFCP_PEV_Msk & ((value) << GMAC_TPFCP_PEV_Pos)))
#define GMAC_TPFCP_PQ_Pos 8
#define GMAC_TPFCP_PQ_Msk (0xffu << GMAC_TPFCP_PQ_Pos)
#define GMAC_TPFCP_PQ(value) ((GMAC_TPFCP_PQ_Msk & ((value) << GMAC_TPFCP_PQ_Pos)))

#define GMAC_SAMB1_ADDR_Pos 0
#define GMAC_SAMB1_ADDR_Msk (0xffffffffu << GMAC_SAMB1_ADDR_Pos)
#define GMAC_SAMB1_ADDR(value) ((GMAC_SAMB1_ADDR_Msk & ((value) << GMAC_SAMB1_ADDR_Pos)))

#define GMAC_SAMT1_ADDR_Pos 0
#define GMAC_SAMT1_ADDR_Msk (0xffffu << GMAC_SAMT1_ADDR_Pos)
#define GMAC_SAMT1_ADDR(value) ((GMAC_SAMT1_ADDR_Msk & ((value) << GMAC_SAMT1_ADDR_Pos)))

#define GMAC_NSC_NANOSEC_Pos 0
#define GMAC_NSC_NANOSEC_Msk (0x3fffffu << GMAC_NSC_NANOSEC_Pos)
#define GMAC_NSC_NANOSEC(value) ((GMAC_NSC_NANOSEC_Msk & ((value) << GMAC_NSC_NANOSEC_Pos)))

#define GMAC_SCL_SEC_Pos 0
#define GMAC_SCL_SEC_Msk (0xffffffffu << GMAC_SCL_SEC_Pos)
#define GMAC_SCL_SEC(value) ((GMAC_SCL_SEC_Msk & ((value) << GMAC_SCL_SEC_Pos)))

#define GMAC_SCH_SEC_Pos 0
#define GMAC_SCH_SEC_Msk (0xffffu << GMAC_SCH_SEC_Pos)
#define GMAC_SCH_SEC(value) ((GMAC_SCH_SEC_Msk & ((value) << GMAC_SCH_SEC_Pos)))

#define GMAC_EFTSH_RUD_Pos 0
#define GMAC_EFTSH_RUD_Msk (0xffffu << GMAC_EFTSH_RUD_Pos)

#define GMAC_EFRSH_RUD_Pos 0
#define GMAC_EFRSH_RUD_Msk (0xffffu << GMAC_EFRSH_RUD_Pos)

#define GMAC_PEFTSH_RUD_Pos 0
#define GMAC_PEFTSH_RUD_Msk (0xffffu << GMAC_PEFTSH_RUD_Pos)

#define GMAC_PEFRSH_RUD_Pos 0
#define GMAC_PEFRSH_RUD_Msk (0xffffu << GMAC_PEFRSH_RUD_Pos)

#define GMAC_OTLO_TXO_Pos 0
#define GMAC_OTLO_TXO_Msk (0xffffffffu << GMAC_OTLO_TXO_Pos)

#define GMAC_OTHI_TXO_Pos 0
#define GMAC_OTHI_TXO_Msk (0xffffu << GMAC_OTHI_TXO_Pos)

#define GMAC_FT_FTX_Pos 0
#define GMAC_FT_FTX_Msk (0xffffffffu << GMAC_FT_FTX_Pos)

#define GMAC_BCFT_BFTX_Pos 0
#define GMAC_BCFT_BFTX_Msk (0xffffffffu << GMAC_BCFT_BFTX_Pos)

#define GMAC_MFT_MFTX_Pos 0
#define GMAC_MFT_MFTX_Msk (0xffffffffu << GMAC_MFT_MFTX_Pos)

#define GMAC_PFT_PFTX_Pos 0
#define GMAC_PFT_PFTX_Msk (0xffffu << GMAC_PFT_PFTX_Pos)

#define GMAC_BFT64_NFTX_Pos 0
#define GMAC_BFT64_NFTX_Msk (0xffffffffu << GMAC_BFT64_NFTX_Pos)

#define GMAC_TBFT127_NFTX_Pos 0
#define GMAC_TBFT127_NFTX_Msk (0xffffffffu << GMAC_TBFT127_NFTX_Pos)

#define GMAC_TBFT255_NFTX_Pos 0
#define GMAC_TBFT255_NFTX_Msk (0xffffffffu << GMAC_TBFT255_NFTX_Pos)

#define GMAC_TBFT511_NFTX_Pos 0
#define GMAC_TBFT511_NFTX_Msk (0xffffffffu << GMAC_TBFT511_NFTX_Pos)

#define GMAC_TBFT1023_NFTX_Pos 0
#define GMAC_TBFT1023_NFTX_Msk (0xffffffffu << GMAC_TBFT1023_NFTX_Pos)

#define GMAC_TBFT1518_NFTX_Pos 0
#define GMAC_TBFT1518_NFTX_Msk (0xffffffffu << GMAC_TBFT1518_NFTX_Pos)

#define GMAC_GTBFT1518_NFTX_Pos 0
#define GMAC_GTBFT1518_NFTX_Msk (0xffffffffu << GMAC_GTBFT1518_NFTX_Pos)

#define GMAC_TUR_TXUNR_Pos 0
#define GMAC_TUR_TXUNR_Msk (0x3ffu << GMAC_TUR_TXUNR_Pos)

#define GMAC_SCF_SCOL_Pos 0
#define GMAC_SCF_SCOL_Msk (0x3ffffu << GMAC_SCF_SCOL_Pos)

#define GMAC_MCF_MCOL_Pos 0
#define GMAC_MCF_MCOL_Msk (0x3ffffu << GMAC_MCF_MCOL_Pos)

#define GMAC_EC_XCOL_Pos 0
#define GMAC_EC_XCOL_Msk (0x3ffu << GMAC_EC_XCOL_Pos)

#define GMAC_LC_LCOL_Pos 0
#define GMAC_LC_LCOL_Msk (0x3ffu << GMAC_LC_LCOL_Pos)

#define GMAC_DTF_DEFT_Pos 0
#define GMAC_DTF_DEFT_Msk (0x3ffffu << GMAC_DTF_DEFT_Pos)

#define GMAC_CSE_CSR_Pos 0
#define GMAC_CSE_CSR_Msk (0x3ffu << GMAC_CSE_CSR_Pos)

#define GMAC_ORLO_RXO_Pos 0
#define GMAC_ORLO_RXO_Msk (0xffffffffu << GMAC_ORLO_RXO_Pos)

#define GMAC_ORHI_RXO_Pos 0
#define GMAC_ORHI_RXO_Msk (0xffffu << GMAC_ORHI_RXO_Pos)

#define GMAC_FR_FRX_Pos 0
#define GMAC_FR_FRX_Msk (0xffffffffu << GMAC_FR_FRX_Pos)

#define GMAC_BCFR_BFRX_Pos 0
#define GMAC_BCFR_BFRX_Msk (0xffffffffu << GMAC_BCFR_BFRX_Pos)

#define GMAC_MFR_MFRX_Pos 0
#define GMAC_MFR_MFRX_Msk (0xffffffffu << GMAC_MFR_MFRX_Pos)

#define GMAC_PFR_PFRX_Pos 0
#define GMAC_PFR_PFRX_Msk (0xffffu << GMAC_PFR_PFRX_Pos)

#define GMAC_BFR64_NFRX_Pos 0
#define GMAC_BFR64_NFRX_Msk (0xffffffffu << GMAC_BFR64_NFRX_Pos)

#define GMAC_TBFR127_NFRX_Pos 0
#define GMAC_TBFR127_NFRX_Msk (0xffffffffu << GMAC_TBFR127_NFRX_Pos)

#define GMAC_TBFR255_NFRX_Pos 0
#define GMAC_TBFR255_NFRX_Msk (0xffffffffu << GMAC_TBFR255_NFRX_Pos)

#define GMAC_TBFR511_NFRX_Pos 0
#define GMAC_TBFR511_NFRX_Msk (0xffffffffu << GMAC_TBFR511_NFRX_Pos)

#define GMAC_TBFR1023_NFRX_Pos 0
#define GMAC_TBFR1023_NFRX_Msk (0xffffffffu << GMAC_TBFR1023_NFRX_Pos)

#define GMAC_TBFR1518_NFRX_Pos 0
#define GMAC_TBFR1518_NFRX_Msk (0xffffffffu << GMAC_TBFR1518_NFRX_Pos)

#define GMAC_TMXBFR_NFRX_Pos 0
#define GMAC_TMXBFR_NFRX_Msk (0xffffffffu << GMAC_TMXBFR_NFRX_Pos)

#define GMAC_UFR_UFRX_Pos 0
#define GMAC_UFR_UFRX_Msk (0x3ffu << GMAC_UFR_UFRX_Pos)

#define GMAC_OFR_OFRX_Pos 0
#define GMAC_OFR_OFRX_Msk (0x3ffu << GMAC_OFR_OFRX_Pos)

#define GMAC_JR_JRX_Pos 0
#define GMAC_JR_JRX_Msk (0x3ffu << GMAC_JR_JRX_Pos)

#define GMAC_FCSE_FCKR_Pos 0
#define GMAC_FCSE_FCKR_Msk (0x3ffu << GMAC_FCSE_FCKR_Pos)

#define GMAC_LFFE_LFER_Pos 0
#define GMAC_LFFE_LFER_Msk (0x3ffu << GMAC_LFFE_LFER_Pos)

#define GMAC_RSE_RXSE_Pos 0
#define GMAC_RSE_RXSE_Msk (0x3ffu << GMAC_RSE_RXSE_Pos)

#define GMAC_AE_AER_Pos 0
#define GMAC_AE_AER_Msk (0x3ffu << GMAC_AE_AER_Pos)

#define GMAC_RRE_RXRER_Pos 0
#define GMAC_RRE_RXRER_Msk (0x3ffffu << GMAC_RRE_RXRER_Pos)

#define GMAC_ROE_RXOVR_Pos 0
#define GMAC_ROE_RXOVR_Msk (0x3ffu << GMAC_ROE_RXOVR_Pos)

#define GMAC_IHCE_HCKER_Pos 0
#define GMAC_IHCE_HCKER_Msk (0xffu << GMAC_IHCE_HCKER_Pos)

#define GMAC_TCE_TCKER_Pos 0
#define GMAC_TCE_TCKER_Msk (0xffu << GMAC_TCE_TCKER_Pos)

#define GMAC_UCE_UCKER_Pos 0
#define GMAC_UCE_UCKER_Msk (0xffu << GMAC_UCE_UCKER_Pos)

#define GMAC_TISUBN_LSBTIR_Pos 0
#define GMAC_TISUBN_LSBTIR_Msk (0xffffu << GMAC_TISUBN_LSBTIR_Pos)
#define GMAC_TISUBN_LSBTIR(value) ((GMAC_TISUBN_LSBTIR_Msk & ((value) << GMAC_TISUBN_LSBTIR_Pos)))

#define GMAC_TSH_TCS_Pos 0
#define GMAC_TSH_TCS_Msk (0xffffu << GMAC_TSH_TCS_Pos)
#define GMAC_TSH_TCS(value) ((GMAC_TSH_TCS_Msk & ((value) << GMAC_TSH_TCS_Pos)))

#define GMAC_TSL_TCS_Pos 0
#define GMAC_TSL_TCS_Msk (0xffffffffu << GMAC_TSL_TCS_Pos)
#define GMAC_TSL_TCS(value) ((GMAC_TSL_TCS_Msk & ((value) << GMAC_TSL_TCS_Pos)))

#define GMAC_TN_TNS_Pos 0
#define GMAC_TN_TNS_Msk (0x3fffffffu << GMAC_TN_TNS_Pos)
#define GMAC_TN_TNS(value) ((GMAC_TN_TNS_Msk & ((value) << GMAC_TN_TNS_Pos)))

#define GMAC_TA_ITDT_Pos 0
#define GMAC_TA_ITDT_Msk (0x3fffffffu << GMAC_TA_ITDT_Pos)
#define GMAC_TA_ITDT(value) ((GMAC_TA_ITDT_Msk & ((value) << GMAC_TA_ITDT_Pos)))
#define GMAC_TA_ADJ (0x1u << 31)

#define GMAC_TI_CNS_Pos 0
#define GMAC_TI_CNS_Msk (0xffu << GMAC_TI_CNS_Pos)
#define GMAC_TI_CNS(value) ((GMAC_TI_CNS_Msk & ((value) << GMAC_TI_CNS_Pos)))
#define GMAC_TI_ACNS_Pos 8
#define GMAC_TI_ACNS_Msk (0xffu << GMAC_TI_ACNS_Pos)
#define GMAC_TI_ACNS(value) ((GMAC_TI_ACNS_Msk & ((value) << GMAC_TI_ACNS_Pos)))
#define GMAC_TI_NIT_Pos 16
#define GMAC_TI_NIT_Msk (0xffu << GMAC_TI_NIT_Pos)
#define GMAC_TI_NIT(value) ((GMAC_TI_NIT_Msk & ((value) << GMAC_TI_NIT_Pos)))

#define GMAC_EFTSL_RUD_Pos 0
#define GMAC_EFTSL_RUD_Msk (0xffffffffu << GMAC_EFTSL_RUD_Pos)

#define GMAC_EFTN_RUD_Pos 0
#define GMAC_EFTN_RUD_Msk (0x3fffffffu << GMAC_EFTN_RUD_Pos)

#define GMAC_EFRSL_RUD_Pos 0
#define GMAC_EFRSL_RUD_Msk (0xffffffffu << GMAC_EFRSL_RUD_Pos)

#define GMAC_EFRN_RUD_Pos 0
#define GMAC_EFRN_RUD_Msk (0x3fffffffu << GMAC_EFRN_RUD_Pos)

#define GMAC_PEFTSL_RUD_Pos 0
#define GMAC_PEFTSL_RUD_Msk (0xffffffffu << GMAC_PEFTSL_RUD_Pos)

#define GMAC_PEFTN_RUD_Pos 0
#define GMAC_PEFTN_RUD_Msk (0x3fffffffu << GMAC_PEFTN_RUD_Pos)

#define GMAC_PEFRSL_RUD_Pos 0
#define GMAC_PEFRSL_RUD_Msk (0xffffffffu << GMAC_PEFRSL_RUD_Pos)

#define GMAC_PEFRN_RUD_Pos 0
#define GMAC_PEFRN_RUD_Msk (0x3fffffffu << GMAC_PEFRN_RUD_Pos)

#define GMAC_ISRPQ_RCOMP (0x1u << 1)
#define GMAC_ISRPQ_RXUBR (0x1u << 2)
#define GMAC_ISRPQ_RLEX (0x1u << 5)
#define GMAC_ISRPQ_TFC (0x1u << 6)
#define GMAC_ISRPQ_TCOMP (0x1u << 7)
#define GMAC_ISRPQ_ROVR (0x1u << 10)
#define GMAC_ISRPQ_HRESP (0x1u << 11)

#define GMAC_TBQBAPQ_TXBQBA_Pos 2
#define GMAC_TBQBAPQ_TXBQBA_Msk (0x3fu << GMAC_TBQBAPQ_TXBQBA_Pos)
#define GMAC_TBQBAPQ_TXBQBA(value) ((GMAC_TBQBAPQ_TXBQBA_Msk & ((value) << GMAC_TBQBAPQ_TXBQBA_Pos)))

#define GMAC_RBQBAPQ_RXBQBA_Pos 2
#define GMAC_RBQBAPQ_RXBQBA_Msk (0x3fu << GMAC_RBQBAPQ_RXBQBA_Pos)
#define GMAC_RBQBAPQ_RXBQBA(value) ((GMAC_RBQBAPQ_RXBQBA_Msk & ((value) << GMAC_RBQBAPQ_RXBQBA_Pos)))

#define GMAC_RBSRPQ_RBS_Pos 0
#define GMAC_RBSRPQ_RBS_Msk (0xffffu << GMAC_RBSRPQ_RBS_Pos)
#define GMAC_RBSRPQ_RBS(value) ((GMAC_RBSRPQ_RBS_Msk & ((value) << GMAC_RBSRPQ_RBS_Pos)))

#define GMAC_CBSCR_QBE (0x1u << 0)
#define GMAC_CBSCR_QAE (0x1u << 1)

#define GMAC_CBSISQA_IS_Pos 0
#define GMAC_CBSISQA_IS_Msk (0xffffffffu << GMAC_CBSISQA_IS_Pos)
#define GMAC_CBSISQA_IS(value) ((GMAC_CBSISQA_IS_Msk & ((value) << GMAC_CBSISQA_IS_Pos)))

#define GMAC_CBSISQB_IS_Pos 0
#define GMAC_CBSISQB_IS_Msk (0xffffffffu << GMAC_CBSISQB_IS_Pos)
#define GMAC_CBSISQB_IS(value) ((GMAC_CBSISQB_IS_Msk & ((value) << GMAC_CBSISQB_IS_Pos)))

#define GMAC_ST1RPQ_QNB_Pos 0
#define GMAC_ST1RPQ_QNB_Msk (0x7u << GMAC_ST1RPQ_QNB_Pos)
#define GMAC_ST1RPQ_QNB(value) ((GMAC_ST1RPQ_QNB_Msk & ((value) << GMAC_ST1RPQ_QNB_Pos)))
#define GMAC_ST1RPQ_DSTCM_Pos 4
#define GMAC_ST1RPQ_DSTCM_Msk (0xffu << GMAC_ST1RPQ_DSTCM_Pos)
#define GMAC_ST1RPQ_DSTCM(value) ((GMAC_ST1RPQ_DSTCM_Msk & ((value) << GMAC_ST1RPQ_DSTCM_Pos)))
#define GMAC_ST1RPQ_UDPM_Pos 12
#define GMAC_ST1RPQ_UDPM_Msk (0xffffu << GMAC_ST1RPQ_UDPM_Pos)
#define GMAC_ST1RPQ_UDPM(value) ((GMAC_ST1RPQ_UDPM_Msk & ((value) << GMAC_ST1RPQ_UDPM_Pos)))
#define GMAC_ST1RPQ_DSTCE (0x1u << 28)
#define GMAC_ST1RPQ_UDPE (0x1u << 29)

#define GMAC_ST2RPQ_QNB_Pos 0
#define GMAC_ST2RPQ_QNB_Msk (0x7u << GMAC_ST2RPQ_QNB_Pos)
#define GMAC_ST2RPQ_QNB(value) ((GMAC_ST2RPQ_QNB_Msk & ((value) << GMAC_ST2RPQ_QNB_Pos)))
#define GMAC_ST2RPQ_VLANP_Pos 4
#define GMAC_ST2RPQ_VLANP_Msk (0x7u << GMAC_ST2RPQ_VLANP_Pos)
#define GMAC_ST2RPQ_VLANP(value) ((GMAC_ST2RPQ_VLANP_Msk & ((value) << GMAC_ST2RPQ_VLANP_Pos)))
#define GMAC_ST2RPQ_VLANE (0x1u << 8)
#define GMAC_ST2RPQ_I2ETH_Pos 9
#define GMAC_ST2RPQ_I2ETH_Msk (0x7u << GMAC_ST2RPQ_I2ETH_Pos)
#define GMAC_ST2RPQ_I2ETH(value) ((GMAC_ST2RPQ_I2ETH_Msk & ((value) << GMAC_ST2RPQ_I2ETH_Pos)))
#define GMAC_ST2RPQ_ETHE (0x1u << 12)
#define GMAC_ST2RPQ_COMPA_Pos 13
#define GMAC_ST2RPQ_COMPA_Msk (0x1fu << GMAC_ST2RPQ_COMPA_Pos)
#define GMAC_ST2RPQ_COMPA(value) ((GMAC_ST2RPQ_COMPA_Msk & ((value) << GMAC_ST2RPQ_COMPA_Pos)))
#define GMAC_ST2RPQ_COMPAE (0x1u << 18)
#define GMAC_ST2RPQ_COMPB_Pos 19
#define GMAC_ST2RPQ_COMPB_Msk (0x1fu << GMAC_ST2RPQ_COMPB_Pos)
#define GMAC_ST2RPQ_COMPB(value) ((GMAC_ST2RPQ_COMPB_Msk & ((value) << GMAC_ST2RPQ_COMPB_Pos)))
#define GMAC_ST2RPQ_COMPBE (0x1u << 24)
#define GMAC_ST2RPQ_COMPC_Pos 25
#define GMAC_ST2RPQ_COMPC_Msk (0x1fu << GMAC_ST2RPQ_COMPC_Pos)
#define GMAC_ST2RPQ_COMPC(value) ((GMAC_ST2RPQ_COMPC_Msk & ((value) << GMAC_ST2RPQ_COMPC_Pos)))
#define GMAC_ST2RPQ_COMPCE (0x1u << 30)

#define GMAC_IERPQ_RCOMP (0x1u << 1)
#define GMAC_IERPQ_RXUBR (0x1u << 2)
#define GMAC_IERPQ_RLEX (0x1u << 5)
#define GMAC_IERPQ_TFC (0x1u << 6)
#define GMAC_IERPQ_TCOMP (0x1u << 7)
#define GMAC_IERPQ_ROVR (0x1u << 10)
#define GMAC_IERPQ_HRESP (0x1u << 11)

#define GMAC_IDRPQ_RCOMP (0x1u << 1)
#define GMAC_IDRPQ_RXUBR (0x1u << 2)
#define GMAC_IDRPQ_RLEX (0x1u << 5)
#define GMAC_IDRPQ_TFC (0x1u << 6)
#define GMAC_IDRPQ_TCOMP (0x1u << 7)
#define GMAC_IDRPQ_ROVR (0x1u << 10)
#define GMAC_IDRPQ_HRESP (0x1u << 11)

#define GMAC_IMRPQ_RCOMP (0x1u << 1)
#define GMAC_IMRPQ_RXUBR (0x1u << 2)
#define GMAC_IMRPQ_RLEX (0x1u << 5)
#define GMAC_IMRPQ_AHB (0x1u << 6)
#define GMAC_IMRPQ_TCOMP (0x1u << 7)
#define GMAC_IMRPQ_ROVR (0x1u << 10)
#define GMAC_IMRPQ_HRESP (0x1u << 11)

#define GMAC_ST2ER_COMPVAL_Pos 0
#define GMAC_ST2ER_COMPVAL_Msk (0xffffu << GMAC_ST2ER_COMPVAL_Pos)
#define GMAC_ST2ER_COMPVAL(value) ((GMAC_ST2ER_COMPVAL_Msk & ((value) << GMAC_ST2ER_COMPVAL_Pos)))


#define GMAC_ST2COM0_2BMASK_Pos 0
#define GMAC_ST2COM0_2BMASK_Msk (0xffffu << GMAC_ST2COM0_2BMASK_Pos)
#define GMAC_ST2COM0_2BMASK(value) ((GMAC_ST2COM0_2BMASK_Msk & ((value) << GMAC_ST2COM0_2BMASK_Pos)))
#define GMAC_ST2COM0_2BCOMP_Pos 16
#define GMAC_ST2COM0_2BCOMP_Msk (0xffffu << GMAC_ST2COM0_2BCOMP_Pos)
#define GMAC_ST2COM0_2BCOMP(value) ((GMAC_ST2COM0_2BCOMP_Msk & ((value) << GMAC_ST2COM0_2BCOMP_Pos)))

#define GMAC_ST2COM1_OFFSET_Pos 0
#define GMAC_ST2COM1_OFFSET_Msk (0x3fu << GMAC_ST2COM1_OFFSET_Pos)
#define GMAC_ST2COM1_OFFSET(value) ((GMAC_ST2COM1_OFFSET_Msk & ((value) << GMAC_ST2COM1_OFFSET_Pos)))
#define GMAC_ST2COM1_OFFSET_TYPE_Pos 7
#define GMAC_ST2COM1_OFFSET_TYPE_Msk (0x3u << GMAC_ST2COM1_OFFSET_TYPE_Pos)
#define GMAC_ST2COM1_OFFSET_TYPE(value) ((GMAC_ST2COM1_OFFSET_TYPE_Msk & ((value) << GMAC_ST2COM1_OFFSET_TYPE_Pos)))
# 337 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_gpbr.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_gpbr.h"
#define _SAMV71_GPBR_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_gpbr.h"
typedef struct {
  volatile uint32_t SYS_GPBR[8];
} Gpbr;


#define SYS_GPBR_GPBR_VALUE_Pos 0
#define SYS_GPBR_GPBR_VALUE_Msk (0xffffffffu << SYS_GPBR_GPBR_VALUE_Pos)
#define SYS_GPBR_GPBR_VALUE(value) ((SYS_GPBR_GPBR_VALUE_Msk & ((value) << SYS_GPBR_GPBR_VALUE_Pos)))
# 338 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_hsmci.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_hsmci.h"
#define _SAMV71_HSMCI_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_hsmci.h"
typedef struct {
  volatile uint32_t HSMCI_CR;
  volatile uint32_t HSMCI_MR;
  volatile uint32_t HSMCI_DTOR;
  volatile uint32_t HSMCI_SDCR;
  volatile uint32_t HSMCI_ARGR;
  volatile uint32_t HSMCI_CMDR;
  volatile uint32_t HSMCI_BLKR;
  volatile uint32_t HSMCI_CSTOR;
  volatile const uint32_t HSMCI_RSPR[4];
  volatile const uint32_t HSMCI_RDR;
  volatile uint32_t HSMCI_TDR;
  volatile const uint32_t Reserved1[2];
  volatile const uint32_t HSMCI_SR;
  volatile uint32_t HSMCI_IER;
  volatile uint32_t HSMCI_IDR;
  volatile const uint32_t HSMCI_IMR;
  volatile uint32_t HSMCI_DMA;
  volatile uint32_t HSMCI_CFG;
  volatile const uint32_t Reserved2[35];
  volatile uint32_t HSMCI_WPMR;
  volatile const uint32_t HSMCI_WPSR;
  volatile const uint32_t Reserved3[69];
  volatile uint32_t HSMCI_FIFO[256];
} Hsmci;


#define HSMCI_CR_MCIEN (0x1u << 0)
#define HSMCI_CR_MCIDIS (0x1u << 1)
#define HSMCI_CR_PWSEN (0x1u << 2)
#define HSMCI_CR_PWSDIS (0x1u << 3)
#define HSMCI_CR_SWRST (0x1u << 7)

#define HSMCI_MR_CLKDIV_Pos 0
#define HSMCI_MR_CLKDIV_Msk (0xffu << HSMCI_MR_CLKDIV_Pos)
#define HSMCI_MR_CLKDIV(value) ((HSMCI_MR_CLKDIV_Msk & ((value) << HSMCI_MR_CLKDIV_Pos)))
#define HSMCI_MR_PWSDIV_Pos 8
#define HSMCI_MR_PWSDIV_Msk (0x7u << HSMCI_MR_PWSDIV_Pos)
#define HSMCI_MR_PWSDIV(value) ((HSMCI_MR_PWSDIV_Msk & ((value) << HSMCI_MR_PWSDIV_Pos)))
#define HSMCI_MR_RDPROOF (0x1u << 11)
#define HSMCI_MR_WRPROOF (0x1u << 12)
#define HSMCI_MR_FBYTE (0x1u << 13)
#define HSMCI_MR_PADV (0x1u << 14)
#define HSMCI_MR_CLKODD (0x1u << 16)

#define HSMCI_DTOR_DTOCYC_Pos 0
#define HSMCI_DTOR_DTOCYC_Msk (0xfu << HSMCI_DTOR_DTOCYC_Pos)
#define HSMCI_DTOR_DTOCYC(value) ((HSMCI_DTOR_DTOCYC_Msk & ((value) << HSMCI_DTOR_DTOCYC_Pos)))
#define HSMCI_DTOR_DTOMUL_Pos 4
#define HSMCI_DTOR_DTOMUL_Msk (0x7u << HSMCI_DTOR_DTOMUL_Pos)
#define HSMCI_DTOR_DTOMUL(value) ((HSMCI_DTOR_DTOMUL_Msk & ((value) << HSMCI_DTOR_DTOMUL_Pos)))
#define HSMCI_DTOR_DTOMUL_1 (0x0u << 4)
#define HSMCI_DTOR_DTOMUL_16 (0x1u << 4)
#define HSMCI_DTOR_DTOMUL_128 (0x2u << 4)
#define HSMCI_DTOR_DTOMUL_256 (0x3u << 4)
#define HSMCI_DTOR_DTOMUL_1024 (0x4u << 4)
#define HSMCI_DTOR_DTOMUL_4096 (0x5u << 4)
#define HSMCI_DTOR_DTOMUL_65536 (0x6u << 4)
#define HSMCI_DTOR_DTOMUL_1048576 (0x7u << 4)

#define HSMCI_SDCR_SDCSEL_Pos 0
#define HSMCI_SDCR_SDCSEL_Msk (0x3u << HSMCI_SDCR_SDCSEL_Pos)
#define HSMCI_SDCR_SDCSEL(value) ((HSMCI_SDCR_SDCSEL_Msk & ((value) << HSMCI_SDCR_SDCSEL_Pos)))
#define HSMCI_SDCR_SDCSEL_SLOTA (0x0u << 0)
#define HSMCI_SDCR_SDCBUS_Pos 6
#define HSMCI_SDCR_SDCBUS_Msk (0x3u << HSMCI_SDCR_SDCBUS_Pos)
#define HSMCI_SDCR_SDCBUS(value) ((HSMCI_SDCR_SDCBUS_Msk & ((value) << HSMCI_SDCR_SDCBUS_Pos)))
#define HSMCI_SDCR_SDCBUS_1 (0x0u << 6)
#define HSMCI_SDCR_SDCBUS_4 (0x2u << 6)
#define HSMCI_SDCR_SDCBUS_8 (0x3u << 6)

#define HSMCI_ARGR_ARG_Pos 0
#define HSMCI_ARGR_ARG_Msk (0xffffffffu << HSMCI_ARGR_ARG_Pos)
#define HSMCI_ARGR_ARG(value) ((HSMCI_ARGR_ARG_Msk & ((value) << HSMCI_ARGR_ARG_Pos)))

#define HSMCI_CMDR_CMDNB_Pos 0
#define HSMCI_CMDR_CMDNB_Msk (0x3fu << HSMCI_CMDR_CMDNB_Pos)
#define HSMCI_CMDR_CMDNB(value) ((HSMCI_CMDR_CMDNB_Msk & ((value) << HSMCI_CMDR_CMDNB_Pos)))
#define HSMCI_CMDR_RSPTYP_Pos 6
#define HSMCI_CMDR_RSPTYP_Msk (0x3u << HSMCI_CMDR_RSPTYP_Pos)
#define HSMCI_CMDR_RSPTYP(value) ((HSMCI_CMDR_RSPTYP_Msk & ((value) << HSMCI_CMDR_RSPTYP_Pos)))
#define HSMCI_CMDR_RSPTYP_NORESP (0x0u << 6)
#define HSMCI_CMDR_RSPTYP_48_BIT (0x1u << 6)
#define HSMCI_CMDR_RSPTYP_136_BIT (0x2u << 6)
#define HSMCI_CMDR_RSPTYP_R1B (0x3u << 6)
#define HSMCI_CMDR_SPCMD_Pos 8
#define HSMCI_CMDR_SPCMD_Msk (0x7u << HSMCI_CMDR_SPCMD_Pos)
#define HSMCI_CMDR_SPCMD(value) ((HSMCI_CMDR_SPCMD_Msk & ((value) << HSMCI_CMDR_SPCMD_Pos)))
#define HSMCI_CMDR_SPCMD_STD (0x0u << 8)
#define HSMCI_CMDR_SPCMD_INIT (0x1u << 8)
#define HSMCI_CMDR_SPCMD_SYNC (0x2u << 8)
#define HSMCI_CMDR_SPCMD_CE_ATA (0x3u << 8)
#define HSMCI_CMDR_SPCMD_IT_CMD (0x4u << 8)
#define HSMCI_CMDR_SPCMD_IT_RESP (0x5u << 8)
#define HSMCI_CMDR_SPCMD_BOR (0x6u << 8)
#define HSMCI_CMDR_SPCMD_EBO (0x7u << 8)
#define HSMCI_CMDR_OPDCMD (0x1u << 11)
#define HSMCI_CMDR_OPDCMD_PUSHPULL (0x0u << 11)
#define HSMCI_CMDR_OPDCMD_OPENDRAIN (0x1u << 11)
#define HSMCI_CMDR_MAXLAT (0x1u << 12)
#define HSMCI_CMDR_MAXLAT_5 (0x0u << 12)
#define HSMCI_CMDR_MAXLAT_64 (0x1u << 12)
#define HSMCI_CMDR_TRCMD_Pos 16
#define HSMCI_CMDR_TRCMD_Msk (0x3u << HSMCI_CMDR_TRCMD_Pos)
#define HSMCI_CMDR_TRCMD(value) ((HSMCI_CMDR_TRCMD_Msk & ((value) << HSMCI_CMDR_TRCMD_Pos)))
#define HSMCI_CMDR_TRCMD_NO_DATA (0x0u << 16)
#define HSMCI_CMDR_TRCMD_START_DATA (0x1u << 16)
#define HSMCI_CMDR_TRCMD_STOP_DATA (0x2u << 16)
#define HSMCI_CMDR_TRDIR (0x1u << 18)
#define HSMCI_CMDR_TRDIR_WRITE (0x0u << 18)
#define HSMCI_CMDR_TRDIR_READ (0x1u << 18)
#define HSMCI_CMDR_TRTYP_Pos 19
#define HSMCI_CMDR_TRTYP_Msk (0x7u << HSMCI_CMDR_TRTYP_Pos)
#define HSMCI_CMDR_TRTYP(value) ((HSMCI_CMDR_TRTYP_Msk & ((value) << HSMCI_CMDR_TRTYP_Pos)))
#define HSMCI_CMDR_TRTYP_SINGLE (0x0u << 19)
#define HSMCI_CMDR_TRTYP_MULTIPLE (0x1u << 19)
#define HSMCI_CMDR_TRTYP_STREAM (0x2u << 19)
#define HSMCI_CMDR_TRTYP_BYTE (0x4u << 19)
#define HSMCI_CMDR_TRTYP_BLOCK (0x5u << 19)
#define HSMCI_CMDR_IOSPCMD_Pos 24
#define HSMCI_CMDR_IOSPCMD_Msk (0x3u << HSMCI_CMDR_IOSPCMD_Pos)
#define HSMCI_CMDR_IOSPCMD(value) ((HSMCI_CMDR_IOSPCMD_Msk & ((value) << HSMCI_CMDR_IOSPCMD_Pos)))
#define HSMCI_CMDR_IOSPCMD_STD (0x0u << 24)
#define HSMCI_CMDR_IOSPCMD_SUSPEND (0x1u << 24)
#define HSMCI_CMDR_IOSPCMD_RESUME (0x2u << 24)
#define HSMCI_CMDR_ATACS (0x1u << 26)
#define HSMCI_CMDR_ATACS_NORMAL (0x0u << 26)
#define HSMCI_CMDR_ATACS_COMPLETION (0x1u << 26)
#define HSMCI_CMDR_BOOT_ACK (0x1u << 27)

#define HSMCI_BLKR_BCNT_Pos 0
#define HSMCI_BLKR_BCNT_Msk (0xffffu << HSMCI_BLKR_BCNT_Pos)
#define HSMCI_BLKR_BCNT(value) ((HSMCI_BLKR_BCNT_Msk & ((value) << HSMCI_BLKR_BCNT_Pos)))
#define HSMCI_BLKR_BLKLEN_Pos 16
#define HSMCI_BLKR_BLKLEN_Msk (0xffffu << HSMCI_BLKR_BLKLEN_Pos)
#define HSMCI_BLKR_BLKLEN(value) ((HSMCI_BLKR_BLKLEN_Msk & ((value) << HSMCI_BLKR_BLKLEN_Pos)))

#define HSMCI_CSTOR_CSTOCYC_Pos 0
#define HSMCI_CSTOR_CSTOCYC_Msk (0xfu << HSMCI_CSTOR_CSTOCYC_Pos)
#define HSMCI_CSTOR_CSTOCYC(value) ((HSMCI_CSTOR_CSTOCYC_Msk & ((value) << HSMCI_CSTOR_CSTOCYC_Pos)))
#define HSMCI_CSTOR_CSTOMUL_Pos 4
#define HSMCI_CSTOR_CSTOMUL_Msk (0x7u << HSMCI_CSTOR_CSTOMUL_Pos)
#define HSMCI_CSTOR_CSTOMUL(value) ((HSMCI_CSTOR_CSTOMUL_Msk & ((value) << HSMCI_CSTOR_CSTOMUL_Pos)))
#define HSMCI_CSTOR_CSTOMUL_1 (0x0u << 4)
#define HSMCI_CSTOR_CSTOMUL_16 (0x1u << 4)
#define HSMCI_CSTOR_CSTOMUL_128 (0x2u << 4)
#define HSMCI_CSTOR_CSTOMUL_256 (0x3u << 4)
#define HSMCI_CSTOR_CSTOMUL_1024 (0x4u << 4)
#define HSMCI_CSTOR_CSTOMUL_4096 (0x5u << 4)
#define HSMCI_CSTOR_CSTOMUL_65536 (0x6u << 4)
#define HSMCI_CSTOR_CSTOMUL_1048576 (0x7u << 4)

#define HSMCI_RSPR_RSP_Pos 0
#define HSMCI_RSPR_RSP_Msk (0xffffffffu << HSMCI_RSPR_RSP_Pos)

#define HSMCI_RDR_DATA_Pos 0
#define HSMCI_RDR_DATA_Msk (0xffffffffu << HSMCI_RDR_DATA_Pos)

#define HSMCI_TDR_DATA_Pos 0
#define HSMCI_TDR_DATA_Msk (0xffffffffu << HSMCI_TDR_DATA_Pos)
#define HSMCI_TDR_DATA(value) ((HSMCI_TDR_DATA_Msk & ((value) << HSMCI_TDR_DATA_Pos)))

#define HSMCI_SR_CMDRDY (0x1u << 0)
#define HSMCI_SR_RXRDY (0x1u << 1)
#define HSMCI_SR_TXRDY (0x1u << 2)
#define HSMCI_SR_BLKE (0x1u << 3)
#define HSMCI_SR_DTIP (0x1u << 4)
#define HSMCI_SR_NOTBUSY (0x1u << 5)
#define HSMCI_SR_SDIOIRQA (0x1u << 8)
#define HSMCI_SR_SDIOWAIT (0x1u << 12)
#define HSMCI_SR_CSRCV (0x1u << 13)
#define HSMCI_SR_RINDE (0x1u << 16)
#define HSMCI_SR_RDIRE (0x1u << 17)
#define HSMCI_SR_RCRCE (0x1u << 18)
#define HSMCI_SR_RENDE (0x1u << 19)
#define HSMCI_SR_RTOE (0x1u << 20)
#define HSMCI_SR_DCRCE (0x1u << 21)
#define HSMCI_SR_DTOE (0x1u << 22)
#define HSMCI_SR_CSTOE (0x1u << 23)
#define HSMCI_SR_BLKOVRE (0x1u << 24)
#define HSMCI_SR_FIFOEMPTY (0x1u << 26)
#define HSMCI_SR_XFRDONE (0x1u << 27)
#define HSMCI_SR_ACKRCV (0x1u << 28)
#define HSMCI_SR_ACKRCVE (0x1u << 29)
#define HSMCI_SR_OVRE (0x1u << 30)
#define HSMCI_SR_UNRE (0x1u << 31)

#define HSMCI_IER_CMDRDY (0x1u << 0)
#define HSMCI_IER_RXRDY (0x1u << 1)
#define HSMCI_IER_TXRDY (0x1u << 2)
#define HSMCI_IER_BLKE (0x1u << 3)
#define HSMCI_IER_DTIP (0x1u << 4)
#define HSMCI_IER_NOTBUSY (0x1u << 5)
#define HSMCI_IER_SDIOIRQA (0x1u << 8)
#define HSMCI_IER_SDIOWAIT (0x1u << 12)
#define HSMCI_IER_CSRCV (0x1u << 13)
#define HSMCI_IER_RINDE (0x1u << 16)
#define HSMCI_IER_RDIRE (0x1u << 17)
#define HSMCI_IER_RCRCE (0x1u << 18)
#define HSMCI_IER_RENDE (0x1u << 19)
#define HSMCI_IER_RTOE (0x1u << 20)
#define HSMCI_IER_DCRCE (0x1u << 21)
#define HSMCI_IER_DTOE (0x1u << 22)
#define HSMCI_IER_CSTOE (0x1u << 23)
#define HSMCI_IER_BLKOVRE (0x1u << 24)
#define HSMCI_IER_FIFOEMPTY (0x1u << 26)
#define HSMCI_IER_XFRDONE (0x1u << 27)
#define HSMCI_IER_ACKRCV (0x1u << 28)
#define HSMCI_IER_ACKRCVE (0x1u << 29)
#define HSMCI_IER_OVRE (0x1u << 30)
#define HSMCI_IER_UNRE (0x1u << 31)

#define HSMCI_IDR_CMDRDY (0x1u << 0)
#define HSMCI_IDR_RXRDY (0x1u << 1)
#define HSMCI_IDR_TXRDY (0x1u << 2)
#define HSMCI_IDR_BLKE (0x1u << 3)
#define HSMCI_IDR_DTIP (0x1u << 4)
#define HSMCI_IDR_NOTBUSY (0x1u << 5)
#define HSMCI_IDR_SDIOIRQA (0x1u << 8)
#define HSMCI_IDR_SDIOWAIT (0x1u << 12)
#define HSMCI_IDR_CSRCV (0x1u << 13)
#define HSMCI_IDR_RINDE (0x1u << 16)
#define HSMCI_IDR_RDIRE (0x1u << 17)
#define HSMCI_IDR_RCRCE (0x1u << 18)
#define HSMCI_IDR_RENDE (0x1u << 19)
#define HSMCI_IDR_RTOE (0x1u << 20)
#define HSMCI_IDR_DCRCE (0x1u << 21)
#define HSMCI_IDR_DTOE (0x1u << 22)
#define HSMCI_IDR_CSTOE (0x1u << 23)
#define HSMCI_IDR_BLKOVRE (0x1u << 24)
#define HSMCI_IDR_FIFOEMPTY (0x1u << 26)
#define HSMCI_IDR_XFRDONE (0x1u << 27)
#define HSMCI_IDR_ACKRCV (0x1u << 28)
#define HSMCI_IDR_ACKRCVE (0x1u << 29)
#define HSMCI_IDR_OVRE (0x1u << 30)
#define HSMCI_IDR_UNRE (0x1u << 31)

#define HSMCI_IMR_CMDRDY (0x1u << 0)
#define HSMCI_IMR_RXRDY (0x1u << 1)
#define HSMCI_IMR_TXRDY (0x1u << 2)
#define HSMCI_IMR_BLKE (0x1u << 3)
#define HSMCI_IMR_DTIP (0x1u << 4)
#define HSMCI_IMR_NOTBUSY (0x1u << 5)
#define HSMCI_IMR_SDIOIRQA (0x1u << 8)
#define HSMCI_IMR_SDIOWAIT (0x1u << 12)
#define HSMCI_IMR_CSRCV (0x1u << 13)
#define HSMCI_IMR_RINDE (0x1u << 16)
#define HSMCI_IMR_RDIRE (0x1u << 17)
#define HSMCI_IMR_RCRCE (0x1u << 18)
#define HSMCI_IMR_RENDE (0x1u << 19)
#define HSMCI_IMR_RTOE (0x1u << 20)
#define HSMCI_IMR_DCRCE (0x1u << 21)
#define HSMCI_IMR_DTOE (0x1u << 22)
#define HSMCI_IMR_CSTOE (0x1u << 23)
#define HSMCI_IMR_BLKOVRE (0x1u << 24)
#define HSMCI_IMR_FIFOEMPTY (0x1u << 26)
#define HSMCI_IMR_XFRDONE (0x1u << 27)
#define HSMCI_IMR_ACKRCV (0x1u << 28)
#define HSMCI_IMR_ACKRCVE (0x1u << 29)
#define HSMCI_IMR_OVRE (0x1u << 30)
#define HSMCI_IMR_UNRE (0x1u << 31)

#define HSMCI_DMA_CHKSIZE_Pos 4
#define HSMCI_DMA_CHKSIZE_Msk (0x7u << HSMCI_DMA_CHKSIZE_Pos)
#define HSMCI_DMA_CHKSIZE(value) ((HSMCI_DMA_CHKSIZE_Msk & ((value) << HSMCI_DMA_CHKSIZE_Pos)))
#define HSMCI_DMA_CHKSIZE_1 (0x0u << 4)
#define HSMCI_DMA_CHKSIZE_2 (0x1u << 4)
#define HSMCI_DMA_CHKSIZE_4 (0x2u << 4)
#define HSMCI_DMA_CHKSIZE_8 (0x3u << 4)
#define HSMCI_DMA_CHKSIZE_16 (0x4u << 4)
#define HSMCI_DMA_DMAEN (0x1u << 8)

#define HSMCI_CFG_FIFOMODE (0x1u << 0)
#define HSMCI_CFG_FERRCTRL (0x1u << 4)
#define HSMCI_CFG_HSMODE (0x1u << 8)
#define HSMCI_CFG_LSYNC (0x1u << 12)

#define HSMCI_WPMR_WPEN (0x1u << 0)
#define HSMCI_WPMR_WPKEY_Pos 8
#define HSMCI_WPMR_WPKEY_Msk (0xffffffu << HSMCI_WPMR_WPKEY_Pos)
#define HSMCI_WPMR_WPKEY(value) ((HSMCI_WPMR_WPKEY_Msk & ((value) << HSMCI_WPMR_WPKEY_Pos)))
#define HSMCI_WPMR_WPKEY_PASSWD (0x4D4349u << 8)

#define HSMCI_WPSR_WPVS (0x1u << 0)
#define HSMCI_WPSR_WPVSRC_Pos 8
#define HSMCI_WPSR_WPVSRC_Msk (0xffffu << HSMCI_WPSR_WPVSRC_Pos)

#define HSMCI_FIFO_DATA_Pos 0
#define HSMCI_FIFO_DATA_Msk (0xffffffffu << HSMCI_FIFO_DATA_Pos)
#define HSMCI_FIFO_DATA(value) ((HSMCI_FIFO_DATA_Msk & ((value) << HSMCI_FIFO_DATA_Pos)))
# 339 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_icm.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_icm.h"
#define _SAMV71_ICM_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_icm.h"
typedef struct {
  volatile uint32_t ICM_CFG;
  volatile uint32_t ICM_CTRL;
  volatile uint32_t ICM_SR;
  volatile const uint32_t Reserved1[1];
  volatile uint32_t ICM_IER;
  volatile uint32_t ICM_IDR;
  volatile const uint32_t ICM_IMR;
  volatile const uint32_t ICM_ISR;
  volatile const uint32_t ICM_UASR;
  volatile const uint32_t Reserved2[3];
  volatile uint32_t ICM_DSCR;
  volatile uint32_t ICM_HASH;
  volatile uint32_t ICM_UIHVAL[8];
} Icm;


#define ICM_CFG_WBDIS (0x1u << 0)
#define ICM_CFG_EOMDIS (0x1u << 1)
#define ICM_CFG_SLBDIS (0x1u << 2)
#define ICM_CFG_BBC_Pos 4
#define ICM_CFG_BBC_Msk (0xfu << ICM_CFG_BBC_Pos)
#define ICM_CFG_BBC(value) ((ICM_CFG_BBC_Msk & ((value) << ICM_CFG_BBC_Pos)))
#define ICM_CFG_ASCD (0x1u << 8)
#define ICM_CFG_DUALBUFF (0x1u << 9)
#define ICM_CFG_UIHASH (0x1u << 12)
#define ICM_CFG_UALGO_Pos 13
#define ICM_CFG_UALGO_Msk (0x7u << ICM_CFG_UALGO_Pos)
#define ICM_CFG_UALGO(value) ((ICM_CFG_UALGO_Msk & ((value) << ICM_CFG_UALGO_Pos)))
#define ICM_CFG_UALGO_SHA1 (0x0u << 13)
#define ICM_CFG_UALGO_SHA256 (0x1u << 13)
#define ICM_CFG_UALGO_SHA224 (0x4u << 13)
#define ICM_CFG_HAPROT_Pos 16
#define ICM_CFG_HAPROT_Msk (0x3fu << ICM_CFG_HAPROT_Pos)
#define ICM_CFG_HAPROT(value) ((ICM_CFG_HAPROT_Msk & ((value) << ICM_CFG_HAPROT_Pos)))
#define ICM_CFG_DAPROT_Pos 24
#define ICM_CFG_DAPROT_Msk (0x3fu << ICM_CFG_DAPROT_Pos)
#define ICM_CFG_DAPROT(value) ((ICM_CFG_DAPROT_Msk & ((value) << ICM_CFG_DAPROT_Pos)))

#define ICM_CTRL_ENABLE (0x1u << 0)
#define ICM_CTRL_DISABLE (0x1u << 1)
#define ICM_CTRL_SWRST (0x1u << 2)
#define ICM_CTRL_REHASH_Pos 4
#define ICM_CTRL_REHASH_Msk (0xfu << ICM_CTRL_REHASH_Pos)
#define ICM_CTRL_REHASH(value) ((ICM_CTRL_REHASH_Msk & ((value) << ICM_CTRL_REHASH_Pos)))
#define ICM_CTRL_RMDIS_Pos 8
#define ICM_CTRL_RMDIS_Msk (0xfu << ICM_CTRL_RMDIS_Pos)
#define ICM_CTRL_RMDIS(value) ((ICM_CTRL_RMDIS_Msk & ((value) << ICM_CTRL_RMDIS_Pos)))
#define ICM_CTRL_RMEN_Pos 12
#define ICM_CTRL_RMEN_Msk (0xfu << ICM_CTRL_RMEN_Pos)
#define ICM_CTRL_RMEN(value) ((ICM_CTRL_RMEN_Msk & ((value) << ICM_CTRL_RMEN_Pos)))

#define ICM_SR_ENABLE (0x1u << 0)
#define ICM_SR_RAWRMDIS_Pos 8
#define ICM_SR_RAWRMDIS_Msk (0xfu << ICM_SR_RAWRMDIS_Pos)
#define ICM_SR_RAWRMDIS(value) ((ICM_SR_RAWRMDIS_Msk & ((value) << ICM_SR_RAWRMDIS_Pos)))
#define ICM_SR_RMDIS_Pos 12
#define ICM_SR_RMDIS_Msk (0xfu << ICM_SR_RMDIS_Pos)
#define ICM_SR_RMDIS(value) ((ICM_SR_RMDIS_Msk & ((value) << ICM_SR_RMDIS_Pos)))

#define ICM_IER_RHC_Pos 0
#define ICM_IER_RHC_Msk (0xfu << ICM_IER_RHC_Pos)
#define ICM_IER_RHC(value) ((ICM_IER_RHC_Msk & ((value) << ICM_IER_RHC_Pos)))
#define ICM_IER_RDM_Pos 4
#define ICM_IER_RDM_Msk (0xfu << ICM_IER_RDM_Pos)
#define ICM_IER_RDM(value) ((ICM_IER_RDM_Msk & ((value) << ICM_IER_RDM_Pos)))
#define ICM_IER_RBE_Pos 8
#define ICM_IER_RBE_Msk (0xfu << ICM_IER_RBE_Pos)
#define ICM_IER_RBE(value) ((ICM_IER_RBE_Msk & ((value) << ICM_IER_RBE_Pos)))
#define ICM_IER_RWC_Pos 12
#define ICM_IER_RWC_Msk (0xfu << ICM_IER_RWC_Pos)
#define ICM_IER_RWC(value) ((ICM_IER_RWC_Msk & ((value) << ICM_IER_RWC_Pos)))
#define ICM_IER_REC_Pos 16
#define ICM_IER_REC_Msk (0xfu << ICM_IER_REC_Pos)
#define ICM_IER_REC(value) ((ICM_IER_REC_Msk & ((value) << ICM_IER_REC_Pos)))
#define ICM_IER_RSU_Pos 20
#define ICM_IER_RSU_Msk (0xfu << ICM_IER_RSU_Pos)
#define ICM_IER_RSU(value) ((ICM_IER_RSU_Msk & ((value) << ICM_IER_RSU_Pos)))
#define ICM_IER_URAD (0x1u << 24)

#define ICM_IDR_RHC_Pos 0
#define ICM_IDR_RHC_Msk (0xfu << ICM_IDR_RHC_Pos)
#define ICM_IDR_RHC(value) ((ICM_IDR_RHC_Msk & ((value) << ICM_IDR_RHC_Pos)))
#define ICM_IDR_RDM_Pos 4
#define ICM_IDR_RDM_Msk (0xfu << ICM_IDR_RDM_Pos)
#define ICM_IDR_RDM(value) ((ICM_IDR_RDM_Msk & ((value) << ICM_IDR_RDM_Pos)))
#define ICM_IDR_RBE_Pos 8
#define ICM_IDR_RBE_Msk (0xfu << ICM_IDR_RBE_Pos)
#define ICM_IDR_RBE(value) ((ICM_IDR_RBE_Msk & ((value) << ICM_IDR_RBE_Pos)))
#define ICM_IDR_RWC_Pos 12
#define ICM_IDR_RWC_Msk (0xfu << ICM_IDR_RWC_Pos)
#define ICM_IDR_RWC(value) ((ICM_IDR_RWC_Msk & ((value) << ICM_IDR_RWC_Pos)))
#define ICM_IDR_REC_Pos 16
#define ICM_IDR_REC_Msk (0xfu << ICM_IDR_REC_Pos)
#define ICM_IDR_REC(value) ((ICM_IDR_REC_Msk & ((value) << ICM_IDR_REC_Pos)))
#define ICM_IDR_RSU_Pos 20
#define ICM_IDR_RSU_Msk (0xfu << ICM_IDR_RSU_Pos)
#define ICM_IDR_RSU(value) ((ICM_IDR_RSU_Msk & ((value) << ICM_IDR_RSU_Pos)))
#define ICM_IDR_URAD (0x1u << 24)

#define ICM_IMR_RHC_Pos 0
#define ICM_IMR_RHC_Msk (0xfu << ICM_IMR_RHC_Pos)
#define ICM_IMR_RDM_Pos 4
#define ICM_IMR_RDM_Msk (0xfu << ICM_IMR_RDM_Pos)
#define ICM_IMR_RBE_Pos 8
#define ICM_IMR_RBE_Msk (0xfu << ICM_IMR_RBE_Pos)
#define ICM_IMR_RWC_Pos 12
#define ICM_IMR_RWC_Msk (0xfu << ICM_IMR_RWC_Pos)
#define ICM_IMR_REC_Pos 16
#define ICM_IMR_REC_Msk (0xfu << ICM_IMR_REC_Pos)
#define ICM_IMR_RSU_Pos 20
#define ICM_IMR_RSU_Msk (0xfu << ICM_IMR_RSU_Pos)
#define ICM_IMR_URAD (0x1u << 24)

#define ICM_ISR_RHC_Pos 0
#define ICM_ISR_RHC_Msk (0xfu << ICM_ISR_RHC_Pos)
#define ICM_ISR_RDM_Pos 4
#define ICM_ISR_RDM_Msk (0xfu << ICM_ISR_RDM_Pos)
#define ICM_ISR_RBE_Pos 8
#define ICM_ISR_RBE_Msk (0xfu << ICM_ISR_RBE_Pos)
#define ICM_ISR_RWC_Pos 12
#define ICM_ISR_RWC_Msk (0xfu << ICM_ISR_RWC_Pos)
#define ICM_ISR_REC_Pos 16
#define ICM_ISR_REC_Msk (0xfu << ICM_ISR_REC_Pos)
#define ICM_ISR_RSU_Pos 20
#define ICM_ISR_RSU_Msk (0xfu << ICM_ISR_RSU_Pos)
#define ICM_ISR_URAD (0x1u << 24)

#define ICM_UASR_URAT_Pos 0
#define ICM_UASR_URAT_Msk (0x7u << ICM_UASR_URAT_Pos)
#define ICM_UASR_URAT_UNSPEC_STRUCT_MEMBER (0x0u << 0)
#define ICM_UASR_URAT_ICM_CFG_MODIFIED (0x1u << 0)
#define ICM_UASR_URAT_ICM_DSCR_MODIFIED (0x2u << 0)
#define ICM_UASR_URAT_ICM_HASH_MODIFIED (0x3u << 0)
#define ICM_UASR_URAT_READ_ACCESS (0x4u << 0)

#define ICM_DSCR_DASA_Pos 6
#define ICM_DSCR_DASA_Msk (0x3ffffffu << ICM_DSCR_DASA_Pos)
#define ICM_DSCR_DASA(value) ((ICM_DSCR_DASA_Msk & ((value) << ICM_DSCR_DASA_Pos)))

#define ICM_HASH_HASA_Pos 7
#define ICM_HASH_HASA_Msk (0x1ffffffu << ICM_HASH_HASA_Pos)
#define ICM_HASH_HASA(value) ((ICM_HASH_HASA_Msk & ((value) << ICM_HASH_HASA_Pos)))

#define ICM_UIHVAL_VAL_Pos 0
#define ICM_UIHVAL_VAL_Msk (0xffffffffu << ICM_UIHVAL_VAL_Pos)
#define ICM_UIHVAL_VAL(value) ((ICM_UIHVAL_VAL_Msk & ((value) << ICM_UIHVAL_VAL_Pos)))
# 340 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_isi.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_isi.h"
#define _SAMV71_ISI_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_isi.h"
typedef struct {
  volatile uint32_t ISI_CFG1;
  volatile uint32_t ISI_CFG2;
  volatile uint32_t ISI_PSIZE;
  volatile uint32_t ISI_PDECF;
  volatile uint32_t ISI_Y2R_SET0;
  volatile uint32_t ISI_Y2R_SET1;
  volatile uint32_t ISI_R2Y_SET0;
  volatile uint32_t ISI_R2Y_SET1;
  volatile uint32_t ISI_R2Y_SET2;
  volatile uint32_t ISI_CR;
  volatile const uint32_t ISI_SR;
  volatile uint32_t ISI_IER;
  volatile uint32_t ISI_IDR;
  volatile const uint32_t ISI_IMR;
  volatile uint32_t ISI_DMA_CHER;
  volatile uint32_t ISI_DMA_CHDR;
  volatile const uint32_t ISI_DMA_CHSR;
  volatile uint32_t ISI_DMA_P_ADDR;
  volatile uint32_t ISI_DMA_P_CTRL;
  volatile uint32_t ISI_DMA_P_DSCR;
  volatile uint32_t ISI_DMA_C_ADDR;
  volatile uint32_t ISI_DMA_C_CTRL;
  volatile uint32_t ISI_DMA_C_DSCR;
  volatile const uint32_t Reserved1[34];
  volatile uint32_t ISI_WPMR;
  volatile const uint32_t ISI_WPSR;
} Isi;


#define ISI_CFG1_HSYNC_POL (0x1u << 2)
#define ISI_CFG1_VSYNC_POL (0x1u << 3)
#define ISI_CFG1_PIXCLK_POL (0x1u << 4)
#define ISI_CFG1_EMB_SYNC (0x1u << 6)
#define ISI_CFG1_CRC_SYNC (0x1u << 7)
#define ISI_CFG1_FRATE_Pos 8
#define ISI_CFG1_FRATE_Msk (0x7u << ISI_CFG1_FRATE_Pos)
#define ISI_CFG1_FRATE(value) ((ISI_CFG1_FRATE_Msk & ((value) << ISI_CFG1_FRATE_Pos)))
#define ISI_CFG1_DISCR (0x1u << 11)
#define ISI_CFG1_FULL (0x1u << 12)
#define ISI_CFG1_THMASK_Pos 13
#define ISI_CFG1_THMASK_Msk (0x3u << ISI_CFG1_THMASK_Pos)
#define ISI_CFG1_THMASK(value) ((ISI_CFG1_THMASK_Msk & ((value) << ISI_CFG1_THMASK_Pos)))
#define ISI_CFG1_THMASK_BEATS_4 (0x0u << 13)
#define ISI_CFG1_THMASK_BEATS_8 (0x1u << 13)
#define ISI_CFG1_THMASK_BEATS_16 (0x2u << 13)
#define ISI_CFG1_SLD_Pos 16
#define ISI_CFG1_SLD_Msk (0xffu << ISI_CFG1_SLD_Pos)
#define ISI_CFG1_SLD(value) ((ISI_CFG1_SLD_Msk & ((value) << ISI_CFG1_SLD_Pos)))
#define ISI_CFG1_SFD_Pos 24
#define ISI_CFG1_SFD_Msk (0xffu << ISI_CFG1_SFD_Pos)
#define ISI_CFG1_SFD(value) ((ISI_CFG1_SFD_Msk & ((value) << ISI_CFG1_SFD_Pos)))

#define ISI_CFG2_IM_VSIZE_Pos 0
#define ISI_CFG2_IM_VSIZE_Msk (0x7ffu << ISI_CFG2_IM_VSIZE_Pos)
#define ISI_CFG2_IM_VSIZE(value) ((ISI_CFG2_IM_VSIZE_Msk & ((value) << ISI_CFG2_IM_VSIZE_Pos)))
#define ISI_CFG2_GS_MODE (0x1u << 11)
#define ISI_CFG2_RGB_MODE (0x1u << 12)
#define ISI_CFG2_GRAYSCALE (0x1u << 13)
#define ISI_CFG2_RGB_SWAP (0x1u << 14)
#define ISI_CFG2_COL_SPACE (0x1u << 15)
#define ISI_CFG2_IM_HSIZE_Pos 16
#define ISI_CFG2_IM_HSIZE_Msk (0x7ffu << ISI_CFG2_IM_HSIZE_Pos)
#define ISI_CFG2_IM_HSIZE(value) ((ISI_CFG2_IM_HSIZE_Msk & ((value) << ISI_CFG2_IM_HSIZE_Pos)))
#define ISI_CFG2_YCC_SWAP_Pos 28
#define ISI_CFG2_YCC_SWAP_Msk (0x3u << ISI_CFG2_YCC_SWAP_Pos)
#define ISI_CFG2_YCC_SWAP(value) ((ISI_CFG2_YCC_SWAP_Msk & ((value) << ISI_CFG2_YCC_SWAP_Pos)))
#define ISI_CFG2_YCC_SWAP_DEFAULT (0x0u << 28)
#define ISI_CFG2_YCC_SWAP_MODE1 (0x1u << 28)
#define ISI_CFG2_YCC_SWAP_MODE2 (0x2u << 28)
#define ISI_CFG2_YCC_SWAP_MODE3 (0x3u << 28)
#define ISI_CFG2_RGB_CFG_Pos 30
#define ISI_CFG2_RGB_CFG_Msk (0x3u << ISI_CFG2_RGB_CFG_Pos)
#define ISI_CFG2_RGB_CFG(value) ((ISI_CFG2_RGB_CFG_Msk & ((value) << ISI_CFG2_RGB_CFG_Pos)))
#define ISI_CFG2_RGB_CFG_DEFAULT (0x0u << 30)
#define ISI_CFG2_RGB_CFG_MODE1 (0x1u << 30)
#define ISI_CFG2_RGB_CFG_MODE2 (0x2u << 30)
#define ISI_CFG2_RGB_CFG_MODE3 (0x3u << 30)

#define ISI_PSIZE_PREV_VSIZE_Pos 0
#define ISI_PSIZE_PREV_VSIZE_Msk (0x3ffu << ISI_PSIZE_PREV_VSIZE_Pos)
#define ISI_PSIZE_PREV_VSIZE(value) ((ISI_PSIZE_PREV_VSIZE_Msk & ((value) << ISI_PSIZE_PREV_VSIZE_Pos)))
#define ISI_PSIZE_PREV_HSIZE_Pos 16
#define ISI_PSIZE_PREV_HSIZE_Msk (0x3ffu << ISI_PSIZE_PREV_HSIZE_Pos)
#define ISI_PSIZE_PREV_HSIZE(value) ((ISI_PSIZE_PREV_HSIZE_Msk & ((value) << ISI_PSIZE_PREV_HSIZE_Pos)))

#define ISI_PDECF_DEC_FACTOR_Pos 0
#define ISI_PDECF_DEC_FACTOR_Msk (0xffu << ISI_PDECF_DEC_FACTOR_Pos)
#define ISI_PDECF_DEC_FACTOR(value) ((ISI_PDECF_DEC_FACTOR_Msk & ((value) << ISI_PDECF_DEC_FACTOR_Pos)))

#define ISI_Y2R_SET0_C0_Pos 0
#define ISI_Y2R_SET0_C0_Msk (0xffu << ISI_Y2R_SET0_C0_Pos)
#define ISI_Y2R_SET0_C0(value) ((ISI_Y2R_SET0_C0_Msk & ((value) << ISI_Y2R_SET0_C0_Pos)))
#define ISI_Y2R_SET0_C1_Pos 8
#define ISI_Y2R_SET0_C1_Msk (0xffu << ISI_Y2R_SET0_C1_Pos)
#define ISI_Y2R_SET0_C1(value) ((ISI_Y2R_SET0_C1_Msk & ((value) << ISI_Y2R_SET0_C1_Pos)))
#define ISI_Y2R_SET0_C2_Pos 16
#define ISI_Y2R_SET0_C2_Msk (0xffu << ISI_Y2R_SET0_C2_Pos)
#define ISI_Y2R_SET0_C2(value) ((ISI_Y2R_SET0_C2_Msk & ((value) << ISI_Y2R_SET0_C2_Pos)))
#define ISI_Y2R_SET0_C3_Pos 24
#define ISI_Y2R_SET0_C3_Msk (0xffu << ISI_Y2R_SET0_C3_Pos)
#define ISI_Y2R_SET0_C3(value) ((ISI_Y2R_SET0_C3_Msk & ((value) << ISI_Y2R_SET0_C3_Pos)))

#define ISI_Y2R_SET1_C4_Pos 0
#define ISI_Y2R_SET1_C4_Msk (0x1ffu << ISI_Y2R_SET1_C4_Pos)
#define ISI_Y2R_SET1_C4(value) ((ISI_Y2R_SET1_C4_Msk & ((value) << ISI_Y2R_SET1_C4_Pos)))
#define ISI_Y2R_SET1_Yoff (0x1u << 12)
#define ISI_Y2R_SET1_Croff (0x1u << 13)
#define ISI_Y2R_SET1_Cboff (0x1u << 14)

#define ISI_R2Y_SET0_C0_Pos 0
#define ISI_R2Y_SET0_C0_Msk (0x7fu << ISI_R2Y_SET0_C0_Pos)
#define ISI_R2Y_SET0_C0(value) ((ISI_R2Y_SET0_C0_Msk & ((value) << ISI_R2Y_SET0_C0_Pos)))
#define ISI_R2Y_SET0_C1_Pos 8
#define ISI_R2Y_SET0_C1_Msk (0x7fu << ISI_R2Y_SET0_C1_Pos)
#define ISI_R2Y_SET0_C1(value) ((ISI_R2Y_SET0_C1_Msk & ((value) << ISI_R2Y_SET0_C1_Pos)))
#define ISI_R2Y_SET0_C2_Pos 16
#define ISI_R2Y_SET0_C2_Msk (0x7fu << ISI_R2Y_SET0_C2_Pos)
#define ISI_R2Y_SET0_C2(value) ((ISI_R2Y_SET0_C2_Msk & ((value) << ISI_R2Y_SET0_C2_Pos)))
#define ISI_R2Y_SET0_Roff (0x1u << 24)

#define ISI_R2Y_SET1_C3_Pos 0
#define ISI_R2Y_SET1_C3_Msk (0x7fu << ISI_R2Y_SET1_C3_Pos)
#define ISI_R2Y_SET1_C3(value) ((ISI_R2Y_SET1_C3_Msk & ((value) << ISI_R2Y_SET1_C3_Pos)))
#define ISI_R2Y_SET1_C4_Pos 8
#define ISI_R2Y_SET1_C4_Msk (0x7fu << ISI_R2Y_SET1_C4_Pos)
#define ISI_R2Y_SET1_C4(value) ((ISI_R2Y_SET1_C4_Msk & ((value) << ISI_R2Y_SET1_C4_Pos)))
#define ISI_R2Y_SET1_C5_Pos 16
#define ISI_R2Y_SET1_C5_Msk (0x7fu << ISI_R2Y_SET1_C5_Pos)
#define ISI_R2Y_SET1_C5(value) ((ISI_R2Y_SET1_C5_Msk & ((value) << ISI_R2Y_SET1_C5_Pos)))
#define ISI_R2Y_SET1_Goff (0x1u << 24)

#define ISI_R2Y_SET2_C6_Pos 0
#define ISI_R2Y_SET2_C6_Msk (0x7fu << ISI_R2Y_SET2_C6_Pos)
#define ISI_R2Y_SET2_C6(value) ((ISI_R2Y_SET2_C6_Msk & ((value) << ISI_R2Y_SET2_C6_Pos)))
#define ISI_R2Y_SET2_C7_Pos 8
#define ISI_R2Y_SET2_C7_Msk (0x7fu << ISI_R2Y_SET2_C7_Pos)
#define ISI_R2Y_SET2_C7(value) ((ISI_R2Y_SET2_C7_Msk & ((value) << ISI_R2Y_SET2_C7_Pos)))
#define ISI_R2Y_SET2_C8_Pos 16
#define ISI_R2Y_SET2_C8_Msk (0x7fu << ISI_R2Y_SET2_C8_Pos)
#define ISI_R2Y_SET2_C8(value) ((ISI_R2Y_SET2_C8_Msk & ((value) << ISI_R2Y_SET2_C8_Pos)))
#define ISI_R2Y_SET2_Boff (0x1u << 24)

#define ISI_CR_ISI_EN (0x1u << 0)
#define ISI_CR_ISI_DIS (0x1u << 1)
#define ISI_CR_ISI_SRST (0x1u << 2)
#define ISI_CR_ISI_CDC (0x1u << 8)

#define ISI_SR_ENABLE (0x1u << 0)
#define ISI_SR_DIS_DONE (0x1u << 1)
#define ISI_SR_SRST (0x1u << 2)
#define ISI_SR_CDC_PND (0x1u << 8)
#define ISI_SR_VSYNC (0x1u << 10)
#define ISI_SR_PXFR_DONE (0x1u << 16)
#define ISI_SR_CXFR_DONE (0x1u << 17)
#define ISI_SR_SIP (0x1u << 19)
#define ISI_SR_P_OVR (0x1u << 24)
#define ISI_SR_C_OVR (0x1u << 25)
#define ISI_SR_CRC_ERR (0x1u << 26)
#define ISI_SR_FR_OVR (0x1u << 27)

#define ISI_IER_DIS_DONE (0x1u << 1)
#define ISI_IER_SRST (0x1u << 2)
#define ISI_IER_VSYNC (0x1u << 10)
#define ISI_IER_PXFR_DONE (0x1u << 16)
#define ISI_IER_CXFR_DONE (0x1u << 17)
#define ISI_IER_P_OVR (0x1u << 24)
#define ISI_IER_C_OVR (0x1u << 25)
#define ISI_IER_CRC_ERR (0x1u << 26)
#define ISI_IER_FR_OVR (0x1u << 27)

#define ISI_IDR_DIS_DONE (0x1u << 1)
#define ISI_IDR_SRST (0x1u << 2)
#define ISI_IDR_VSYNC (0x1u << 10)
#define ISI_IDR_PXFR_DONE (0x1u << 16)
#define ISI_IDR_CXFR_DONE (0x1u << 17)
#define ISI_IDR_P_OVR (0x1u << 24)
#define ISI_IDR_C_OVR (0x1u << 25)
#define ISI_IDR_CRC_ERR (0x1u << 26)
#define ISI_IDR_FR_OVR (0x1u << 27)

#define ISI_IMR_DIS_DONE (0x1u << 1)
#define ISI_IMR_SRST (0x1u << 2)
#define ISI_IMR_VSYNC (0x1u << 10)
#define ISI_IMR_PXFR_DONE (0x1u << 16)
#define ISI_IMR_CXFR_DONE (0x1u << 17)
#define ISI_IMR_P_OVR (0x1u << 24)
#define ISI_IMR_C_OVR (0x1u << 25)
#define ISI_IMR_CRC_ERR (0x1u << 26)
#define ISI_IMR_FR_OVR (0x1u << 27)

#define ISI_DMA_CHER_P_CH_EN (0x1u << 0)
#define ISI_DMA_CHER_C_CH_EN (0x1u << 1)

#define ISI_DMA_CHDR_P_CH_DIS (0x1u << 0)
#define ISI_DMA_CHDR_C_CH_DIS (0x1u << 1)

#define ISI_DMA_CHSR_P_CH_S (0x1u << 0)
#define ISI_DMA_CHSR_C_CH_S (0x1u << 1)

#define ISI_DMA_P_ADDR_P_ADDR_Pos 2
#define ISI_DMA_P_ADDR_P_ADDR_Msk (0x3fffffffu << ISI_DMA_P_ADDR_P_ADDR_Pos)
#define ISI_DMA_P_ADDR_P_ADDR(value) ((ISI_DMA_P_ADDR_P_ADDR_Msk & ((value) << ISI_DMA_P_ADDR_P_ADDR_Pos)))

#define ISI_DMA_P_CTRL_P_FETCH (0x1u << 0)
#define ISI_DMA_P_CTRL_P_WB (0x1u << 1)
#define ISI_DMA_P_CTRL_P_IEN (0x1u << 2)
#define ISI_DMA_P_CTRL_P_DONE (0x1u << 3)

#define ISI_DMA_P_DSCR_P_DSCR_Pos 2
#define ISI_DMA_P_DSCR_P_DSCR_Msk (0x3fffffffu << ISI_DMA_P_DSCR_P_DSCR_Pos)
#define ISI_DMA_P_DSCR_P_DSCR(value) ((ISI_DMA_P_DSCR_P_DSCR_Msk & ((value) << ISI_DMA_P_DSCR_P_DSCR_Pos)))

#define ISI_DMA_C_ADDR_C_ADDR_Pos 2
#define ISI_DMA_C_ADDR_C_ADDR_Msk (0x3fffffffu << ISI_DMA_C_ADDR_C_ADDR_Pos)
#define ISI_DMA_C_ADDR_C_ADDR(value) ((ISI_DMA_C_ADDR_C_ADDR_Msk & ((value) << ISI_DMA_C_ADDR_C_ADDR_Pos)))

#define ISI_DMA_C_CTRL_C_FETCH (0x1u << 0)
#define ISI_DMA_C_CTRL_C_WB (0x1u << 1)
#define ISI_DMA_C_CTRL_C_IEN (0x1u << 2)
#define ISI_DMA_C_CTRL_C_DONE (0x1u << 3)

#define ISI_DMA_C_DSCR_C_DSCR_Pos 2
#define ISI_DMA_C_DSCR_C_DSCR_Msk (0x3fffffffu << ISI_DMA_C_DSCR_C_DSCR_Pos)
#define ISI_DMA_C_DSCR_C_DSCR(value) ((ISI_DMA_C_DSCR_C_DSCR_Msk & ((value) << ISI_DMA_C_DSCR_C_DSCR_Pos)))

#define ISI_WPMR_WPEN (0x1u << 0)
#define ISI_WPMR_WPKEY_Pos 8
#define ISI_WPMR_WPKEY_Msk (0xffffffu << ISI_WPMR_WPKEY_Pos)
#define ISI_WPMR_WPKEY(value) ((ISI_WPMR_WPKEY_Msk & ((value) << ISI_WPMR_WPKEY_Pos)))
#define ISI_WPMR_WPKEY_PASSWD (0x495349u << 8)

#define ISI_WPSR_WPVS (0x1u << 0)
#define ISI_WPSR_WPVSRC_Pos 8
#define ISI_WPSR_WPVSRC_Msk (0xffffu << ISI_WPSR_WPVSRC_Pos)
# 341 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_matrix.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_matrix.h"
#define _SAMV71_MATRIX_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_matrix.h"
typedef struct {
  volatile uint32_t MATRIX_PRAS;
  volatile uint32_t MATRIX_PRBS;
} MatrixPr;

#define MATRIXPR_NUMBER 9
typedef struct {
  volatile uint32_t MATRIX_MCFG[12];
  volatile const uint32_t Reserved1[4];
  volatile uint32_t MATRIX_SCFG[9];
  volatile const uint32_t Reserved2[7];
       MatrixPr MATRIX_PR[9];
  volatile const uint32_t Reserved3[14];
  volatile uint32_t MATRIX_MRCR;
  volatile const uint32_t Reserved4[3];
  volatile uint32_t CCFG_CAN0;
  volatile uint32_t CCFG_SYSIO;
  volatile const uint32_t Reserved5[3];
  volatile uint32_t CCFG_SMCNFCS;
  volatile const uint32_t Reserved6[47];
  volatile uint32_t MATRIX_WPMR;
  volatile const uint32_t MATRIX_WPSR;
} Matrix;


#define MATRIX_MCFG_ULBT_Pos 0
#define MATRIX_MCFG_ULBT_Msk (0x7u << MATRIX_MCFG_ULBT_Pos)
#define MATRIX_MCFG_ULBT(value) ((MATRIX_MCFG_ULBT_Msk & ((value) << MATRIX_MCFG_ULBT_Pos)))
#define MATRIX_MCFG_ULBT_UNLTD_LENGTH (0x0u << 0)
#define MATRIX_MCFG_ULBT_SINGLE_ACCESS (0x1u << 0)
#define MATRIX_MCFG_ULBT_4BEAT_BURST (0x2u << 0)
#define MATRIX_MCFG_ULBT_8BEAT_BURST (0x3u << 0)
#define MATRIX_MCFG_ULBT_16BEAT_BURST (0x4u << 0)
#define MATRIX_MCFG_ULBT_32BEAT_BURST (0x5u << 0)
#define MATRIX_MCFG_ULBT_64BEAT_BURST (0x6u << 0)
#define MATRIX_MCFG_ULBT_128BEAT_BURST (0x7u << 0)

#define MATRIX_SCFG_SLOT_CYCLE_Pos 0
#define MATRIX_SCFG_SLOT_CYCLE_Msk (0x1ffu << MATRIX_SCFG_SLOT_CYCLE_Pos)
#define MATRIX_SCFG_SLOT_CYCLE(value) ((MATRIX_SCFG_SLOT_CYCLE_Msk & ((value) << MATRIX_SCFG_SLOT_CYCLE_Pos)))
#define MATRIX_SCFG_DEFMSTR_TYPE_Pos 16
#define MATRIX_SCFG_DEFMSTR_TYPE_Msk (0x3u << MATRIX_SCFG_DEFMSTR_TYPE_Pos)
#define MATRIX_SCFG_DEFMSTR_TYPE(value) ((MATRIX_SCFG_DEFMSTR_TYPE_Msk & ((value) << MATRIX_SCFG_DEFMSTR_TYPE_Pos)))
#define MATRIX_SCFG_DEFMSTR_TYPE_NONE (0x0u << 16)
#define MATRIX_SCFG_DEFMSTR_TYPE_LAST (0x1u << 16)
#define MATRIX_SCFG_DEFMSTR_TYPE_FIXED (0x2u << 16)
#define MATRIX_SCFG_FIXED_DEFMSTR_Pos 18
#define MATRIX_SCFG_FIXED_DEFMSTR_Msk (0xfu << MATRIX_SCFG_FIXED_DEFMSTR_Pos)
#define MATRIX_SCFG_FIXED_DEFMSTR(value) ((MATRIX_SCFG_FIXED_DEFMSTR_Msk & ((value) << MATRIX_SCFG_FIXED_DEFMSTR_Pos)))

#define MATRIX_PRAS_M0PR_Pos 0
#define MATRIX_PRAS_M0PR_Msk (0x3u << MATRIX_PRAS_M0PR_Pos)
#define MATRIX_PRAS_M0PR(value) ((MATRIX_PRAS_M0PR_Msk & ((value) << MATRIX_PRAS_M0PR_Pos)))
#define MATRIX_PRAS_M1PR_Pos 4
#define MATRIX_PRAS_M1PR_Msk (0x3u << MATRIX_PRAS_M1PR_Pos)
#define MATRIX_PRAS_M1PR(value) ((MATRIX_PRAS_M1PR_Msk & ((value) << MATRIX_PRAS_M1PR_Pos)))
#define MATRIX_PRAS_M2PR_Pos 8
#define MATRIX_PRAS_M2PR_Msk (0x3u << MATRIX_PRAS_M2PR_Pos)
#define MATRIX_PRAS_M2PR(value) ((MATRIX_PRAS_M2PR_Msk & ((value) << MATRIX_PRAS_M2PR_Pos)))
#define MATRIX_PRAS_M3PR_Pos 12
#define MATRIX_PRAS_M3PR_Msk (0x3u << MATRIX_PRAS_M3PR_Pos)
#define MATRIX_PRAS_M3PR(value) ((MATRIX_PRAS_M3PR_Msk & ((value) << MATRIX_PRAS_M3PR_Pos)))
#define MATRIX_PRAS_M4PR_Pos 16
#define MATRIX_PRAS_M4PR_Msk (0x3u << MATRIX_PRAS_M4PR_Pos)
#define MATRIX_PRAS_M4PR(value) ((MATRIX_PRAS_M4PR_Msk & ((value) << MATRIX_PRAS_M4PR_Pos)))
#define MATRIX_PRAS_M5PR_Pos 20
#define MATRIX_PRAS_M5PR_Msk (0x3u << MATRIX_PRAS_M5PR_Pos)
#define MATRIX_PRAS_M5PR(value) ((MATRIX_PRAS_M5PR_Msk & ((value) << MATRIX_PRAS_M5PR_Pos)))
#define MATRIX_PRAS_M6PR_Pos 24
#define MATRIX_PRAS_M6PR_Msk (0x3u << MATRIX_PRAS_M6PR_Pos)
#define MATRIX_PRAS_M6PR(value) ((MATRIX_PRAS_M6PR_Msk & ((value) << MATRIX_PRAS_M6PR_Pos)))
#define MATRIX_PRAS_M7PR_Pos 28
#define MATRIX_PRAS_M7PR_Msk (0x3u << MATRIX_PRAS_M7PR_Pos)
#define MATRIX_PRAS_M7PR(value) ((MATRIX_PRAS_M7PR_Msk & ((value) << MATRIX_PRAS_M7PR_Pos)))

#define MATRIX_PRBS_M8PR_Pos 0
#define MATRIX_PRBS_M8PR_Msk (0x3u << MATRIX_PRBS_M8PR_Pos)
#define MATRIX_PRBS_M8PR(value) ((MATRIX_PRBS_M8PR_Msk & ((value) << MATRIX_PRBS_M8PR_Pos)))
#define MATRIX_PRBS_M9PR_Pos 4
#define MATRIX_PRBS_M9PR_Msk (0x3u << MATRIX_PRBS_M9PR_Pos)
#define MATRIX_PRBS_M9PR(value) ((MATRIX_PRBS_M9PR_Msk & ((value) << MATRIX_PRBS_M9PR_Pos)))
#define MATRIX_PRBS_M10PR_Pos 8
#define MATRIX_PRBS_M10PR_Msk (0x3u << MATRIX_PRBS_M10PR_Pos)
#define MATRIX_PRBS_M10PR(value) ((MATRIX_PRBS_M10PR_Msk & ((value) << MATRIX_PRBS_M10PR_Pos)))
#define MATRIX_PRBS_M11PR_Pos 12
#define MATRIX_PRBS_M11PR_Msk (0x3u << MATRIX_PRBS_M11PR_Pos)
#define MATRIX_PRBS_M11PR(value) ((MATRIX_PRBS_M11PR_Msk & ((value) << MATRIX_PRBS_M11PR_Pos)))

#define MATRIX_MRCR_RCB0 (0x1u << 0)
#define MATRIX_MRCR_RCB1 (0x1u << 1)
#define MATRIX_MRCR_RCB2 (0x1u << 2)
#define MATRIX_MRCR_RCB3 (0x1u << 3)
#define MATRIX_MRCR_RCB4 (0x1u << 4)
#define MATRIX_MRCR_RCB5 (0x1u << 5)
#define MATRIX_MRCR_RCB6 (0x1u << 6)
#define MATRIX_MRCR_RCB7 (0x1u << 7)
#define MATRIX_MRCR_RCB8 (0x1u << 8)
#define MATRIX_MRCR_RCB9 (0x1u << 9)
#define MATRIX_MRCR_RCB10 (0x1u << 10)
#define MATRIX_MRCR_RCB11 (0x1u << 11)

#define CCFG_CAN0_CAN0DMABA_Pos 16
#define CCFG_CAN0_CAN0DMABA_Msk (0xffffu << CCFG_CAN0_CAN0DMABA_Pos)
#define CCFG_CAN0_CAN0DMABA(value) ((CCFG_CAN0_CAN0DMABA_Msk & ((value) << CCFG_CAN0_CAN0DMABA_Pos)))

#define CCFG_SYSIO_SYSIO4 (0x1u << 4)
#define CCFG_SYSIO_SYSIO5 (0x1u << 5)
#define CCFG_SYSIO_SYSIO6 (0x1u << 6)
#define CCFG_SYSIO_SYSIO7 (0x1u << 7)
#define CCFG_SYSIO_SYSIO12 (0x1u << 12)
#define CCFG_SYSIO_CAN1DMABA_Pos 16
#define CCFG_SYSIO_CAN1DMABA_Msk (0xffffu << CCFG_SYSIO_CAN1DMABA_Pos)
#define CCFG_SYSIO_CAN1DMABA(value) ((CCFG_SYSIO_CAN1DMABA_Msk & ((value) << CCFG_SYSIO_CAN1DMABA_Pos)))

#define CCFG_SMCNFCS_SMC_NFCS0 (0x1u << 0)
#define CCFG_SMCNFCS_SMC_NFCS1 (0x1u << 1)
#define CCFG_SMCNFCS_SMC_NFCS2 (0x1u << 2)
#define CCFG_SMCNFCS_SMC_NFCS3 (0x1u << 3)
#define CCFG_SMCNFCS_SDRAMEN (0x1u << 4)

#define MATRIX_WPMR_WPEN (0x1u << 0)
#define MATRIX_WPMR_WPKEY_Pos 8
#define MATRIX_WPMR_WPKEY_Msk (0xffffffu << MATRIX_WPMR_WPKEY_Pos)
#define MATRIX_WPMR_WPKEY(value) ((MATRIX_WPMR_WPKEY_Msk & ((value) << MATRIX_WPMR_WPKEY_Pos)))
#define MATRIX_WPMR_WPKEY_PASSWD (0x4D4154u << 8)

#define MATRIX_WPSR_WPVS (0x1u << 0)
#define MATRIX_WPSR_WPVSRC_Pos 8
#define MATRIX_WPSR_WPVSRC_Msk (0xffffu << MATRIX_WPSR_WPVSRC_Pos)
# 342 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_mcan.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_mcan.h"
#define _SAMV71_MCAN_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_mcan.h"
typedef struct {
  volatile const uint32_t Reserved1[2];
  volatile uint32_t MCAN_CUST;
  volatile uint32_t MCAN_FBTP;
  volatile uint32_t MCAN_TEST;
  volatile uint32_t MCAN_RWD;
  volatile uint32_t MCAN_CCCR;
  volatile uint32_t MCAN_BTP;
  volatile uint32_t MCAN_TSCC;
  volatile uint32_t MCAN_TSCV;
  volatile uint32_t MCAN_TOCC;
  volatile uint32_t MCAN_TOCV;
  volatile const uint32_t Reserved2[4];
  volatile const uint32_t MCAN_ECR;
  volatile const uint32_t MCAN_PSR;
  volatile const uint32_t Reserved3[2];
  volatile uint32_t MCAN_IR;
  volatile uint32_t MCAN_IE;
  volatile uint32_t MCAN_ILS;
  volatile uint32_t MCAN_ILE;
  volatile const uint32_t Reserved4[8];
  volatile uint32_t MCAN_GFC;
  volatile uint32_t MCAN_SIDFC;
  volatile uint32_t MCAN_XIDFC;
  volatile const uint32_t Reserved5[1];
  volatile uint32_t MCAN_XIDAM;
  volatile const uint32_t MCAN_HPMS;
  volatile uint32_t MCAN_NDAT1;
  volatile uint32_t MCAN_NDAT2;
  volatile uint32_t MCAN_RXF0C;
  volatile const uint32_t MCAN_RXF0S;
  volatile uint32_t MCAN_RXF0A;
  volatile uint32_t MCAN_RXBC;
  volatile uint32_t MCAN_RXF1C;
  volatile const uint32_t MCAN_RXF1S;
  volatile uint32_t MCAN_RXF1A;
  volatile uint32_t MCAN_RXESC;
  volatile uint32_t MCAN_TXBC;
  volatile const uint32_t MCAN_TXFQS;
  volatile uint32_t MCAN_TXESC;
  volatile const uint32_t MCAN_TXBRP;
  volatile uint32_t MCAN_TXBAR;
  volatile uint32_t MCAN_TXBCR;
  volatile const uint32_t MCAN_TXBTO;
  volatile const uint32_t MCAN_TXBCF;
  volatile uint32_t MCAN_TXBTIE;
  volatile uint32_t MCAN_TXBCIE;
  volatile const uint32_t Reserved6[2];
  volatile uint32_t MCAN_TXEFC;
  volatile const uint32_t MCAN_TXEFS;
  volatile uint32_t MCAN_TXEFA;
} Mcan;


#define MCAN_CUST_CSV_Pos 0
#define MCAN_CUST_CSV_Msk (0xffffffffu << MCAN_CUST_CSV_Pos)
#define MCAN_CUST_CSV(value) ((MCAN_CUST_CSV_Msk & ((value) << MCAN_CUST_CSV_Pos)))

#define MCAN_FBTP_FSJW_Pos 0
#define MCAN_FBTP_FSJW_Msk (0x3u << MCAN_FBTP_FSJW_Pos)
#define MCAN_FBTP_FSJW(value) ((MCAN_FBTP_FSJW_Msk & ((value) << MCAN_FBTP_FSJW_Pos)))
#define MCAN_FBTP_FTSEG2_Pos 4
#define MCAN_FBTP_FTSEG2_Msk (0x7u << MCAN_FBTP_FTSEG2_Pos)
#define MCAN_FBTP_FTSEG2(value) ((MCAN_FBTP_FTSEG2_Msk & ((value) << MCAN_FBTP_FTSEG2_Pos)))
#define MCAN_FBTP_FTSEG1_Pos 8
#define MCAN_FBTP_FTSEG1_Msk (0xfu << MCAN_FBTP_FTSEG1_Pos)
#define MCAN_FBTP_FTSEG1(value) ((MCAN_FBTP_FTSEG1_Msk & ((value) << MCAN_FBTP_FTSEG1_Pos)))
#define MCAN_FBTP_FBRP_Pos 16
#define MCAN_FBTP_FBRP_Msk (0x1fu << MCAN_FBTP_FBRP_Pos)
#define MCAN_FBTP_FBRP(value) ((MCAN_FBTP_FBRP_Msk & ((value) << MCAN_FBTP_FBRP_Pos)))
#define MCAN_FBTP_TDC (0x1u << 23)
#define MCAN_FBTP_TDC_DISABLED (0x0u << 23)
#define MCAN_FBTP_TDC_ENABLED (0x1u << 23)
#define MCAN_FBTP_TDCO_Pos 24
#define MCAN_FBTP_TDCO_Msk (0x1fu << MCAN_FBTP_TDCO_Pos)
#define MCAN_FBTP_TDCO(value) ((MCAN_FBTP_TDCO_Msk & ((value) << MCAN_FBTP_TDCO_Pos)))

#define MCAN_TEST_LBCK (0x1u << 4)
#define MCAN_TEST_LBCK_DISABLED (0x0u << 4)
#define MCAN_TEST_LBCK_ENABLED (0x1u << 4)
#define MCAN_TEST_TX_Pos 5
#define MCAN_TEST_TX_Msk (0x3u << MCAN_TEST_TX_Pos)
#define MCAN_TEST_TX(value) ((MCAN_TEST_TX_Msk & ((value) << MCAN_TEST_TX_Pos)))
#define MCAN_TEST_TX_RESET (0x0u << 5)
#define MCAN_TEST_TX_SAMPLE_POINT_MONITORING (0x1u << 5)
#define MCAN_TEST_TX_DOMINANT (0x2u << 5)
#define MCAN_TEST_TX_RECESSIVE (0x3u << 5)
#define MCAN_TEST_RX (0x1u << 7)
#define MCAN_TEST_TDCV_Pos 8
#define MCAN_TEST_TDCV_Msk (0x3fu << MCAN_TEST_TDCV_Pos)
#define MCAN_TEST_TDCV(value) ((MCAN_TEST_TDCV_Msk & ((value) << MCAN_TEST_TDCV_Pos)))

#define MCAN_RWD_WDC_Pos 0
#define MCAN_RWD_WDC_Msk (0xffu << MCAN_RWD_WDC_Pos)
#define MCAN_RWD_WDC(value) ((MCAN_RWD_WDC_Msk & ((value) << MCAN_RWD_WDC_Pos)))
#define MCAN_RWD_WDV_Pos 8
#define MCAN_RWD_WDV_Msk (0xffu << MCAN_RWD_WDV_Pos)
#define MCAN_RWD_WDV(value) ((MCAN_RWD_WDV_Msk & ((value) << MCAN_RWD_WDV_Pos)))

#define MCAN_CCCR_INIT (0x1u << 0)
#define MCAN_CCCR_INIT_DISABLED (0x0u << 0)
#define MCAN_CCCR_INIT_ENABLED (0x1u << 0)
#define MCAN_CCCR_CCE (0x1u << 1)
#define MCAN_CCCR_CCE_PROTECTED (0x0u << 1)
#define MCAN_CCCR_CCE_CONFIGURABLE (0x1u << 1)
#define MCAN_CCCR_ASM (0x1u << 2)
#define MCAN_CCCR_ASM_NORMAL (0x0u << 2)
#define MCAN_CCCR_ASM_RESTRICTED (0x1u << 2)
#define MCAN_CCCR_CSA (0x1u << 3)
#define MCAN_CCCR_CSR (0x1u << 4)
#define MCAN_CCCR_CSR_NO_CLOCK_STOP (0x0u << 4)
#define MCAN_CCCR_CSR_CLOCK_STOP (0x1u << 4)
#define MCAN_CCCR_MON (0x1u << 5)
#define MCAN_CCCR_MON_DISABLED (0x0u << 5)
#define MCAN_CCCR_MON_ENABLED (0x1u << 5)
#define MCAN_CCCR_DAR (0x1u << 6)
#define MCAN_CCCR_DAR_AUTO_RETX (0x0u << 6)
#define MCAN_CCCR_DAR_NO_AUTO_RETX (0x1u << 6)
#define MCAN_CCCR_TEST (0x1u << 7)
#define MCAN_CCCR_TEST_DISABLED (0x0u << 7)
#define MCAN_CCCR_TEST_ENABLED (0x1u << 7)
#define MCAN_CCCR_CME_Pos 8
#define MCAN_CCCR_CME_Msk (0x3u << MCAN_CCCR_CME_Pos)
#define MCAN_CCCR_CME(value) ((MCAN_CCCR_CME_Msk & ((value) << MCAN_CCCR_CME_Pos)))
#define MCAN_CCCR_CME_ISO11898_1 (0x0u << 8)
#define MCAN_CCCR_CME_FD (0x1u << 8)
#define MCAN_CCCR_CMR_Pos 10
#define MCAN_CCCR_CMR_Msk (0x3u << MCAN_CCCR_CMR_Pos)
#define MCAN_CCCR_CMR(value) ((MCAN_CCCR_CMR_Msk & ((value) << MCAN_CCCR_CMR_Pos)))
#define MCAN_CCCR_CMR_NO_CHANGE (0x0u << 10)
#define MCAN_CCCR_CMR_FD (0x1u << 10)
#define MCAN_CCCR_CMR_FD_BITRATE_SWITCH (0x2u << 10)
#define MCAN_CCCR_CMR_ISO11898_1 (0x3u << 10)
#define MCAN_CCCR_FDO (0x1u << 12)
#define MCAN_CCCR_FDBS (0x1u << 13)
#define MCAN_CCCR_TXP (0x1u << 14)

#define MCAN_BTP_SJW_Pos 0
#define MCAN_BTP_SJW_Msk (0xfu << MCAN_BTP_SJW_Pos)
#define MCAN_BTP_SJW(value) ((MCAN_BTP_SJW_Msk & ((value) << MCAN_BTP_SJW_Pos)))
#define MCAN_BTP_TSEG2_Pos 4
#define MCAN_BTP_TSEG2_Msk (0xfu << MCAN_BTP_TSEG2_Pos)
#define MCAN_BTP_TSEG2(value) ((MCAN_BTP_TSEG2_Msk & ((value) << MCAN_BTP_TSEG2_Pos)))
#define MCAN_BTP_TSEG1_Pos 8
#define MCAN_BTP_TSEG1_Msk (0x3fu << MCAN_BTP_TSEG1_Pos)
#define MCAN_BTP_TSEG1(value) ((MCAN_BTP_TSEG1_Msk & ((value) << MCAN_BTP_TSEG1_Pos)))
#define MCAN_BTP_BRP_Pos 16
#define MCAN_BTP_BRP_Msk (0x3ffu << MCAN_BTP_BRP_Pos)
#define MCAN_BTP_BRP(value) ((MCAN_BTP_BRP_Msk & ((value) << MCAN_BTP_BRP_Pos)))

#define MCAN_TSCC_TSS_Pos 0
#define MCAN_TSCC_TSS_Msk (0x3u << MCAN_TSCC_TSS_Pos)
#define MCAN_TSCC_TSS(value) ((MCAN_TSCC_TSS_Msk & ((value) << MCAN_TSCC_TSS_Pos)))
#define MCAN_TSCC_TSS_ALWAYS_0 (0x0u << 0)
#define MCAN_TSCC_TSS_TCP_INC (0x1u << 0)
#define MCAN_TSCC_TSS_EXT_TIMESTAMP (0x2u << 0)
#define MCAN_TSCC_TCP_Pos 16
#define MCAN_TSCC_TCP_Msk (0xfu << MCAN_TSCC_TCP_Pos)
#define MCAN_TSCC_TCP(value) ((MCAN_TSCC_TCP_Msk & ((value) << MCAN_TSCC_TCP_Pos)))

#define MCAN_TSCV_TSC_Pos 0
#define MCAN_TSCV_TSC_Msk (0xffffu << MCAN_TSCV_TSC_Pos)
#define MCAN_TSCV_TSC(value) ((MCAN_TSCV_TSC_Msk & ((value) << MCAN_TSCV_TSC_Pos)))

#define MCAN_TOCC_ETOC (0x1u << 0)
#define MCAN_TOCC_ETOC_NO_TIMEOUT (0x0u << 0)
#define MCAN_TOCC_ETOC_TOS_CONTROLLED (0x1u << 0)
#define MCAN_TOCC_TOS_Pos 1
#define MCAN_TOCC_TOS_Msk (0x3u << MCAN_TOCC_TOS_Pos)
#define MCAN_TOCC_TOS(value) ((MCAN_TOCC_TOS_Msk & ((value) << MCAN_TOCC_TOS_Pos)))
#define MCAN_TOCC_TOS_CONTINUOUS (0x0u << 1)
#define MCAN_TOCC_TOS_TX_EV_TIMEOUT (0x1u << 1)
#define MCAN_TOCC_TOS_RX0_EV_TIMEOUT (0x2u << 1)
#define MCAN_TOCC_TOS_RX1_EV_TIMEOUT (0x3u << 1)
#define MCAN_TOCC_TOP_Pos 16
#define MCAN_TOCC_TOP_Msk (0xffffu << MCAN_TOCC_TOP_Pos)
#define MCAN_TOCC_TOP(value) ((MCAN_TOCC_TOP_Msk & ((value) << MCAN_TOCC_TOP_Pos)))

#define MCAN_TOCV_TOC_Pos 0
#define MCAN_TOCV_TOC_Msk (0xffffu << MCAN_TOCV_TOC_Pos)
#define MCAN_TOCV_TOC(value) ((MCAN_TOCV_TOC_Msk & ((value) << MCAN_TOCV_TOC_Pos)))

#define MCAN_ECR_TEC_Pos 0
#define MCAN_ECR_TEC_Msk (0xffu << MCAN_ECR_TEC_Pos)
#define MCAN_ECR_REC_Pos 8
#define MCAN_ECR_REC_Msk (0x7fu << MCAN_ECR_REC_Pos)
#define MCAN_ECR_RP (0x1u << 15)
#define MCAN_ECR_CEL_Pos 16
#define MCAN_ECR_CEL_Msk (0xffu << MCAN_ECR_CEL_Pos)

#define MCAN_PSR_LEC_Pos 0
#define MCAN_PSR_LEC_Msk (0x7u << MCAN_PSR_LEC_Pos)
#define MCAN_PSR_LEC_NO_ERROR (0x0u << 0)
#define MCAN_PSR_LEC_STUFF_ERROR (0x1u << 0)
#define MCAN_PSR_LEC_FORM_ERROR (0x2u << 0)
#define MCAN_PSR_LEC_ACK_ERROR (0x3u << 0)
#define MCAN_PSR_LEC_BIT1_ERROR (0x4u << 0)
#define MCAN_PSR_LEC_BIT0_ERROR (0x5u << 0)
#define MCAN_PSR_LEC_CRC_ERROR (0x6u << 0)
#define MCAN_PSR_LEC_NO_CHANGE (0x7u << 0)
#define MCAN_PSR_ACT_Pos 3
#define MCAN_PSR_ACT_Msk (0x3u << MCAN_PSR_ACT_Pos)
#define MCAN_PSR_ACT_SYNCHRONIZING (0x0u << 3)
#define MCAN_PSR_ACT_IDLE (0x1u << 3)
#define MCAN_PSR_ACT_RECEIVER (0x2u << 3)
#define MCAN_PSR_ACT_TRANSMITTER (0x3u << 3)
#define MCAN_PSR_EP (0x1u << 5)
#define MCAN_PSR_EW (0x1u << 6)
#define MCAN_PSR_BO (0x1u << 7)
#define MCAN_PSR_FLEC_Pos 8
#define MCAN_PSR_FLEC_Msk (0x7u << MCAN_PSR_FLEC_Pos)
#define MCAN_PSR_RESI (0x1u << 11)
#define MCAN_PSR_RBRS (0x1u << 12)
#define MCAN_PSR_REDL (0x1u << 13)

#define MCAN_IR_RF0N (0x1u << 0)
#define MCAN_IR_RF0W (0x1u << 1)
#define MCAN_IR_RF0F (0x1u << 2)
#define MCAN_IR_RF0L (0x1u << 3)
#define MCAN_IR_RF1N (0x1u << 4)
#define MCAN_IR_RF1W (0x1u << 5)
#define MCAN_IR_RF1F (0x1u << 6)
#define MCAN_IR_RF1L (0x1u << 7)
#define MCAN_IR_HPM (0x1u << 8)
#define MCAN_IR_TC (0x1u << 9)
#define MCAN_IR_TCF (0x1u << 10)
#define MCAN_IR_TFE (0x1u << 11)
#define MCAN_IR_TEFN (0x1u << 12)
#define MCAN_IR_TEFW (0x1u << 13)
#define MCAN_IR_TEFF (0x1u << 14)
#define MCAN_IR_TEFL (0x1u << 15)
#define MCAN_IR_TSW (0x1u << 16)
#define MCAN_IR_MRAF (0x1u << 17)
#define MCAN_IR_TOO (0x1u << 18)
#define MCAN_IR_DRX (0x1u << 19)
#define MCAN_IR_ELO (0x1u << 22)
#define MCAN_IR_EP (0x1u << 23)
#define MCAN_IR_EW (0x1u << 24)
#define MCAN_IR_BO (0x1u << 25)
#define MCAN_IR_WDI (0x1u << 26)
#define MCAN_IR_CRCE (0x1u << 27)
#define MCAN_IR_BE (0x1u << 28)
#define MCAN_IR_ACKE (0x1u << 29)
#define MCAN_IR_FOE (0x1u << 30)
#define MCAN_IR_STE (0x1u << 31)

#define MCAN_IE_RF0NE (0x1u << 0)
#define MCAN_IE_RF0WE (0x1u << 1)
#define MCAN_IE_RF0FE (0x1u << 2)
#define MCAN_IE_RF0LE (0x1u << 3)
#define MCAN_IE_RF1NE (0x1u << 4)
#define MCAN_IE_RF1WE (0x1u << 5)
#define MCAN_IE_RF1FE (0x1u << 6)
#define MCAN_IE_RF1LE (0x1u << 7)
#define MCAN_IE_HPME (0x1u << 8)
#define MCAN_IE_TCE (0x1u << 9)
#define MCAN_IE_TCFE (0x1u << 10)
#define MCAN_IE_TFEE (0x1u << 11)
#define MCAN_IE_TEFNE (0x1u << 12)
#define MCAN_IE_TEFWE (0x1u << 13)
#define MCAN_IE_TEFFE (0x1u << 14)
#define MCAN_IE_TEFLE (0x1u << 15)
#define MCAN_IE_TSWE (0x1u << 16)
#define MCAN_IE_MRAFE (0x1u << 17)
#define MCAN_IE_TOOE (0x1u << 18)
#define MCAN_IE_DRXE (0x1u << 19)
#define MCAN_IE_ELOE (0x1u << 22)
#define MCAN_IE_EPE (0x1u << 23)
#define MCAN_IE_EWE (0x1u << 24)
#define MCAN_IE_BOE (0x1u << 25)
#define MCAN_IE_WDIE (0x1u << 26)
#define MCAN_IE_CRCEE (0x1u << 27)
#define MCAN_IE_BEE (0x1u << 28)
#define MCAN_IE_ACKEE (0x1u << 29)
#define MCAN_IE_FOEE (0x1u << 30)
#define MCAN_IE_STEE (0x1u << 31)

#define MCAN_ILS_RF0NL (0x1u << 0)
#define MCAN_ILS_RF0WL (0x1u << 1)
#define MCAN_ILS_RF0FL (0x1u << 2)
#define MCAN_ILS_RF0LL (0x1u << 3)
#define MCAN_ILS_RF1NL (0x1u << 4)
#define MCAN_ILS_RF1WL (0x1u << 5)
#define MCAN_ILS_RF1FL (0x1u << 6)
#define MCAN_ILS_RF1LL (0x1u << 7)
#define MCAN_ILS_HPML (0x1u << 8)
#define MCAN_ILS_TCL (0x1u << 9)
#define MCAN_ILS_TCFL (0x1u << 10)
#define MCAN_ILS_TFEL (0x1u << 11)
#define MCAN_ILS_TEFNL (0x1u << 12)
#define MCAN_ILS_TEFWL (0x1u << 13)
#define MCAN_ILS_TEFFL (0x1u << 14)
#define MCAN_ILS_TEFLL (0x1u << 15)
#define MCAN_ILS_TSWL (0x1u << 16)
#define MCAN_ILS_MRAFL (0x1u << 17)
#define MCAN_ILS_TOOL (0x1u << 18)
#define MCAN_ILS_DRXL (0x1u << 19)
#define MCAN_ILS_ELOL (0x1u << 22)
#define MCAN_ILS_EPL (0x1u << 23)
#define MCAN_ILS_EWL (0x1u << 24)
#define MCAN_ILS_BOL (0x1u << 25)
#define MCAN_ILS_WDIL (0x1u << 26)
#define MCAN_ILS_CRCEL (0x1u << 27)
#define MCAN_ILS_BEL (0x1u << 28)
#define MCAN_ILS_ACKEL (0x1u << 29)
#define MCAN_ILS_FOEL (0x1u << 30)
#define MCAN_ILS_STEL (0x1u << 31)

#define MCAN_ILE_EINT0 (0x1u << 0)
#define MCAN_ILE_EINT1 (0x1u << 1)

#define MCAN_GFC_RRFE (0x1u << 0)
#define MCAN_GFC_RRFE_FILTER (0x0u << 0)
#define MCAN_GFC_RRFE_REJECT (0x1u << 0)
#define MCAN_GFC_RRFS (0x1u << 1)
#define MCAN_GFC_RRFS_FILTER (0x0u << 1)
#define MCAN_GFC_RRFS_REJECT (0x1u << 1)
#define MCAN_GFC_ANFE_Pos 2
#define MCAN_GFC_ANFE_Msk (0x3u << MCAN_GFC_ANFE_Pos)
#define MCAN_GFC_ANFE(value) ((MCAN_GFC_ANFE_Msk & ((value) << MCAN_GFC_ANFE_Pos)))
#define MCAN_GFC_ANFE_RX_FIFO_0 (0x0u << 2)
#define MCAN_GFC_ANFE_RX_FIFO_1 (0x1u << 2)
#define MCAN_GFC_ANFS_Pos 4
#define MCAN_GFC_ANFS_Msk (0x3u << MCAN_GFC_ANFS_Pos)
#define MCAN_GFC_ANFS(value) ((MCAN_GFC_ANFS_Msk & ((value) << MCAN_GFC_ANFS_Pos)))
#define MCAN_GFC_ANFS_RX_FIFO_0 (0x0u << 4)
#define MCAN_GFC_ANFS_RX_FIFO_1 (0x1u << 4)

#define MCAN_SIDFC_FLSSA_Pos 2
#define MCAN_SIDFC_FLSSA_Msk (0x3fffu << MCAN_SIDFC_FLSSA_Pos)
#define MCAN_SIDFC_FLSSA(value) ((MCAN_SIDFC_FLSSA_Msk & ((value) << MCAN_SIDFC_FLSSA_Pos)))
#define MCAN_SIDFC_LSS_Pos 16
#define MCAN_SIDFC_LSS_Msk (0xffu << MCAN_SIDFC_LSS_Pos)
#define MCAN_SIDFC_LSS(value) ((MCAN_SIDFC_LSS_Msk & ((value) << MCAN_SIDFC_LSS_Pos)))

#define MCAN_XIDFC_FLESA_Pos 2
#define MCAN_XIDFC_FLESA_Msk (0x3fffu << MCAN_XIDFC_FLESA_Pos)
#define MCAN_XIDFC_FLESA(value) ((MCAN_XIDFC_FLESA_Msk & ((value) << MCAN_XIDFC_FLESA_Pos)))
#define MCAN_XIDFC_LSE_Pos 16
#define MCAN_XIDFC_LSE_Msk (0x7fu << MCAN_XIDFC_LSE_Pos)
#define MCAN_XIDFC_LSE(value) ((MCAN_XIDFC_LSE_Msk & ((value) << MCAN_XIDFC_LSE_Pos)))

#define MCAN_XIDAM_EIDM_Pos 0
#define MCAN_XIDAM_EIDM_Msk (0x1fffffffu << MCAN_XIDAM_EIDM_Pos)
#define MCAN_XIDAM_EIDM(value) ((MCAN_XIDAM_EIDM_Msk & ((value) << MCAN_XIDAM_EIDM_Pos)))

#define MCAN_HPMS_BIDX_Pos 0
#define MCAN_HPMS_BIDX_Msk (0x3fu << MCAN_HPMS_BIDX_Pos)
#define MCAN_HPMS_MSI_Pos 6
#define MCAN_HPMS_MSI_Msk (0x3u << MCAN_HPMS_MSI_Pos)
#define MCAN_HPMS_MSI_NO_FIFO_SEL (0x0u << 6)
#define MCAN_HPMS_MSI_LOST (0x1u << 6)
#define MCAN_HPMS_MSI_FIFO_0 (0x2u << 6)
#define MCAN_HPMS_MSI_FIFO_1 (0x3u << 6)
#define MCAN_HPMS_FIDX_Pos 8
#define MCAN_HPMS_FIDX_Msk (0x7fu << MCAN_HPMS_FIDX_Pos)
#define MCAN_HPMS_FLST (0x1u << 15)

#define MCAN_NDAT1_ND0 (0x1u << 0)
#define MCAN_NDAT1_ND1 (0x1u << 1)
#define MCAN_NDAT1_ND2 (0x1u << 2)
#define MCAN_NDAT1_ND3 (0x1u << 3)
#define MCAN_NDAT1_ND4 (0x1u << 4)
#define MCAN_NDAT1_ND5 (0x1u << 5)
#define MCAN_NDAT1_ND6 (0x1u << 6)
#define MCAN_NDAT1_ND7 (0x1u << 7)
#define MCAN_NDAT1_ND8 (0x1u << 8)
#define MCAN_NDAT1_ND9 (0x1u << 9)
#define MCAN_NDAT1_ND10 (0x1u << 10)
#define MCAN_NDAT1_ND11 (0x1u << 11)
#define MCAN_NDAT1_ND12 (0x1u << 12)
#define MCAN_NDAT1_ND13 (0x1u << 13)
#define MCAN_NDAT1_ND14 (0x1u << 14)
#define MCAN_NDAT1_ND15 (0x1u << 15)
#define MCAN_NDAT1_ND16 (0x1u << 16)
#define MCAN_NDAT1_ND17 (0x1u << 17)
#define MCAN_NDAT1_ND18 (0x1u << 18)
#define MCAN_NDAT1_ND19 (0x1u << 19)
#define MCAN_NDAT1_ND20 (0x1u << 20)
#define MCAN_NDAT1_ND21 (0x1u << 21)
#define MCAN_NDAT1_ND22 (0x1u << 22)
#define MCAN_NDAT1_ND23 (0x1u << 23)
#define MCAN_NDAT1_ND24 (0x1u << 24)
#define MCAN_NDAT1_ND25 (0x1u << 25)
#define MCAN_NDAT1_ND26 (0x1u << 26)
#define MCAN_NDAT1_ND27 (0x1u << 27)
#define MCAN_NDAT1_ND28 (0x1u << 28)
#define MCAN_NDAT1_ND29 (0x1u << 29)
#define MCAN_NDAT1_ND30 (0x1u << 30)
#define MCAN_NDAT1_ND31 (0x1u << 31)

#define MCAN_NDAT2_ND32 (0x1u << 0)
#define MCAN_NDAT2_ND33 (0x1u << 1)
#define MCAN_NDAT2_ND34 (0x1u << 2)
#define MCAN_NDAT2_ND35 (0x1u << 3)
#define MCAN_NDAT2_ND36 (0x1u << 4)
#define MCAN_NDAT2_ND37 (0x1u << 5)
#define MCAN_NDAT2_ND38 (0x1u << 6)
#define MCAN_NDAT2_ND39 (0x1u << 7)
#define MCAN_NDAT2_ND40 (0x1u << 8)
#define MCAN_NDAT2_ND41 (0x1u << 9)
#define MCAN_NDAT2_ND42 (0x1u << 10)
#define MCAN_NDAT2_ND43 (0x1u << 11)
#define MCAN_NDAT2_ND44 (0x1u << 12)
#define MCAN_NDAT2_ND45 (0x1u << 13)
#define MCAN_NDAT2_ND46 (0x1u << 14)
#define MCAN_NDAT2_ND47 (0x1u << 15)
#define MCAN_NDAT2_ND48 (0x1u << 16)
#define MCAN_NDAT2_ND49 (0x1u << 17)
#define MCAN_NDAT2_ND50 (0x1u << 18)
#define MCAN_NDAT2_ND51 (0x1u << 19)
#define MCAN_NDAT2_ND52 (0x1u << 20)
#define MCAN_NDAT2_ND53 (0x1u << 21)
#define MCAN_NDAT2_ND54 (0x1u << 22)
#define MCAN_NDAT2_ND55 (0x1u << 23)
#define MCAN_NDAT2_ND56 (0x1u << 24)
#define MCAN_NDAT2_ND57 (0x1u << 25)
#define MCAN_NDAT2_ND58 (0x1u << 26)
#define MCAN_NDAT2_ND59 (0x1u << 27)
#define MCAN_NDAT2_ND60 (0x1u << 28)
#define MCAN_NDAT2_ND61 (0x1u << 29)
#define MCAN_NDAT2_ND62 (0x1u << 30)
#define MCAN_NDAT2_ND63 (0x1u << 31)

#define MCAN_RXF0C_F0SA_Pos 2
#define MCAN_RXF0C_F0SA_Msk (0x3fffu << MCAN_RXF0C_F0SA_Pos)
#define MCAN_RXF0C_F0SA(value) ((MCAN_RXF0C_F0SA_Msk & ((value) << MCAN_RXF0C_F0SA_Pos)))
#define MCAN_RXF0C_F0S_Pos 16
#define MCAN_RXF0C_F0S_Msk (0x7fu << MCAN_RXF0C_F0S_Pos)
#define MCAN_RXF0C_F0S(value) ((MCAN_RXF0C_F0S_Msk & ((value) << MCAN_RXF0C_F0S_Pos)))
#define MCAN_RXF0C_F0WM_Pos 24
#define MCAN_RXF0C_F0WM_Msk (0x7fu << MCAN_RXF0C_F0WM_Pos)
#define MCAN_RXF0C_F0WM(value) ((MCAN_RXF0C_F0WM_Msk & ((value) << MCAN_RXF0C_F0WM_Pos)))
#define MCAN_RXF0C_F0OM (0x1u << 31)

#define MCAN_RXF0S_F0FL_Pos 0
#define MCAN_RXF0S_F0FL_Msk (0x7fu << MCAN_RXF0S_F0FL_Pos)
#define MCAN_RXF0S_F0GI_Pos 8
#define MCAN_RXF0S_F0GI_Msk (0x3fu << MCAN_RXF0S_F0GI_Pos)
#define MCAN_RXF0S_F0PI_Pos 16
#define MCAN_RXF0S_F0PI_Msk (0x3fu << MCAN_RXF0S_F0PI_Pos)
#define MCAN_RXF0S_F0F (0x1u << 24)
#define MCAN_RXF0S_RF0L (0x1u << 25)

#define MCAN_RXF0A_F0AI_Pos 0
#define MCAN_RXF0A_F0AI_Msk (0x3fu << MCAN_RXF0A_F0AI_Pos)
#define MCAN_RXF0A_F0AI(value) ((MCAN_RXF0A_F0AI_Msk & ((value) << MCAN_RXF0A_F0AI_Pos)))

#define MCAN_RXBC_RBSA_Pos 2
#define MCAN_RXBC_RBSA_Msk (0x3fffu << MCAN_RXBC_RBSA_Pos)
#define MCAN_RXBC_RBSA(value) ((MCAN_RXBC_RBSA_Msk & ((value) << MCAN_RXBC_RBSA_Pos)))

#define MCAN_RXF1C_F1SA_Pos 2
#define MCAN_RXF1C_F1SA_Msk (0x3fffu << MCAN_RXF1C_F1SA_Pos)
#define MCAN_RXF1C_F1SA(value) ((MCAN_RXF1C_F1SA_Msk & ((value) << MCAN_RXF1C_F1SA_Pos)))
#define MCAN_RXF1C_F1S_Pos 16
#define MCAN_RXF1C_F1S_Msk (0x7fu << MCAN_RXF1C_F1S_Pos)
#define MCAN_RXF1C_F1S(value) ((MCAN_RXF1C_F1S_Msk & ((value) << MCAN_RXF1C_F1S_Pos)))
#define MCAN_RXF1C_F1WM_Pos 24
#define MCAN_RXF1C_F1WM_Msk (0x7fu << MCAN_RXF1C_F1WM_Pos)
#define MCAN_RXF1C_F1WM(value) ((MCAN_RXF1C_F1WM_Msk & ((value) << MCAN_RXF1C_F1WM_Pos)))
#define MCAN_RXF1C_F1OM (0x1u << 31)

#define MCAN_RXF1S_F1FL_Pos 0
#define MCAN_RXF1S_F1FL_Msk (0x7fu << MCAN_RXF1S_F1FL_Pos)
#define MCAN_RXF1S_F1GI_Pos 8
#define MCAN_RXF1S_F1GI_Msk (0x3fu << MCAN_RXF1S_F1GI_Pos)
#define MCAN_RXF1S_F1PI_Pos 16
#define MCAN_RXF1S_F1PI_Msk (0x3fu << MCAN_RXF1S_F1PI_Pos)
#define MCAN_RXF1S_F1F (0x1u << 24)
#define MCAN_RXF1S_RF1L (0x1u << 25)
#define MCAN_RXF1S_DMS_Pos 30
#define MCAN_RXF1S_DMS_Msk (0x3u << MCAN_RXF1S_DMS_Pos)
#define MCAN_RXF1S_DMS_IDLE (0x0u << 30)
#define MCAN_RXF1S_DMS_MSG_A (0x1u << 30)
#define MCAN_RXF1S_DMS_MSG_AB (0x2u << 30)
#define MCAN_RXF1S_DMS_MSG_ABC (0x3u << 30)

#define MCAN_RXF1A_F1AI_Pos 0
#define MCAN_RXF1A_F1AI_Msk (0x3fu << MCAN_RXF1A_F1AI_Pos)
#define MCAN_RXF1A_F1AI(value) ((MCAN_RXF1A_F1AI_Msk & ((value) << MCAN_RXF1A_F1AI_Pos)))

#define MCAN_RXESC_F0DS_Pos 0
#define MCAN_RXESC_F0DS_Msk (0x7u << MCAN_RXESC_F0DS_Pos)
#define MCAN_RXESC_F0DS(value) ((MCAN_RXESC_F0DS_Msk & ((value) << MCAN_RXESC_F0DS_Pos)))
#define MCAN_RXESC_F0DS_8_BYTE (0x0u << 0)
#define MCAN_RXESC_F0DS_12_BYTE (0x1u << 0)
#define MCAN_RXESC_F0DS_16_BYTE (0x2u << 0)
#define MCAN_RXESC_F0DS_20_BYTE (0x3u << 0)
#define MCAN_RXESC_F0DS_24_BYTE (0x4u << 0)
#define MCAN_RXESC_F0DS_32_BYTE (0x5u << 0)
#define MCAN_RXESC_F0DS_48_BYTE (0x6u << 0)
#define MCAN_RXESC_F0DS_64_BYTE (0x7u << 0)
#define MCAN_RXESC_F1DS_Pos 4
#define MCAN_RXESC_F1DS_Msk (0x7u << MCAN_RXESC_F1DS_Pos)
#define MCAN_RXESC_F1DS(value) ((MCAN_RXESC_F1DS_Msk & ((value) << MCAN_RXESC_F1DS_Pos)))
#define MCAN_RXESC_F1DS_8_BYTE (0x0u << 4)
#define MCAN_RXESC_F1DS_12_BYTE (0x1u << 4)
#define MCAN_RXESC_F1DS_16_BYTE (0x2u << 4)
#define MCAN_RXESC_F1DS_20_BYTE (0x3u << 4)
#define MCAN_RXESC_F1DS_24_BYTE (0x4u << 4)
#define MCAN_RXESC_F1DS_32_BYTE (0x5u << 4)
#define MCAN_RXESC_F1DS_48_BYTE (0x6u << 4)
#define MCAN_RXESC_F1DS_64_BYTE (0x7u << 4)
#define MCAN_RXESC_RBDS_Pos 8
#define MCAN_RXESC_RBDS_Msk (0x7u << MCAN_RXESC_RBDS_Pos)
#define MCAN_RXESC_RBDS(value) ((MCAN_RXESC_RBDS_Msk & ((value) << MCAN_RXESC_RBDS_Pos)))
#define MCAN_RXESC_RBDS_8_BYTE (0x0u << 8)
#define MCAN_RXESC_RBDS_12_BYTE (0x1u << 8)
#define MCAN_RXESC_RBDS_16_BYTE (0x2u << 8)
#define MCAN_RXESC_RBDS_20_BYTE (0x3u << 8)
#define MCAN_RXESC_RBDS_24_BYTE (0x4u << 8)
#define MCAN_RXESC_RBDS_32_BYTE (0x5u << 8)
#define MCAN_RXESC_RBDS_48_BYTE (0x6u << 8)
#define MCAN_RXESC_RBDS_64_BYTE (0x7u << 8)

#define MCAN_TXBC_TBSA_Pos 2
#define MCAN_TXBC_TBSA_Msk (0x3fffu << MCAN_TXBC_TBSA_Pos)
#define MCAN_TXBC_TBSA(value) ((MCAN_TXBC_TBSA_Msk & ((value) << MCAN_TXBC_TBSA_Pos)))
#define MCAN_TXBC_NDTB_Pos 16
#define MCAN_TXBC_NDTB_Msk (0x3fu << MCAN_TXBC_NDTB_Pos)
#define MCAN_TXBC_NDTB(value) ((MCAN_TXBC_NDTB_Msk & ((value) << MCAN_TXBC_NDTB_Pos)))
#define MCAN_TXBC_TFQS_Pos 24
#define MCAN_TXBC_TFQS_Msk (0x3fu << MCAN_TXBC_TFQS_Pos)
#define MCAN_TXBC_TFQS(value) ((MCAN_TXBC_TFQS_Msk & ((value) << MCAN_TXBC_TFQS_Pos)))
#define MCAN_TXBC_TFQM (0x1u << 30)

#define MCAN_TXFQS_TFFL_Pos 0
#define MCAN_TXFQS_TFFL_Msk (0x3fu << MCAN_TXFQS_TFFL_Pos)
#define MCAN_TXFQS_TFGI_Pos 8
#define MCAN_TXFQS_TFGI_Msk (0x1fu << MCAN_TXFQS_TFGI_Pos)
#define MCAN_TXFQS_TFQPI_Pos 16
#define MCAN_TXFQS_TFQPI_Msk (0x1fu << MCAN_TXFQS_TFQPI_Pos)
#define MCAN_TXFQS_TFQF (0x1u << 21)

#define MCAN_TXESC_TBDS_Pos 0
#define MCAN_TXESC_TBDS_Msk (0x7u << MCAN_TXESC_TBDS_Pos)
#define MCAN_TXESC_TBDS(value) ((MCAN_TXESC_TBDS_Msk & ((value) << MCAN_TXESC_TBDS_Pos)))
#define MCAN_TXESC_TBDS_8_BYTE (0x0u << 0)
#define MCAN_TXESC_TBDS_12_BYTE (0x1u << 0)
#define MCAN_TXESC_TBDS_16_BYTE (0x2u << 0)
#define MCAN_TXESC_TBDS_20_BYTE (0x3u << 0)
#define MCAN_TXESC_TBDS_24_BYTE (0x4u << 0)
#define MCAN_TXESC_TBDS_32_BYTE (0x5u << 0)
#define MCAN_TXESC_TBDS_48_BYTE (0x6u << 0)
#define MCAN_TXESC_TBDS_64_BYTE (0x7u << 0)

#define MCAN_TXBRP_TRP0 (0x1u << 0)
#define MCAN_TXBRP_TRP1 (0x1u << 1)
#define MCAN_TXBRP_TRP2 (0x1u << 2)
#define MCAN_TXBRP_TRP3 (0x1u << 3)
#define MCAN_TXBRP_TRP4 (0x1u << 4)
#define MCAN_TXBRP_TRP5 (0x1u << 5)
#define MCAN_TXBRP_TRP6 (0x1u << 6)
#define MCAN_TXBRP_TRP7 (0x1u << 7)
#define MCAN_TXBRP_TRP8 (0x1u << 8)
#define MCAN_TXBRP_TRP9 (0x1u << 9)
#define MCAN_TXBRP_TRP10 (0x1u << 10)
#define MCAN_TXBRP_TRP11 (0x1u << 11)
#define MCAN_TXBRP_TRP12 (0x1u << 12)
#define MCAN_TXBRP_TRP13 (0x1u << 13)
#define MCAN_TXBRP_TRP14 (0x1u << 14)
#define MCAN_TXBRP_TRP15 (0x1u << 15)
#define MCAN_TXBRP_TRP16 (0x1u << 16)
#define MCAN_TXBRP_TRP17 (0x1u << 17)
#define MCAN_TXBRP_TRP18 (0x1u << 18)
#define MCAN_TXBRP_TRP19 (0x1u << 19)
#define MCAN_TXBRP_TRP20 (0x1u << 20)
#define MCAN_TXBRP_TRP21 (0x1u << 21)
#define MCAN_TXBRP_TRP22 (0x1u << 22)
#define MCAN_TXBRP_TRP23 (0x1u << 23)
#define MCAN_TXBRP_TRP24 (0x1u << 24)
#define MCAN_TXBRP_TRP25 (0x1u << 25)
#define MCAN_TXBRP_TRP26 (0x1u << 26)
#define MCAN_TXBRP_TRP27 (0x1u << 27)
#define MCAN_TXBRP_TRP28 (0x1u << 28)
#define MCAN_TXBRP_TRP29 (0x1u << 29)
#define MCAN_TXBRP_TRP30 (0x1u << 30)
#define MCAN_TXBRP_TRP31 (0x1u << 31)

#define MCAN_TXBAR_AR0 (0x1u << 0)
#define MCAN_TXBAR_AR1 (0x1u << 1)
#define MCAN_TXBAR_AR2 (0x1u << 2)
#define MCAN_TXBAR_AR3 (0x1u << 3)
#define MCAN_TXBAR_AR4 (0x1u << 4)
#define MCAN_TXBAR_AR5 (0x1u << 5)
#define MCAN_TXBAR_AR6 (0x1u << 6)
#define MCAN_TXBAR_AR7 (0x1u << 7)
#define MCAN_TXBAR_AR8 (0x1u << 8)
#define MCAN_TXBAR_AR9 (0x1u << 9)
#define MCAN_TXBAR_AR10 (0x1u << 10)
#define MCAN_TXBAR_AR11 (0x1u << 11)
#define MCAN_TXBAR_AR12 (0x1u << 12)
#define MCAN_TXBAR_AR13 (0x1u << 13)
#define MCAN_TXBAR_AR14 (0x1u << 14)
#define MCAN_TXBAR_AR15 (0x1u << 15)
#define MCAN_TXBAR_AR16 (0x1u << 16)
#define MCAN_TXBAR_AR17 (0x1u << 17)
#define MCAN_TXBAR_AR18 (0x1u << 18)
#define MCAN_TXBAR_AR19 (0x1u << 19)
#define MCAN_TXBAR_AR20 (0x1u << 20)
#define MCAN_TXBAR_AR21 (0x1u << 21)
#define MCAN_TXBAR_AR22 (0x1u << 22)
#define MCAN_TXBAR_AR23 (0x1u << 23)
#define MCAN_TXBAR_AR24 (0x1u << 24)
#define MCAN_TXBAR_AR25 (0x1u << 25)
#define MCAN_TXBAR_AR26 (0x1u << 26)
#define MCAN_TXBAR_AR27 (0x1u << 27)
#define MCAN_TXBAR_AR28 (0x1u << 28)
#define MCAN_TXBAR_AR29 (0x1u << 29)
#define MCAN_TXBAR_AR30 (0x1u << 30)
#define MCAN_TXBAR_AR31 (0x1u << 31)

#define MCAN_TXBCR_CR0 (0x1u << 0)
#define MCAN_TXBCR_CR1 (0x1u << 1)
#define MCAN_TXBCR_CR2 (0x1u << 2)
#define MCAN_TXBCR_CR3 (0x1u << 3)
#define MCAN_TXBCR_CR4 (0x1u << 4)
#define MCAN_TXBCR_CR5 (0x1u << 5)
#define MCAN_TXBCR_CR6 (0x1u << 6)
#define MCAN_TXBCR_CR7 (0x1u << 7)
#define MCAN_TXBCR_CR8 (0x1u << 8)
#define MCAN_TXBCR_CR9 (0x1u << 9)
#define MCAN_TXBCR_CR10 (0x1u << 10)
#define MCAN_TXBCR_CR11 (0x1u << 11)
#define MCAN_TXBCR_CR12 (0x1u << 12)
#define MCAN_TXBCR_CR13 (0x1u << 13)
#define MCAN_TXBCR_CR14 (0x1u << 14)
#define MCAN_TXBCR_CR15 (0x1u << 15)
#define MCAN_TXBCR_CR16 (0x1u << 16)
#define MCAN_TXBCR_CR17 (0x1u << 17)
#define MCAN_TXBCR_CR18 (0x1u << 18)
#define MCAN_TXBCR_CR19 (0x1u << 19)
#define MCAN_TXBCR_CR20 (0x1u << 20)
#define MCAN_TXBCR_CR21 (0x1u << 21)
#define MCAN_TXBCR_CR22 (0x1u << 22)
#define MCAN_TXBCR_CR23 (0x1u << 23)
#define MCAN_TXBCR_CR24 (0x1u << 24)
#define MCAN_TXBCR_CR25 (0x1u << 25)
#define MCAN_TXBCR_CR26 (0x1u << 26)
#define MCAN_TXBCR_CR27 (0x1u << 27)
#define MCAN_TXBCR_CR28 (0x1u << 28)
#define MCAN_TXBCR_CR29 (0x1u << 29)
#define MCAN_TXBCR_CR30 (0x1u << 30)
#define MCAN_TXBCR_CR31 (0x1u << 31)

#define MCAN_TXBTO_TO0 (0x1u << 0)
#define MCAN_TXBTO_TO1 (0x1u << 1)
#define MCAN_TXBTO_TO2 (0x1u << 2)
#define MCAN_TXBTO_TO3 (0x1u << 3)
#define MCAN_TXBTO_TO4 (0x1u << 4)
#define MCAN_TXBTO_TO5 (0x1u << 5)
#define MCAN_TXBTO_TO6 (0x1u << 6)
#define MCAN_TXBTO_TO7 (0x1u << 7)
#define MCAN_TXBTO_TO8 (0x1u << 8)
#define MCAN_TXBTO_TO9 (0x1u << 9)
#define MCAN_TXBTO_TO10 (0x1u << 10)
#define MCAN_TXBTO_TO11 (0x1u << 11)
#define MCAN_TXBTO_TO12 (0x1u << 12)
#define MCAN_TXBTO_TO13 (0x1u << 13)
#define MCAN_TXBTO_TO14 (0x1u << 14)
#define MCAN_TXBTO_TO15 (0x1u << 15)
#define MCAN_TXBTO_TO16 (0x1u << 16)
#define MCAN_TXBTO_TO17 (0x1u << 17)
#define MCAN_TXBTO_TO18 (0x1u << 18)
#define MCAN_TXBTO_TO19 (0x1u << 19)
#define MCAN_TXBTO_TO20 (0x1u << 20)
#define MCAN_TXBTO_TO21 (0x1u << 21)
#define MCAN_TXBTO_TO22 (0x1u << 22)
#define MCAN_TXBTO_TO23 (0x1u << 23)
#define MCAN_TXBTO_TO24 (0x1u << 24)
#define MCAN_TXBTO_TO25 (0x1u << 25)
#define MCAN_TXBTO_TO26 (0x1u << 26)
#define MCAN_TXBTO_TO27 (0x1u << 27)
#define MCAN_TXBTO_TO28 (0x1u << 28)
#define MCAN_TXBTO_TO29 (0x1u << 29)
#define MCAN_TXBTO_TO30 (0x1u << 30)
#define MCAN_TXBTO_TO31 (0x1u << 31)

#define MCAN_TXBCF_CF0 (0x1u << 0)
#define MCAN_TXBCF_CF1 (0x1u << 1)
#define MCAN_TXBCF_CF2 (0x1u << 2)
#define MCAN_TXBCF_CF3 (0x1u << 3)
#define MCAN_TXBCF_CF4 (0x1u << 4)
#define MCAN_TXBCF_CF5 (0x1u << 5)
#define MCAN_TXBCF_CF6 (0x1u << 6)
#define MCAN_TXBCF_CF7 (0x1u << 7)
#define MCAN_TXBCF_CF8 (0x1u << 8)
#define MCAN_TXBCF_CF9 (0x1u << 9)
#define MCAN_TXBCF_CF10 (0x1u << 10)
#define MCAN_TXBCF_CF11 (0x1u << 11)
#define MCAN_TXBCF_CF12 (0x1u << 12)
#define MCAN_TXBCF_CF13 (0x1u << 13)
#define MCAN_TXBCF_CF14 (0x1u << 14)
#define MCAN_TXBCF_CF15 (0x1u << 15)
#define MCAN_TXBCF_CF16 (0x1u << 16)
#define MCAN_TXBCF_CF17 (0x1u << 17)
#define MCAN_TXBCF_CF18 (0x1u << 18)
#define MCAN_TXBCF_CF19 (0x1u << 19)
#define MCAN_TXBCF_CF20 (0x1u << 20)
#define MCAN_TXBCF_CF21 (0x1u << 21)
#define MCAN_TXBCF_CF22 (0x1u << 22)
#define MCAN_TXBCF_CF23 (0x1u << 23)
#define MCAN_TXBCF_CF24 (0x1u << 24)
#define MCAN_TXBCF_CF25 (0x1u << 25)
#define MCAN_TXBCF_CF26 (0x1u << 26)
#define MCAN_TXBCF_CF27 (0x1u << 27)
#define MCAN_TXBCF_CF28 (0x1u << 28)
#define MCAN_TXBCF_CF29 (0x1u << 29)
#define MCAN_TXBCF_CF30 (0x1u << 30)
#define MCAN_TXBCF_CF31 (0x1u << 31)

#define MCAN_TXBTIE_TIE0 (0x1u << 0)
#define MCAN_TXBTIE_TIE1 (0x1u << 1)
#define MCAN_TXBTIE_TIE2 (0x1u << 2)
#define MCAN_TXBTIE_TIE3 (0x1u << 3)
#define MCAN_TXBTIE_TIE4 (0x1u << 4)
#define MCAN_TXBTIE_TIE5 (0x1u << 5)
#define MCAN_TXBTIE_TIE6 (0x1u << 6)
#define MCAN_TXBTIE_TIE7 (0x1u << 7)
#define MCAN_TXBTIE_TIE8 (0x1u << 8)
#define MCAN_TXBTIE_TIE9 (0x1u << 9)
#define MCAN_TXBTIE_TIE10 (0x1u << 10)
#define MCAN_TXBTIE_TIE11 (0x1u << 11)
#define MCAN_TXBTIE_TIE12 (0x1u << 12)
#define MCAN_TXBTIE_TIE13 (0x1u << 13)
#define MCAN_TXBTIE_TIE14 (0x1u << 14)
#define MCAN_TXBTIE_TIE15 (0x1u << 15)
#define MCAN_TXBTIE_TIE16 (0x1u << 16)
#define MCAN_TXBTIE_TIE17 (0x1u << 17)
#define MCAN_TXBTIE_TIE18 (0x1u << 18)
#define MCAN_TXBTIE_TIE19 (0x1u << 19)
#define MCAN_TXBTIE_TIE20 (0x1u << 20)
#define MCAN_TXBTIE_TIE21 (0x1u << 21)
#define MCAN_TXBTIE_TIE22 (0x1u << 22)
#define MCAN_TXBTIE_TIE23 (0x1u << 23)
#define MCAN_TXBTIE_TIE24 (0x1u << 24)
#define MCAN_TXBTIE_TIE25 (0x1u << 25)
#define MCAN_TXBTIE_TIE26 (0x1u << 26)
#define MCAN_TXBTIE_TIE27 (0x1u << 27)
#define MCAN_TXBTIE_TIE28 (0x1u << 28)
#define MCAN_TXBTIE_TIE29 (0x1u << 29)
#define MCAN_TXBTIE_TIE30 (0x1u << 30)
#define MCAN_TXBTIE_TIE31 (0x1u << 31)

#define MCAN_TXBCIE_CFIE0 (0x1u << 0)
#define MCAN_TXBCIE_CFIE1 (0x1u << 1)
#define MCAN_TXBCIE_CFIE2 (0x1u << 2)
#define MCAN_TXBCIE_CFIE3 (0x1u << 3)
#define MCAN_TXBCIE_CFIE4 (0x1u << 4)
#define MCAN_TXBCIE_CFIE5 (0x1u << 5)
#define MCAN_TXBCIE_CFIE6 (0x1u << 6)
#define MCAN_TXBCIE_CFIE7 (0x1u << 7)
#define MCAN_TXBCIE_CFIE8 (0x1u << 8)
#define MCAN_TXBCIE_CFIE9 (0x1u << 9)
#define MCAN_TXBCIE_CFIE10 (0x1u << 10)
#define MCAN_TXBCIE_CFIE11 (0x1u << 11)
#define MCAN_TXBCIE_CFIE12 (0x1u << 12)
#define MCAN_TXBCIE_CFIE13 (0x1u << 13)
#define MCAN_TXBCIE_CFIE14 (0x1u << 14)
#define MCAN_TXBCIE_CFIE15 (0x1u << 15)
#define MCAN_TXBCIE_CFIE16 (0x1u << 16)
#define MCAN_TXBCIE_CFIE17 (0x1u << 17)
#define MCAN_TXBCIE_CFIE18 (0x1u << 18)
#define MCAN_TXBCIE_CFIE19 (0x1u << 19)
#define MCAN_TXBCIE_CFIE20 (0x1u << 20)
#define MCAN_TXBCIE_CFIE21 (0x1u << 21)
#define MCAN_TXBCIE_CFIE22 (0x1u << 22)
#define MCAN_TXBCIE_CFIE23 (0x1u << 23)
#define MCAN_TXBCIE_CFIE24 (0x1u << 24)
#define MCAN_TXBCIE_CFIE25 (0x1u << 25)
#define MCAN_TXBCIE_CFIE26 (0x1u << 26)
#define MCAN_TXBCIE_CFIE27 (0x1u << 27)
#define MCAN_TXBCIE_CFIE28 (0x1u << 28)
#define MCAN_TXBCIE_CFIE29 (0x1u << 29)
#define MCAN_TXBCIE_CFIE30 (0x1u << 30)
#define MCAN_TXBCIE_CFIE31 (0x1u << 31)

#define MCAN_TXEFC_EFSA_Pos 2
#define MCAN_TXEFC_EFSA_Msk (0x3fffu << MCAN_TXEFC_EFSA_Pos)
#define MCAN_TXEFC_EFSA(value) ((MCAN_TXEFC_EFSA_Msk & ((value) << MCAN_TXEFC_EFSA_Pos)))
#define MCAN_TXEFC_EFS_Pos 16
#define MCAN_TXEFC_EFS_Msk (0x3fu << MCAN_TXEFC_EFS_Pos)
#define MCAN_TXEFC_EFS(value) ((MCAN_TXEFC_EFS_Msk & ((value) << MCAN_TXEFC_EFS_Pos)))
#define MCAN_TXEFC_EFWM_Pos 24
#define MCAN_TXEFC_EFWM_Msk (0x3fu << MCAN_TXEFC_EFWM_Pos)
#define MCAN_TXEFC_EFWM(value) ((MCAN_TXEFC_EFWM_Msk & ((value) << MCAN_TXEFC_EFWM_Pos)))

#define MCAN_TXEFS_EFFL_Pos 0
#define MCAN_TXEFS_EFFL_Msk (0x3fu << MCAN_TXEFS_EFFL_Pos)
#define MCAN_TXEFS_EFGI_Pos 8
#define MCAN_TXEFS_EFGI_Msk (0x1fu << MCAN_TXEFS_EFGI_Pos)
#define MCAN_TXEFS_EFPI_Pos 16
#define MCAN_TXEFS_EFPI_Msk (0x1fu << MCAN_TXEFS_EFPI_Pos)
#define MCAN_TXEFS_EFF (0x1u << 24)
#define MCAN_TXEFS_TEFL (0x1u << 25)

#define MCAN_TXEFA_EFAI_Pos 0
#define MCAN_TXEFA_EFAI_Msk (0x1fu << MCAN_TXEFA_EFAI_Pos)
#define MCAN_TXEFA_EFAI(value) ((MCAN_TXEFA_EFAI_Msk & ((value) << MCAN_TXEFA_EFAI_Pos)))
# 343 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_mlb.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_mlb.h"
#define _SAMV71_MLB_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_mlb.h"
typedef struct {
  volatile uint32_t MLB_MLBC0;
  volatile const uint32_t Reserved1[2];
  volatile uint32_t MLB_MS0;
  volatile const uint32_t Reserved2[1];
  volatile uint32_t MLB_MS1;
  volatile const uint32_t Reserved3[2];
  volatile uint32_t MLB_MSS;
  volatile const uint32_t MLB_MSD;
  volatile const uint32_t Reserved4[1];
  volatile uint32_t MLB_MIEN;
  volatile const uint32_t Reserved5[3];
  volatile uint32_t MLB_MLBC1;
  volatile const uint32_t Reserved6[1];
  volatile const uint32_t Reserved7[15];
  volatile uint32_t MLB_HCTL;
  volatile const uint32_t Reserved8[1];
  volatile uint32_t MLB_HCMR[2];
  volatile const uint32_t MLB_HCER[2];
  volatile const uint32_t MLB_HCBR[2];
  volatile const uint32_t Reserved9[8];
  volatile uint32_t MLB_MDAT[4];
  volatile uint32_t MLB_MDWE[4];
  volatile uint32_t MLB_MCTL;
  volatile uint32_t MLB_MADR;
  volatile const uint32_t Reserved10[182];
  volatile uint32_t MLB_ACTL;
  volatile const uint32_t Reserved11[3];
  volatile uint32_t MLB_ACSR[2];
  volatile uint32_t MLB_ACMR[2];
} Mlb;


#define MLB_MLBC0_MLBEN (0x1u << 0)
#define MLB_MLBC0_MLBCLK_Pos 2
#define MLB_MLBC0_MLBCLK_Msk (0x7u << MLB_MLBC0_MLBCLK_Pos)
#define MLB_MLBC0_MLBCLK(value) ((MLB_MLBC0_MLBCLK_Msk & ((value) << MLB_MLBC0_MLBCLK_Pos)))
#define MLB_MLBC0_MLBCLK_256_FS (0x0u << 2)
#define MLB_MLBC0_MLBCLK_512_FS (0x1u << 2)
#define MLB_MLBC0_MLBCLK_1024_FS (0x2u << 2)
#define MLB_MLBC0_ZERO (0x1u << 5)
#define MLB_MLBC0_MLBLK (0x1u << 7)
#define MLB_MLBC0_ASYRETRY (0x1u << 12)
#define MLB_MLBC0_CTLRETRY (0x1u << 14)
#define MLB_MLBC0_FCNT_Pos 15
#define MLB_MLBC0_FCNT_Msk (0x7u << MLB_MLBC0_FCNT_Pos)
#define MLB_MLBC0_FCNT(value) ((MLB_MLBC0_FCNT_Msk & ((value) << MLB_MLBC0_FCNT_Pos)))
#define MLB_MLBC0_FCNT_1_FRAME (0x0u << 15)
#define MLB_MLBC0_FCNT_2_FRAMES (0x1u << 15)
#define MLB_MLBC0_FCNT_4_FRAMES (0x2u << 15)
#define MLB_MLBC0_FCNT_8_FRAMES (0x3u << 15)
#define MLB_MLBC0_FCNT_16_FRAMES (0x4u << 15)
#define MLB_MLBC0_FCNT_32_FRAMES (0x5u << 15)
#define MLB_MLBC0_FCNT_64_FRAMES (0x6u << 15)

#define MLB_MS0_MCS_Pos 0
#define MLB_MS0_MCS_Msk (0xffffffffu << MLB_MS0_MCS_Pos)
#define MLB_MS0_MCS(value) ((MLB_MS0_MCS_Msk & ((value) << MLB_MS0_MCS_Pos)))

#define MLB_MS1_MCS_Pos 0
#define MLB_MS1_MCS_Msk (0xffffffffu << MLB_MS1_MCS_Pos)
#define MLB_MS1_MCS(value) ((MLB_MS1_MCS_Msk & ((value) << MLB_MS1_MCS_Pos)))

#define MLB_MSS_RSTSYSCMD (0x1u << 0)
#define MLB_MSS_LKSYSCMD (0x1u << 1)
#define MLB_MSS_ULKSYSCMD (0x1u << 2)
#define MLB_MSS_CSSYSCMD (0x1u << 3)
#define MLB_MSS_SWSYSCMD (0x1u << 4)
#define MLB_MSS_SERVREQ (0x1u << 5)

#define MLB_MSD_SD0_Pos 0
#define MLB_MSD_SD0_Msk (0xffu << MLB_MSD_SD0_Pos)
#define MLB_MSD_SD1_Pos 8
#define MLB_MSD_SD1_Msk (0xffu << MLB_MSD_SD1_Pos)
#define MLB_MSD_SD2_Pos 16
#define MLB_MSD_SD2_Msk (0xffu << MLB_MSD_SD2_Pos)
#define MLB_MSD_SD3_Pos 24
#define MLB_MSD_SD3_Msk (0xffu << MLB_MSD_SD3_Pos)

#define MLB_MIEN_ISOC_PE (0x1u << 0)
#define MLB_MIEN_ISOC_BUFO (0x1u << 1)
#define MLB_MIEN_SYNC_PE (0x1u << 16)
#define MLB_MIEN_ARX_DONE (0x1u << 17)
#define MLB_MIEN_ARX_PE (0x1u << 18)
#define MLB_MIEN_ARX_BREAK (0x1u << 19)
#define MLB_MIEN_ATX_DONE (0x1u << 20)
#define MLB_MIEN_ATX_PE (0x1u << 21)
#define MLB_MIEN_ATX_BREAK (0x1u << 22)
#define MLB_MIEN_CRX_DONE (0x1u << 24)
#define MLB_MIEN_CRX_PE (0x1u << 25)
#define MLB_MIEN_CRX_BREAK (0x1u << 26)
#define MLB_MIEN_CTX_DONE (0x1u << 27)
#define MLB_MIEN_CTX_PE (0x1u << 28)
#define MLB_MIEN_CTX_BREAK (0x1u << 29)

#define MLB_MLBC1_LOCK (0x1u << 6)
#define MLB_MLBC1_CLKM (0x1u << 7)
#define MLB_MLBC1_NDA_Pos 8
#define MLB_MLBC1_NDA_Msk (0xffu << MLB_MLBC1_NDA_Pos)
#define MLB_MLBC1_NDA(value) ((MLB_MLBC1_NDA_Msk & ((value) << MLB_MLBC1_NDA_Pos)))

#define MLB_HCTL_RST0 (0x1u << 0)
#define MLB_HCTL_RST1 (0x1u << 1)
#define MLB_HCTL_EN (0x1u << 15)

#define MLB_HCMR_CHM_Pos 0
#define MLB_HCMR_CHM_Msk (0xffffffffu << MLB_HCMR_CHM_Pos)
#define MLB_HCMR_CHM(value) ((MLB_HCMR_CHM_Msk & ((value) << MLB_HCMR_CHM_Pos)))

#define MLB_HCER_CERR_Pos 0
#define MLB_HCER_CERR_Msk (0xffffffffu << MLB_HCER_CERR_Pos)

#define MLB_HCBR_CHB_Pos 0
#define MLB_HCBR_CHB_Msk (0xffffffffu << MLB_HCBR_CHB_Pos)

#define MLB_MDAT_DATA_Pos 0
#define MLB_MDAT_DATA_Msk (0xffffffffu << MLB_MDAT_DATA_Pos)
#define MLB_MDAT_DATA(value) ((MLB_MDAT_DATA_Msk & ((value) << MLB_MDAT_DATA_Pos)))

#define MLB_MDWE_MASK_Pos 0
#define MLB_MDWE_MASK_Msk (0xffffffffu << MLB_MDWE_MASK_Pos)
#define MLB_MDWE_MASK(value) ((MLB_MDWE_MASK_Msk & ((value) << MLB_MDWE_MASK_Pos)))

#define MLB_MCTL_XCMP (0x1u << 0)

#define MLB_MADR_ADDR_Pos 0
#define MLB_MADR_ADDR_Msk (0x3fffu << MLB_MADR_ADDR_Pos)
#define MLB_MADR_ADDR(value) ((MLB_MADR_ADDR_Msk & ((value) << MLB_MADR_ADDR_Pos)))
#define MLB_MADR_TB (0x1u << 30)
#define MLB_MADR_TB_CTR (0x0u << 30)
#define MLB_MADR_TB_DBR (0x1u << 30)
#define MLB_MADR_WNR (0x1u << 31)

#define MLB_ACTL_SCE (0x1u << 0)
#define MLB_ACTL_SMX (0x1u << 1)
#define MLB_ACTL_DMA_MODE (0x1u << 2)
#define MLB_ACTL_MPB (0x1u << 4)
#define MLB_ACTL_MPB_SINGLE_PACKET (0x0u << 4)
#define MLB_ACTL_MPB_MULTIPLE_PACKET (0x1u << 4)

#define MLB_ACSR_CHS_Pos 0
#define MLB_ACSR_CHS_Msk (0xffffffffu << MLB_ACSR_CHS_Pos)
#define MLB_ACSR_CHS(value) ((MLB_ACSR_CHS_Msk & ((value) << MLB_ACSR_CHS_Pos)))

#define MLB_ACMR_CHM_Pos 0
#define MLB_ACMR_CHM_Msk (0xffffffffu << MLB_ACMR_CHM_Pos)
#define MLB_ACMR_CHM(value) ((MLB_ACMR_CHM_Msk & ((value) << MLB_ACMR_CHM_Pos)))
# 344 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pio.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pio.h"
#define _SAMV71_PIO_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pio.h"
typedef struct {
  volatile uint32_t PIO_PER;
  volatile uint32_t PIO_PDR;
  volatile const uint32_t PIO_PSR;
  volatile const uint32_t Reserved1[1];
  volatile uint32_t PIO_OER;
  volatile uint32_t PIO_ODR;
  volatile const uint32_t PIO_OSR;
  volatile const uint32_t Reserved2[1];
  volatile uint32_t PIO_IFER;
  volatile uint32_t PIO_IFDR;
  volatile const uint32_t PIO_IFSR;
  volatile const uint32_t Reserved3[1];
  volatile uint32_t PIO_SODR;
  volatile uint32_t PIO_CODR;
  volatile uint32_t PIO_ODSR;
  volatile const uint32_t PIO_PDSR;
  volatile uint32_t PIO_IER;
  volatile uint32_t PIO_IDR;
  volatile const uint32_t PIO_IMR;
  volatile const uint32_t PIO_ISR;
  volatile uint32_t PIO_MDER;
  volatile uint32_t PIO_MDDR;
  volatile const uint32_t PIO_MDSR;
  volatile const uint32_t Reserved4[1];
  volatile uint32_t PIO_PUDR;
  volatile uint32_t PIO_PUER;
  volatile const uint32_t PIO_PUSR;
  volatile const uint32_t Reserved5[1];
  volatile uint32_t PIO_ABCDSR[2];
  volatile const uint32_t Reserved6[2];
  volatile uint32_t PIO_IFSCDR;
  volatile uint32_t PIO_IFSCER;
  volatile const uint32_t PIO_IFSCSR;
  volatile uint32_t PIO_SCDR;
  volatile uint32_t PIO_PPDDR;
  volatile uint32_t PIO_PPDER;
  volatile const uint32_t PIO_PPDSR;
  volatile const uint32_t Reserved7[1];
  volatile uint32_t PIO_OWER;
  volatile uint32_t PIO_OWDR;
  volatile const uint32_t PIO_OWSR;
  volatile const uint32_t Reserved8[1];
  volatile uint32_t PIO_AIMER;
  volatile uint32_t PIO_AIMDR;
  volatile const uint32_t PIO_AIMMR;
  volatile const uint32_t Reserved9[1];
  volatile uint32_t PIO_ESR;
  volatile uint32_t PIO_LSR;
  volatile const uint32_t PIO_ELSR;
  volatile const uint32_t Reserved10[1];
  volatile uint32_t PIO_FELLSR;
  volatile uint32_t PIO_REHLSR;
  volatile const uint32_t PIO_FRLHSR;
  volatile const uint32_t Reserved11[1];
  volatile const uint32_t PIO_LOCKSR;
  volatile uint32_t PIO_WPMR;
  volatile const uint32_t PIO_WPSR;
  volatile const uint32_t Reserved12[5];
  volatile uint32_t PIO_SCHMITT;
  volatile const uint32_t Reserved13[5];
  volatile uint32_t PIO_DRIVER;
  volatile const uint32_t Reserved14[1];
  volatile uint32_t PIO_KER;
  volatile uint32_t PIO_KRCR;
  volatile uint32_t PIO_KDR;
  volatile const uint32_t Reserved15[1];
  volatile uint32_t PIO_KIER;
  volatile uint32_t PIO_KIDR;
  volatile const uint32_t PIO_KIMR;
  volatile const uint32_t PIO_KSR;
  volatile const uint32_t PIO_KKPR;
  volatile const uint32_t PIO_KKRR;
  volatile const uint32_t Reserved16[2];
  volatile uint32_t PIO_PCMR;
  volatile uint32_t PIO_PCIER;
  volatile uint32_t PIO_PCIDR;
  volatile const uint32_t PIO_PCIMR;
  volatile const uint32_t PIO_PCISR;
  volatile const uint32_t PIO_PCRHR;
} Pio;


#define PIO_PER_P0 (0x1u << 0)
#define PIO_PER_P1 (0x1u << 1)
#define PIO_PER_P2 (0x1u << 2)
#define PIO_PER_P3 (0x1u << 3)
#define PIO_PER_P4 (0x1u << 4)
#define PIO_PER_P5 (0x1u << 5)
#define PIO_PER_P6 (0x1u << 6)
#define PIO_PER_P7 (0x1u << 7)
#define PIO_PER_P8 (0x1u << 8)
#define PIO_PER_P9 (0x1u << 9)
#define PIO_PER_P10 (0x1u << 10)
#define PIO_PER_P11 (0x1u << 11)
#define PIO_PER_P12 (0x1u << 12)
#define PIO_PER_P13 (0x1u << 13)
#define PIO_PER_P14 (0x1u << 14)
#define PIO_PER_P15 (0x1u << 15)
#define PIO_PER_P16 (0x1u << 16)
#define PIO_PER_P17 (0x1u << 17)
#define PIO_PER_P18 (0x1u << 18)
#define PIO_PER_P19 (0x1u << 19)
#define PIO_PER_P20 (0x1u << 20)
#define PIO_PER_P21 (0x1u << 21)
#define PIO_PER_P22 (0x1u << 22)
#define PIO_PER_P23 (0x1u << 23)
#define PIO_PER_P24 (0x1u << 24)
#define PIO_PER_P25 (0x1u << 25)
#define PIO_PER_P26 (0x1u << 26)
#define PIO_PER_P27 (0x1u << 27)
#define PIO_PER_P28 (0x1u << 28)
#define PIO_PER_P29 (0x1u << 29)
#define PIO_PER_P30 (0x1u << 30)
#define PIO_PER_P31 (0x1u << 31)

#define PIO_PDR_P0 (0x1u << 0)
#define PIO_PDR_P1 (0x1u << 1)
#define PIO_PDR_P2 (0x1u << 2)
#define PIO_PDR_P3 (0x1u << 3)
#define PIO_PDR_P4 (0x1u << 4)
#define PIO_PDR_P5 (0x1u << 5)
#define PIO_PDR_P6 (0x1u << 6)
#define PIO_PDR_P7 (0x1u << 7)
#define PIO_PDR_P8 (0x1u << 8)
#define PIO_PDR_P9 (0x1u << 9)
#define PIO_PDR_P10 (0x1u << 10)
#define PIO_PDR_P11 (0x1u << 11)
#define PIO_PDR_P12 (0x1u << 12)
#define PIO_PDR_P13 (0x1u << 13)
#define PIO_PDR_P14 (0x1u << 14)
#define PIO_PDR_P15 (0x1u << 15)
#define PIO_PDR_P16 (0x1u << 16)
#define PIO_PDR_P17 (0x1u << 17)
#define PIO_PDR_P18 (0x1u << 18)
#define PIO_PDR_P19 (0x1u << 19)
#define PIO_PDR_P20 (0x1u << 20)
#define PIO_PDR_P21 (0x1u << 21)
#define PIO_PDR_P22 (0x1u << 22)
#define PIO_PDR_P23 (0x1u << 23)
#define PIO_PDR_P24 (0x1u << 24)
#define PIO_PDR_P25 (0x1u << 25)
#define PIO_PDR_P26 (0x1u << 26)
#define PIO_PDR_P27 (0x1u << 27)
#define PIO_PDR_P28 (0x1u << 28)
#define PIO_PDR_P29 (0x1u << 29)
#define PIO_PDR_P30 (0x1u << 30)
#define PIO_PDR_P31 (0x1u << 31)

#define PIO_PSR_P0 (0x1u << 0)
#define PIO_PSR_P1 (0x1u << 1)
#define PIO_PSR_P2 (0x1u << 2)
#define PIO_PSR_P3 (0x1u << 3)
#define PIO_PSR_P4 (0x1u << 4)
#define PIO_PSR_P5 (0x1u << 5)
#define PIO_PSR_P6 (0x1u << 6)
#define PIO_PSR_P7 (0x1u << 7)
#define PIO_PSR_P8 (0x1u << 8)
#define PIO_PSR_P9 (0x1u << 9)
#define PIO_PSR_P10 (0x1u << 10)
#define PIO_PSR_P11 (0x1u << 11)
#define PIO_PSR_P12 (0x1u << 12)
#define PIO_PSR_P13 (0x1u << 13)
#define PIO_PSR_P14 (0x1u << 14)
#define PIO_PSR_P15 (0x1u << 15)
#define PIO_PSR_P16 (0x1u << 16)
#define PIO_PSR_P17 (0x1u << 17)
#define PIO_PSR_P18 (0x1u << 18)
#define PIO_PSR_P19 (0x1u << 19)
#define PIO_PSR_P20 (0x1u << 20)
#define PIO_PSR_P21 (0x1u << 21)
#define PIO_PSR_P22 (0x1u << 22)
#define PIO_PSR_P23 (0x1u << 23)
#define PIO_PSR_P24 (0x1u << 24)
#define PIO_PSR_P25 (0x1u << 25)
#define PIO_PSR_P26 (0x1u << 26)
#define PIO_PSR_P27 (0x1u << 27)
#define PIO_PSR_P28 (0x1u << 28)
#define PIO_PSR_P29 (0x1u << 29)
#define PIO_PSR_P30 (0x1u << 30)
#define PIO_PSR_P31 (0x1u << 31)

#define PIO_OER_P0 (0x1u << 0)
#define PIO_OER_P1 (0x1u << 1)
#define PIO_OER_P2 (0x1u << 2)
#define PIO_OER_P3 (0x1u << 3)
#define PIO_OER_P4 (0x1u << 4)
#define PIO_OER_P5 (0x1u << 5)
#define PIO_OER_P6 (0x1u << 6)
#define PIO_OER_P7 (0x1u << 7)
#define PIO_OER_P8 (0x1u << 8)
#define PIO_OER_P9 (0x1u << 9)
#define PIO_OER_P10 (0x1u << 10)
#define PIO_OER_P11 (0x1u << 11)
#define PIO_OER_P12 (0x1u << 12)
#define PIO_OER_P13 (0x1u << 13)
#define PIO_OER_P14 (0x1u << 14)
#define PIO_OER_P15 (0x1u << 15)
#define PIO_OER_P16 (0x1u << 16)
#define PIO_OER_P17 (0x1u << 17)
#define PIO_OER_P18 (0x1u << 18)
#define PIO_OER_P19 (0x1u << 19)
#define PIO_OER_P20 (0x1u << 20)
#define PIO_OER_P21 (0x1u << 21)
#define PIO_OER_P22 (0x1u << 22)
#define PIO_OER_P23 (0x1u << 23)
#define PIO_OER_P24 (0x1u << 24)
#define PIO_OER_P25 (0x1u << 25)
#define PIO_OER_P26 (0x1u << 26)
#define PIO_OER_P27 (0x1u << 27)
#define PIO_OER_P28 (0x1u << 28)
#define PIO_OER_P29 (0x1u << 29)
#define PIO_OER_P30 (0x1u << 30)
#define PIO_OER_P31 (0x1u << 31)

#define PIO_ODR_P0 (0x1u << 0)
#define PIO_ODR_P1 (0x1u << 1)
#define PIO_ODR_P2 (0x1u << 2)
#define PIO_ODR_P3 (0x1u << 3)
#define PIO_ODR_P4 (0x1u << 4)
#define PIO_ODR_P5 (0x1u << 5)
#define PIO_ODR_P6 (0x1u << 6)
#define PIO_ODR_P7 (0x1u << 7)
#define PIO_ODR_P8 (0x1u << 8)
#define PIO_ODR_P9 (0x1u << 9)
#define PIO_ODR_P10 (0x1u << 10)
#define PIO_ODR_P11 (0x1u << 11)
#define PIO_ODR_P12 (0x1u << 12)
#define PIO_ODR_P13 (0x1u << 13)
#define PIO_ODR_P14 (0x1u << 14)
#define PIO_ODR_P15 (0x1u << 15)
#define PIO_ODR_P16 (0x1u << 16)
#define PIO_ODR_P17 (0x1u << 17)
#define PIO_ODR_P18 (0x1u << 18)
#define PIO_ODR_P19 (0x1u << 19)
#define PIO_ODR_P20 (0x1u << 20)
#define PIO_ODR_P21 (0x1u << 21)
#define PIO_ODR_P22 (0x1u << 22)
#define PIO_ODR_P23 (0x1u << 23)
#define PIO_ODR_P24 (0x1u << 24)
#define PIO_ODR_P25 (0x1u << 25)
#define PIO_ODR_P26 (0x1u << 26)
#define PIO_ODR_P27 (0x1u << 27)
#define PIO_ODR_P28 (0x1u << 28)
#define PIO_ODR_P29 (0x1u << 29)
#define PIO_ODR_P30 (0x1u << 30)
#define PIO_ODR_P31 (0x1u << 31)

#define PIO_OSR_P0 (0x1u << 0)
#define PIO_OSR_P1 (0x1u << 1)
#define PIO_OSR_P2 (0x1u << 2)
#define PIO_OSR_P3 (0x1u << 3)
#define PIO_OSR_P4 (0x1u << 4)
#define PIO_OSR_P5 (0x1u << 5)
#define PIO_OSR_P6 (0x1u << 6)
#define PIO_OSR_P7 (0x1u << 7)
#define PIO_OSR_P8 (0x1u << 8)
#define PIO_OSR_P9 (0x1u << 9)
#define PIO_OSR_P10 (0x1u << 10)
#define PIO_OSR_P11 (0x1u << 11)
#define PIO_OSR_P12 (0x1u << 12)
#define PIO_OSR_P13 (0x1u << 13)
#define PIO_OSR_P14 (0x1u << 14)
#define PIO_OSR_P15 (0x1u << 15)
#define PIO_OSR_P16 (0x1u << 16)
#define PIO_OSR_P17 (0x1u << 17)
#define PIO_OSR_P18 (0x1u << 18)
#define PIO_OSR_P19 (0x1u << 19)
#define PIO_OSR_P20 (0x1u << 20)
#define PIO_OSR_P21 (0x1u << 21)
#define PIO_OSR_P22 (0x1u << 22)
#define PIO_OSR_P23 (0x1u << 23)
#define PIO_OSR_P24 (0x1u << 24)
#define PIO_OSR_P25 (0x1u << 25)
#define PIO_OSR_P26 (0x1u << 26)
#define PIO_OSR_P27 (0x1u << 27)
#define PIO_OSR_P28 (0x1u << 28)
#define PIO_OSR_P29 (0x1u << 29)
#define PIO_OSR_P30 (0x1u << 30)
#define PIO_OSR_P31 (0x1u << 31)

#define PIO_IFER_P0 (0x1u << 0)
#define PIO_IFER_P1 (0x1u << 1)
#define PIO_IFER_P2 (0x1u << 2)
#define PIO_IFER_P3 (0x1u << 3)
#define PIO_IFER_P4 (0x1u << 4)
#define PIO_IFER_P5 (0x1u << 5)
#define PIO_IFER_P6 (0x1u << 6)
#define PIO_IFER_P7 (0x1u << 7)
#define PIO_IFER_P8 (0x1u << 8)
#define PIO_IFER_P9 (0x1u << 9)
#define PIO_IFER_P10 (0x1u << 10)
#define PIO_IFER_P11 (0x1u << 11)
#define PIO_IFER_P12 (0x1u << 12)
#define PIO_IFER_P13 (0x1u << 13)
#define PIO_IFER_P14 (0x1u << 14)
#define PIO_IFER_P15 (0x1u << 15)
#define PIO_IFER_P16 (0x1u << 16)
#define PIO_IFER_P17 (0x1u << 17)
#define PIO_IFER_P18 (0x1u << 18)
#define PIO_IFER_P19 (0x1u << 19)
#define PIO_IFER_P20 (0x1u << 20)
#define PIO_IFER_P21 (0x1u << 21)
#define PIO_IFER_P22 (0x1u << 22)
#define PIO_IFER_P23 (0x1u << 23)
#define PIO_IFER_P24 (0x1u << 24)
#define PIO_IFER_P25 (0x1u << 25)
#define PIO_IFER_P26 (0x1u << 26)
#define PIO_IFER_P27 (0x1u << 27)
#define PIO_IFER_P28 (0x1u << 28)
#define PIO_IFER_P29 (0x1u << 29)
#define PIO_IFER_P30 (0x1u << 30)
#define PIO_IFER_P31 (0x1u << 31)

#define PIO_IFDR_P0 (0x1u << 0)
#define PIO_IFDR_P1 (0x1u << 1)
#define PIO_IFDR_P2 (0x1u << 2)
#define PIO_IFDR_P3 (0x1u << 3)
#define PIO_IFDR_P4 (0x1u << 4)
#define PIO_IFDR_P5 (0x1u << 5)
#define PIO_IFDR_P6 (0x1u << 6)
#define PIO_IFDR_P7 (0x1u << 7)
#define PIO_IFDR_P8 (0x1u << 8)
#define PIO_IFDR_P9 (0x1u << 9)
#define PIO_IFDR_P10 (0x1u << 10)
#define PIO_IFDR_P11 (0x1u << 11)
#define PIO_IFDR_P12 (0x1u << 12)
#define PIO_IFDR_P13 (0x1u << 13)
#define PIO_IFDR_P14 (0x1u << 14)
#define PIO_IFDR_P15 (0x1u << 15)
#define PIO_IFDR_P16 (0x1u << 16)
#define PIO_IFDR_P17 (0x1u << 17)
#define PIO_IFDR_P18 (0x1u << 18)
#define PIO_IFDR_P19 (0x1u << 19)
#define PIO_IFDR_P20 (0x1u << 20)
#define PIO_IFDR_P21 (0x1u << 21)
#define PIO_IFDR_P22 (0x1u << 22)
#define PIO_IFDR_P23 (0x1u << 23)
#define PIO_IFDR_P24 (0x1u << 24)
#define PIO_IFDR_P25 (0x1u << 25)
#define PIO_IFDR_P26 (0x1u << 26)
#define PIO_IFDR_P27 (0x1u << 27)
#define PIO_IFDR_P28 (0x1u << 28)
#define PIO_IFDR_P29 (0x1u << 29)
#define PIO_IFDR_P30 (0x1u << 30)
#define PIO_IFDR_P31 (0x1u << 31)

#define PIO_IFSR_P0 (0x1u << 0)
#define PIO_IFSR_P1 (0x1u << 1)
#define PIO_IFSR_P2 (0x1u << 2)
#define PIO_IFSR_P3 (0x1u << 3)
#define PIO_IFSR_P4 (0x1u << 4)
#define PIO_IFSR_P5 (0x1u << 5)
#define PIO_IFSR_P6 (0x1u << 6)
#define PIO_IFSR_P7 (0x1u << 7)
#define PIO_IFSR_P8 (0x1u << 8)
#define PIO_IFSR_P9 (0x1u << 9)
#define PIO_IFSR_P10 (0x1u << 10)
#define PIO_IFSR_P11 (0x1u << 11)
#define PIO_IFSR_P12 (0x1u << 12)
#define PIO_IFSR_P13 (0x1u << 13)
#define PIO_IFSR_P14 (0x1u << 14)
#define PIO_IFSR_P15 (0x1u << 15)
#define PIO_IFSR_P16 (0x1u << 16)
#define PIO_IFSR_P17 (0x1u << 17)
#define PIO_IFSR_P18 (0x1u << 18)
#define PIO_IFSR_P19 (0x1u << 19)
#define PIO_IFSR_P20 (0x1u << 20)
#define PIO_IFSR_P21 (0x1u << 21)
#define PIO_IFSR_P22 (0x1u << 22)
#define PIO_IFSR_P23 (0x1u << 23)
#define PIO_IFSR_P24 (0x1u << 24)
#define PIO_IFSR_P25 (0x1u << 25)
#define PIO_IFSR_P26 (0x1u << 26)
#define PIO_IFSR_P27 (0x1u << 27)
#define PIO_IFSR_P28 (0x1u << 28)
#define PIO_IFSR_P29 (0x1u << 29)
#define PIO_IFSR_P30 (0x1u << 30)
#define PIO_IFSR_P31 (0x1u << 31)

#define PIO_SODR_P0 (0x1u << 0)
#define PIO_SODR_P1 (0x1u << 1)
#define PIO_SODR_P2 (0x1u << 2)
#define PIO_SODR_P3 (0x1u << 3)
#define PIO_SODR_P4 (0x1u << 4)
#define PIO_SODR_P5 (0x1u << 5)
#define PIO_SODR_P6 (0x1u << 6)
#define PIO_SODR_P7 (0x1u << 7)
#define PIO_SODR_P8 (0x1u << 8)
#define PIO_SODR_P9 (0x1u << 9)
#define PIO_SODR_P10 (0x1u << 10)
#define PIO_SODR_P11 (0x1u << 11)
#define PIO_SODR_P12 (0x1u << 12)
#define PIO_SODR_P13 (0x1u << 13)
#define PIO_SODR_P14 (0x1u << 14)
#define PIO_SODR_P15 (0x1u << 15)
#define PIO_SODR_P16 (0x1u << 16)
#define PIO_SODR_P17 (0x1u << 17)
#define PIO_SODR_P18 (0x1u << 18)
#define PIO_SODR_P19 (0x1u << 19)
#define PIO_SODR_P20 (0x1u << 20)
#define PIO_SODR_P21 (0x1u << 21)
#define PIO_SODR_P22 (0x1u << 22)
#define PIO_SODR_P23 (0x1u << 23)
#define PIO_SODR_P24 (0x1u << 24)
#define PIO_SODR_P25 (0x1u << 25)
#define PIO_SODR_P26 (0x1u << 26)
#define PIO_SODR_P27 (0x1u << 27)
#define PIO_SODR_P28 (0x1u << 28)
#define PIO_SODR_P29 (0x1u << 29)
#define PIO_SODR_P30 (0x1u << 30)
#define PIO_SODR_P31 (0x1u << 31)

#define PIO_CODR_P0 (0x1u << 0)
#define PIO_CODR_P1 (0x1u << 1)
#define PIO_CODR_P2 (0x1u << 2)
#define PIO_CODR_P3 (0x1u << 3)
#define PIO_CODR_P4 (0x1u << 4)
#define PIO_CODR_P5 (0x1u << 5)
#define PIO_CODR_P6 (0x1u << 6)
#define PIO_CODR_P7 (0x1u << 7)
#define PIO_CODR_P8 (0x1u << 8)
#define PIO_CODR_P9 (0x1u << 9)
#define PIO_CODR_P10 (0x1u << 10)
#define PIO_CODR_P11 (0x1u << 11)
#define PIO_CODR_P12 (0x1u << 12)
#define PIO_CODR_P13 (0x1u << 13)
#define PIO_CODR_P14 (0x1u << 14)
#define PIO_CODR_P15 (0x1u << 15)
#define PIO_CODR_P16 (0x1u << 16)
#define PIO_CODR_P17 (0x1u << 17)
#define PIO_CODR_P18 (0x1u << 18)
#define PIO_CODR_P19 (0x1u << 19)
#define PIO_CODR_P20 (0x1u << 20)
#define PIO_CODR_P21 (0x1u << 21)
#define PIO_CODR_P22 (0x1u << 22)
#define PIO_CODR_P23 (0x1u << 23)
#define PIO_CODR_P24 (0x1u << 24)
#define PIO_CODR_P25 (0x1u << 25)
#define PIO_CODR_P26 (0x1u << 26)
#define PIO_CODR_P27 (0x1u << 27)
#define PIO_CODR_P28 (0x1u << 28)
#define PIO_CODR_P29 (0x1u << 29)
#define PIO_CODR_P30 (0x1u << 30)
#define PIO_CODR_P31 (0x1u << 31)

#define PIO_ODSR_P0 (0x1u << 0)
#define PIO_ODSR_P1 (0x1u << 1)
#define PIO_ODSR_P2 (0x1u << 2)
#define PIO_ODSR_P3 (0x1u << 3)
#define PIO_ODSR_P4 (0x1u << 4)
#define PIO_ODSR_P5 (0x1u << 5)
#define PIO_ODSR_P6 (0x1u << 6)
#define PIO_ODSR_P7 (0x1u << 7)
#define PIO_ODSR_P8 (0x1u << 8)
#define PIO_ODSR_P9 (0x1u << 9)
#define PIO_ODSR_P10 (0x1u << 10)
#define PIO_ODSR_P11 (0x1u << 11)
#define PIO_ODSR_P12 (0x1u << 12)
#define PIO_ODSR_P13 (0x1u << 13)
#define PIO_ODSR_P14 (0x1u << 14)
#define PIO_ODSR_P15 (0x1u << 15)
#define PIO_ODSR_P16 (0x1u << 16)
#define PIO_ODSR_P17 (0x1u << 17)
#define PIO_ODSR_P18 (0x1u << 18)
#define PIO_ODSR_P19 (0x1u << 19)
#define PIO_ODSR_P20 (0x1u << 20)
#define PIO_ODSR_P21 (0x1u << 21)
#define PIO_ODSR_P22 (0x1u << 22)
#define PIO_ODSR_P23 (0x1u << 23)
#define PIO_ODSR_P24 (0x1u << 24)
#define PIO_ODSR_P25 (0x1u << 25)
#define PIO_ODSR_P26 (0x1u << 26)
#define PIO_ODSR_P27 (0x1u << 27)
#define PIO_ODSR_P28 (0x1u << 28)
#define PIO_ODSR_P29 (0x1u << 29)
#define PIO_ODSR_P30 (0x1u << 30)
#define PIO_ODSR_P31 (0x1u << 31)

#define PIO_PDSR_P0 (0x1u << 0)
#define PIO_PDSR_P1 (0x1u << 1)
#define PIO_PDSR_P2 (0x1u << 2)
#define PIO_PDSR_P3 (0x1u << 3)
#define PIO_PDSR_P4 (0x1u << 4)
#define PIO_PDSR_P5 (0x1u << 5)
#define PIO_PDSR_P6 (0x1u << 6)
#define PIO_PDSR_P7 (0x1u << 7)
#define PIO_PDSR_P8 (0x1u << 8)
#define PIO_PDSR_P9 (0x1u << 9)
#define PIO_PDSR_P10 (0x1u << 10)
#define PIO_PDSR_P11 (0x1u << 11)
#define PIO_PDSR_P12 (0x1u << 12)
#define PIO_PDSR_P13 (0x1u << 13)
#define PIO_PDSR_P14 (0x1u << 14)
#define PIO_PDSR_P15 (0x1u << 15)
#define PIO_PDSR_P16 (0x1u << 16)
#define PIO_PDSR_P17 (0x1u << 17)
#define PIO_PDSR_P18 (0x1u << 18)
#define PIO_PDSR_P19 (0x1u << 19)
#define PIO_PDSR_P20 (0x1u << 20)
#define PIO_PDSR_P21 (0x1u << 21)
#define PIO_PDSR_P22 (0x1u << 22)
#define PIO_PDSR_P23 (0x1u << 23)
#define PIO_PDSR_P24 (0x1u << 24)
#define PIO_PDSR_P25 (0x1u << 25)
#define PIO_PDSR_P26 (0x1u << 26)
#define PIO_PDSR_P27 (0x1u << 27)
#define PIO_PDSR_P28 (0x1u << 28)
#define PIO_PDSR_P29 (0x1u << 29)
#define PIO_PDSR_P30 (0x1u << 30)
#define PIO_PDSR_P31 (0x1u << 31)

#define PIO_IER_P0 (0x1u << 0)
#define PIO_IER_P1 (0x1u << 1)
#define PIO_IER_P2 (0x1u << 2)
#define PIO_IER_P3 (0x1u << 3)
#define PIO_IER_P4 (0x1u << 4)
#define PIO_IER_P5 (0x1u << 5)
#define PIO_IER_P6 (0x1u << 6)
#define PIO_IER_P7 (0x1u << 7)
#define PIO_IER_P8 (0x1u << 8)
#define PIO_IER_P9 (0x1u << 9)
#define PIO_IER_P10 (0x1u << 10)
#define PIO_IER_P11 (0x1u << 11)
#define PIO_IER_P12 (0x1u << 12)
#define PIO_IER_P13 (0x1u << 13)
#define PIO_IER_P14 (0x1u << 14)
#define PIO_IER_P15 (0x1u << 15)
#define PIO_IER_P16 (0x1u << 16)
#define PIO_IER_P17 (0x1u << 17)
#define PIO_IER_P18 (0x1u << 18)
#define PIO_IER_P19 (0x1u << 19)
#define PIO_IER_P20 (0x1u << 20)
#define PIO_IER_P21 (0x1u << 21)
#define PIO_IER_P22 (0x1u << 22)
#define PIO_IER_P23 (0x1u << 23)
#define PIO_IER_P24 (0x1u << 24)
#define PIO_IER_P25 (0x1u << 25)
#define PIO_IER_P26 (0x1u << 26)
#define PIO_IER_P27 (0x1u << 27)
#define PIO_IER_P28 (0x1u << 28)
#define PIO_IER_P29 (0x1u << 29)
#define PIO_IER_P30 (0x1u << 30)
#define PIO_IER_P31 (0x1u << 31)

#define PIO_IDR_P0 (0x1u << 0)
#define PIO_IDR_P1 (0x1u << 1)
#define PIO_IDR_P2 (0x1u << 2)
#define PIO_IDR_P3 (0x1u << 3)
#define PIO_IDR_P4 (0x1u << 4)
#define PIO_IDR_P5 (0x1u << 5)
#define PIO_IDR_P6 (0x1u << 6)
#define PIO_IDR_P7 (0x1u << 7)
#define PIO_IDR_P8 (0x1u << 8)
#define PIO_IDR_P9 (0x1u << 9)
#define PIO_IDR_P10 (0x1u << 10)
#define PIO_IDR_P11 (0x1u << 11)
#define PIO_IDR_P12 (0x1u << 12)
#define PIO_IDR_P13 (0x1u << 13)
#define PIO_IDR_P14 (0x1u << 14)
#define PIO_IDR_P15 (0x1u << 15)
#define PIO_IDR_P16 (0x1u << 16)
#define PIO_IDR_P17 (0x1u << 17)
#define PIO_IDR_P18 (0x1u << 18)
#define PIO_IDR_P19 (0x1u << 19)
#define PIO_IDR_P20 (0x1u << 20)
#define PIO_IDR_P21 (0x1u << 21)
#define PIO_IDR_P22 (0x1u << 22)
#define PIO_IDR_P23 (0x1u << 23)
#define PIO_IDR_P24 (0x1u << 24)
#define PIO_IDR_P25 (0x1u << 25)
#define PIO_IDR_P26 (0x1u << 26)
#define PIO_IDR_P27 (0x1u << 27)
#define PIO_IDR_P28 (0x1u << 28)
#define PIO_IDR_P29 (0x1u << 29)
#define PIO_IDR_P30 (0x1u << 30)
#define PIO_IDR_P31 (0x1u << 31)

#define PIO_IMR_P0 (0x1u << 0)
#define PIO_IMR_P1 (0x1u << 1)
#define PIO_IMR_P2 (0x1u << 2)
#define PIO_IMR_P3 (0x1u << 3)
#define PIO_IMR_P4 (0x1u << 4)
#define PIO_IMR_P5 (0x1u << 5)
#define PIO_IMR_P6 (0x1u << 6)
#define PIO_IMR_P7 (0x1u << 7)
#define PIO_IMR_P8 (0x1u << 8)
#define PIO_IMR_P9 (0x1u << 9)
#define PIO_IMR_P10 (0x1u << 10)
#define PIO_IMR_P11 (0x1u << 11)
#define PIO_IMR_P12 (0x1u << 12)
#define PIO_IMR_P13 (0x1u << 13)
#define PIO_IMR_P14 (0x1u << 14)
#define PIO_IMR_P15 (0x1u << 15)
#define PIO_IMR_P16 (0x1u << 16)
#define PIO_IMR_P17 (0x1u << 17)
#define PIO_IMR_P18 (0x1u << 18)
#define PIO_IMR_P19 (0x1u << 19)
#define PIO_IMR_P20 (0x1u << 20)
#define PIO_IMR_P21 (0x1u << 21)
#define PIO_IMR_P22 (0x1u << 22)
#define PIO_IMR_P23 (0x1u << 23)
#define PIO_IMR_P24 (0x1u << 24)
#define PIO_IMR_P25 (0x1u << 25)
#define PIO_IMR_P26 (0x1u << 26)
#define PIO_IMR_P27 (0x1u << 27)
#define PIO_IMR_P28 (0x1u << 28)
#define PIO_IMR_P29 (0x1u << 29)
#define PIO_IMR_P30 (0x1u << 30)
#define PIO_IMR_P31 (0x1u << 31)

#define PIO_ISR_P0 (0x1u << 0)
#define PIO_ISR_P1 (0x1u << 1)
#define PIO_ISR_P2 (0x1u << 2)
#define PIO_ISR_P3 (0x1u << 3)
#define PIO_ISR_P4 (0x1u << 4)
#define PIO_ISR_P5 (0x1u << 5)
#define PIO_ISR_P6 (0x1u << 6)
#define PIO_ISR_P7 (0x1u << 7)
#define PIO_ISR_P8 (0x1u << 8)
#define PIO_ISR_P9 (0x1u << 9)
#define PIO_ISR_P10 (0x1u << 10)
#define PIO_ISR_P11 (0x1u << 11)
#define PIO_ISR_P12 (0x1u << 12)
#define PIO_ISR_P13 (0x1u << 13)
#define PIO_ISR_P14 (0x1u << 14)
#define PIO_ISR_P15 (0x1u << 15)
#define PIO_ISR_P16 (0x1u << 16)
#define PIO_ISR_P17 (0x1u << 17)
#define PIO_ISR_P18 (0x1u << 18)
#define PIO_ISR_P19 (0x1u << 19)
#define PIO_ISR_P20 (0x1u << 20)
#define PIO_ISR_P21 (0x1u << 21)
#define PIO_ISR_P22 (0x1u << 22)
#define PIO_ISR_P23 (0x1u << 23)
#define PIO_ISR_P24 (0x1u << 24)
#define PIO_ISR_P25 (0x1u << 25)
#define PIO_ISR_P26 (0x1u << 26)
#define PIO_ISR_P27 (0x1u << 27)
#define PIO_ISR_P28 (0x1u << 28)
#define PIO_ISR_P29 (0x1u << 29)
#define PIO_ISR_P30 (0x1u << 30)
#define PIO_ISR_P31 (0x1u << 31)

#define PIO_MDER_P0 (0x1u << 0)
#define PIO_MDER_P1 (0x1u << 1)
#define PIO_MDER_P2 (0x1u << 2)
#define PIO_MDER_P3 (0x1u << 3)
#define PIO_MDER_P4 (0x1u << 4)
#define PIO_MDER_P5 (0x1u << 5)
#define PIO_MDER_P6 (0x1u << 6)
#define PIO_MDER_P7 (0x1u << 7)
#define PIO_MDER_P8 (0x1u << 8)
#define PIO_MDER_P9 (0x1u << 9)
#define PIO_MDER_P10 (0x1u << 10)
#define PIO_MDER_P11 (0x1u << 11)
#define PIO_MDER_P12 (0x1u << 12)
#define PIO_MDER_P13 (0x1u << 13)
#define PIO_MDER_P14 (0x1u << 14)
#define PIO_MDER_P15 (0x1u << 15)
#define PIO_MDER_P16 (0x1u << 16)
#define PIO_MDER_P17 (0x1u << 17)
#define PIO_MDER_P18 (0x1u << 18)
#define PIO_MDER_P19 (0x1u << 19)
#define PIO_MDER_P20 (0x1u << 20)
#define PIO_MDER_P21 (0x1u << 21)
#define PIO_MDER_P22 (0x1u << 22)
#define PIO_MDER_P23 (0x1u << 23)
#define PIO_MDER_P24 (0x1u << 24)
#define PIO_MDER_P25 (0x1u << 25)
#define PIO_MDER_P26 (0x1u << 26)
#define PIO_MDER_P27 (0x1u << 27)
#define PIO_MDER_P28 (0x1u << 28)
#define PIO_MDER_P29 (0x1u << 29)
#define PIO_MDER_P30 (0x1u << 30)
#define PIO_MDER_P31 (0x1u << 31)

#define PIO_MDDR_P0 (0x1u << 0)
#define PIO_MDDR_P1 (0x1u << 1)
#define PIO_MDDR_P2 (0x1u << 2)
#define PIO_MDDR_P3 (0x1u << 3)
#define PIO_MDDR_P4 (0x1u << 4)
#define PIO_MDDR_P5 (0x1u << 5)
#define PIO_MDDR_P6 (0x1u << 6)
#define PIO_MDDR_P7 (0x1u << 7)
#define PIO_MDDR_P8 (0x1u << 8)
#define PIO_MDDR_P9 (0x1u << 9)
#define PIO_MDDR_P10 (0x1u << 10)
#define PIO_MDDR_P11 (0x1u << 11)
#define PIO_MDDR_P12 (0x1u << 12)
#define PIO_MDDR_P13 (0x1u << 13)
#define PIO_MDDR_P14 (0x1u << 14)
#define PIO_MDDR_P15 (0x1u << 15)
#define PIO_MDDR_P16 (0x1u << 16)
#define PIO_MDDR_P17 (0x1u << 17)
#define PIO_MDDR_P18 (0x1u << 18)
#define PIO_MDDR_P19 (0x1u << 19)
#define PIO_MDDR_P20 (0x1u << 20)
#define PIO_MDDR_P21 (0x1u << 21)
#define PIO_MDDR_P22 (0x1u << 22)
#define PIO_MDDR_P23 (0x1u << 23)
#define PIO_MDDR_P24 (0x1u << 24)
#define PIO_MDDR_P25 (0x1u << 25)
#define PIO_MDDR_P26 (0x1u << 26)
#define PIO_MDDR_P27 (0x1u << 27)
#define PIO_MDDR_P28 (0x1u << 28)
#define PIO_MDDR_P29 (0x1u << 29)
#define PIO_MDDR_P30 (0x1u << 30)
#define PIO_MDDR_P31 (0x1u << 31)

#define PIO_MDSR_P0 (0x1u << 0)
#define PIO_MDSR_P1 (0x1u << 1)
#define PIO_MDSR_P2 (0x1u << 2)
#define PIO_MDSR_P3 (0x1u << 3)
#define PIO_MDSR_P4 (0x1u << 4)
#define PIO_MDSR_P5 (0x1u << 5)
#define PIO_MDSR_P6 (0x1u << 6)
#define PIO_MDSR_P7 (0x1u << 7)
#define PIO_MDSR_P8 (0x1u << 8)
#define PIO_MDSR_P9 (0x1u << 9)
#define PIO_MDSR_P10 (0x1u << 10)
#define PIO_MDSR_P11 (0x1u << 11)
#define PIO_MDSR_P12 (0x1u << 12)
#define PIO_MDSR_P13 (0x1u << 13)
#define PIO_MDSR_P14 (0x1u << 14)
#define PIO_MDSR_P15 (0x1u << 15)
#define PIO_MDSR_P16 (0x1u << 16)
#define PIO_MDSR_P17 (0x1u << 17)
#define PIO_MDSR_P18 (0x1u << 18)
#define PIO_MDSR_P19 (0x1u << 19)
#define PIO_MDSR_P20 (0x1u << 20)
#define PIO_MDSR_P21 (0x1u << 21)
#define PIO_MDSR_P22 (0x1u << 22)
#define PIO_MDSR_P23 (0x1u << 23)
#define PIO_MDSR_P24 (0x1u << 24)
#define PIO_MDSR_P25 (0x1u << 25)
#define PIO_MDSR_P26 (0x1u << 26)
#define PIO_MDSR_P27 (0x1u << 27)
#define PIO_MDSR_P28 (0x1u << 28)
#define PIO_MDSR_P29 (0x1u << 29)
#define PIO_MDSR_P30 (0x1u << 30)
#define PIO_MDSR_P31 (0x1u << 31)

#define PIO_PUDR_P0 (0x1u << 0)
#define PIO_PUDR_P1 (0x1u << 1)
#define PIO_PUDR_P2 (0x1u << 2)
#define PIO_PUDR_P3 (0x1u << 3)
#define PIO_PUDR_P4 (0x1u << 4)
#define PIO_PUDR_P5 (0x1u << 5)
#define PIO_PUDR_P6 (0x1u << 6)
#define PIO_PUDR_P7 (0x1u << 7)
#define PIO_PUDR_P8 (0x1u << 8)
#define PIO_PUDR_P9 (0x1u << 9)
#define PIO_PUDR_P10 (0x1u << 10)
#define PIO_PUDR_P11 (0x1u << 11)
#define PIO_PUDR_P12 (0x1u << 12)
#define PIO_PUDR_P13 (0x1u << 13)
#define PIO_PUDR_P14 (0x1u << 14)
#define PIO_PUDR_P15 (0x1u << 15)
#define PIO_PUDR_P16 (0x1u << 16)
#define PIO_PUDR_P17 (0x1u << 17)
#define PIO_PUDR_P18 (0x1u << 18)
#define PIO_PUDR_P19 (0x1u << 19)
#define PIO_PUDR_P20 (0x1u << 20)
#define PIO_PUDR_P21 (0x1u << 21)
#define PIO_PUDR_P22 (0x1u << 22)
#define PIO_PUDR_P23 (0x1u << 23)
#define PIO_PUDR_P24 (0x1u << 24)
#define PIO_PUDR_P25 (0x1u << 25)
#define PIO_PUDR_P26 (0x1u << 26)
#define PIO_PUDR_P27 (0x1u << 27)
#define PIO_PUDR_P28 (0x1u << 28)
#define PIO_PUDR_P29 (0x1u << 29)
#define PIO_PUDR_P30 (0x1u << 30)
#define PIO_PUDR_P31 (0x1u << 31)

#define PIO_PUER_P0 (0x1u << 0)
#define PIO_PUER_P1 (0x1u << 1)
#define PIO_PUER_P2 (0x1u << 2)
#define PIO_PUER_P3 (0x1u << 3)
#define PIO_PUER_P4 (0x1u << 4)
#define PIO_PUER_P5 (0x1u << 5)
#define PIO_PUER_P6 (0x1u << 6)
#define PIO_PUER_P7 (0x1u << 7)
#define PIO_PUER_P8 (0x1u << 8)
#define PIO_PUER_P9 (0x1u << 9)
#define PIO_PUER_P10 (0x1u << 10)
#define PIO_PUER_P11 (0x1u << 11)
#define PIO_PUER_P12 (0x1u << 12)
#define PIO_PUER_P13 (0x1u << 13)
#define PIO_PUER_P14 (0x1u << 14)
#define PIO_PUER_P15 (0x1u << 15)
#define PIO_PUER_P16 (0x1u << 16)
#define PIO_PUER_P17 (0x1u << 17)
#define PIO_PUER_P18 (0x1u << 18)
#define PIO_PUER_P19 (0x1u << 19)
#define PIO_PUER_P20 (0x1u << 20)
#define PIO_PUER_P21 (0x1u << 21)
#define PIO_PUER_P22 (0x1u << 22)
#define PIO_PUER_P23 (0x1u << 23)
#define PIO_PUER_P24 (0x1u << 24)
#define PIO_PUER_P25 (0x1u << 25)
#define PIO_PUER_P26 (0x1u << 26)
#define PIO_PUER_P27 (0x1u << 27)
#define PIO_PUER_P28 (0x1u << 28)
#define PIO_PUER_P29 (0x1u << 29)
#define PIO_PUER_P30 (0x1u << 30)
#define PIO_PUER_P31 (0x1u << 31)

#define PIO_PUSR_P0 (0x1u << 0)
#define PIO_PUSR_P1 (0x1u << 1)
#define PIO_PUSR_P2 (0x1u << 2)
#define PIO_PUSR_P3 (0x1u << 3)
#define PIO_PUSR_P4 (0x1u << 4)
#define PIO_PUSR_P5 (0x1u << 5)
#define PIO_PUSR_P6 (0x1u << 6)
#define PIO_PUSR_P7 (0x1u << 7)
#define PIO_PUSR_P8 (0x1u << 8)
#define PIO_PUSR_P9 (0x1u << 9)
#define PIO_PUSR_P10 (0x1u << 10)
#define PIO_PUSR_P11 (0x1u << 11)
#define PIO_PUSR_P12 (0x1u << 12)
#define PIO_PUSR_P13 (0x1u << 13)
#define PIO_PUSR_P14 (0x1u << 14)
#define PIO_PUSR_P15 (0x1u << 15)
#define PIO_PUSR_P16 (0x1u << 16)
#define PIO_PUSR_P17 (0x1u << 17)
#define PIO_PUSR_P18 (0x1u << 18)
#define PIO_PUSR_P19 (0x1u << 19)
#define PIO_PUSR_P20 (0x1u << 20)
#define PIO_PUSR_P21 (0x1u << 21)
#define PIO_PUSR_P22 (0x1u << 22)
#define PIO_PUSR_P23 (0x1u << 23)
#define PIO_PUSR_P24 (0x1u << 24)
#define PIO_PUSR_P25 (0x1u << 25)
#define PIO_PUSR_P26 (0x1u << 26)
#define PIO_PUSR_P27 (0x1u << 27)
#define PIO_PUSR_P28 (0x1u << 28)
#define PIO_PUSR_P29 (0x1u << 29)
#define PIO_PUSR_P30 (0x1u << 30)
#define PIO_PUSR_P31 (0x1u << 31)

#define PIO_ABCDSR_P0 (0x1u << 0)
#define PIO_ABCDSR_P1 (0x1u << 1)
#define PIO_ABCDSR_P2 (0x1u << 2)
#define PIO_ABCDSR_P3 (0x1u << 3)
#define PIO_ABCDSR_P4 (0x1u << 4)
#define PIO_ABCDSR_P5 (0x1u << 5)
#define PIO_ABCDSR_P6 (0x1u << 6)
#define PIO_ABCDSR_P7 (0x1u << 7)
#define PIO_ABCDSR_P8 (0x1u << 8)
#define PIO_ABCDSR_P9 (0x1u << 9)
#define PIO_ABCDSR_P10 (0x1u << 10)
#define PIO_ABCDSR_P11 (0x1u << 11)
#define PIO_ABCDSR_P12 (0x1u << 12)
#define PIO_ABCDSR_P13 (0x1u << 13)
#define PIO_ABCDSR_P14 (0x1u << 14)
#define PIO_ABCDSR_P15 (0x1u << 15)
#define PIO_ABCDSR_P16 (0x1u << 16)
#define PIO_ABCDSR_P17 (0x1u << 17)
#define PIO_ABCDSR_P18 (0x1u << 18)
#define PIO_ABCDSR_P19 (0x1u << 19)
#define PIO_ABCDSR_P20 (0x1u << 20)
#define PIO_ABCDSR_P21 (0x1u << 21)
#define PIO_ABCDSR_P22 (0x1u << 22)
#define PIO_ABCDSR_P23 (0x1u << 23)
#define PIO_ABCDSR_P24 (0x1u << 24)
#define PIO_ABCDSR_P25 (0x1u << 25)
#define PIO_ABCDSR_P26 (0x1u << 26)
#define PIO_ABCDSR_P27 (0x1u << 27)
#define PIO_ABCDSR_P28 (0x1u << 28)
#define PIO_ABCDSR_P29 (0x1u << 29)
#define PIO_ABCDSR_P30 (0x1u << 30)
#define PIO_ABCDSR_P31 (0x1u << 31)

#define PIO_IFSCDR_P0 (0x1u << 0)
#define PIO_IFSCDR_P1 (0x1u << 1)
#define PIO_IFSCDR_P2 (0x1u << 2)
#define PIO_IFSCDR_P3 (0x1u << 3)
#define PIO_IFSCDR_P4 (0x1u << 4)
#define PIO_IFSCDR_P5 (0x1u << 5)
#define PIO_IFSCDR_P6 (0x1u << 6)
#define PIO_IFSCDR_P7 (0x1u << 7)
#define PIO_IFSCDR_P8 (0x1u << 8)
#define PIO_IFSCDR_P9 (0x1u << 9)
#define PIO_IFSCDR_P10 (0x1u << 10)
#define PIO_IFSCDR_P11 (0x1u << 11)
#define PIO_IFSCDR_P12 (0x1u << 12)
#define PIO_IFSCDR_P13 (0x1u << 13)
#define PIO_IFSCDR_P14 (0x1u << 14)
#define PIO_IFSCDR_P15 (0x1u << 15)
#define PIO_IFSCDR_P16 (0x1u << 16)
#define PIO_IFSCDR_P17 (0x1u << 17)
#define PIO_IFSCDR_P18 (0x1u << 18)
#define PIO_IFSCDR_P19 (0x1u << 19)
#define PIO_IFSCDR_P20 (0x1u << 20)
#define PIO_IFSCDR_P21 (0x1u << 21)
#define PIO_IFSCDR_P22 (0x1u << 22)
#define PIO_IFSCDR_P23 (0x1u << 23)
#define PIO_IFSCDR_P24 (0x1u << 24)
#define PIO_IFSCDR_P25 (0x1u << 25)
#define PIO_IFSCDR_P26 (0x1u << 26)
#define PIO_IFSCDR_P27 (0x1u << 27)
#define PIO_IFSCDR_P28 (0x1u << 28)
#define PIO_IFSCDR_P29 (0x1u << 29)
#define PIO_IFSCDR_P30 (0x1u << 30)
#define PIO_IFSCDR_P31 (0x1u << 31)

#define PIO_IFSCER_P0 (0x1u << 0)
#define PIO_IFSCER_P1 (0x1u << 1)
#define PIO_IFSCER_P2 (0x1u << 2)
#define PIO_IFSCER_P3 (0x1u << 3)
#define PIO_IFSCER_P4 (0x1u << 4)
#define PIO_IFSCER_P5 (0x1u << 5)
#define PIO_IFSCER_P6 (0x1u << 6)
#define PIO_IFSCER_P7 (0x1u << 7)
#define PIO_IFSCER_P8 (0x1u << 8)
#define PIO_IFSCER_P9 (0x1u << 9)
#define PIO_IFSCER_P10 (0x1u << 10)
#define PIO_IFSCER_P11 (0x1u << 11)
#define PIO_IFSCER_P12 (0x1u << 12)
#define PIO_IFSCER_P13 (0x1u << 13)
#define PIO_IFSCER_P14 (0x1u << 14)
#define PIO_IFSCER_P15 (0x1u << 15)
#define PIO_IFSCER_P16 (0x1u << 16)
#define PIO_IFSCER_P17 (0x1u << 17)
#define PIO_IFSCER_P18 (0x1u << 18)
#define PIO_IFSCER_P19 (0x1u << 19)
#define PIO_IFSCER_P20 (0x1u << 20)
#define PIO_IFSCER_P21 (0x1u << 21)
#define PIO_IFSCER_P22 (0x1u << 22)
#define PIO_IFSCER_P23 (0x1u << 23)
#define PIO_IFSCER_P24 (0x1u << 24)
#define PIO_IFSCER_P25 (0x1u << 25)
#define PIO_IFSCER_P26 (0x1u << 26)
#define PIO_IFSCER_P27 (0x1u << 27)
#define PIO_IFSCER_P28 (0x1u << 28)
#define PIO_IFSCER_P29 (0x1u << 29)
#define PIO_IFSCER_P30 (0x1u << 30)
#define PIO_IFSCER_P31 (0x1u << 31)

#define PIO_IFSCSR_P0 (0x1u << 0)
#define PIO_IFSCSR_P1 (0x1u << 1)
#define PIO_IFSCSR_P2 (0x1u << 2)
#define PIO_IFSCSR_P3 (0x1u << 3)
#define PIO_IFSCSR_P4 (0x1u << 4)
#define PIO_IFSCSR_P5 (0x1u << 5)
#define PIO_IFSCSR_P6 (0x1u << 6)
#define PIO_IFSCSR_P7 (0x1u << 7)
#define PIO_IFSCSR_P8 (0x1u << 8)
#define PIO_IFSCSR_P9 (0x1u << 9)
#define PIO_IFSCSR_P10 (0x1u << 10)
#define PIO_IFSCSR_P11 (0x1u << 11)
#define PIO_IFSCSR_P12 (0x1u << 12)
#define PIO_IFSCSR_P13 (0x1u << 13)
#define PIO_IFSCSR_P14 (0x1u << 14)
#define PIO_IFSCSR_P15 (0x1u << 15)
#define PIO_IFSCSR_P16 (0x1u << 16)
#define PIO_IFSCSR_P17 (0x1u << 17)
#define PIO_IFSCSR_P18 (0x1u << 18)
#define PIO_IFSCSR_P19 (0x1u << 19)
#define PIO_IFSCSR_P20 (0x1u << 20)
#define PIO_IFSCSR_P21 (0x1u << 21)
#define PIO_IFSCSR_P22 (0x1u << 22)
#define PIO_IFSCSR_P23 (0x1u << 23)
#define PIO_IFSCSR_P24 (0x1u << 24)
#define PIO_IFSCSR_P25 (0x1u << 25)
#define PIO_IFSCSR_P26 (0x1u << 26)
#define PIO_IFSCSR_P27 (0x1u << 27)
#define PIO_IFSCSR_P28 (0x1u << 28)
#define PIO_IFSCSR_P29 (0x1u << 29)
#define PIO_IFSCSR_P30 (0x1u << 30)
#define PIO_IFSCSR_P31 (0x1u << 31)

#define PIO_SCDR_DIV_Pos 0
#define PIO_SCDR_DIV_Msk (0x3fffu << PIO_SCDR_DIV_Pos)
#define PIO_SCDR_DIV(value) ((PIO_SCDR_DIV_Msk & ((value) << PIO_SCDR_DIV_Pos)))

#define PIO_PPDDR_P0 (0x1u << 0)
#define PIO_PPDDR_P1 (0x1u << 1)
#define PIO_PPDDR_P2 (0x1u << 2)
#define PIO_PPDDR_P3 (0x1u << 3)
#define PIO_PPDDR_P4 (0x1u << 4)
#define PIO_PPDDR_P5 (0x1u << 5)
#define PIO_PPDDR_P6 (0x1u << 6)
#define PIO_PPDDR_P7 (0x1u << 7)
#define PIO_PPDDR_P8 (0x1u << 8)
#define PIO_PPDDR_P9 (0x1u << 9)
#define PIO_PPDDR_P10 (0x1u << 10)
#define PIO_PPDDR_P11 (0x1u << 11)
#define PIO_PPDDR_P12 (0x1u << 12)
#define PIO_PPDDR_P13 (0x1u << 13)
#define PIO_PPDDR_P14 (0x1u << 14)
#define PIO_PPDDR_P15 (0x1u << 15)
#define PIO_PPDDR_P16 (0x1u << 16)
#define PIO_PPDDR_P17 (0x1u << 17)
#define PIO_PPDDR_P18 (0x1u << 18)
#define PIO_PPDDR_P19 (0x1u << 19)
#define PIO_PPDDR_P20 (0x1u << 20)
#define PIO_PPDDR_P21 (0x1u << 21)
#define PIO_PPDDR_P22 (0x1u << 22)
#define PIO_PPDDR_P23 (0x1u << 23)
#define PIO_PPDDR_P24 (0x1u << 24)
#define PIO_PPDDR_P25 (0x1u << 25)
#define PIO_PPDDR_P26 (0x1u << 26)
#define PIO_PPDDR_P27 (0x1u << 27)
#define PIO_PPDDR_P28 (0x1u << 28)
#define PIO_PPDDR_P29 (0x1u << 29)
#define PIO_PPDDR_P30 (0x1u << 30)
#define PIO_PPDDR_P31 (0x1u << 31)

#define PIO_PPDER_P0 (0x1u << 0)
#define PIO_PPDER_P1 (0x1u << 1)
#define PIO_PPDER_P2 (0x1u << 2)
#define PIO_PPDER_P3 (0x1u << 3)
#define PIO_PPDER_P4 (0x1u << 4)
#define PIO_PPDER_P5 (0x1u << 5)
#define PIO_PPDER_P6 (0x1u << 6)
#define PIO_PPDER_P7 (0x1u << 7)
#define PIO_PPDER_P8 (0x1u << 8)
#define PIO_PPDER_P9 (0x1u << 9)
#define PIO_PPDER_P10 (0x1u << 10)
#define PIO_PPDER_P11 (0x1u << 11)
#define PIO_PPDER_P12 (0x1u << 12)
#define PIO_PPDER_P13 (0x1u << 13)
#define PIO_PPDER_P14 (0x1u << 14)
#define PIO_PPDER_P15 (0x1u << 15)
#define PIO_PPDER_P16 (0x1u << 16)
#define PIO_PPDER_P17 (0x1u << 17)
#define PIO_PPDER_P18 (0x1u << 18)
#define PIO_PPDER_P19 (0x1u << 19)
#define PIO_PPDER_P20 (0x1u << 20)
#define PIO_PPDER_P21 (0x1u << 21)
#define PIO_PPDER_P22 (0x1u << 22)
#define PIO_PPDER_P23 (0x1u << 23)
#define PIO_PPDER_P24 (0x1u << 24)
#define PIO_PPDER_P25 (0x1u << 25)
#define PIO_PPDER_P26 (0x1u << 26)
#define PIO_PPDER_P27 (0x1u << 27)
#define PIO_PPDER_P28 (0x1u << 28)
#define PIO_PPDER_P29 (0x1u << 29)
#define PIO_PPDER_P30 (0x1u << 30)
#define PIO_PPDER_P31 (0x1u << 31)

#define PIO_PPDSR_P0 (0x1u << 0)
#define PIO_PPDSR_P1 (0x1u << 1)
#define PIO_PPDSR_P2 (0x1u << 2)
#define PIO_PPDSR_P3 (0x1u << 3)
#define PIO_PPDSR_P4 (0x1u << 4)
#define PIO_PPDSR_P5 (0x1u << 5)
#define PIO_PPDSR_P6 (0x1u << 6)
#define PIO_PPDSR_P7 (0x1u << 7)
#define PIO_PPDSR_P8 (0x1u << 8)
#define PIO_PPDSR_P9 (0x1u << 9)
#define PIO_PPDSR_P10 (0x1u << 10)
#define PIO_PPDSR_P11 (0x1u << 11)
#define PIO_PPDSR_P12 (0x1u << 12)
#define PIO_PPDSR_P13 (0x1u << 13)
#define PIO_PPDSR_P14 (0x1u << 14)
#define PIO_PPDSR_P15 (0x1u << 15)
#define PIO_PPDSR_P16 (0x1u << 16)
#define PIO_PPDSR_P17 (0x1u << 17)
#define PIO_PPDSR_P18 (0x1u << 18)
#define PIO_PPDSR_P19 (0x1u << 19)
#define PIO_PPDSR_P20 (0x1u << 20)
#define PIO_PPDSR_P21 (0x1u << 21)
#define PIO_PPDSR_P22 (0x1u << 22)
#define PIO_PPDSR_P23 (0x1u << 23)
#define PIO_PPDSR_P24 (0x1u << 24)
#define PIO_PPDSR_P25 (0x1u << 25)
#define PIO_PPDSR_P26 (0x1u << 26)
#define PIO_PPDSR_P27 (0x1u << 27)
#define PIO_PPDSR_P28 (0x1u << 28)
#define PIO_PPDSR_P29 (0x1u << 29)
#define PIO_PPDSR_P30 (0x1u << 30)
#define PIO_PPDSR_P31 (0x1u << 31)

#define PIO_OWER_P0 (0x1u << 0)
#define PIO_OWER_P1 (0x1u << 1)
#define PIO_OWER_P2 (0x1u << 2)
#define PIO_OWER_P3 (0x1u << 3)
#define PIO_OWER_P4 (0x1u << 4)
#define PIO_OWER_P5 (0x1u << 5)
#define PIO_OWER_P6 (0x1u << 6)
#define PIO_OWER_P7 (0x1u << 7)
#define PIO_OWER_P8 (0x1u << 8)
#define PIO_OWER_P9 (0x1u << 9)
#define PIO_OWER_P10 (0x1u << 10)
#define PIO_OWER_P11 (0x1u << 11)
#define PIO_OWER_P12 (0x1u << 12)
#define PIO_OWER_P13 (0x1u << 13)
#define PIO_OWER_P14 (0x1u << 14)
#define PIO_OWER_P15 (0x1u << 15)
#define PIO_OWER_P16 (0x1u << 16)
#define PIO_OWER_P17 (0x1u << 17)
#define PIO_OWER_P18 (0x1u << 18)
#define PIO_OWER_P19 (0x1u << 19)
#define PIO_OWER_P20 (0x1u << 20)
#define PIO_OWER_P21 (0x1u << 21)
#define PIO_OWER_P22 (0x1u << 22)
#define PIO_OWER_P23 (0x1u << 23)
#define PIO_OWER_P24 (0x1u << 24)
#define PIO_OWER_P25 (0x1u << 25)
#define PIO_OWER_P26 (0x1u << 26)
#define PIO_OWER_P27 (0x1u << 27)
#define PIO_OWER_P28 (0x1u << 28)
#define PIO_OWER_P29 (0x1u << 29)
#define PIO_OWER_P30 (0x1u << 30)
#define PIO_OWER_P31 (0x1u << 31)

#define PIO_OWDR_P0 (0x1u << 0)
#define PIO_OWDR_P1 (0x1u << 1)
#define PIO_OWDR_P2 (0x1u << 2)
#define PIO_OWDR_P3 (0x1u << 3)
#define PIO_OWDR_P4 (0x1u << 4)
#define PIO_OWDR_P5 (0x1u << 5)
#define PIO_OWDR_P6 (0x1u << 6)
#define PIO_OWDR_P7 (0x1u << 7)
#define PIO_OWDR_P8 (0x1u << 8)
#define PIO_OWDR_P9 (0x1u << 9)
#define PIO_OWDR_P10 (0x1u << 10)
#define PIO_OWDR_P11 (0x1u << 11)
#define PIO_OWDR_P12 (0x1u << 12)
#define PIO_OWDR_P13 (0x1u << 13)
#define PIO_OWDR_P14 (0x1u << 14)
#define PIO_OWDR_P15 (0x1u << 15)
#define PIO_OWDR_P16 (0x1u << 16)
#define PIO_OWDR_P17 (0x1u << 17)
#define PIO_OWDR_P18 (0x1u << 18)
#define PIO_OWDR_P19 (0x1u << 19)
#define PIO_OWDR_P20 (0x1u << 20)
#define PIO_OWDR_P21 (0x1u << 21)
#define PIO_OWDR_P22 (0x1u << 22)
#define PIO_OWDR_P23 (0x1u << 23)
#define PIO_OWDR_P24 (0x1u << 24)
#define PIO_OWDR_P25 (0x1u << 25)
#define PIO_OWDR_P26 (0x1u << 26)
#define PIO_OWDR_P27 (0x1u << 27)
#define PIO_OWDR_P28 (0x1u << 28)
#define PIO_OWDR_P29 (0x1u << 29)
#define PIO_OWDR_P30 (0x1u << 30)
#define PIO_OWDR_P31 (0x1u << 31)

#define PIO_OWSR_P0 (0x1u << 0)
#define PIO_OWSR_P1 (0x1u << 1)
#define PIO_OWSR_P2 (0x1u << 2)
#define PIO_OWSR_P3 (0x1u << 3)
#define PIO_OWSR_P4 (0x1u << 4)
#define PIO_OWSR_P5 (0x1u << 5)
#define PIO_OWSR_P6 (0x1u << 6)
#define PIO_OWSR_P7 (0x1u << 7)
#define PIO_OWSR_P8 (0x1u << 8)
#define PIO_OWSR_P9 (0x1u << 9)
#define PIO_OWSR_P10 (0x1u << 10)
#define PIO_OWSR_P11 (0x1u << 11)
#define PIO_OWSR_P12 (0x1u << 12)
#define PIO_OWSR_P13 (0x1u << 13)
#define PIO_OWSR_P14 (0x1u << 14)
#define PIO_OWSR_P15 (0x1u << 15)
#define PIO_OWSR_P16 (0x1u << 16)
#define PIO_OWSR_P17 (0x1u << 17)
#define PIO_OWSR_P18 (0x1u << 18)
#define PIO_OWSR_P19 (0x1u << 19)
#define PIO_OWSR_P20 (0x1u << 20)
#define PIO_OWSR_P21 (0x1u << 21)
#define PIO_OWSR_P22 (0x1u << 22)
#define PIO_OWSR_P23 (0x1u << 23)
#define PIO_OWSR_P24 (0x1u << 24)
#define PIO_OWSR_P25 (0x1u << 25)
#define PIO_OWSR_P26 (0x1u << 26)
#define PIO_OWSR_P27 (0x1u << 27)
#define PIO_OWSR_P28 (0x1u << 28)
#define PIO_OWSR_P29 (0x1u << 29)
#define PIO_OWSR_P30 (0x1u << 30)
#define PIO_OWSR_P31 (0x1u << 31)

#define PIO_AIMER_P0 (0x1u << 0)
#define PIO_AIMER_P1 (0x1u << 1)
#define PIO_AIMER_P2 (0x1u << 2)
#define PIO_AIMER_P3 (0x1u << 3)
#define PIO_AIMER_P4 (0x1u << 4)
#define PIO_AIMER_P5 (0x1u << 5)
#define PIO_AIMER_P6 (0x1u << 6)
#define PIO_AIMER_P7 (0x1u << 7)
#define PIO_AIMER_P8 (0x1u << 8)
#define PIO_AIMER_P9 (0x1u << 9)
#define PIO_AIMER_P10 (0x1u << 10)
#define PIO_AIMER_P11 (0x1u << 11)
#define PIO_AIMER_P12 (0x1u << 12)
#define PIO_AIMER_P13 (0x1u << 13)
#define PIO_AIMER_P14 (0x1u << 14)
#define PIO_AIMER_P15 (0x1u << 15)
#define PIO_AIMER_P16 (0x1u << 16)
#define PIO_AIMER_P17 (0x1u << 17)
#define PIO_AIMER_P18 (0x1u << 18)
#define PIO_AIMER_P19 (0x1u << 19)
#define PIO_AIMER_P20 (0x1u << 20)
#define PIO_AIMER_P21 (0x1u << 21)
#define PIO_AIMER_P22 (0x1u << 22)
#define PIO_AIMER_P23 (0x1u << 23)
#define PIO_AIMER_P24 (0x1u << 24)
#define PIO_AIMER_P25 (0x1u << 25)
#define PIO_AIMER_P26 (0x1u << 26)
#define PIO_AIMER_P27 (0x1u << 27)
#define PIO_AIMER_P28 (0x1u << 28)
#define PIO_AIMER_P29 (0x1u << 29)
#define PIO_AIMER_P30 (0x1u << 30)
#define PIO_AIMER_P31 (0x1u << 31)

#define PIO_AIMDR_P0 (0x1u << 0)
#define PIO_AIMDR_P1 (0x1u << 1)
#define PIO_AIMDR_P2 (0x1u << 2)
#define PIO_AIMDR_P3 (0x1u << 3)
#define PIO_AIMDR_P4 (0x1u << 4)
#define PIO_AIMDR_P5 (0x1u << 5)
#define PIO_AIMDR_P6 (0x1u << 6)
#define PIO_AIMDR_P7 (0x1u << 7)
#define PIO_AIMDR_P8 (0x1u << 8)
#define PIO_AIMDR_P9 (0x1u << 9)
#define PIO_AIMDR_P10 (0x1u << 10)
#define PIO_AIMDR_P11 (0x1u << 11)
#define PIO_AIMDR_P12 (0x1u << 12)
#define PIO_AIMDR_P13 (0x1u << 13)
#define PIO_AIMDR_P14 (0x1u << 14)
#define PIO_AIMDR_P15 (0x1u << 15)
#define PIO_AIMDR_P16 (0x1u << 16)
#define PIO_AIMDR_P17 (0x1u << 17)
#define PIO_AIMDR_P18 (0x1u << 18)
#define PIO_AIMDR_P19 (0x1u << 19)
#define PIO_AIMDR_P20 (0x1u << 20)
#define PIO_AIMDR_P21 (0x1u << 21)
#define PIO_AIMDR_P22 (0x1u << 22)
#define PIO_AIMDR_P23 (0x1u << 23)
#define PIO_AIMDR_P24 (0x1u << 24)
#define PIO_AIMDR_P25 (0x1u << 25)
#define PIO_AIMDR_P26 (0x1u << 26)
#define PIO_AIMDR_P27 (0x1u << 27)
#define PIO_AIMDR_P28 (0x1u << 28)
#define PIO_AIMDR_P29 (0x1u << 29)
#define PIO_AIMDR_P30 (0x1u << 30)
#define PIO_AIMDR_P31 (0x1u << 31)

#define PIO_AIMMR_P0 (0x1u << 0)
#define PIO_AIMMR_P1 (0x1u << 1)
#define PIO_AIMMR_P2 (0x1u << 2)
#define PIO_AIMMR_P3 (0x1u << 3)
#define PIO_AIMMR_P4 (0x1u << 4)
#define PIO_AIMMR_P5 (0x1u << 5)
#define PIO_AIMMR_P6 (0x1u << 6)
#define PIO_AIMMR_P7 (0x1u << 7)
#define PIO_AIMMR_P8 (0x1u << 8)
#define PIO_AIMMR_P9 (0x1u << 9)
#define PIO_AIMMR_P10 (0x1u << 10)
#define PIO_AIMMR_P11 (0x1u << 11)
#define PIO_AIMMR_P12 (0x1u << 12)
#define PIO_AIMMR_P13 (0x1u << 13)
#define PIO_AIMMR_P14 (0x1u << 14)
#define PIO_AIMMR_P15 (0x1u << 15)
#define PIO_AIMMR_P16 (0x1u << 16)
#define PIO_AIMMR_P17 (0x1u << 17)
#define PIO_AIMMR_P18 (0x1u << 18)
#define PIO_AIMMR_P19 (0x1u << 19)
#define PIO_AIMMR_P20 (0x1u << 20)
#define PIO_AIMMR_P21 (0x1u << 21)
#define PIO_AIMMR_P22 (0x1u << 22)
#define PIO_AIMMR_P23 (0x1u << 23)
#define PIO_AIMMR_P24 (0x1u << 24)
#define PIO_AIMMR_P25 (0x1u << 25)
#define PIO_AIMMR_P26 (0x1u << 26)
#define PIO_AIMMR_P27 (0x1u << 27)
#define PIO_AIMMR_P28 (0x1u << 28)
#define PIO_AIMMR_P29 (0x1u << 29)
#define PIO_AIMMR_P30 (0x1u << 30)
#define PIO_AIMMR_P31 (0x1u << 31)

#define PIO_ESR_P0 (0x1u << 0)
#define PIO_ESR_P1 (0x1u << 1)
#define PIO_ESR_P2 (0x1u << 2)
#define PIO_ESR_P3 (0x1u << 3)
#define PIO_ESR_P4 (0x1u << 4)
#define PIO_ESR_P5 (0x1u << 5)
#define PIO_ESR_P6 (0x1u << 6)
#define PIO_ESR_P7 (0x1u << 7)
#define PIO_ESR_P8 (0x1u << 8)
#define PIO_ESR_P9 (0x1u << 9)
#define PIO_ESR_P10 (0x1u << 10)
#define PIO_ESR_P11 (0x1u << 11)
#define PIO_ESR_P12 (0x1u << 12)
#define PIO_ESR_P13 (0x1u << 13)
#define PIO_ESR_P14 (0x1u << 14)
#define PIO_ESR_P15 (0x1u << 15)
#define PIO_ESR_P16 (0x1u << 16)
#define PIO_ESR_P17 (0x1u << 17)
#define PIO_ESR_P18 (0x1u << 18)
#define PIO_ESR_P19 (0x1u << 19)
#define PIO_ESR_P20 (0x1u << 20)
#define PIO_ESR_P21 (0x1u << 21)
#define PIO_ESR_P22 (0x1u << 22)
#define PIO_ESR_P23 (0x1u << 23)
#define PIO_ESR_P24 (0x1u << 24)
#define PIO_ESR_P25 (0x1u << 25)
#define PIO_ESR_P26 (0x1u << 26)
#define PIO_ESR_P27 (0x1u << 27)
#define PIO_ESR_P28 (0x1u << 28)
#define PIO_ESR_P29 (0x1u << 29)
#define PIO_ESR_P30 (0x1u << 30)
#define PIO_ESR_P31 (0x1u << 31)

#define PIO_LSR_P0 (0x1u << 0)
#define PIO_LSR_P1 (0x1u << 1)
#define PIO_LSR_P2 (0x1u << 2)
#define PIO_LSR_P3 (0x1u << 3)
#define PIO_LSR_P4 (0x1u << 4)
#define PIO_LSR_P5 (0x1u << 5)
#define PIO_LSR_P6 (0x1u << 6)
#define PIO_LSR_P7 (0x1u << 7)
#define PIO_LSR_P8 (0x1u << 8)
#define PIO_LSR_P9 (0x1u << 9)
#define PIO_LSR_P10 (0x1u << 10)
#define PIO_LSR_P11 (0x1u << 11)
#define PIO_LSR_P12 (0x1u << 12)
#define PIO_LSR_P13 (0x1u << 13)
#define PIO_LSR_P14 (0x1u << 14)
#define PIO_LSR_P15 (0x1u << 15)
#define PIO_LSR_P16 (0x1u << 16)
#define PIO_LSR_P17 (0x1u << 17)
#define PIO_LSR_P18 (0x1u << 18)
#define PIO_LSR_P19 (0x1u << 19)
#define PIO_LSR_P20 (0x1u << 20)
#define PIO_LSR_P21 (0x1u << 21)
#define PIO_LSR_P22 (0x1u << 22)
#define PIO_LSR_P23 (0x1u << 23)
#define PIO_LSR_P24 (0x1u << 24)
#define PIO_LSR_P25 (0x1u << 25)
#define PIO_LSR_P26 (0x1u << 26)
#define PIO_LSR_P27 (0x1u << 27)
#define PIO_LSR_P28 (0x1u << 28)
#define PIO_LSR_P29 (0x1u << 29)
#define PIO_LSR_P30 (0x1u << 30)
#define PIO_LSR_P31 (0x1u << 31)

#define PIO_ELSR_P0 (0x1u << 0)
#define PIO_ELSR_P1 (0x1u << 1)
#define PIO_ELSR_P2 (0x1u << 2)
#define PIO_ELSR_P3 (0x1u << 3)
#define PIO_ELSR_P4 (0x1u << 4)
#define PIO_ELSR_P5 (0x1u << 5)
#define PIO_ELSR_P6 (0x1u << 6)
#define PIO_ELSR_P7 (0x1u << 7)
#define PIO_ELSR_P8 (0x1u << 8)
#define PIO_ELSR_P9 (0x1u << 9)
#define PIO_ELSR_P10 (0x1u << 10)
#define PIO_ELSR_P11 (0x1u << 11)
#define PIO_ELSR_P12 (0x1u << 12)
#define PIO_ELSR_P13 (0x1u << 13)
#define PIO_ELSR_P14 (0x1u << 14)
#define PIO_ELSR_P15 (0x1u << 15)
#define PIO_ELSR_P16 (0x1u << 16)
#define PIO_ELSR_P17 (0x1u << 17)
#define PIO_ELSR_P18 (0x1u << 18)
#define PIO_ELSR_P19 (0x1u << 19)
#define PIO_ELSR_P20 (0x1u << 20)
#define PIO_ELSR_P21 (0x1u << 21)
#define PIO_ELSR_P22 (0x1u << 22)
#define PIO_ELSR_P23 (0x1u << 23)
#define PIO_ELSR_P24 (0x1u << 24)
#define PIO_ELSR_P25 (0x1u << 25)
#define PIO_ELSR_P26 (0x1u << 26)
#define PIO_ELSR_P27 (0x1u << 27)
#define PIO_ELSR_P28 (0x1u << 28)
#define PIO_ELSR_P29 (0x1u << 29)
#define PIO_ELSR_P30 (0x1u << 30)
#define PIO_ELSR_P31 (0x1u << 31)

#define PIO_FELLSR_P0 (0x1u << 0)
#define PIO_FELLSR_P1 (0x1u << 1)
#define PIO_FELLSR_P2 (0x1u << 2)
#define PIO_FELLSR_P3 (0x1u << 3)
#define PIO_FELLSR_P4 (0x1u << 4)
#define PIO_FELLSR_P5 (0x1u << 5)
#define PIO_FELLSR_P6 (0x1u << 6)
#define PIO_FELLSR_P7 (0x1u << 7)
#define PIO_FELLSR_P8 (0x1u << 8)
#define PIO_FELLSR_P9 (0x1u << 9)
#define PIO_FELLSR_P10 (0x1u << 10)
#define PIO_FELLSR_P11 (0x1u << 11)
#define PIO_FELLSR_P12 (0x1u << 12)
#define PIO_FELLSR_P13 (0x1u << 13)
#define PIO_FELLSR_P14 (0x1u << 14)
#define PIO_FELLSR_P15 (0x1u << 15)
#define PIO_FELLSR_P16 (0x1u << 16)
#define PIO_FELLSR_P17 (0x1u << 17)
#define PIO_FELLSR_P18 (0x1u << 18)
#define PIO_FELLSR_P19 (0x1u << 19)
#define PIO_FELLSR_P20 (0x1u << 20)
#define PIO_FELLSR_P21 (0x1u << 21)
#define PIO_FELLSR_P22 (0x1u << 22)
#define PIO_FELLSR_P23 (0x1u << 23)
#define PIO_FELLSR_P24 (0x1u << 24)
#define PIO_FELLSR_P25 (0x1u << 25)
#define PIO_FELLSR_P26 (0x1u << 26)
#define PIO_FELLSR_P27 (0x1u << 27)
#define PIO_FELLSR_P28 (0x1u << 28)
#define PIO_FELLSR_P29 (0x1u << 29)
#define PIO_FELLSR_P30 (0x1u << 30)
#define PIO_FELLSR_P31 (0x1u << 31)

#define PIO_REHLSR_P0 (0x1u << 0)
#define PIO_REHLSR_P1 (0x1u << 1)
#define PIO_REHLSR_P2 (0x1u << 2)
#define PIO_REHLSR_P3 (0x1u << 3)
#define PIO_REHLSR_P4 (0x1u << 4)
#define PIO_REHLSR_P5 (0x1u << 5)
#define PIO_REHLSR_P6 (0x1u << 6)
#define PIO_REHLSR_P7 (0x1u << 7)
#define PIO_REHLSR_P8 (0x1u << 8)
#define PIO_REHLSR_P9 (0x1u << 9)
#define PIO_REHLSR_P10 (0x1u << 10)
#define PIO_REHLSR_P11 (0x1u << 11)
#define PIO_REHLSR_P12 (0x1u << 12)
#define PIO_REHLSR_P13 (0x1u << 13)
#define PIO_REHLSR_P14 (0x1u << 14)
#define PIO_REHLSR_P15 (0x1u << 15)
#define PIO_REHLSR_P16 (0x1u << 16)
#define PIO_REHLSR_P17 (0x1u << 17)
#define PIO_REHLSR_P18 (0x1u << 18)
#define PIO_REHLSR_P19 (0x1u << 19)
#define PIO_REHLSR_P20 (0x1u << 20)
#define PIO_REHLSR_P21 (0x1u << 21)
#define PIO_REHLSR_P22 (0x1u << 22)
#define PIO_REHLSR_P23 (0x1u << 23)
#define PIO_REHLSR_P24 (0x1u << 24)
#define PIO_REHLSR_P25 (0x1u << 25)
#define PIO_REHLSR_P26 (0x1u << 26)
#define PIO_REHLSR_P27 (0x1u << 27)
#define PIO_REHLSR_P28 (0x1u << 28)
#define PIO_REHLSR_P29 (0x1u << 29)
#define PIO_REHLSR_P30 (0x1u << 30)
#define PIO_REHLSR_P31 (0x1u << 31)

#define PIO_FRLHSR_P0 (0x1u << 0)
#define PIO_FRLHSR_P1 (0x1u << 1)
#define PIO_FRLHSR_P2 (0x1u << 2)
#define PIO_FRLHSR_P3 (0x1u << 3)
#define PIO_FRLHSR_P4 (0x1u << 4)
#define PIO_FRLHSR_P5 (0x1u << 5)
#define PIO_FRLHSR_P6 (0x1u << 6)
#define PIO_FRLHSR_P7 (0x1u << 7)
#define PIO_FRLHSR_P8 (0x1u << 8)
#define PIO_FRLHSR_P9 (0x1u << 9)
#define PIO_FRLHSR_P10 (0x1u << 10)
#define PIO_FRLHSR_P11 (0x1u << 11)
#define PIO_FRLHSR_P12 (0x1u << 12)
#define PIO_FRLHSR_P13 (0x1u << 13)
#define PIO_FRLHSR_P14 (0x1u << 14)
#define PIO_FRLHSR_P15 (0x1u << 15)
#define PIO_FRLHSR_P16 (0x1u << 16)
#define PIO_FRLHSR_P17 (0x1u << 17)
#define PIO_FRLHSR_P18 (0x1u << 18)
#define PIO_FRLHSR_P19 (0x1u << 19)
#define PIO_FRLHSR_P20 (0x1u << 20)
#define PIO_FRLHSR_P21 (0x1u << 21)
#define PIO_FRLHSR_P22 (0x1u << 22)
#define PIO_FRLHSR_P23 (0x1u << 23)
#define PIO_FRLHSR_P24 (0x1u << 24)
#define PIO_FRLHSR_P25 (0x1u << 25)
#define PIO_FRLHSR_P26 (0x1u << 26)
#define PIO_FRLHSR_P27 (0x1u << 27)
#define PIO_FRLHSR_P28 (0x1u << 28)
#define PIO_FRLHSR_P29 (0x1u << 29)
#define PIO_FRLHSR_P30 (0x1u << 30)
#define PIO_FRLHSR_P31 (0x1u << 31)

#define PIO_LOCKSR_P0 (0x1u << 0)
#define PIO_LOCKSR_P1 (0x1u << 1)
#define PIO_LOCKSR_P2 (0x1u << 2)
#define PIO_LOCKSR_P3 (0x1u << 3)
#define PIO_LOCKSR_P4 (0x1u << 4)
#define PIO_LOCKSR_P5 (0x1u << 5)
#define PIO_LOCKSR_P6 (0x1u << 6)
#define PIO_LOCKSR_P7 (0x1u << 7)
#define PIO_LOCKSR_P8 (0x1u << 8)
#define PIO_LOCKSR_P9 (0x1u << 9)
#define PIO_LOCKSR_P10 (0x1u << 10)
#define PIO_LOCKSR_P11 (0x1u << 11)
#define PIO_LOCKSR_P12 (0x1u << 12)
#define PIO_LOCKSR_P13 (0x1u << 13)
#define PIO_LOCKSR_P14 (0x1u << 14)
#define PIO_LOCKSR_P15 (0x1u << 15)
#define PIO_LOCKSR_P16 (0x1u << 16)
#define PIO_LOCKSR_P17 (0x1u << 17)
#define PIO_LOCKSR_P18 (0x1u << 18)
#define PIO_LOCKSR_P19 (0x1u << 19)
#define PIO_LOCKSR_P20 (0x1u << 20)
#define PIO_LOCKSR_P21 (0x1u << 21)
#define PIO_LOCKSR_P22 (0x1u << 22)
#define PIO_LOCKSR_P23 (0x1u << 23)
#define PIO_LOCKSR_P24 (0x1u << 24)
#define PIO_LOCKSR_P25 (0x1u << 25)
#define PIO_LOCKSR_P26 (0x1u << 26)
#define PIO_LOCKSR_P27 (0x1u << 27)
#define PIO_LOCKSR_P28 (0x1u << 28)
#define PIO_LOCKSR_P29 (0x1u << 29)
#define PIO_LOCKSR_P30 (0x1u << 30)
#define PIO_LOCKSR_P31 (0x1u << 31)

#define PIO_WPMR_WPEN (0x1u << 0)
#define PIO_WPMR_WPKEY_Pos 8
#define PIO_WPMR_WPKEY_Msk (0xffffffu << PIO_WPMR_WPKEY_Pos)
#define PIO_WPMR_WPKEY(value) ((PIO_WPMR_WPKEY_Msk & ((value) << PIO_WPMR_WPKEY_Pos)))
#define PIO_WPMR_WPKEY_PASSWD (0x50494Fu << 8)

#define PIO_WPSR_WPVS (0x1u << 0)
#define PIO_WPSR_WPVSRC_Pos 8
#define PIO_WPSR_WPVSRC_Msk (0xffffu << PIO_WPSR_WPVSRC_Pos)

#define PIO_SCHMITT_SCHMITT0 (0x1u << 0)
#define PIO_SCHMITT_SCHMITT1 (0x1u << 1)
#define PIO_SCHMITT_SCHMITT2 (0x1u << 2)
#define PIO_SCHMITT_SCHMITT3 (0x1u << 3)
#define PIO_SCHMITT_SCHMITT4 (0x1u << 4)
#define PIO_SCHMITT_SCHMITT5 (0x1u << 5)
#define PIO_SCHMITT_SCHMITT6 (0x1u << 6)
#define PIO_SCHMITT_SCHMITT7 (0x1u << 7)
#define PIO_SCHMITT_SCHMITT8 (0x1u << 8)
#define PIO_SCHMITT_SCHMITT9 (0x1u << 9)
#define PIO_SCHMITT_SCHMITT10 (0x1u << 10)
#define PIO_SCHMITT_SCHMITT11 (0x1u << 11)
#define PIO_SCHMITT_SCHMITT12 (0x1u << 12)
#define PIO_SCHMITT_SCHMITT13 (0x1u << 13)
#define PIO_SCHMITT_SCHMITT14 (0x1u << 14)
#define PIO_SCHMITT_SCHMITT15 (0x1u << 15)
#define PIO_SCHMITT_SCHMITT16 (0x1u << 16)
#define PIO_SCHMITT_SCHMITT17 (0x1u << 17)
#define PIO_SCHMITT_SCHMITT18 (0x1u << 18)
#define PIO_SCHMITT_SCHMITT19 (0x1u << 19)
#define PIO_SCHMITT_SCHMITT20 (0x1u << 20)
#define PIO_SCHMITT_SCHMITT21 (0x1u << 21)
#define PIO_SCHMITT_SCHMITT22 (0x1u << 22)
#define PIO_SCHMITT_SCHMITT23 (0x1u << 23)
#define PIO_SCHMITT_SCHMITT24 (0x1u << 24)
#define PIO_SCHMITT_SCHMITT25 (0x1u << 25)
#define PIO_SCHMITT_SCHMITT26 (0x1u << 26)
#define PIO_SCHMITT_SCHMITT27 (0x1u << 27)
#define PIO_SCHMITT_SCHMITT28 (0x1u << 28)
#define PIO_SCHMITT_SCHMITT29 (0x1u << 29)
#define PIO_SCHMITT_SCHMITT30 (0x1u << 30)
#define PIO_SCHMITT_SCHMITT31 (0x1u << 31)

#define PIO_DRIVER_LINE0 (0x1u << 0)
#define PIO_DRIVER_LINE0_LOW_DRIVE (0x0u << 0)
#define PIO_DRIVER_LINE0_HIGH_DRIVE (0x1u << 0)
#define PIO_DRIVER_LINE1 (0x1u << 1)
#define PIO_DRIVER_LINE1_LOW_DRIVE (0x0u << 1)
#define PIO_DRIVER_LINE1_HIGH_DRIVE (0x1u << 1)
#define PIO_DRIVER_LINE2 (0x1u << 2)
#define PIO_DRIVER_LINE2_LOW_DRIVE (0x0u << 2)
#define PIO_DRIVER_LINE2_HIGH_DRIVE (0x1u << 2)
#define PIO_DRIVER_LINE3 (0x1u << 3)
#define PIO_DRIVER_LINE3_LOW_DRIVE (0x0u << 3)
#define PIO_DRIVER_LINE3_HIGH_DRIVE (0x1u << 3)
#define PIO_DRIVER_LINE4 (0x1u << 4)
#define PIO_DRIVER_LINE4_LOW_DRIVE (0x0u << 4)
#define PIO_DRIVER_LINE4_HIGH_DRIVE (0x1u << 4)
#define PIO_DRIVER_LINE5 (0x1u << 5)
#define PIO_DRIVER_LINE5_LOW_DRIVE (0x0u << 5)
#define PIO_DRIVER_LINE5_HIGH_DRIVE (0x1u << 5)
#define PIO_DRIVER_LINE6 (0x1u << 6)
#define PIO_DRIVER_LINE6_LOW_DRIVE (0x0u << 6)
#define PIO_DRIVER_LINE6_HIGH_DRIVE (0x1u << 6)
#define PIO_DRIVER_LINE7 (0x1u << 7)
#define PIO_DRIVER_LINE7_LOW_DRIVE (0x0u << 7)
#define PIO_DRIVER_LINE7_HIGH_DRIVE (0x1u << 7)
#define PIO_DRIVER_LINE8 (0x1u << 8)
#define PIO_DRIVER_LINE8_LOW_DRIVE (0x0u << 8)
#define PIO_DRIVER_LINE8_HIGH_DRIVE (0x1u << 8)
#define PIO_DRIVER_LINE9 (0x1u << 9)
#define PIO_DRIVER_LINE9_LOW_DRIVE (0x0u << 9)
#define PIO_DRIVER_LINE9_HIGH_DRIVE (0x1u << 9)
#define PIO_DRIVER_LINE10 (0x1u << 10)
#define PIO_DRIVER_LINE10_LOW_DRIVE (0x0u << 10)
#define PIO_DRIVER_LINE10_HIGH_DRIVE (0x1u << 10)
#define PIO_DRIVER_LINE11 (0x1u << 11)
#define PIO_DRIVER_LINE11_LOW_DRIVE (0x0u << 11)
#define PIO_DRIVER_LINE11_HIGH_DRIVE (0x1u << 11)
#define PIO_DRIVER_LINE12 (0x1u << 12)
#define PIO_DRIVER_LINE12_LOW_DRIVE (0x0u << 12)
#define PIO_DRIVER_LINE12_HIGH_DRIVE (0x1u << 12)
#define PIO_DRIVER_LINE13 (0x1u << 13)
#define PIO_DRIVER_LINE13_LOW_DRIVE (0x0u << 13)
#define PIO_DRIVER_LINE13_HIGH_DRIVE (0x1u << 13)
#define PIO_DRIVER_LINE14 (0x1u << 14)
#define PIO_DRIVER_LINE14_LOW_DRIVE (0x0u << 14)
#define PIO_DRIVER_LINE14_HIGH_DRIVE (0x1u << 14)
#define PIO_DRIVER_LINE15 (0x1u << 15)
#define PIO_DRIVER_LINE15_LOW_DRIVE (0x0u << 15)
#define PIO_DRIVER_LINE15_HIGH_DRIVE (0x1u << 15)
#define PIO_DRIVER_LINE16 (0x1u << 16)
#define PIO_DRIVER_LINE16_LOW_DRIVE (0x0u << 16)
#define PIO_DRIVER_LINE16_HIGH_DRIVE (0x1u << 16)
#define PIO_DRIVER_LINE17 (0x1u << 17)
#define PIO_DRIVER_LINE17_LOW_DRIVE (0x0u << 17)
#define PIO_DRIVER_LINE17_HIGH_DRIVE (0x1u << 17)
#define PIO_DRIVER_LINE18 (0x1u << 18)
#define PIO_DRIVER_LINE18_LOW_DRIVE (0x0u << 18)
#define PIO_DRIVER_LINE18_HIGH_DRIVE (0x1u << 18)
#define PIO_DRIVER_LINE19 (0x1u << 19)
#define PIO_DRIVER_LINE19_LOW_DRIVE (0x0u << 19)
#define PIO_DRIVER_LINE19_HIGH_DRIVE (0x1u << 19)
#define PIO_DRIVER_LINE20 (0x1u << 20)
#define PIO_DRIVER_LINE20_LOW_DRIVE (0x0u << 20)
#define PIO_DRIVER_LINE20_HIGH_DRIVE (0x1u << 20)
#define PIO_DRIVER_LINE21 (0x1u << 21)
#define PIO_DRIVER_LINE21_LOW_DRIVE (0x0u << 21)
#define PIO_DRIVER_LINE21_HIGH_DRIVE (0x1u << 21)
#define PIO_DRIVER_LINE22 (0x1u << 22)
#define PIO_DRIVER_LINE22_LOW_DRIVE (0x0u << 22)
#define PIO_DRIVER_LINE22_HIGH_DRIVE (0x1u << 22)
#define PIO_DRIVER_LINE23 (0x1u << 23)
#define PIO_DRIVER_LINE23_LOW_DRIVE (0x0u << 23)
#define PIO_DRIVER_LINE23_HIGH_DRIVE (0x1u << 23)
#define PIO_DRIVER_LINE24 (0x1u << 24)
#define PIO_DRIVER_LINE24_LOW_DRIVE (0x0u << 24)
#define PIO_DRIVER_LINE24_HIGH_DRIVE (0x1u << 24)
#define PIO_DRIVER_LINE25 (0x1u << 25)
#define PIO_DRIVER_LINE25_LOW_DRIVE (0x0u << 25)
#define PIO_DRIVER_LINE25_HIGH_DRIVE (0x1u << 25)
#define PIO_DRIVER_LINE26 (0x1u << 26)
#define PIO_DRIVER_LINE26_LOW_DRIVE (0x0u << 26)
#define PIO_DRIVER_LINE26_HIGH_DRIVE (0x1u << 26)
#define PIO_DRIVER_LINE27 (0x1u << 27)
#define PIO_DRIVER_LINE27_LOW_DRIVE (0x0u << 27)
#define PIO_DRIVER_LINE27_HIGH_DRIVE (0x1u << 27)
#define PIO_DRIVER_LINE28 (0x1u << 28)
#define PIO_DRIVER_LINE28_LOW_DRIVE (0x0u << 28)
#define PIO_DRIVER_LINE28_HIGH_DRIVE (0x1u << 28)
#define PIO_DRIVER_LINE29 (0x1u << 29)
#define PIO_DRIVER_LINE29_LOW_DRIVE (0x0u << 29)
#define PIO_DRIVER_LINE29_HIGH_DRIVE (0x1u << 29)
#define PIO_DRIVER_LINE30 (0x1u << 30)
#define PIO_DRIVER_LINE30_LOW_DRIVE (0x0u << 30)
#define PIO_DRIVER_LINE30_HIGH_DRIVE (0x1u << 30)
#define PIO_DRIVER_LINE31 (0x1u << 31)
#define PIO_DRIVER_LINE31_LOW_DRIVE (0x0u << 31)
#define PIO_DRIVER_LINE31_HIGH_DRIVE (0x1u << 31)

#define PIO_KER_KCE (0x1u << 0)

#define PIO_KRCR_NBR_Pos 0
#define PIO_KRCR_NBR_Msk (0x7u << PIO_KRCR_NBR_Pos)
#define PIO_KRCR_NBR(value) ((PIO_KRCR_NBR_Msk & ((value) << PIO_KRCR_NBR_Pos)))
#define PIO_KRCR_NBC_Pos 8
#define PIO_KRCR_NBC_Msk (0x7u << PIO_KRCR_NBC_Pos)
#define PIO_KRCR_NBC(value) ((PIO_KRCR_NBC_Msk & ((value) << PIO_KRCR_NBC_Pos)))

#define PIO_KDR_DBC_Pos 0
#define PIO_KDR_DBC_Msk (0x3ffu << PIO_KDR_DBC_Pos)
#define PIO_KDR_DBC(value) ((PIO_KDR_DBC_Msk & ((value) << PIO_KDR_DBC_Pos)))

#define PIO_KIER_KPR (0x1u << 0)
#define PIO_KIER_KRL (0x1u << 1)

#define PIO_KIDR_KPR (0x1u << 0)
#define PIO_KIDR_KRL (0x1u << 1)

#define PIO_KIMR_KPR (0x1u << 0)
#define PIO_KIMR_KRL (0x1u << 1)

#define PIO_KSR_KPR (0x1u << 0)
#define PIO_KSR_KRL (0x1u << 1)
#define PIO_KSR_NBKPR_Pos 8
#define PIO_KSR_NBKPR_Msk (0x3u << PIO_KSR_NBKPR_Pos)
#define PIO_KSR_NBKRL_Pos 16
#define PIO_KSR_NBKRL_Msk (0x3u << PIO_KSR_NBKRL_Pos)

#define PIO_KKPR_KEY0ROW_Pos 0
#define PIO_KKPR_KEY0ROW_Msk (0x7u << PIO_KKPR_KEY0ROW_Pos)
#define PIO_KKPR_KEY0COL_Pos 4
#define PIO_KKPR_KEY0COL_Msk (0x7u << PIO_KKPR_KEY0COL_Pos)
#define PIO_KKPR_KEY1ROW_Pos 8
#define PIO_KKPR_KEY1ROW_Msk (0x7u << PIO_KKPR_KEY1ROW_Pos)
#define PIO_KKPR_KEY1COL_Pos 12
#define PIO_KKPR_KEY1COL_Msk (0x7u << PIO_KKPR_KEY1COL_Pos)
#define PIO_KKPR_KEY2ROW_Pos 16
#define PIO_KKPR_KEY2ROW_Msk (0x7u << PIO_KKPR_KEY2ROW_Pos)
#define PIO_KKPR_KEY2COL_Pos 20
#define PIO_KKPR_KEY2COL_Msk (0x7u << PIO_KKPR_KEY2COL_Pos)
#define PIO_KKPR_KEY3ROW_Pos 24
#define PIO_KKPR_KEY3ROW_Msk (0x7u << PIO_KKPR_KEY3ROW_Pos)
#define PIO_KKPR_KEY3COL_Pos 28
#define PIO_KKPR_KEY3COL_Msk (0x7u << PIO_KKPR_KEY3COL_Pos)

#define PIO_KKRR_KEY0ROW_Pos 0
#define PIO_KKRR_KEY0ROW_Msk (0x7u << PIO_KKRR_KEY0ROW_Pos)
#define PIO_KKRR_KEY0COL_Pos 4
#define PIO_KKRR_KEY0COL_Msk (0x7u << PIO_KKRR_KEY0COL_Pos)
#define PIO_KKRR_KEY1ROW_Pos 8
#define PIO_KKRR_KEY1ROW_Msk (0x7u << PIO_KKRR_KEY1ROW_Pos)
#define PIO_KKRR_KEY1COL_Pos 12
#define PIO_KKRR_KEY1COL_Msk (0x7u << PIO_KKRR_KEY1COL_Pos)
#define PIO_KKRR_KEY2ROW_Pos 16
#define PIO_KKRR_KEY2ROW_Msk (0x7u << PIO_KKRR_KEY2ROW_Pos)
#define PIO_KKRR_KEY2COL_Pos 20
#define PIO_KKRR_KEY2COL_Msk (0x7u << PIO_KKRR_KEY2COL_Pos)
#define PIO_KKRR_KEY3ROW_Pos 24
#define PIO_KKRR_KEY3ROW_Msk (0x7u << PIO_KKRR_KEY3ROW_Pos)
#define PIO_KKRR_KEY3COL_Pos 28
#define PIO_KKRR_KEY3COL_Msk (0x7u << PIO_KKRR_KEY3COL_Pos)

#define PIO_PCMR_PCEN (0x1u << 0)
#define PIO_PCMR_DSIZE_Pos 4
#define PIO_PCMR_DSIZE_Msk (0x3u << PIO_PCMR_DSIZE_Pos)
#define PIO_PCMR_DSIZE(value) ((PIO_PCMR_DSIZE_Msk & ((value) << PIO_PCMR_DSIZE_Pos)))
#define PIO_PCMR_DSIZE_BYTE (0x0u << 4)
#define PIO_PCMR_DSIZE_HALFWORD (0x1u << 4)
#define PIO_PCMR_DSIZE_WORD (0x2u << 4)
#define PIO_PCMR_ALWYS (0x1u << 9)
#define PIO_PCMR_HALFS (0x1u << 10)
#define PIO_PCMR_FRSTS (0x1u << 11)

#define PIO_PCIER_DRDY (0x1u << 0)
#define PIO_PCIER_OVRE (0x1u << 1)
#define PIO_PCIER_ENDRX (0x1u << 2)
#define PIO_PCIER_RXBUFF (0x1u << 3)

#define PIO_PCIDR_DRDY (0x1u << 0)
#define PIO_PCIDR_OVRE (0x1u << 1)
#define PIO_PCIDR_ENDRX (0x1u << 2)
#define PIO_PCIDR_RXBUFF (0x1u << 3)

#define PIO_PCIMR_DRDY (0x1u << 0)
#define PIO_PCIMR_OVRE (0x1u << 1)
#define PIO_PCIMR_ENDRX (0x1u << 2)
#define PIO_PCIMR_RXBUFF (0x1u << 3)

#define PIO_PCISR_DRDY (0x1u << 0)
#define PIO_PCISR_OVRE (0x1u << 1)

#define PIO_PCRHR_RDATA_Pos 0
#define PIO_PCRHR_RDATA_Msk (0xffffffffu << PIO_PCRHR_RDATA_Pos)
# 345 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pmc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pmc.h"
#define _SAMV71_PMC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pmc.h"
typedef struct {
  volatile uint32_t PMC_SCER;
  volatile uint32_t PMC_SCDR;
  volatile const uint32_t PMC_SCSR;
  volatile const uint32_t Reserved1[1];
  volatile uint32_t PMC_PCER0;
  volatile uint32_t PMC_PCDR0;
  volatile const uint32_t PMC_PCSR0;
  volatile uint32_t CKGR_UCKR;
  volatile uint32_t CKGR_MOR;
  volatile uint32_t CKGR_MCFR;
  volatile uint32_t CKGR_PLLAR;
  volatile const uint32_t Reserved2[1];
  volatile uint32_t PMC_MCKR;
  volatile const uint32_t Reserved3[1];
  volatile uint32_t PMC_USB;
  volatile const uint32_t Reserved4[1];
  volatile uint32_t PMC_PCK[7];
  volatile const uint32_t Reserved5[1];
  volatile uint32_t PMC_IER;
  volatile uint32_t PMC_IDR;
  volatile const uint32_t PMC_SR;
  volatile const uint32_t PMC_IMR;
  volatile uint32_t PMC_FSMR;
  volatile uint32_t PMC_FSPR;
  volatile uint32_t PMC_FOCR;
  volatile const uint32_t Reserved6[26];
  volatile uint32_t PMC_WPMR;
  volatile const uint32_t PMC_WPSR;
  volatile const uint32_t Reserved7[5];
  volatile uint32_t PMC_PCER1;
  volatile uint32_t PMC_PCDR1;
  volatile const uint32_t PMC_PCSR1;
  volatile uint32_t PMC_PCR;
  volatile uint32_t PMC_OCR;
  volatile uint32_t PMC_SLPWK_ER0;
  volatile uint32_t PMC_SLPWK_DR0;
  volatile const uint32_t PMC_SLPWK_SR0;
  volatile const uint32_t PMC_SLPWK_ASR0;
  volatile const uint32_t Reserved8[4];
  volatile uint32_t PMC_SLPWK_ER1;
  volatile uint32_t PMC_SLPWK_DR1;
  volatile const uint32_t PMC_SLPWK_SR1;
  volatile const uint32_t PMC_SLPWK_ASR1;
  volatile const uint32_t PMC_SLPWK_AIPR;
} Pmc;


#define PMC_SCER_USBCLK (0x1u << 5)
#define PMC_SCER_PCK0 (0x1u << 8)
#define PMC_SCER_PCK1 (0x1u << 9)
#define PMC_SCER_PCK2 (0x1u << 10)
#define PMC_SCER_PCK3 (0x1u << 11)
#define PMC_SCER_PCK4 (0x1u << 12)
#define PMC_SCER_PCK5 (0x1u << 13)
#define PMC_SCER_PCK6 (0x1u << 14)

#define PMC_SCDR_USBCLK (0x1u << 5)
#define PMC_SCDR_PCK0 (0x1u << 8)
#define PMC_SCDR_PCK1 (0x1u << 9)
#define PMC_SCDR_PCK2 (0x1u << 10)
#define PMC_SCDR_PCK3 (0x1u << 11)
#define PMC_SCDR_PCK4 (0x1u << 12)
#define PMC_SCDR_PCK5 (0x1u << 13)
#define PMC_SCDR_PCK6 (0x1u << 14)

#define PMC_SCSR_USBCLK (0x1u << 5)
#define PMC_SCSR_PCK0 (0x1u << 8)
#define PMC_SCSR_PCK1 (0x1u << 9)
#define PMC_SCSR_PCK2 (0x1u << 10)
#define PMC_SCSR_PCK3 (0x1u << 11)
#define PMC_SCSR_PCK4 (0x1u << 12)
#define PMC_SCSR_PCK5 (0x1u << 13)
#define PMC_SCSR_PCK6 (0x1u << 14)

#define PMC_PCER0_PID7 (0x1u << 7)
#define PMC_PCER0_PID8 (0x1u << 8)
#define PMC_PCER0_PID9 (0x1u << 9)
#define PMC_PCER0_PID10 (0x1u << 10)
#define PMC_PCER0_PID11 (0x1u << 11)
#define PMC_PCER0_PID12 (0x1u << 12)
#define PMC_PCER0_PID13 (0x1u << 13)
#define PMC_PCER0_PID14 (0x1u << 14)
#define PMC_PCER0_PID15 (0x1u << 15)
#define PMC_PCER0_PID16 (0x1u << 16)
#define PMC_PCER0_PID17 (0x1u << 17)
#define PMC_PCER0_PID18 (0x1u << 18)
#define PMC_PCER0_PID19 (0x1u << 19)
#define PMC_PCER0_PID20 (0x1u << 20)
#define PMC_PCER0_PID21 (0x1u << 21)
#define PMC_PCER0_PID22 (0x1u << 22)
#define PMC_PCER0_PID23 (0x1u << 23)
#define PMC_PCER0_PID24 (0x1u << 24)
#define PMC_PCER0_PID25 (0x1u << 25)
#define PMC_PCER0_PID26 (0x1u << 26)
#define PMC_PCER0_PID27 (0x1u << 27)
#define PMC_PCER0_PID28 (0x1u << 28)
#define PMC_PCER0_PID29 (0x1u << 29)
#define PMC_PCER0_PID30 (0x1u << 30)
#define PMC_PCER0_PID31 (0x1u << 31)

#define PMC_PCDR0_PID7 (0x1u << 7)
#define PMC_PCDR0_PID8 (0x1u << 8)
#define PMC_PCDR0_PID9 (0x1u << 9)
#define PMC_PCDR0_PID10 (0x1u << 10)
#define PMC_PCDR0_PID11 (0x1u << 11)
#define PMC_PCDR0_PID12 (0x1u << 12)
#define PMC_PCDR0_PID13 (0x1u << 13)
#define PMC_PCDR0_PID14 (0x1u << 14)
#define PMC_PCDR0_PID15 (0x1u << 15)
#define PMC_PCDR0_PID16 (0x1u << 16)
#define PMC_PCDR0_PID17 (0x1u << 17)
#define PMC_PCDR0_PID18 (0x1u << 18)
#define PMC_PCDR0_PID19 (0x1u << 19)
#define PMC_PCDR0_PID20 (0x1u << 20)
#define PMC_PCDR0_PID21 (0x1u << 21)
#define PMC_PCDR0_PID22 (0x1u << 22)
#define PMC_PCDR0_PID23 (0x1u << 23)
#define PMC_PCDR0_PID24 (0x1u << 24)
#define PMC_PCDR0_PID25 (0x1u << 25)
#define PMC_PCDR0_PID26 (0x1u << 26)
#define PMC_PCDR0_PID27 (0x1u << 27)
#define PMC_PCDR0_PID28 (0x1u << 28)
#define PMC_PCDR0_PID29 (0x1u << 29)
#define PMC_PCDR0_PID30 (0x1u << 30)
#define PMC_PCDR0_PID31 (0x1u << 31)

#define PMC_PCSR0_PID7 (0x1u << 7)
#define PMC_PCSR0_PID8 (0x1u << 8)
#define PMC_PCSR0_PID9 (0x1u << 9)
#define PMC_PCSR0_PID10 (0x1u << 10)
#define PMC_PCSR0_PID11 (0x1u << 11)
#define PMC_PCSR0_PID12 (0x1u << 12)
#define PMC_PCSR0_PID13 (0x1u << 13)
#define PMC_PCSR0_PID14 (0x1u << 14)
#define PMC_PCSR0_PID15 (0x1u << 15)
#define PMC_PCSR0_PID16 (0x1u << 16)
#define PMC_PCSR0_PID17 (0x1u << 17)
#define PMC_PCSR0_PID18 (0x1u << 18)
#define PMC_PCSR0_PID19 (0x1u << 19)
#define PMC_PCSR0_PID20 (0x1u << 20)
#define PMC_PCSR0_PID21 (0x1u << 21)
#define PMC_PCSR0_PID22 (0x1u << 22)
#define PMC_PCSR0_PID23 (0x1u << 23)
#define PMC_PCSR0_PID24 (0x1u << 24)
#define PMC_PCSR0_PID25 (0x1u << 25)
#define PMC_PCSR0_PID26 (0x1u << 26)
#define PMC_PCSR0_PID27 (0x1u << 27)
#define PMC_PCSR0_PID28 (0x1u << 28)
#define PMC_PCSR0_PID29 (0x1u << 29)
#define PMC_PCSR0_PID30 (0x1u << 30)
#define PMC_PCSR0_PID31 (0x1u << 31)

#define CKGR_UCKR_UPLLEN (0x1u << 16)
#define CKGR_UCKR_UPLLCOUNT_Pos 20
#define CKGR_UCKR_UPLLCOUNT_Msk (0xfu << CKGR_UCKR_UPLLCOUNT_Pos)
#define CKGR_UCKR_UPLLCOUNT(value) ((CKGR_UCKR_UPLLCOUNT_Msk & ((value) << CKGR_UCKR_UPLLCOUNT_Pos)))

#define CKGR_MOR_MOSCXTEN (0x1u << 0)
#define CKGR_MOR_MOSCXTBY (0x1u << 1)
#define CKGR_MOR_WAITMODE (0x1u << 2)
#define CKGR_MOR_MOSCRCEN (0x1u << 3)
#define CKGR_MOR_MOSCRCF_Pos 4
#define CKGR_MOR_MOSCRCF_Msk (0x7u << CKGR_MOR_MOSCRCF_Pos)
#define CKGR_MOR_MOSCRCF(value) ((CKGR_MOR_MOSCRCF_Msk & ((value) << CKGR_MOR_MOSCRCF_Pos)))
#define CKGR_MOR_MOSCRCF_4_MHz (0x0u << 4)
#define CKGR_MOR_MOSCRCF_8_MHz (0x1u << 4)
#define CKGR_MOR_MOSCRCF_12_MHz (0x2u << 4)
#define CKGR_MOR_MOSCXTST_Pos 8
#define CKGR_MOR_MOSCXTST_Msk (0xffu << CKGR_MOR_MOSCXTST_Pos)
#define CKGR_MOR_MOSCXTST(value) ((CKGR_MOR_MOSCXTST_Msk & ((value) << CKGR_MOR_MOSCXTST_Pos)))
#define CKGR_MOR_KEY_Pos 16
#define CKGR_MOR_KEY_Msk (0xffu << CKGR_MOR_KEY_Pos)
#define CKGR_MOR_KEY(value) ((CKGR_MOR_KEY_Msk & ((value) << CKGR_MOR_KEY_Pos)))
#define CKGR_MOR_KEY_PASSWD (0x37u << 16)
#define CKGR_MOR_MOSCSEL (0x1u << 24)
#define CKGR_MOR_CFDEN (0x1u << 25)
#define CKGR_MOR_XT32KFME (0x1u << 26)

#define CKGR_MCFR_MAINF_Pos 0
#define CKGR_MCFR_MAINF_Msk (0xffffu << CKGR_MCFR_MAINF_Pos)
#define CKGR_MCFR_MAINF(value) ((CKGR_MCFR_MAINF_Msk & ((value) << CKGR_MCFR_MAINF_Pos)))
#define CKGR_MCFR_MAINFRDY (0x1u << 16)
#define CKGR_MCFR_RCMEAS (0x1u << 20)
#define CKGR_MCFR_CCSS (0x1u << 24)

#define CKGR_PLLAR_DIVA_Pos 0
#define CKGR_PLLAR_DIVA_Msk (0xffu << CKGR_PLLAR_DIVA_Pos)
#define CKGR_PLLAR_DIVA(value) ((CKGR_PLLAR_DIVA_Msk & ((value) << CKGR_PLLAR_DIVA_Pos)))
#define CKGR_PLLAR_DIVA_0 (0x0u << 0)
#define CKGR_PLLAR_DIVA_BYPASS (0x1u << 0)
#define CKGR_PLLAR_PLLACOUNT_Pos 8
#define CKGR_PLLAR_PLLACOUNT_Msk (0x3fu << CKGR_PLLAR_PLLACOUNT_Pos)
#define CKGR_PLLAR_PLLACOUNT(value) ((CKGR_PLLAR_PLLACOUNT_Msk & ((value) << CKGR_PLLAR_PLLACOUNT_Pos)))
#define CKGR_PLLAR_MULA_Pos 16
#define CKGR_PLLAR_MULA_Msk (0x7ffu << CKGR_PLLAR_MULA_Pos)
#define CKGR_PLLAR_MULA(value) ((CKGR_PLLAR_MULA_Msk & ((value) << CKGR_PLLAR_MULA_Pos)))
#define CKGR_PLLAR_ONE (0x1u << 29)

#define PMC_MCKR_CSS_Pos 0
#define PMC_MCKR_CSS_Msk (0x3u << PMC_MCKR_CSS_Pos)
#define PMC_MCKR_CSS(value) ((PMC_MCKR_CSS_Msk & ((value) << PMC_MCKR_CSS_Pos)))
#define PMC_MCKR_CSS_SLOW_CLK (0x0u << 0)
#define PMC_MCKR_CSS_MAIN_CLK (0x1u << 0)
#define PMC_MCKR_CSS_PLLA_CLK (0x2u << 0)
#define PMC_MCKR_CSS_UPLL_CLK (0x3u << 0)
#define PMC_MCKR_PRES_Pos 4
#define PMC_MCKR_PRES_Msk (0x7u << PMC_MCKR_PRES_Pos)
#define PMC_MCKR_PRES(value) ((PMC_MCKR_PRES_Msk & ((value) << PMC_MCKR_PRES_Pos)))
#define PMC_MCKR_PRES_CLK_1 (0x0u << 4)
#define PMC_MCKR_PRES_CLK_2 (0x1u << 4)
#define PMC_MCKR_PRES_CLK_4 (0x2u << 4)
#define PMC_MCKR_PRES_CLK_8 (0x3u << 4)
#define PMC_MCKR_PRES_CLK_16 (0x4u << 4)
#define PMC_MCKR_PRES_CLK_32 (0x5u << 4)
#define PMC_MCKR_PRES_CLK_64 (0x6u << 4)
#define PMC_MCKR_PRES_CLK_3 (0x7u << 4)
#define PMC_MCKR_MDIV_Pos 8
#define PMC_MCKR_MDIV_Msk (0x3u << PMC_MCKR_MDIV_Pos)
#define PMC_MCKR_MDIV(value) ((PMC_MCKR_MDIV_Msk & ((value) << PMC_MCKR_MDIV_Pos)))
#define PMC_MCKR_MDIV_EQ_PCK (0x0u << 8)
#define PMC_MCKR_MDIV_PCK_DIV2 (0x1u << 8)
#define PMC_MCKR_MDIV_PCK_DIV4 (0x2u << 8)
#define PMC_MCKR_MDIV_PCK_DIV3 (0x3u << 8)
#define PMC_MCKR_UPLLDIV2 (0x1u << 13)

#define PMC_USB_USBS (0x1u << 0)
#define PMC_USB_USBDIV_Pos 8
#define PMC_USB_USBDIV_Msk (0xfu << PMC_USB_USBDIV_Pos)
#define PMC_USB_USBDIV(value) ((PMC_USB_USBDIV_Msk & ((value) << PMC_USB_USBDIV_Pos)))

#define PMC_PCK_CSS_Pos 0
#define PMC_PCK_CSS_Msk (0x7u << PMC_PCK_CSS_Pos)
#define PMC_PCK_CSS(value) ((PMC_PCK_CSS_Msk & ((value) << PMC_PCK_CSS_Pos)))
#define PMC_PCK_CSS_SLOW_CLK (0x0u << 0)
#define PMC_PCK_CSS_MAIN_CLK (0x1u << 0)
#define PMC_PCK_CSS_PLLA_CLK (0x2u << 0)
#define PMC_PCK_CSS_UPLL_CLK (0x3u << 0)
#define PMC_PCK_CSS_MCK (0x4u << 0)
#define PMC_PCK_PRES_Pos 4
#define PMC_PCK_PRES_Msk (0xffu << PMC_PCK_PRES_Pos)
#define PMC_PCK_PRES(value) ((PMC_PCK_PRES_Msk & ((value) << PMC_PCK_PRES_Pos)))

#define PMC_IER_MOSCXTS (0x1u << 0)
#define PMC_IER_LOCKA (0x1u << 1)
#define PMC_IER_MCKRDY (0x1u << 3)
#define PMC_IER_LOCKU (0x1u << 6)
#define PMC_IER_PCKRDY0 (0x1u << 8)
#define PMC_IER_PCKRDY1 (0x1u << 9)
#define PMC_IER_PCKRDY2 (0x1u << 10)
#define PMC_IER_PCKRDY3 (0x1u << 11)
#define PMC_IER_PCKRDY4 (0x1u << 12)
#define PMC_IER_PCKRDY5 (0x1u << 13)
#define PMC_IER_PCKRDY6 (0x1u << 14)
#define PMC_IER_MOSCSELS (0x1u << 16)
#define PMC_IER_MOSCRCS (0x1u << 17)
#define PMC_IER_CFDEV (0x1u << 18)
#define PMC_IER_XT32KERR (0x1u << 21)

#define PMC_IDR_MOSCXTS (0x1u << 0)
#define PMC_IDR_LOCKA (0x1u << 1)
#define PMC_IDR_MCKRDY (0x1u << 3)
#define PMC_IDR_LOCKU (0x1u << 6)
#define PMC_IDR_PCKRDY0 (0x1u << 8)
#define PMC_IDR_PCKRDY1 (0x1u << 9)
#define PMC_IDR_PCKRDY2 (0x1u << 10)
#define PMC_IDR_PCKRDY3 (0x1u << 11)
#define PMC_IDR_PCKRDY4 (0x1u << 12)
#define PMC_IDR_PCKRDY5 (0x1u << 13)
#define PMC_IDR_PCKRDY6 (0x1u << 14)
#define PMC_IDR_MOSCSELS (0x1u << 16)
#define PMC_IDR_MOSCRCS (0x1u << 17)
#define PMC_IDR_CFDEV (0x1u << 18)
#define PMC_IDR_XT32KERR (0x1u << 21)

#define PMC_SR_MOSCXTS (0x1u << 0)
#define PMC_SR_LOCKA (0x1u << 1)
#define PMC_SR_MCKRDY (0x1u << 3)
#define PMC_SR_LOCKU (0x1u << 6)
#define PMC_SR_OSCSELS (0x1u << 7)
#define PMC_SR_PCKRDY0 (0x1u << 8)
#define PMC_SR_PCKRDY1 (0x1u << 9)
#define PMC_SR_PCKRDY2 (0x1u << 10)
#define PMC_SR_PCKRDY3 (0x1u << 11)
#define PMC_SR_PCKRDY4 (0x1u << 12)
#define PMC_SR_PCKRDY5 (0x1u << 13)
#define PMC_SR_PCKRDY6 (0x1u << 14)
#define PMC_SR_MOSCSELS (0x1u << 16)
#define PMC_SR_MOSCRCS (0x1u << 17)
#define PMC_SR_CFDEV (0x1u << 18)
#define PMC_SR_CFDS (0x1u << 19)
#define PMC_SR_FOS (0x1u << 20)
#define PMC_SR_XT32KERR (0x1u << 21)

#define PMC_IMR_MOSCXTS (0x1u << 0)
#define PMC_IMR_LOCKA (0x1u << 1)
#define PMC_IMR_MCKRDY (0x1u << 3)
#define PMC_IMR_LOCKU (0x1u << 6)
#define PMC_IMR_PCKRDY0 (0x1u << 8)
#define PMC_IMR_PCKRDY1 (0x1u << 9)
#define PMC_IMR_PCKRDY2 (0x1u << 10)
#define PMC_IMR_MOSCSELS (0x1u << 16)
#define PMC_IMR_MOSCRCS (0x1u << 17)
#define PMC_IMR_CFDEV (0x1u << 18)
#define PMC_IMR_XT32KERR (0x1u << 21)

#define PMC_FSMR_FSTT0 (0x1u << 0)
#define PMC_FSMR_FSTT1 (0x1u << 1)
#define PMC_FSMR_FSTT2 (0x1u << 2)
#define PMC_FSMR_FSTT3 (0x1u << 3)
#define PMC_FSMR_FSTT4 (0x1u << 4)
#define PMC_FSMR_FSTT5 (0x1u << 5)
#define PMC_FSMR_FSTT6 (0x1u << 6)
#define PMC_FSMR_FSTT7 (0x1u << 7)
#define PMC_FSMR_FSTT8 (0x1u << 8)
#define PMC_FSMR_FSTT9 (0x1u << 9)
#define PMC_FSMR_FSTT10 (0x1u << 10)
#define PMC_FSMR_FSTT11 (0x1u << 11)
#define PMC_FSMR_FSTT12 (0x1u << 12)
#define PMC_FSMR_FSTT13 (0x1u << 13)
#define PMC_FSMR_FSTT14 (0x1u << 14)
#define PMC_FSMR_FSTT15 (0x1u << 15)
#define PMC_FSMR_RTTAL (0x1u << 16)
#define PMC_FSMR_RTCAL (0x1u << 17)
#define PMC_FSMR_USBAL (0x1u << 18)
#define PMC_FSMR_LPM (0x1u << 20)
#define PMC_FSMR_FLPM_Pos 21
#define PMC_FSMR_FLPM_Msk (0x3u << PMC_FSMR_FLPM_Pos)
#define PMC_FSMR_FLPM(value) ((PMC_FSMR_FLPM_Msk & ((value) << PMC_FSMR_FLPM_Pos)))
#define PMC_FSMR_FLPM_FLASH_STANDBY (0x0u << 21)
#define PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN (0x1u << 21)
#define PMC_FSMR_FLPM_FLASH_IDLE (0x2u << 21)
#define PMC_FSMR_FFLPM (0x1u << 23)

#define PMC_FSPR_FSTP0 (0x1u << 0)
#define PMC_FSPR_FSTP1 (0x1u << 1)
#define PMC_FSPR_FSTP2 (0x1u << 2)
#define PMC_FSPR_FSTP3 (0x1u << 3)
#define PMC_FSPR_FSTP4 (0x1u << 4)
#define PMC_FSPR_FSTP5 (0x1u << 5)
#define PMC_FSPR_FSTP6 (0x1u << 6)
#define PMC_FSPR_FSTP7 (0x1u << 7)
#define PMC_FSPR_FSTP8 (0x1u << 8)
#define PMC_FSPR_FSTP9 (0x1u << 9)
#define PMC_FSPR_FSTP10 (0x1u << 10)
#define PMC_FSPR_FSTP11 (0x1u << 11)
#define PMC_FSPR_FSTP12 (0x1u << 12)
#define PMC_FSPR_FSTP13 (0x1u << 13)
#define PMC_FSPR_FSTP14 (0x1u << 14)
#define PMC_FSPR_FSTP15 (0x1u << 15)

#define PMC_FOCR_FOCLR (0x1u << 0)

#define PMC_WPMR_WPEN (0x1u << 0)
#define PMC_WPMR_WPKEY_Pos 8
#define PMC_WPMR_WPKEY_Msk (0xffffffu << PMC_WPMR_WPKEY_Pos)
#define PMC_WPMR_WPKEY(value) ((PMC_WPMR_WPKEY_Msk & ((value) << PMC_WPMR_WPKEY_Pos)))
#define PMC_WPMR_WPKEY_PASSWD (0x504D43u << 8)

#define PMC_WPSR_WPVS (0x1u << 0)
#define PMC_WPSR_WPVSRC_Pos 8
#define PMC_WPSR_WPVSRC_Msk (0xffffu << PMC_WPSR_WPVSRC_Pos)

#define PMC_PCER1_PID32 (0x1u << 0)
#define PMC_PCER1_PID33 (0x1u << 1)
#define PMC_PCER1_PID34 (0x1u << 2)
#define PMC_PCER1_PID35 (0x1u << 3)
#define PMC_PCER1_PID37 (0x1u << 5)
#define PMC_PCER1_PID39 (0x1u << 7)
#define PMC_PCER1_PID40 (0x1u << 8)
#define PMC_PCER1_PID41 (0x1u << 9)
#define PMC_PCER1_PID42 (0x1u << 10)
#define PMC_PCER1_PID43 (0x1u << 11)
#define PMC_PCER1_PID44 (0x1u << 12)
#define PMC_PCER1_PID45 (0x1u << 13)
#define PMC_PCER1_PID46 (0x1u << 14)
#define PMC_PCER1_PID47 (0x1u << 15)
#define PMC_PCER1_PID48 (0x1u << 16)
#define PMC_PCER1_PID49 (0x1u << 17)
#define PMC_PCER1_PID50 (0x1u << 18)
#define PMC_PCER1_PID51 (0x1u << 19)
#define PMC_PCER1_PID52 (0x1u << 20)
#define PMC_PCER1_PID53 (0x1u << 21)
#define PMC_PCER1_PID56 (0x1u << 24)
#define PMC_PCER1_PID57 (0x1u << 25)
#define PMC_PCER1_PID58 (0x1u << 26)
#define PMC_PCER1_PID59 (0x1u << 27)
#define PMC_PCER1_PID60 (0x1u << 28)

#define PMC_PCDR1_PID32 (0x1u << 0)
#define PMC_PCDR1_PID33 (0x1u << 1)
#define PMC_PCDR1_PID34 (0x1u << 2)
#define PMC_PCDR1_PID35 (0x1u << 3)
#define PMC_PCDR1_PID37 (0x1u << 5)
#define PMC_PCDR1_PID39 (0x1u << 7)
#define PMC_PCDR1_PID40 (0x1u << 8)
#define PMC_PCDR1_PID41 (0x1u << 9)
#define PMC_PCDR1_PID42 (0x1u << 10)
#define PMC_PCDR1_PID43 (0x1u << 11)
#define PMC_PCDR1_PID44 (0x1u << 12)
#define PMC_PCDR1_PID45 (0x1u << 13)
#define PMC_PCDR1_PID46 (0x1u << 14)
#define PMC_PCDR1_PID47 (0x1u << 15)
#define PMC_PCDR1_PID48 (0x1u << 16)
#define PMC_PCDR1_PID49 (0x1u << 17)
#define PMC_PCDR1_PID50 (0x1u << 18)
#define PMC_PCDR1_PID51 (0x1u << 19)
#define PMC_PCDR1_PID52 (0x1u << 20)
#define PMC_PCDR1_PID53 (0x1u << 21)
#define PMC_PCDR1_PID56 (0x1u << 24)
#define PMC_PCDR1_PID57 (0x1u << 25)
#define PMC_PCDR1_PID58 (0x1u << 26)
#define PMC_PCDR1_PID59 (0x1u << 27)
#define PMC_PCDR1_PID60 (0x1u << 28)

#define PMC_PCSR1_PID32 (0x1u << 0)
#define PMC_PCSR1_PID33 (0x1u << 1)
#define PMC_PCSR1_PID34 (0x1u << 2)
#define PMC_PCSR1_PID35 (0x1u << 3)
#define PMC_PCSR1_PID37 (0x1u << 5)
#define PMC_PCSR1_PID39 (0x1u << 7)
#define PMC_PCSR1_PID40 (0x1u << 8)
#define PMC_PCSR1_PID41 (0x1u << 9)
#define PMC_PCSR1_PID42 (0x1u << 10)
#define PMC_PCSR1_PID43 (0x1u << 11)
#define PMC_PCSR1_PID44 (0x1u << 12)
#define PMC_PCSR1_PID45 (0x1u << 13)
#define PMC_PCSR1_PID46 (0x1u << 14)
#define PMC_PCSR1_PID47 (0x1u << 15)
#define PMC_PCSR1_PID48 (0x1u << 16)
#define PMC_PCSR1_PID49 (0x1u << 17)
#define PMC_PCSR1_PID50 (0x1u << 18)
#define PMC_PCSR1_PID51 (0x1u << 19)
#define PMC_PCSR1_PID52 (0x1u << 20)
#define PMC_PCSR1_PID53 (0x1u << 21)
#define PMC_PCSR1_PID56 (0x1u << 24)
#define PMC_PCSR1_PID57 (0x1u << 25)
#define PMC_PCSR1_PID58 (0x1u << 26)
#define PMC_PCSR1_PID59 (0x1u << 27)
#define PMC_PCSR1_PID60 (0x1u << 28)

#define PMC_PCR_PID_Pos 0
#define PMC_PCR_PID_Msk (0x3fu << PMC_PCR_PID_Pos)
#define PMC_PCR_PID(value) ((PMC_PCR_PID_Msk & ((value) << PMC_PCR_PID_Pos)))
#define PMC_PCR_CMD (0x1u << 12)
#define PMC_PCR_DIV_Pos 16
#define PMC_PCR_DIV_Msk (0x3u << PMC_PCR_DIV_Pos)
#define PMC_PCR_DIV(value) ((PMC_PCR_DIV_Msk & ((value) << PMC_PCR_DIV_Pos)))
#define PMC_PCR_DIV_PERIPH_DIV_MCK (0x0u << 16)
#define PMC_PCR_DIV_PERIPH_DIV2_MCK (0x1u << 16)
#define PMC_PCR_DIV_PERIPH_DIV4_MCK (0x2u << 16)
#define PMC_PCR_DIV_PERIPH_DIV8_MCK (0x3u << 16)
#define PMC_PCR_EN (0x1u << 28)

#define PMC_OCR_CAL4_Pos 0
#define PMC_OCR_CAL4_Msk (0x7fu << PMC_OCR_CAL4_Pos)
#define PMC_OCR_CAL4(value) ((PMC_OCR_CAL4_Msk & ((value) << PMC_OCR_CAL4_Pos)))
#define PMC_OCR_SEL4 (0x1u << 7)
#define PMC_OCR_CAL8_Pos 8
#define PMC_OCR_CAL8_Msk (0x7fu << PMC_OCR_CAL8_Pos)
#define PMC_OCR_CAL8(value) ((PMC_OCR_CAL8_Msk & ((value) << PMC_OCR_CAL8_Pos)))
#define PMC_OCR_SEL8 (0x1u << 15)
#define PMC_OCR_CAL12_Pos 16
#define PMC_OCR_CAL12_Msk (0x7fu << PMC_OCR_CAL12_Pos)
#define PMC_OCR_CAL12(value) ((PMC_OCR_CAL12_Msk & ((value) << PMC_OCR_CAL12_Pos)))
#define PMC_OCR_SEL12 (0x1u << 23)

#define PMC_SLPWK_ER0_PID7 (0x1u << 7)
#define PMC_SLPWK_ER0_PID8 (0x1u << 8)
#define PMC_SLPWK_ER0_PID9 (0x1u << 9)
#define PMC_SLPWK_ER0_PID10 (0x1u << 10)
#define PMC_SLPWK_ER0_PID11 (0x1u << 11)
#define PMC_SLPWK_ER0_PID12 (0x1u << 12)
#define PMC_SLPWK_ER0_PID13 (0x1u << 13)
#define PMC_SLPWK_ER0_PID14 (0x1u << 14)
#define PMC_SLPWK_ER0_PID15 (0x1u << 15)
#define PMC_SLPWK_ER0_PID16 (0x1u << 16)
#define PMC_SLPWK_ER0_PID17 (0x1u << 17)
#define PMC_SLPWK_ER0_PID18 (0x1u << 18)
#define PMC_SLPWK_ER0_PID19 (0x1u << 19)
#define PMC_SLPWK_ER0_PID20 (0x1u << 20)
#define PMC_SLPWK_ER0_PID21 (0x1u << 21)
#define PMC_SLPWK_ER0_PID22 (0x1u << 22)
#define PMC_SLPWK_ER0_PID23 (0x1u << 23)
#define PMC_SLPWK_ER0_PID24 (0x1u << 24)
#define PMC_SLPWK_ER0_PID25 (0x1u << 25)
#define PMC_SLPWK_ER0_PID26 (0x1u << 26)
#define PMC_SLPWK_ER0_PID27 (0x1u << 27)
#define PMC_SLPWK_ER0_PID28 (0x1u << 28)
#define PMC_SLPWK_ER0_PID29 (0x1u << 29)
#define PMC_SLPWK_ER0_PID30 (0x1u << 30)
#define PMC_SLPWK_ER0_PID31 (0x1u << 31)

#define PMC_SLPWK_DR0_PID7 (0x1u << 7)
#define PMC_SLPWK_DR0_PID8 (0x1u << 8)
#define PMC_SLPWK_DR0_PID9 (0x1u << 9)
#define PMC_SLPWK_DR0_PID10 (0x1u << 10)
#define PMC_SLPWK_DR0_PID11 (0x1u << 11)
#define PMC_SLPWK_DR0_PID12 (0x1u << 12)
#define PMC_SLPWK_DR0_PID13 (0x1u << 13)
#define PMC_SLPWK_DR0_PID14 (0x1u << 14)
#define PMC_SLPWK_DR0_PID15 (0x1u << 15)
#define PMC_SLPWK_DR0_PID16 (0x1u << 16)
#define PMC_SLPWK_DR0_PID17 (0x1u << 17)
#define PMC_SLPWK_DR0_PID18 (0x1u << 18)
#define PMC_SLPWK_DR0_PID19 (0x1u << 19)
#define PMC_SLPWK_DR0_PID20 (0x1u << 20)
#define PMC_SLPWK_DR0_PID21 (0x1u << 21)
#define PMC_SLPWK_DR0_PID22 (0x1u << 22)
#define PMC_SLPWK_DR0_PID23 (0x1u << 23)
#define PMC_SLPWK_DR0_PID24 (0x1u << 24)
#define PMC_SLPWK_DR0_PID25 (0x1u << 25)
#define PMC_SLPWK_DR0_PID26 (0x1u << 26)
#define PMC_SLPWK_DR0_PID27 (0x1u << 27)
#define PMC_SLPWK_DR0_PID28 (0x1u << 28)
#define PMC_SLPWK_DR0_PID29 (0x1u << 29)
#define PMC_SLPWK_DR0_PID30 (0x1u << 30)
#define PMC_SLPWK_DR0_PID31 (0x1u << 31)

#define PMC_SLPWK_SR0_PID7 (0x1u << 7)
#define PMC_SLPWK_SR0_PID8 (0x1u << 8)
#define PMC_SLPWK_SR0_PID9 (0x1u << 9)
#define PMC_SLPWK_SR0_PID10 (0x1u << 10)
#define PMC_SLPWK_SR0_PID11 (0x1u << 11)
#define PMC_SLPWK_SR0_PID12 (0x1u << 12)
#define PMC_SLPWK_SR0_PID13 (0x1u << 13)
#define PMC_SLPWK_SR0_PID14 (0x1u << 14)
#define PMC_SLPWK_SR0_PID15 (0x1u << 15)
#define PMC_SLPWK_SR0_PID16 (0x1u << 16)
#define PMC_SLPWK_SR0_PID17 (0x1u << 17)
#define PMC_SLPWK_SR0_PID18 (0x1u << 18)
#define PMC_SLPWK_SR0_PID19 (0x1u << 19)
#define PMC_SLPWK_SR0_PID20 (0x1u << 20)
#define PMC_SLPWK_SR0_PID21 (0x1u << 21)
#define PMC_SLPWK_SR0_PID22 (0x1u << 22)
#define PMC_SLPWK_SR0_PID23 (0x1u << 23)
#define PMC_SLPWK_SR0_PID24 (0x1u << 24)
#define PMC_SLPWK_SR0_PID25 (0x1u << 25)
#define PMC_SLPWK_SR0_PID26 (0x1u << 26)
#define PMC_SLPWK_SR0_PID27 (0x1u << 27)
#define PMC_SLPWK_SR0_PID28 (0x1u << 28)
#define PMC_SLPWK_SR0_PID29 (0x1u << 29)
#define PMC_SLPWK_SR0_PID30 (0x1u << 30)
#define PMC_SLPWK_SR0_PID31 (0x1u << 31)

#define PMC_SLPWK_ASR0_PID7 (0x1u << 7)
#define PMC_SLPWK_ASR0_PID8 (0x1u << 8)
#define PMC_SLPWK_ASR0_PID9 (0x1u << 9)
#define PMC_SLPWK_ASR0_PID10 (0x1u << 10)
#define PMC_SLPWK_ASR0_PID11 (0x1u << 11)
#define PMC_SLPWK_ASR0_PID12 (0x1u << 12)
#define PMC_SLPWK_ASR0_PID13 (0x1u << 13)
#define PMC_SLPWK_ASR0_PID14 (0x1u << 14)
#define PMC_SLPWK_ASR0_PID15 (0x1u << 15)
#define PMC_SLPWK_ASR0_PID16 (0x1u << 16)
#define PMC_SLPWK_ASR0_PID17 (0x1u << 17)
#define PMC_SLPWK_ASR0_PID18 (0x1u << 18)
#define PMC_SLPWK_ASR0_PID19 (0x1u << 19)
#define PMC_SLPWK_ASR0_PID20 (0x1u << 20)
#define PMC_SLPWK_ASR0_PID21 (0x1u << 21)
#define PMC_SLPWK_ASR0_PID22 (0x1u << 22)
#define PMC_SLPWK_ASR0_PID23 (0x1u << 23)
#define PMC_SLPWK_ASR0_PID24 (0x1u << 24)
#define PMC_SLPWK_ASR0_PID25 (0x1u << 25)
#define PMC_SLPWK_ASR0_PID26 (0x1u << 26)
#define PMC_SLPWK_ASR0_PID27 (0x1u << 27)
#define PMC_SLPWK_ASR0_PID28 (0x1u << 28)
#define PMC_SLPWK_ASR0_PID29 (0x1u << 29)
#define PMC_SLPWK_ASR0_PID30 (0x1u << 30)
#define PMC_SLPWK_ASR0_PID31 (0x1u << 31)

#define PMC_SLPWK_ER1_PID32 (0x1u << 0)
#define PMC_SLPWK_ER1_PID33 (0x1u << 1)
#define PMC_SLPWK_ER1_PID34 (0x1u << 2)
#define PMC_SLPWK_ER1_PID35 (0x1u << 3)
#define PMC_SLPWK_ER1_PID37 (0x1u << 5)
#define PMC_SLPWK_ER1_PID39 (0x1u << 7)
#define PMC_SLPWK_ER1_PID40 (0x1u << 8)
#define PMC_SLPWK_ER1_PID41 (0x1u << 9)
#define PMC_SLPWK_ER1_PID42 (0x1u << 10)
#define PMC_SLPWK_ER1_PID43 (0x1u << 11)
#define PMC_SLPWK_ER1_PID44 (0x1u << 12)
#define PMC_SLPWK_ER1_PID45 (0x1u << 13)
#define PMC_SLPWK_ER1_PID46 (0x1u << 14)
#define PMC_SLPWK_ER1_PID47 (0x1u << 15)
#define PMC_SLPWK_ER1_PID48 (0x1u << 16)
#define PMC_SLPWK_ER1_PID49 (0x1u << 17)
#define PMC_SLPWK_ER1_PID50 (0x1u << 18)
#define PMC_SLPWK_ER1_PID51 (0x1u << 19)
#define PMC_SLPWK_ER1_PID52 (0x1u << 20)
#define PMC_SLPWK_ER1_PID53 (0x1u << 21)
#define PMC_SLPWK_ER1_PID56 (0x1u << 24)
#define PMC_SLPWK_ER1_PID57 (0x1u << 25)
#define PMC_SLPWK_ER1_PID58 (0x1u << 26)
#define PMC_SLPWK_ER1_PID59 (0x1u << 27)
#define PMC_SLPWK_ER1_PID60 (0x1u << 28)

#define PMC_SLPWK_DR1_PID32 (0x1u << 0)
#define PMC_SLPWK_DR1_PID33 (0x1u << 1)
#define PMC_SLPWK_DR1_PID34 (0x1u << 2)
#define PMC_SLPWK_DR1_PID35 (0x1u << 3)
#define PMC_SLPWK_DR1_PID37 (0x1u << 5)
#define PMC_SLPWK_DR1_PID39 (0x1u << 7)
#define PMC_SLPWK_DR1_PID40 (0x1u << 8)
#define PMC_SLPWK_DR1_PID41 (0x1u << 9)
#define PMC_SLPWK_DR1_PID42 (0x1u << 10)
#define PMC_SLPWK_DR1_PID43 (0x1u << 11)
#define PMC_SLPWK_DR1_PID44 (0x1u << 12)
#define PMC_SLPWK_DR1_PID45 (0x1u << 13)
#define PMC_SLPWK_DR1_PID46 (0x1u << 14)
#define PMC_SLPWK_DR1_PID47 (0x1u << 15)
#define PMC_SLPWK_DR1_PID48 (0x1u << 16)
#define PMC_SLPWK_DR1_PID49 (0x1u << 17)
#define PMC_SLPWK_DR1_PID50 (0x1u << 18)
#define PMC_SLPWK_DR1_PID51 (0x1u << 19)
#define PMC_SLPWK_DR1_PID52 (0x1u << 20)
#define PMC_SLPWK_DR1_PID53 (0x1u << 21)
#define PMC_SLPWK_DR1_PID56 (0x1u << 24)
#define PMC_SLPWK_DR1_PID57 (0x1u << 25)
#define PMC_SLPWK_DR1_PID58 (0x1u << 26)
#define PMC_SLPWK_DR1_PID59 (0x1u << 27)
#define PMC_SLPWK_DR1_PID60 (0x1u << 28)

#define PMC_SLPWK_SR1_PID32 (0x1u << 0)
#define PMC_SLPWK_SR1_PID33 (0x1u << 1)
#define PMC_SLPWK_SR1_PID34 (0x1u << 2)
#define PMC_SLPWK_SR1_PID35 (0x1u << 3)
#define PMC_SLPWK_SR1_PID37 (0x1u << 5)
#define PMC_SLPWK_SR1_PID39 (0x1u << 7)
#define PMC_SLPWK_SR1_PID40 (0x1u << 8)
#define PMC_SLPWK_SR1_PID41 (0x1u << 9)
#define PMC_SLPWK_SR1_PID42 (0x1u << 10)
#define PMC_SLPWK_SR1_PID43 (0x1u << 11)
#define PMC_SLPWK_SR1_PID44 (0x1u << 12)
#define PMC_SLPWK_SR1_PID45 (0x1u << 13)
#define PMC_SLPWK_SR1_PID46 (0x1u << 14)
#define PMC_SLPWK_SR1_PID47 (0x1u << 15)
#define PMC_SLPWK_SR1_PID48 (0x1u << 16)
#define PMC_SLPWK_SR1_PID49 (0x1u << 17)
#define PMC_SLPWK_SR1_PID50 (0x1u << 18)
#define PMC_SLPWK_SR1_PID51 (0x1u << 19)
#define PMC_SLPWK_SR1_PID52 (0x1u << 20)
#define PMC_SLPWK_SR1_PID53 (0x1u << 21)
#define PMC_SLPWK_SR1_PID56 (0x1u << 24)
#define PMC_SLPWK_SR1_PID57 (0x1u << 25)
#define PMC_SLPWK_SR1_PID58 (0x1u << 26)
#define PMC_SLPWK_SR1_PID59 (0x1u << 27)
#define PMC_SLPWK_SR1_PID60 (0x1u << 28)

#define PMC_SLPWK_ASR1_PID32 (0x1u << 0)
#define PMC_SLPWK_ASR1_PID33 (0x1u << 1)
#define PMC_SLPWK_ASR1_PID34 (0x1u << 2)
#define PMC_SLPWK_ASR1_PID35 (0x1u << 3)
#define PMC_SLPWK_ASR1_PID37 (0x1u << 5)
#define PMC_SLPWK_ASR1_PID39 (0x1u << 7)
#define PMC_SLPWK_ASR1_PID40 (0x1u << 8)
#define PMC_SLPWK_ASR1_PID41 (0x1u << 9)
#define PMC_SLPWK_ASR1_PID42 (0x1u << 10)
#define PMC_SLPWK_ASR1_PID43 (0x1u << 11)
#define PMC_SLPWK_ASR1_PID44 (0x1u << 12)
#define PMC_SLPWK_ASR1_PID45 (0x1u << 13)
#define PMC_SLPWK_ASR1_PID46 (0x1u << 14)
#define PMC_SLPWK_ASR1_PID47 (0x1u << 15)
#define PMC_SLPWK_ASR1_PID48 (0x1u << 16)
#define PMC_SLPWK_ASR1_PID49 (0x1u << 17)
#define PMC_SLPWK_ASR1_PID50 (0x1u << 18)
#define PMC_SLPWK_ASR1_PID51 (0x1u << 19)
#define PMC_SLPWK_ASR1_PID52 (0x1u << 20)
#define PMC_SLPWK_ASR1_PID53 (0x1u << 21)
#define PMC_SLPWK_ASR1_PID56 (0x1u << 24)
#define PMC_SLPWK_ASR1_PID57 (0x1u << 25)
#define PMC_SLPWK_ASR1_PID58 (0x1u << 26)
#define PMC_SLPWK_ASR1_PID59 (0x1u << 27)
#define PMC_SLPWK_ASR1_PID60 (0x1u << 28)

#define PMC_SLPWK_AIPR_AIP (0x1u << 0)
# 346 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pwm.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pwm.h"
#define _SAMV71_PWM_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_pwm.h"
typedef struct {
  volatile uint32_t PWM_CMR;
  volatile uint32_t PWM_CDTY;
  volatile uint32_t PWM_CDTYUPD;
  volatile uint32_t PWM_CPRD;
  volatile uint32_t PWM_CPRDUPD;
  volatile const uint32_t PWM_CCNT;
  volatile uint32_t PWM_DT;
  volatile uint32_t PWM_DTUPD;
} PwmCh_num;

typedef struct {
  volatile uint32_t PWM_CMPV;
  volatile uint32_t PWM_CMPVUPD;
  volatile uint32_t PWM_CMPM;
  volatile uint32_t PWM_CMPMUPD;
} PwmCmp;

#define PWMCMP_NUMBER 8
#define PWMCH_NUM_NUMBER 4
typedef struct {
  volatile uint32_t PWM_CLK;
  volatile uint32_t PWM_ENA;
  volatile uint32_t PWM_DIS;
  volatile const uint32_t PWM_SR;
  volatile uint32_t PWM_IER1;
  volatile uint32_t PWM_IDR1;
  volatile const uint32_t PWM_IMR1;
  volatile const uint32_t PWM_ISR1;
  volatile uint32_t PWM_SCM;
  volatile uint32_t PWM_DMAR;
  volatile uint32_t PWM_SCUC;
  volatile uint32_t PWM_SCUP;
  volatile uint32_t PWM_SCUPUPD;
  volatile uint32_t PWM_IER2;
  volatile uint32_t PWM_IDR2;
  volatile const uint32_t PWM_IMR2;
  volatile const uint32_t PWM_ISR2;
  volatile uint32_t PWM_OOV;
  volatile uint32_t PWM_OS;
  volatile uint32_t PWM_OSS;
  volatile uint32_t PWM_OSC;
  volatile uint32_t PWM_OSSUPD;
  volatile uint32_t PWM_OSCUPD;
  volatile uint32_t PWM_FMR;
  volatile const uint32_t PWM_FSR;
  volatile uint32_t PWM_FCR;
  volatile uint32_t PWM_FPV1;
  volatile uint32_t PWM_FPE;
  volatile const uint32_t Reserved1[3];
  volatile uint32_t PWM_ELMR[8];
  volatile const uint32_t Reserved2[1];
  volatile uint32_t PWM_SSPR;
  volatile uint32_t PWM_SSPUP;
  volatile const uint32_t Reserved3[2];
  volatile uint32_t PWM_SMMR;
  volatile const uint32_t Reserved4[3];
  volatile uint32_t PWM_FPV2;
  volatile const uint32_t Reserved5[8];
  volatile uint32_t PWM_WPCR;
  volatile const uint32_t PWM_WPSR;
  volatile const uint32_t Reserved6[17];
       PwmCmp PWM_CMP[8];
  volatile const uint32_t Reserved7[20];
       PwmCh_num PWM_CH_NUM[4];
  volatile const uint32_t Reserved8[96];
  volatile uint32_t PWM_CMUPD0;
  volatile const uint32_t Reserved9[7];
  volatile uint32_t PWM_CMUPD1;
  volatile const uint32_t Reserved10[2];
  volatile uint32_t PWM_ETRG1;
  volatile uint32_t PWM_LEBR1;
  volatile const uint32_t Reserved11[3];
  volatile uint32_t PWM_CMUPD2;
  volatile const uint32_t Reserved12[2];
  volatile uint32_t PWM_ETRG2;
  volatile uint32_t PWM_LEBR2;
  volatile const uint32_t Reserved13[3];
  volatile uint32_t PWM_CMUPD3;
  volatile const uint32_t Reserved14[2];
  volatile uint32_t PWM_ETRG3;
  volatile uint32_t PWM_LEBR3;
  volatile const uint32_t Reserved15[6];
  volatile uint32_t PWM_ETRG4;
  volatile uint32_t PWM_LEBR4;
} Pwm;


#define PWM_CLK_DIVA_Pos 0
#define PWM_CLK_DIVA_Msk (0xffu << PWM_CLK_DIVA_Pos)
#define PWM_CLK_DIVA(value) ((PWM_CLK_DIVA_Msk & ((value) << PWM_CLK_DIVA_Pos)))
#define PWM_CLK_DIVA_CLKA_POFF (0x0u << 0)
#define PWM_CLK_DIVA_PREA (0x1u << 0)
#define PWM_CLK_PREA_Pos 8
#define PWM_CLK_PREA_Msk (0xfu << PWM_CLK_PREA_Pos)
#define PWM_CLK_PREA(value) ((PWM_CLK_PREA_Msk & ((value) << PWM_CLK_PREA_Pos)))
#define PWM_CLK_PREA_CLK (0x0u << 8)
#define PWM_CLK_PREA_CLK_DIV2 (0x1u << 8)
#define PWM_CLK_PREA_CLK_DIV4 (0x2u << 8)
#define PWM_CLK_PREA_CLK_DIV8 (0x3u << 8)
#define PWM_CLK_PREA_CLK_DIV16 (0x4u << 8)
#define PWM_CLK_PREA_CLK_DIV32 (0x5u << 8)
#define PWM_CLK_PREA_CLK_DIV64 (0x6u << 8)
#define PWM_CLK_PREA_CLK_DIV128 (0x7u << 8)
#define PWM_CLK_PREA_CLK_DIV256 (0x8u << 8)
#define PWM_CLK_PREA_CLK_DIV512 (0x9u << 8)
#define PWM_CLK_PREA_CLK_DIV1024 (0xAu << 8)
#define PWM_CLK_DIVB_Pos 16
#define PWM_CLK_DIVB_Msk (0xffu << PWM_CLK_DIVB_Pos)
#define PWM_CLK_DIVB(value) ((PWM_CLK_DIVB_Msk & ((value) << PWM_CLK_DIVB_Pos)))
#define PWM_CLK_DIVB_CLKB_POFF (0x0u << 16)
#define PWM_CLK_DIVB_PREB (0x1u << 16)
#define PWM_CLK_PREB_Pos 24
#define PWM_CLK_PREB_Msk (0xfu << PWM_CLK_PREB_Pos)
#define PWM_CLK_PREB(value) ((PWM_CLK_PREB_Msk & ((value) << PWM_CLK_PREB_Pos)))
#define PWM_CLK_PREB_CLK (0x0u << 24)
#define PWM_CLK_PREB_CLK_DIV2 (0x1u << 24)
#define PWM_CLK_PREB_CLK_DIV4 (0x2u << 24)
#define PWM_CLK_PREB_CLK_DIV8 (0x3u << 24)
#define PWM_CLK_PREB_CLK_DIV16 (0x4u << 24)
#define PWM_CLK_PREB_CLK_DIV32 (0x5u << 24)
#define PWM_CLK_PREB_CLK_DIV64 (0x6u << 24)
#define PWM_CLK_PREB_CLK_DIV128 (0x7u << 24)
#define PWM_CLK_PREB_CLK_DIV256 (0x8u << 24)
#define PWM_CLK_PREB_CLK_DIV512 (0x9u << 24)
#define PWM_CLK_PREB_CLK_DIV1024 (0xAu << 24)

#define PWM_ENA_CHID0 (0x1u << 0)
#define PWM_ENA_CHID1 (0x1u << 1)
#define PWM_ENA_CHID2 (0x1u << 2)
#define PWM_ENA_CHID3 (0x1u << 3)

#define PWM_DIS_CHID0 (0x1u << 0)
#define PWM_DIS_CHID1 (0x1u << 1)
#define PWM_DIS_CHID2 (0x1u << 2)
#define PWM_DIS_CHID3 (0x1u << 3)

#define PWM_SR_CHID0 (0x1u << 0)
#define PWM_SR_CHID1 (0x1u << 1)
#define PWM_SR_CHID2 (0x1u << 2)
#define PWM_SR_CHID3 (0x1u << 3)

#define PWM_IER1_CHID0 (0x1u << 0)
#define PWM_IER1_CHID1 (0x1u << 1)
#define PWM_IER1_CHID2 (0x1u << 2)
#define PWM_IER1_CHID3 (0x1u << 3)
#define PWM_IER1_FCHID0 (0x1u << 16)
#define PWM_IER1_FCHID1 (0x1u << 17)
#define PWM_IER1_FCHID2 (0x1u << 18)
#define PWM_IER1_FCHID3 (0x1u << 19)

#define PWM_IDR1_CHID0 (0x1u << 0)
#define PWM_IDR1_CHID1 (0x1u << 1)
#define PWM_IDR1_CHID2 (0x1u << 2)
#define PWM_IDR1_CHID3 (0x1u << 3)
#define PWM_IDR1_FCHID0 (0x1u << 16)
#define PWM_IDR1_FCHID1 (0x1u << 17)
#define PWM_IDR1_FCHID2 (0x1u << 18)
#define PWM_IDR1_FCHID3 (0x1u << 19)

#define PWM_IMR1_CHID0 (0x1u << 0)
#define PWM_IMR1_CHID1 (0x1u << 1)
#define PWM_IMR1_CHID2 (0x1u << 2)
#define PWM_IMR1_CHID3 (0x1u << 3)
#define PWM_IMR1_FCHID0 (0x1u << 16)
#define PWM_IMR1_FCHID1 (0x1u << 17)
#define PWM_IMR1_FCHID2 (0x1u << 18)
#define PWM_IMR1_FCHID3 (0x1u << 19)

#define PWM_ISR1_CHID0 (0x1u << 0)
#define PWM_ISR1_CHID1 (0x1u << 1)
#define PWM_ISR1_CHID2 (0x1u << 2)
#define PWM_ISR1_CHID3 (0x1u << 3)
#define PWM_ISR1_FCHID0 (0x1u << 16)
#define PWM_ISR1_FCHID1 (0x1u << 17)
#define PWM_ISR1_FCHID2 (0x1u << 18)
#define PWM_ISR1_FCHID3 (0x1u << 19)

#define PWM_SCM_SYNC0 (0x1u << 0)
#define PWM_SCM_SYNC1 (0x1u << 1)
#define PWM_SCM_SYNC2 (0x1u << 2)
#define PWM_SCM_SYNC3 (0x1u << 3)
#define PWM_SCM_UPDM_Pos 16
#define PWM_SCM_UPDM_Msk (0x3u << PWM_SCM_UPDM_Pos)
#define PWM_SCM_UPDM(value) ((PWM_SCM_UPDM_Msk & ((value) << PWM_SCM_UPDM_Pos)))
#define PWM_SCM_UPDM_MODE0 (0x0u << 16)
#define PWM_SCM_UPDM_MODE1 (0x1u << 16)
#define PWM_SCM_UPDM_MODE2 (0x2u << 16)
#define PWM_SCM_PTRM (0x1u << 20)
#define PWM_SCM_PTRCS_Pos 21
#define PWM_SCM_PTRCS_Msk (0x7u << PWM_SCM_PTRCS_Pos)
#define PWM_SCM_PTRCS(value) ((PWM_SCM_PTRCS_Msk & ((value) << PWM_SCM_PTRCS_Pos)))

#define PWM_DMAR_DMADUTY_Pos 0
#define PWM_DMAR_DMADUTY_Msk (0xffffffu << PWM_DMAR_DMADUTY_Pos)
#define PWM_DMAR_DMADUTY(value) ((PWM_DMAR_DMADUTY_Msk & ((value) << PWM_DMAR_DMADUTY_Pos)))

#define PWM_SCUC_UPDULOCK (0x1u << 0)

#define PWM_SCUP_UPR_Pos 0
#define PWM_SCUP_UPR_Msk (0xfu << PWM_SCUP_UPR_Pos)
#define PWM_SCUP_UPR(value) ((PWM_SCUP_UPR_Msk & ((value) << PWM_SCUP_UPR_Pos)))
#define PWM_SCUP_UPRCNT_Pos 4
#define PWM_SCUP_UPRCNT_Msk (0xfu << PWM_SCUP_UPRCNT_Pos)
#define PWM_SCUP_UPRCNT(value) ((PWM_SCUP_UPRCNT_Msk & ((value) << PWM_SCUP_UPRCNT_Pos)))

#define PWM_SCUPUPD_UPRUPD_Pos 0
#define PWM_SCUPUPD_UPRUPD_Msk (0xfu << PWM_SCUPUPD_UPRUPD_Pos)
#define PWM_SCUPUPD_UPRUPD(value) ((PWM_SCUPUPD_UPRUPD_Msk & ((value) << PWM_SCUPUPD_UPRUPD_Pos)))

#define PWM_IER2_WRDY (0x1u << 0)
#define PWM_IER2_UNRE (0x1u << 3)
#define PWM_IER2_CMPM0 (0x1u << 8)
#define PWM_IER2_CMPM1 (0x1u << 9)
#define PWM_IER2_CMPM2 (0x1u << 10)
#define PWM_IER2_CMPM3 (0x1u << 11)
#define PWM_IER2_CMPM4 (0x1u << 12)
#define PWM_IER2_CMPM5 (0x1u << 13)
#define PWM_IER2_CMPM6 (0x1u << 14)
#define PWM_IER2_CMPM7 (0x1u << 15)
#define PWM_IER2_CMPU0 (0x1u << 16)
#define PWM_IER2_CMPU1 (0x1u << 17)
#define PWM_IER2_CMPU2 (0x1u << 18)
#define PWM_IER2_CMPU3 (0x1u << 19)
#define PWM_IER2_CMPU4 (0x1u << 20)
#define PWM_IER2_CMPU5 (0x1u << 21)
#define PWM_IER2_CMPU6 (0x1u << 22)
#define PWM_IER2_CMPU7 (0x1u << 23)

#define PWM_IDR2_WRDY (0x1u << 0)
#define PWM_IDR2_UNRE (0x1u << 3)
#define PWM_IDR2_CMPM0 (0x1u << 8)
#define PWM_IDR2_CMPM1 (0x1u << 9)
#define PWM_IDR2_CMPM2 (0x1u << 10)
#define PWM_IDR2_CMPM3 (0x1u << 11)
#define PWM_IDR2_CMPM4 (0x1u << 12)
#define PWM_IDR2_CMPM5 (0x1u << 13)
#define PWM_IDR2_CMPM6 (0x1u << 14)
#define PWM_IDR2_CMPM7 (0x1u << 15)
#define PWM_IDR2_CMPU0 (0x1u << 16)
#define PWM_IDR2_CMPU1 (0x1u << 17)
#define PWM_IDR2_CMPU2 (0x1u << 18)
#define PWM_IDR2_CMPU3 (0x1u << 19)
#define PWM_IDR2_CMPU4 (0x1u << 20)
#define PWM_IDR2_CMPU5 (0x1u << 21)
#define PWM_IDR2_CMPU6 (0x1u << 22)
#define PWM_IDR2_CMPU7 (0x1u << 23)

#define PWM_IMR2_WRDY (0x1u << 0)
#define PWM_IMR2_UNRE (0x1u << 3)
#define PWM_IMR2_CMPM0 (0x1u << 8)
#define PWM_IMR2_CMPM1 (0x1u << 9)
#define PWM_IMR2_CMPM2 (0x1u << 10)
#define PWM_IMR2_CMPM3 (0x1u << 11)
#define PWM_IMR2_CMPM4 (0x1u << 12)
#define PWM_IMR2_CMPM5 (0x1u << 13)
#define PWM_IMR2_CMPM6 (0x1u << 14)
#define PWM_IMR2_CMPM7 (0x1u << 15)
#define PWM_IMR2_CMPU0 (0x1u << 16)
#define PWM_IMR2_CMPU1 (0x1u << 17)
#define PWM_IMR2_CMPU2 (0x1u << 18)
#define PWM_IMR2_CMPU3 (0x1u << 19)
#define PWM_IMR2_CMPU4 (0x1u << 20)
#define PWM_IMR2_CMPU5 (0x1u << 21)
#define PWM_IMR2_CMPU6 (0x1u << 22)
#define PWM_IMR2_CMPU7 (0x1u << 23)

#define PWM_ISR2_WRDY (0x1u << 0)
#define PWM_ISR2_UNRE (0x1u << 3)
#define PWM_ISR2_CMPM0 (0x1u << 8)
#define PWM_ISR2_CMPM1 (0x1u << 9)
#define PWM_ISR2_CMPM2 (0x1u << 10)
#define PWM_ISR2_CMPM3 (0x1u << 11)
#define PWM_ISR2_CMPM4 (0x1u << 12)
#define PWM_ISR2_CMPM5 (0x1u << 13)
#define PWM_ISR2_CMPM6 (0x1u << 14)
#define PWM_ISR2_CMPM7 (0x1u << 15)
#define PWM_ISR2_CMPU0 (0x1u << 16)
#define PWM_ISR2_CMPU1 (0x1u << 17)
#define PWM_ISR2_CMPU2 (0x1u << 18)
#define PWM_ISR2_CMPU3 (0x1u << 19)
#define PWM_ISR2_CMPU4 (0x1u << 20)
#define PWM_ISR2_CMPU5 (0x1u << 21)
#define PWM_ISR2_CMPU6 (0x1u << 22)
#define PWM_ISR2_CMPU7 (0x1u << 23)

#define PWM_OOV_OOVH0 (0x1u << 0)
#define PWM_OOV_OOVH1 (0x1u << 1)
#define PWM_OOV_OOVH2 (0x1u << 2)
#define PWM_OOV_OOVH3 (0x1u << 3)
#define PWM_OOV_OOVL0 (0x1u << 16)
#define PWM_OOV_OOVL1 (0x1u << 17)
#define PWM_OOV_OOVL2 (0x1u << 18)
#define PWM_OOV_OOVL3 (0x1u << 19)

#define PWM_OS_OSH0 (0x1u << 0)
#define PWM_OS_OSH1 (0x1u << 1)
#define PWM_OS_OSH2 (0x1u << 2)
#define PWM_OS_OSH3 (0x1u << 3)
#define PWM_OS_OSL0 (0x1u << 16)
#define PWM_OS_OSL1 (0x1u << 17)
#define PWM_OS_OSL2 (0x1u << 18)
#define PWM_OS_OSL3 (0x1u << 19)

#define PWM_OSS_OSSH0 (0x1u << 0)
#define PWM_OSS_OSSH1 (0x1u << 1)
#define PWM_OSS_OSSH2 (0x1u << 2)
#define PWM_OSS_OSSH3 (0x1u << 3)
#define PWM_OSS_OSSL0 (0x1u << 16)
#define PWM_OSS_OSSL1 (0x1u << 17)
#define PWM_OSS_OSSL2 (0x1u << 18)
#define PWM_OSS_OSSL3 (0x1u << 19)

#define PWM_OSC_OSCH0 (0x1u << 0)
#define PWM_OSC_OSCH1 (0x1u << 1)
#define PWM_OSC_OSCH2 (0x1u << 2)
#define PWM_OSC_OSCH3 (0x1u << 3)
#define PWM_OSC_OSCL0 (0x1u << 16)
#define PWM_OSC_OSCL1 (0x1u << 17)
#define PWM_OSC_OSCL2 (0x1u << 18)
#define PWM_OSC_OSCL3 (0x1u << 19)

#define PWM_OSSUPD_OSSUPH0 (0x1u << 0)
#define PWM_OSSUPD_OSSUPH1 (0x1u << 1)
#define PWM_OSSUPD_OSSUPH2 (0x1u << 2)
#define PWM_OSSUPD_OSSUPH3 (0x1u << 3)
#define PWM_OSSUPD_OSSUPL0 (0x1u << 16)
#define PWM_OSSUPD_OSSUPL1 (0x1u << 17)
#define PWM_OSSUPD_OSSUPL2 (0x1u << 18)
#define PWM_OSSUPD_OSSUPL3 (0x1u << 19)

#define PWM_OSCUPD_OSCUPH0 (0x1u << 0)
#define PWM_OSCUPD_OSCUPH1 (0x1u << 1)
#define PWM_OSCUPD_OSCUPH2 (0x1u << 2)
#define PWM_OSCUPD_OSCUPH3 (0x1u << 3)
#define PWM_OSCUPD_OSCUPL0 (0x1u << 16)
#define PWM_OSCUPD_OSCUPL1 (0x1u << 17)
#define PWM_OSCUPD_OSCUPL2 (0x1u << 18)
#define PWM_OSCUPD_OSCUPL3 (0x1u << 19)

#define PWM_FMR_FPOL_Pos 0
#define PWM_FMR_FPOL_Msk (0xffu << PWM_FMR_FPOL_Pos)
#define PWM_FMR_FPOL(value) ((PWM_FMR_FPOL_Msk & ((value) << PWM_FMR_FPOL_Pos)))
#define PWM_FMR_FMOD_Pos 8
#define PWM_FMR_FMOD_Msk (0xffu << PWM_FMR_FMOD_Pos)
#define PWM_FMR_FMOD(value) ((PWM_FMR_FMOD_Msk & ((value) << PWM_FMR_FMOD_Pos)))
#define PWM_FMR_FFIL_Pos 16
#define PWM_FMR_FFIL_Msk (0xffu << PWM_FMR_FFIL_Pos)
#define PWM_FMR_FFIL(value) ((PWM_FMR_FFIL_Msk & ((value) << PWM_FMR_FFIL_Pos)))

#define PWM_FSR_FIV_Pos 0
#define PWM_FSR_FIV_Msk (0xffu << PWM_FSR_FIV_Pos)
#define PWM_FSR_FS_Pos 8
#define PWM_FSR_FS_Msk (0xffu << PWM_FSR_FS_Pos)

#define PWM_FCR_FCLR_Pos 0
#define PWM_FCR_FCLR_Msk (0xffu << PWM_FCR_FCLR_Pos)
#define PWM_FCR_FCLR(value) ((PWM_FCR_FCLR_Msk & ((value) << PWM_FCR_FCLR_Pos)))

#define PWM_FPV1_FPVH0 (0x1u << 0)
#define PWM_FPV1_FPVH1 (0x1u << 1)
#define PWM_FPV1_FPVH2 (0x1u << 2)
#define PWM_FPV1_FPVH3 (0x1u << 3)
#define PWM_FPV1_FPVL0 (0x1u << 16)
#define PWM_FPV1_FPVL1 (0x1u << 17)
#define PWM_FPV1_FPVL2 (0x1u << 18)
#define PWM_FPV1_FPVL3 (0x1u << 19)

#define PWM_FPE_FPE0_Pos 0
#define PWM_FPE_FPE0_Msk (0xffu << PWM_FPE_FPE0_Pos)
#define PWM_FPE_FPE0(value) ((PWM_FPE_FPE0_Msk & ((value) << PWM_FPE_FPE0_Pos)))
#define PWM_FPE_FPE1_Pos 8
#define PWM_FPE_FPE1_Msk (0xffu << PWM_FPE_FPE1_Pos)
#define PWM_FPE_FPE1(value) ((PWM_FPE_FPE1_Msk & ((value) << PWM_FPE_FPE1_Pos)))
#define PWM_FPE_FPE2_Pos 16
#define PWM_FPE_FPE2_Msk (0xffu << PWM_FPE_FPE2_Pos)
#define PWM_FPE_FPE2(value) ((PWM_FPE_FPE2_Msk & ((value) << PWM_FPE_FPE2_Pos)))
#define PWM_FPE_FPE3_Pos 24
#define PWM_FPE_FPE3_Msk (0xffu << PWM_FPE_FPE3_Pos)
#define PWM_FPE_FPE3(value) ((PWM_FPE_FPE3_Msk & ((value) << PWM_FPE_FPE3_Pos)))

#define PWM_ELMR_CSEL0 (0x1u << 0)
#define PWM_ELMR_CSEL1 (0x1u << 1)
#define PWM_ELMR_CSEL2 (0x1u << 2)
#define PWM_ELMR_CSEL3 (0x1u << 3)
#define PWM_ELMR_CSEL4 (0x1u << 4)
#define PWM_ELMR_CSEL5 (0x1u << 5)
#define PWM_ELMR_CSEL6 (0x1u << 6)
#define PWM_ELMR_CSEL7 (0x1u << 7)

#define PWM_SSPR_SPRD_Pos 0
#define PWM_SSPR_SPRD_Msk (0xffffffu << PWM_SSPR_SPRD_Pos)
#define PWM_SSPR_SPRD(value) ((PWM_SSPR_SPRD_Msk & ((value) << PWM_SSPR_SPRD_Pos)))
#define PWM_SSPR_SPRDM (0x1u << 24)

#define PWM_SSPUP_SPRDUP_Pos 0
#define PWM_SSPUP_SPRDUP_Msk (0xffffffu << PWM_SSPUP_SPRDUP_Pos)
#define PWM_SSPUP_SPRDUP(value) ((PWM_SSPUP_SPRDUP_Msk & ((value) << PWM_SSPUP_SPRDUP_Pos)))

#define PWM_SMMR_GCEN0 (0x1u << 0)
#define PWM_SMMR_GCEN1 (0x1u << 1)
#define PWM_SMMR_DOWN0 (0x1u << 16)
#define PWM_SMMR_DOWN1 (0x1u << 17)

#define PWM_FPV2_FPZH0 (0x1u << 0)
#define PWM_FPV2_FPZH1 (0x1u << 1)
#define PWM_FPV2_FPZH2 (0x1u << 2)
#define PWM_FPV2_FPZH3 (0x1u << 3)
#define PWM_FPV2_FPZL0 (0x1u << 16)
#define PWM_FPV2_FPZL1 (0x1u << 17)
#define PWM_FPV2_FPZL2 (0x1u << 18)
#define PWM_FPV2_FPZL3 (0x1u << 19)

#define PWM_WPCR_WPCMD_Pos 0
#define PWM_WPCR_WPCMD_Msk (0x3u << PWM_WPCR_WPCMD_Pos)
#define PWM_WPCR_WPCMD(value) ((PWM_WPCR_WPCMD_Msk & ((value) << PWM_WPCR_WPCMD_Pos)))
#define PWM_WPCR_WPCMD_DISABLE_SW_PROT (0x0u << 0)
#define PWM_WPCR_WPCMD_ENABLE_SW_PROT (0x1u << 0)
#define PWM_WPCR_WPCMD_ENABLE_HW_PROT (0x2u << 0)
#define PWM_WPCR_WPRG0 (0x1u << 2)
#define PWM_WPCR_WPRG1 (0x1u << 3)
#define PWM_WPCR_WPRG2 (0x1u << 4)
#define PWM_WPCR_WPRG3 (0x1u << 5)
#define PWM_WPCR_WPRG4 (0x1u << 6)
#define PWM_WPCR_WPRG5 (0x1u << 7)
#define PWM_WPCR_WPKEY_Pos 8
#define PWM_WPCR_WPKEY_Msk (0xffffffu << PWM_WPCR_WPKEY_Pos)
#define PWM_WPCR_WPKEY(value) ((PWM_WPCR_WPKEY_Msk & ((value) << PWM_WPCR_WPKEY_Pos)))
#define PWM_WPCR_WPKEY_PASSWD (0x50574Du << 8)

#define PWM_WPSR_WPSWS0 (0x1u << 0)
#define PWM_WPSR_WPSWS1 (0x1u << 1)
#define PWM_WPSR_WPSWS2 (0x1u << 2)
#define PWM_WPSR_WPSWS3 (0x1u << 3)
#define PWM_WPSR_WPSWS4 (0x1u << 4)
#define PWM_WPSR_WPSWS5 (0x1u << 5)
#define PWM_WPSR_WPVS (0x1u << 7)
#define PWM_WPSR_WPHWS0 (0x1u << 8)
#define PWM_WPSR_WPHWS1 (0x1u << 9)
#define PWM_WPSR_WPHWS2 (0x1u << 10)
#define PWM_WPSR_WPHWS3 (0x1u << 11)
#define PWM_WPSR_WPHWS4 (0x1u << 12)
#define PWM_WPSR_WPHWS5 (0x1u << 13)
#define PWM_WPSR_WPVSRC_Pos 16
#define PWM_WPSR_WPVSRC_Msk (0xffffu << PWM_WPSR_WPVSRC_Pos)

#define PWM_CMPV_CV_Pos 0
#define PWM_CMPV_CV_Msk (0xffffffu << PWM_CMPV_CV_Pos)
#define PWM_CMPV_CV(value) ((PWM_CMPV_CV_Msk & ((value) << PWM_CMPV_CV_Pos)))
#define PWM_CMPV_CVM (0x1u << 24)

#define PWM_CMPVUPD_CVUPD_Pos 0
#define PWM_CMPVUPD_CVUPD_Msk (0xffffffu << PWM_CMPVUPD_CVUPD_Pos)
#define PWM_CMPVUPD_CVUPD(value) ((PWM_CMPVUPD_CVUPD_Msk & ((value) << PWM_CMPVUPD_CVUPD_Pos)))
#define PWM_CMPVUPD_CVMUPD (0x1u << 24)

#define PWM_CMPM_CEN (0x1u << 0)
#define PWM_CMPM_CTR_Pos 4
#define PWM_CMPM_CTR_Msk (0xfu << PWM_CMPM_CTR_Pos)
#define PWM_CMPM_CTR(value) ((PWM_CMPM_CTR_Msk & ((value) << PWM_CMPM_CTR_Pos)))
#define PWM_CMPM_CPR_Pos 8
#define PWM_CMPM_CPR_Msk (0xfu << PWM_CMPM_CPR_Pos)
#define PWM_CMPM_CPR(value) ((PWM_CMPM_CPR_Msk & ((value) << PWM_CMPM_CPR_Pos)))
#define PWM_CMPM_CPRCNT_Pos 12
#define PWM_CMPM_CPRCNT_Msk (0xfu << PWM_CMPM_CPRCNT_Pos)
#define PWM_CMPM_CPRCNT(value) ((PWM_CMPM_CPRCNT_Msk & ((value) << PWM_CMPM_CPRCNT_Pos)))
#define PWM_CMPM_CUPR_Pos 16
#define PWM_CMPM_CUPR_Msk (0xfu << PWM_CMPM_CUPR_Pos)
#define PWM_CMPM_CUPR(value) ((PWM_CMPM_CUPR_Msk & ((value) << PWM_CMPM_CUPR_Pos)))
#define PWM_CMPM_CUPRCNT_Pos 20
#define PWM_CMPM_CUPRCNT_Msk (0xfu << PWM_CMPM_CUPRCNT_Pos)
#define PWM_CMPM_CUPRCNT(value) ((PWM_CMPM_CUPRCNT_Msk & ((value) << PWM_CMPM_CUPRCNT_Pos)))

#define PWM_CMPMUPD_CENUPD (0x1u << 0)
#define PWM_CMPMUPD_CTRUPD_Pos 4
#define PWM_CMPMUPD_CTRUPD_Msk (0xfu << PWM_CMPMUPD_CTRUPD_Pos)
#define PWM_CMPMUPD_CTRUPD(value) ((PWM_CMPMUPD_CTRUPD_Msk & ((value) << PWM_CMPMUPD_CTRUPD_Pos)))
#define PWM_CMPMUPD_CPRUPD_Pos 8
#define PWM_CMPMUPD_CPRUPD_Msk (0xfu << PWM_CMPMUPD_CPRUPD_Pos)
#define PWM_CMPMUPD_CPRUPD(value) ((PWM_CMPMUPD_CPRUPD_Msk & ((value) << PWM_CMPMUPD_CPRUPD_Pos)))
#define PWM_CMPMUPD_CUPRUPD_Pos 16
#define PWM_CMPMUPD_CUPRUPD_Msk (0xfu << PWM_CMPMUPD_CUPRUPD_Pos)
#define PWM_CMPMUPD_CUPRUPD(value) ((PWM_CMPMUPD_CUPRUPD_Msk & ((value) << PWM_CMPMUPD_CUPRUPD_Pos)))

#define PWM_CMR_CPRE_Pos 0
#define PWM_CMR_CPRE_Msk (0xfu << PWM_CMR_CPRE_Pos)
#define PWM_CMR_CPRE(value) ((PWM_CMR_CPRE_Msk & ((value) << PWM_CMR_CPRE_Pos)))
#define PWM_CMR_CPRE_MCK (0x0u << 0)
#define PWM_CMR_CPRE_MCK_DIV_2 (0x1u << 0)
#define PWM_CMR_CPRE_MCK_DIV_4 (0x2u << 0)
#define PWM_CMR_CPRE_MCK_DIV_8 (0x3u << 0)
#define PWM_CMR_CPRE_MCK_DIV_16 (0x4u << 0)
#define PWM_CMR_CPRE_MCK_DIV_32 (0x5u << 0)
#define PWM_CMR_CPRE_MCK_DIV_64 (0x6u << 0)
#define PWM_CMR_CPRE_MCK_DIV_128 (0x7u << 0)
#define PWM_CMR_CPRE_MCK_DIV_256 (0x8u << 0)
#define PWM_CMR_CPRE_MCK_DIV_512 (0x9u << 0)
#define PWM_CMR_CPRE_MCK_DIV_1024 (0xAu << 0)
#define PWM_CMR_CPRE_CLKA (0xBu << 0)
#define PWM_CMR_CPRE_CLKB (0xCu << 0)
#define PWM_CMR_CALG (0x1u << 8)
#define PWM_CMR_CPOL (0x1u << 9)
#define PWM_CMR_CES (0x1u << 10)
#define PWM_CMR_UPDS (0x1u << 11)
#define PWM_CMR_DPOLI (0x1u << 12)
#define PWM_CMR_TCTS (0x1u << 13)
#define PWM_CMR_DTE (0x1u << 16)
#define PWM_CMR_DTHI (0x1u << 17)
#define PWM_CMR_DTLI (0x1u << 18)
#define PWM_CMR_PPM (0x1u << 19)

#define PWM_CDTY_CDTY_Pos 0
#define PWM_CDTY_CDTY_Msk (0xffffffu << PWM_CDTY_CDTY_Pos)
#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk & ((value) << PWM_CDTY_CDTY_Pos)))

#define PWM_CDTYUPD_CDTYUPD_Pos 0
#define PWM_CDTYUPD_CDTYUPD_Msk (0xffffffu << PWM_CDTYUPD_CDTYUPD_Pos)
#define PWM_CDTYUPD_CDTYUPD(value) ((PWM_CDTYUPD_CDTYUPD_Msk & ((value) << PWM_CDTYUPD_CDTYUPD_Pos)))

#define PWM_CPRD_CPRD_Pos 0
#define PWM_CPRD_CPRD_Msk (0xffffffu << PWM_CPRD_CPRD_Pos)
#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk & ((value) << PWM_CPRD_CPRD_Pos)))

#define PWM_CPRDUPD_CPRDUPD_Pos 0
#define PWM_CPRDUPD_CPRDUPD_Msk (0xffffffu << PWM_CPRDUPD_CPRDUPD_Pos)
#define PWM_CPRDUPD_CPRDUPD(value) ((PWM_CPRDUPD_CPRDUPD_Msk & ((value) << PWM_CPRDUPD_CPRDUPD_Pos)))

#define PWM_CCNT_CNT_Pos 0
#define PWM_CCNT_CNT_Msk (0xffffffu << PWM_CCNT_CNT_Pos)

#define PWM_DT_DTH_Pos 0
#define PWM_DT_DTH_Msk (0xffffu << PWM_DT_DTH_Pos)
#define PWM_DT_DTH(value) ((PWM_DT_DTH_Msk & ((value) << PWM_DT_DTH_Pos)))
#define PWM_DT_DTL_Pos 16
#define PWM_DT_DTL_Msk (0xffffu << PWM_DT_DTL_Pos)
#define PWM_DT_DTL(value) ((PWM_DT_DTL_Msk & ((value) << PWM_DT_DTL_Pos)))

#define PWM_DTUPD_DTHUPD_Pos 0
#define PWM_DTUPD_DTHUPD_Msk (0xffffu << PWM_DTUPD_DTHUPD_Pos)
#define PWM_DTUPD_DTHUPD(value) ((PWM_DTUPD_DTHUPD_Msk & ((value) << PWM_DTUPD_DTHUPD_Pos)))
#define PWM_DTUPD_DTLUPD_Pos 16
#define PWM_DTUPD_DTLUPD_Msk (0xffffu << PWM_DTUPD_DTLUPD_Pos)
#define PWM_DTUPD_DTLUPD(value) ((PWM_DTUPD_DTLUPD_Msk & ((value) << PWM_DTUPD_DTLUPD_Pos)))

#define PWM_CMUPD0_CPOLUP (0x1u << 9)
#define PWM_CMUPD0_CPOLINVUP (0x1u << 13)

#define PWM_CMUPD1_CPOLUP (0x1u << 9)
#define PWM_CMUPD1_CPOLINVUP (0x1u << 13)

#define PWM_ETRG1_MAXCNT_Pos 0
#define PWM_ETRG1_MAXCNT_Msk (0xffffffu << PWM_ETRG1_MAXCNT_Pos)
#define PWM_ETRG1_MAXCNT(value) ((PWM_ETRG1_MAXCNT_Msk & ((value) << PWM_ETRG1_MAXCNT_Pos)))
#define PWM_ETRG1_TRGMODE_Pos 24
#define PWM_ETRG1_TRGMODE_Msk (0x3u << PWM_ETRG1_TRGMODE_Pos)
#define PWM_ETRG1_TRGMODE(value) ((PWM_ETRG1_TRGMODE_Msk & ((value) << PWM_ETRG1_TRGMODE_Pos)))
#define PWM_ETRG1_TRGMODE_OFF (0x0u << 24)
#define PWM_ETRG1_TRGMODE_MODE1 (0x1u << 24)
#define PWM_ETRG1_TRGMODE_MODE2 (0x2u << 24)
#define PWM_ETRG1_TRGMODE_MODE3 (0x3u << 24)
#define PWM_ETRG1_TRGEDGE (0x1u << 28)
#define PWM_ETRG1_TRGEDGE_FALLING_ZERO (0x0u << 28)
#define PWM_ETRG1_TRGEDGE_RISING_ONE (0x1u << 28)
#define PWM_ETRG1_TRGFILT (0x1u << 29)
#define PWM_ETRG1_TRGSRC (0x1u << 30)
#define PWM_ETRG1_RFEN (0x1u << 31)

#define PWM_LEBR1_LEBDELAY_Pos 0
#define PWM_LEBR1_LEBDELAY_Msk (0x7fu << PWM_LEBR1_LEBDELAY_Pos)
#define PWM_LEBR1_LEBDELAY(value) ((PWM_LEBR1_LEBDELAY_Msk & ((value) << PWM_LEBR1_LEBDELAY_Pos)))
#define PWM_LEBR1_PWMLFEN (0x1u << 16)
#define PWM_LEBR1_PWMLREN (0x1u << 17)
#define PWM_LEBR1_PWMHFEN (0x1u << 18)
#define PWM_LEBR1_PWMHREN (0x1u << 19)

#define PWM_CMUPD2_CPOLUP (0x1u << 9)
#define PWM_CMUPD2_CPOLINVUP (0x1u << 13)

#define PWM_ETRG2_MAXCNT_Pos 0
#define PWM_ETRG2_MAXCNT_Msk (0xffffffu << PWM_ETRG2_MAXCNT_Pos)
#define PWM_ETRG2_MAXCNT(value) ((PWM_ETRG2_MAXCNT_Msk & ((value) << PWM_ETRG2_MAXCNT_Pos)))
#define PWM_ETRG2_TRGMODE_Pos 24
#define PWM_ETRG2_TRGMODE_Msk (0x3u << PWM_ETRG2_TRGMODE_Pos)
#define PWM_ETRG2_TRGMODE(value) ((PWM_ETRG2_TRGMODE_Msk & ((value) << PWM_ETRG2_TRGMODE_Pos)))
#define PWM_ETRG2_TRGMODE_OFF (0x0u << 24)
#define PWM_ETRG2_TRGMODE_MODE1 (0x1u << 24)
#define PWM_ETRG2_TRGMODE_MODE2 (0x2u << 24)
#define PWM_ETRG2_TRGMODE_MODE3 (0x3u << 24)
#define PWM_ETRG2_TRGEDGE (0x1u << 28)
#define PWM_ETRG2_TRGEDGE_FALLING_ZERO (0x0u << 28)
#define PWM_ETRG2_TRGEDGE_RISING_ONE (0x1u << 28)
#define PWM_ETRG2_TRGFILT (0x1u << 29)
#define PWM_ETRG2_TRGSRC (0x1u << 30)
#define PWM_ETRG2_RFEN (0x1u << 31)

#define PWM_LEBR2_LEBDELAY_Pos 0
#define PWM_LEBR2_LEBDELAY_Msk (0x7fu << PWM_LEBR2_LEBDELAY_Pos)
#define PWM_LEBR2_LEBDELAY(value) ((PWM_LEBR2_LEBDELAY_Msk & ((value) << PWM_LEBR2_LEBDELAY_Pos)))
#define PWM_LEBR2_PWMLFEN (0x1u << 16)
#define PWM_LEBR2_PWMLREN (0x1u << 17)
#define PWM_LEBR2_PWMHFEN (0x1u << 18)
#define PWM_LEBR2_PWMHREN (0x1u << 19)

#define PWM_CMUPD3_CPOLUP (0x1u << 9)
#define PWM_CMUPD3_CPOLINVUP (0x1u << 13)

#define PWM_ETRG3_MAXCNT_Pos 0
#define PWM_ETRG3_MAXCNT_Msk (0xffffffu << PWM_ETRG3_MAXCNT_Pos)
#define PWM_ETRG3_MAXCNT(value) ((PWM_ETRG3_MAXCNT_Msk & ((value) << PWM_ETRG3_MAXCNT_Pos)))
#define PWM_ETRG3_TRGMODE_Pos 24
#define PWM_ETRG3_TRGMODE_Msk (0x3u << PWM_ETRG3_TRGMODE_Pos)
#define PWM_ETRG3_TRGMODE(value) ((PWM_ETRG3_TRGMODE_Msk & ((value) << PWM_ETRG3_TRGMODE_Pos)))
#define PWM_ETRG3_TRGMODE_OFF (0x0u << 24)
#define PWM_ETRG3_TRGMODE_MODE1 (0x1u << 24)
#define PWM_ETRG3_TRGMODE_MODE2 (0x2u << 24)
#define PWM_ETRG3_TRGMODE_MODE3 (0x3u << 24)
#define PWM_ETRG3_TRGEDGE (0x1u << 28)
#define PWM_ETRG3_TRGEDGE_FALLING_ZERO (0x0u << 28)
#define PWM_ETRG3_TRGEDGE_RISING_ONE (0x1u << 28)
#define PWM_ETRG3_TRGFILT (0x1u << 29)
#define PWM_ETRG3_TRGSRC (0x1u << 30)
#define PWM_ETRG3_RFEN (0x1u << 31)

#define PWM_LEBR3_LEBDELAY_Pos 0
#define PWM_LEBR3_LEBDELAY_Msk (0x7fu << PWM_LEBR3_LEBDELAY_Pos)
#define PWM_LEBR3_LEBDELAY(value) ((PWM_LEBR3_LEBDELAY_Msk & ((value) << PWM_LEBR3_LEBDELAY_Pos)))
#define PWM_LEBR3_PWMLFEN (0x1u << 16)
#define PWM_LEBR3_PWMLREN (0x1u << 17)
#define PWM_LEBR3_PWMHFEN (0x1u << 18)
#define PWM_LEBR3_PWMHREN (0x1u << 19)

#define PWM_ETRG4_MAXCNT_Pos 0
#define PWM_ETRG4_MAXCNT_Msk (0xffffffu << PWM_ETRG4_MAXCNT_Pos)
#define PWM_ETRG4_MAXCNT(value) ((PWM_ETRG4_MAXCNT_Msk & ((value) << PWM_ETRG4_MAXCNT_Pos)))
#define PWM_ETRG4_TRGMODE_Pos 24
#define PWM_ETRG4_TRGMODE_Msk (0x3u << PWM_ETRG4_TRGMODE_Pos)
#define PWM_ETRG4_TRGMODE(value) ((PWM_ETRG4_TRGMODE_Msk & ((value) << PWM_ETRG4_TRGMODE_Pos)))
#define PWM_ETRG4_TRGMODE_OFF (0x0u << 24)
#define PWM_ETRG4_TRGMODE_MODE1 (0x1u << 24)
#define PWM_ETRG4_TRGMODE_MODE2 (0x2u << 24)
#define PWM_ETRG4_TRGMODE_MODE3 (0x3u << 24)
#define PWM_ETRG4_TRGEDGE (0x1u << 28)
#define PWM_ETRG4_TRGEDGE_FALLING_ZERO (0x0u << 28)
#define PWM_ETRG4_TRGEDGE_RISING_ONE (0x1u << 28)
#define PWM_ETRG4_TRGFILT (0x1u << 29)
#define PWM_ETRG4_TRGSRC (0x1u << 30)
#define PWM_ETRG4_RFEN (0x1u << 31)

#define PWM_LEBR4_LEBDELAY_Pos 0
#define PWM_LEBR4_LEBDELAY_Msk (0x7fu << PWM_LEBR4_LEBDELAY_Pos)
#define PWM_LEBR4_LEBDELAY(value) ((PWM_LEBR4_LEBDELAY_Msk & ((value) << PWM_LEBR4_LEBDELAY_Pos)))
#define PWM_LEBR4_PWMLFEN (0x1u << 16)
#define PWM_LEBR4_PWMLREN (0x1u << 17)
#define PWM_LEBR4_PWMHFEN (0x1u << 18)
#define PWM_LEBR4_PWMHREN (0x1u << 19)
# 347 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_qspi.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_qspi.h"
#define _SAMV71_QSPI_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_qspi.h"
typedef struct {
  volatile uint32_t QSPI_CR;
  volatile uint32_t QSPI_MR;
  volatile const uint32_t QSPI_RDR;
  volatile uint32_t QSPI_TDR;
  volatile const uint32_t QSPI_SR;
  volatile uint32_t QSPI_IER;
  volatile uint32_t QSPI_IDR;
  volatile const uint32_t QSPI_IMR;
  volatile uint32_t QSPI_SCR;
  volatile const uint32_t Reserved1[3];
  volatile uint32_t QSPI_IAR;
  volatile uint32_t QSPI_ICR;
  volatile uint32_t QSPI_IFR;
  volatile const uint32_t Reserved2[1];
  volatile uint32_t QSPI_SMR;
  volatile uint32_t QSPI_SKR;
  volatile const uint32_t Reserved3[39];
  volatile uint32_t QSPI_WPMR;
  volatile const uint32_t QSPI_WPSR;
} Qspi;


#define QSPI_CR_QSPIEN (0x1u << 0)
#define QSPI_CR_QSPIDIS (0x1u << 1)
#define QSPI_CR_SWRST (0x1u << 7)
#define QSPI_CR_LASTXFER (0x1u << 24)

#define QSPI_MR_SMM (0x1u << 0)
#define QSPI_MR_SMM_SPI (0x0u << 0)
#define QSPI_MR_SMM_MEMORY (0x1u << 0)
#define QSPI_MR_LLB (0x1u << 1)
#define QSPI_MR_LLB_DISABLED (0x0u << 1)
#define QSPI_MR_LLB_ENABLED (0x1u << 1)
#define QSPI_MR_WDRBT (0x1u << 2)
#define QSPI_MR_WDRBT_DISABLED (0x0u << 2)
#define QSPI_MR_WDRBT_ENABLED (0x1u << 2)
#define QSPI_MR_CSMODE_Pos 4
#define QSPI_MR_CSMODE_Msk (0x3u << QSPI_MR_CSMODE_Pos)
#define QSPI_MR_CSMODE(value) ((QSPI_MR_CSMODE_Msk & ((value) << QSPI_MR_CSMODE_Pos)))
#define QSPI_MR_CSMODE_NOT_RELOADED (0x0u << 4)
#define QSPI_MR_CSMODE_LASTXFER (0x1u << 4)
#define QSPI_MR_CSMODE_SYSTEMATICALLY (0x2u << 4)
#define QSPI_MR_NBBITS_Pos 8
#define QSPI_MR_NBBITS_Msk (0xfu << QSPI_MR_NBBITS_Pos)
#define QSPI_MR_NBBITS(value) ((QSPI_MR_NBBITS_Msk & ((value) << QSPI_MR_NBBITS_Pos)))
#define QSPI_MR_NBBITS_8_BIT (0x0u << 8)
#define QSPI_MR_NBBITS_9_BIT (0x1u << 8)
#define QSPI_MR_NBBITS_10_BIT (0x2u << 8)
#define QSPI_MR_NBBITS_11_BIT (0x3u << 8)
#define QSPI_MR_NBBITS_12_BIT (0x4u << 8)
#define QSPI_MR_NBBITS_13_BIT (0x5u << 8)
#define QSPI_MR_NBBITS_14_BIT (0x6u << 8)
#define QSPI_MR_NBBITS_15_BIT (0x7u << 8)
#define QSPI_MR_NBBITS_16_BIT (0x8u << 8)
#define QSPI_MR_DLYBCT_Pos 16
#define QSPI_MR_DLYBCT_Msk (0xffu << QSPI_MR_DLYBCT_Pos)
#define QSPI_MR_DLYBCT(value) ((QSPI_MR_DLYBCT_Msk & ((value) << QSPI_MR_DLYBCT_Pos)))
#define QSPI_MR_DLYCS_Pos 24
#define QSPI_MR_DLYCS_Msk (0xffu << QSPI_MR_DLYCS_Pos)
#define QSPI_MR_DLYCS(value) ((QSPI_MR_DLYCS_Msk & ((value) << QSPI_MR_DLYCS_Pos)))

#define QSPI_RDR_RD_Pos 0
#define QSPI_RDR_RD_Msk (0xffffu << QSPI_RDR_RD_Pos)

#define QSPI_TDR_TD_Pos 0
#define QSPI_TDR_TD_Msk (0xffffu << QSPI_TDR_TD_Pos)
#define QSPI_TDR_TD(value) ((QSPI_TDR_TD_Msk & ((value) << QSPI_TDR_TD_Pos)))

#define QSPI_SR_RDRF (0x1u << 0)
#define QSPI_SR_TDRE (0x1u << 1)
#define QSPI_SR_TXEMPTY (0x1u << 2)
#define QSPI_SR_OVRES (0x1u << 3)
#define QSPI_SR_CSR (0x1u << 8)
#define QSPI_SR_CSS (0x1u << 9)
#define QSPI_SR_INSTRE (0x1u << 10)
#define QSPI_SR_QSPIENS (0x1u << 24)

#define QSPI_IER_RDRF (0x1u << 0)
#define QSPI_IER_TDRE (0x1u << 1)
#define QSPI_IER_TXEMPTY (0x1u << 2)
#define QSPI_IER_OVRES (0x1u << 3)
#define QSPI_IER_CSR (0x1u << 8)
#define QSPI_IER_CSS (0x1u << 9)
#define QSPI_IER_INSTRE (0x1u << 10)

#define QSPI_IDR_RDRF (0x1u << 0)
#define QSPI_IDR_TDRE (0x1u << 1)
#define QSPI_IDR_TXEMPTY (0x1u << 2)
#define QSPI_IDR_OVRES (0x1u << 3)
#define QSPI_IDR_CSR (0x1u << 8)
#define QSPI_IDR_CSS (0x1u << 9)
#define QSPI_IDR_INSTRE (0x1u << 10)

#define QSPI_IMR_RDRF (0x1u << 0)
#define QSPI_IMR_TDRE (0x1u << 1)
#define QSPI_IMR_TXEMPTY (0x1u << 2)
#define QSPI_IMR_OVRES (0x1u << 3)
#define QSPI_IMR_CSR (0x1u << 8)
#define QSPI_IMR_CSS (0x1u << 9)
#define QSPI_IMR_INSTRE (0x1u << 10)

#define QSPI_SCR_CPOL (0x1u << 0)
#define QSPI_SCR_CPHA (0x1u << 1)
#define QSPI_SCR_SCBR_Pos 8
#define QSPI_SCR_SCBR_Msk (0xffu << QSPI_SCR_SCBR_Pos)
#define QSPI_SCR_SCBR(value) ((QSPI_SCR_SCBR_Msk & ((value) << QSPI_SCR_SCBR_Pos)))
#define QSPI_SCR_DLYBS_Pos 16
#define QSPI_SCR_DLYBS_Msk (0xffu << QSPI_SCR_DLYBS_Pos)
#define QSPI_SCR_DLYBS(value) ((QSPI_SCR_DLYBS_Msk & ((value) << QSPI_SCR_DLYBS_Pos)))

#define QSPI_IAR_ADDR_Pos 0
#define QSPI_IAR_ADDR_Msk (0xffffffffu << QSPI_IAR_ADDR_Pos)
#define QSPI_IAR_ADDR(value) ((QSPI_IAR_ADDR_Msk & ((value) << QSPI_IAR_ADDR_Pos)))

#define QSPI_ICR_INST_Pos 0
#define QSPI_ICR_INST_Msk (0xffu << QSPI_ICR_INST_Pos)
#define QSPI_ICR_INST(value) ((QSPI_ICR_INST_Msk & ((value) << QSPI_ICR_INST_Pos)))
#define QSPI_ICR_OPT_Pos 16
#define QSPI_ICR_OPT_Msk (0xffu << QSPI_ICR_OPT_Pos)
#define QSPI_ICR_OPT(value) ((QSPI_ICR_OPT_Msk & ((value) << QSPI_ICR_OPT_Pos)))

#define QSPI_IFR_WIDTH_Pos 0
#define QSPI_IFR_WIDTH_Msk (0x7u << QSPI_IFR_WIDTH_Pos)
#define QSPI_IFR_WIDTH(value) ((QSPI_IFR_WIDTH_Msk & ((value) << QSPI_IFR_WIDTH_Pos)))
#define QSPI_IFR_WIDTH_SINGLE_BIT_SPI (0x0u << 0)
#define QSPI_IFR_WIDTH_DUAL_OUTPUT (0x1u << 0)
#define QSPI_IFR_WIDTH_QUAD_OUTPUT (0x2u << 0)
#define QSPI_IFR_WIDTH_DUAL_IO (0x3u << 0)
#define QSPI_IFR_WIDTH_QUAD_IO (0x4u << 0)
#define QSPI_IFR_WIDTH_DUAL_CMD (0x5u << 0)
#define QSPI_IFR_WIDTH_QUAD_CMD (0x6u << 0)
#define QSPI_IFR_INSTEN (0x1u << 4)
#define QSPI_IFR_ADDREN (0x1u << 5)
#define QSPI_IFR_OPTEN (0x1u << 6)
#define QSPI_IFR_DATAEN (0x1u << 7)
#define QSPI_IFR_OPTL_Pos 8
#define QSPI_IFR_OPTL_Msk (0x3u << QSPI_IFR_OPTL_Pos)
#define QSPI_IFR_OPTL(value) ((QSPI_IFR_OPTL_Msk & ((value) << QSPI_IFR_OPTL_Pos)))
#define QSPI_IFR_OPTL_OPTION_1BIT (0x0u << 8)
#define QSPI_IFR_OPTL_OPTION_2BIT (0x1u << 8)
#define QSPI_IFR_OPTL_OPTION_4BIT (0x2u << 8)
#define QSPI_IFR_OPTL_OPTION_8BIT (0x3u << 8)
#define QSPI_IFR_ADDRL (0x1u << 10)
#define QSPI_IFR_ADDRL_24_BIT (0x0u << 10)
#define QSPI_IFR_ADDRL_32_BIT (0x1u << 10)
#define QSPI_IFR_TFRTYP_Pos 12
#define QSPI_IFR_TFRTYP_Msk (0x3u << QSPI_IFR_TFRTYP_Pos)
#define QSPI_IFR_TFRTYP(value) ((QSPI_IFR_TFRTYP_Msk & ((value) << QSPI_IFR_TFRTYP_Pos)))
#define QSPI_IFR_TFRTYP_TRSFR_READ (0x0u << 12)
#define QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY (0x1u << 12)
#define QSPI_IFR_TFRTYP_TRSFR_WRITE (0x2u << 12)
#define QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY (0x3u << 12)
#define QSPI_IFR_CRM (0x1u << 14)
#define QSPI_IFR_CRM_DISABLED (0x0u << 14)
#define QSPI_IFR_CRM_ENABLED (0x1u << 14)
#define QSPI_IFR_NBDUM_Pos 16
#define QSPI_IFR_NBDUM_Msk (0x1fu << QSPI_IFR_NBDUM_Pos)
#define QSPI_IFR_NBDUM(value) ((QSPI_IFR_NBDUM_Msk & ((value) << QSPI_IFR_NBDUM_Pos)))

#define QSPI_SMR_SCREN (0x1u << 0)
#define QSPI_SMR_SCREN_DISABLED (0x0u << 0)
#define QSPI_SMR_SCREN_ENABLED (0x1u << 0)
#define QSPI_SMR_RVDIS (0x1u << 1)

#define QSPI_SKR_USRK_Pos 0
#define QSPI_SKR_USRK_Msk (0xffffffffu << QSPI_SKR_USRK_Pos)
#define QSPI_SKR_USRK(value) ((QSPI_SKR_USRK_Msk & ((value) << QSPI_SKR_USRK_Pos)))

#define QSPI_WPMR_WPEN (0x1u << 0)
#define QSPI_WPMR_WPKEY_Pos 8
#define QSPI_WPMR_WPKEY_Msk (0xffffffu << QSPI_WPMR_WPKEY_Pos)
#define QSPI_WPMR_WPKEY(value) ((QSPI_WPMR_WPKEY_Msk & ((value) << QSPI_WPMR_WPKEY_Pos)))
#define QSPI_WPMR_WPKEY_PASSWD (0x515350u << 8)

#define QSPI_WPSR_WPVS (0x1u << 0)
#define QSPI_WPSR_WPVSRC_Pos 8
#define QSPI_WPSR_WPVSRC_Msk (0xffu << QSPI_WPSR_WPVSRC_Pos)
# 348 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rstc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rstc.h"
#define _SAMV71_RSTC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rstc.h"
typedef struct {
  volatile uint32_t RSTC_CR;
  volatile const uint32_t RSTC_SR;
  volatile uint32_t RSTC_MR;
} Rstc;


#define RSTC_CR_PROCRST (0x1u << 0)
#define RSTC_CR_EXTRST (0x1u << 3)
#define RSTC_CR_KEY_Pos 24
#define RSTC_CR_KEY_Msk (0xffu << RSTC_CR_KEY_Pos)
#define RSTC_CR_KEY(value) ((RSTC_CR_KEY_Msk & ((value) << RSTC_CR_KEY_Pos)))
#define RSTC_CR_KEY_PASSWD (0xA5u << 24)

#define RSTC_SR_URSTS (0x1u << 0)
#define RSTC_SR_RSTTYP_Pos 8
#define RSTC_SR_RSTTYP_Msk (0x7u << RSTC_SR_RSTTYP_Pos)
#define RSTC_SR_RSTTYP_GENERAL_RST (0x0u << 8)
#define RSTC_SR_RSTTYP_BACKUP_RST (0x1u << 8)
#define RSTC_SR_RSTTYP_WDT_RST (0x2u << 8)
#define RSTC_SR_RSTTYP_SOFT_RST (0x3u << 8)
#define RSTC_SR_RSTTYP_USER_RST (0x4u << 8)
#define RSTC_SR_NRSTL (0x1u << 16)
#define RSTC_SR_SRCMP (0x1u << 17)

#define RSTC_MR_URSTEN (0x1u << 0)
#define RSTC_MR_URSTIEN (0x1u << 4)
#define RSTC_MR_ERSTL_Pos 8
#define RSTC_MR_ERSTL_Msk (0xfu << RSTC_MR_ERSTL_Pos)
#define RSTC_MR_ERSTL(value) ((RSTC_MR_ERSTL_Msk & ((value) << RSTC_MR_ERSTL_Pos)))
#define RSTC_MR_KEY_Pos 24
#define RSTC_MR_KEY_Msk (0xffu << RSTC_MR_KEY_Pos)
#define RSTC_MR_KEY(value) ((RSTC_MR_KEY_Msk & ((value) << RSTC_MR_KEY_Pos)))
#define RSTC_MR_KEY_PASSWD (0xA5u << 24)
# 349 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rswdt.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rswdt.h"
#define _SAMV71_RSWDT_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rswdt.h"
typedef struct {
  volatile uint32_t RSWDT_CR;
  volatile uint32_t RSWDT_MR;
  volatile const uint32_t RSWDT_SR;
} Rswdt;


#define RSWDT_CR_WDRSTT (0x1u << 0)
#define RSWDT_CR_KEY_Pos 24
#define RSWDT_CR_KEY_Msk (0xffu << RSWDT_CR_KEY_Pos)
#define RSWDT_CR_KEY(value) ((RSWDT_CR_KEY_Msk & ((value) << RSWDT_CR_KEY_Pos)))
#define RSWDT_CR_KEY_PASSWD (0xC4u << 24)

#define RSWDT_MR_WDV_Pos 0
#define RSWDT_MR_WDV_Msk (0xfffu << RSWDT_MR_WDV_Pos)
#define RSWDT_MR_WDV(value) ((RSWDT_MR_WDV_Msk & ((value) << RSWDT_MR_WDV_Pos)))
#define RSWDT_MR_WDFIEN (0x1u << 12)
#define RSWDT_MR_WDRSTEN (0x1u << 13)
#define RSWDT_MR_WDRPROC (0x1u << 14)
#define RSWDT_MR_WDDIS (0x1u << 15)
#define RSWDT_MR_ALLONES_Pos 16
#define RSWDT_MR_ALLONES_Msk (0xfffu << RSWDT_MR_ALLONES_Pos)
#define RSWDT_MR_ALLONES(value) ((RSWDT_MR_ALLONES_Msk & ((value) << RSWDT_MR_ALLONES_Pos)))
#define RSWDT_MR_WDDBGHLT (0x1u << 28)
#define RSWDT_MR_WDIDLEHLT (0x1u << 29)

#define RSWDT_SR_WDUNF (0x1u << 0)
# 350 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rtc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rtc.h"
#define _SAMV71_RTC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rtc.h"
typedef struct {
  volatile uint32_t RTC_CR;
  volatile uint32_t RTC_MR;
  volatile uint32_t RTC_TIMR;
  volatile uint32_t RTC_CALR;
  volatile uint32_t RTC_TIMALR;
  volatile uint32_t RTC_CALALR;
  volatile const uint32_t RTC_SR;
  volatile uint32_t RTC_SCCR;
  volatile uint32_t RTC_IER;
  volatile uint32_t RTC_IDR;
  volatile const uint32_t RTC_IMR;
  volatile const uint32_t RTC_VER;
} Rtc;


#define RTC_CR_UPDTIM (0x1u << 0)
#define RTC_CR_UPDCAL (0x1u << 1)
#define RTC_CR_TIMEVSEL_Pos 8
#define RTC_CR_TIMEVSEL_Msk (0x3u << RTC_CR_TIMEVSEL_Pos)
#define RTC_CR_TIMEVSEL(value) ((RTC_CR_TIMEVSEL_Msk & ((value) << RTC_CR_TIMEVSEL_Pos)))
#define RTC_CR_TIMEVSEL_MINUTE (0x0u << 8)
#define RTC_CR_TIMEVSEL_HOUR (0x1u << 8)
#define RTC_CR_TIMEVSEL_MIDNIGHT (0x2u << 8)
#define RTC_CR_TIMEVSEL_NOON (0x3u << 8)
#define RTC_CR_CALEVSEL_Pos 16
#define RTC_CR_CALEVSEL_Msk (0x3u << RTC_CR_CALEVSEL_Pos)
#define RTC_CR_CALEVSEL(value) ((RTC_CR_CALEVSEL_Msk & ((value) << RTC_CR_CALEVSEL_Pos)))
#define RTC_CR_CALEVSEL_WEEK (0x0u << 16)
#define RTC_CR_CALEVSEL_MONTH (0x1u << 16)
#define RTC_CR_CALEVSEL_YEAR (0x2u << 16)

#define RTC_MR_HRMOD (0x1u << 0)
#define RTC_MR_PERSIAN (0x1u << 1)
#define RTC_MR_NEGPPM (0x1u << 4)
#define RTC_MR_CORRECTION_Pos 8
#define RTC_MR_CORRECTION_Msk (0x7fu << RTC_MR_CORRECTION_Pos)
#define RTC_MR_CORRECTION(value) ((RTC_MR_CORRECTION_Msk & ((value) << RTC_MR_CORRECTION_Pos)))
#define RTC_MR_HIGHPPM (0x1u << 15)
#define RTC_MR_OUT0_Pos 16
#define RTC_MR_OUT0_Msk (0x7u << RTC_MR_OUT0_Pos)
#define RTC_MR_OUT0(value) ((RTC_MR_OUT0_Msk & ((value) << RTC_MR_OUT0_Pos)))
#define RTC_MR_OUT0_NO_WAVE (0x0u << 16)
#define RTC_MR_OUT0_FREQ1HZ (0x1u << 16)
#define RTC_MR_OUT0_FREQ32HZ (0x2u << 16)
#define RTC_MR_OUT0_FREQ64HZ (0x3u << 16)
#define RTC_MR_OUT0_FREQ512HZ (0x4u << 16)
#define RTC_MR_OUT0_ALARM_TOGGLE (0x5u << 16)
#define RTC_MR_OUT0_ALARM_FLAG (0x6u << 16)
#define RTC_MR_OUT0_PROG_PULSE (0x7u << 16)
#define RTC_MR_OUT1_Pos 20
#define RTC_MR_OUT1_Msk (0x7u << RTC_MR_OUT1_Pos)
#define RTC_MR_OUT1(value) ((RTC_MR_OUT1_Msk & ((value) << RTC_MR_OUT1_Pos)))
#define RTC_MR_OUT1_NO_WAVE (0x0u << 20)
#define RTC_MR_OUT1_FREQ1HZ (0x1u << 20)
#define RTC_MR_OUT1_FREQ32HZ (0x2u << 20)
#define RTC_MR_OUT1_FREQ64HZ (0x3u << 20)
#define RTC_MR_OUT1_FREQ512HZ (0x4u << 20)
#define RTC_MR_OUT1_ALARM_TOGGLE (0x5u << 20)
#define RTC_MR_OUT1_ALARM_FLAG (0x6u << 20)
#define RTC_MR_OUT1_PROG_PULSE (0x7u << 20)
#define RTC_MR_THIGH_Pos 24
#define RTC_MR_THIGH_Msk (0x7u << RTC_MR_THIGH_Pos)
#define RTC_MR_THIGH(value) ((RTC_MR_THIGH_Msk & ((value) << RTC_MR_THIGH_Pos)))
#define RTC_MR_THIGH_H_31MS (0x0u << 24)
#define RTC_MR_THIGH_H_16MS (0x1u << 24)
#define RTC_MR_THIGH_H_4MS (0x2u << 24)
#define RTC_MR_THIGH_H_976US (0x3u << 24)
#define RTC_MR_THIGH_H_488US (0x4u << 24)
#define RTC_MR_THIGH_H_122US (0x5u << 24)
#define RTC_MR_THIGH_H_30US (0x6u << 24)
#define RTC_MR_THIGH_H_15US (0x7u << 24)
#define RTC_MR_TPERIOD_Pos 28
#define RTC_MR_TPERIOD_Msk (0x3u << RTC_MR_TPERIOD_Pos)
#define RTC_MR_TPERIOD(value) ((RTC_MR_TPERIOD_Msk & ((value) << RTC_MR_TPERIOD_Pos)))
#define RTC_MR_TPERIOD_P_1S (0x0u << 28)
#define RTC_MR_TPERIOD_P_500MS (0x1u << 28)
#define RTC_MR_TPERIOD_P_250MS (0x2u << 28)
#define RTC_MR_TPERIOD_P_125MS (0x3u << 28)

#define RTC_TIMR_SEC_Pos 0
#define RTC_TIMR_SEC_Msk (0x7fu << RTC_TIMR_SEC_Pos)
#define RTC_TIMR_SEC(value) ((RTC_TIMR_SEC_Msk & ((value) << RTC_TIMR_SEC_Pos)))
#define RTC_TIMR_MIN_Pos 8
#define RTC_TIMR_MIN_Msk (0x7fu << RTC_TIMR_MIN_Pos)
#define RTC_TIMR_MIN(value) ((RTC_TIMR_MIN_Msk & ((value) << RTC_TIMR_MIN_Pos)))
#define RTC_TIMR_HOUR_Pos 16
#define RTC_TIMR_HOUR_Msk (0x3fu << RTC_TIMR_HOUR_Pos)
#define RTC_TIMR_HOUR(value) ((RTC_TIMR_HOUR_Msk & ((value) << RTC_TIMR_HOUR_Pos)))
#define RTC_TIMR_AMPM (0x1u << 22)

#define RTC_CALR_CENT_Pos 0
#define RTC_CALR_CENT_Msk (0x7fu << RTC_CALR_CENT_Pos)
#define RTC_CALR_CENT(value) ((RTC_CALR_CENT_Msk & ((value) << RTC_CALR_CENT_Pos)))
#define RTC_CALR_YEAR_Pos 8
#define RTC_CALR_YEAR_Msk (0xffu << RTC_CALR_YEAR_Pos)
#define RTC_CALR_YEAR(value) ((RTC_CALR_YEAR_Msk & ((value) << RTC_CALR_YEAR_Pos)))
#define RTC_CALR_MONTH_Pos 16
#define RTC_CALR_MONTH_Msk (0x1fu << RTC_CALR_MONTH_Pos)
#define RTC_CALR_MONTH(value) ((RTC_CALR_MONTH_Msk & ((value) << RTC_CALR_MONTH_Pos)))
#define RTC_CALR_DAY_Pos 21
#define RTC_CALR_DAY_Msk (0x7u << RTC_CALR_DAY_Pos)
#define RTC_CALR_DAY(value) ((RTC_CALR_DAY_Msk & ((value) << RTC_CALR_DAY_Pos)))
#define RTC_CALR_DATE_Pos 24
#define RTC_CALR_DATE_Msk (0x3fu << RTC_CALR_DATE_Pos)
#define RTC_CALR_DATE(value) ((RTC_CALR_DATE_Msk & ((value) << RTC_CALR_DATE_Pos)))

#define RTC_TIMALR_SEC_Pos 0
#define RTC_TIMALR_SEC_Msk (0x7fu << RTC_TIMALR_SEC_Pos)
#define RTC_TIMALR_SEC(value) ((RTC_TIMALR_SEC_Msk & ((value) << RTC_TIMALR_SEC_Pos)))
#define RTC_TIMALR_SECEN (0x1u << 7)
#define RTC_TIMALR_MIN_Pos 8
#define RTC_TIMALR_MIN_Msk (0x7fu << RTC_TIMALR_MIN_Pos)
#define RTC_TIMALR_MIN(value) ((RTC_TIMALR_MIN_Msk & ((value) << RTC_TIMALR_MIN_Pos)))
#define RTC_TIMALR_MINEN (0x1u << 15)
#define RTC_TIMALR_HOUR_Pos 16
#define RTC_TIMALR_HOUR_Msk (0x3fu << RTC_TIMALR_HOUR_Pos)
#define RTC_TIMALR_HOUR(value) ((RTC_TIMALR_HOUR_Msk & ((value) << RTC_TIMALR_HOUR_Pos)))
#define RTC_TIMALR_AMPM (0x1u << 22)
#define RTC_TIMALR_HOUREN (0x1u << 23)

#define RTC_CALALR_MONTH_Pos 16
#define RTC_CALALR_MONTH_Msk (0x1fu << RTC_CALALR_MONTH_Pos)
#define RTC_CALALR_MONTH(value) ((RTC_CALALR_MONTH_Msk & ((value) << RTC_CALALR_MONTH_Pos)))
#define RTC_CALALR_MTHEN (0x1u << 23)
#define RTC_CALALR_DATE_Pos 24
#define RTC_CALALR_DATE_Msk (0x3fu << RTC_CALALR_DATE_Pos)
#define RTC_CALALR_DATE(value) ((RTC_CALALR_DATE_Msk & ((value) << RTC_CALALR_DATE_Pos)))
#define RTC_CALALR_DATEEN (0x1u << 31)

#define RTC_SR_ACKUPD (0x1u << 0)
#define RTC_SR_ACKUPD_FREERUN (0x0u << 0)
#define RTC_SR_ACKUPD_UPDATE (0x1u << 0)
#define RTC_SR_ALARM (0x1u << 1)
#define RTC_SR_ALARM_NO_ALARMEVENT (0x0u << 1)
#define RTC_SR_ALARM_ALARMEVENT (0x1u << 1)
#define RTC_SR_SEC (0x1u << 2)
#define RTC_SR_SEC_NO_SECEVENT (0x0u << 2)
#define RTC_SR_SEC_SECEVENT (0x1u << 2)
#define RTC_SR_TIMEV (0x1u << 3)
#define RTC_SR_TIMEV_NO_TIMEVENT (0x0u << 3)
#define RTC_SR_TIMEV_TIMEVENT (0x1u << 3)
#define RTC_SR_CALEV (0x1u << 4)
#define RTC_SR_CALEV_NO_CALEVENT (0x0u << 4)
#define RTC_SR_CALEV_CALEVENT (0x1u << 4)
#define RTC_SR_TDERR (0x1u << 5)
#define RTC_SR_TDERR_CORRECT (0x0u << 5)
#define RTC_SR_TDERR_ERR_TIMEDATE (0x1u << 5)

#define RTC_SCCR_ACKCLR (0x1u << 0)
#define RTC_SCCR_ALRCLR (0x1u << 1)
#define RTC_SCCR_SECCLR (0x1u << 2)
#define RTC_SCCR_TIMCLR (0x1u << 3)
#define RTC_SCCR_CALCLR (0x1u << 4)
#define RTC_SCCR_TDERRCLR (0x1u << 5)

#define RTC_IER_ACKEN (0x1u << 0)
#define RTC_IER_ALREN (0x1u << 1)
#define RTC_IER_SECEN (0x1u << 2)
#define RTC_IER_TIMEN (0x1u << 3)
#define RTC_IER_CALEN (0x1u << 4)
#define RTC_IER_TDERREN (0x1u << 5)

#define RTC_IDR_ACKDIS (0x1u << 0)
#define RTC_IDR_ALRDIS (0x1u << 1)
#define RTC_IDR_SECDIS (0x1u << 2)
#define RTC_IDR_TIMDIS (0x1u << 3)
#define RTC_IDR_CALDIS (0x1u << 4)
#define RTC_IDR_TDERRDIS (0x1u << 5)

#define RTC_IMR_ACK (0x1u << 0)
#define RTC_IMR_ALR (0x1u << 1)
#define RTC_IMR_SEC (0x1u << 2)
#define RTC_IMR_TIM (0x1u << 3)
#define RTC_IMR_CAL (0x1u << 4)
#define RTC_IMR_TDERR (0x1u << 5)

#define RTC_VER_NVTIM (0x1u << 0)
#define RTC_VER_NVCAL (0x1u << 1)
#define RTC_VER_NVTIMALR (0x1u << 2)
#define RTC_VER_NVCALALR (0x1u << 3)
# 351 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rtt.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rtt.h"
#define _SAMV71_RTT_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_rtt.h"
typedef struct {
  volatile uint32_t RTT_MR;
  volatile uint32_t RTT_AR;
  volatile const uint32_t RTT_VR;
  volatile const uint32_t RTT_SR;
} Rtt;


#define RTT_MR_RTPRES_Pos 0
#define RTT_MR_RTPRES_Msk (0xffffu << RTT_MR_RTPRES_Pos)
#define RTT_MR_RTPRES(value) ((RTT_MR_RTPRES_Msk & ((value) << RTT_MR_RTPRES_Pos)))
#define RTT_MR_ALMIEN (0x1u << 16)
#define RTT_MR_RTTINCIEN (0x1u << 17)
#define RTT_MR_RTTRST (0x1u << 18)
#define RTT_MR_RTTDIS (0x1u << 20)
#define RTT_MR_RTC1HZ (0x1u << 24)

#define RTT_AR_ALMV_Pos 0
#define RTT_AR_ALMV_Msk (0xffffffffu << RTT_AR_ALMV_Pos)
#define RTT_AR_ALMV(value) ((RTT_AR_ALMV_Msk & ((value) << RTT_AR_ALMV_Pos)))

#define RTT_VR_CRTV_Pos 0
#define RTT_VR_CRTV_Msk (0xffffffffu << RTT_VR_CRTV_Pos)

#define RTT_SR_ALMS (0x1u << 0)
#define RTT_SR_RTTINC (0x1u << 1)
# 352 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_sdramc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_sdramc.h"
#define _SAMV71_SDRAMC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_sdramc.h"
typedef struct {
  volatile uint32_t SDRAMC_MR;
  volatile uint32_t SDRAMC_TR;
  volatile uint32_t SDRAMC_CR;
  volatile const uint32_t Reserved1[1];
  volatile uint32_t SDRAMC_LPR;
  volatile uint32_t SDRAMC_IER;
  volatile uint32_t SDRAMC_IDR;
  volatile const uint32_t SDRAMC_IMR;
  volatile const uint32_t SDRAMC_ISR;
  volatile uint32_t SDRAMC_MDR;
  volatile uint32_t SDRAMC_CFR1;
  volatile uint32_t SDRAMC_OCMS;
  volatile uint32_t SDRAMC_OCMS_KEY1;
  volatile uint32_t SDRAMC_OCMS_KEY2;
} Sdramc;


#define SDRAMC_MR_MODE_Pos 0
#define SDRAMC_MR_MODE_Msk (0x7u << SDRAMC_MR_MODE_Pos)
#define SDRAMC_MR_MODE(value) ((SDRAMC_MR_MODE_Msk & ((value) << SDRAMC_MR_MODE_Pos)))
#define SDRAMC_MR_MODE_NORMAL (0x0u << 0)
#define SDRAMC_MR_MODE_NOP (0x1u << 0)
#define SDRAMC_MR_MODE_ALLBANKS_PRECHARGE (0x2u << 0)
#define SDRAMC_MR_MODE_LOAD_MODEREG (0x3u << 0)
#define SDRAMC_MR_MODE_AUTO_REFRESH (0x4u << 0)
#define SDRAMC_MR_MODE_EXT_LOAD_MODEREG (0x5u << 0)
#define SDRAMC_MR_MODE_DEEP_POWERDOWN (0x6u << 0)

#define SDRAMC_TR_COUNT_Pos 0
#define SDRAMC_TR_COUNT_Msk (0xfffu << SDRAMC_TR_COUNT_Pos)
#define SDRAMC_TR_COUNT(value) ((SDRAMC_TR_COUNT_Msk & ((value) << SDRAMC_TR_COUNT_Pos)))

#define SDRAMC_CR_NC_Pos 0
#define SDRAMC_CR_NC_Msk (0x3u << SDRAMC_CR_NC_Pos)
#define SDRAMC_CR_NC(value) ((SDRAMC_CR_NC_Msk & ((value) << SDRAMC_CR_NC_Pos)))
#define SDRAMC_CR_NC_COL8 (0x0u << 0)
#define SDRAMC_CR_NC_COL9 (0x1u << 0)
#define SDRAMC_CR_NC_COL10 (0x2u << 0)
#define SDRAMC_CR_NC_COL11 (0x3u << 0)
#define SDRAMC_CR_NR_Pos 2
#define SDRAMC_CR_NR_Msk (0x3u << SDRAMC_CR_NR_Pos)
#define SDRAMC_CR_NR(value) ((SDRAMC_CR_NR_Msk & ((value) << SDRAMC_CR_NR_Pos)))
#define SDRAMC_CR_NR_ROW11 (0x0u << 2)
#define SDRAMC_CR_NR_ROW12 (0x1u << 2)
#define SDRAMC_CR_NR_ROW13 (0x2u << 2)
#define SDRAMC_CR_NB (0x1u << 4)
#define SDRAMC_CR_NB_BANK2 (0x0u << 4)
#define SDRAMC_CR_NB_BANK4 (0x1u << 4)
#define SDRAMC_CR_CAS_Pos 5
#define SDRAMC_CR_CAS_Msk (0x3u << SDRAMC_CR_CAS_Pos)
#define SDRAMC_CR_CAS(value) ((SDRAMC_CR_CAS_Msk & ((value) << SDRAMC_CR_CAS_Pos)))
#define SDRAMC_CR_CAS_LATENCY1 (0x0u << 5)
#define SDRAMC_CR_CAS_LATENCY2 (0x1u << 5)
#define SDRAMC_CR_CAS_LATENCY3 (0x2u << 5)
#define SDRAMC_CR_DBW (0x1u << 7)
#define SDRAMC_CR_TWR_Pos 8
#define SDRAMC_CR_TWR_Msk (0xfu << SDRAMC_CR_TWR_Pos)
#define SDRAMC_CR_TWR(value) ((SDRAMC_CR_TWR_Msk & ((value) << SDRAMC_CR_TWR_Pos)))
#define SDRAMC_CR_TRC_TRFC_Pos 12
#define SDRAMC_CR_TRC_TRFC_Msk (0xfu << SDRAMC_CR_TRC_TRFC_Pos)
#define SDRAMC_CR_TRC_TRFC(value) ((SDRAMC_CR_TRC_TRFC_Msk & ((value) << SDRAMC_CR_TRC_TRFC_Pos)))
#define SDRAMC_CR_TRP_Pos 16
#define SDRAMC_CR_TRP_Msk (0xfu << SDRAMC_CR_TRP_Pos)
#define SDRAMC_CR_TRP(value) ((SDRAMC_CR_TRP_Msk & ((value) << SDRAMC_CR_TRP_Pos)))
#define SDRAMC_CR_TRCD_Pos 20
#define SDRAMC_CR_TRCD_Msk (0xfu << SDRAMC_CR_TRCD_Pos)
#define SDRAMC_CR_TRCD(value) ((SDRAMC_CR_TRCD_Msk & ((value) << SDRAMC_CR_TRCD_Pos)))
#define SDRAMC_CR_TRAS_Pos 24
#define SDRAMC_CR_TRAS_Msk (0xfu << SDRAMC_CR_TRAS_Pos)
#define SDRAMC_CR_TRAS(value) ((SDRAMC_CR_TRAS_Msk & ((value) << SDRAMC_CR_TRAS_Pos)))
#define SDRAMC_CR_TXSR_Pos 28
#define SDRAMC_CR_TXSR_Msk (0xfu << SDRAMC_CR_TXSR_Pos)
#define SDRAMC_CR_TXSR(value) ((SDRAMC_CR_TXSR_Msk & ((value) << SDRAMC_CR_TXSR_Pos)))

#define SDRAMC_LPR_LPCB_Pos 0
#define SDRAMC_LPR_LPCB_Msk (0x3u << SDRAMC_LPR_LPCB_Pos)
#define SDRAMC_LPR_LPCB(value) ((SDRAMC_LPR_LPCB_Msk & ((value) << SDRAMC_LPR_LPCB_Pos)))
#define SDRAMC_LPR_LPCB_DISABLED (0x0u << 0)
#define SDRAMC_LPR_LPCB_SELF_REFRESH (0x1u << 0)
#define SDRAMC_LPR_LPCB_POWER_DOWN (0x2u << 0)
#define SDRAMC_LPR_LPCB_DEEP_POWER_DOWN (0x3u << 0)
#define SDRAMC_LPR_PASR_Pos 4
#define SDRAMC_LPR_PASR_Msk (0x7u << SDRAMC_LPR_PASR_Pos)
#define SDRAMC_LPR_PASR(value) ((SDRAMC_LPR_PASR_Msk & ((value) << SDRAMC_LPR_PASR_Pos)))
#define SDRAMC_LPR_TCSR_Pos 8
#define SDRAMC_LPR_TCSR_Msk (0x3u << SDRAMC_LPR_TCSR_Pos)
#define SDRAMC_LPR_TCSR(value) ((SDRAMC_LPR_TCSR_Msk & ((value) << SDRAMC_LPR_TCSR_Pos)))
#define SDRAMC_LPR_DS_Pos 10
#define SDRAMC_LPR_DS_Msk (0x3u << SDRAMC_LPR_DS_Pos)
#define SDRAMC_LPR_DS(value) ((SDRAMC_LPR_DS_Msk & ((value) << SDRAMC_LPR_DS_Pos)))
#define SDRAMC_LPR_TIMEOUT_Pos 12
#define SDRAMC_LPR_TIMEOUT_Msk (0x3u << SDRAMC_LPR_TIMEOUT_Pos)
#define SDRAMC_LPR_TIMEOUT(value) ((SDRAMC_LPR_TIMEOUT_Msk & ((value) << SDRAMC_LPR_TIMEOUT_Pos)))
#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER (0x0u << 12)
#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64 (0x1u << 12)
#define SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128 (0x2u << 12)

#define SDRAMC_IER_RES (0x1u << 0)

#define SDRAMC_IDR_RES (0x1u << 0)

#define SDRAMC_IMR_RES (0x1u << 0)

#define SDRAMC_ISR_RES (0x1u << 0)

#define SDRAMC_MDR_MD_Pos 0
#define SDRAMC_MDR_MD_Msk (0x3u << SDRAMC_MDR_MD_Pos)
#define SDRAMC_MDR_MD(value) ((SDRAMC_MDR_MD_Msk & ((value) << SDRAMC_MDR_MD_Pos)))
#define SDRAMC_MDR_MD_SDRAM (0x0u << 0)
#define SDRAMC_MDR_MD_LPSDRAM (0x1u << 0)

#define SDRAMC_CFR1_TMRD_Pos 0
#define SDRAMC_CFR1_TMRD_Msk (0xfu << SDRAMC_CFR1_TMRD_Pos)
#define SDRAMC_CFR1_TMRD(value) ((SDRAMC_CFR1_TMRD_Msk & ((value) << SDRAMC_CFR1_TMRD_Pos)))
#define SDRAMC_CFR1_UNAL (0x1u << 8)
#define SDRAMC_CFR1_UNAL_UNSUPPORTED (0x0u << 8)
#define SDRAMC_CFR1_UNAL_SUPPORTED (0x1u << 8)

#define SDRAMC_OCMS_SDR_SE (0x1u << 0)

#define SDRAMC_OCMS_KEY1_KEY1_Pos 0
#define SDRAMC_OCMS_KEY1_KEY1_Msk (0xffffffffu << SDRAMC_OCMS_KEY1_KEY1_Pos)
#define SDRAMC_OCMS_KEY1_KEY1(value) ((SDRAMC_OCMS_KEY1_KEY1_Msk & ((value) << SDRAMC_OCMS_KEY1_KEY1_Pos)))

#define SDRAMC_OCMS_KEY2_KEY2_Pos 0
#define SDRAMC_OCMS_KEY2_KEY2_Msk (0xffffffffu << SDRAMC_OCMS_KEY2_KEY2_Pos)
#define SDRAMC_OCMS_KEY2_KEY2(value) ((SDRAMC_OCMS_KEY2_KEY2_Msk & ((value) << SDRAMC_OCMS_KEY2_KEY2_Pos)))
# 353 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_smc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_smc.h"
#define _SAMV71_SMC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_smc.h"
typedef struct {
  volatile uint32_t SMC_SETUP;
  volatile uint32_t SMC_PULSE;
  volatile uint32_t SMC_CYCLE;
  volatile uint32_t SMC_MODE;
} SmcCs_number;

#define SMCCS_NUMBER_NUMBER 4
typedef struct {
       SmcCs_number SMC_CS_NUMBER[4];
  volatile const uint32_t Reserved1[16];
  volatile uint32_t SMC_OCMS;
  volatile uint32_t SMC_KEY1;
  volatile uint32_t SMC_KEY2;
  volatile const uint32_t Reserved2[22];
  volatile uint32_t SMC_WPMR;
  volatile const uint32_t SMC_WPSR;
} Smc;


#define SMC_SETUP_NWE_SETUP_Pos 0
#define SMC_SETUP_NWE_SETUP_Msk (0x3fu << SMC_SETUP_NWE_SETUP_Pos)
#define SMC_SETUP_NWE_SETUP(value) ((SMC_SETUP_NWE_SETUP_Msk & ((value) << SMC_SETUP_NWE_SETUP_Pos)))
#define SMC_SETUP_NCS_WR_SETUP_Pos 8
#define SMC_SETUP_NCS_WR_SETUP_Msk (0x3fu << SMC_SETUP_NCS_WR_SETUP_Pos)
#define SMC_SETUP_NCS_WR_SETUP(value) ((SMC_SETUP_NCS_WR_SETUP_Msk & ((value) << SMC_SETUP_NCS_WR_SETUP_Pos)))
#define SMC_SETUP_NRD_SETUP_Pos 16
#define SMC_SETUP_NRD_SETUP_Msk (0x3fu << SMC_SETUP_NRD_SETUP_Pos)
#define SMC_SETUP_NRD_SETUP(value) ((SMC_SETUP_NRD_SETUP_Msk & ((value) << SMC_SETUP_NRD_SETUP_Pos)))
#define SMC_SETUP_NCS_RD_SETUP_Pos 24
#define SMC_SETUP_NCS_RD_SETUP_Msk (0x3fu << SMC_SETUP_NCS_RD_SETUP_Pos)
#define SMC_SETUP_NCS_RD_SETUP(value) ((SMC_SETUP_NCS_RD_SETUP_Msk & ((value) << SMC_SETUP_NCS_RD_SETUP_Pos)))

#define SMC_PULSE_NWE_PULSE_Pos 0
#define SMC_PULSE_NWE_PULSE_Msk (0x7fu << SMC_PULSE_NWE_PULSE_Pos)
#define SMC_PULSE_NWE_PULSE(value) ((SMC_PULSE_NWE_PULSE_Msk & ((value) << SMC_PULSE_NWE_PULSE_Pos)))
#define SMC_PULSE_NCS_WR_PULSE_Pos 8
#define SMC_PULSE_NCS_WR_PULSE_Msk (0x7fu << SMC_PULSE_NCS_WR_PULSE_Pos)
#define SMC_PULSE_NCS_WR_PULSE(value) ((SMC_PULSE_NCS_WR_PULSE_Msk & ((value) << SMC_PULSE_NCS_WR_PULSE_Pos)))
#define SMC_PULSE_NRD_PULSE_Pos 16
#define SMC_PULSE_NRD_PULSE_Msk (0x7fu << SMC_PULSE_NRD_PULSE_Pos)
#define SMC_PULSE_NRD_PULSE(value) ((SMC_PULSE_NRD_PULSE_Msk & ((value) << SMC_PULSE_NRD_PULSE_Pos)))
#define SMC_PULSE_NCS_RD_PULSE_Pos 24
#define SMC_PULSE_NCS_RD_PULSE_Msk (0x7fu << SMC_PULSE_NCS_RD_PULSE_Pos)
#define SMC_PULSE_NCS_RD_PULSE(value) ((SMC_PULSE_NCS_RD_PULSE_Msk & ((value) << SMC_PULSE_NCS_RD_PULSE_Pos)))

#define SMC_CYCLE_NWE_CYCLE_Pos 0
#define SMC_CYCLE_NWE_CYCLE_Msk (0x1ffu << SMC_CYCLE_NWE_CYCLE_Pos)
#define SMC_CYCLE_NWE_CYCLE(value) ((SMC_CYCLE_NWE_CYCLE_Msk & ((value) << SMC_CYCLE_NWE_CYCLE_Pos)))
#define SMC_CYCLE_NRD_CYCLE_Pos 16
#define SMC_CYCLE_NRD_CYCLE_Msk (0x1ffu << SMC_CYCLE_NRD_CYCLE_Pos)
#define SMC_CYCLE_NRD_CYCLE(value) ((SMC_CYCLE_NRD_CYCLE_Msk & ((value) << SMC_CYCLE_NRD_CYCLE_Pos)))

#define SMC_MODE_READ_MODE (0x1u << 0)
#define SMC_MODE_WRITE_MODE (0x1u << 1)
#define SMC_MODE_EXNW_MODE_Pos 4
#define SMC_MODE_EXNW_MODE_Msk (0x3u << SMC_MODE_EXNW_MODE_Pos)
#define SMC_MODE_EXNW_MODE(value) ((SMC_MODE_EXNW_MODE_Msk & ((value) << SMC_MODE_EXNW_MODE_Pos)))
#define SMC_MODE_EXNW_MODE_DISABLED (0x0u << 4)
#define SMC_MODE_EXNW_MODE_FROZEN (0x2u << 4)
#define SMC_MODE_EXNW_MODE_READY (0x3u << 4)
#define SMC_MODE_BAT (0x1u << 8)
#define SMC_MODE_BAT_BYTE_SELECT (0x0u << 8)
#define SMC_MODE_BAT_BYTE_WRITE (0x1u << 8)
#define SMC_MODE_DBW (0x1u << 12)
#define SMC_MODE_DBW_8_BIT (0x0u << 12)
#define SMC_MODE_DBW_16_BIT (0x1u << 12)
#define SMC_MODE_TDF_CYCLES_Pos 16
#define SMC_MODE_TDF_CYCLES_Msk (0xfu << SMC_MODE_TDF_CYCLES_Pos)
#define SMC_MODE_TDF_CYCLES(value) ((SMC_MODE_TDF_CYCLES_Msk & ((value) << SMC_MODE_TDF_CYCLES_Pos)))
#define SMC_MODE_TDF_MODE (0x1u << 20)
#define SMC_MODE_PMEN (0x1u << 24)
#define SMC_MODE_PS_Pos 28
#define SMC_MODE_PS_Msk (0x3u << SMC_MODE_PS_Pos)
#define SMC_MODE_PS(value) ((SMC_MODE_PS_Msk & ((value) << SMC_MODE_PS_Pos)))
#define SMC_MODE_PS_4_BYTE (0x0u << 28)
#define SMC_MODE_PS_8_BYTE (0x1u << 28)
#define SMC_MODE_PS_16_BYTE (0x2u << 28)
#define SMC_MODE_PS_32_BYTE (0x3u << 28)

#define SMC_OCMS_SMSE (0x1u << 0)

#define SMC_KEY1_KEY1_Pos 0
#define SMC_KEY1_KEY1_Msk (0xffffffffu << SMC_KEY1_KEY1_Pos)
#define SMC_KEY1_KEY1(value) ((SMC_KEY1_KEY1_Msk & ((value) << SMC_KEY1_KEY1_Pos)))

#define SMC_KEY2_KEY2_Pos 0
#define SMC_KEY2_KEY2_Msk (0xffffffffu << SMC_KEY2_KEY2_Pos)
#define SMC_KEY2_KEY2(value) ((SMC_KEY2_KEY2_Msk & ((value) << SMC_KEY2_KEY2_Pos)))

#define SMC_WPMR_WPEN (0x1u << 0)
#define SMC_WPMR_WPKEY_Pos 8
#define SMC_WPMR_WPKEY_Msk (0xffffffu << SMC_WPMR_WPKEY_Pos)
#define SMC_WPMR_WPKEY(value) ((SMC_WPMR_WPKEY_Msk & ((value) << SMC_WPMR_WPKEY_Pos)))
#define SMC_WPMR_WPKEY_PASSWD (0x534D43u << 8)

#define SMC_WPSR_WPVS (0x1u << 0)
#define SMC_WPSR_WPVSRC_Pos 8
#define SMC_WPSR_WPVSRC_Msk (0xffffu << SMC_WPSR_WPVSRC_Pos)
# 354 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_spi.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_spi.h"
#define _SAMV71_SPI_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_spi.h"
typedef struct {
  volatile uint32_t SPI_CR;
  volatile uint32_t SPI_MR;
  volatile const uint32_t SPI_RDR;
  volatile uint32_t SPI_TDR;
  volatile const uint32_t SPI_SR;
  volatile uint32_t SPI_IER;
  volatile uint32_t SPI_IDR;
  volatile const uint32_t SPI_IMR;
  volatile const uint32_t Reserved1[4];
  volatile uint32_t SPI_CSR[4];
  volatile const uint32_t Reserved2[41];
  volatile uint32_t SPI_WPMR;
  volatile const uint32_t SPI_WPSR;
} Spi;


#define SPI_CR_SPIEN (0x1u << 0)
#define SPI_CR_SPIDIS (0x1u << 1)
#define SPI_CR_SWRST (0x1u << 7)
#define SPI_CR_LASTXFER (0x1u << 24)

#define SPI_MR_MSTR (0x1u << 0)
#define SPI_MR_PS (0x1u << 1)
#define SPI_MR_PCSDEC (0x1u << 2)
#define SPI_MR_MODFDIS (0x1u << 4)
#define SPI_MR_WDRBT (0x1u << 5)
#define SPI_MR_LLB (0x1u << 7)
#define SPI_MR_PCS_Pos 16
#define SPI_MR_PCS_Msk (0xfu << SPI_MR_PCS_Pos)
#define SPI_MR_PCS(value) ((SPI_MR_PCS_Msk & ((value) << SPI_MR_PCS_Pos)))
#define SPI_MR_DLYBCS_Pos 24
#define SPI_MR_DLYBCS_Msk (0xffu << SPI_MR_DLYBCS_Pos)
#define SPI_MR_DLYBCS(value) ((SPI_MR_DLYBCS_Msk & ((value) << SPI_MR_DLYBCS_Pos)))

#define SPI_RDR_RD_Pos 0
#define SPI_RDR_RD_Msk (0xffffu << SPI_RDR_RD_Pos)
#define SPI_RDR_PCS_Pos 16
#define SPI_RDR_PCS_Msk (0xfu << SPI_RDR_PCS_Pos)

#define SPI_TDR_TD_Pos 0
#define SPI_TDR_TD_Msk (0xffffu << SPI_TDR_TD_Pos)
#define SPI_TDR_TD(value) ((SPI_TDR_TD_Msk & ((value) << SPI_TDR_TD_Pos)))
#define SPI_TDR_PCS_Pos 16
#define SPI_TDR_PCS_Msk (0xfu << SPI_TDR_PCS_Pos)
#define SPI_TDR_PCS(value) ((SPI_TDR_PCS_Msk & ((value) << SPI_TDR_PCS_Pos)))
#define SPI_TDR_LASTXFER (0x1u << 24)

#define SPI_SR_RDRF (0x1u << 0)
#define SPI_SR_TDRE (0x1u << 1)
#define SPI_SR_MODF (0x1u << 2)
#define SPI_SR_OVRES (0x1u << 3)
#define SPI_SR_NSSR (0x1u << 8)
#define SPI_SR_TXEMPTY (0x1u << 9)
#define SPI_SR_UNDES (0x1u << 10)
#define SPI_SR_SPIENS (0x1u << 16)

#define SPI_IER_RDRF (0x1u << 0)
#define SPI_IER_TDRE (0x1u << 1)
#define SPI_IER_MODF (0x1u << 2)
#define SPI_IER_OVRES (0x1u << 3)
#define SPI_IER_NSSR (0x1u << 8)
#define SPI_IER_TXEMPTY (0x1u << 9)
#define SPI_IER_UNDES (0x1u << 10)

#define SPI_IDR_RDRF (0x1u << 0)
#define SPI_IDR_TDRE (0x1u << 1)
#define SPI_IDR_MODF (0x1u << 2)
#define SPI_IDR_OVRES (0x1u << 3)
#define SPI_IDR_NSSR (0x1u << 8)
#define SPI_IDR_TXEMPTY (0x1u << 9)
#define SPI_IDR_UNDES (0x1u << 10)

#define SPI_IMR_RDRF (0x1u << 0)
#define SPI_IMR_TDRE (0x1u << 1)
#define SPI_IMR_MODF (0x1u << 2)
#define SPI_IMR_OVRES (0x1u << 3)
#define SPI_IMR_NSSR (0x1u << 8)
#define SPI_IMR_TXEMPTY (0x1u << 9)
#define SPI_IMR_UNDES (0x1u << 10)

#define SPI_CSR_CPOL (0x1u << 0)
#define SPI_CSR_NCPHA (0x1u << 1)
#define SPI_CSR_CSNAAT (0x1u << 2)
#define SPI_CSR_CSAAT (0x1u << 3)
#define SPI_CSR_BITS_Pos 4
#define SPI_CSR_BITS_Msk (0xfu << SPI_CSR_BITS_Pos)
#define SPI_CSR_BITS(value) ((SPI_CSR_BITS_Msk & ((value) << SPI_CSR_BITS_Pos)))
#define SPI_CSR_BITS_8_BIT (0x0u << 4)
#define SPI_CSR_BITS_9_BIT (0x1u << 4)
#define SPI_CSR_BITS_10_BIT (0x2u << 4)
#define SPI_CSR_BITS_11_BIT (0x3u << 4)
#define SPI_CSR_BITS_12_BIT (0x4u << 4)
#define SPI_CSR_BITS_13_BIT (0x5u << 4)
#define SPI_CSR_BITS_14_BIT (0x6u << 4)
#define SPI_CSR_BITS_15_BIT (0x7u << 4)
#define SPI_CSR_BITS_16_BIT (0x8u << 4)
#define SPI_CSR_SCBR_Pos 8
#define SPI_CSR_SCBR_Msk (0xffu << SPI_CSR_SCBR_Pos)
#define SPI_CSR_SCBR(value) ((SPI_CSR_SCBR_Msk & ((value) << SPI_CSR_SCBR_Pos)))
#define SPI_CSR_DLYBS_Pos 16
#define SPI_CSR_DLYBS_Msk (0xffu << SPI_CSR_DLYBS_Pos)
#define SPI_CSR_DLYBS(value) ((SPI_CSR_DLYBS_Msk & ((value) << SPI_CSR_DLYBS_Pos)))
#define SPI_CSR_DLYBCT_Pos 24
#define SPI_CSR_DLYBCT_Msk (0xffu << SPI_CSR_DLYBCT_Pos)
#define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos)))

#define SPI_WPMR_WPEN (0x1u << 0)
#define SPI_WPMR_WPKEY_Pos 8
#define SPI_WPMR_WPKEY_Msk (0xffffffu << SPI_WPMR_WPKEY_Pos)
#define SPI_WPMR_WPKEY(value) ((SPI_WPMR_WPKEY_Msk & ((value) << SPI_WPMR_WPKEY_Pos)))
#define SPI_WPMR_WPKEY_PASSWD (0x535049u << 8)

#define SPI_WPSR_WPVS (0x1u << 0)
#define SPI_WPSR_WPVSRC_Pos 8
#define SPI_WPSR_WPVSRC_Msk (0xffu << SPI_WPSR_WPVSRC_Pos)
# 355 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_ssc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_ssc.h"
#define _SAMV71_SSC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_ssc.h"
typedef struct {
  volatile uint32_t SSC_CR;
  volatile uint32_t SSC_CMR;
  volatile const uint32_t Reserved1[2];
  volatile uint32_t SSC_RCMR;
  volatile uint32_t SSC_RFMR;
  volatile uint32_t SSC_TCMR;
  volatile uint32_t SSC_TFMR;
  volatile const uint32_t SSC_RHR;
  volatile uint32_t SSC_THR;
  volatile const uint32_t Reserved2[2];
  volatile const uint32_t SSC_RSHR;
  volatile uint32_t SSC_TSHR;
  volatile uint32_t SSC_RC0R;
  volatile uint32_t SSC_RC1R;
  volatile const uint32_t SSC_SR;
  volatile uint32_t SSC_IER;
  volatile uint32_t SSC_IDR;
  volatile const uint32_t SSC_IMR;
  volatile const uint32_t Reserved3[37];
  volatile uint32_t SSC_WPMR;
  volatile const uint32_t SSC_WPSR;
} Ssc;


#define SSC_CR_RXEN (0x1u << 0)
#define SSC_CR_RXDIS (0x1u << 1)
#define SSC_CR_TXEN (0x1u << 8)
#define SSC_CR_TXDIS (0x1u << 9)
#define SSC_CR_SWRST (0x1u << 15)

#define SSC_CMR_DIV_Pos 0
#define SSC_CMR_DIV_Msk (0xfffu << SSC_CMR_DIV_Pos)
#define SSC_CMR_DIV(value) ((SSC_CMR_DIV_Msk & ((value) << SSC_CMR_DIV_Pos)))

#define SSC_RCMR_CKS_Pos 0
#define SSC_RCMR_CKS_Msk (0x3u << SSC_RCMR_CKS_Pos)
#define SSC_RCMR_CKS(value) ((SSC_RCMR_CKS_Msk & ((value) << SSC_RCMR_CKS_Pos)))
#define SSC_RCMR_CKS_MCK (0x0u << 0)
#define SSC_RCMR_CKS_TK (0x1u << 0)
#define SSC_RCMR_CKS_RK (0x2u << 0)
#define SSC_RCMR_CKO_Pos 2
#define SSC_RCMR_CKO_Msk (0x7u << SSC_RCMR_CKO_Pos)
#define SSC_RCMR_CKO(value) ((SSC_RCMR_CKO_Msk & ((value) << SSC_RCMR_CKO_Pos)))
#define SSC_RCMR_CKO_NONE (0x0u << 2)
#define SSC_RCMR_CKO_CONTINUOUS (0x1u << 2)
#define SSC_RCMR_CKO_TRANSFER (0x2u << 2)
#define SSC_RCMR_CKI (0x1u << 5)
#define SSC_RCMR_CKG_Pos 6
#define SSC_RCMR_CKG_Msk (0x3u << SSC_RCMR_CKG_Pos)
#define SSC_RCMR_CKG(value) ((SSC_RCMR_CKG_Msk & ((value) << SSC_RCMR_CKG_Pos)))
#define SSC_RCMR_CKG_CONTINUOUS (0x0u << 6)
#define SSC_RCMR_CKG_EN_RF_LOW (0x1u << 6)
#define SSC_RCMR_CKG_EN_RF_HIGH (0x2u << 6)
#define SSC_RCMR_START_Pos 8
#define SSC_RCMR_START_Msk (0xfu << SSC_RCMR_START_Pos)
#define SSC_RCMR_START(value) ((SSC_RCMR_START_Msk & ((value) << SSC_RCMR_START_Pos)))
#define SSC_RCMR_START_CONTINUOUS (0x0u << 8)
#define SSC_RCMR_START_TRANSMIT (0x1u << 8)
#define SSC_RCMR_START_RF_LOW (0x2u << 8)
#define SSC_RCMR_START_RF_HIGH (0x3u << 8)
#define SSC_RCMR_START_RF_FALLING (0x4u << 8)
#define SSC_RCMR_START_RF_RISING (0x5u << 8)
#define SSC_RCMR_START_RF_LEVEL (0x6u << 8)
#define SSC_RCMR_START_RF_EDGE (0x7u << 8)
#define SSC_RCMR_START_CMP_0 (0x8u << 8)
#define SSC_RCMR_STOP (0x1u << 12)
#define SSC_RCMR_STTDLY_Pos 16
#define SSC_RCMR_STTDLY_Msk (0xffu << SSC_RCMR_STTDLY_Pos)
#define SSC_RCMR_STTDLY(value) ((SSC_RCMR_STTDLY_Msk & ((value) << SSC_RCMR_STTDLY_Pos)))
#define SSC_RCMR_PERIOD_Pos 24
#define SSC_RCMR_PERIOD_Msk (0xffu << SSC_RCMR_PERIOD_Pos)
#define SSC_RCMR_PERIOD(value) ((SSC_RCMR_PERIOD_Msk & ((value) << SSC_RCMR_PERIOD_Pos)))

#define SSC_RFMR_DATLEN_Pos 0
#define SSC_RFMR_DATLEN_Msk (0x1fu << SSC_RFMR_DATLEN_Pos)
#define SSC_RFMR_DATLEN(value) ((SSC_RFMR_DATLEN_Msk & ((value) << SSC_RFMR_DATLEN_Pos)))
#define SSC_RFMR_LOOP (0x1u << 5)
#define SSC_RFMR_MSBF (0x1u << 7)
#define SSC_RFMR_DATNB_Pos 8
#define SSC_RFMR_DATNB_Msk (0xfu << SSC_RFMR_DATNB_Pos)
#define SSC_RFMR_DATNB(value) ((SSC_RFMR_DATNB_Msk & ((value) << SSC_RFMR_DATNB_Pos)))
#define SSC_RFMR_FSLEN_Pos 16
#define SSC_RFMR_FSLEN_Msk (0xfu << SSC_RFMR_FSLEN_Pos)
#define SSC_RFMR_FSLEN(value) ((SSC_RFMR_FSLEN_Msk & ((value) << SSC_RFMR_FSLEN_Pos)))
#define SSC_RFMR_FSOS_Pos 20
#define SSC_RFMR_FSOS_Msk (0x7u << SSC_RFMR_FSOS_Pos)
#define SSC_RFMR_FSOS(value) ((SSC_RFMR_FSOS_Msk & ((value) << SSC_RFMR_FSOS_Pos)))
#define SSC_RFMR_FSOS_NONE (0x0u << 20)
#define SSC_RFMR_FSOS_NEGATIVE (0x1u << 20)
#define SSC_RFMR_FSOS_POSITIVE (0x2u << 20)
#define SSC_RFMR_FSOS_LOW (0x3u << 20)
#define SSC_RFMR_FSOS_HIGH (0x4u << 20)
#define SSC_RFMR_FSOS_TOGGLING (0x5u << 20)
#define SSC_RFMR_FSEDGE (0x1u << 24)
#define SSC_RFMR_FSEDGE_POSITIVE (0x0u << 24)
#define SSC_RFMR_FSEDGE_NEGATIVE (0x1u << 24)
#define SSC_RFMR_FSLEN_EXT_Pos 28
#define SSC_RFMR_FSLEN_EXT_Msk (0xfu << SSC_RFMR_FSLEN_EXT_Pos)
#define SSC_RFMR_FSLEN_EXT(value) ((SSC_RFMR_FSLEN_EXT_Msk & ((value) << SSC_RFMR_FSLEN_EXT_Pos)))

#define SSC_TCMR_CKS_Pos 0
#define SSC_TCMR_CKS_Msk (0x3u << SSC_TCMR_CKS_Pos)
#define SSC_TCMR_CKS(value) ((SSC_TCMR_CKS_Msk & ((value) << SSC_TCMR_CKS_Pos)))
#define SSC_TCMR_CKS_MCK (0x0u << 0)
#define SSC_TCMR_CKS_RK (0x1u << 0)
#define SSC_TCMR_CKS_TK (0x2u << 0)
#define SSC_TCMR_CKO_Pos 2
#define SSC_TCMR_CKO_Msk (0x7u << SSC_TCMR_CKO_Pos)
#define SSC_TCMR_CKO(value) ((SSC_TCMR_CKO_Msk & ((value) << SSC_TCMR_CKO_Pos)))
#define SSC_TCMR_CKO_NONE (0x0u << 2)
#define SSC_TCMR_CKO_CONTINUOUS (0x1u << 2)
#define SSC_TCMR_CKO_TRANSFER (0x2u << 2)
#define SSC_TCMR_CKI (0x1u << 5)
#define SSC_TCMR_CKG_Pos 6
#define SSC_TCMR_CKG_Msk (0x3u << SSC_TCMR_CKG_Pos)
#define SSC_TCMR_CKG(value) ((SSC_TCMR_CKG_Msk & ((value) << SSC_TCMR_CKG_Pos)))
#define SSC_TCMR_CKG_CONTINUOUS (0x0u << 6)
#define SSC_TCMR_CKG_EN_TF_LOW (0x1u << 6)
#define SSC_TCMR_CKG_EN_TF_HIGH (0x2u << 6)
#define SSC_TCMR_START_Pos 8
#define SSC_TCMR_START_Msk (0xfu << SSC_TCMR_START_Pos)
#define SSC_TCMR_START(value) ((SSC_TCMR_START_Msk & ((value) << SSC_TCMR_START_Pos)))
#define SSC_TCMR_START_CONTINUOUS (0x0u << 8)
#define SSC_TCMR_START_RECEIVE (0x1u << 8)
#define SSC_TCMR_START_TF_LOW (0x2u << 8)
#define SSC_TCMR_START_TF_HIGH (0x3u << 8)
#define SSC_TCMR_START_TF_FALLING (0x4u << 8)
#define SSC_TCMR_START_TF_RISING (0x5u << 8)
#define SSC_TCMR_START_TF_LEVEL (0x6u << 8)
#define SSC_TCMR_START_TF_EDGE (0x7u << 8)
#define SSC_TCMR_STTDLY_Pos 16
#define SSC_TCMR_STTDLY_Msk (0xffu << SSC_TCMR_STTDLY_Pos)
#define SSC_TCMR_STTDLY(value) ((SSC_TCMR_STTDLY_Msk & ((value) << SSC_TCMR_STTDLY_Pos)))
#define SSC_TCMR_PERIOD_Pos 24
#define SSC_TCMR_PERIOD_Msk (0xffu << SSC_TCMR_PERIOD_Pos)
#define SSC_TCMR_PERIOD(value) ((SSC_TCMR_PERIOD_Msk & ((value) << SSC_TCMR_PERIOD_Pos)))

#define SSC_TFMR_DATLEN_Pos 0
#define SSC_TFMR_DATLEN_Msk (0x1fu << SSC_TFMR_DATLEN_Pos)
#define SSC_TFMR_DATLEN(value) ((SSC_TFMR_DATLEN_Msk & ((value) << SSC_TFMR_DATLEN_Pos)))
#define SSC_TFMR_DATDEF (0x1u << 5)
#define SSC_TFMR_MSBF (0x1u << 7)
#define SSC_TFMR_DATNB_Pos 8
#define SSC_TFMR_DATNB_Msk (0xfu << SSC_TFMR_DATNB_Pos)
#define SSC_TFMR_DATNB(value) ((SSC_TFMR_DATNB_Msk & ((value) << SSC_TFMR_DATNB_Pos)))
#define SSC_TFMR_FSLEN_Pos 16
#define SSC_TFMR_FSLEN_Msk (0xfu << SSC_TFMR_FSLEN_Pos)
#define SSC_TFMR_FSLEN(value) ((SSC_TFMR_FSLEN_Msk & ((value) << SSC_TFMR_FSLEN_Pos)))
#define SSC_TFMR_FSOS_Pos 20
#define SSC_TFMR_FSOS_Msk (0x7u << SSC_TFMR_FSOS_Pos)
#define SSC_TFMR_FSOS(value) ((SSC_TFMR_FSOS_Msk & ((value) << SSC_TFMR_FSOS_Pos)))
#define SSC_TFMR_FSOS_NONE (0x0u << 20)
#define SSC_TFMR_FSOS_NEGATIVE (0x1u << 20)
#define SSC_TFMR_FSOS_POSITIVE (0x2u << 20)
#define SSC_TFMR_FSOS_LOW (0x3u << 20)
#define SSC_TFMR_FSOS_HIGH (0x4u << 20)
#define SSC_TFMR_FSOS_TOGGLING (0x5u << 20)
#define SSC_TFMR_FSDEN (0x1u << 23)
#define SSC_TFMR_FSEDGE (0x1u << 24)
#define SSC_TFMR_FSEDGE_POSITIVE (0x0u << 24)
#define SSC_TFMR_FSEDGE_NEGATIVE (0x1u << 24)
#define SSC_TFMR_FSLEN_EXT_Pos 28
#define SSC_TFMR_FSLEN_EXT_Msk (0xfu << SSC_TFMR_FSLEN_EXT_Pos)
#define SSC_TFMR_FSLEN_EXT(value) ((SSC_TFMR_FSLEN_EXT_Msk & ((value) << SSC_TFMR_FSLEN_EXT_Pos)))

#define SSC_RHR_RDAT_Pos 0
#define SSC_RHR_RDAT_Msk (0xffffffffu << SSC_RHR_RDAT_Pos)

#define SSC_THR_TDAT_Pos 0
#define SSC_THR_TDAT_Msk (0xffffffffu << SSC_THR_TDAT_Pos)
#define SSC_THR_TDAT(value) ((SSC_THR_TDAT_Msk & ((value) << SSC_THR_TDAT_Pos)))

#define SSC_RSHR_RSDAT_Pos 0
#define SSC_RSHR_RSDAT_Msk (0xffffu << SSC_RSHR_RSDAT_Pos)

#define SSC_TSHR_TSDAT_Pos 0
#define SSC_TSHR_TSDAT_Msk (0xffffu << SSC_TSHR_TSDAT_Pos)
#define SSC_TSHR_TSDAT(value) ((SSC_TSHR_TSDAT_Msk & ((value) << SSC_TSHR_TSDAT_Pos)))

#define SSC_RC0R_CP0_Pos 0
#define SSC_RC0R_CP0_Msk (0xffffu << SSC_RC0R_CP0_Pos)
#define SSC_RC0R_CP0(value) ((SSC_RC0R_CP0_Msk & ((value) << SSC_RC0R_CP0_Pos)))

#define SSC_RC1R_CP1_Pos 0
#define SSC_RC1R_CP1_Msk (0xffffu << SSC_RC1R_CP1_Pos)
#define SSC_RC1R_CP1(value) ((SSC_RC1R_CP1_Msk & ((value) << SSC_RC1R_CP1_Pos)))

#define SSC_SR_TXRDY (0x1u << 0)
#define SSC_SR_TXEMPTY (0x1u << 1)
#define SSC_SR_RXRDY (0x1u << 4)
#define SSC_SR_OVRUN (0x1u << 5)
#define SSC_SR_CP0 (0x1u << 8)
#define SSC_SR_CP1 (0x1u << 9)
#define SSC_SR_TXSYN (0x1u << 10)
#define SSC_SR_RXSYN (0x1u << 11)
#define SSC_SR_TXEN (0x1u << 16)
#define SSC_SR_RXEN (0x1u << 17)

#define SSC_IER_TXRDY (0x1u << 0)
#define SSC_IER_TXEMPTY (0x1u << 1)
#define SSC_IER_RXRDY (0x1u << 4)
#define SSC_IER_OVRUN (0x1u << 5)
#define SSC_IER_CP0 (0x1u << 8)
#define SSC_IER_CP1 (0x1u << 9)
#define SSC_IER_TXSYN (0x1u << 10)
#define SSC_IER_RXSYN (0x1u << 11)

#define SSC_IDR_TXRDY (0x1u << 0)
#define SSC_IDR_TXEMPTY (0x1u << 1)
#define SSC_IDR_RXRDY (0x1u << 4)
#define SSC_IDR_OVRUN (0x1u << 5)
#define SSC_IDR_CP0 (0x1u << 8)
#define SSC_IDR_CP1 (0x1u << 9)
#define SSC_IDR_TXSYN (0x1u << 10)
#define SSC_IDR_RXSYN (0x1u << 11)

#define SSC_IMR_TXRDY (0x1u << 0)
#define SSC_IMR_TXEMPTY (0x1u << 1)
#define SSC_IMR_RXRDY (0x1u << 4)
#define SSC_IMR_OVRUN (0x1u << 5)
#define SSC_IMR_CP0 (0x1u << 8)
#define SSC_IMR_CP1 (0x1u << 9)
#define SSC_IMR_TXSYN (0x1u << 10)
#define SSC_IMR_RXSYN (0x1u << 11)

#define SSC_WPMR_WPEN (0x1u << 0)
#define SSC_WPMR_WPKEY_Pos 8
#define SSC_WPMR_WPKEY_Msk (0xffffffu << SSC_WPMR_WPKEY_Pos)
#define SSC_WPMR_WPKEY(value) ((SSC_WPMR_WPKEY_Msk & ((value) << SSC_WPMR_WPKEY_Pos)))
#define SSC_WPMR_WPKEY_PASSWD (0x535343u << 8)

#define SSC_WPSR_WPVS (0x1u << 0)
#define SSC_WPSR_WPVSRC_Pos 8
#define SSC_WPSR_WPVSRC_Msk (0xffffu << SSC_WPSR_WPVSRC_Pos)
# 356 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_supc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_supc.h"
#define _SAMV71_SUPC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_supc.h"
typedef struct {
  volatile uint32_t SUPC_CR;
  volatile uint32_t SUPC_SMMR;
  volatile uint32_t SUPC_MR;
  volatile uint32_t SUPC_WUMR;
  volatile uint32_t SUPC_WUIR;
  volatile const uint32_t SUPC_SR;
} Supc;


#define SUPC_CR_VROFF (0x1u << 2)
#define SUPC_CR_VROFF_NO_EFFECT (0x0u << 2)
#define SUPC_CR_VROFF_STOP_VREG (0x1u << 2)
#define SUPC_CR_XTALSEL (0x1u << 3)
#define SUPC_CR_XTALSEL_NO_EFFECT (0x0u << 3)
#define SUPC_CR_XTALSEL_CRYSTAL_SEL (0x1u << 3)
#define SUPC_CR_KEY_Pos 24
#define SUPC_CR_KEY_Msk (0xffu << SUPC_CR_KEY_Pos)
#define SUPC_CR_KEY(value) ((SUPC_CR_KEY_Msk & ((value) << SUPC_CR_KEY_Pos)))
#define SUPC_CR_KEY_PASSWD (0xA5u << 24)

#define SUPC_SMMR_SMTH_Pos 0
#define SUPC_SMMR_SMTH_Msk (0xfu << SUPC_SMMR_SMTH_Pos)
#define SUPC_SMMR_SMTH(value) ((SUPC_SMMR_SMTH_Msk & ((value) << SUPC_SMMR_SMTH_Pos)))
#define SUPC_SMMR_SMSMPL_Pos 8
#define SUPC_SMMR_SMSMPL_Msk (0x7u << SUPC_SMMR_SMSMPL_Pos)
#define SUPC_SMMR_SMSMPL(value) ((SUPC_SMMR_SMSMPL_Msk & ((value) << SUPC_SMMR_SMSMPL_Pos)))
#define SUPC_SMMR_SMSMPL_SMD (0x0u << 8)
#define SUPC_SMMR_SMSMPL_CSM (0x1u << 8)
#define SUPC_SMMR_SMSMPL_32SLCK (0x2u << 8)
#define SUPC_SMMR_SMSMPL_256SLCK (0x3u << 8)
#define SUPC_SMMR_SMSMPL_2048SLCK (0x4u << 8)
#define SUPC_SMMR_SMRSTEN (0x1u << 12)
#define SUPC_SMMR_SMRSTEN_NOT_ENABLE (0x0u << 12)
#define SUPC_SMMR_SMRSTEN_ENABLE (0x1u << 12)
#define SUPC_SMMR_SMIEN (0x1u << 13)
#define SUPC_SMMR_SMIEN_NOT_ENABLE (0x0u << 13)
#define SUPC_SMMR_SMIEN_ENABLE (0x1u << 13)

#define SUPC_MR_BODRSTEN (0x1u << 12)
#define SUPC_MR_BODRSTEN_NOT_ENABLE (0x0u << 12)
#define SUPC_MR_BODRSTEN_ENABLE (0x1u << 12)
#define SUPC_MR_BODDIS (0x1u << 13)
#define SUPC_MR_BODDIS_ENABLE (0x0u << 13)
#define SUPC_MR_BODDIS_DISABLE (0x1u << 13)
#define SUPC_MR_ONREG (0x1u << 14)
#define SUPC_MR_ONREG_ONREG_UNUSED (0x0u << 14)
#define SUPC_MR_ONREG_ONREG_USED (0x1u << 14)
#define SUPC_MR_BKUPRETON (0x1u << 17)
#define SUPC_MR_OSCBYPASS (0x1u << 20)
#define SUPC_MR_OSCBYPASS_NO_EFFECT (0x0u << 20)
#define SUPC_MR_OSCBYPASS_BYPASS (0x1u << 20)
#define SUPC_MR_KEY_Pos 24
#define SUPC_MR_KEY_Msk (0xffu << SUPC_MR_KEY_Pos)
#define SUPC_MR_KEY(value) ((SUPC_MR_KEY_Msk & ((value) << SUPC_MR_KEY_Pos)))
#define SUPC_MR_KEY_PASSWD (0xA5u << 24)

#define SUPC_WUMR_SMEN (0x1u << 1)
#define SUPC_WUMR_SMEN_NOT_ENABLE (0x0u << 1)
#define SUPC_WUMR_SMEN_ENABLE (0x1u << 1)
#define SUPC_WUMR_RTTEN (0x1u << 2)
#define SUPC_WUMR_RTTEN_NOT_ENABLE (0x0u << 2)
#define SUPC_WUMR_RTTEN_ENABLE (0x1u << 2)
#define SUPC_WUMR_RTCEN (0x1u << 3)
#define SUPC_WUMR_RTCEN_NOT_ENABLE (0x0u << 3)
#define SUPC_WUMR_RTCEN_ENABLE (0x1u << 3)
#define SUPC_WUMR_LPDBCEN0 (0x1u << 5)
#define SUPC_WUMR_LPDBCEN0_NOT_ENABLE (0x0u << 5)
#define SUPC_WUMR_LPDBCEN0_ENABLE (0x1u << 5)
#define SUPC_WUMR_LPDBCEN1 (0x1u << 6)
#define SUPC_WUMR_LPDBCEN1_NOT_ENABLE (0x0u << 6)
#define SUPC_WUMR_LPDBCEN1_ENABLE (0x1u << 6)
#define SUPC_WUMR_LPDBCCLR (0x1u << 7)
#define SUPC_WUMR_LPDBCCLR_NOT_ENABLE (0x0u << 7)
#define SUPC_WUMR_LPDBCCLR_ENABLE (0x1u << 7)
#define SUPC_WUMR_WKUPDBC_Pos 12
#define SUPC_WUMR_WKUPDBC_Msk (0x7u << SUPC_WUMR_WKUPDBC_Pos)
#define SUPC_WUMR_WKUPDBC(value) ((SUPC_WUMR_WKUPDBC_Msk & ((value) << SUPC_WUMR_WKUPDBC_Pos)))
#define SUPC_WUMR_WKUPDBC_IMMEDIATE (0x0u << 12)
#define SUPC_WUMR_WKUPDBC_3_SLCK (0x1u << 12)
#define SUPC_WUMR_WKUPDBC_32_SLCK (0x2u << 12)
#define SUPC_WUMR_WKUPDBC_512_SLCK (0x3u << 12)
#define SUPC_WUMR_WKUPDBC_4096_SLCK (0x4u << 12)
#define SUPC_WUMR_WKUPDBC_32768_SLCK (0x5u << 12)
#define SUPC_WUMR_LPDBC_Pos 16
#define SUPC_WUMR_LPDBC_Msk (0x7u << SUPC_WUMR_LPDBC_Pos)
#define SUPC_WUMR_LPDBC(value) ((SUPC_WUMR_LPDBC_Msk & ((value) << SUPC_WUMR_LPDBC_Pos)))
#define SUPC_WUMR_LPDBC_DISABLE (0x0u << 16)
#define SUPC_WUMR_LPDBC_2_RTCOUT (0x1u << 16)
#define SUPC_WUMR_LPDBC_3_RTCOUT (0x2u << 16)
#define SUPC_WUMR_LPDBC_4_RTCOUT (0x3u << 16)
#define SUPC_WUMR_LPDBC_5_RTCOUT (0x4u << 16)
#define SUPC_WUMR_LPDBC_6_RTCOUT (0x5u << 16)
#define SUPC_WUMR_LPDBC_7_RTCOUT (0x6u << 16)
#define SUPC_WUMR_LPDBC_8_RTCOUT (0x7u << 16)

#define SUPC_WUIR_WKUPEN0 (0x1u << 0)
#define SUPC_WUIR_WKUPEN0_DISABLE (0x0u << 0)
#define SUPC_WUIR_WKUPEN0_ENABLE (0x1u << 0)
#define SUPC_WUIR_WKUPEN1 (0x1u << 1)
#define SUPC_WUIR_WKUPEN1_DISABLE (0x0u << 1)
#define SUPC_WUIR_WKUPEN1_ENABLE (0x1u << 1)
#define SUPC_WUIR_WKUPEN2 (0x1u << 2)
#define SUPC_WUIR_WKUPEN2_DISABLE (0x0u << 2)
#define SUPC_WUIR_WKUPEN2_ENABLE (0x1u << 2)
#define SUPC_WUIR_WKUPEN3 (0x1u << 3)
#define SUPC_WUIR_WKUPEN3_DISABLE (0x0u << 3)
#define SUPC_WUIR_WKUPEN3_ENABLE (0x1u << 3)
#define SUPC_WUIR_WKUPEN4 (0x1u << 4)
#define SUPC_WUIR_WKUPEN4_DISABLE (0x0u << 4)
#define SUPC_WUIR_WKUPEN4_ENABLE (0x1u << 4)
#define SUPC_WUIR_WKUPEN5 (0x1u << 5)
#define SUPC_WUIR_WKUPEN5_DISABLE (0x0u << 5)
#define SUPC_WUIR_WKUPEN5_ENABLE (0x1u << 5)
#define SUPC_WUIR_WKUPEN6 (0x1u << 6)
#define SUPC_WUIR_WKUPEN6_DISABLE (0x0u << 6)
#define SUPC_WUIR_WKUPEN6_ENABLE (0x1u << 6)
#define SUPC_WUIR_WKUPEN7 (0x1u << 7)
#define SUPC_WUIR_WKUPEN7_DISABLE (0x0u << 7)
#define SUPC_WUIR_WKUPEN7_ENABLE (0x1u << 7)
#define SUPC_WUIR_WKUPEN8 (0x1u << 8)
#define SUPC_WUIR_WKUPEN8_DISABLE (0x0u << 8)
#define SUPC_WUIR_WKUPEN8_ENABLE (0x1u << 8)
#define SUPC_WUIR_WKUPEN9 (0x1u << 9)
#define SUPC_WUIR_WKUPEN9_DISABLE (0x0u << 9)
#define SUPC_WUIR_WKUPEN9_ENABLE (0x1u << 9)
#define SUPC_WUIR_WKUPEN10 (0x1u << 10)
#define SUPC_WUIR_WKUPEN10_DISABLE (0x0u << 10)
#define SUPC_WUIR_WKUPEN10_ENABLE (0x1u << 10)
#define SUPC_WUIR_WKUPEN11 (0x1u << 11)
#define SUPC_WUIR_WKUPEN11_DISABLE (0x0u << 11)
#define SUPC_WUIR_WKUPEN11_ENABLE (0x1u << 11)
#define SUPC_WUIR_WKUPEN12 (0x1u << 12)
#define SUPC_WUIR_WKUPEN12_DISABLE (0x0u << 12)
#define SUPC_WUIR_WKUPEN12_ENABLE (0x1u << 12)
#define SUPC_WUIR_WKUPEN13 (0x1u << 13)
#define SUPC_WUIR_WKUPEN13_DISABLE (0x0u << 13)
#define SUPC_WUIR_WKUPEN13_ENABLE (0x1u << 13)
#define SUPC_WUIR_WKUPT0 (0x1u << 16)
#define SUPC_WUIR_WKUPT0_LOW (0x0u << 16)
#define SUPC_WUIR_WKUPT0_HIGH (0x1u << 16)
#define SUPC_WUIR_WKUPT1 (0x1u << 17)
#define SUPC_WUIR_WKUPT1_LOW (0x0u << 17)
#define SUPC_WUIR_WKUPT1_HIGH (0x1u << 17)
#define SUPC_WUIR_WKUPT2 (0x1u << 18)
#define SUPC_WUIR_WKUPT2_LOW (0x0u << 18)
#define SUPC_WUIR_WKUPT2_HIGH (0x1u << 18)
#define SUPC_WUIR_WKUPT3 (0x1u << 19)
#define SUPC_WUIR_WKUPT3_LOW (0x0u << 19)
#define SUPC_WUIR_WKUPT3_HIGH (0x1u << 19)
#define SUPC_WUIR_WKUPT4 (0x1u << 20)
#define SUPC_WUIR_WKUPT4_LOW (0x0u << 20)
#define SUPC_WUIR_WKUPT4_HIGH (0x1u << 20)
#define SUPC_WUIR_WKUPT5 (0x1u << 21)
#define SUPC_WUIR_WKUPT5_LOW (0x0u << 21)
#define SUPC_WUIR_WKUPT5_HIGH (0x1u << 21)
#define SUPC_WUIR_WKUPT6 (0x1u << 22)
#define SUPC_WUIR_WKUPT6_LOW (0x0u << 22)
#define SUPC_WUIR_WKUPT6_HIGH (0x1u << 22)
#define SUPC_WUIR_WKUPT7 (0x1u << 23)
#define SUPC_WUIR_WKUPT7_LOW (0x0u << 23)
#define SUPC_WUIR_WKUPT7_HIGH (0x1u << 23)
#define SUPC_WUIR_WKUPT8 (0x1u << 24)
#define SUPC_WUIR_WKUPT8_LOW (0x0u << 24)
#define SUPC_WUIR_WKUPT8_HIGH (0x1u << 24)
#define SUPC_WUIR_WKUPT9 (0x1u << 25)
#define SUPC_WUIR_WKUPT9_LOW (0x0u << 25)
#define SUPC_WUIR_WKUPT9_HIGH (0x1u << 25)
#define SUPC_WUIR_WKUPT10 (0x1u << 26)
#define SUPC_WUIR_WKUPT10_LOW (0x0u << 26)
#define SUPC_WUIR_WKUPT10_HIGH (0x1u << 26)
#define SUPC_WUIR_WKUPT11 (0x1u << 27)
#define SUPC_WUIR_WKUPT11_LOW (0x0u << 27)
#define SUPC_WUIR_WKUPT11_HIGH (0x1u << 27)
#define SUPC_WUIR_WKUPT12 (0x1u << 28)
#define SUPC_WUIR_WKUPT12_LOW (0x0u << 28)
#define SUPC_WUIR_WKUPT12_HIGH (0x1u << 28)
#define SUPC_WUIR_WKUPT13 (0x1u << 29)
#define SUPC_WUIR_WKUPT13_LOW (0x0u << 29)
#define SUPC_WUIR_WKUPT13_HIGH (0x1u << 29)

#define SUPC_SR_WKUPS (0x1u << 1)
#define SUPC_SR_WKUPS_NO (0x0u << 1)
#define SUPC_SR_WKUPS_PRESENT (0x1u << 1)
#define SUPC_SR_SMWS (0x1u << 2)
#define SUPC_SR_SMWS_NO (0x0u << 2)
#define SUPC_SR_SMWS_PRESENT (0x1u << 2)
#define SUPC_SR_BODRSTS (0x1u << 3)
#define SUPC_SR_BODRSTS_NO (0x0u << 3)
#define SUPC_SR_BODRSTS_PRESENT (0x1u << 3)
#define SUPC_SR_SMRSTS (0x1u << 4)
#define SUPC_SR_SMRSTS_NO (0x0u << 4)
#define SUPC_SR_SMRSTS_PRESENT (0x1u << 4)
#define SUPC_SR_SMS (0x1u << 5)
#define SUPC_SR_SMS_NO (0x0u << 5)
#define SUPC_SR_SMS_PRESENT (0x1u << 5)
#define SUPC_SR_SMOS (0x1u << 6)
#define SUPC_SR_SMOS_HIGH (0x0u << 6)
#define SUPC_SR_SMOS_LOW (0x1u << 6)
#define SUPC_SR_OSCSEL (0x1u << 7)
#define SUPC_SR_OSCSEL_RC (0x0u << 7)
#define SUPC_SR_OSCSEL_CRYST (0x1u << 7)
#define SUPC_SR_LPDBCS0 (0x1u << 13)
#define SUPC_SR_LPDBCS0_NO (0x0u << 13)
#define SUPC_SR_LPDBCS0_PRESENT (0x1u << 13)
#define SUPC_SR_LPDBCS1 (0x1u << 14)
#define SUPC_SR_LPDBCS1_NO (0x0u << 14)
#define SUPC_SR_LPDBCS1_PRESENT (0x1u << 14)
#define SUPC_SR_WKUPIS0 (0x1u << 16)
#define SUPC_SR_WKUPIS0_DIS (0x0u << 16)
#define SUPC_SR_WKUPIS0_EN (0x1u << 16)
#define SUPC_SR_WKUPIS1 (0x1u << 17)
#define SUPC_SR_WKUPIS1_DIS (0x0u << 17)
#define SUPC_SR_WKUPIS1_EN (0x1u << 17)
#define SUPC_SR_WKUPIS2 (0x1u << 18)
#define SUPC_SR_WKUPIS2_DIS (0x0u << 18)
#define SUPC_SR_WKUPIS2_EN (0x1u << 18)
#define SUPC_SR_WKUPIS3 (0x1u << 19)
#define SUPC_SR_WKUPIS3_DIS (0x0u << 19)
#define SUPC_SR_WKUPIS3_EN (0x1u << 19)
#define SUPC_SR_WKUPIS4 (0x1u << 20)
#define SUPC_SR_WKUPIS4_DIS (0x0u << 20)
#define SUPC_SR_WKUPIS4_EN (0x1u << 20)
#define SUPC_SR_WKUPIS5 (0x1u << 21)
#define SUPC_SR_WKUPIS5_DIS (0x0u << 21)
#define SUPC_SR_WKUPIS5_EN (0x1u << 21)
#define SUPC_SR_WKUPIS6 (0x1u << 22)
#define SUPC_SR_WKUPIS6_DIS (0x0u << 22)
#define SUPC_SR_WKUPIS6_EN (0x1u << 22)
#define SUPC_SR_WKUPIS7 (0x1u << 23)
#define SUPC_SR_WKUPIS7_DIS (0x0u << 23)
#define SUPC_SR_WKUPIS7_EN (0x1u << 23)
#define SUPC_SR_WKUPIS8 (0x1u << 24)
#define SUPC_SR_WKUPIS8_DIS (0x0u << 24)
#define SUPC_SR_WKUPIS8_EN (0x1u << 24)
#define SUPC_SR_WKUPIS9 (0x1u << 25)
#define SUPC_SR_WKUPIS9_DIS (0x0u << 25)
#define SUPC_SR_WKUPIS9_EN (0x1u << 25)
#define SUPC_SR_WKUPIS10 (0x1u << 26)
#define SUPC_SR_WKUPIS10_DIS (0x0u << 26)
#define SUPC_SR_WKUPIS10_EN (0x1u << 26)
#define SUPC_SR_WKUPIS11 (0x1u << 27)
#define SUPC_SR_WKUPIS11_DIS (0x0u << 27)
#define SUPC_SR_WKUPIS11_EN (0x1u << 27)
#define SUPC_SR_WKUPIS12 (0x1u << 28)
#define SUPC_SR_WKUPIS12_DIS (0x0u << 28)
#define SUPC_SR_WKUPIS12_EN (0x1u << 28)
#define SUPC_SR_WKUPIS13 (0x1u << 29)
#define SUPC_SR_WKUPIS13_DIS (0x0u << 29)
#define SUPC_SR_WKUPIS13_EN (0x1u << 29)
# 357 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_tc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_tc.h"
#define _SAMV71_TC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_tc.h"
typedef struct {
  volatile uint32_t TC_CCR;
  volatile uint32_t TC_CMR;
  volatile uint32_t TC_SMMR;
  volatile const uint32_t TC_RAB;
  volatile const uint32_t TC_CV;
  volatile uint32_t TC_RA;
  volatile uint32_t TC_RB;
  volatile uint32_t TC_RC;
  volatile const uint32_t TC_SR;
  volatile uint32_t TC_IER;
  volatile uint32_t TC_IDR;
  volatile const uint32_t TC_IMR;
  volatile uint32_t TC_EMR;
  volatile const uint32_t Reserved1[3];
} TcChannel;

#define TCCHANNEL_NUMBER 3
typedef struct {
       TcChannel TC_CHANNEL[3];
  volatile uint32_t TC_BCR;
  volatile uint32_t TC_BMR;
  volatile uint32_t TC_QIER;
  volatile uint32_t TC_QIDR;
  volatile const uint32_t TC_QIMR;
  volatile const uint32_t TC_QISR;
  volatile uint32_t TC_FMR;
  volatile const uint32_t Reserved1[2];
  volatile uint32_t TC_WPMR;
} Tc;


#define TC_CCR_CLKEN (0x1u << 0)
#define TC_CCR_CLKDIS (0x1u << 1)
#define TC_CCR_SWTRG (0x1u << 2)

#define TC_CMR_TCCLKS_Pos 0
#define TC_CMR_TCCLKS_Msk (0x7u << TC_CMR_TCCLKS_Pos)
#define TC_CMR_TCCLKS(value) ((TC_CMR_TCCLKS_Msk & ((value) << TC_CMR_TCCLKS_Pos)))
#define TC_CMR_TCCLKS_TIMER_CLOCK1 (0x0u << 0)
#define TC_CMR_TCCLKS_TIMER_CLOCK2 (0x1u << 0)
#define TC_CMR_TCCLKS_TIMER_CLOCK3 (0x2u << 0)
#define TC_CMR_TCCLKS_TIMER_CLOCK4 (0x3u << 0)
#define TC_CMR_TCCLKS_TIMER_CLOCK5 (0x4u << 0)
#define TC_CMR_TCCLKS_XC0 (0x5u << 0)
#define TC_CMR_TCCLKS_XC1 (0x6u << 0)
#define TC_CMR_TCCLKS_XC2 (0x7u << 0)
#define TC_CMR_CLKI (0x1u << 3)
#define TC_CMR_BURST_Pos 4
#define TC_CMR_BURST_Msk (0x3u << TC_CMR_BURST_Pos)
#define TC_CMR_BURST(value) ((TC_CMR_BURST_Msk & ((value) << TC_CMR_BURST_Pos)))
#define TC_CMR_BURST_NONE (0x0u << 4)
#define TC_CMR_BURST_XC0 (0x1u << 4)
#define TC_CMR_BURST_XC1 (0x2u << 4)
#define TC_CMR_BURST_XC2 (0x3u << 4)
#define TC_CMR_LDBSTOP (0x1u << 6)
#define TC_CMR_LDBDIS (0x1u << 7)
#define TC_CMR_ETRGEDG_Pos 8
#define TC_CMR_ETRGEDG_Msk (0x3u << TC_CMR_ETRGEDG_Pos)
#define TC_CMR_ETRGEDG(value) ((TC_CMR_ETRGEDG_Msk & ((value) << TC_CMR_ETRGEDG_Pos)))
#define TC_CMR_ETRGEDG_NONE (0x0u << 8)
#define TC_CMR_ETRGEDG_RISING (0x1u << 8)
#define TC_CMR_ETRGEDG_FALLING (0x2u << 8)
#define TC_CMR_ETRGEDG_EDGE (0x3u << 8)
#define TC_CMR_ABETRG (0x1u << 10)
#define TC_CMR_CPCTRG (0x1u << 14)
#define TC_CMR_WAVE (0x1u << 15)
#define TC_CMR_LDRA_Pos 16
#define TC_CMR_LDRA_Msk (0x3u << TC_CMR_LDRA_Pos)
#define TC_CMR_LDRA(value) ((TC_CMR_LDRA_Msk & ((value) << TC_CMR_LDRA_Pos)))
#define TC_CMR_LDRA_NONE (0x0u << 16)
#define TC_CMR_LDRA_RISING (0x1u << 16)
#define TC_CMR_LDRA_FALLING (0x2u << 16)
#define TC_CMR_LDRA_EDGE (0x3u << 16)
#define TC_CMR_LDRB_Pos 18
#define TC_CMR_LDRB_Msk (0x3u << TC_CMR_LDRB_Pos)
#define TC_CMR_LDRB(value) ((TC_CMR_LDRB_Msk & ((value) << TC_CMR_LDRB_Pos)))
#define TC_CMR_LDRB_NONE (0x0u << 18)
#define TC_CMR_LDRB_RISING (0x1u << 18)
#define TC_CMR_LDRB_FALLING (0x2u << 18)
#define TC_CMR_LDRB_EDGE (0x3u << 18)
#define TC_CMR_SBSMPLR_Pos 20
#define TC_CMR_SBSMPLR_Msk (0x7u << TC_CMR_SBSMPLR_Pos)
#define TC_CMR_SBSMPLR(value) ((TC_CMR_SBSMPLR_Msk & ((value) << TC_CMR_SBSMPLR_Pos)))
#define TC_CMR_SBSMPLR_ONE (0x0u << 20)
#define TC_CMR_SBSMPLR_HALF (0x1u << 20)
#define TC_CMR_SBSMPLR_FOURTH (0x2u << 20)
#define TC_CMR_SBSMPLR_EIGHTH (0x3u << 20)
#define TC_CMR_SBSMPLR_SIXTEENTH (0x4u << 20)
#define TC_CMR_CPCSTOP (0x1u << 6)
#define TC_CMR_CPCDIS (0x1u << 7)
#define TC_CMR_EEVTEDG_Pos 8
#define TC_CMR_EEVTEDG_Msk (0x3u << TC_CMR_EEVTEDG_Pos)
#define TC_CMR_EEVTEDG(value) ((TC_CMR_EEVTEDG_Msk & ((value) << TC_CMR_EEVTEDG_Pos)))
#define TC_CMR_EEVTEDG_NONE (0x0u << 8)
#define TC_CMR_EEVTEDG_RISING (0x1u << 8)
#define TC_CMR_EEVTEDG_FALLING (0x2u << 8)
#define TC_CMR_EEVTEDG_EDGE (0x3u << 8)
#define TC_CMR_EEVT_Pos 10
#define TC_CMR_EEVT_Msk (0x3u << TC_CMR_EEVT_Pos)
#define TC_CMR_EEVT(value) ((TC_CMR_EEVT_Msk & ((value) << TC_CMR_EEVT_Pos)))
#define TC_CMR_EEVT_TIOB (0x0u << 10)
#define TC_CMR_EEVT_XC0 (0x1u << 10)
#define TC_CMR_EEVT_XC1 (0x2u << 10)
#define TC_CMR_EEVT_XC2 (0x3u << 10)
#define TC_CMR_ENETRG (0x1u << 12)
#define TC_CMR_WAVSEL_Pos 13
#define TC_CMR_WAVSEL_Msk (0x3u << TC_CMR_WAVSEL_Pos)
#define TC_CMR_WAVSEL(value) ((TC_CMR_WAVSEL_Msk & ((value) << TC_CMR_WAVSEL_Pos)))
#define TC_CMR_WAVSEL_UP (0x0u << 13)
#define TC_CMR_WAVSEL_UPDOWN (0x1u << 13)
#define TC_CMR_WAVSEL_UP_RC (0x2u << 13)
#define TC_CMR_WAVSEL_UPDOWN_RC (0x3u << 13)
#define TC_CMR_ACPA_Pos 16
#define TC_CMR_ACPA_Msk (0x3u << TC_CMR_ACPA_Pos)
#define TC_CMR_ACPA(value) ((TC_CMR_ACPA_Msk & ((value) << TC_CMR_ACPA_Pos)))
#define TC_CMR_ACPA_NONE (0x0u << 16)
#define TC_CMR_ACPA_SET (0x1u << 16)
#define TC_CMR_ACPA_CLEAR (0x2u << 16)
#define TC_CMR_ACPA_TOGGLE (0x3u << 16)
#define TC_CMR_ACPC_Pos 18
#define TC_CMR_ACPC_Msk (0x3u << TC_CMR_ACPC_Pos)
#define TC_CMR_ACPC(value) ((TC_CMR_ACPC_Msk & ((value) << TC_CMR_ACPC_Pos)))
#define TC_CMR_ACPC_NONE (0x0u << 18)
#define TC_CMR_ACPC_SET (0x1u << 18)
#define TC_CMR_ACPC_CLEAR (0x2u << 18)
#define TC_CMR_ACPC_TOGGLE (0x3u << 18)
#define TC_CMR_AEEVT_Pos 20
#define TC_CMR_AEEVT_Msk (0x3u << TC_CMR_AEEVT_Pos)
#define TC_CMR_AEEVT(value) ((TC_CMR_AEEVT_Msk & ((value) << TC_CMR_AEEVT_Pos)))
#define TC_CMR_AEEVT_NONE (0x0u << 20)
#define TC_CMR_AEEVT_SET (0x1u << 20)
#define TC_CMR_AEEVT_CLEAR (0x2u << 20)
#define TC_CMR_AEEVT_TOGGLE (0x3u << 20)
#define TC_CMR_ASWTRG_Pos 22
#define TC_CMR_ASWTRG_Msk (0x3u << TC_CMR_ASWTRG_Pos)
#define TC_CMR_ASWTRG(value) ((TC_CMR_ASWTRG_Msk & ((value) << TC_CMR_ASWTRG_Pos)))
#define TC_CMR_ASWTRG_NONE (0x0u << 22)
#define TC_CMR_ASWTRG_SET (0x1u << 22)
#define TC_CMR_ASWTRG_CLEAR (0x2u << 22)
#define TC_CMR_ASWTRG_TOGGLE (0x3u << 22)
#define TC_CMR_BCPB_Pos 24
#define TC_CMR_BCPB_Msk (0x3u << TC_CMR_BCPB_Pos)
#define TC_CMR_BCPB(value) ((TC_CMR_BCPB_Msk & ((value) << TC_CMR_BCPB_Pos)))
#define TC_CMR_BCPB_NONE (0x0u << 24)
#define TC_CMR_BCPB_SET (0x1u << 24)
#define TC_CMR_BCPB_CLEAR (0x2u << 24)
#define TC_CMR_BCPB_TOGGLE (0x3u << 24)
#define TC_CMR_BCPC_Pos 26
#define TC_CMR_BCPC_Msk (0x3u << TC_CMR_BCPC_Pos)
#define TC_CMR_BCPC(value) ((TC_CMR_BCPC_Msk & ((value) << TC_CMR_BCPC_Pos)))
#define TC_CMR_BCPC_NONE (0x0u << 26)
#define TC_CMR_BCPC_SET (0x1u << 26)
#define TC_CMR_BCPC_CLEAR (0x2u << 26)
#define TC_CMR_BCPC_TOGGLE (0x3u << 26)
#define TC_CMR_BEEVT_Pos 28
#define TC_CMR_BEEVT_Msk (0x3u << TC_CMR_BEEVT_Pos)
#define TC_CMR_BEEVT(value) ((TC_CMR_BEEVT_Msk & ((value) << TC_CMR_BEEVT_Pos)))
#define TC_CMR_BEEVT_NONE (0x0u << 28)
#define TC_CMR_BEEVT_SET (0x1u << 28)
#define TC_CMR_BEEVT_CLEAR (0x2u << 28)
#define TC_CMR_BEEVT_TOGGLE (0x3u << 28)
#define TC_CMR_BSWTRG_Pos 30
#define TC_CMR_BSWTRG_Msk (0x3u << TC_CMR_BSWTRG_Pos)
#define TC_CMR_BSWTRG(value) ((TC_CMR_BSWTRG_Msk & ((value) << TC_CMR_BSWTRG_Pos)))
#define TC_CMR_BSWTRG_NONE (0x0u << 30)
#define TC_CMR_BSWTRG_SET (0x1u << 30)
#define TC_CMR_BSWTRG_CLEAR (0x2u << 30)
#define TC_CMR_BSWTRG_TOGGLE (0x3u << 30)

#define TC_SMMR_GCEN (0x1u << 0)
#define TC_SMMR_DOWN (0x1u << 1)

#define TC_RAB_RAB_Pos 0
#define TC_RAB_RAB_Msk (0xffffffffu << TC_RAB_RAB_Pos)

#define TC_CV_CV_Pos 0
#define TC_CV_CV_Msk (0xffffffffu << TC_CV_CV_Pos)

#define TC_RA_RA_Pos 0
#define TC_RA_RA_Msk (0xffffffffu << TC_RA_RA_Pos)
#define TC_RA_RA(value) ((TC_RA_RA_Msk & ((value) << TC_RA_RA_Pos)))

#define TC_RB_RB_Pos 0
#define TC_RB_RB_Msk (0xffffffffu << TC_RB_RB_Pos)
#define TC_RB_RB(value) ((TC_RB_RB_Msk & ((value) << TC_RB_RB_Pos)))

#define TC_RC_RC_Pos 0
#define TC_RC_RC_Msk (0xffffffffu << TC_RC_RC_Pos)
#define TC_RC_RC(value) ((TC_RC_RC_Msk & ((value) << TC_RC_RC_Pos)))

#define TC_SR_COVFS (0x1u << 0)
#define TC_SR_LOVRS (0x1u << 1)
#define TC_SR_CPAS (0x1u << 2)
#define TC_SR_CPBS (0x1u << 3)
#define TC_SR_CPCS (0x1u << 4)
#define TC_SR_LDRAS (0x1u << 5)
#define TC_SR_LDRBS (0x1u << 6)
#define TC_SR_ETRGS (0x1u << 7)
#define TC_SR_CLKSTA (0x1u << 16)
#define TC_SR_MTIOA (0x1u << 17)
#define TC_SR_MTIOB (0x1u << 18)

#define TC_IER_COVFS (0x1u << 0)
#define TC_IER_LOVRS (0x1u << 1)
#define TC_IER_CPAS (0x1u << 2)
#define TC_IER_CPBS (0x1u << 3)
#define TC_IER_CPCS (0x1u << 4)
#define TC_IER_LDRAS (0x1u << 5)
#define TC_IER_LDRBS (0x1u << 6)
#define TC_IER_ETRGS (0x1u << 7)

#define TC_IDR_COVFS (0x1u << 0)
#define TC_IDR_LOVRS (0x1u << 1)
#define TC_IDR_CPAS (0x1u << 2)
#define TC_IDR_CPBS (0x1u << 3)
#define TC_IDR_CPCS (0x1u << 4)
#define TC_IDR_LDRAS (0x1u << 5)
#define TC_IDR_LDRBS (0x1u << 6)
#define TC_IDR_ETRGS (0x1u << 7)

#define TC_IMR_COVFS (0x1u << 0)
#define TC_IMR_LOVRS (0x1u << 1)
#define TC_IMR_CPAS (0x1u << 2)
#define TC_IMR_CPBS (0x1u << 3)
#define TC_IMR_CPCS (0x1u << 4)
#define TC_IMR_LDRAS (0x1u << 5)
#define TC_IMR_LDRBS (0x1u << 6)
#define TC_IMR_ETRGS (0x1u << 7)

#define TC_EMR_TRIGSRCA_Pos 0
#define TC_EMR_TRIGSRCA_Msk (0x3u << TC_EMR_TRIGSRCA_Pos)
#define TC_EMR_TRIGSRCA(value) ((TC_EMR_TRIGSRCA_Msk & ((value) << TC_EMR_TRIGSRCA_Pos)))
#define TC_EMR_TRIGSRCA_EXTERNAL_TIOAx (0x0u << 0)
#define TC_EMR_TRIGSRCA_PWMx (0x1u << 0)
#define TC_EMR_TRIGSRCB_Pos 4
#define TC_EMR_TRIGSRCB_Msk (0x3u << TC_EMR_TRIGSRCB_Pos)
#define TC_EMR_TRIGSRCB(value) ((TC_EMR_TRIGSRCB_Msk & ((value) << TC_EMR_TRIGSRCB_Pos)))
#define TC_EMR_TRIGSRCB_EXTERNAL_TIOBx (0x0u << 4)
#define TC_EMR_TRIGSRCB_PWMx (0x1u << 4)
#define TC_EMR_NODIVCLK (0x1u << 8)

#define TC_BCR_SYNC (0x1u << 0)

#define TC_BMR_TC0XC0S_Pos 0
#define TC_BMR_TC0XC0S_Msk (0x3u << TC_BMR_TC0XC0S_Pos)
#define TC_BMR_TC0XC0S(value) ((TC_BMR_TC0XC0S_Msk & ((value) << TC_BMR_TC0XC0S_Pos)))
#define TC_BMR_TC0XC0S_TCLK0 (0x0u << 0)
#define TC_BMR_TC0XC0S_TIOA1 (0x2u << 0)
#define TC_BMR_TC0XC0S_TIOA2 (0x3u << 0)
#define TC_BMR_TC1XC1S_Pos 2
#define TC_BMR_TC1XC1S_Msk (0x3u << TC_BMR_TC1XC1S_Pos)
#define TC_BMR_TC1XC1S(value) ((TC_BMR_TC1XC1S_Msk & ((value) << TC_BMR_TC1XC1S_Pos)))
#define TC_BMR_TC1XC1S_TCLK1 (0x0u << 2)
#define TC_BMR_TC1XC1S_TIOA0 (0x2u << 2)
#define TC_BMR_TC1XC1S_TIOA2 (0x3u << 2)
#define TC_BMR_TC2XC2S_Pos 4
#define TC_BMR_TC2XC2S_Msk (0x3u << TC_BMR_TC2XC2S_Pos)
#define TC_BMR_TC2XC2S(value) ((TC_BMR_TC2XC2S_Msk & ((value) << TC_BMR_TC2XC2S_Pos)))
#define TC_BMR_TC2XC2S_TCLK2 (0x0u << 4)
#define TC_BMR_TC2XC2S_TIOA0 (0x2u << 4)
#define TC_BMR_TC2XC2S_TIOA1 (0x3u << 4)
#define TC_BMR_QDEN (0x1u << 8)
#define TC_BMR_POSEN (0x1u << 9)
#define TC_BMR_SPEEDEN (0x1u << 10)
#define TC_BMR_QDTRANS (0x1u << 11)
#define TC_BMR_EDGPHA (0x1u << 12)
#define TC_BMR_INVA (0x1u << 13)
#define TC_BMR_INVB (0x1u << 14)
#define TC_BMR_INVIDX (0x1u << 15)
#define TC_BMR_SWAP (0x1u << 16)
#define TC_BMR_IDXPHB (0x1u << 17)
#define TC_BMR_MAXFILT_Pos 20
#define TC_BMR_MAXFILT_Msk (0x3fu << TC_BMR_MAXFILT_Pos)
#define TC_BMR_MAXFILT(value) ((TC_BMR_MAXFILT_Msk & ((value) << TC_BMR_MAXFILT_Pos)))

#define TC_QIER_IDX (0x1u << 0)
#define TC_QIER_DIRCHG (0x1u << 1)
#define TC_QIER_QERR (0x1u << 2)

#define TC_QIDR_IDX (0x1u << 0)
#define TC_QIDR_DIRCHG (0x1u << 1)
#define TC_QIDR_QERR (0x1u << 2)

#define TC_QIMR_IDX (0x1u << 0)
#define TC_QIMR_DIRCHG (0x1u << 1)
#define TC_QIMR_QERR (0x1u << 2)

#define TC_QISR_IDX (0x1u << 0)
#define TC_QISR_DIRCHG (0x1u << 1)
#define TC_QISR_QERR (0x1u << 2)
#define TC_QISR_DIR (0x1u << 8)

#define TC_FMR_ENCF0 (0x1u << 0)
#define TC_FMR_ENCF1 (0x1u << 1)

#define TC_WPMR_WPEN (0x1u << 0)
#define TC_WPMR_WPKEY_Pos 8
#define TC_WPMR_WPKEY_Msk (0xffffffu << TC_WPMR_WPKEY_Pos)
#define TC_WPMR_WPKEY(value) ((TC_WPMR_WPKEY_Msk & ((value) << TC_WPMR_WPKEY_Pos)))
#define TC_WPMR_WPKEY_PASSWD (0x54494Du << 8)
# 358 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_trng.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_trng.h"
#define _SAMV71_TRNG_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_trng.h"
typedef struct {
  volatile uint32_t TRNG_CR;
  volatile const uint32_t Reserved1[3];
  volatile uint32_t TRNG_IER;
  volatile uint32_t TRNG_IDR;
  volatile const uint32_t TRNG_IMR;
  volatile const uint32_t TRNG_ISR;
  volatile const uint32_t Reserved2[12];
  volatile const uint32_t TRNG_ODATA;
} Trng;


#define TRNG_CR_ENABLE (0x1u << 0)
#define TRNG_CR_KEY_Pos 8
#define TRNG_CR_KEY_Msk (0xffffffu << TRNG_CR_KEY_Pos)
#define TRNG_CR_KEY(value) ((TRNG_CR_KEY_Msk & ((value) << TRNG_CR_KEY_Pos)))
#define TRNG_CR_KEY_PASSWD (0x524E47u << 8)

#define TRNG_IER_DATRDY (0x1u << 0)

#define TRNG_IDR_DATRDY (0x1u << 0)

#define TRNG_IMR_DATRDY (0x1u << 0)

#define TRNG_ISR_DATRDY (0x1u << 0)

#define TRNG_ODATA_ODATA_Pos 0
#define TRNG_ODATA_ODATA_Msk (0xffffffffu << TRNG_ODATA_ODATA_Pos)
# 359 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_twihs.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_twihs.h"
#define _SAMV71_TWIHS_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_twihs.h"
typedef struct {
  volatile uint32_t TWIHS_CR;
  volatile uint32_t TWIHS_MMR;
  volatile uint32_t TWIHS_SMR;
  volatile uint32_t TWIHS_IADR;
  volatile uint32_t TWIHS_CWGR;
  volatile const uint32_t Reserved1[3];
  volatile const uint32_t TWIHS_SR;
  volatile uint32_t TWIHS_IER;
  volatile uint32_t TWIHS_IDR;
  volatile const uint32_t TWIHS_IMR;
  volatile const uint32_t TWIHS_RHR;
  volatile uint32_t TWIHS_THR;
  volatile uint32_t TWIHS_SMBTR;
  volatile const uint32_t Reserved2[2];
  volatile uint32_t TWIHS_FILTR;
  volatile const uint32_t Reserved3[1];
  volatile uint32_t TWIHS_SWMR;
  volatile const uint32_t Reserved4[37];
  volatile uint32_t TWIHS_WPMR;
  volatile const uint32_t TWIHS_WPSR;
} Twihs;


#define TWIHS_CR_START (0x1u << 0)
#define TWIHS_CR_STOP (0x1u << 1)
#define TWIHS_CR_MSEN (0x1u << 2)
#define TWIHS_CR_MSDIS (0x1u << 3)
#define TWIHS_CR_SVEN (0x1u << 4)
#define TWIHS_CR_SVDIS (0x1u << 5)
#define TWIHS_CR_QUICK (0x1u << 6)
#define TWIHS_CR_SWRST (0x1u << 7)
#define TWIHS_CR_HSEN (0x1u << 8)
#define TWIHS_CR_HSDIS (0x1u << 9)
#define TWIHS_CR_SMBEN (0x1u << 10)
#define TWIHS_CR_SMBDIS (0x1u << 11)
#define TWIHS_CR_PECEN (0x1u << 12)
#define TWIHS_CR_PECDIS (0x1u << 13)
#define TWIHS_CR_PECRQ (0x1u << 14)
#define TWIHS_CR_CLEAR (0x1u << 15)

#define TWIHS_MMR_IADRSZ_Pos 8
#define TWIHS_MMR_IADRSZ_Msk (0x3u << TWIHS_MMR_IADRSZ_Pos)
#define TWIHS_MMR_IADRSZ(value) ((TWIHS_MMR_IADRSZ_Msk & ((value) << TWIHS_MMR_IADRSZ_Pos)))
#define TWIHS_MMR_IADRSZ_NONE (0x0u << 8)
#define TWIHS_MMR_IADRSZ_1_BYTE (0x1u << 8)
#define TWIHS_MMR_IADRSZ_2_BYTE (0x2u << 8)
#define TWIHS_MMR_IADRSZ_3_BYTE (0x3u << 8)
#define TWIHS_MMR_MREAD (0x1u << 12)
#define TWIHS_MMR_DADR_Pos 16
#define TWIHS_MMR_DADR_Msk (0x7fu << TWIHS_MMR_DADR_Pos)
#define TWIHS_MMR_DADR(value) ((TWIHS_MMR_DADR_Msk & ((value) << TWIHS_MMR_DADR_Pos)))

#define TWIHS_SMR_NACKEN (0x1u << 0)
#define TWIHS_SMR_SMDA (0x1u << 2)
#define TWIHS_SMR_SMHH (0x1u << 3)
#define TWIHS_SMR_SCLWSDIS (0x1u << 6)
#define TWIHS_SMR_MASK_Pos 8
#define TWIHS_SMR_MASK_Msk (0x7fu << TWIHS_SMR_MASK_Pos)
#define TWIHS_SMR_MASK(value) ((TWIHS_SMR_MASK_Msk & ((value) << TWIHS_SMR_MASK_Pos)))
#define TWIHS_SMR_SADR_Pos 16
#define TWIHS_SMR_SADR_Msk (0x7fu << TWIHS_SMR_SADR_Pos)
#define TWIHS_SMR_SADR(value) ((TWIHS_SMR_SADR_Msk & ((value) << TWIHS_SMR_SADR_Pos)))
#define TWIHS_SMR_SADR1EN (0x1u << 28)
#define TWIHS_SMR_SADR2EN (0x1u << 29)
#define TWIHS_SMR_SADR3EN (0x1u << 30)
#define TWIHS_SMR_DATAMEN (0x1u << 31)

#define TWIHS_IADR_IADR_Pos 0
#define TWIHS_IADR_IADR_Msk (0xffffffu << TWIHS_IADR_IADR_Pos)
#define TWIHS_IADR_IADR(value) ((TWIHS_IADR_IADR_Msk & ((value) << TWIHS_IADR_IADR_Pos)))

#define TWIHS_CWGR_CLDIV_Pos 0
#define TWIHS_CWGR_CLDIV_Msk (0xffu << TWIHS_CWGR_CLDIV_Pos)
#define TWIHS_CWGR_CLDIV(value) ((TWIHS_CWGR_CLDIV_Msk & ((value) << TWIHS_CWGR_CLDIV_Pos)))
#define TWIHS_CWGR_CHDIV_Pos 8
#define TWIHS_CWGR_CHDIV_Msk (0xffu << TWIHS_CWGR_CHDIV_Pos)
#define TWIHS_CWGR_CHDIV(value) ((TWIHS_CWGR_CHDIV_Msk & ((value) << TWIHS_CWGR_CHDIV_Pos)))
#define TWIHS_CWGR_CKDIV_Pos 16
#define TWIHS_CWGR_CKDIV_Msk (0x7u << TWIHS_CWGR_CKDIV_Pos)
#define TWIHS_CWGR_CKDIV(value) ((TWIHS_CWGR_CKDIV_Msk & ((value) << TWIHS_CWGR_CKDIV_Pos)))
#define TWIHS_CWGR_HOLD_Pos 24
#define TWIHS_CWGR_HOLD_Msk (0x1fu << TWIHS_CWGR_HOLD_Pos)
#define TWIHS_CWGR_HOLD(value) ((TWIHS_CWGR_HOLD_Msk & ((value) << TWIHS_CWGR_HOLD_Pos)))

#define TWIHS_SR_TXCOMP (0x1u << 0)
#define TWIHS_SR_RXRDY (0x1u << 1)
#define TWIHS_SR_TXRDY (0x1u << 2)
#define TWIHS_SR_SVREAD (0x1u << 3)
#define TWIHS_SR_SVACC (0x1u << 4)
#define TWIHS_SR_GACC (0x1u << 5)
#define TWIHS_SR_OVRE (0x1u << 6)
#define TWIHS_SR_UNRE (0x1u << 7)
#define TWIHS_SR_NACK (0x1u << 8)
#define TWIHS_SR_ARBLST (0x1u << 9)
#define TWIHS_SR_SCLWS (0x1u << 10)
#define TWIHS_SR_EOSACC (0x1u << 11)
#define TWIHS_SR_MCACK (0x1u << 16)
#define TWIHS_SR_TOUT (0x1u << 18)
#define TWIHS_SR_PECERR (0x1u << 19)
#define TWIHS_SR_SMBDAM (0x1u << 20)
#define TWIHS_SR_SMBHHM (0x1u << 21)
#define TWIHS_SR_SCL (0x1u << 24)
#define TWIHS_SR_SDA (0x1u << 25)

#define TWIHS_IER_TXCOMP (0x1u << 0)
#define TWIHS_IER_RXRDY (0x1u << 1)
#define TWIHS_IER_TXRDY (0x1u << 2)
#define TWIHS_IER_SVACC (0x1u << 4)
#define TWIHS_IER_GACC (0x1u << 5)
#define TWIHS_IER_OVRE (0x1u << 6)
#define TWIHS_IER_UNRE (0x1u << 7)
#define TWIHS_IER_NACK (0x1u << 8)
#define TWIHS_IER_ARBLST (0x1u << 9)
#define TWIHS_IER_SCL_WS (0x1u << 10)
#define TWIHS_IER_EOSACC (0x1u << 11)
#define TWIHS_IER_MCACK (0x1u << 16)
#define TWIHS_IER_TOUT (0x1u << 18)
#define TWIHS_IER_PECERR (0x1u << 19)
#define TWIHS_IER_SMBDAM (0x1u << 20)
#define TWIHS_IER_SMBHHM (0x1u << 21)

#define TWIHS_IDR_TXCOMP (0x1u << 0)
#define TWIHS_IDR_RXRDY (0x1u << 1)
#define TWIHS_IDR_TXRDY (0x1u << 2)
#define TWIHS_IDR_SVACC (0x1u << 4)
#define TWIHS_IDR_GACC (0x1u << 5)
#define TWIHS_IDR_OVRE (0x1u << 6)
#define TWIHS_IDR_UNRE (0x1u << 7)
#define TWIHS_IDR_NACK (0x1u << 8)
#define TWIHS_IDR_ARBLST (0x1u << 9)
#define TWIHS_IDR_SCL_WS (0x1u << 10)
#define TWIHS_IDR_EOSACC (0x1u << 11)
#define TWIHS_IDR_MCACK (0x1u << 16)
#define TWIHS_IDR_TOUT (0x1u << 18)
#define TWIHS_IDR_PECERR (0x1u << 19)
#define TWIHS_IDR_SMBDAM (0x1u << 20)
#define TWIHS_IDR_SMBHHM (0x1u << 21)

#define TWIHS_IMR_TXCOMP (0x1u << 0)
#define TWIHS_IMR_RXRDY (0x1u << 1)
#define TWIHS_IMR_TXRDY (0x1u << 2)
#define TWIHS_IMR_SVACC (0x1u << 4)
#define TWIHS_IMR_GACC (0x1u << 5)
#define TWIHS_IMR_OVRE (0x1u << 6)
#define TWIHS_IMR_UNRE (0x1u << 7)
#define TWIHS_IMR_NACK (0x1u << 8)
#define TWIHS_IMR_ARBLST (0x1u << 9)
#define TWIHS_IMR_SCL_WS (0x1u << 10)
#define TWIHS_IMR_EOSACC (0x1u << 11)
#define TWIHS_IMR_MCACK (0x1u << 16)
#define TWIHS_IMR_TOUT (0x1u << 18)
#define TWIHS_IMR_PECERR (0x1u << 19)
#define TWIHS_IMR_SMBDAM (0x1u << 20)
#define TWIHS_IMR_SMBHHM (0x1u << 21)

#define TWIHS_RHR_RXDATA_Pos 0
#define TWIHS_RHR_RXDATA_Msk (0xffu << TWIHS_RHR_RXDATA_Pos)

#define TWIHS_THR_TXDATA_Pos 0
#define TWIHS_THR_TXDATA_Msk (0xffu << TWIHS_THR_TXDATA_Pos)
#define TWIHS_THR_TXDATA(value) ((TWIHS_THR_TXDATA_Msk & ((value) << TWIHS_THR_TXDATA_Pos)))

#define TWIHS_SMBTR_PRESC_Pos 0
#define TWIHS_SMBTR_PRESC_Msk (0xfu << TWIHS_SMBTR_PRESC_Pos)
#define TWIHS_SMBTR_PRESC(value) ((TWIHS_SMBTR_PRESC_Msk & ((value) << TWIHS_SMBTR_PRESC_Pos)))
#define TWIHS_SMBTR_TLOWS_Pos 8
#define TWIHS_SMBTR_TLOWS_Msk (0xffu << TWIHS_SMBTR_TLOWS_Pos)
#define TWIHS_SMBTR_TLOWS(value) ((TWIHS_SMBTR_TLOWS_Msk & ((value) << TWIHS_SMBTR_TLOWS_Pos)))
#define TWIHS_SMBTR_TLOWM_Pos 16
#define TWIHS_SMBTR_TLOWM_Msk (0xffu << TWIHS_SMBTR_TLOWM_Pos)
#define TWIHS_SMBTR_TLOWM(value) ((TWIHS_SMBTR_TLOWM_Msk & ((value) << TWIHS_SMBTR_TLOWM_Pos)))
#define TWIHS_SMBTR_THMAX_Pos 24
#define TWIHS_SMBTR_THMAX_Msk (0xffu << TWIHS_SMBTR_THMAX_Pos)
#define TWIHS_SMBTR_THMAX(value) ((TWIHS_SMBTR_THMAX_Msk & ((value) << TWIHS_SMBTR_THMAX_Pos)))

#define TWIHS_FILTR_FILT (0x1u << 0)
#define TWIHS_FILTR_PADFEN (0x1u << 1)
#define TWIHS_FILTR_PADFCFG (0x1u << 2)
#define TWIHS_FILTR_THRES_Pos 8
#define TWIHS_FILTR_THRES_Msk (0x7u << TWIHS_FILTR_THRES_Pos)
#define TWIHS_FILTR_THRES(value) ((TWIHS_FILTR_THRES_Msk & ((value) << TWIHS_FILTR_THRES_Pos)))

#define TWIHS_SWMR_SADR1_Pos 0
#define TWIHS_SWMR_SADR1_Msk (0x7fu << TWIHS_SWMR_SADR1_Pos)
#define TWIHS_SWMR_SADR1(value) ((TWIHS_SWMR_SADR1_Msk & ((value) << TWIHS_SWMR_SADR1_Pos)))
#define TWIHS_SWMR_SADR2_Pos 8
#define TWIHS_SWMR_SADR2_Msk (0x7fu << TWIHS_SWMR_SADR2_Pos)
#define TWIHS_SWMR_SADR2(value) ((TWIHS_SWMR_SADR2_Msk & ((value) << TWIHS_SWMR_SADR2_Pos)))
#define TWIHS_SWMR_SADR3_Pos 16
#define TWIHS_SWMR_SADR3_Msk (0x7fu << TWIHS_SWMR_SADR3_Pos)
#define TWIHS_SWMR_SADR3(value) ((TWIHS_SWMR_SADR3_Msk & ((value) << TWIHS_SWMR_SADR3_Pos)))
#define TWIHS_SWMR_DATAM_Pos 24
#define TWIHS_SWMR_DATAM_Msk (0xffu << TWIHS_SWMR_DATAM_Pos)
#define TWIHS_SWMR_DATAM(value) ((TWIHS_SWMR_DATAM_Msk & ((value) << TWIHS_SWMR_DATAM_Pos)))

#define TWIHS_WPMR_WPEN (0x1u << 0)
#define TWIHS_WPMR_WPKEY_Pos 8
#define TWIHS_WPMR_WPKEY_Msk (0xffffffu << TWIHS_WPMR_WPKEY_Pos)
#define TWIHS_WPMR_WPKEY(value) ((TWIHS_WPMR_WPKEY_Msk & ((value) << TWIHS_WPMR_WPKEY_Pos)))
#define TWIHS_WPMR_WPKEY_PASSWD (0x545749u << 8)

#define TWIHS_WPSR_WPVS (0x1u << 0)
#define TWIHS_WPSR_WPVSRC_Pos 8
#define TWIHS_WPSR_WPVSRC_Msk (0xffffffu << TWIHS_WPSR_WPVSRC_Pos)
# 360 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_uart.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_uart.h"
#define _SAMV71_UART_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_uart.h"
typedef struct {
  volatile uint32_t UART_CR;
  volatile uint32_t UART_MR;
  volatile uint32_t UART_IER;
  volatile uint32_t UART_IDR;
  volatile const uint32_t UART_IMR;
  volatile const uint32_t UART_SR;
  volatile const uint32_t UART_RHR;
  volatile uint32_t UART_THR;
  volatile uint32_t UART_BRGR;
  volatile uint32_t UART_CMPR;
  volatile const uint32_t Reserved1[47];
  volatile uint32_t UART_WPMR;
} Uart;


#define UART_CR_RSTRX (0x1u << 2)
#define UART_CR_RSTTX (0x1u << 3)
#define UART_CR_RXEN (0x1u << 4)
#define UART_CR_RXDIS (0x1u << 5)
#define UART_CR_TXEN (0x1u << 6)
#define UART_CR_TXDIS (0x1u << 7)
#define UART_CR_RSTSTA (0x1u << 8)
#define UART_CR_REQCLR (0x1u << 12)

#define UART_MR_FILTER (0x1u << 4)
#define UART_MR_FILTER_DISABLED (0x0u << 4)
#define UART_MR_FILTER_ENABLED (0x1u << 4)
#define UART_MR_PAR_Pos 9
#define UART_MR_PAR_Msk (0x7u << UART_MR_PAR_Pos)
#define UART_MR_PAR(value) ((UART_MR_PAR_Msk & ((value) << UART_MR_PAR_Pos)))
#define UART_MR_PAR_EVEN (0x0u << 9)
#define UART_MR_PAR_ODD (0x1u << 9)
#define UART_MR_PAR_SPACE (0x2u << 9)
#define UART_MR_PAR_MARK (0x3u << 9)
#define UART_MR_PAR_NO (0x4u << 9)
#define UART_MR_BRSRCCK (0x1u << 12)
#define UART_MR_BRSRCCK_PERIPH_CLK (0x0u << 12)
#define UART_MR_BRSRCCK_PMC_PCK (0x1u << 12)
#define UART_MR_CHMODE_Pos 14
#define UART_MR_CHMODE_Msk (0x3u << UART_MR_CHMODE_Pos)
#define UART_MR_CHMODE(value) ((UART_MR_CHMODE_Msk & ((value) << UART_MR_CHMODE_Pos)))
#define UART_MR_CHMODE_NORMAL (0x0u << 14)
#define UART_MR_CHMODE_AUTOMATIC (0x1u << 14)
#define UART_MR_CHMODE_LOCAL_LOOPBACK (0x2u << 14)
#define UART_MR_CHMODE_REMOTE_LOOPBACK (0x3u << 14)

#define UART_IER_RXRDY (0x1u << 0)
#define UART_IER_TXRDY (0x1u << 1)
#define UART_IER_OVRE (0x1u << 5)
#define UART_IER_FRAME (0x1u << 6)
#define UART_IER_PARE (0x1u << 7)
#define UART_IER_TXEMPTY (0x1u << 9)
#define UART_IER_CMP (0x1u << 15)

#define UART_IDR_RXRDY (0x1u << 0)
#define UART_IDR_TXRDY (0x1u << 1)
#define UART_IDR_OVRE (0x1u << 5)
#define UART_IDR_FRAME (0x1u << 6)
#define UART_IDR_PARE (0x1u << 7)
#define UART_IDR_TXEMPTY (0x1u << 9)
#define UART_IDR_CMP (0x1u << 15)

#define UART_IMR_RXRDY (0x1u << 0)
#define UART_IMR_TXRDY (0x1u << 1)
#define UART_IMR_OVRE (0x1u << 5)
#define UART_IMR_FRAME (0x1u << 6)
#define UART_IMR_PARE (0x1u << 7)
#define UART_IMR_TXEMPTY (0x1u << 9)
#define UART_IMR_CMP (0x1u << 15)

#define UART_SR_RXRDY (0x1u << 0)
#define UART_SR_TXRDY (0x1u << 1)
#define UART_SR_OVRE (0x1u << 5)
#define UART_SR_FRAME (0x1u << 6)
#define UART_SR_PARE (0x1u << 7)
#define UART_SR_TXEMPTY (0x1u << 9)
#define UART_SR_CMP (0x1u << 15)

#define UART_RHR_RXCHR_Pos 0
#define UART_RHR_RXCHR_Msk (0xffu << UART_RHR_RXCHR_Pos)

#define UART_THR_TXCHR_Pos 0
#define UART_THR_TXCHR_Msk (0xffu << UART_THR_TXCHR_Pos)
#define UART_THR_TXCHR(value) ((UART_THR_TXCHR_Msk & ((value) << UART_THR_TXCHR_Pos)))

#define UART_BRGR_CD_Pos 0
#define UART_BRGR_CD_Msk (0xffffu << UART_BRGR_CD_Pos)
#define UART_BRGR_CD(value) ((UART_BRGR_CD_Msk & ((value) << UART_BRGR_CD_Pos)))

#define UART_CMPR_VAL1_Pos 0
#define UART_CMPR_VAL1_Msk (0xffu << UART_CMPR_VAL1_Pos)
#define UART_CMPR_VAL1(value) ((UART_CMPR_VAL1_Msk & ((value) << UART_CMPR_VAL1_Pos)))
#define UART_CMPR_CMPMODE (0x1u << 12)
#define UART_CMPR_CMPMODE_FLAG_ONLY (0x0u << 12)
#define UART_CMPR_CMPMODE_START_CONDITION (0x1u << 12)
#define UART_CMPR_CMPPAR (0x1u << 14)
#define UART_CMPR_VAL2_Pos 16
#define UART_CMPR_VAL2_Msk (0xffu << UART_CMPR_VAL2_Pos)
#define UART_CMPR_VAL2(value) ((UART_CMPR_VAL2_Msk & ((value) << UART_CMPR_VAL2_Pos)))

#define UART_WPMR_WPEN (0x1u << 0)
#define UART_WPMR_WPKEY_Pos 8
#define UART_WPMR_WPKEY_Msk (0xffffffu << UART_WPMR_WPKEY_Pos)
#define UART_WPMR_WPKEY(value) ((UART_WPMR_WPKEY_Msk & ((value) << UART_WPMR_WPKEY_Pos)))
#define UART_WPMR_WPKEY_PASSWD (0x554152u << 8)
# 361 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_usart.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_usart.h"
#define _SAMV71_USART_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_usart.h"
typedef struct {
  volatile uint32_t US_CR;
  volatile uint32_t US_MR;
  volatile uint32_t US_IER;
  volatile uint32_t US_IDR;
  volatile const uint32_t US_IMR;
  volatile const uint32_t US_CSR;
  volatile const uint32_t US_RHR;
  volatile uint32_t US_THR;
  volatile uint32_t US_BRGR;
  volatile uint32_t US_RTOR;
  volatile uint32_t US_TTGR;
  volatile const uint32_t Reserved1[5];
  volatile uint32_t US_FIDI;
  volatile const uint32_t US_NER;
  volatile const uint32_t Reserved2[2];
  volatile uint32_t US_MAN;
  volatile uint32_t US_LINMR;
  volatile uint32_t US_LINIR;
  volatile const uint32_t US_LINBRR;
  volatile uint32_t US_LONMR;
  volatile uint32_t US_LONPR;
  volatile uint32_t US_LONDL;
  volatile uint32_t US_LONL2HDR;
  volatile const uint32_t US_LONBL;
  volatile uint32_t US_LONB1TX;
  volatile uint32_t US_LONB1RX;
  volatile uint32_t US_LONPRIO;
  volatile uint32_t US_IDTTX;
  volatile uint32_t US_IDTRX;
  volatile uint32_t US_ICDIFF;
  volatile const uint32_t Reserved3[22];
  volatile uint32_t US_WPMR;
  volatile const uint32_t US_WPSR;
} Usart;


#define US_CR_RSTRX (0x1u << 2)
#define US_CR_RSTTX (0x1u << 3)
#define US_CR_RXEN (0x1u << 4)
#define US_CR_RXDIS (0x1u << 5)
#define US_CR_TXEN (0x1u << 6)
#define US_CR_TXDIS (0x1u << 7)
#define US_CR_RSTSTA (0x1u << 8)
#define US_CR_STTBRK (0x1u << 9)
#define US_CR_STPBRK (0x1u << 10)
#define US_CR_STTTO (0x1u << 11)
#define US_CR_SENDA (0x1u << 12)
#define US_CR_RSTIT (0x1u << 13)
#define US_CR_RSTNACK (0x1u << 14)
#define US_CR_RETTO (0x1u << 15)
#define US_CR_RTSEN (0x1u << 18)
#define US_CR_RTSDIS (0x1u << 19)
#define US_CR_LINABT (0x1u << 20)
#define US_CR_LINWKUP (0x1u << 21)
#define US_CR_FCS (0x1u << 18)
#define US_CR_RCS (0x1u << 19)

#define US_MR_USART_MODE_Pos 0
#define US_MR_USART_MODE_Msk (0xfu << US_MR_USART_MODE_Pos)
#define US_MR_USART_MODE(value) ((US_MR_USART_MODE_Msk & ((value) << US_MR_USART_MODE_Pos)))
#define US_MR_USART_MODE_NORMAL (0x0u << 0)
#define US_MR_USART_MODE_RS485 (0x1u << 0)
#define US_MR_USART_MODE_HW_HANDSHAKING (0x2u << 0)
#define US_MR_USART_MODE_IS07816_T_0 (0x4u << 0)
#define US_MR_USART_MODE_IS07816_T_1 (0x6u << 0)
#define US_MR_USART_MODE_LON (0x9u << 0)
#define US_MR_USART_MODE_SPI_MASTER (0xEu << 0)
#define US_MR_USART_MODE_SPI_SLAVE (0xFu << 0)
#define US_MR_USCLKS_Pos 4
#define US_MR_USCLKS_Msk (0x3u << US_MR_USCLKS_Pos)
#define US_MR_USCLKS(value) ((US_MR_USCLKS_Msk & ((value) << US_MR_USCLKS_Pos)))
#define US_MR_USCLKS_MCK (0x0u << 4)
#define US_MR_USCLKS_DIV (0x1u << 4)
#define US_MR_USCLKS_PCK (0x2u << 4)
#define US_MR_USCLKS_SCK (0x3u << 4)
#define US_MR_CHRL_Pos 6
#define US_MR_CHRL_Msk (0x3u << US_MR_CHRL_Pos)
#define US_MR_CHRL(value) ((US_MR_CHRL_Msk & ((value) << US_MR_CHRL_Pos)))
#define US_MR_CHRL_5_BIT (0x0u << 6)
#define US_MR_CHRL_6_BIT (0x1u << 6)
#define US_MR_CHRL_7_BIT (0x2u << 6)
#define US_MR_CHRL_8_BIT (0x3u << 6)
#define US_MR_SYNC (0x1u << 8)
#define US_MR_PAR_Pos 9
#define US_MR_PAR_Msk (0x7u << US_MR_PAR_Pos)
#define US_MR_PAR(value) ((US_MR_PAR_Msk & ((value) << US_MR_PAR_Pos)))
#define US_MR_PAR_EVEN (0x0u << 9)
#define US_MR_PAR_ODD (0x1u << 9)
#define US_MR_PAR_SPACE (0x2u << 9)
#define US_MR_PAR_MARK (0x3u << 9)
#define US_MR_PAR_NO (0x4u << 9)
#define US_MR_PAR_MULTIDROP (0x6u << 9)
#define US_MR_NBSTOP_Pos 12
#define US_MR_NBSTOP_Msk (0x3u << US_MR_NBSTOP_Pos)
#define US_MR_NBSTOP(value) ((US_MR_NBSTOP_Msk & ((value) << US_MR_NBSTOP_Pos)))
#define US_MR_NBSTOP_1_BIT (0x0u << 12)
#define US_MR_NBSTOP_1_5_BIT (0x1u << 12)
#define US_MR_NBSTOP_2_BIT (0x2u << 12)
#define US_MR_CHMODE_Pos 14
#define US_MR_CHMODE_Msk (0x3u << US_MR_CHMODE_Pos)
#define US_MR_CHMODE(value) ((US_MR_CHMODE_Msk & ((value) << US_MR_CHMODE_Pos)))
#define US_MR_CHMODE_NORMAL (0x0u << 14)
#define US_MR_CHMODE_AUTOMATIC (0x1u << 14)
#define US_MR_CHMODE_LOCAL_LOOPBACK (0x2u << 14)
#define US_MR_CHMODE_REMOTE_LOOPBACK (0x3u << 14)
#define US_MR_MODE9 (0x1u << 17)
#define US_MR_CLKO (0x1u << 18)
#define US_MR_OVER (0x1u << 19)
#define US_MR_VAR_SYNC (0x1u << 22)
#define US_MR_FILTER (0x1u << 28)
#define US_MR_MAN (0x1u << 29)
#define US_MR_MODSYNC (0x1u << 30)
#define US_MR_ONEBIT (0x1u << 31)
#define US_MR_CPHA (0x1u << 8)
#define US_MR_CPOL (0x1u << 16)
#define US_MR_WRDBT (0x1u << 20)

#define US_IER_RXRDY (0x1u << 0)
#define US_IER_TXRDY (0x1u << 1)
#define US_IER_RXBRK (0x1u << 2)
#define US_IER_OVRE (0x1u << 5)
#define US_IER_FRAME (0x1u << 6)
#define US_IER_PARE (0x1u << 7)
#define US_IER_TIMEOUT (0x1u << 8)
#define US_IER_TXEMPTY (0x1u << 9)
#define US_IER_CTSIC (0x1u << 19)
#define US_IER_MANE (0x1u << 24)
#define US_IER_UNRE (0x1u << 10)
#define US_IER_LINBK (0x1u << 13)
#define US_IER_LINID (0x1u << 14)
#define US_IER_LINTC (0x1u << 15)
#define US_IER_LINBE (0x1u << 25)
#define US_IER_LINISFE (0x1u << 26)
#define US_IER_LINIPE (0x1u << 27)
#define US_IER_LINCE (0x1u << 28)
#define US_IER_LINSNRE (0x1u << 29)
#define US_IER_LINSTE (0x1u << 30)
#define US_IER_LINHTE (0x1u << 31)
#define US_IER_LSFE (0x1u << 6)
#define US_IER_LCRCE (0x1u << 7)
#define US_IER_LTXD (0x1u << 24)
#define US_IER_LCOL (0x1u << 25)
#define US_IER_LFET (0x1u << 26)
#define US_IER_LRXD (0x1u << 27)
#define US_IER_LBLOVFE (0x1u << 28)

#define US_IDR_RXRDY (0x1u << 0)
#define US_IDR_TXRDY (0x1u << 1)
#define US_IDR_RXBRK (0x1u << 2)
#define US_IDR_OVRE (0x1u << 5)
#define US_IDR_FRAME (0x1u << 6)
#define US_IDR_PARE (0x1u << 7)
#define US_IDR_TIMEOUT (0x1u << 8)
#define US_IDR_TXEMPTY (0x1u << 9)
#define US_IDR_CTSIC (0x1u << 19)
#define US_IDR_MANE (0x1u << 24)
#define US_IDR_UNRE (0x1u << 10)
#define US_IDR_LINBK (0x1u << 13)
#define US_IDR_LINID (0x1u << 14)
#define US_IDR_LINTC (0x1u << 15)
#define US_IDR_LINBE (0x1u << 25)
#define US_IDR_LINISFE (0x1u << 26)
#define US_IDR_LINIPE (0x1u << 27)
#define US_IDR_LINCE (0x1u << 28)
#define US_IDR_LINSNRE (0x1u << 29)
#define US_IDR_LINSTE (0x1u << 30)
#define US_IDR_LINHTE (0x1u << 31)
#define US_IDR_LSFE (0x1u << 6)
#define US_IDR_LCRCE (0x1u << 7)
#define US_IDR_LTXD (0x1u << 24)
#define US_IDR_LCOL (0x1u << 25)
#define US_IDR_LFET (0x1u << 26)
#define US_IDR_LRXD (0x1u << 27)
#define US_IDR_LBLOVFE (0x1u << 28)

#define US_IMR_RXRDY (0x1u << 0)
#define US_IMR_TXRDY (0x1u << 1)
#define US_IMR_RXBRK (0x1u << 2)
#define US_IMR_OVRE (0x1u << 5)
#define US_IMR_FRAME (0x1u << 6)
#define US_IMR_PARE (0x1u << 7)
#define US_IMR_TIMEOUT (0x1u << 8)
#define US_IMR_TXEMPTY (0x1u << 9)
#define US_IMR_CTSIC (0x1u << 19)
#define US_IMR_MANE (0x1u << 24)
#define US_IMR_UNRE (0x1u << 10)
#define US_IMR_LINBK (0x1u << 13)
#define US_IMR_LINID (0x1u << 14)
#define US_IMR_LINTC (0x1u << 15)
#define US_IMR_LINBE (0x1u << 25)
#define US_IMR_LINISFE (0x1u << 26)
#define US_IMR_LINIPE (0x1u << 27)
#define US_IMR_LINCE (0x1u << 28)
#define US_IMR_LINSNRE (0x1u << 29)
#define US_IMR_LINSTE (0x1u << 30)
#define US_IMR_LINHTE (0x1u << 31)
#define US_IMR_LSFE (0x1u << 6)
#define US_IMR_LCRCE (0x1u << 7)
#define US_IMR_LTXD (0x1u << 24)
#define US_IMR_LCOL (0x1u << 25)
#define US_IMR_LFET (0x1u << 26)
#define US_IMR_LRXD (0x1u << 27)
#define US_IMR_LBLOVFE (0x1u << 28)

#define US_CSR_RXRDY (0x1u << 0)
#define US_CSR_TXRDY (0x1u << 1)
#define US_CSR_RXBRK (0x1u << 2)
#define US_CSR_OVRE (0x1u << 5)
#define US_CSR_FRAME (0x1u << 6)
#define US_CSR_PARE (0x1u << 7)
#define US_CSR_TIMEOUT (0x1u << 8)
#define US_CSR_TXEMPTY (0x1u << 9)
#define US_CSR_NACK (0x1u << 13)
#define US_CSR_CTSIC (0x1u << 19)
#define US_CSR_CTS (0x1u << 23)
#define US_CSR_MANERR (0x1u << 24)
#define US_CSR_UNRE (0x1u << 10)
#define US_CSR_LINBK (0x1u << 13)
#define US_CSR_LINID (0x1u << 14)
#define US_CSR_LINTC (0x1u << 15)
#define US_CSR_LINBLS (0x1u << 23)
#define US_CSR_LINBE (0x1u << 25)
#define US_CSR_LINISFE (0x1u << 26)
#define US_CSR_LINIPE (0x1u << 27)
#define US_CSR_LINCE (0x1u << 28)
#define US_CSR_LINSNRE (0x1u << 29)
#define US_CSR_LINSTE (0x1u << 30)
#define US_CSR_LINHTE (0x1u << 31)
#define US_CSR_LSFE (0x1u << 6)
#define US_CSR_LCRCE (0x1u << 7)
#define US_CSR_LTXD (0x1u << 24)
#define US_CSR_LCOL (0x1u << 25)
#define US_CSR_LFET (0x1u << 26)
#define US_CSR_LRXD (0x1u << 27)
#define US_CSR_LBLOVFE (0x1u << 28)

#define US_RHR_RXCHR_Pos 0
#define US_RHR_RXCHR_Msk (0x1ffu << US_RHR_RXCHR_Pos)
#define US_RHR_RXSYNH (0x1u << 15)

#define US_THR_TXCHR_Pos 0
#define US_THR_TXCHR_Msk (0x1ffu << US_THR_TXCHR_Pos)
#define US_THR_TXCHR(value) ((US_THR_TXCHR_Msk & ((value) << US_THR_TXCHR_Pos)))
#define US_THR_TXSYNH (0x1u << 15)

#define US_BRGR_CD_Pos 0
#define US_BRGR_CD_Msk (0xffffu << US_BRGR_CD_Pos)
#define US_BRGR_CD(value) ((US_BRGR_CD_Msk & ((value) << US_BRGR_CD_Pos)))
#define US_BRGR_FP_Pos 16
#define US_BRGR_FP_Msk (0x7u << US_BRGR_FP_Pos)
#define US_BRGR_FP(value) ((US_BRGR_FP_Msk & ((value) << US_BRGR_FP_Pos)))

#define US_RTOR_TO_Pos 0
#define US_RTOR_TO_Msk (0x1ffffu << US_RTOR_TO_Pos)
#define US_RTOR_TO(value) ((US_RTOR_TO_Msk & ((value) << US_RTOR_TO_Pos)))

#define US_TTGR_TG_Pos 0
#define US_TTGR_TG_Msk (0xffu << US_TTGR_TG_Pos)
#define US_TTGR_TG(value) ((US_TTGR_TG_Msk & ((value) << US_TTGR_TG_Pos)))
#define US_TTGR_PCYCLE_Pos 0
#define US_TTGR_PCYCLE_Msk (0xffffffu << US_TTGR_PCYCLE_Pos)
#define US_TTGR_PCYCLE(value) ((US_TTGR_PCYCLE_Msk & ((value) << US_TTGR_PCYCLE_Pos)))

#define US_MAN_TX_PL_Pos 0
#define US_MAN_TX_PL_Msk (0xfu << US_MAN_TX_PL_Pos)
#define US_MAN_TX_PL(value) ((US_MAN_TX_PL_Msk & ((value) << US_MAN_TX_PL_Pos)))
#define US_MAN_TX_PP_Pos 8
#define US_MAN_TX_PP_Msk (0x3u << US_MAN_TX_PP_Pos)
#define US_MAN_TX_PP(value) ((US_MAN_TX_PP_Msk & ((value) << US_MAN_TX_PP_Pos)))
#define US_MAN_TX_PP_ALL_ONE (0x0u << 8)
#define US_MAN_TX_PP_ALL_ZERO (0x1u << 8)
#define US_MAN_TX_PP_ZERO_ONE (0x2u << 8)
#define US_MAN_TX_PP_ONE_ZERO (0x3u << 8)
#define US_MAN_TX_MPOL (0x1u << 12)
#define US_MAN_RX_PL_Pos 16
#define US_MAN_RX_PL_Msk (0xfu << US_MAN_RX_PL_Pos)
#define US_MAN_RX_PL(value) ((US_MAN_RX_PL_Msk & ((value) << US_MAN_RX_PL_Pos)))
#define US_MAN_RX_PP_Pos 24
#define US_MAN_RX_PP_Msk (0x3u << US_MAN_RX_PP_Pos)
#define US_MAN_RX_PP(value) ((US_MAN_RX_PP_Msk & ((value) << US_MAN_RX_PP_Pos)))
#define US_MAN_RX_PP_ALL_ONE (0x0u << 24)
#define US_MAN_RX_PP_ALL_ZERO (0x1u << 24)
#define US_MAN_RX_PP_ZERO_ONE (0x2u << 24)
#define US_MAN_RX_PP_ONE_ZERO (0x3u << 24)
#define US_MAN_RX_MPOL (0x1u << 28)
#define US_MAN_ONE (0x1u << 29)
#define US_MAN_DRIFT (0x1u << 30)
#define US_MAN_RXIDLEV (0x1u << 31)

#define US_LINMR_NACT_Pos 0
#define US_LINMR_NACT_Msk (0x3u << US_LINMR_NACT_Pos)
#define US_LINMR_NACT(value) ((US_LINMR_NACT_Msk & ((value) << US_LINMR_NACT_Pos)))
#define US_LINMR_NACT_PUBLISH (0x0u << 0)
#define US_LINMR_NACT_SUBSCRIBE (0x1u << 0)
#define US_LINMR_NACT_IGNORE (0x2u << 0)
#define US_LINMR_PARDIS (0x1u << 2)
#define US_LINMR_CHKDIS (0x1u << 3)
#define US_LINMR_CHKTYP (0x1u << 4)
#define US_LINMR_DLM (0x1u << 5)
#define US_LINMR_FSDIS (0x1u << 6)
#define US_LINMR_WKUPTYP (0x1u << 7)
#define US_LINMR_DLC_Pos 8
#define US_LINMR_DLC_Msk (0xffu << US_LINMR_DLC_Pos)
#define US_LINMR_DLC(value) ((US_LINMR_DLC_Msk & ((value) << US_LINMR_DLC_Pos)))
#define US_LINMR_PDCM (0x1u << 16)
#define US_LINMR_SYNCDIS (0x1u << 17)

#define US_LINIR_IDCHR_Pos 0
#define US_LINIR_IDCHR_Msk (0xffu << US_LINIR_IDCHR_Pos)
#define US_LINIR_IDCHR(value) ((US_LINIR_IDCHR_Msk & ((value) << US_LINIR_IDCHR_Pos)))

#define US_LINBRR_LINCD_Pos 0
#define US_LINBRR_LINCD_Msk (0xffffu << US_LINBRR_LINCD_Pos)
#define US_LINBRR_LINFP_Pos 16
#define US_LINBRR_LINFP_Msk (0x7u << US_LINBRR_LINFP_Pos)

#define US_LONMR_COMMT (0x1u << 0)
#define US_LONMR_COLDET (0x1u << 1)
#define US_LONMR_TCOL (0x1u << 2)
#define US_LONMR_CDTAIL (0x1u << 3)
#define US_LONMR_DMAM (0x1u << 4)
#define US_LONMR_LCDS (0x1u << 5)
#define US_LONMR_EOFS_Pos 16
#define US_LONMR_EOFS_Msk (0xffu << US_LONMR_EOFS_Pos)
#define US_LONMR_EOFS(value) ((US_LONMR_EOFS_Msk & ((value) << US_LONMR_EOFS_Pos)))

#define US_LONPR_LONPL_Pos 0
#define US_LONPR_LONPL_Msk (0x3fffu << US_LONPR_LONPL_Pos)
#define US_LONPR_LONPL(value) ((US_LONPR_LONPL_Msk & ((value) << US_LONPR_LONPL_Pos)))

#define US_LONDL_LONDL_Pos 0
#define US_LONDL_LONDL_Msk (0xffu << US_LONDL_LONDL_Pos)
#define US_LONDL_LONDL(value) ((US_LONDL_LONDL_Msk & ((value) << US_LONDL_LONDL_Pos)))

#define US_LONL2HDR_BLI_Pos 0
#define US_LONL2HDR_BLI_Msk (0x3fu << US_LONL2HDR_BLI_Pos)
#define US_LONL2HDR_BLI(value) ((US_LONL2HDR_BLI_Msk & ((value) << US_LONL2HDR_BLI_Pos)))
#define US_LONL2HDR_ALTP (0x1u << 6)
#define US_LONL2HDR_PB (0x1u << 7)

#define US_LONBL_LONBL_Pos 0
#define US_LONBL_LONBL_Msk (0x3fu << US_LONBL_LONBL_Pos)

#define US_LONB1TX_BETA1TX_Pos 0
#define US_LONB1TX_BETA1TX_Msk (0xffffffu << US_LONB1TX_BETA1TX_Pos)
#define US_LONB1TX_BETA1TX(value) ((US_LONB1TX_BETA1TX_Msk & ((value) << US_LONB1TX_BETA1TX_Pos)))

#define US_LONB1RX_BETA1RX_Pos 0
#define US_LONB1RX_BETA1RX_Msk (0xffffffu << US_LONB1RX_BETA1RX_Pos)
#define US_LONB1RX_BETA1RX(value) ((US_LONB1RX_BETA1RX_Msk & ((value) << US_LONB1RX_BETA1RX_Pos)))

#define US_LONPRIO_PSNB_Pos 0
#define US_LONPRIO_PSNB_Msk (0x7fu << US_LONPRIO_PSNB_Pos)
#define US_LONPRIO_PSNB(value) ((US_LONPRIO_PSNB_Msk & ((value) << US_LONPRIO_PSNB_Pos)))
#define US_LONPRIO_NPS_Pos 8
#define US_LONPRIO_NPS_Msk (0x7fu << US_LONPRIO_NPS_Pos)
#define US_LONPRIO_NPS(value) ((US_LONPRIO_NPS_Msk & ((value) << US_LONPRIO_NPS_Pos)))

#define US_IDTTX_IDTTX_Pos 0
#define US_IDTTX_IDTTX_Msk (0xffffffu << US_IDTTX_IDTTX_Pos)
#define US_IDTTX_IDTTX(value) ((US_IDTTX_IDTTX_Msk & ((value) << US_IDTTX_IDTTX_Pos)))

#define US_IDTRX_IDTRX_Pos 0
#define US_IDTRX_IDTRX_Msk (0xffffffu << US_IDTRX_IDTRX_Pos)
#define US_IDTRX_IDTRX(value) ((US_IDTRX_IDTRX_Msk & ((value) << US_IDTRX_IDTRX_Pos)))

#define US_ICDIFF_ICDIFF_Pos 0
#define US_ICDIFF_ICDIFF_Msk (0xfu << US_ICDIFF_ICDIFF_Pos)
#define US_ICDIFF_ICDIFF(value) ((US_ICDIFF_ICDIFF_Msk & ((value) << US_ICDIFF_ICDIFF_Pos)))

#define US_WPMR_WPEN (0x1u << 0)
#define US_WPMR_WPKEY_Pos 8
#define US_WPMR_WPKEY_Msk (0xffffffu << US_WPMR_WPKEY_Pos)
#define US_WPMR_WPKEY(value) ((US_WPMR_WPKEY_Msk & ((value) << US_WPMR_WPKEY_Pos)))
#define US_WPMR_WPKEY_PASSWD (0x555341u << 8)

#define US_WPSR_WPVS (0x1u << 0)
#define US_WPSR_WPVSRC_Pos 8
#define US_WPSR_WPVSRC_Msk (0xffffu << US_WPSR_WPVSRC_Pos)
# 362 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_usbhs.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_usbhs.h"
#define _SAMV71_USBHS_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_usbhs.h"
typedef struct {
  volatile uint32_t USBHS_DEVDMANXTDSC;
  volatile uint32_t USBHS_DEVDMAADDRESS;
  volatile uint32_t USBHS_DEVDMACONTROL;
  volatile uint32_t USBHS_DEVDMASTATUS;
} UsbhsDevdma;

typedef struct {
  volatile uint32_t USBHS_HSTDMANXTDSC;
  volatile uint32_t USBHS_HSTDMAADDRESS;
  volatile uint32_t USBHS_HSTDMACONTROL;
  volatile uint32_t USBHS_HSTDMASTATUS;
} UsbhsHstdma;

#define USBHSDEVDMA_NUMBER 7
#define USBHSHSTDMA_NUMBER 7
typedef struct {
  volatile uint32_t USBHS_DEVCTRL;
  volatile const uint32_t USBHS_DEVISR;
  volatile uint32_t USBHS_DEVICR;
  volatile uint32_t USBHS_DEVIFR;
  volatile const uint32_t USBHS_DEVIMR;
  volatile uint32_t USBHS_DEVIDR;
  volatile uint32_t USBHS_DEVIER;
  volatile uint32_t USBHS_DEVEPT;
  volatile const uint32_t USBHS_DEVFNUM;
  volatile const uint32_t Reserved1[55];
  volatile uint32_t USBHS_DEVEPTCFG[10];
  volatile const uint32_t Reserved2[2];
  volatile const uint32_t USBHS_DEVEPTISR[10];
  volatile const uint32_t Reserved3[2];
  volatile uint32_t USBHS_DEVEPTICR[10];
  volatile const uint32_t Reserved4[2];
  volatile uint32_t USBHS_DEVEPTIFR[10];
  volatile const uint32_t Reserved5[2];
  volatile const uint32_t USBHS_DEVEPTIMR[10];
  volatile const uint32_t Reserved6[2];
  volatile uint32_t USBHS_DEVEPTIER[10];
  volatile const uint32_t Reserved7[2];
  volatile uint32_t USBHS_DEVEPTIDR[10];
  volatile const uint32_t Reserved8[50];
       UsbhsDevdma USBHS_DEVDMA[7];
  volatile const uint32_t Reserved9[32];
  volatile uint32_t USBHS_HSTCTRL;
  volatile const uint32_t USBHS_HSTISR;
  volatile uint32_t USBHS_HSTICR;
  volatile uint32_t USBHS_HSTIFR;
  volatile const uint32_t USBHS_HSTIMR;
  volatile uint32_t USBHS_HSTIDR;
  volatile uint32_t USBHS_HSTIER;
  volatile uint32_t USBHS_HSTPIP;
  volatile uint32_t USBHS_HSTFNUM;
  volatile uint32_t USBHS_HSTADDR1;
  volatile uint32_t USBHS_HSTADDR2;
  volatile uint32_t USBHS_HSTADDR3;
  volatile const uint32_t Reserved10[52];
  volatile uint32_t USBHS_HSTPIPCFG[10];
  volatile const uint32_t Reserved11[2];
  volatile const uint32_t USBHS_HSTPIPISR[10];
  volatile const uint32_t Reserved12[2];
  volatile uint32_t USBHS_HSTPIPICR[10];
  volatile const uint32_t Reserved13[2];
  volatile uint32_t USBHS_HSTPIPIFR[10];
  volatile const uint32_t Reserved14[2];
  volatile const uint32_t USBHS_HSTPIPIMR[10];
  volatile const uint32_t Reserved15[2];
  volatile uint32_t USBHS_HSTPIPIER[10];
  volatile const uint32_t Reserved16[2];
  volatile uint32_t USBHS_HSTPIPIDR[10];
  volatile const uint32_t Reserved17[2];
  volatile uint32_t USBHS_HSTPIPINRQ[10];
  volatile const uint32_t Reserved18[2];
  volatile uint32_t USBHS_HSTPIPERR[10];
  volatile const uint32_t Reserved19[26];
       UsbhsHstdma USBHS_HSTDMA[7];
  volatile const uint32_t Reserved20[32];
  volatile uint32_t USBHS_CTRL;
  volatile const uint32_t USBHS_SR;
  volatile uint32_t USBHS_SCR;
  volatile uint32_t USBHS_SFR;
  volatile uint32_t USBHS_TSTA1;
  volatile uint32_t USBHS_TSTA2;
  volatile const uint32_t USBHS_VERSION;
  volatile const uint32_t Reserved21[4];
  volatile const uint32_t USBHS_FSM;
} Usbhs;


#define USBHS_DEVCTRL_UADD_Pos 0
#define USBHS_DEVCTRL_UADD_Msk (0x7fu << USBHS_DEVCTRL_UADD_Pos)
#define USBHS_DEVCTRL_UADD(value) ((USBHS_DEVCTRL_UADD_Msk & ((value) << USBHS_DEVCTRL_UADD_Pos)))
#define USBHS_DEVCTRL_ADDEN (0x1u << 7)
#define USBHS_DEVCTRL_DETACH (0x1u << 8)
#define USBHS_DEVCTRL_RMWKUP (0x1u << 9)
#define USBHS_DEVCTRL_SPDCONF_Pos 10
#define USBHS_DEVCTRL_SPDCONF_Msk (0x3u << USBHS_DEVCTRL_SPDCONF_Pos)
#define USBHS_DEVCTRL_SPDCONF(value) ((USBHS_DEVCTRL_SPDCONF_Msk & ((value) << USBHS_DEVCTRL_SPDCONF_Pos)))
#define USBHS_DEVCTRL_SPDCONF_NORMAL (0x0u << 10)
#define USBHS_DEVCTRL_SPDCONF_LOW_POWER (0x1u << 10)
#define USBHS_DEVCTRL_SPDCONF_HIGH_SPEED (0x2u << 10)
#define USBHS_DEVCTRL_SPDCONF_FORCED_FS (0x3u << 10)
#define USBHS_DEVCTRL_LS (0x1u << 12)
#define USBHS_DEVCTRL_TSTJ (0x1u << 13)
#define USBHS_DEVCTRL_TSTK (0x1u << 14)
#define USBHS_DEVCTRL_TSTPCKT (0x1u << 15)
#define USBHS_DEVCTRL_OPMODE2 (0x1u << 16)

#define USBHS_DEVISR_SUSP (0x1u << 0)
#define USBHS_DEVISR_MSOF (0x1u << 1)
#define USBHS_DEVISR_SOF (0x1u << 2)
#define USBHS_DEVISR_EORST (0x1u << 3)
#define USBHS_DEVISR_WAKEUP (0x1u << 4)
#define USBHS_DEVISR_EORSM (0x1u << 5)
#define USBHS_DEVISR_UPRSM (0x1u << 6)
#define USBHS_DEVISR_PEP_0 (0x1u << 12)
#define USBHS_DEVISR_PEP_1 (0x1u << 13)
#define USBHS_DEVISR_PEP_2 (0x1u << 14)
#define USBHS_DEVISR_PEP_3 (0x1u << 15)
#define USBHS_DEVISR_PEP_4 (0x1u << 16)
#define USBHS_DEVISR_PEP_5 (0x1u << 17)
#define USBHS_DEVISR_PEP_6 (0x1u << 18)
#define USBHS_DEVISR_PEP_7 (0x1u << 19)
#define USBHS_DEVISR_PEP_8 (0x1u << 20)
#define USBHS_DEVISR_PEP_9 (0x1u << 21)
#define USBHS_DEVISR_PEP_10 (0x1u << 22)
#define USBHS_DEVISR_PEP_11 (0x1u << 23)
#define USBHS_DEVISR_DMA_1 (0x1u << 25)
#define USBHS_DEVISR_DMA_2 (0x1u << 26)
#define USBHS_DEVISR_DMA_3 (0x1u << 27)
#define USBHS_DEVISR_DMA_4 (0x1u << 28)
#define USBHS_DEVISR_DMA_5 (0x1u << 29)
#define USBHS_DEVISR_DMA_6 (0x1u << 30)
#define USBHS_DEVISR_DMA_7 (0x1u << 31)

#define USBHS_DEVICR_SUSPC (0x1u << 0)
#define USBHS_DEVICR_MSOFC (0x1u << 1)
#define USBHS_DEVICR_SOFC (0x1u << 2)
#define USBHS_DEVICR_EORSTC (0x1u << 3)
#define USBHS_DEVICR_WAKEUPC (0x1u << 4)
#define USBHS_DEVICR_EORSMC (0x1u << 5)
#define USBHS_DEVICR_UPRSMC (0x1u << 6)

#define USBHS_DEVIFR_SUSPS (0x1u << 0)
#define USBHS_DEVIFR_MSOFS (0x1u << 1)
#define USBHS_DEVIFR_SOFS (0x1u << 2)
#define USBHS_DEVIFR_EORSTS (0x1u << 3)
#define USBHS_DEVIFR_WAKEUPS (0x1u << 4)
#define USBHS_DEVIFR_EORSMS (0x1u << 5)
#define USBHS_DEVIFR_UPRSMS (0x1u << 6)
#define USBHS_DEVIFR_DMA_1 (0x1u << 25)
#define USBHS_DEVIFR_DMA_2 (0x1u << 26)
#define USBHS_DEVIFR_DMA_3 (0x1u << 27)
#define USBHS_DEVIFR_DMA_4 (0x1u << 28)
#define USBHS_DEVIFR_DMA_5 (0x1u << 29)
#define USBHS_DEVIFR_DMA_6 (0x1u << 30)
#define USBHS_DEVIFR_DMA_7 (0x1u << 31)

#define USBHS_DEVIMR_SUSPE (0x1u << 0)
#define USBHS_DEVIMR_MSOFE (0x1u << 1)
#define USBHS_DEVIMR_SOFE (0x1u << 2)
#define USBHS_DEVIMR_EORSTE (0x1u << 3)
#define USBHS_DEVIMR_WAKEUPE (0x1u << 4)
#define USBHS_DEVIMR_EORSME (0x1u << 5)
#define USBHS_DEVIMR_UPRSME (0x1u << 6)
#define USBHS_DEVIMR_PEP_0 (0x1u << 12)
#define USBHS_DEVIMR_PEP_1 (0x1u << 13)
#define USBHS_DEVIMR_PEP_2 (0x1u << 14)
#define USBHS_DEVIMR_PEP_3 (0x1u << 15)
#define USBHS_DEVIMR_PEP_4 (0x1u << 16)
#define USBHS_DEVIMR_PEP_5 (0x1u << 17)
#define USBHS_DEVIMR_PEP_6 (0x1u << 18)
#define USBHS_DEVIMR_PEP_7 (0x1u << 19)
#define USBHS_DEVIMR_PEP_8 (0x1u << 20)
#define USBHS_DEVIMR_PEP_9 (0x1u << 21)
#define USBHS_DEVIMR_PEP_10 (0x1u << 22)
#define USBHS_DEVIMR_PEP_11 (0x1u << 23)
#define USBHS_DEVIMR_DMA_1 (0x1u << 25)
#define USBHS_DEVIMR_DMA_2 (0x1u << 26)
#define USBHS_DEVIMR_DMA_3 (0x1u << 27)
#define USBHS_DEVIMR_DMA_4 (0x1u << 28)
#define USBHS_DEVIMR_DMA_5 (0x1u << 29)
#define USBHS_DEVIMR_DMA_6 (0x1u << 30)
#define USBHS_DEVIMR_DMA_7 (0x1u << 31)

#define USBHS_DEVIDR_SUSPEC (0x1u << 0)
#define USBHS_DEVIDR_MSOFEC (0x1u << 1)
#define USBHS_DEVIDR_SOFEC (0x1u << 2)
#define USBHS_DEVIDR_EORSTEC (0x1u << 3)
#define USBHS_DEVIDR_WAKEUPEC (0x1u << 4)
#define USBHS_DEVIDR_EORSMEC (0x1u << 5)
#define USBHS_DEVIDR_UPRSMEC (0x1u << 6)
#define USBHS_DEVIDR_PEP_0 (0x1u << 12)
#define USBHS_DEVIDR_PEP_1 (0x1u << 13)
#define USBHS_DEVIDR_PEP_2 (0x1u << 14)
#define USBHS_DEVIDR_PEP_3 (0x1u << 15)
#define USBHS_DEVIDR_PEP_4 (0x1u << 16)
#define USBHS_DEVIDR_PEP_5 (0x1u << 17)
#define USBHS_DEVIDR_PEP_6 (0x1u << 18)
#define USBHS_DEVIDR_PEP_7 (0x1u << 19)
#define USBHS_DEVIDR_PEP_8 (0x1u << 20)
#define USBHS_DEVIDR_PEP_9 (0x1u << 21)
#define USBHS_DEVIDR_PEP_10 (0x1u << 22)
#define USBHS_DEVIDR_PEP_11 (0x1u << 23)
#define USBHS_DEVIDR_DMA_1 (0x1u << 25)
#define USBHS_DEVIDR_DMA_2 (0x1u << 26)
#define USBHS_DEVIDR_DMA_3 (0x1u << 27)
#define USBHS_DEVIDR_DMA_4 (0x1u << 28)
#define USBHS_DEVIDR_DMA_5 (0x1u << 29)
#define USBHS_DEVIDR_DMA_6 (0x1u << 30)
#define USBHS_DEVIDR_DMA_7 (0x1u << 31)

#define USBHS_DEVIER_SUSPES (0x1u << 0)
#define USBHS_DEVIER_MSOFES (0x1u << 1)
#define USBHS_DEVIER_SOFES (0x1u << 2)
#define USBHS_DEVIER_EORSTES (0x1u << 3)
#define USBHS_DEVIER_WAKEUPES (0x1u << 4)
#define USBHS_DEVIER_EORSMES (0x1u << 5)
#define USBHS_DEVIER_UPRSMES (0x1u << 6)
#define USBHS_DEVIER_PEP_0 (0x1u << 12)
#define USBHS_DEVIER_PEP_1 (0x1u << 13)
#define USBHS_DEVIER_PEP_2 (0x1u << 14)
#define USBHS_DEVIER_PEP_3 (0x1u << 15)
#define USBHS_DEVIER_PEP_4 (0x1u << 16)
#define USBHS_DEVIER_PEP_5 (0x1u << 17)
#define USBHS_DEVIER_PEP_6 (0x1u << 18)
#define USBHS_DEVIER_PEP_7 (0x1u << 19)
#define USBHS_DEVIER_PEP_8 (0x1u << 20)
#define USBHS_DEVIER_PEP_9 (0x1u << 21)
#define USBHS_DEVIER_PEP_10 (0x1u << 22)
#define USBHS_DEVIER_PEP_11 (0x1u << 23)
#define USBHS_DEVIER_DMA_1 (0x1u << 25)
#define USBHS_DEVIER_DMA_2 (0x1u << 26)
#define USBHS_DEVIER_DMA_3 (0x1u << 27)
#define USBHS_DEVIER_DMA_4 (0x1u << 28)
#define USBHS_DEVIER_DMA_5 (0x1u << 29)
#define USBHS_DEVIER_DMA_6 (0x1u << 30)
#define USBHS_DEVIER_DMA_7 (0x1u << 31)

#define USBHS_DEVEPT_EPEN0 (0x1u << 0)
#define USBHS_DEVEPT_EPEN1 (0x1u << 1)
#define USBHS_DEVEPT_EPEN2 (0x1u << 2)
#define USBHS_DEVEPT_EPEN3 (0x1u << 3)
#define USBHS_DEVEPT_EPEN4 (0x1u << 4)
#define USBHS_DEVEPT_EPEN5 (0x1u << 5)
#define USBHS_DEVEPT_EPEN6 (0x1u << 6)
#define USBHS_DEVEPT_EPEN7 (0x1u << 7)
#define USBHS_DEVEPT_EPEN8 (0x1u << 8)
#define USBHS_DEVEPT_EPRST0 (0x1u << 16)
#define USBHS_DEVEPT_EPRST1 (0x1u << 17)
#define USBHS_DEVEPT_EPRST2 (0x1u << 18)
#define USBHS_DEVEPT_EPRST3 (0x1u << 19)
#define USBHS_DEVEPT_EPRST4 (0x1u << 20)
#define USBHS_DEVEPT_EPRST5 (0x1u << 21)
#define USBHS_DEVEPT_EPRST6 (0x1u << 22)
#define USBHS_DEVEPT_EPRST7 (0x1u << 23)
#define USBHS_DEVEPT_EPRST8 (0x1u << 24)

#define USBHS_DEVFNUM_MFNUM_Pos 0
#define USBHS_DEVFNUM_MFNUM_Msk (0x7u << USBHS_DEVFNUM_MFNUM_Pos)
#define USBHS_DEVFNUM_FNUM_Pos 3
#define USBHS_DEVFNUM_FNUM_Msk (0x7ffu << USBHS_DEVFNUM_FNUM_Pos)
#define USBHS_DEVFNUM_FNCERR (0x1u << 15)

#define USBHS_DEVEPTCFG_ALLOC (0x1u << 1)
#define USBHS_DEVEPTCFG_EPBK_Pos 2
#define USBHS_DEVEPTCFG_EPBK_Msk (0x3u << USBHS_DEVEPTCFG_EPBK_Pos)
#define USBHS_DEVEPTCFG_EPBK(value) ((USBHS_DEVEPTCFG_EPBK_Msk & ((value) << USBHS_DEVEPTCFG_EPBK_Pos)))
#define USBHS_DEVEPTCFG_EPBK_1_BANK (0x0u << 2)
#define USBHS_DEVEPTCFG_EPBK_2_BANK (0x1u << 2)
#define USBHS_DEVEPTCFG_EPBK_3_BANK (0x2u << 2)
#define USBHS_DEVEPTCFG_EPSIZE_Pos 4
#define USBHS_DEVEPTCFG_EPSIZE_Msk (0x7u << USBHS_DEVEPTCFG_EPSIZE_Pos)
#define USBHS_DEVEPTCFG_EPSIZE(value) ((USBHS_DEVEPTCFG_EPSIZE_Msk & ((value) << USBHS_DEVEPTCFG_EPSIZE_Pos)))
#define USBHS_DEVEPTCFG_EPSIZE_8_BYTE (0x0u << 4)
#define USBHS_DEVEPTCFG_EPSIZE_16_BYTE (0x1u << 4)
#define USBHS_DEVEPTCFG_EPSIZE_32_BYTE (0x2u << 4)
#define USBHS_DEVEPTCFG_EPSIZE_64_BYTE (0x3u << 4)
#define USBHS_DEVEPTCFG_EPSIZE_128_BYTE (0x4u << 4)
#define USBHS_DEVEPTCFG_EPSIZE_256_BYTE (0x5u << 4)
#define USBHS_DEVEPTCFG_EPSIZE_512_BYTE (0x6u << 4)
#define USBHS_DEVEPTCFG_EPSIZE_1024_BYTE (0x7u << 4)
#define USBHS_DEVEPTCFG_EPDIR (0x1u << 8)
#define USBHS_DEVEPTCFG_EPDIR_OUT (0x0u << 8)
#define USBHS_DEVEPTCFG_EPDIR_IN (0x1u << 8)
#define USBHS_DEVEPTCFG_AUTOSW (0x1u << 9)
#define USBHS_DEVEPTCFG_EPTYPE_Pos 11
#define USBHS_DEVEPTCFG_EPTYPE_Msk (0x3u << USBHS_DEVEPTCFG_EPTYPE_Pos)
#define USBHS_DEVEPTCFG_EPTYPE(value) ((USBHS_DEVEPTCFG_EPTYPE_Msk & ((value) << USBHS_DEVEPTCFG_EPTYPE_Pos)))
#define USBHS_DEVEPTCFG_EPTYPE_CTRL (0x0u << 11)
#define USBHS_DEVEPTCFG_EPTYPE_ISO (0x1u << 11)
#define USBHS_DEVEPTCFG_EPTYPE_BLK (0x2u << 11)
#define USBHS_DEVEPTCFG_EPTYPE_INTRPT (0x3u << 11)
#define USBHS_DEVEPTCFG_NBTRANS_Pos 13
#define USBHS_DEVEPTCFG_NBTRANS_Msk (0x3u << USBHS_DEVEPTCFG_NBTRANS_Pos)
#define USBHS_DEVEPTCFG_NBTRANS(value) ((USBHS_DEVEPTCFG_NBTRANS_Msk & ((value) << USBHS_DEVEPTCFG_NBTRANS_Pos)))
#define USBHS_DEVEPTCFG_NBTRANS_0_TRANS (0x0u << 13)
#define USBHS_DEVEPTCFG_NBTRANS_1_TRANS (0x1u << 13)
#define USBHS_DEVEPTCFG_NBTRANS_2_TRANS (0x2u << 13)
#define USBHS_DEVEPTCFG_NBTRANS_3_TRANS (0x3u << 13)

#define USBHS_DEVEPTISR_TXINI (0x1u << 0)
#define USBHS_DEVEPTISR_RXOUTI (0x1u << 1)
#define USBHS_DEVEPTISR_RXSTPI (0x1u << 2)
#define USBHS_DEVEPTISR_NAKOUTI (0x1u << 3)
#define USBHS_DEVEPTISR_NAKINI (0x1u << 4)
#define USBHS_DEVEPTISR_OVERFI (0x1u << 5)
#define USBHS_DEVEPTISR_STALLEDI (0x1u << 6)
#define USBHS_DEVEPTISR_SHORTPACKET (0x1u << 7)
#define USBHS_DEVEPTISR_DTSEQ_Pos 8
#define USBHS_DEVEPTISR_DTSEQ_Msk (0x3u << USBHS_DEVEPTISR_DTSEQ_Pos)
#define USBHS_DEVEPTISR_DTSEQ_DATA0 (0x0u << 8)
#define USBHS_DEVEPTISR_DTSEQ_DATA1 (0x1u << 8)
#define USBHS_DEVEPTISR_DTSEQ_DATA2 (0x2u << 8)
#define USBHS_DEVEPTISR_DTSEQ_MDATA (0x3u << 8)
#define USBHS_DEVEPTISR_NBUSYBK_Pos 12
#define USBHS_DEVEPTISR_NBUSYBK_Msk (0x3u << USBHS_DEVEPTISR_NBUSYBK_Pos)
#define USBHS_DEVEPTISR_NBUSYBK_0_BUSY (0x0u << 12)
#define USBHS_DEVEPTISR_NBUSYBK_1_BUSY (0x1u << 12)
#define USBHS_DEVEPTISR_NBUSYBK_2_BUSY (0x2u << 12)
#define USBHS_DEVEPTISR_NBUSYBK_3_BUSY (0x3u << 12)
#define USBHS_DEVEPTISR_CURRBK_Pos 14
#define USBHS_DEVEPTISR_CURRBK_Msk (0x3u << USBHS_DEVEPTISR_CURRBK_Pos)
#define USBHS_DEVEPTISR_CURRBK_BANK0 (0x0u << 14)
#define USBHS_DEVEPTISR_CURRBK_BANK1 (0x1u << 14)
#define USBHS_DEVEPTISR_CURRBK_BANK2 (0x2u << 14)
#define USBHS_DEVEPTISR_RWALL (0x1u << 16)
#define USBHS_DEVEPTISR_CTRLDIR (0x1u << 17)
#define USBHS_DEVEPTISR_CFGOK (0x1u << 18)
#define USBHS_DEVEPTISR_BYCT_Pos 20
#define USBHS_DEVEPTISR_BYCT_Msk (0x7ffu << USBHS_DEVEPTISR_BYCT_Pos)
#define USBHS_DEVEPTISR_UNDERFI (0x1u << 2)
#define USBHS_DEVEPTISR_HBISOINERRI (0x1u << 3)
#define USBHS_DEVEPTISR_HBISOFLUSHI (0x1u << 4)
#define USBHS_DEVEPTISR_CRCERRI (0x1u << 6)
#define USBHS_DEVEPTISR_ERRORTRANS (0x1u << 10)

#define USBHS_DEVEPTICR_TXINIC (0x1u << 0)
#define USBHS_DEVEPTICR_RXOUTIC (0x1u << 1)
#define USBHS_DEVEPTICR_RXSTPIC (0x1u << 2)
#define USBHS_DEVEPTICR_NAKOUTIC (0x1u << 3)
#define USBHS_DEVEPTICR_NAKINIC (0x1u << 4)
#define USBHS_DEVEPTICR_OVERFIC (0x1u << 5)
#define USBHS_DEVEPTICR_STALLEDIC (0x1u << 6)
#define USBHS_DEVEPTICR_SHORTPACKETC (0x1u << 7)
#define USBHS_DEVEPTICR_UNDERFIC (0x1u << 2)
#define USBHS_DEVEPTICR_HBISOINERRIC (0x1u << 3)
#define USBHS_DEVEPTICR_HBISOFLUSHIC (0x1u << 4)
#define USBHS_DEVEPTICR_CRCERRIC (0x1u << 6)

#define USBHS_DEVEPTIFR_TXINIS (0x1u << 0)
#define USBHS_DEVEPTIFR_RXOUTIS (0x1u << 1)
#define USBHS_DEVEPTIFR_RXSTPIS (0x1u << 2)
#define USBHS_DEVEPTIFR_NAKOUTIS (0x1u << 3)
#define USBHS_DEVEPTIFR_NAKINIS (0x1u << 4)
#define USBHS_DEVEPTIFR_OVERFIS (0x1u << 5)
#define USBHS_DEVEPTIFR_STALLEDIS (0x1u << 6)
#define USBHS_DEVEPTIFR_SHORTPACKETS (0x1u << 7)
#define USBHS_DEVEPTIFR_NBUSYBKS (0x1u << 12)
#define USBHS_DEVEPTIFR_UNDERFIS (0x1u << 2)
#define USBHS_DEVEPTIFR_HBISOINERRIS (0x1u << 3)
#define USBHS_DEVEPTIFR_HBISOFLUSHIS (0x1u << 4)
#define USBHS_DEVEPTIFR_CRCERRIS (0x1u << 6)

#define USBHS_DEVEPTIMR_TXINE (0x1u << 0)
#define USBHS_DEVEPTIMR_RXOUTE (0x1u << 1)
#define USBHS_DEVEPTIMR_RXSTPE (0x1u << 2)
#define USBHS_DEVEPTIMR_NAKOUTE (0x1u << 3)
#define USBHS_DEVEPTIMR_NAKINE (0x1u << 4)
#define USBHS_DEVEPTIMR_OVERFE (0x1u << 5)
#define USBHS_DEVEPTIMR_STALLEDE (0x1u << 6)
#define USBHS_DEVEPTIMR_SHORTPACKETE (0x1u << 7)
#define USBHS_DEVEPTIMR_NBUSYBKE (0x1u << 12)
#define USBHS_DEVEPTIMR_KILLBK (0x1u << 13)
#define USBHS_DEVEPTIMR_FIFOCON (0x1u << 14)
#define USBHS_DEVEPTIMR_EPDISHDMA (0x1u << 16)
#define USBHS_DEVEPTIMR_NYETDIS (0x1u << 17)
#define USBHS_DEVEPTIMR_RSTDT (0x1u << 18)
#define USBHS_DEVEPTIMR_STALLRQ (0x1u << 19)
#define USBHS_DEVEPTIMR_UNDERFE (0x1u << 2)
#define USBHS_DEVEPTIMR_HBISOINERRE (0x1u << 3)
#define USBHS_DEVEPTIMR_HBISOFLUSHE (0x1u << 4)
#define USBHS_DEVEPTIMR_CRCERRE (0x1u << 6)
#define USBHS_DEVEPTIMR_MDATAE (0x1u << 8)
#define USBHS_DEVEPTIMR_DATAXE (0x1u << 9)
#define USBHS_DEVEPTIMR_ERRORTRANSE (0x1u << 10)

#define USBHS_DEVEPTIER_TXINES (0x1u << 0)
#define USBHS_DEVEPTIER_RXOUTES (0x1u << 1)
#define USBHS_DEVEPTIER_RXSTPES (0x1u << 2)
#define USBHS_DEVEPTIER_NAKOUTES (0x1u << 3)
#define USBHS_DEVEPTIER_NAKINES (0x1u << 4)
#define USBHS_DEVEPTIER_OVERFES (0x1u << 5)
#define USBHS_DEVEPTIER_STALLEDES (0x1u << 6)
#define USBHS_DEVEPTIER_SHORTPACKETES (0x1u << 7)
#define USBHS_DEVEPTIER_NBUSYBKES (0x1u << 12)
#define USBHS_DEVEPTIER_KILLBKS (0x1u << 13)
#define USBHS_DEVEPTIER_FIFOCONS (0x1u << 14)
#define USBHS_DEVEPTIER_EPDISHDMAS (0x1u << 16)
#define USBHS_DEVEPTIER_NYETDISS (0x1u << 17)
#define USBHS_DEVEPTIER_RSTDTS (0x1u << 18)
#define USBHS_DEVEPTIER_STALLRQS (0x1u << 19)
#define USBHS_DEVEPTIER_UNDERFES (0x1u << 2)
#define USBHS_DEVEPTIER_HBISOINERRES (0x1u << 3)
#define USBHS_DEVEPTIER_HBISOFLUSHES (0x1u << 4)
#define USBHS_DEVEPTIER_CRCERRES (0x1u << 6)
#define USBHS_DEVEPTIER_MDATAES (0x1u << 8)
#define USBHS_DEVEPTIER_DATAXES (0x1u << 9)
#define USBHS_DEVEPTIER_ERRORTRANSES (0x1u << 10)

#define USBHS_DEVEPTIDR_TXINEC (0x1u << 0)
#define USBHS_DEVEPTIDR_RXOUTEC (0x1u << 1)
#define USBHS_DEVEPTIDR_RXSTPEC (0x1u << 2)
#define USBHS_DEVEPTIDR_NAKOUTEC (0x1u << 3)
#define USBHS_DEVEPTIDR_NAKINEC (0x1u << 4)
#define USBHS_DEVEPTIDR_OVERFEC (0x1u << 5)
#define USBHS_DEVEPTIDR_STALLEDEC (0x1u << 6)
#define USBHS_DEVEPTIDR_SHORTPACKETEC (0x1u << 7)
#define USBHS_DEVEPTIDR_NBUSYBKEC (0x1u << 12)
#define USBHS_DEVEPTIDR_FIFOCONC (0x1u << 14)
#define USBHS_DEVEPTIDR_EPDISHDMAC (0x1u << 16)
#define USBHS_DEVEPTIDR_NYETDISC (0x1u << 17)
#define USBHS_DEVEPTIDR_STALLRQC (0x1u << 19)
#define USBHS_DEVEPTIDR_UNDERFEC (0x1u << 2)
#define USBHS_DEVEPTIDR_HBISOINERREC (0x1u << 3)
#define USBHS_DEVEPTIDR_HBISOFLUSHEC (0x1u << 4)
#define USBHS_DEVEPTIDR_CRCERREC (0x1u << 6)
#define USBHS_DEVEPTIDR_MDATEC (0x1u << 8)
#define USBHS_DEVEPTIDR_DATAXEC (0x1u << 9)
#define USBHS_DEVEPTIDR_ERRORTRANSEC (0x1u << 10)

#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos 0
#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu << USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos)
#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD(value) ((USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk & ((value) << USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos)))

#define USBHS_DEVDMAADDRESS_BUFF_ADD_Pos 0
#define USBHS_DEVDMAADDRESS_BUFF_ADD_Msk (0xffffffffu << USBHS_DEVDMAADDRESS_BUFF_ADD_Pos)
#define USBHS_DEVDMAADDRESS_BUFF_ADD(value) ((USBHS_DEVDMAADDRESS_BUFF_ADD_Msk & ((value) << USBHS_DEVDMAADDRESS_BUFF_ADD_Pos)))

#define USBHS_DEVDMACONTROL_CHANN_ENB (0x1u << 0)
#define USBHS_DEVDMACONTROL_LDNXT_DSC (0x1u << 1)
#define USBHS_DEVDMACONTROL_END_TR_EN (0x1u << 2)
#define USBHS_DEVDMACONTROL_END_B_EN (0x1u << 3)
#define USBHS_DEVDMACONTROL_END_TR_IT (0x1u << 4)
#define USBHS_DEVDMACONTROL_END_BUFFIT (0x1u << 5)
#define USBHS_DEVDMACONTROL_DESC_LD_IT (0x1u << 6)
#define USBHS_DEVDMACONTROL_BURST_LCK (0x1u << 7)
#define USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos 16
#define USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk (0xffffu << USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos)
#define USBHS_DEVDMACONTROL_BUFF_LENGTH(value) ((USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk & ((value) << USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos)))

#define USBHS_DEVDMASTATUS_CHANN_ENB (0x1u << 0)
#define USBHS_DEVDMASTATUS_CHANN_ACT (0x1u << 1)
#define USBHS_DEVDMASTATUS_END_TR_ST (0x1u << 4)
#define USBHS_DEVDMASTATUS_END_BF_ST (0x1u << 5)
#define USBHS_DEVDMASTATUS_DESC_LDST (0x1u << 6)
#define USBHS_DEVDMASTATUS_BUFF_COUNT_Pos 16
#define USBHS_DEVDMASTATUS_BUFF_COUNT_Msk (0xffffu << USBHS_DEVDMASTATUS_BUFF_COUNT_Pos)
#define USBHS_DEVDMASTATUS_BUFF_COUNT(value) ((USBHS_DEVDMASTATUS_BUFF_COUNT_Msk & ((value) << USBHS_DEVDMASTATUS_BUFF_COUNT_Pos)))

#define USBHS_HSTCTRL_SOFE (0x1u << 8)
#define USBHS_HSTCTRL_RESET (0x1u << 9)
#define USBHS_HSTCTRL_RESUME (0x1u << 10)
#define USBHS_HSTCTRL_SPDCONF_Pos 12
#define USBHS_HSTCTRL_SPDCONF_Msk (0x3u << USBHS_HSTCTRL_SPDCONF_Pos)
#define USBHS_HSTCTRL_SPDCONF(value) ((USBHS_HSTCTRL_SPDCONF_Msk & ((value) << USBHS_HSTCTRL_SPDCONF_Pos)))
#define USBHS_HSTCTRL_SPDCONF_NORMAL (0x0u << 12)
#define USBHS_HSTCTRL_SPDCONF_LOW_POWER (0x1u << 12)
#define USBHS_HSTCTRL_SPDCONF_HIGH_SPEED (0x2u << 12)
#define USBHS_HSTCTRL_SPDCONF_FORCED_FS (0x3u << 12)

#define USBHS_HSTISR_DCONNI (0x1u << 0)
#define USBHS_HSTISR_DDISCI (0x1u << 1)
#define USBHS_HSTISR_RSTI (0x1u << 2)
#define USBHS_HSTISR_RSMEDI (0x1u << 3)
#define USBHS_HSTISR_RXRSMI (0x1u << 4)
#define USBHS_HSTISR_HSOFI (0x1u << 5)
#define USBHS_HSTISR_HWUPI (0x1u << 6)
#define USBHS_HSTISR_PEP_0 (0x1u << 8)
#define USBHS_HSTISR_PEP_1 (0x1u << 9)
#define USBHS_HSTISR_PEP_2 (0x1u << 10)
#define USBHS_HSTISR_PEP_3 (0x1u << 11)
#define USBHS_HSTISR_PEP_4 (0x1u << 12)
#define USBHS_HSTISR_PEP_5 (0x1u << 13)
#define USBHS_HSTISR_PEP_6 (0x1u << 14)
#define USBHS_HSTISR_PEP_7 (0x1u << 15)
#define USBHS_HSTISR_PEP_8 (0x1u << 16)
#define USBHS_HSTISR_PEP_9 (0x1u << 17)
#define USBHS_HSTISR_PEP_10 (0x1u << 18)
#define USBHS_HSTISR_PEP_11 (0x1u << 19)
#define USBHS_HSTISR_DMA_1 (0x1u << 25)
#define USBHS_HSTISR_DMA_2 (0x1u << 26)
#define USBHS_HSTISR_DMA_3 (0x1u << 27)
#define USBHS_HSTISR_DMA_4 (0x1u << 28)
#define USBHS_HSTISR_DMA_5 (0x1u << 29)
#define USBHS_HSTISR_DMA_6 (0x1u << 30)
#define USBHS_HSTISR_DMA_7 (0x1u << 31)

#define USBHS_HSTICR_DCONNIC (0x1u << 0)
#define USBHS_HSTICR_DDISCIC (0x1u << 1)
#define USBHS_HSTICR_RSTIC (0x1u << 2)
#define USBHS_HSTICR_RSMEDIC (0x1u << 3)
#define USBHS_HSTICR_RXRSMIC (0x1u << 4)
#define USBHS_HSTICR_HSOFIC (0x1u << 5)
#define USBHS_HSTICR_HWUPIC (0x1u << 6)

#define USBHS_HSTIFR_DCONNIS (0x1u << 0)
#define USBHS_HSTIFR_DDISCIS (0x1u << 1)
#define USBHS_HSTIFR_RSTIS (0x1u << 2)
#define USBHS_HSTIFR_RSMEDIS (0x1u << 3)
#define USBHS_HSTIFR_RXRSMIS (0x1u << 4)
#define USBHS_HSTIFR_HSOFIS (0x1u << 5)
#define USBHS_HSTIFR_HWUPIS (0x1u << 6)
#define USBHS_HSTIFR_DMA_1 (0x1u << 25)
#define USBHS_HSTIFR_DMA_2 (0x1u << 26)
#define USBHS_HSTIFR_DMA_3 (0x1u << 27)
#define USBHS_HSTIFR_DMA_4 (0x1u << 28)
#define USBHS_HSTIFR_DMA_5 (0x1u << 29)
#define USBHS_HSTIFR_DMA_6 (0x1u << 30)
#define USBHS_HSTIFR_DMA_7 (0x1u << 31)

#define USBHS_HSTIMR_DCONNIE (0x1u << 0)
#define USBHS_HSTIMR_DDISCIE (0x1u << 1)
#define USBHS_HSTIMR_RSTIE (0x1u << 2)
#define USBHS_HSTIMR_RSMEDIE (0x1u << 3)
#define USBHS_HSTIMR_RXRSMIE (0x1u << 4)
#define USBHS_HSTIMR_HSOFIE (0x1u << 5)
#define USBHS_HSTIMR_HWUPIE (0x1u << 6)
#define USBHS_HSTIMR_PEP_0 (0x1u << 8)
#define USBHS_HSTIMR_PEP_1 (0x1u << 9)
#define USBHS_HSTIMR_PEP_2 (0x1u << 10)
#define USBHS_HSTIMR_PEP_3 (0x1u << 11)
#define USBHS_HSTIMR_PEP_4 (0x1u << 12)
#define USBHS_HSTIMR_PEP_5 (0x1u << 13)
#define USBHS_HSTIMR_PEP_6 (0x1u << 14)
#define USBHS_HSTIMR_PEP_7 (0x1u << 15)
#define USBHS_HSTIMR_PEP_8 (0x1u << 16)
#define USBHS_HSTIMR_PEP_9 (0x1u << 17)
#define USBHS_HSTIMR_PEP_10 (0x1u << 18)
#define USBHS_HSTIMR_PEP_11 (0x1u << 19)
#define USBHS_HSTIMR_DMA_1 (0x1u << 25)
#define USBHS_HSTIMR_DMA_2 (0x1u << 26)
#define USBHS_HSTIMR_DMA_3 (0x1u << 27)
#define USBHS_HSTIMR_DMA_4 (0x1u << 28)
#define USBHS_HSTIMR_DMA_5 (0x1u << 29)
#define USBHS_HSTIMR_DMA_6 (0x1u << 30)
#define USBHS_HSTIMR_DMA_7 (0x1u << 31)

#define USBHS_HSTIDR_DCONNIEC (0x1u << 0)
#define USBHS_HSTIDR_DDISCIEC (0x1u << 1)
#define USBHS_HSTIDR_RSTIEC (0x1u << 2)
#define USBHS_HSTIDR_RSMEDIEC (0x1u << 3)
#define USBHS_HSTIDR_RXRSMIEC (0x1u << 4)
#define USBHS_HSTIDR_HSOFIEC (0x1u << 5)
#define USBHS_HSTIDR_HWUPIEC (0x1u << 6)
#define USBHS_HSTIDR_PEP_0 (0x1u << 8)
#define USBHS_HSTIDR_PEP_1 (0x1u << 9)
#define USBHS_HSTIDR_PEP_2 (0x1u << 10)
#define USBHS_HSTIDR_PEP_3 (0x1u << 11)
#define USBHS_HSTIDR_PEP_4 (0x1u << 12)
#define USBHS_HSTIDR_PEP_5 (0x1u << 13)
#define USBHS_HSTIDR_PEP_6 (0x1u << 14)
#define USBHS_HSTIDR_PEP_7 (0x1u << 15)
#define USBHS_HSTIDR_PEP_8 (0x1u << 16)
#define USBHS_HSTIDR_PEP_9 (0x1u << 17)
#define USBHS_HSTIDR_PEP_10 (0x1u << 18)
#define USBHS_HSTIDR_PEP_11 (0x1u << 19)
#define USBHS_HSTIDR_DMA_1 (0x1u << 25)
#define USBHS_HSTIDR_DMA_2 (0x1u << 26)
#define USBHS_HSTIDR_DMA_3 (0x1u << 27)
#define USBHS_HSTIDR_DMA_4 (0x1u << 28)
#define USBHS_HSTIDR_DMA_5 (0x1u << 29)
#define USBHS_HSTIDR_DMA_6 (0x1u << 30)
#define USBHS_HSTIDR_DMA_7 (0x1u << 31)

#define USBHS_HSTIER_DCONNIES (0x1u << 0)
#define USBHS_HSTIER_DDISCIES (0x1u << 1)
#define USBHS_HSTIER_RSTIES (0x1u << 2)
#define USBHS_HSTIER_RSMEDIES (0x1u << 3)
#define USBHS_HSTIER_RXRSMIES (0x1u << 4)
#define USBHS_HSTIER_HSOFIES (0x1u << 5)
#define USBHS_HSTIER_HWUPIES (0x1u << 6)
#define USBHS_HSTIER_PEP_0 (0x1u << 8)
#define USBHS_HSTIER_PEP_1 (0x1u << 9)
#define USBHS_HSTIER_PEP_2 (0x1u << 10)
#define USBHS_HSTIER_PEP_3 (0x1u << 11)
#define USBHS_HSTIER_PEP_4 (0x1u << 12)
#define USBHS_HSTIER_PEP_5 (0x1u << 13)
#define USBHS_HSTIER_PEP_6 (0x1u << 14)
#define USBHS_HSTIER_PEP_7 (0x1u << 15)
#define USBHS_HSTIER_PEP_8 (0x1u << 16)
#define USBHS_HSTIER_PEP_9 (0x1u << 17)
#define USBHS_HSTIER_PEP_10 (0x1u << 18)
#define USBHS_HSTIER_PEP_11 (0x1u << 19)
#define USBHS_HSTIER_DMA_1 (0x1u << 25)
#define USBHS_HSTIER_DMA_2 (0x1u << 26)
#define USBHS_HSTIER_DMA_3 (0x1u << 27)
#define USBHS_HSTIER_DMA_4 (0x1u << 28)
#define USBHS_HSTIER_DMA_5 (0x1u << 29)
#define USBHS_HSTIER_DMA_6 (0x1u << 30)
#define USBHS_HSTIER_DMA_7 (0x1u << 31)

#define USBHS_HSTPIP_PEN0 (0x1u << 0)
#define USBHS_HSTPIP_PEN1 (0x1u << 1)
#define USBHS_HSTPIP_PEN2 (0x1u << 2)
#define USBHS_HSTPIP_PEN3 (0x1u << 3)
#define USBHS_HSTPIP_PEN4 (0x1u << 4)
#define USBHS_HSTPIP_PEN5 (0x1u << 5)
#define USBHS_HSTPIP_PEN6 (0x1u << 6)
#define USBHS_HSTPIP_PEN7 (0x1u << 7)
#define USBHS_HSTPIP_PEN8 (0x1u << 8)
#define USBHS_HSTPIP_PRST0 (0x1u << 16)
#define USBHS_HSTPIP_PRST1 (0x1u << 17)
#define USBHS_HSTPIP_PRST2 (0x1u << 18)
#define USBHS_HSTPIP_PRST3 (0x1u << 19)
#define USBHS_HSTPIP_PRST4 (0x1u << 20)
#define USBHS_HSTPIP_PRST5 (0x1u << 21)
#define USBHS_HSTPIP_PRST6 (0x1u << 22)
#define USBHS_HSTPIP_PRST7 (0x1u << 23)
#define USBHS_HSTPIP_PRST8 (0x1u << 24)

#define USBHS_HSTFNUM_MFNUM_Pos 0
#define USBHS_HSTFNUM_MFNUM_Msk (0x7u << USBHS_HSTFNUM_MFNUM_Pos)
#define USBHS_HSTFNUM_MFNUM(value) ((USBHS_HSTFNUM_MFNUM_Msk & ((value) << USBHS_HSTFNUM_MFNUM_Pos)))
#define USBHS_HSTFNUM_FNUM_Pos 3
#define USBHS_HSTFNUM_FNUM_Msk (0x7ffu << USBHS_HSTFNUM_FNUM_Pos)
#define USBHS_HSTFNUM_FNUM(value) ((USBHS_HSTFNUM_FNUM_Msk & ((value) << USBHS_HSTFNUM_FNUM_Pos)))
#define USBHS_HSTFNUM_FLENHIGH_Pos 16
#define USBHS_HSTFNUM_FLENHIGH_Msk (0xffu << USBHS_HSTFNUM_FLENHIGH_Pos)
#define USBHS_HSTFNUM_FLENHIGH(value) ((USBHS_HSTFNUM_FLENHIGH_Msk & ((value) << USBHS_HSTFNUM_FLENHIGH_Pos)))

#define USBHS_HSTADDR1_HSTADDRP0_Pos 0
#define USBHS_HSTADDR1_HSTADDRP0_Msk (0x7fu << USBHS_HSTADDR1_HSTADDRP0_Pos)
#define USBHS_HSTADDR1_HSTADDRP0(value) ((USBHS_HSTADDR1_HSTADDRP0_Msk & ((value) << USBHS_HSTADDR1_HSTADDRP0_Pos)))
#define USBHS_HSTADDR1_HSTADDRP1_Pos 8
#define USBHS_HSTADDR1_HSTADDRP1_Msk (0x7fu << USBHS_HSTADDR1_HSTADDRP1_Pos)
#define USBHS_HSTADDR1_HSTADDRP1(value) ((USBHS_HSTADDR1_HSTADDRP1_Msk & ((value) << USBHS_HSTADDR1_HSTADDRP1_Pos)))
#define USBHS_HSTADDR1_HSTADDRP2_Pos 16
#define USBHS_HSTADDR1_HSTADDRP2_Msk (0x7fu << USBHS_HSTADDR1_HSTADDRP2_Pos)
#define USBHS_HSTADDR1_HSTADDRP2(value) ((USBHS_HSTADDR1_HSTADDRP2_Msk & ((value) << USBHS_HSTADDR1_HSTADDRP2_Pos)))
#define USBHS_HSTADDR1_HSTADDRP3_Pos 24
#define USBHS_HSTADDR1_HSTADDRP3_Msk (0x7fu << USBHS_HSTADDR1_HSTADDRP3_Pos)
#define USBHS_HSTADDR1_HSTADDRP3(value) ((USBHS_HSTADDR1_HSTADDRP3_Msk & ((value) << USBHS_HSTADDR1_HSTADDRP3_Pos)))

#define USBHS_HSTADDR2_HSTADDRP4_Pos 0
#define USBHS_HSTADDR2_HSTADDRP4_Msk (0x7fu << USBHS_HSTADDR2_HSTADDRP4_Pos)
#define USBHS_HSTADDR2_HSTADDRP4(value) ((USBHS_HSTADDR2_HSTADDRP4_Msk & ((value) << USBHS_HSTADDR2_HSTADDRP4_Pos)))
#define USBHS_HSTADDR2_HSTADDRP5_Pos 8
#define USBHS_HSTADDR2_HSTADDRP5_Msk (0x7fu << USBHS_HSTADDR2_HSTADDRP5_Pos)
#define USBHS_HSTADDR2_HSTADDRP5(value) ((USBHS_HSTADDR2_HSTADDRP5_Msk & ((value) << USBHS_HSTADDR2_HSTADDRP5_Pos)))
#define USBHS_HSTADDR2_HSTADDRP6_Pos 16
#define USBHS_HSTADDR2_HSTADDRP6_Msk (0x7fu << USBHS_HSTADDR2_HSTADDRP6_Pos)
#define USBHS_HSTADDR2_HSTADDRP6(value) ((USBHS_HSTADDR2_HSTADDRP6_Msk & ((value) << USBHS_HSTADDR2_HSTADDRP6_Pos)))
#define USBHS_HSTADDR2_HSTADDRP7_Pos 24
#define USBHS_HSTADDR2_HSTADDRP7_Msk (0x7fu << USBHS_HSTADDR2_HSTADDRP7_Pos)
#define USBHS_HSTADDR2_HSTADDRP7(value) ((USBHS_HSTADDR2_HSTADDRP7_Msk & ((value) << USBHS_HSTADDR2_HSTADDRP7_Pos)))

#define USBHS_HSTADDR3_HSTADDRP8_Pos 0
#define USBHS_HSTADDR3_HSTADDRP8_Msk (0x7fu << USBHS_HSTADDR3_HSTADDRP8_Pos)
#define USBHS_HSTADDR3_HSTADDRP8(value) ((USBHS_HSTADDR3_HSTADDRP8_Msk & ((value) << USBHS_HSTADDR3_HSTADDRP8_Pos)))
#define USBHS_HSTADDR3_HSTADDRP9_Pos 8
#define USBHS_HSTADDR3_HSTADDRP9_Msk (0x7fu << USBHS_HSTADDR3_HSTADDRP9_Pos)
#define USBHS_HSTADDR3_HSTADDRP9(value) ((USBHS_HSTADDR3_HSTADDRP9_Msk & ((value) << USBHS_HSTADDR3_HSTADDRP9_Pos)))

#define USBHS_HSTPIPCFG_ALLOC (0x1u << 1)
#define USBHS_HSTPIPCFG_PBK_Pos 2
#define USBHS_HSTPIPCFG_PBK_Msk (0x3u << USBHS_HSTPIPCFG_PBK_Pos)
#define USBHS_HSTPIPCFG_PBK(value) ((USBHS_HSTPIPCFG_PBK_Msk & ((value) << USBHS_HSTPIPCFG_PBK_Pos)))
#define USBHS_HSTPIPCFG_PBK_1_BANK (0x0u << 2)
#define USBHS_HSTPIPCFG_PBK_2_BANK (0x1u << 2)
#define USBHS_HSTPIPCFG_PBK_3_BANK (0x2u << 2)
#define USBHS_HSTPIPCFG_PSIZE_Pos 4
#define USBHS_HSTPIPCFG_PSIZE_Msk (0x7u << USBHS_HSTPIPCFG_PSIZE_Pos)
#define USBHS_HSTPIPCFG_PSIZE(value) ((USBHS_HSTPIPCFG_PSIZE_Msk & ((value) << USBHS_HSTPIPCFG_PSIZE_Pos)))
#define USBHS_HSTPIPCFG_PSIZE_8_BYTE (0x0u << 4)
#define USBHS_HSTPIPCFG_PSIZE_16_BYTE (0x1u << 4)
#define USBHS_HSTPIPCFG_PSIZE_32_BYTE (0x2u << 4)
#define USBHS_HSTPIPCFG_PSIZE_64_BYTE (0x3u << 4)
#define USBHS_HSTPIPCFG_PSIZE_128_BYTE (0x4u << 4)
#define USBHS_HSTPIPCFG_PSIZE_256_BYTE (0x5u << 4)
#define USBHS_HSTPIPCFG_PSIZE_512_BYTE (0x6u << 4)
#define USBHS_HSTPIPCFG_PSIZE_1024_BYTE (0x7u << 4)
#define USBHS_HSTPIPCFG_PTOKEN_Pos 8
#define USBHS_HSTPIPCFG_PTOKEN_Msk (0x3u << USBHS_HSTPIPCFG_PTOKEN_Pos)
#define USBHS_HSTPIPCFG_PTOKEN(value) ((USBHS_HSTPIPCFG_PTOKEN_Msk & ((value) << USBHS_HSTPIPCFG_PTOKEN_Pos)))
#define USBHS_HSTPIPCFG_PTOKEN_SETUP (0x0u << 8)
#define USBHS_HSTPIPCFG_PTOKEN_IN (0x1u << 8)
#define USBHS_HSTPIPCFG_PTOKEN_OUT (0x2u << 8)
#define USBHS_HSTPIPCFG_AUTOSW (0x1u << 10)
#define USBHS_HSTPIPCFG_PTYPE_Pos 12
#define USBHS_HSTPIPCFG_PTYPE_Msk (0x3u << USBHS_HSTPIPCFG_PTYPE_Pos)
#define USBHS_HSTPIPCFG_PTYPE(value) ((USBHS_HSTPIPCFG_PTYPE_Msk & ((value) << USBHS_HSTPIPCFG_PTYPE_Pos)))
#define USBHS_HSTPIPCFG_PTYPE_CTRL (0x0u << 12)
#define USBHS_HSTPIPCFG_PTYPE_ISO (0x1u << 12)
#define USBHS_HSTPIPCFG_PTYPE_BLK (0x2u << 12)
#define USBHS_HSTPIPCFG_PTYPE_INTRPT (0x3u << 12)
#define USBHS_HSTPIPCFG_PEPNUM_Pos 16
#define USBHS_HSTPIPCFG_PEPNUM_Msk (0xfu << USBHS_HSTPIPCFG_PEPNUM_Pos)
#define USBHS_HSTPIPCFG_PEPNUM(value) ((USBHS_HSTPIPCFG_PEPNUM_Msk & ((value) << USBHS_HSTPIPCFG_PEPNUM_Pos)))
#define USBHS_HSTPIPCFG_INTFRQ_Pos 24
#define USBHS_HSTPIPCFG_INTFRQ_Msk (0xffu << USBHS_HSTPIPCFG_INTFRQ_Pos)
#define USBHS_HSTPIPCFG_INTFRQ(value) ((USBHS_HSTPIPCFG_INTFRQ_Msk & ((value) << USBHS_HSTPIPCFG_INTFRQ_Pos)))
#define USBHS_HSTPIPCFG_PINGEN (0x1u << 20)
#define USBHS_HSTPIPCFG_BINTERVAL_Pos 24
#define USBHS_HSTPIPCFG_BINTERVAL_Msk (0xffu << USBHS_HSTPIPCFG_BINTERVAL_Pos)
#define USBHS_HSTPIPCFG_BINTERVAL(value) ((USBHS_HSTPIPCFG_BINTERVAL_Msk & ((value) << USBHS_HSTPIPCFG_BINTERVAL_Pos)))

#define USBHS_HSTPIPISR_RXINI (0x1u << 0)
#define USBHS_HSTPIPISR_TXOUTI (0x1u << 1)
#define USBHS_HSTPIPISR_TXSTPI (0x1u << 2)
#define USBHS_HSTPIPISR_PERRI (0x1u << 3)
#define USBHS_HSTPIPISR_NAKEDI (0x1u << 4)
#define USBHS_HSTPIPISR_OVERFI (0x1u << 5)
#define USBHS_HSTPIPISR_RXSTALLDI (0x1u << 6)
#define USBHS_HSTPIPISR_SHORTPACKETI (0x1u << 7)
#define USBHS_HSTPIPISR_DTSEQ_Pos 8
#define USBHS_HSTPIPISR_DTSEQ_Msk (0x3u << USBHS_HSTPIPISR_DTSEQ_Pos)
#define USBHS_HSTPIPISR_DTSEQ_DATA0 (0x0u << 8)
#define USBHS_HSTPIPISR_DTSEQ_DATA1 (0x1u << 8)
#define USBHS_HSTPIPISR_NBUSYBK_Pos 12
#define USBHS_HSTPIPISR_NBUSYBK_Msk (0x3u << USBHS_HSTPIPISR_NBUSYBK_Pos)
#define USBHS_HSTPIPISR_NBUSYBK_0_BUSY (0x0u << 12)
#define USBHS_HSTPIPISR_NBUSYBK_1_BUSY (0x1u << 12)
#define USBHS_HSTPIPISR_NBUSYBK_2_BUSY (0x2u << 12)
#define USBHS_HSTPIPISR_NBUSYBK_3_BUSY (0x3u << 12)
#define USBHS_HSTPIPISR_CURRBK_Pos 14
#define USBHS_HSTPIPISR_CURRBK_Msk (0x3u << USBHS_HSTPIPISR_CURRBK_Pos)
#define USBHS_HSTPIPISR_CURRBK_BANK0 (0x0u << 14)
#define USBHS_HSTPIPISR_CURRBK_BANK1 (0x1u << 14)
#define USBHS_HSTPIPISR_CURRBK_BANK2 (0x2u << 14)
#define USBHS_HSTPIPISR_RWALL (0x1u << 16)
#define USBHS_HSTPIPISR_CFGOK (0x1u << 18)
#define USBHS_HSTPIPISR_PBYCT_Pos 20
#define USBHS_HSTPIPISR_PBYCT_Msk (0x7ffu << USBHS_HSTPIPISR_PBYCT_Pos)
#define USBHS_HSTPIPISR_UNDERFI (0x1u << 2)
#define USBHS_HSTPIPISR_CRCERRI (0x1u << 6)

#define USBHS_HSTPIPICR_RXINIC (0x1u << 0)
#define USBHS_HSTPIPICR_TXOUTIC (0x1u << 1)
#define USBHS_HSTPIPICR_TXSTPIC (0x1u << 2)
#define USBHS_HSTPIPICR_NAKEDIC (0x1u << 4)
#define USBHS_HSTPIPICR_OVERFIC (0x1u << 5)
#define USBHS_HSTPIPICR_RXSTALLDIC (0x1u << 6)
#define USBHS_HSTPIPICR_SHORTPACKETIC (0x1u << 7)
#define USBHS_HSTPIPICR_UNDERFIC (0x1u << 2)
#define USBHS_HSTPIPICR_CRCERRIC (0x1u << 6)

#define USBHS_HSTPIPIFR_RXINIS (0x1u << 0)
#define USBHS_HSTPIPIFR_TXOUTIS (0x1u << 1)
#define USBHS_HSTPIPIFR_TXSTPIS (0x1u << 2)
#define USBHS_HSTPIPIFR_PERRIS (0x1u << 3)
#define USBHS_HSTPIPIFR_NAKEDIS (0x1u << 4)
#define USBHS_HSTPIPIFR_OVERFIS (0x1u << 5)
#define USBHS_HSTPIPIFR_RXSTALLDIS (0x1u << 6)
#define USBHS_HSTPIPIFR_SHORTPACKETIS (0x1u << 7)
#define USBHS_HSTPIPIFR_NBUSYBKS (0x1u << 12)
#define USBHS_HSTPIPIFR_UNDERFIS (0x1u << 2)
#define USBHS_HSTPIPIFR_CRCERRIS (0x1u << 6)

#define USBHS_HSTPIPIMR_RXINE (0x1u << 0)
#define USBHS_HSTPIPIMR_TXOUTE (0x1u << 1)
#define USBHS_HSTPIPIMR_TXSTPE (0x1u << 2)
#define USBHS_HSTPIPIMR_PERRE (0x1u << 3)
#define USBHS_HSTPIPIMR_NAKEDE (0x1u << 4)
#define USBHS_HSTPIPIMR_OVERFIE (0x1u << 5)
#define USBHS_HSTPIPIMR_RXSTALLDE (0x1u << 6)
#define USBHS_HSTPIPIMR_SHORTPACKETIE (0x1u << 7)
#define USBHS_HSTPIPIMR_NBUSYBKE (0x1u << 12)
#define USBHS_HSTPIPIMR_FIFOCON (0x1u << 14)
#define USBHS_HSTPIPIMR_PDISHDMA (0x1u << 16)
#define USBHS_HSTPIPIMR_PFREEZE (0x1u << 17)
#define USBHS_HSTPIPIMR_RSTDT (0x1u << 18)
#define USBHS_HSTPIPIMR_UNDERFIE (0x1u << 2)
#define USBHS_HSTPIPIMR_CRCERRE (0x1u << 6)

#define USBHS_HSTPIPIER_RXINES (0x1u << 0)
#define USBHS_HSTPIPIER_TXOUTES (0x1u << 1)
#define USBHS_HSTPIPIER_TXSTPES (0x1u << 2)
#define USBHS_HSTPIPIER_PERRES (0x1u << 3)
#define USBHS_HSTPIPIER_NAKEDES (0x1u << 4)
#define USBHS_HSTPIPIER_OVERFIES (0x1u << 5)
#define USBHS_HSTPIPIER_RXSTALLDES (0x1u << 6)
#define USBHS_HSTPIPIER_SHORTPACKETIES (0x1u << 7)
#define USBHS_HSTPIPIER_NBUSYBKES (0x1u << 12)
#define USBHS_HSTPIPIER_PDISHDMAS (0x1u << 16)
#define USBHS_HSTPIPIER_PFREEZES (0x1u << 17)
#define USBHS_HSTPIPIER_RSTDTS (0x1u << 18)
#define USBHS_HSTPIPIER_UNDERFIES (0x1u << 2)
#define USBHS_HSTPIPIER_CRCERRES (0x1u << 6)

#define USBHS_HSTPIPIDR_RXINEC (0x1u << 0)
#define USBHS_HSTPIPIDR_TXOUTEC (0x1u << 1)
#define USBHS_HSTPIPIDR_TXSTPEC (0x1u << 2)
#define USBHS_HSTPIPIDR_PERREC (0x1u << 3)
#define USBHS_HSTPIPIDR_NAKEDEC (0x1u << 4)
#define USBHS_HSTPIPIDR_OVERFIEC (0x1u << 5)
#define USBHS_HSTPIPIDR_RXSTALLDEC (0x1u << 6)
#define USBHS_HSTPIPIDR_SHORTPACKETIEC (0x1u << 7)
#define USBHS_HSTPIPIDR_NBUSYBKEC (0x1u << 12)
#define USBHS_HSTPIPIDR_FIFOCONC (0x1u << 14)
#define USBHS_HSTPIPIDR_PDISHDMAC (0x1u << 16)
#define USBHS_HSTPIPIDR_PFREEZEC (0x1u << 17)
#define USBHS_HSTPIPIDR_UNDERFIEC (0x1u << 2)
#define USBHS_HSTPIPIDR_CRCERREC (0x1u << 6)

#define USBHS_HSTPIPINRQ_INRQ_Pos 0
#define USBHS_HSTPIPINRQ_INRQ_Msk (0xffu << USBHS_HSTPIPINRQ_INRQ_Pos)
#define USBHS_HSTPIPINRQ_INRQ(value) ((USBHS_HSTPIPINRQ_INRQ_Msk & ((value) << USBHS_HSTPIPINRQ_INRQ_Pos)))
#define USBHS_HSTPIPINRQ_INMODE (0x1u << 8)

#define USBHS_HSTPIPERR_DATATGL (0x1u << 0)
#define USBHS_HSTPIPERR_DATAPID (0x1u << 1)
#define USBHS_HSTPIPERR_PID (0x1u << 2)
#define USBHS_HSTPIPERR_TIMEOUT (0x1u << 3)
#define USBHS_HSTPIPERR_CRC16 (0x1u << 4)
#define USBHS_HSTPIPERR_COUNTER_Pos 5
#define USBHS_HSTPIPERR_COUNTER_Msk (0x3u << USBHS_HSTPIPERR_COUNTER_Pos)
#define USBHS_HSTPIPERR_COUNTER(value) ((USBHS_HSTPIPERR_COUNTER_Msk & ((value) << USBHS_HSTPIPERR_COUNTER_Pos)))

#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos 0
#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu << USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos)
#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD(value) ((USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk & ((value) << USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos)))

#define USBHS_HSTDMAADDRESS_BUFF_ADD_Pos 0
#define USBHS_HSTDMAADDRESS_BUFF_ADD_Msk (0xffffffffu << USBHS_HSTDMAADDRESS_BUFF_ADD_Pos)
#define USBHS_HSTDMAADDRESS_BUFF_ADD(value) ((USBHS_HSTDMAADDRESS_BUFF_ADD_Msk & ((value) << USBHS_HSTDMAADDRESS_BUFF_ADD_Pos)))

#define USBHS_HSTDMACONTROL_CHANN_ENB (0x1u << 0)
#define USBHS_HSTDMACONTROL_LDNXT_DSC (0x1u << 1)
#define USBHS_HSTDMACONTROL_END_TR_EN (0x1u << 2)
#define USBHS_HSTDMACONTROL_END_B_EN (0x1u << 3)
#define USBHS_HSTDMACONTROL_END_TR_IT (0x1u << 4)
#define USBHS_HSTDMACONTROL_END_BUFFIT (0x1u << 5)
#define USBHS_HSTDMACONTROL_DESC_LD_IT (0x1u << 6)
#define USBHS_HSTDMACONTROL_BURST_LCK (0x1u << 7)
#define USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos 16
#define USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk (0xffffu << USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos)
#define USBHS_HSTDMACONTROL_BUFF_LENGTH(value) ((USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk & ((value) << USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos)))

#define USBHS_HSTDMASTATUS_CHANN_ENB (0x1u << 0)
#define USBHS_HSTDMASTATUS_CHANN_ACT (0x1u << 1)
#define USBHS_HSTDMASTATUS_END_TR_ST (0x1u << 4)
#define USBHS_HSTDMASTATUS_END_BF_ST (0x1u << 5)
#define USBHS_HSTDMASTATUS_DESC_LDST (0x1u << 6)
#define USBHS_HSTDMASTATUS_BUFF_COUNT_Pos 16
#define USBHS_HSTDMASTATUS_BUFF_COUNT_Msk (0xffffu << USBHS_HSTDMASTATUS_BUFF_COUNT_Pos)
#define USBHS_HSTDMASTATUS_BUFF_COUNT(value) ((USBHS_HSTDMASTATUS_BUFF_COUNT_Msk & ((value) << USBHS_HSTDMASTATUS_BUFF_COUNT_Pos)))

#define USBHS_CTRL_RDERRE (0x1u << 4)
#define USBHS_CTRL_FRZCLK (0x1u << 14)
#define USBHS_CTRL_USBE (0x1u << 15)
#define USBHS_CTRL_UIMOD (0x1u << 25)
#define USBHS_CTRL_UIMOD_HOST (0x0u << 25)
#define USBHS_CTRL_UIMOD_DEVICE (0x1u << 25)

#define USBHS_SR_RDERRI (0x1u << 4)
#define USBHS_SR_VBUSRQ (0x1u << 9)
#define USBHS_SR_SPEED_Pos 12
#define USBHS_SR_SPEED_Msk (0x3u << USBHS_SR_SPEED_Pos)
#define USBHS_SR_SPEED_FULL_SPEED (0x0u << 12)
#define USBHS_SR_SPEED_HIGH_SPEED (0x1u << 12)
#define USBHS_SR_SPEED_LOW_SPEED (0x2u << 12)
#define USBHS_SR_CLKUSABLE (0x1u << 14)

#define USBHS_SCR_RDERRIC (0x1u << 4)
#define USBHS_SCR_VBUSRQC (0x1u << 9)

#define USBHS_SFR_RDERRIS (0x1u << 4)
#define USBHS_SFR_VBUSRQS (0x1u << 9)

#define USBHS_TSTA1_CounterA_Pos 0
#define USBHS_TSTA1_CounterA_Msk (0x7fffu << USBHS_TSTA1_CounterA_Pos)
#define USBHS_TSTA1_CounterA(value) ((USBHS_TSTA1_CounterA_Msk & ((value) << USBHS_TSTA1_CounterA_Pos)))
#define USBHS_TSTA1_LoadCntA (0x1u << 15)
#define USBHS_TSTA1_CounterB_Pos 16
#define USBHS_TSTA1_CounterB_Msk (0x3fu << USBHS_TSTA1_CounterB_Pos)
#define USBHS_TSTA1_CounterB(value) ((USBHS_TSTA1_CounterB_Msk & ((value) << USBHS_TSTA1_CounterB_Pos)))
#define USBHS_TSTA1_LoadCntB (0x1u << 23)
#define USBHS_TSTA1_SOFCntMa1_Pos 24
#define USBHS_TSTA1_SOFCntMa1_Msk (0x7fu << USBHS_TSTA1_SOFCntMa1_Pos)
#define USBHS_TSTA1_SOFCntMa1(value) ((USBHS_TSTA1_SOFCntMa1_Msk & ((value) << USBHS_TSTA1_SOFCntMa1_Pos)))
#define USBHS_TSTA1_LoadSOFCnt (0x1u << 31)

#define USBHS_TSTA2_FullDetachEn (0x1u << 0)
#define USBHS_TSTA2_HSSerialMode (0x1u << 1)
#define USBHS_TSTA2_LoopBackMode (0x1u << 2)
#define USBHS_TSTA2_DisableGatedClock (0x1u << 3)
#define USBHS_TSTA2_ForceSuspendMTo1 (0x1u << 4)
#define USBHS_TSTA2_ByPassDpll (0x1u << 5)
#define USBHS_TSTA2_HostHSDisconnectDisable (0x1u << 6)
#define USBHS_TSTA2_ForceHSRst_50ms (0x1u << 7)
#define USBHS_TSTA2_RemovePUWhenTX (0x1u << 9)

#define USBHS_VERSION_VERSION_Pos 0
#define USBHS_VERSION_VERSION_Msk (0xfffu << USBHS_VERSION_VERSION_Pos)
#define USBHS_VERSION_MFN_Pos 16
#define USBHS_VERSION_MFN_Msk (0xfu << USBHS_VERSION_MFN_Pos)

#define USBHS_FSM_DRDSTATE_Pos 0
#define USBHS_FSM_DRDSTATE_Msk (0xfu << USBHS_FSM_DRDSTATE_Pos)
#define USBHS_FSM_DRDSTATE_A_IDLESTATE (0x0u << 0)
#define USBHS_FSM_DRDSTATE_A_WAIT_VRISE (0x1u << 0)
#define USBHS_FSM_DRDSTATE_A_WAIT_BCON (0x2u << 0)
#define USBHS_FSM_DRDSTATE_A_HOST (0x3u << 0)
#define USBHS_FSM_DRDSTATE_A_SUSPEND (0x4u << 0)
#define USBHS_FSM_DRDSTATE_A_PERIPHERAL (0x5u << 0)
#define USBHS_FSM_DRDSTATE_A_WAIT_VFALL (0x6u << 0)
#define USBHS_FSM_DRDSTATE_A_VBUS_ERR (0x7u << 0)
#define USBHS_FSM_DRDSTATE_A_WAIT_DISCHARGE (0x8u << 0)
#define USBHS_FSM_DRDSTATE_B_IDLE (0x9u << 0)
#define USBHS_FSM_DRDSTATE_B_PERIPHERAL (0xAu << 0)
#define USBHS_FSM_DRDSTATE_B_WAIT_BEGIN_HNP (0xBu << 0)
#define USBHS_FSM_DRDSTATE_B_WAIT_DISCHARGE (0xCu << 0)
#define USBHS_FSM_DRDSTATE_B_WAIT_ACON (0xDu << 0)
#define USBHS_FSM_DRDSTATE_B_HOST (0xEu << 0)
#define USBHS_FSM_DRDSTATE_B_SRP_INIT (0xFu << 0)
# 363 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_utmi.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_utmi.h"
#define _SAMV71_UTMI_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_utmi.h"
typedef struct {
  volatile const uint32_t Reserved1[4];
  volatile uint32_t UTMI_OHCIICR;
  volatile const uint32_t Reserved2[7];
  volatile uint32_t UTMI_CKTRIM;
} Utmi;


#define UTMI_OHCIICR_RES0 (0x1u << 0)
#define UTMI_OHCIICR_ARIE (0x1u << 4)
#define UTMI_OHCIICR_APPSTART (0x1u << 5)
#define UTMI_OHCIICR_UDPPUDIS (0x1u << 23)

#define UTMI_CKTRIM_FREQ_Pos 0
#define UTMI_CKTRIM_FREQ_Msk (0x3u << UTMI_CKTRIM_FREQ_Pos)
#define UTMI_CKTRIM_FREQ(value) ((UTMI_CKTRIM_FREQ_Msk & ((value) << UTMI_CKTRIM_FREQ_Pos)))
#define UTMI_CKTRIM_FREQ_XTAL12 (0x0u << 0)
#define UTMI_CKTRIM_FREQ_XTAL16 (0x1u << 0)
# 364 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_wdt.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_wdt.h"
#define _SAMV71_WDT_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_wdt.h"
typedef struct {
  volatile uint32_t WDT_CR;
  volatile uint32_t WDT_MR;
  volatile const uint32_t WDT_SR;
} Wdt;


#define WDT_CR_WDRSTT (0x1u << 0)
#define WDT_CR_KEY_Pos 24
#define WDT_CR_KEY_Msk (0xffu << WDT_CR_KEY_Pos)
#define WDT_CR_KEY(value) ((WDT_CR_KEY_Msk & ((value) << WDT_CR_KEY_Pos)))
#define WDT_CR_KEY_PASSWD (0xA5u << 24)

#define WDT_MR_WDV_Pos 0
#define WDT_MR_WDV_Msk (0xfffu << WDT_MR_WDV_Pos)
#define WDT_MR_WDV(value) ((WDT_MR_WDV_Msk & ((value) << WDT_MR_WDV_Pos)))
#define WDT_MR_WDFIEN (0x1u << 12)
#define WDT_MR_WDRSTEN (0x1u << 13)
#define WDT_MR_WDDIS (0x1u << 15)
#define WDT_MR_WDD_Pos 16
#define WDT_MR_WDD_Msk (0xfffu << WDT_MR_WDD_Pos)
#define WDT_MR_WDD(value) ((WDT_MR_WDD_Msk & ((value) << WDT_MR_WDD_Pos)))
#define WDT_MR_WDDBGHLT (0x1u << 28)
#define WDT_MR_WDIDLEHLT (0x1u << 29)

#define WDT_SR_WDUNF (0x1u << 0)
#define WDT_SR_WDERR (0x1u << 1)
# 365 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_xdmac.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_xdmac.h"
#define _SAMV71_XDMAC_COMPONENT_ 
# 41 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/component/component_xdmac.h"
typedef struct {
  volatile uint32_t XDMAC_CIE;
  volatile uint32_t XDMAC_CID;
  volatile uint32_t XDMAC_CIM;
  volatile const uint32_t XDMAC_CIS;
  volatile uint32_t XDMAC_CSA;
  volatile uint32_t XDMAC_CDA;
  volatile uint32_t XDMAC_CNDA;
  volatile uint32_t XDMAC_CNDC;
  volatile uint32_t XDMAC_CUBC;
  volatile uint32_t XDMAC_CBC;
  volatile uint32_t XDMAC_CC;
  volatile uint32_t XDMAC_CDS_MSP;
  volatile uint32_t XDMAC_CSUS;
  volatile uint32_t XDMAC_CDUS;
  volatile const uint32_t Reserved1[2];
} XdmacChid;

#define XDMACCHID_NUMBER 24
typedef struct {
  volatile uint32_t XDMAC_GTYPE;
  volatile const uint32_t XDMAC_GCFG;
  volatile uint32_t XDMAC_GWAC;
  volatile uint32_t XDMAC_GIE;
  volatile uint32_t XDMAC_GID;
  volatile const uint32_t XDMAC_GIM;
  volatile const uint32_t XDMAC_GIS;
  volatile uint32_t XDMAC_GE;
  volatile uint32_t XDMAC_GD;
  volatile const uint32_t XDMAC_GS;
  volatile uint32_t XDMAC_GRS;
  volatile uint32_t XDMAC_GWS;
  volatile uint32_t XDMAC_GRWS;
  volatile uint32_t XDMAC_GRWR;
  volatile uint32_t XDMAC_GSWR;
  volatile const uint32_t XDMAC_GSWS;
  volatile uint32_t XDMAC_GSWF;
  volatile const uint32_t Reserved1[3];
       XdmacChid XDMAC_CHID[24];
} Xdmac;


#define XDMAC_GTYPE_NB_CH_Pos 0
#define XDMAC_GTYPE_NB_CH_Msk (0x1fu << XDMAC_GTYPE_NB_CH_Pos)
#define XDMAC_GTYPE_NB_CH(value) ((XDMAC_GTYPE_NB_CH_Msk & ((value) << XDMAC_GTYPE_NB_CH_Pos)))
#define XDMAC_GTYPE_FIFO_SZ_Pos 5
#define XDMAC_GTYPE_FIFO_SZ_Msk (0x7ffu << XDMAC_GTYPE_FIFO_SZ_Pos)
#define XDMAC_GTYPE_FIFO_SZ(value) ((XDMAC_GTYPE_FIFO_SZ_Msk & ((value) << XDMAC_GTYPE_FIFO_SZ_Pos)))
#define XDMAC_GTYPE_NB_REQ_Pos 16
#define XDMAC_GTYPE_NB_REQ_Msk (0x7fu << XDMAC_GTYPE_NB_REQ_Pos)
#define XDMAC_GTYPE_NB_REQ(value) ((XDMAC_GTYPE_NB_REQ_Msk & ((value) << XDMAC_GTYPE_NB_REQ_Pos)))

#define XDMAC_GCFG_CGDISREG (0x1u << 0)
#define XDMAC_GCFG_CGDISPIPE (0x1u << 1)
#define XDMAC_GCFG_CGDISFIFO (0x1u << 2)
#define XDMAC_GCFG_CGDISIF (0x1u << 3)
#define XDMAC_GCFG_BXKBEN (0x1u << 8)

#define XDMAC_GWAC_PW0_Pos 0
#define XDMAC_GWAC_PW0_Msk (0xfu << XDMAC_GWAC_PW0_Pos)
#define XDMAC_GWAC_PW0(value) ((XDMAC_GWAC_PW0_Msk & ((value) << XDMAC_GWAC_PW0_Pos)))
#define XDMAC_GWAC_PW1_Pos 4
#define XDMAC_GWAC_PW1_Msk (0xfu << XDMAC_GWAC_PW1_Pos)
#define XDMAC_GWAC_PW1(value) ((XDMAC_GWAC_PW1_Msk & ((value) << XDMAC_GWAC_PW1_Pos)))
#define XDMAC_GWAC_PW2_Pos 8
#define XDMAC_GWAC_PW2_Msk (0xfu << XDMAC_GWAC_PW2_Pos)
#define XDMAC_GWAC_PW2(value) ((XDMAC_GWAC_PW2_Msk & ((value) << XDMAC_GWAC_PW2_Pos)))
#define XDMAC_GWAC_PW3_Pos 12
#define XDMAC_GWAC_PW3_Msk (0xfu << XDMAC_GWAC_PW3_Pos)
#define XDMAC_GWAC_PW3(value) ((XDMAC_GWAC_PW3_Msk & ((value) << XDMAC_GWAC_PW3_Pos)))

#define XDMAC_GIE_IE0 (0x1u << 0)
#define XDMAC_GIE_IE1 (0x1u << 1)
#define XDMAC_GIE_IE2 (0x1u << 2)
#define XDMAC_GIE_IE3 (0x1u << 3)
#define XDMAC_GIE_IE4 (0x1u << 4)
#define XDMAC_GIE_IE5 (0x1u << 5)
#define XDMAC_GIE_IE6 (0x1u << 6)
#define XDMAC_GIE_IE7 (0x1u << 7)
#define XDMAC_GIE_IE8 (0x1u << 8)
#define XDMAC_GIE_IE9 (0x1u << 9)
#define XDMAC_GIE_IE10 (0x1u << 10)
#define XDMAC_GIE_IE11 (0x1u << 11)
#define XDMAC_GIE_IE12 (0x1u << 12)
#define XDMAC_GIE_IE13 (0x1u << 13)
#define XDMAC_GIE_IE14 (0x1u << 14)
#define XDMAC_GIE_IE15 (0x1u << 15)
#define XDMAC_GIE_IE16 (0x1u << 16)
#define XDMAC_GIE_IE17 (0x1u << 17)
#define XDMAC_GIE_IE18 (0x1u << 18)
#define XDMAC_GIE_IE19 (0x1u << 19)
#define XDMAC_GIE_IE20 (0x1u << 20)
#define XDMAC_GIE_IE21 (0x1u << 21)
#define XDMAC_GIE_IE22 (0x1u << 22)
#define XDMAC_GIE_IE23 (0x1u << 23)

#define XDMAC_GID_ID0 (0x1u << 0)
#define XDMAC_GID_ID1 (0x1u << 1)
#define XDMAC_GID_ID2 (0x1u << 2)
#define XDMAC_GID_ID3 (0x1u << 3)
#define XDMAC_GID_ID4 (0x1u << 4)
#define XDMAC_GID_ID5 (0x1u << 5)
#define XDMAC_GID_ID6 (0x1u << 6)
#define XDMAC_GID_ID7 (0x1u << 7)
#define XDMAC_GID_ID8 (0x1u << 8)
#define XDMAC_GID_ID9 (0x1u << 9)
#define XDMAC_GID_ID10 (0x1u << 10)
#define XDMAC_GID_ID11 (0x1u << 11)
#define XDMAC_GID_ID12 (0x1u << 12)
#define XDMAC_GID_ID13 (0x1u << 13)
#define XDMAC_GID_ID14 (0x1u << 14)
#define XDMAC_GID_ID15 (0x1u << 15)
#define XDMAC_GID_ID16 (0x1u << 16)
#define XDMAC_GID_ID17 (0x1u << 17)
#define XDMAC_GID_ID18 (0x1u << 18)
#define XDMAC_GID_ID19 (0x1u << 19)
#define XDMAC_GID_ID20 (0x1u << 20)
#define XDMAC_GID_ID21 (0x1u << 21)
#define XDMAC_GID_ID22 (0x1u << 22)
#define XDMAC_GID_ID23 (0x1u << 23)

#define XDMAC_GIM_IM0 (0x1u << 0)
#define XDMAC_GIM_IM1 (0x1u << 1)
#define XDMAC_GIM_IM2 (0x1u << 2)
#define XDMAC_GIM_IM3 (0x1u << 3)
#define XDMAC_GIM_IM4 (0x1u << 4)
#define XDMAC_GIM_IM5 (0x1u << 5)
#define XDMAC_GIM_IM6 (0x1u << 6)
#define XDMAC_GIM_IM7 (0x1u << 7)
#define XDMAC_GIM_IM8 (0x1u << 8)
#define XDMAC_GIM_IM9 (0x1u << 9)
#define XDMAC_GIM_IM10 (0x1u << 10)
#define XDMAC_GIM_IM11 (0x1u << 11)
#define XDMAC_GIM_IM12 (0x1u << 12)
#define XDMAC_GIM_IM13 (0x1u << 13)
#define XDMAC_GIM_IM14 (0x1u << 14)
#define XDMAC_GIM_IM15 (0x1u << 15)
#define XDMAC_GIM_IM16 (0x1u << 16)
#define XDMAC_GIM_IM17 (0x1u << 17)
#define XDMAC_GIM_IM18 (0x1u << 18)
#define XDMAC_GIM_IM19 (0x1u << 19)
#define XDMAC_GIM_IM20 (0x1u << 20)
#define XDMAC_GIM_IM21 (0x1u << 21)
#define XDMAC_GIM_IM22 (0x1u << 22)
#define XDMAC_GIM_IM23 (0x1u << 23)

#define XDMAC_GIS_IS0 (0x1u << 0)
#define XDMAC_GIS_IS1 (0x1u << 1)
#define XDMAC_GIS_IS2 (0x1u << 2)
#define XDMAC_GIS_IS3 (0x1u << 3)
#define XDMAC_GIS_IS4 (0x1u << 4)
#define XDMAC_GIS_IS5 (0x1u << 5)
#define XDMAC_GIS_IS6 (0x1u << 6)
#define XDMAC_GIS_IS7 (0x1u << 7)
#define XDMAC_GIS_IS8 (0x1u << 8)
#define XDMAC_GIS_IS9 (0x1u << 9)
#define XDMAC_GIS_IS10 (0x1u << 10)
#define XDMAC_GIS_IS11 (0x1u << 11)
#define XDMAC_GIS_IS12 (0x1u << 12)
#define XDMAC_GIS_IS13 (0x1u << 13)
#define XDMAC_GIS_IS14 (0x1u << 14)
#define XDMAC_GIS_IS15 (0x1u << 15)
#define XDMAC_GIS_IS16 (0x1u << 16)
#define XDMAC_GIS_IS17 (0x1u << 17)
#define XDMAC_GIS_IS18 (0x1u << 18)
#define XDMAC_GIS_IS19 (0x1u << 19)
#define XDMAC_GIS_IS20 (0x1u << 20)
#define XDMAC_GIS_IS21 (0x1u << 21)
#define XDMAC_GIS_IS22 (0x1u << 22)
#define XDMAC_GIS_IS23 (0x1u << 23)

#define XDMAC_GE_EN0 (0x1u << 0)
#define XDMAC_GE_EN1 (0x1u << 1)
#define XDMAC_GE_EN2 (0x1u << 2)
#define XDMAC_GE_EN3 (0x1u << 3)
#define XDMAC_GE_EN4 (0x1u << 4)
#define XDMAC_GE_EN5 (0x1u << 5)
#define XDMAC_GE_EN6 (0x1u << 6)
#define XDMAC_GE_EN7 (0x1u << 7)
#define XDMAC_GE_EN8 (0x1u << 8)
#define XDMAC_GE_EN9 (0x1u << 9)
#define XDMAC_GE_EN10 (0x1u << 10)
#define XDMAC_GE_EN11 (0x1u << 11)
#define XDMAC_GE_EN12 (0x1u << 12)
#define XDMAC_GE_EN13 (0x1u << 13)
#define XDMAC_GE_EN14 (0x1u << 14)
#define XDMAC_GE_EN15 (0x1u << 15)
#define XDMAC_GE_EN16 (0x1u << 16)
#define XDMAC_GE_EN17 (0x1u << 17)
#define XDMAC_GE_EN18 (0x1u << 18)
#define XDMAC_GE_EN19 (0x1u << 19)
#define XDMAC_GE_EN20 (0x1u << 20)
#define XDMAC_GE_EN21 (0x1u << 21)
#define XDMAC_GE_EN22 (0x1u << 22)
#define XDMAC_GE_EN23 (0x1u << 23)

#define XDMAC_GD_DI0 (0x1u << 0)
#define XDMAC_GD_DI1 (0x1u << 1)
#define XDMAC_GD_DI2 (0x1u << 2)
#define XDMAC_GD_DI3 (0x1u << 3)
#define XDMAC_GD_DI4 (0x1u << 4)
#define XDMAC_GD_DI5 (0x1u << 5)
#define XDMAC_GD_DI6 (0x1u << 6)
#define XDMAC_GD_DI7 (0x1u << 7)
#define XDMAC_GD_DI8 (0x1u << 8)
#define XDMAC_GD_DI9 (0x1u << 9)
#define XDMAC_GD_DI10 (0x1u << 10)
#define XDMAC_GD_DI11 (0x1u << 11)
#define XDMAC_GD_DI12 (0x1u << 12)
#define XDMAC_GD_DI13 (0x1u << 13)
#define XDMAC_GD_DI14 (0x1u << 14)
#define XDMAC_GD_DI15 (0x1u << 15)
#define XDMAC_GD_DI16 (0x1u << 16)
#define XDMAC_GD_DI17 (0x1u << 17)
#define XDMAC_GD_DI18 (0x1u << 18)
#define XDMAC_GD_DI19 (0x1u << 19)
#define XDMAC_GD_DI20 (0x1u << 20)
#define XDMAC_GD_DI21 (0x1u << 21)
#define XDMAC_GD_DI22 (0x1u << 22)
#define XDMAC_GD_DI23 (0x1u << 23)

#define XDMAC_GS_ST0 (0x1u << 0)
#define XDMAC_GS_ST1 (0x1u << 1)
#define XDMAC_GS_ST2 (0x1u << 2)
#define XDMAC_GS_ST3 (0x1u << 3)
#define XDMAC_GS_ST4 (0x1u << 4)
#define XDMAC_GS_ST5 (0x1u << 5)
#define XDMAC_GS_ST6 (0x1u << 6)
#define XDMAC_GS_ST7 (0x1u << 7)
#define XDMAC_GS_ST8 (0x1u << 8)
#define XDMAC_GS_ST9 (0x1u << 9)
#define XDMAC_GS_ST10 (0x1u << 10)
#define XDMAC_GS_ST11 (0x1u << 11)
#define XDMAC_GS_ST12 (0x1u << 12)
#define XDMAC_GS_ST13 (0x1u << 13)
#define XDMAC_GS_ST14 (0x1u << 14)
#define XDMAC_GS_ST15 (0x1u << 15)
#define XDMAC_GS_ST16 (0x1u << 16)
#define XDMAC_GS_ST17 (0x1u << 17)
#define XDMAC_GS_ST18 (0x1u << 18)
#define XDMAC_GS_ST19 (0x1u << 19)
#define XDMAC_GS_ST20 (0x1u << 20)
#define XDMAC_GS_ST21 (0x1u << 21)
#define XDMAC_GS_ST22 (0x1u << 22)
#define XDMAC_GS_ST23 (0x1u << 23)

#define XDMAC_GRS_RS0 (0x1u << 0)
#define XDMAC_GRS_RS1 (0x1u << 1)
#define XDMAC_GRS_RS2 (0x1u << 2)
#define XDMAC_GRS_RS3 (0x1u << 3)
#define XDMAC_GRS_RS4 (0x1u << 4)
#define XDMAC_GRS_RS5 (0x1u << 5)
#define XDMAC_GRS_RS6 (0x1u << 6)
#define XDMAC_GRS_RS7 (0x1u << 7)
#define XDMAC_GRS_RS8 (0x1u << 8)
#define XDMAC_GRS_RS9 (0x1u << 9)
#define XDMAC_GRS_RS10 (0x1u << 10)
#define XDMAC_GRS_RS11 (0x1u << 11)
#define XDMAC_GRS_RS12 (0x1u << 12)
#define XDMAC_GRS_RS13 (0x1u << 13)
#define XDMAC_GRS_RS14 (0x1u << 14)
#define XDMAC_GRS_RS15 (0x1u << 15)
#define XDMAC_GRS_RS16 (0x1u << 16)
#define XDMAC_GRS_RS17 (0x1u << 17)
#define XDMAC_GRS_RS18 (0x1u << 18)
#define XDMAC_GRS_RS19 (0x1u << 19)
#define XDMAC_GRS_RS20 (0x1u << 20)
#define XDMAC_GRS_RS21 (0x1u << 21)
#define XDMAC_GRS_RS22 (0x1u << 22)
#define XDMAC_GRS_RS23 (0x1u << 23)

#define XDMAC_GWS_WS0 (0x1u << 0)
#define XDMAC_GWS_WS1 (0x1u << 1)
#define XDMAC_GWS_WS2 (0x1u << 2)
#define XDMAC_GWS_WS3 (0x1u << 3)
#define XDMAC_GWS_WS4 (0x1u << 4)
#define XDMAC_GWS_WS5 (0x1u << 5)
#define XDMAC_GWS_WS6 (0x1u << 6)
#define XDMAC_GWS_WS7 (0x1u << 7)
#define XDMAC_GWS_WS8 (0x1u << 8)
#define XDMAC_GWS_WS9 (0x1u << 9)
#define XDMAC_GWS_WS10 (0x1u << 10)
#define XDMAC_GWS_WS11 (0x1u << 11)
#define XDMAC_GWS_WS12 (0x1u << 12)
#define XDMAC_GWS_WS13 (0x1u << 13)
#define XDMAC_GWS_WS14 (0x1u << 14)
#define XDMAC_GWS_WS15 (0x1u << 15)
#define XDMAC_GWS_WS16 (0x1u << 16)
#define XDMAC_GWS_WS17 (0x1u << 17)
#define XDMAC_GWS_WS18 (0x1u << 18)
#define XDMAC_GWS_WS19 (0x1u << 19)
#define XDMAC_GWS_WS20 (0x1u << 20)
#define XDMAC_GWS_WS21 (0x1u << 21)
#define XDMAC_GWS_WS22 (0x1u << 22)
#define XDMAC_GWS_WS23 (0x1u << 23)

#define XDMAC_GRWS_RWS0 (0x1u << 0)
#define XDMAC_GRWS_RWS1 (0x1u << 1)
#define XDMAC_GRWS_RWS2 (0x1u << 2)
#define XDMAC_GRWS_RWS3 (0x1u << 3)
#define XDMAC_GRWS_RWS4 (0x1u << 4)
#define XDMAC_GRWS_RWS5 (0x1u << 5)
#define XDMAC_GRWS_RWS6 (0x1u << 6)
#define XDMAC_GRWS_RWS7 (0x1u << 7)
#define XDMAC_GRWS_RWS8 (0x1u << 8)
#define XDMAC_GRWS_RWS9 (0x1u << 9)
#define XDMAC_GRWS_RWS10 (0x1u << 10)
#define XDMAC_GRWS_RWS11 (0x1u << 11)
#define XDMAC_GRWS_RWS12 (0x1u << 12)
#define XDMAC_GRWS_RWS13 (0x1u << 13)
#define XDMAC_GRWS_RWS14 (0x1u << 14)
#define XDMAC_GRWS_RWS15 (0x1u << 15)
#define XDMAC_GRWS_RWS16 (0x1u << 16)
#define XDMAC_GRWS_RWS17 (0x1u << 17)
#define XDMAC_GRWS_RWS18 (0x1u << 18)
#define XDMAC_GRWS_RWS19 (0x1u << 19)
#define XDMAC_GRWS_RWS20 (0x1u << 20)
#define XDMAC_GRWS_RWS21 (0x1u << 21)
#define XDMAC_GRWS_RWS22 (0x1u << 22)
#define XDMAC_GRWS_RWS23 (0x1u << 23)

#define XDMAC_GRWR_RWR0 (0x1u << 0)
#define XDMAC_GRWR_RWR1 (0x1u << 1)
#define XDMAC_GRWR_RWR2 (0x1u << 2)
#define XDMAC_GRWR_RWR3 (0x1u << 3)
#define XDMAC_GRWR_RWR4 (0x1u << 4)
#define XDMAC_GRWR_RWR5 (0x1u << 5)
#define XDMAC_GRWR_RWR6 (0x1u << 6)
#define XDMAC_GRWR_RWR7 (0x1u << 7)
#define XDMAC_GRWR_RWR8 (0x1u << 8)
#define XDMAC_GRWR_RWR9 (0x1u << 9)
#define XDMAC_GRWR_RWR10 (0x1u << 10)
#define XDMAC_GRWR_RWR11 (0x1u << 11)
#define XDMAC_GRWR_RWR12 (0x1u << 12)
#define XDMAC_GRWR_RWR13 (0x1u << 13)
#define XDMAC_GRWR_RWR14 (0x1u << 14)
#define XDMAC_GRWR_RWR15 (0x1u << 15)
#define XDMAC_GRWR_RWR16 (0x1u << 16)
#define XDMAC_GRWR_RWR17 (0x1u << 17)
#define XDMAC_GRWR_RWR18 (0x1u << 18)
#define XDMAC_GRWR_RWR19 (0x1u << 19)
#define XDMAC_GRWR_RWR20 (0x1u << 20)
#define XDMAC_GRWR_RWR21 (0x1u << 21)
#define XDMAC_GRWR_RWR22 (0x1u << 22)
#define XDMAC_GRWR_RWR23 (0x1u << 23)

#define XDMAC_GSWR_SWREQ0 (0x1u << 0)
#define XDMAC_GSWR_SWREQ1 (0x1u << 1)
#define XDMAC_GSWR_SWREQ2 (0x1u << 2)
#define XDMAC_GSWR_SWREQ3 (0x1u << 3)
#define XDMAC_GSWR_SWREQ4 (0x1u << 4)
#define XDMAC_GSWR_SWREQ5 (0x1u << 5)
#define XDMAC_GSWR_SWREQ6 (0x1u << 6)
#define XDMAC_GSWR_SWREQ7 (0x1u << 7)
#define XDMAC_GSWR_SWREQ8 (0x1u << 8)
#define XDMAC_GSWR_SWREQ9 (0x1u << 9)
#define XDMAC_GSWR_SWREQ10 (0x1u << 10)
#define XDMAC_GSWR_SWREQ11 (0x1u << 11)
#define XDMAC_GSWR_SWREQ12 (0x1u << 12)
#define XDMAC_GSWR_SWREQ13 (0x1u << 13)
#define XDMAC_GSWR_SWREQ14 (0x1u << 14)
#define XDMAC_GSWR_SWREQ15 (0x1u << 15)
#define XDMAC_GSWR_SWREQ16 (0x1u << 16)
#define XDMAC_GSWR_SWREQ17 (0x1u << 17)
#define XDMAC_GSWR_SWREQ18 (0x1u << 18)
#define XDMAC_GSWR_SWREQ19 (0x1u << 19)
#define XDMAC_GSWR_SWREQ20 (0x1u << 20)
#define XDMAC_GSWR_SWREQ21 (0x1u << 21)
#define XDMAC_GSWR_SWREQ22 (0x1u << 22)
#define XDMAC_GSWR_SWREQ23 (0x1u << 23)

#define XDMAC_GSWS_SWRS0 (0x1u << 0)
#define XDMAC_GSWS_SWRS1 (0x1u << 1)
#define XDMAC_GSWS_SWRS2 (0x1u << 2)
#define XDMAC_GSWS_SWRS3 (0x1u << 3)
#define XDMAC_GSWS_SWRS4 (0x1u << 4)
#define XDMAC_GSWS_SWRS5 (0x1u << 5)
#define XDMAC_GSWS_SWRS6 (0x1u << 6)
#define XDMAC_GSWS_SWRS7 (0x1u << 7)
#define XDMAC_GSWS_SWRS8 (0x1u << 8)
#define XDMAC_GSWS_SWRS9 (0x1u << 9)
#define XDMAC_GSWS_SWRS10 (0x1u << 10)
#define XDMAC_GSWS_SWRS11 (0x1u << 11)
#define XDMAC_GSWS_SWRS12 (0x1u << 12)
#define XDMAC_GSWS_SWRS13 (0x1u << 13)
#define XDMAC_GSWS_SWRS14 (0x1u << 14)
#define XDMAC_GSWS_SWRS15 (0x1u << 15)
#define XDMAC_GSWS_SWRS16 (0x1u << 16)
#define XDMAC_GSWS_SWRS17 (0x1u << 17)
#define XDMAC_GSWS_SWRS18 (0x1u << 18)
#define XDMAC_GSWS_SWRS19 (0x1u << 19)
#define XDMAC_GSWS_SWRS20 (0x1u << 20)
#define XDMAC_GSWS_SWRS21 (0x1u << 21)
#define XDMAC_GSWS_SWRS22 (0x1u << 22)
#define XDMAC_GSWS_SWRS23 (0x1u << 23)

#define XDMAC_GSWF_SWF0 (0x1u << 0)
#define XDMAC_GSWF_SWF1 (0x1u << 1)
#define XDMAC_GSWF_SWF2 (0x1u << 2)
#define XDMAC_GSWF_SWF3 (0x1u << 3)
#define XDMAC_GSWF_SWF4 (0x1u << 4)
#define XDMAC_GSWF_SWF5 (0x1u << 5)
#define XDMAC_GSWF_SWF6 (0x1u << 6)
#define XDMAC_GSWF_SWF7 (0x1u << 7)
#define XDMAC_GSWF_SWF8 (0x1u << 8)
#define XDMAC_GSWF_SWF9 (0x1u << 9)
#define XDMAC_GSWF_SWF10 (0x1u << 10)
#define XDMAC_GSWF_SWF11 (0x1u << 11)
#define XDMAC_GSWF_SWF12 (0x1u << 12)
#define XDMAC_GSWF_SWF13 (0x1u << 13)
#define XDMAC_GSWF_SWF14 (0x1u << 14)
#define XDMAC_GSWF_SWF15 (0x1u << 15)
#define XDMAC_GSWF_SWF16 (0x1u << 16)
#define XDMAC_GSWF_SWF17 (0x1u << 17)
#define XDMAC_GSWF_SWF18 (0x1u << 18)
#define XDMAC_GSWF_SWF19 (0x1u << 19)
#define XDMAC_GSWF_SWF20 (0x1u << 20)
#define XDMAC_GSWF_SWF21 (0x1u << 21)
#define XDMAC_GSWF_SWF22 (0x1u << 22)
#define XDMAC_GSWF_SWF23 (0x1u << 23)

#define XDMAC_CIE_BIE (0x1u << 0)
#define XDMAC_CIE_LIE (0x1u << 1)
#define XDMAC_CIE_DIE (0x1u << 2)
#define XDMAC_CIE_FIE (0x1u << 3)
#define XDMAC_CIE_RBIE (0x1u << 4)
#define XDMAC_CIE_WBIE (0x1u << 5)
#define XDMAC_CIE_ROIE (0x1u << 6)

#define XDMAC_CID_BID (0x1u << 0)
#define XDMAC_CID_LID (0x1u << 1)
#define XDMAC_CID_DID (0x1u << 2)
#define XDMAC_CID_FID (0x1u << 3)
#define XDMAC_CID_RBEID (0x1u << 4)
#define XDMAC_CID_WBEID (0x1u << 5)
#define XDMAC_CID_ROID (0x1u << 6)

#define XDMAC_CIM_BIM (0x1u << 0)
#define XDMAC_CIM_LIM (0x1u << 1)
#define XDMAC_CIM_DIM (0x1u << 2)
#define XDMAC_CIM_FIM (0x1u << 3)
#define XDMAC_CIM_RBEIM (0x1u << 4)
#define XDMAC_CIM_WBEIM (0x1u << 5)
#define XDMAC_CIM_ROIM (0x1u << 6)

#define XDMAC_CIS_BIS (0x1u << 0)
#define XDMAC_CIS_LIS (0x1u << 1)
#define XDMAC_CIS_DIS (0x1u << 2)
#define XDMAC_CIS_FIS (0x1u << 3)
#define XDMAC_CIS_RBEIS (0x1u << 4)
#define XDMAC_CIS_WBEIS (0x1u << 5)
#define XDMAC_CIS_ROIS (0x1u << 6)

#define XDMAC_CSA_SA_Pos 0
#define XDMAC_CSA_SA_Msk (0xffffffffu << XDMAC_CSA_SA_Pos)
#define XDMAC_CSA_SA(value) ((XDMAC_CSA_SA_Msk & ((value) << XDMAC_CSA_SA_Pos)))

#define XDMAC_CDA_DA_Pos 0
#define XDMAC_CDA_DA_Msk (0xffffffffu << XDMAC_CDA_DA_Pos)
#define XDMAC_CDA_DA(value) ((XDMAC_CDA_DA_Msk & ((value) << XDMAC_CDA_DA_Pos)))

#define XDMAC_CNDA_NDAIF (0x1u << 0)
#define XDMAC_CNDA_NDA_Pos 2
#define XDMAC_CNDA_NDA_Msk (0x3fffffffu << XDMAC_CNDA_NDA_Pos)
#define XDMAC_CNDA_NDA(value) ((XDMAC_CNDA_NDA_Msk & ((value) << XDMAC_CNDA_NDA_Pos)))

#define XDMAC_CNDC_NDE (0x1u << 0)
#define XDMAC_CNDC_NDE_DSCR_FETCH_DIS (0x0u << 0)
#define XDMAC_CNDC_NDE_DSCR_FETCH_EN (0x1u << 0)
#define XDMAC_CNDC_NDSUP (0x1u << 1)
#define XDMAC_CNDC_NDSUP_SRC_PARAMS_UNCHANGED (0x0u << 1)
#define XDMAC_CNDC_NDSUP_SRC_PARAMS_UPDATED (0x1u << 1)
#define XDMAC_CNDC_NDDUP (0x1u << 2)
#define XDMAC_CNDC_NDDUP_DST_PARAMS_UNCHANGED (0x0u << 2)
#define XDMAC_CNDC_NDDUP_DST_PARAMS_UPDATED (0x1u << 2)
#define XDMAC_CNDC_NDVIEW_Pos 3
#define XDMAC_CNDC_NDVIEW_Msk (0x3u << XDMAC_CNDC_NDVIEW_Pos)
#define XDMAC_CNDC_NDVIEW(value) ((XDMAC_CNDC_NDVIEW_Msk & ((value) << XDMAC_CNDC_NDVIEW_Pos)))
#define XDMAC_CNDC_NDVIEW_NDV0 (0x0u << 3)
#define XDMAC_CNDC_NDVIEW_NDV1 (0x1u << 3)
#define XDMAC_CNDC_NDVIEW_NDV2 (0x2u << 3)
#define XDMAC_CNDC_NDVIEW_NDV3 (0x3u << 3)

#define XDMAC_CUBC_UBLEN_Pos 0
#define XDMAC_CUBC_UBLEN_Msk (0xffffffu << XDMAC_CUBC_UBLEN_Pos)
#define XDMAC_CUBC_UBLEN(value) ((XDMAC_CUBC_UBLEN_Msk & ((value) << XDMAC_CUBC_UBLEN_Pos)))

#define XDMAC_CBC_BLEN_Pos 0
#define XDMAC_CBC_BLEN_Msk (0xfffu << XDMAC_CBC_BLEN_Pos)
#define XDMAC_CBC_BLEN(value) ((XDMAC_CBC_BLEN_Msk & ((value) << XDMAC_CBC_BLEN_Pos)))

#define XDMAC_CC_TYPE (0x1u << 0)
#define XDMAC_CC_TYPE_MEM_TRAN (0x0u << 0)
#define XDMAC_CC_TYPE_PER_TRAN (0x1u << 0)
#define XDMAC_CC_MBSIZE_Pos 1
#define XDMAC_CC_MBSIZE_Msk (0x3u << XDMAC_CC_MBSIZE_Pos)
#define XDMAC_CC_MBSIZE(value) ((XDMAC_CC_MBSIZE_Msk & ((value) << XDMAC_CC_MBSIZE_Pos)))
#define XDMAC_CC_MBSIZE_SINGLE (0x0u << 1)
#define XDMAC_CC_MBSIZE_FOUR (0x1u << 1)
#define XDMAC_CC_MBSIZE_EIGHT (0x2u << 1)
#define XDMAC_CC_MBSIZE_SIXTEEN (0x3u << 1)
#define XDMAC_CC_DSYNC (0x1u << 4)
#define XDMAC_CC_DSYNC_PER2MEM (0x0u << 4)
#define XDMAC_CC_DSYNC_MEM2PER (0x1u << 4)
#define XDMAC_CC_PROT (0x1u << 5)
#define XDMAC_CC_PROT_SEC (0x0u << 5)
#define XDMAC_CC_PROT_UNSEC (0x1u << 5)
#define XDMAC_CC_SWREQ (0x1u << 6)
#define XDMAC_CC_SWREQ_HWR_CONNECTED (0x0u << 6)
#define XDMAC_CC_SWREQ_SWR_CONNECTED (0x1u << 6)
#define XDMAC_CC_MEMSET (0x1u << 7)
#define XDMAC_CC_MEMSET_NORMAL_MODE (0x0u << 7)
#define XDMAC_CC_MEMSET_HW_MODE (0x1u << 7)
#define XDMAC_CC_CSIZE_Pos 8
#define XDMAC_CC_CSIZE_Msk (0x7u << XDMAC_CC_CSIZE_Pos)
#define XDMAC_CC_CSIZE(value) ((XDMAC_CC_CSIZE_Msk & ((value) << XDMAC_CC_CSIZE_Pos)))
#define XDMAC_CC_CSIZE_CHK_1 (0x0u << 8)
#define XDMAC_CC_CSIZE_CHK_2 (0x1u << 8)
#define XDMAC_CC_CSIZE_CHK_4 (0x2u << 8)
#define XDMAC_CC_CSIZE_CHK_8 (0x3u << 8)
#define XDMAC_CC_CSIZE_CHK_16 (0x4u << 8)
#define XDMAC_CC_DWIDTH_Pos 11
#define XDMAC_CC_DWIDTH_Msk (0x3u << XDMAC_CC_DWIDTH_Pos)
#define XDMAC_CC_DWIDTH(value) ((XDMAC_CC_DWIDTH_Msk & ((value) << XDMAC_CC_DWIDTH_Pos)))
#define XDMAC_CC_DWIDTH_BYTE (0x0u << 11)
#define XDMAC_CC_DWIDTH_HALFWORD (0x1u << 11)
#define XDMAC_CC_DWIDTH_WORD (0x2u << 11)
#define XDMAC_CC_SIF (0x1u << 13)
#define XDMAC_CC_SIF_AHB_IF0 (0x0u << 13)
#define XDMAC_CC_SIF_AHB_IF1 (0x1u << 13)
#define XDMAC_CC_DIF (0x1u << 14)
#define XDMAC_CC_DIF_AHB_IF0 (0x0u << 14)
#define XDMAC_CC_DIF_AHB_IF1 (0x1u << 14)
#define XDMAC_CC_SAM_Pos 16
#define XDMAC_CC_SAM_Msk (0x3u << XDMAC_CC_SAM_Pos)
#define XDMAC_CC_SAM(value) ((XDMAC_CC_SAM_Msk & ((value) << XDMAC_CC_SAM_Pos)))
#define XDMAC_CC_SAM_FIXED_AM (0x0u << 16)
#define XDMAC_CC_SAM_INCREMENTED_AM (0x1u << 16)
#define XDMAC_CC_SAM_UBS_AM (0x2u << 16)
#define XDMAC_CC_SAM_UBS_DS_AM (0x3u << 16)
#define XDMAC_CC_DAM_Pos 18
#define XDMAC_CC_DAM_Msk (0x3u << XDMAC_CC_DAM_Pos)
#define XDMAC_CC_DAM(value) ((XDMAC_CC_DAM_Msk & ((value) << XDMAC_CC_DAM_Pos)))
#define XDMAC_CC_DAM_FIXED_AM (0x0u << 18)
#define XDMAC_CC_DAM_INCREMENTED_AM (0x1u << 18)
#define XDMAC_CC_DAM_UBS_AM (0x2u << 18)
#define XDMAC_CC_DAM_UBS_DS_AM (0x3u << 18)
#define XDMAC_CC_INITD (0x1u << 21)
#define XDMAC_CC_INITD_TERMINATED (0x0u << 21)
#define XDMAC_CC_INITD_IN_PROGRESS (0x1u << 21)
#define XDMAC_CC_RDIP (0x1u << 22)
#define XDMAC_CC_RDIP_DONE (0x0u << 22)
#define XDMAC_CC_RDIP_IN_PROGRESS (0x1u << 22)
#define XDMAC_CC_WRIP (0x1u << 23)
#define XDMAC_CC_WRIP_DONE (0x0u << 23)
#define XDMAC_CC_WRIP_IN_PROGRESS (0x1u << 23)
#define XDMAC_CC_PERID_Pos 24
#define XDMAC_CC_PERID_Msk (0x7fu << XDMAC_CC_PERID_Pos)
#define XDMAC_CC_PERID(value) ((XDMAC_CC_PERID_Msk & ((value) << XDMAC_CC_PERID_Pos)))

#define XDMAC_CDS_MSP_SDS_MSP_Pos 0
#define XDMAC_CDS_MSP_SDS_MSP_Msk (0xffffu << XDMAC_CDS_MSP_SDS_MSP_Pos)
#define XDMAC_CDS_MSP_SDS_MSP(value) ((XDMAC_CDS_MSP_SDS_MSP_Msk & ((value) << XDMAC_CDS_MSP_SDS_MSP_Pos)))
#define XDMAC_CDS_MSP_DDS_MSP_Pos 16
#define XDMAC_CDS_MSP_DDS_MSP_Msk (0xffffu << XDMAC_CDS_MSP_DDS_MSP_Pos)
#define XDMAC_CDS_MSP_DDS_MSP(value) ((XDMAC_CDS_MSP_DDS_MSP_Msk & ((value) << XDMAC_CDS_MSP_DDS_MSP_Pos)))

#define XDMAC_CSUS_SUBS_Pos 0
#define XDMAC_CSUS_SUBS_Msk (0xffffffu << XDMAC_CSUS_SUBS_Pos)
#define XDMAC_CSUS_SUBS(value) ((XDMAC_CSUS_SUBS_Msk & ((value) << XDMAC_CSUS_SUBS_Pos)))

#define XDMAC_CDUS_DUBS_Pos 0
#define XDMAC_CDUS_DUBS_Msk (0xffffffu << XDMAC_CDUS_DUBS_Pos)
#define XDMAC_CDUS_DUBS(value) ((XDMAC_CDUS_DUBS_Msk & ((value) << XDMAC_CDUS_DUBS_Pos)))
# 366 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 374 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_hsmci.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_hsmci.h"
#define _SAMV71_HSMCI_INSTANCE_ 
# 56 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_hsmci.h"
#define REG_HSMCI_CR (*(__O uint32_t*)0x40000000U)
#define REG_HSMCI_MR (*(__IO uint32_t*)0x40000004U)
#define REG_HSMCI_DTOR (*(__IO uint32_t*)0x40000008U)
#define REG_HSMCI_SDCR (*(__IO uint32_t*)0x4000000CU)
#define REG_HSMCI_ARGR (*(__IO uint32_t*)0x40000010U)
#define REG_HSMCI_CMDR (*(__O uint32_t*)0x40000014U)
#define REG_HSMCI_BLKR (*(__IO uint32_t*)0x40000018U)
#define REG_HSMCI_CSTOR (*(__IO uint32_t*)0x4000001CU)
#define REG_HSMCI_RSPR (*(__I uint32_t*)0x40000020U)
#define REG_HSMCI_RDR (*(__I uint32_t*)0x40000030U)
#define REG_HSMCI_TDR (*(__O uint32_t*)0x40000034U)
#define REG_HSMCI_SR (*(__I uint32_t*)0x40000040U)
#define REG_HSMCI_IER (*(__O uint32_t*)0x40000044U)
#define REG_HSMCI_IDR (*(__O uint32_t*)0x40000048U)
#define REG_HSMCI_IMR (*(__I uint32_t*)0x4000004CU)
#define REG_HSMCI_DMA (*(__IO uint32_t*)0x40000050U)
#define REG_HSMCI_CFG (*(__IO uint32_t*)0x40000054U)
#define REG_HSMCI_WPMR (*(__IO uint32_t*)0x400000E4U)
#define REG_HSMCI_WPSR (*(__I uint32_t*)0x400000E8U)
#define REG_HSMCI_FIFO (*(__IO uint32_t*)0x40000200U)
# 375 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_ssc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_ssc.h"
#define _SAMV71_SSC_INSTANCE_ 
# 54 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_ssc.h"
#define REG_SSC_CR (*(__O uint32_t*)0x40004000U)
#define REG_SSC_CMR (*(__IO uint32_t*)0x40004004U)
#define REG_SSC_RCMR (*(__IO uint32_t*)0x40004010U)
#define REG_SSC_RFMR (*(__IO uint32_t*)0x40004014U)
#define REG_SSC_TCMR (*(__IO uint32_t*)0x40004018U)
#define REG_SSC_TFMR (*(__IO uint32_t*)0x4000401CU)
#define REG_SSC_RHR (*(__I uint32_t*)0x40004020U)
#define REG_SSC_THR (*(__O uint32_t*)0x40004024U)
#define REG_SSC_RSHR (*(__I uint32_t*)0x40004030U)
#define REG_SSC_TSHR (*(__IO uint32_t*)0x40004034U)
#define REG_SSC_RC0R (*(__IO uint32_t*)0x40004038U)
#define REG_SSC_RC1R (*(__IO uint32_t*)0x4000403CU)
#define REG_SSC_SR (*(__I uint32_t*)0x40004040U)
#define REG_SSC_IER (*(__O uint32_t*)0x40004044U)
#define REG_SSC_IDR (*(__O uint32_t*)0x40004048U)
#define REG_SSC_IMR (*(__I uint32_t*)0x4000404CU)
#define REG_SSC_WPMR (*(__IO uint32_t*)0x400040E4U)
#define REG_SSC_WPSR (*(__I uint32_t*)0x400040E8U)
# 376 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_spi0.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_spi0.h"
#define _SAMV71_SPI0_INSTANCE_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_spi0.h"
#define REG_SPI0_CR (*(__O uint32_t*)0x40008000U)
#define REG_SPI0_MR (*(__IO uint32_t*)0x40008004U)
#define REG_SPI0_RDR (*(__I uint32_t*)0x40008008U)
#define REG_SPI0_TDR (*(__O uint32_t*)0x4000800CU)
#define REG_SPI0_SR (*(__I uint32_t*)0x40008010U)
#define REG_SPI0_IER (*(__O uint32_t*)0x40008014U)
#define REG_SPI0_IDR (*(__O uint32_t*)0x40008018U)
#define REG_SPI0_IMR (*(__I uint32_t*)0x4000801CU)
#define REG_SPI0_CSR (*(__IO uint32_t*)0x40008030U)
#define REG_SPI0_WPMR (*(__IO uint32_t*)0x400080E4U)
#define REG_SPI0_WPSR (*(__I uint32_t*)0x400080E8U)
# 377 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc0.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc0.h"
#define _SAMV71_TC0_INSTANCE_ 
# 83 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc0.h"
#define REG_TC0_CCR0 (*(__O uint32_t*)0x4000C000U)
#define REG_TC0_CMR0 (*(__IO uint32_t*)0x4000C004U)
#define REG_TC0_SMMR0 (*(__IO uint32_t*)0x4000C008U)
#define REG_TC0_RAB0 (*(__I uint32_t*)0x4000C00CU)
#define REG_TC0_CV0 (*(__I uint32_t*)0x4000C010U)
#define REG_TC0_RA0 (*(__IO uint32_t*)0x4000C014U)
#define REG_TC0_RB0 (*(__IO uint32_t*)0x4000C018U)
#define REG_TC0_RC0 (*(__IO uint32_t*)0x4000C01CU)
#define REG_TC0_SR0 (*(__I uint32_t*)0x4000C020U)
#define REG_TC0_IER0 (*(__O uint32_t*)0x4000C024U)
#define REG_TC0_IDR0 (*(__O uint32_t*)0x4000C028U)
#define REG_TC0_IMR0 (*(__I uint32_t*)0x4000C02CU)
#define REG_TC0_EMR0 (*(__IO uint32_t*)0x4000C030U)
#define REG_TC0_CCR1 (*(__O uint32_t*)0x4000C040U)
#define REG_TC0_CMR1 (*(__IO uint32_t*)0x4000C044U)
#define REG_TC0_SMMR1 (*(__IO uint32_t*)0x4000C048U)
#define REG_TC0_RAB1 (*(__I uint32_t*)0x4000C04CU)
#define REG_TC0_CV1 (*(__I uint32_t*)0x4000C050U)
#define REG_TC0_RA1 (*(__IO uint32_t*)0x4000C054U)
#define REG_TC0_RB1 (*(__IO uint32_t*)0x4000C058U)
#define REG_TC0_RC1 (*(__IO uint32_t*)0x4000C05CU)
#define REG_TC0_SR1 (*(__I uint32_t*)0x4000C060U)
#define REG_TC0_IER1 (*(__O uint32_t*)0x4000C064U)
#define REG_TC0_IDR1 (*(__O uint32_t*)0x4000C068U)
#define REG_TC0_IMR1 (*(__I uint32_t*)0x4000C06CU)
#define REG_TC0_EMR1 (*(__IO uint32_t*)0x4000C070U)
#define REG_TC0_CCR2 (*(__O uint32_t*)0x4000C080U)
#define REG_TC0_CMR2 (*(__IO uint32_t*)0x4000C084U)
#define REG_TC0_SMMR2 (*(__IO uint32_t*)0x4000C088U)
#define REG_TC0_RAB2 (*(__I uint32_t*)0x4000C08CU)
#define REG_TC0_CV2 (*(__I uint32_t*)0x4000C090U)
#define REG_TC0_RA2 (*(__IO uint32_t*)0x4000C094U)
#define REG_TC0_RB2 (*(__IO uint32_t*)0x4000C098U)
#define REG_TC0_RC2 (*(__IO uint32_t*)0x4000C09CU)
#define REG_TC0_SR2 (*(__I uint32_t*)0x4000C0A0U)
#define REG_TC0_IER2 (*(__O uint32_t*)0x4000C0A4U)
#define REG_TC0_IDR2 (*(__O uint32_t*)0x4000C0A8U)
#define REG_TC0_IMR2 (*(__I uint32_t*)0x4000C0ACU)
#define REG_TC0_EMR2 (*(__IO uint32_t*)0x4000C0B0U)
#define REG_TC0_BCR (*(__O uint32_t*)0x4000C0C0U)
#define REG_TC0_BMR (*(__IO uint32_t*)0x4000C0C4U)
#define REG_TC0_QIER (*(__O uint32_t*)0x4000C0C8U)
#define REG_TC0_QIDR (*(__O uint32_t*)0x4000C0CCU)
#define REG_TC0_QIMR (*(__I uint32_t*)0x4000C0D0U)
#define REG_TC0_QISR (*(__I uint32_t*)0x4000C0D4U)
#define REG_TC0_FMR (*(__IO uint32_t*)0x4000C0D8U)
#define REG_TC0_WPMR (*(__IO uint32_t*)0x4000C0E4U)
# 378 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc1.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc1.h"
#define _SAMV71_TC1_INSTANCE_ 
# 83 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc1.h"
#define REG_TC1_CCR0 (*(__O uint32_t*)0x40010000U)
#define REG_TC1_CMR0 (*(__IO uint32_t*)0x40010004U)
#define REG_TC1_SMMR0 (*(__IO uint32_t*)0x40010008U)
#define REG_TC1_RAB0 (*(__I uint32_t*)0x4001000CU)
#define REG_TC1_CV0 (*(__I uint32_t*)0x40010010U)
#define REG_TC1_RA0 (*(__IO uint32_t*)0x40010014U)
#define REG_TC1_RB0 (*(__IO uint32_t*)0x40010018U)
#define REG_TC1_RC0 (*(__IO uint32_t*)0x4001001CU)
#define REG_TC1_SR0 (*(__I uint32_t*)0x40010020U)
#define REG_TC1_IER0 (*(__O uint32_t*)0x40010024U)
#define REG_TC1_IDR0 (*(__O uint32_t*)0x40010028U)
#define REG_TC1_IMR0 (*(__I uint32_t*)0x4001002CU)
#define REG_TC1_EMR0 (*(__IO uint32_t*)0x40010030U)
#define REG_TC1_CCR1 (*(__O uint32_t*)0x40010040U)
#define REG_TC1_CMR1 (*(__IO uint32_t*)0x40010044U)
#define REG_TC1_SMMR1 (*(__IO uint32_t*)0x40010048U)
#define REG_TC1_RAB1 (*(__I uint32_t*)0x4001004CU)
#define REG_TC1_CV1 (*(__I uint32_t*)0x40010050U)
#define REG_TC1_RA1 (*(__IO uint32_t*)0x40010054U)
#define REG_TC1_RB1 (*(__IO uint32_t*)0x40010058U)
#define REG_TC1_RC1 (*(__IO uint32_t*)0x4001005CU)
#define REG_TC1_SR1 (*(__I uint32_t*)0x40010060U)
#define REG_TC1_IER1 (*(__O uint32_t*)0x40010064U)
#define REG_TC1_IDR1 (*(__O uint32_t*)0x40010068U)
#define REG_TC1_IMR1 (*(__I uint32_t*)0x4001006CU)
#define REG_TC1_EMR1 (*(__IO uint32_t*)0x40010070U)
#define REG_TC1_CCR2 (*(__O uint32_t*)0x40010080U)
#define REG_TC1_CMR2 (*(__IO uint32_t*)0x40010084U)
#define REG_TC1_SMMR2 (*(__IO uint32_t*)0x40010088U)
#define REG_TC1_RAB2 (*(__I uint32_t*)0x4001008CU)
#define REG_TC1_CV2 (*(__I uint32_t*)0x40010090U)
#define REG_TC1_RA2 (*(__IO uint32_t*)0x40010094U)
#define REG_TC1_RB2 (*(__IO uint32_t*)0x40010098U)
#define REG_TC1_RC2 (*(__IO uint32_t*)0x4001009CU)
#define REG_TC1_SR2 (*(__I uint32_t*)0x400100A0U)
#define REG_TC1_IER2 (*(__O uint32_t*)0x400100A4U)
#define REG_TC1_IDR2 (*(__O uint32_t*)0x400100A8U)
#define REG_TC1_IMR2 (*(__I uint32_t*)0x400100ACU)
#define REG_TC1_EMR2 (*(__IO uint32_t*)0x400100B0U)
#define REG_TC1_BCR (*(__O uint32_t*)0x400100C0U)
#define REG_TC1_BMR (*(__IO uint32_t*)0x400100C4U)
#define REG_TC1_QIER (*(__O uint32_t*)0x400100C8U)
#define REG_TC1_QIDR (*(__O uint32_t*)0x400100CCU)
#define REG_TC1_QIMR (*(__I uint32_t*)0x400100D0U)
#define REG_TC1_QISR (*(__I uint32_t*)0x400100D4U)
#define REG_TC1_FMR (*(__IO uint32_t*)0x400100D8U)
#define REG_TC1_WPMR (*(__IO uint32_t*)0x400100E4U)
# 379 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc2.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc2.h"
#define _SAMV71_TC2_INSTANCE_ 
# 83 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc2.h"
#define REG_TC2_CCR0 (*(__O uint32_t*)0x40014000U)
#define REG_TC2_CMR0 (*(__IO uint32_t*)0x40014004U)
#define REG_TC2_SMMR0 (*(__IO uint32_t*)0x40014008U)
#define REG_TC2_RAB0 (*(__I uint32_t*)0x4001400CU)
#define REG_TC2_CV0 (*(__I uint32_t*)0x40014010U)
#define REG_TC2_RA0 (*(__IO uint32_t*)0x40014014U)
#define REG_TC2_RB0 (*(__IO uint32_t*)0x40014018U)
#define REG_TC2_RC0 (*(__IO uint32_t*)0x4001401CU)
#define REG_TC2_SR0 (*(__I uint32_t*)0x40014020U)
#define REG_TC2_IER0 (*(__O uint32_t*)0x40014024U)
#define REG_TC2_IDR0 (*(__O uint32_t*)0x40014028U)
#define REG_TC2_IMR0 (*(__I uint32_t*)0x4001402CU)
#define REG_TC2_EMR0 (*(__IO uint32_t*)0x40014030U)
#define REG_TC2_CCR1 (*(__O uint32_t*)0x40014040U)
#define REG_TC2_CMR1 (*(__IO uint32_t*)0x40014044U)
#define REG_TC2_SMMR1 (*(__IO uint32_t*)0x40014048U)
#define REG_TC2_RAB1 (*(__I uint32_t*)0x4001404CU)
#define REG_TC2_CV1 (*(__I uint32_t*)0x40014050U)
#define REG_TC2_RA1 (*(__IO uint32_t*)0x40014054U)
#define REG_TC2_RB1 (*(__IO uint32_t*)0x40014058U)
#define REG_TC2_RC1 (*(__IO uint32_t*)0x4001405CU)
#define REG_TC2_SR1 (*(__I uint32_t*)0x40014060U)
#define REG_TC2_IER1 (*(__O uint32_t*)0x40014064U)
#define REG_TC2_IDR1 (*(__O uint32_t*)0x40014068U)
#define REG_TC2_IMR1 (*(__I uint32_t*)0x4001406CU)
#define REG_TC2_EMR1 (*(__IO uint32_t*)0x40014070U)
#define REG_TC2_CCR2 (*(__O uint32_t*)0x40014080U)
#define REG_TC2_CMR2 (*(__IO uint32_t*)0x40014084U)
#define REG_TC2_SMMR2 (*(__IO uint32_t*)0x40014088U)
#define REG_TC2_RAB2 (*(__I uint32_t*)0x4001408CU)
#define REG_TC2_CV2 (*(__I uint32_t*)0x40014090U)
#define REG_TC2_RA2 (*(__IO uint32_t*)0x40014094U)
#define REG_TC2_RB2 (*(__IO uint32_t*)0x40014098U)
#define REG_TC2_RC2 (*(__IO uint32_t*)0x4001409CU)
#define REG_TC2_SR2 (*(__I uint32_t*)0x400140A0U)
#define REG_TC2_IER2 (*(__O uint32_t*)0x400140A4U)
#define REG_TC2_IDR2 (*(__O uint32_t*)0x400140A8U)
#define REG_TC2_IMR2 (*(__I uint32_t*)0x400140ACU)
#define REG_TC2_EMR2 (*(__IO uint32_t*)0x400140B0U)
#define REG_TC2_BCR (*(__O uint32_t*)0x400140C0U)
#define REG_TC2_BMR (*(__IO uint32_t*)0x400140C4U)
#define REG_TC2_QIER (*(__O uint32_t*)0x400140C8U)
#define REG_TC2_QIDR (*(__O uint32_t*)0x400140CCU)
#define REG_TC2_QIMR (*(__I uint32_t*)0x400140D0U)
#define REG_TC2_QISR (*(__I uint32_t*)0x400140D4U)
#define REG_TC2_FMR (*(__IO uint32_t*)0x400140D8U)
#define REG_TC2_WPMR (*(__IO uint32_t*)0x400140E4U)
# 380 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs0.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs0.h"
#define _SAMV71_TWIHS0_INSTANCE_ 
# 52 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs0.h"
#define REG_TWIHS0_CR (*(__O uint32_t*)0x40018000U)
#define REG_TWIHS0_MMR (*(__IO uint32_t*)0x40018004U)
#define REG_TWIHS0_SMR (*(__IO uint32_t*)0x40018008U)
#define REG_TWIHS0_IADR (*(__IO uint32_t*)0x4001800CU)
#define REG_TWIHS0_CWGR (*(__IO uint32_t*)0x40018010U)
#define REG_TWIHS0_SR (*(__I uint32_t*)0x40018020U)
#define REG_TWIHS0_IER (*(__O uint32_t*)0x40018024U)
#define REG_TWIHS0_IDR (*(__O uint32_t*)0x40018028U)
#define REG_TWIHS0_IMR (*(__I uint32_t*)0x4001802CU)
#define REG_TWIHS0_RHR (*(__I uint32_t*)0x40018030U)
#define REG_TWIHS0_THR (*(__O uint32_t*)0x40018034U)
#define REG_TWIHS0_SMBTR (*(__IO uint32_t*)0x40018038U)
#define REG_TWIHS0_FILTR (*(__IO uint32_t*)0x40018044U)
#define REG_TWIHS0_SWMR (*(__IO uint32_t*)0x4001804CU)
#define REG_TWIHS0_WPMR (*(__IO uint32_t*)0x400180E4U)
#define REG_TWIHS0_WPSR (*(__I uint32_t*)0x400180E8U)
# 381 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs1.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs1.h"
#define _SAMV71_TWIHS1_INSTANCE_ 
# 52 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs1.h"
#define REG_TWIHS1_CR (*(__O uint32_t*)0x4001C000U)
#define REG_TWIHS1_MMR (*(__IO uint32_t*)0x4001C004U)
#define REG_TWIHS1_SMR (*(__IO uint32_t*)0x4001C008U)
#define REG_TWIHS1_IADR (*(__IO uint32_t*)0x4001C00CU)
#define REG_TWIHS1_CWGR (*(__IO uint32_t*)0x4001C010U)
#define REG_TWIHS1_SR (*(__I uint32_t*)0x4001C020U)
#define REG_TWIHS1_IER (*(__O uint32_t*)0x4001C024U)
#define REG_TWIHS1_IDR (*(__O uint32_t*)0x4001C028U)
#define REG_TWIHS1_IMR (*(__I uint32_t*)0x4001C02CU)
#define REG_TWIHS1_RHR (*(__I uint32_t*)0x4001C030U)
#define REG_TWIHS1_THR (*(__O uint32_t*)0x4001C034U)
#define REG_TWIHS1_SMBTR (*(__IO uint32_t*)0x4001C038U)
#define REG_TWIHS1_FILTR (*(__IO uint32_t*)0x4001C044U)
#define REG_TWIHS1_SWMR (*(__IO uint32_t*)0x4001C04CU)
#define REG_TWIHS1_WPMR (*(__IO uint32_t*)0x4001C0E4U)
#define REG_TWIHS1_WPSR (*(__I uint32_t*)0x4001C0E8U)
# 382 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pwm0.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pwm0.h"
#define _SAMV71_PWM0_INSTANCE_ 
# 147 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pwm0.h"
#define REG_PWM0_CLK (*(__IO uint32_t*)0x40020000U)
#define REG_PWM0_ENA (*(__O uint32_t*)0x40020004U)
#define REG_PWM0_DIS (*(__O uint32_t*)0x40020008U)
#define REG_PWM0_SR (*(__I uint32_t*)0x4002000CU)
#define REG_PWM0_IER1 (*(__O uint32_t*)0x40020010U)
#define REG_PWM0_IDR1 (*(__O uint32_t*)0x40020014U)
#define REG_PWM0_IMR1 (*(__I uint32_t*)0x40020018U)
#define REG_PWM0_ISR1 (*(__I uint32_t*)0x4002001CU)
#define REG_PWM0_SCM (*(__IO uint32_t*)0x40020020U)
#define REG_PWM0_DMAR (*(__O uint32_t*)0x40020024U)
#define REG_PWM0_SCUC (*(__IO uint32_t*)0x40020028U)
#define REG_PWM0_SCUP (*(__IO uint32_t*)0x4002002CU)
#define REG_PWM0_SCUPUPD (*(__O uint32_t*)0x40020030U)
#define REG_PWM0_IER2 (*(__O uint32_t*)0x40020034U)
#define REG_PWM0_IDR2 (*(__O uint32_t*)0x40020038U)
#define REG_PWM0_IMR2 (*(__I uint32_t*)0x4002003CU)
#define REG_PWM0_ISR2 (*(__I uint32_t*)0x40020040U)
#define REG_PWM0_OOV (*(__IO uint32_t*)0x40020044U)
#define REG_PWM0_OS (*(__IO uint32_t*)0x40020048U)
#define REG_PWM0_OSS (*(__O uint32_t*)0x4002004CU)
#define REG_PWM0_OSC (*(__O uint32_t*)0x40020050U)
#define REG_PWM0_OSSUPD (*(__O uint32_t*)0x40020054U)
#define REG_PWM0_OSCUPD (*(__O uint32_t*)0x40020058U)
#define REG_PWM0_FMR (*(__IO uint32_t*)0x4002005CU)
#define REG_PWM0_FSR (*(__I uint32_t*)0x40020060U)
#define REG_PWM0_FCR (*(__O uint32_t*)0x40020064U)
#define REG_PWM0_FPV1 (*(__IO uint32_t*)0x40020068U)
#define REG_PWM0_FPE (*(__IO uint32_t*)0x4002006CU)
#define REG_PWM0_ELMR (*(__IO uint32_t*)0x4002007CU)
#define REG_PWM0_SSPR (*(__IO uint32_t*)0x400200A0U)
#define REG_PWM0_SSPUP (*(__O uint32_t*)0x400200A4U)
#define REG_PWM0_SMMR (*(__IO uint32_t*)0x400200B0U)
#define REG_PWM0_FPV2 (*(__IO uint32_t*)0x400200C0U)
#define REG_PWM0_WPCR (*(__O uint32_t*)0x400200E4U)
#define REG_PWM0_WPSR (*(__I uint32_t*)0x400200E8U)
#define REG_PWM0_CMPV0 (*(__IO uint32_t*)0x40020130U)
#define REG_PWM0_CMPVUPD0 (*(__O uint32_t*)0x40020134U)
#define REG_PWM0_CMPM0 (*(__IO uint32_t*)0x40020138U)
#define REG_PWM0_CMPMUPD0 (*(__O uint32_t*)0x4002013CU)
#define REG_PWM0_CMPV1 (*(__IO uint32_t*)0x40020140U)
#define REG_PWM0_CMPVUPD1 (*(__O uint32_t*)0x40020144U)
#define REG_PWM0_CMPM1 (*(__IO uint32_t*)0x40020148U)
#define REG_PWM0_CMPMUPD1 (*(__O uint32_t*)0x4002014CU)
#define REG_PWM0_CMPV2 (*(__IO uint32_t*)0x40020150U)
#define REG_PWM0_CMPVUPD2 (*(__O uint32_t*)0x40020154U)
#define REG_PWM0_CMPM2 (*(__IO uint32_t*)0x40020158U)
#define REG_PWM0_CMPMUPD2 (*(__O uint32_t*)0x4002015CU)
#define REG_PWM0_CMPV3 (*(__IO uint32_t*)0x40020160U)
#define REG_PWM0_CMPVUPD3 (*(__O uint32_t*)0x40020164U)
#define REG_PWM0_CMPM3 (*(__IO uint32_t*)0x40020168U)
#define REG_PWM0_CMPMUPD3 (*(__O uint32_t*)0x4002016CU)
#define REG_PWM0_CMPV4 (*(__IO uint32_t*)0x40020170U)
#define REG_PWM0_CMPVUPD4 (*(__O uint32_t*)0x40020174U)
#define REG_PWM0_CMPM4 (*(__IO uint32_t*)0x40020178U)
#define REG_PWM0_CMPMUPD4 (*(__O uint32_t*)0x4002017CU)
#define REG_PWM0_CMPV5 (*(__IO uint32_t*)0x40020180U)
#define REG_PWM0_CMPVUPD5 (*(__O uint32_t*)0x40020184U)
#define REG_PWM0_CMPM5 (*(__IO uint32_t*)0x40020188U)
#define REG_PWM0_CMPMUPD5 (*(__O uint32_t*)0x4002018CU)
#define REG_PWM0_CMPV6 (*(__IO uint32_t*)0x40020190U)
#define REG_PWM0_CMPVUPD6 (*(__O uint32_t*)0x40020194U)
#define REG_PWM0_CMPM6 (*(__IO uint32_t*)0x40020198U)
#define REG_PWM0_CMPMUPD6 (*(__O uint32_t*)0x4002019CU)
#define REG_PWM0_CMPV7 (*(__IO uint32_t*)0x400201A0U)
#define REG_PWM0_CMPVUPD7 (*(__O uint32_t*)0x400201A4U)
#define REG_PWM0_CMPM7 (*(__IO uint32_t*)0x400201A8U)
#define REG_PWM0_CMPMUPD7 (*(__O uint32_t*)0x400201ACU)
#define REG_PWM0_CMR0 (*(__IO uint32_t*)0x40020200U)
#define REG_PWM0_CDTY0 (*(__IO uint32_t*)0x40020204U)
#define REG_PWM0_CDTYUPD0 (*(__O uint32_t*)0x40020208U)
#define REG_PWM0_CPRD0 (*(__IO uint32_t*)0x4002020CU)
#define REG_PWM0_CPRDUPD0 (*(__O uint32_t*)0x40020210U)
#define REG_PWM0_CCNT0 (*(__I uint32_t*)0x40020214U)
#define REG_PWM0_DT0 (*(__IO uint32_t*)0x40020218U)
#define REG_PWM0_DTUPD0 (*(__O uint32_t*)0x4002021CU)
#define REG_PWM0_CMR1 (*(__IO uint32_t*)0x40020220U)
#define REG_PWM0_CDTY1 (*(__IO uint32_t*)0x40020224U)
#define REG_PWM0_CDTYUPD1 (*(__O uint32_t*)0x40020228U)
#define REG_PWM0_CPRD1 (*(__IO uint32_t*)0x4002022CU)
#define REG_PWM0_CPRDUPD1 (*(__O uint32_t*)0x40020230U)
#define REG_PWM0_CCNT1 (*(__I uint32_t*)0x40020234U)
#define REG_PWM0_DT1 (*(__IO uint32_t*)0x40020238U)
#define REG_PWM0_DTUPD1 (*(__O uint32_t*)0x4002023CU)
#define REG_PWM0_CMR2 (*(__IO uint32_t*)0x40020240U)
#define REG_PWM0_CDTY2 (*(__IO uint32_t*)0x40020244U)
#define REG_PWM0_CDTYUPD2 (*(__O uint32_t*)0x40020248U)
#define REG_PWM0_CPRD2 (*(__IO uint32_t*)0x4002024CU)
#define REG_PWM0_CPRDUPD2 (*(__O uint32_t*)0x40020250U)
#define REG_PWM0_CCNT2 (*(__I uint32_t*)0x40020254U)
#define REG_PWM0_DT2 (*(__IO uint32_t*)0x40020258U)
#define REG_PWM0_DTUPD2 (*(__O uint32_t*)0x4002025CU)
#define REG_PWM0_CMR3 (*(__IO uint32_t*)0x40020260U)
#define REG_PWM0_CDTY3 (*(__IO uint32_t*)0x40020264U)
#define REG_PWM0_CDTYUPD3 (*(__O uint32_t*)0x40020268U)
#define REG_PWM0_CPRD3 (*(__IO uint32_t*)0x4002026CU)
#define REG_PWM0_CPRDUPD3 (*(__O uint32_t*)0x40020270U)
#define REG_PWM0_CCNT3 (*(__I uint32_t*)0x40020274U)
#define REG_PWM0_DT3 (*(__IO uint32_t*)0x40020278U)
#define REG_PWM0_DTUPD3 (*(__O uint32_t*)0x4002027CU)
#define REG_PWM0_CMUPD0 (*(__O uint32_t*)0x40020400U)
#define REG_PWM0_CMUPD1 (*(__O uint32_t*)0x40020420U)
#define REG_PWM0_ETRG1 (*(__IO uint32_t*)0x4002042CU)
#define REG_PWM0_LEBR1 (*(__IO uint32_t*)0x40020430U)
#define REG_PWM0_CMUPD2 (*(__O uint32_t*)0x40020440U)
#define REG_PWM0_ETRG2 (*(__IO uint32_t*)0x4002044CU)
#define REG_PWM0_LEBR2 (*(__IO uint32_t*)0x40020450U)
#define REG_PWM0_CMUPD3 (*(__O uint32_t*)0x40020460U)
#define REG_PWM0_ETRG3 (*(__IO uint32_t*)0x4002046CU)
#define REG_PWM0_LEBR3 (*(__IO uint32_t*)0x40020470U)
#define REG_PWM0_ETRG4 (*(__IO uint32_t*)0x4002048CU)
#define REG_PWM0_LEBR4 (*(__IO uint32_t*)0x40020490U)
# 383 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart0.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart0.h"
#define _SAMV71_USART0_INSTANCE_ 
# 64 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart0.h"
#define REG_USART0_CR (*(__O uint32_t*)0x40024000U)
#define REG_USART0_MR (*(__IO uint32_t*)0x40024004U)
#define REG_USART0_IER (*(__O uint32_t*)0x40024008U)
#define REG_USART0_IDR (*(__O uint32_t*)0x4002400CU)
#define REG_USART0_IMR (*(__I uint32_t*)0x40024010U)
#define REG_USART0_CSR (*(__I uint32_t*)0x40024014U)
#define REG_USART0_RHR (*(__I uint32_t*)0x40024018U)
#define REG_USART0_THR (*(__O uint32_t*)0x4002401CU)
#define REG_USART0_BRGR (*(__IO uint32_t*)0x40024020U)
#define REG_USART0_RTOR (*(__IO uint32_t*)0x40024024U)
#define REG_USART0_TTGR (*(__IO uint32_t*)0x40024028U)
#define REG_USART0_MAN (*(__IO uint32_t*)0x40024050U)
#define REG_USART0_LINMR (*(__IO uint32_t*)0x40024054U)
#define REG_USART0_LINIR (*(__IO uint32_t*)0x40024058U)
#define REG_USART0_LINBRR (*(__I uint32_t*)0x4002405CU)
#define REG_USART0_LONMR (*(__IO uint32_t*)0x40024060U)
#define REG_USART0_LONPR (*(__IO uint32_t*)0x40024064U)
#define REG_USART0_LONDL (*(__IO uint32_t*)0x40024068U)
#define REG_USART0_LONL2HDR (*(__IO uint32_t*)0x4002406CU)
#define REG_USART0_LONBL (*(__I uint32_t*)0x40024070U)
#define REG_USART0_LONB1TX (*(__IO uint32_t*)0x40024074U)
#define REG_USART0_LONB1RX (*(__IO uint32_t*)0x40024078U)
#define REG_USART0_LONPRIO (*(__IO uint32_t*)0x4002407CU)
#define REG_USART0_IDTTX (*(__IO uint32_t*)0x40024080U)
#define REG_USART0_IDTRX (*(__IO uint32_t*)0x40024084U)
#define REG_USART0_ICDIFF (*(__IO uint32_t*)0x40024088U)
#define REG_USART0_WPMR (*(__IO uint32_t*)0x400240E4U)
#define REG_USART0_WPSR (*(__I uint32_t*)0x400240E8U)
# 384 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart1.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart1.h"
#define _SAMV71_USART1_INSTANCE_ 
# 64 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart1.h"
#define REG_USART1_CR (*(__O uint32_t*)0x40028000U)
#define REG_USART1_MR (*(__IO uint32_t*)0x40028004U)
#define REG_USART1_IER (*(__O uint32_t*)0x40028008U)
#define REG_USART1_IDR (*(__O uint32_t*)0x4002800CU)
#define REG_USART1_IMR (*(__I uint32_t*)0x40028010U)
#define REG_USART1_CSR (*(__I uint32_t*)0x40028014U)
#define REG_USART1_RHR (*(__I uint32_t*)0x40028018U)
#define REG_USART1_THR (*(__O uint32_t*)0x4002801CU)
#define REG_USART1_BRGR (*(__IO uint32_t*)0x40028020U)
#define REG_USART1_RTOR (*(__IO uint32_t*)0x40028024U)
#define REG_USART1_TTGR (*(__IO uint32_t*)0x40028028U)
#define REG_USART1_MAN (*(__IO uint32_t*)0x40028050U)
#define REG_USART1_LINMR (*(__IO uint32_t*)0x40028054U)
#define REG_USART1_LINIR (*(__IO uint32_t*)0x40028058U)
#define REG_USART1_LINBRR (*(__I uint32_t*)0x4002805CU)
#define REG_USART1_LONMR (*(__IO uint32_t*)0x40028060U)
#define REG_USART1_LONPR (*(__IO uint32_t*)0x40028064U)
#define REG_USART1_LONDL (*(__IO uint32_t*)0x40028068U)
#define REG_USART1_LONL2HDR (*(__IO uint32_t*)0x4002806CU)
#define REG_USART1_LONBL (*(__I uint32_t*)0x40028070U)
#define REG_USART1_LONB1TX (*(__IO uint32_t*)0x40028074U)
#define REG_USART1_LONB1RX (*(__IO uint32_t*)0x40028078U)
#define REG_USART1_LONPRIO (*(__IO uint32_t*)0x4002807CU)
#define REG_USART1_IDTTX (*(__IO uint32_t*)0x40028080U)
#define REG_USART1_IDTRX (*(__IO uint32_t*)0x40028084U)
#define REG_USART1_ICDIFF (*(__IO uint32_t*)0x40028088U)
#define REG_USART1_WPMR (*(__IO uint32_t*)0x400280E4U)
#define REG_USART1_WPSR (*(__I uint32_t*)0x400280E8U)
# 385 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart2.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart2.h"
#define _SAMV71_USART2_INSTANCE_ 
# 64 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usart2.h"
#define REG_USART2_CR (*(__O uint32_t*)0x4002C000U)
#define REG_USART2_MR (*(__IO uint32_t*)0x4002C004U)
#define REG_USART2_IER (*(__O uint32_t*)0x4002C008U)
#define REG_USART2_IDR (*(__O uint32_t*)0x4002C00CU)
#define REG_USART2_IMR (*(__I uint32_t*)0x4002C010U)
#define REG_USART2_CSR (*(__I uint32_t*)0x4002C014U)
#define REG_USART2_RHR (*(__I uint32_t*)0x4002C018U)
#define REG_USART2_THR (*(__O uint32_t*)0x4002C01CU)
#define REG_USART2_BRGR (*(__IO uint32_t*)0x4002C020U)
#define REG_USART2_RTOR (*(__IO uint32_t*)0x4002C024U)
#define REG_USART2_TTGR (*(__IO uint32_t*)0x4002C028U)
#define REG_USART2_MAN (*(__IO uint32_t*)0x4002C050U)
#define REG_USART2_LINMR (*(__IO uint32_t*)0x4002C054U)
#define REG_USART2_LINIR (*(__IO uint32_t*)0x4002C058U)
#define REG_USART2_LINBRR (*(__I uint32_t*)0x4002C05CU)
#define REG_USART2_LONMR (*(__IO uint32_t*)0x4002C060U)
#define REG_USART2_LONPR (*(__IO uint32_t*)0x4002C064U)
#define REG_USART2_LONDL (*(__IO uint32_t*)0x4002C068U)
#define REG_USART2_LONL2HDR (*(__IO uint32_t*)0x4002C06CU)
#define REG_USART2_LONBL (*(__I uint32_t*)0x4002C070U)
#define REG_USART2_LONB1TX (*(__IO uint32_t*)0x4002C074U)
#define REG_USART2_LONB1RX (*(__IO uint32_t*)0x4002C078U)
#define REG_USART2_LONPRIO (*(__IO uint32_t*)0x4002C07CU)
#define REG_USART2_IDTTX (*(__IO uint32_t*)0x4002C080U)
#define REG_USART2_IDTRX (*(__IO uint32_t*)0x4002C084U)
#define REG_USART2_ICDIFF (*(__IO uint32_t*)0x4002C088U)
#define REG_USART2_WPMR (*(__IO uint32_t*)0x4002C0E4U)
#define REG_USART2_WPSR (*(__I uint32_t*)0x4002C0E8U)
# 386 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mcan0.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mcan0.h"
#define _SAMV71_MCAN0_INSTANCE_ 
# 80 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mcan0.h"
#define REG_MCAN0_CUST (*(__IO uint32_t*)0x40030008U)
#define REG_MCAN0_FBTP (*(__IO uint32_t*)0x4003000CU)
#define REG_MCAN0_TEST (*(__IO uint32_t*)0x40030010U)
#define REG_MCAN0_RWD (*(__IO uint32_t*)0x40030014U)
#define REG_MCAN0_CCCR (*(__IO uint32_t*)0x40030018U)
#define REG_MCAN0_BTP (*(__IO uint32_t*)0x4003001CU)
#define REG_MCAN0_TSCC (*(__IO uint32_t*)0x40030020U)
#define REG_MCAN0_TSCV (*(__IO uint32_t*)0x40030024U)
#define REG_MCAN0_TOCC (*(__IO uint32_t*)0x40030028U)
#define REG_MCAN0_TOCV (*(__IO uint32_t*)0x4003002CU)
#define REG_MCAN0_ECR (*(__I uint32_t*)0x40030040U)
#define REG_MCAN0_PSR (*(__I uint32_t*)0x40030044U)
#define REG_MCAN0_IR (*(__IO uint32_t*)0x40030050U)
#define REG_MCAN0_IE (*(__IO uint32_t*)0x40030054U)
#define REG_MCAN0_ILS (*(__IO uint32_t*)0x40030058U)
#define REG_MCAN0_ILE (*(__IO uint32_t*)0x4003005CU)
#define REG_MCAN0_GFC (*(__IO uint32_t*)0x40030080U)
#define REG_MCAN0_SIDFC (*(__IO uint32_t*)0x40030084U)
#define REG_MCAN0_XIDFC (*(__IO uint32_t*)0x40030088U)
#define REG_MCAN0_XIDAM (*(__IO uint32_t*)0x40030090U)
#define REG_MCAN0_HPMS (*(__I uint32_t*)0x40030094U)
#define REG_MCAN0_NDAT1 (*(__IO uint32_t*)0x40030098U)
#define REG_MCAN0_NDAT2 (*(__IO uint32_t*)0x4003009CU)
#define REG_MCAN0_RXF0C (*(__IO uint32_t*)0x400300A0U)
#define REG_MCAN0_RXF0S (*(__I uint32_t*)0x400300A4U)
#define REG_MCAN0_RXF0A (*(__IO uint32_t*)0x400300A8U)
#define REG_MCAN0_RXBC (*(__IO uint32_t*)0x400300ACU)
#define REG_MCAN0_RXF1C (*(__IO uint32_t*)0x400300B0U)
#define REG_MCAN0_RXF1S (*(__I uint32_t*)0x400300B4U)
#define REG_MCAN0_RXF1A (*(__IO uint32_t*)0x400300B8U)
#define REG_MCAN0_RXESC (*(__IO uint32_t*)0x400300BCU)
#define REG_MCAN0_TXBC (*(__IO uint32_t*)0x400300C0U)
#define REG_MCAN0_TXFQS (*(__I uint32_t*)0x400300C4U)
#define REG_MCAN0_TXESC (*(__IO uint32_t*)0x400300C8U)
#define REG_MCAN0_TXBRP (*(__I uint32_t*)0x400300CCU)
#define REG_MCAN0_TXBAR (*(__IO uint32_t*)0x400300D0U)
#define REG_MCAN0_TXBCR (*(__IO uint32_t*)0x400300D4U)
#define REG_MCAN0_TXBTO (*(__I uint32_t*)0x400300D8U)
#define REG_MCAN0_TXBCF (*(__I uint32_t*)0x400300DCU)
#define REG_MCAN0_TXBTIE (*(__IO uint32_t*)0x400300E0U)
#define REG_MCAN0_TXBCIE (*(__IO uint32_t*)0x400300E4U)
#define REG_MCAN0_TXEFC (*(__IO uint32_t*)0x400300F0U)
#define REG_MCAN0_TXEFS (*(__I uint32_t*)0x400300F4U)
#define REG_MCAN0_TXEFA (*(__IO uint32_t*)0x400300F8U)
# 387 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mcan1.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mcan1.h"
#define _SAMV71_MCAN1_INSTANCE_ 
# 80 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mcan1.h"
#define REG_MCAN1_CUST (*(__IO uint32_t*)0x40034008U)
#define REG_MCAN1_FBTP (*(__IO uint32_t*)0x4003400CU)
#define REG_MCAN1_TEST (*(__IO uint32_t*)0x40034010U)
#define REG_MCAN1_RWD (*(__IO uint32_t*)0x40034014U)
#define REG_MCAN1_CCCR (*(__IO uint32_t*)0x40034018U)
#define REG_MCAN1_BTP (*(__IO uint32_t*)0x4003401CU)
#define REG_MCAN1_TSCC (*(__IO uint32_t*)0x40034020U)
#define REG_MCAN1_TSCV (*(__IO uint32_t*)0x40034024U)
#define REG_MCAN1_TOCC (*(__IO uint32_t*)0x40034028U)
#define REG_MCAN1_TOCV (*(__IO uint32_t*)0x4003402CU)
#define REG_MCAN1_ECR (*(__I uint32_t*)0x40034040U)
#define REG_MCAN1_PSR (*(__I uint32_t*)0x40034044U)
#define REG_MCAN1_IR (*(__IO uint32_t*)0x40034050U)
#define REG_MCAN1_IE (*(__IO uint32_t*)0x40034054U)
#define REG_MCAN1_ILS (*(__IO uint32_t*)0x40034058U)
#define REG_MCAN1_ILE (*(__IO uint32_t*)0x4003405CU)
#define REG_MCAN1_GFC (*(__IO uint32_t*)0x40034080U)
#define REG_MCAN1_SIDFC (*(__IO uint32_t*)0x40034084U)
#define REG_MCAN1_XIDFC (*(__IO uint32_t*)0x40034088U)
#define REG_MCAN1_XIDAM (*(__IO uint32_t*)0x40034090U)
#define REG_MCAN1_HPMS (*(__I uint32_t*)0x40034094U)
#define REG_MCAN1_NDAT1 (*(__IO uint32_t*)0x40034098U)
#define REG_MCAN1_NDAT2 (*(__IO uint32_t*)0x4003409CU)
#define REG_MCAN1_RXF0C (*(__IO uint32_t*)0x400340A0U)
#define REG_MCAN1_RXF0S (*(__I uint32_t*)0x400340A4U)
#define REG_MCAN1_RXF0A (*(__IO uint32_t*)0x400340A8U)
#define REG_MCAN1_RXBC (*(__IO uint32_t*)0x400340ACU)
#define REG_MCAN1_RXF1C (*(__IO uint32_t*)0x400340B0U)
#define REG_MCAN1_RXF1S (*(__I uint32_t*)0x400340B4U)
#define REG_MCAN1_RXF1A (*(__IO uint32_t*)0x400340B8U)
#define REG_MCAN1_RXESC (*(__IO uint32_t*)0x400340BCU)
#define REG_MCAN1_TXBC (*(__IO uint32_t*)0x400340C0U)
#define REG_MCAN1_TXFQS (*(__I uint32_t*)0x400340C4U)
#define REG_MCAN1_TXESC (*(__IO uint32_t*)0x400340C8U)
#define REG_MCAN1_TXBRP (*(__I uint32_t*)0x400340CCU)
#define REG_MCAN1_TXBAR (*(__IO uint32_t*)0x400340D0U)
#define REG_MCAN1_TXBCR (*(__IO uint32_t*)0x400340D4U)
#define REG_MCAN1_TXBTO (*(__I uint32_t*)0x400340D8U)
#define REG_MCAN1_TXBCF (*(__I uint32_t*)0x400340DCU)
#define REG_MCAN1_TXBTIE (*(__IO uint32_t*)0x400340E0U)
#define REG_MCAN1_TXBCIE (*(__IO uint32_t*)0x400340E4U)
#define REG_MCAN1_TXEFC (*(__IO uint32_t*)0x400340F0U)
#define REG_MCAN1_TXEFS (*(__I uint32_t*)0x400340F4U)
#define REG_MCAN1_TXEFA (*(__IO uint32_t*)0x400340F8U)
# 388 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usbhs.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usbhs.h"
#define _SAMV71_USBHS_INSTANCE_ 
# 137 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_usbhs.h"
#define REG_USBHS_DEVCTRL (*(__IO uint32_t*)0x40038000U)
#define REG_USBHS_DEVISR (*(__I uint32_t*)0x40038004U)
#define REG_USBHS_DEVICR (*(__O uint32_t*)0x40038008U)
#define REG_USBHS_DEVIFR (*(__O uint32_t*)0x4003800CU)
#define REG_USBHS_DEVIMR (*(__I uint32_t*)0x40038010U)
#define REG_USBHS_DEVIDR (*(__O uint32_t*)0x40038014U)
#define REG_USBHS_DEVIER (*(__O uint32_t*)0x40038018U)
#define REG_USBHS_DEVEPT (*(__IO uint32_t*)0x4003801CU)
#define REG_USBHS_DEVFNUM (*(__I uint32_t*)0x40038020U)
#define REG_USBHS_DEVEPTCFG (*(__IO uint32_t*)0x40038100U)
#define REG_USBHS_DEVEPTISR (*(__I uint32_t*)0x40038130U)
#define REG_USBHS_DEVEPTICR (*(__O uint32_t*)0x40038160U)
#define REG_USBHS_DEVEPTIFR (*(__O uint32_t*)0x40038190U)
#define REG_USBHS_DEVEPTIMR (*(__I uint32_t*)0x400381C0U)
#define REG_USBHS_DEVEPTIER (*(__O uint32_t*)0x400381F0U)
#define REG_USBHS_DEVEPTIDR (*(__O uint32_t*)0x40038220U)
#define REG_USBHS_DEVDMANXTDSC1 (*(__IO uint32_t*)0x40038310U)
#define REG_USBHS_DEVDMAADDRESS1 (*(__IO uint32_t*)0x40038314U)
#define REG_USBHS_DEVDMACONTROL1 (*(__IO uint32_t*)0x40038318U)
#define REG_USBHS_DEVDMASTATUS1 (*(__IO uint32_t*)0x4003831CU)
#define REG_USBHS_DEVDMANXTDSC2 (*(__IO uint32_t*)0x40038320U)
#define REG_USBHS_DEVDMAADDRESS2 (*(__IO uint32_t*)0x40038324U)
#define REG_USBHS_DEVDMACONTROL2 (*(__IO uint32_t*)0x40038328U)
#define REG_USBHS_DEVDMASTATUS2 (*(__IO uint32_t*)0x4003832CU)
#define REG_USBHS_DEVDMANXTDSC3 (*(__IO uint32_t*)0x40038330U)
#define REG_USBHS_DEVDMAADDRESS3 (*(__IO uint32_t*)0x40038334U)
#define REG_USBHS_DEVDMACONTROL3 (*(__IO uint32_t*)0x40038338U)
#define REG_USBHS_DEVDMASTATUS3 (*(__IO uint32_t*)0x4003833CU)
#define REG_USBHS_DEVDMANXTDSC4 (*(__IO uint32_t*)0x40038340U)
#define REG_USBHS_DEVDMAADDRESS4 (*(__IO uint32_t*)0x40038344U)
#define REG_USBHS_DEVDMACONTROL4 (*(__IO uint32_t*)0x40038348U)
#define REG_USBHS_DEVDMASTATUS4 (*(__IO uint32_t*)0x4003834CU)
#define REG_USBHS_DEVDMANXTDSC5 (*(__IO uint32_t*)0x40038350U)
#define REG_USBHS_DEVDMAADDRESS5 (*(__IO uint32_t*)0x40038354U)
#define REG_USBHS_DEVDMACONTROL5 (*(__IO uint32_t*)0x40038358U)
#define REG_USBHS_DEVDMASTATUS5 (*(__IO uint32_t*)0x4003835CU)
#define REG_USBHS_DEVDMANXTDSC6 (*(__IO uint32_t*)0x40038360U)
#define REG_USBHS_DEVDMAADDRESS6 (*(__IO uint32_t*)0x40038364U)
#define REG_USBHS_DEVDMACONTROL6 (*(__IO uint32_t*)0x40038368U)
#define REG_USBHS_DEVDMASTATUS6 (*(__IO uint32_t*)0x4003836CU)
#define REG_USBHS_DEVDMANXTDSC7 (*(__IO uint32_t*)0x40038370U)
#define REG_USBHS_DEVDMAADDRESS7 (*(__IO uint32_t*)0x40038374U)
#define REG_USBHS_DEVDMACONTROL7 (*(__IO uint32_t*)0x40038378U)
#define REG_USBHS_DEVDMASTATUS7 (*(__IO uint32_t*)0x4003837CU)
#define REG_USBHS_HSTCTRL (*(__IO uint32_t*)0x40038400U)
#define REG_USBHS_HSTISR (*(__I uint32_t*)0x40038404U)
#define REG_USBHS_HSTICR (*(__O uint32_t*)0x40038408U)
#define REG_USBHS_HSTIFR (*(__O uint32_t*)0x4003840CU)
#define REG_USBHS_HSTIMR (*(__I uint32_t*)0x40038410U)
#define REG_USBHS_HSTIDR (*(__O uint32_t*)0x40038414U)
#define REG_USBHS_HSTIER (*(__O uint32_t*)0x40038418U)
#define REG_USBHS_HSTPIP (*(__IO uint32_t*)0x4003841CU)
#define REG_USBHS_HSTFNUM (*(__IO uint32_t*)0x40038420U)
#define REG_USBHS_HSTADDR1 (*(__IO uint32_t*)0x40038424U)
#define REG_USBHS_HSTADDR2 (*(__IO uint32_t*)0x40038428U)
#define REG_USBHS_HSTADDR3 (*(__IO uint32_t*)0x4003842CU)
#define REG_USBHS_HSTPIPCFG (*(__IO uint32_t*)0x40038500U)
#define REG_USBHS_HSTPIPISR (*(__I uint32_t*)0x40038530U)
#define REG_USBHS_HSTPIPICR (*(__O uint32_t*)0x40038560U)
#define REG_USBHS_HSTPIPIFR (*(__O uint32_t*)0x40038590U)
#define REG_USBHS_HSTPIPIMR (*(__I uint32_t*)0x400385C0U)
#define REG_USBHS_HSTPIPIER (*(__O uint32_t*)0x400385F0U)
#define REG_USBHS_HSTPIPIDR (*(__O uint32_t*)0x40038620U)
#define REG_USBHS_HSTPIPINRQ (*(__IO uint32_t*)0x40038650U)
#define REG_USBHS_HSTPIPERR (*(__IO uint32_t*)0x40038680U)
#define REG_USBHS_HSTDMANXTDSC1 (*(__IO uint32_t*)0x40038710U)
#define REG_USBHS_HSTDMAADDRESS1 (*(__IO uint32_t*)0x40038714U)
#define REG_USBHS_HSTDMACONTROL1 (*(__IO uint32_t*)0x40038718U)
#define REG_USBHS_HSTDMASTATUS1 (*(__IO uint32_t*)0x4003871CU)
#define REG_USBHS_HSTDMANXTDSC2 (*(__IO uint32_t*)0x40038720U)
#define REG_USBHS_HSTDMAADDRESS2 (*(__IO uint32_t*)0x40038724U)
#define REG_USBHS_HSTDMACONTROL2 (*(__IO uint32_t*)0x40038728U)
#define REG_USBHS_HSTDMASTATUS2 (*(__IO uint32_t*)0x4003872CU)
#define REG_USBHS_HSTDMANXTDSC3 (*(__IO uint32_t*)0x40038730U)
#define REG_USBHS_HSTDMAADDRESS3 (*(__IO uint32_t*)0x40038734U)
#define REG_USBHS_HSTDMACONTROL3 (*(__IO uint32_t*)0x40038738U)
#define REG_USBHS_HSTDMASTATUS3 (*(__IO uint32_t*)0x4003873CU)
#define REG_USBHS_HSTDMANXTDSC4 (*(__IO uint32_t*)0x40038740U)
#define REG_USBHS_HSTDMAADDRESS4 (*(__IO uint32_t*)0x40038744U)
#define REG_USBHS_HSTDMACONTROL4 (*(__IO uint32_t*)0x40038748U)
#define REG_USBHS_HSTDMASTATUS4 (*(__IO uint32_t*)0x4003874CU)
#define REG_USBHS_HSTDMANXTDSC5 (*(__IO uint32_t*)0x40038750U)
#define REG_USBHS_HSTDMAADDRESS5 (*(__IO uint32_t*)0x40038754U)
#define REG_USBHS_HSTDMACONTROL5 (*(__IO uint32_t*)0x40038758U)
#define REG_USBHS_HSTDMASTATUS5 (*(__IO uint32_t*)0x4003875CU)
#define REG_USBHS_HSTDMANXTDSC6 (*(__IO uint32_t*)0x40038760U)
#define REG_USBHS_HSTDMAADDRESS6 (*(__IO uint32_t*)0x40038764U)
#define REG_USBHS_HSTDMACONTROL6 (*(__IO uint32_t*)0x40038768U)
#define REG_USBHS_HSTDMASTATUS6 (*(__IO uint32_t*)0x4003876CU)
#define REG_USBHS_HSTDMANXTDSC7 (*(__IO uint32_t*)0x40038770U)
#define REG_USBHS_HSTDMAADDRESS7 (*(__IO uint32_t*)0x40038774U)
#define REG_USBHS_HSTDMACONTROL7 (*(__IO uint32_t*)0x40038778U)
#define REG_USBHS_HSTDMASTATUS7 (*(__IO uint32_t*)0x4003877CU)
#define REG_USBHS_CTRL (*(__IO uint32_t*)0x40038800U)
#define REG_USBHS_SR (*(__I uint32_t*)0x40038804U)
#define REG_USBHS_SCR (*(__O uint32_t*)0x40038808U)
#define REG_USBHS_SFR (*(__O uint32_t*)0x4003880CU)
#define REG_USBHS_TSTA1 (*(__IO uint32_t*)0x40038810U)
#define REG_USBHS_TSTA2 (*(__IO uint32_t*)0x40038814U)
#define REG_USBHS_VERSION (*(__I uint32_t*)0x40038818U)
#define REG_USBHS_FSM (*(__I uint32_t*)0x4003882CU)
# 389 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_afec0.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_afec0.h"
#define _SAMV71_AFEC0_INSTANCE_ 
# 65 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_afec0.h"
#define REG_AFEC0_CR (*(__O uint32_t*)0x4003C000U)
#define REG_AFEC0_MR (*(__IO uint32_t*)0x4003C004U)
#define REG_AFEC0_EMR (*(__IO uint32_t*)0x4003C008U)
#define REG_AFEC0_SEQ1R (*(__IO uint32_t*)0x4003C00CU)
#define REG_AFEC0_SEQ2R (*(__IO uint32_t*)0x4003C010U)
#define REG_AFEC0_CHER (*(__O uint32_t*)0x4003C014U)
#define REG_AFEC0_CHDR (*(__O uint32_t*)0x4003C018U)
#define REG_AFEC0_CHSR (*(__I uint32_t*)0x4003C01CU)
#define REG_AFEC0_LCDR (*(__I uint32_t*)0x4003C020U)
#define REG_AFEC0_IER (*(__O uint32_t*)0x4003C024U)
#define REG_AFEC0_IDR (*(__O uint32_t*)0x4003C028U)
#define REG_AFEC0_IMR (*(__I uint32_t*)0x4003C02CU)
#define REG_AFEC0_ISR (*(__I uint32_t*)0x4003C030U)
#define REG_AFEC0_OVER (*(__I uint32_t*)0x4003C04CU)
#define REG_AFEC0_CWR (*(__IO uint32_t*)0x4003C050U)
#define REG_AFEC0_CGR (*(__IO uint32_t*)0x4003C054U)
#define REG_AFEC0_DIFFR (*(__IO uint32_t*)0x4003C060U)
#define REG_AFEC0_CSELR (*(__IO uint32_t*)0x4003C064U)
#define REG_AFEC0_CDR (*(__I uint32_t*)0x4003C068U)
#define REG_AFEC0_COCR (*(__IO uint32_t*)0x4003C06CU)
#define REG_AFEC0_TEMPMR (*(__IO uint32_t*)0x4003C070U)
#define REG_AFEC0_TEMPCWR (*(__IO uint32_t*)0x4003C074U)
#define REG_AFEC0_ACR (*(__IO uint32_t*)0x4003C094U)
#define REG_AFEC0_SHMR (*(__IO uint32_t*)0x4003C0A0U)
#define REG_AFEC0_COSR (*(__IO uint32_t*)0x4003C0D0U)
#define REG_AFEC0_CVR (*(__IO uint32_t*)0x4003C0D4U)
#define REG_AFEC0_CECR (*(__IO uint32_t*)0x4003C0D8U)
#define REG_AFEC0_WPMR (*(__IO uint32_t*)0x4003C0E4U)
#define REG_AFEC0_WPSR (*(__I uint32_t*)0x4003C0E8U)
# 390 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_dacc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_dacc.h"
#define _SAMV71_DACC_INSTANCE_ 
# 50 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_dacc.h"
#define REG_DACC_CR (*(__O uint32_t*)0x40040000U)
#define REG_DACC_MR (*(__IO uint32_t*)0x40040004U)
#define REG_DACC_TRIGR (*(__IO uint32_t*)0x40040008U)
#define REG_DACC_CHER (*(__O uint32_t*)0x40040010U)
#define REG_DACC_CHDR (*(__O uint32_t*)0x40040014U)
#define REG_DACC_CHSR (*(__I uint32_t*)0x40040018U)
#define REG_DACC_CDR (*(__O uint32_t*)0x4004001CU)
#define REG_DACC_IER (*(__O uint32_t*)0x40040024U)
#define REG_DACC_IDR (*(__O uint32_t*)0x40040028U)
#define REG_DACC_IMR (*(__I uint32_t*)0x4004002CU)
#define REG_DACC_ISR (*(__I uint32_t*)0x40040030U)
#define REG_DACC_ACR (*(__IO uint32_t*)0x40040094U)
#define REG_DACC_WPMR (*(__IO uint32_t*)0x400400E4U)
#define REG_DACC_WPSR (*(__I uint32_t*)0x400400E8U)
# 391 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_acc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_acc.h"
#define _SAMV71_ACC_INSTANCE_ 
# 45 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_acc.h"
#define REG_ACC_CR (*(__O uint32_t*)0x40044000U)
#define REG_ACC_MR (*(__IO uint32_t*)0x40044004U)
#define REG_ACC_IER (*(__O uint32_t*)0x40044024U)
#define REG_ACC_IDR (*(__O uint32_t*)0x40044028U)
#define REG_ACC_IMR (*(__I uint32_t*)0x4004402CU)
#define REG_ACC_ISR (*(__I uint32_t*)0x40044030U)
#define REG_ACC_ACR (*(__IO uint32_t*)0x40044094U)
#define REG_ACC_WPMR (*(__IO uint32_t*)0x400440E4U)
#define REG_ACC_WPSR (*(__I uint32_t*)0x400440E8U)
# 392 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_icm.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_icm.h"
#define _SAMV71_ICM_INSTANCE_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_icm.h"
#define REG_ICM_CFG (*(__IO uint32_t*)0x40048000U)
#define REG_ICM_CTRL (*(__O uint32_t*)0x40048004U)
#define REG_ICM_SR (*(__O uint32_t*)0x40048008U)
#define REG_ICM_IER (*(__O uint32_t*)0x40048010U)
#define REG_ICM_IDR (*(__O uint32_t*)0x40048014U)
#define REG_ICM_IMR (*(__I uint32_t*)0x40048018U)
#define REG_ICM_ISR (*(__I uint32_t*)0x4004801CU)
#define REG_ICM_UASR (*(__I uint32_t*)0x40048020U)
#define REG_ICM_DSCR (*(__IO uint32_t*)0x40048030U)
#define REG_ICM_HASH (*(__IO uint32_t*)0x40048034U)
#define REG_ICM_UIHVAL (*(__O uint32_t*)0x40048038U)
# 393 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_isi.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_isi.h"
#define _SAMV71_ISI_INSTANCE_ 
# 61 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_isi.h"
#define REG_ISI_CFG1 (*(__IO uint32_t*)0x4004C000U)
#define REG_ISI_CFG2 (*(__IO uint32_t*)0x4004C004U)
#define REG_ISI_PSIZE (*(__IO uint32_t*)0x4004C008U)
#define REG_ISI_PDECF (*(__IO uint32_t*)0x4004C00CU)
#define REG_ISI_Y2R_SET0 (*(__IO uint32_t*)0x4004C010U)
#define REG_ISI_Y2R_SET1 (*(__IO uint32_t*)0x4004C014U)
#define REG_ISI_R2Y_SET0 (*(__IO uint32_t*)0x4004C018U)
#define REG_ISI_R2Y_SET1 (*(__IO uint32_t*)0x4004C01CU)
#define REG_ISI_R2Y_SET2 (*(__IO uint32_t*)0x4004C020U)
#define REG_ISI_CR (*(__O uint32_t*)0x4004C024U)
#define REG_ISI_SR (*(__I uint32_t*)0x4004C028U)
#define REG_ISI_IER (*(__O uint32_t*)0x4004C02CU)
#define REG_ISI_IDR (*(__O uint32_t*)0x4004C030U)
#define REG_ISI_IMR (*(__I uint32_t*)0x4004C034U)
#define REG_ISI_DMA_CHER (*(__O uint32_t*)0x4004C038U)
#define REG_ISI_DMA_CHDR (*(__O uint32_t*)0x4004C03CU)
#define REG_ISI_DMA_CHSR (*(__I uint32_t*)0x4004C040U)
#define REG_ISI_DMA_P_ADDR (*(__IO uint32_t*)0x4004C044U)
#define REG_ISI_DMA_P_CTRL (*(__IO uint32_t*)0x4004C048U)
#define REG_ISI_DMA_P_DSCR (*(__IO uint32_t*)0x4004C04CU)
#define REG_ISI_DMA_C_ADDR (*(__IO uint32_t*)0x4004C050U)
#define REG_ISI_DMA_C_CTRL (*(__IO uint32_t*)0x4004C054U)
#define REG_ISI_DMA_C_DSCR (*(__IO uint32_t*)0x4004C058U)
#define REG_ISI_WPMR (*(__IO uint32_t*)0x4004C0E4U)
#define REG_ISI_WPSR (*(__I uint32_t*)0x4004C0E8U)
# 394 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_gmac.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_gmac.h"
#define _SAMV71_GMAC_INSTANCE_ 
# 202 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_gmac.h"
#define REG_GMAC_NCR (*(__IO uint32_t*)0x40050000U)
#define REG_GMAC_NCFGR (*(__IO uint32_t*)0x40050004U)
#define REG_GMAC_NSR (*(__I uint32_t*)0x40050008U)
#define REG_GMAC_UR (*(__IO uint32_t*)0x4005000CU)
#define REG_GMAC_DCFGR (*(__IO uint32_t*)0x40050010U)
#define REG_GMAC_TSR (*(__IO uint32_t*)0x40050014U)
#define REG_GMAC_RBQB (*(__IO uint32_t*)0x40050018U)
#define REG_GMAC_TBQB (*(__IO uint32_t*)0x4005001CU)
#define REG_GMAC_RSR (*(__IO uint32_t*)0x40050020U)
#define REG_GMAC_ISR (*(__I uint32_t*)0x40050024U)
#define REG_GMAC_IER (*(__O uint32_t*)0x40050028U)
#define REG_GMAC_IDR (*(__O uint32_t*)0x4005002CU)
#define REG_GMAC_IMR (*(__IO uint32_t*)0x40050030U)
#define REG_GMAC_MAN (*(__IO uint32_t*)0x40050034U)
#define REG_GMAC_RPQ (*(__I uint32_t*)0x40050038U)
#define REG_GMAC_TPQ (*(__IO uint32_t*)0x4005003CU)
#define REG_GMAC_TPSF (*(__IO uint32_t*)0x40050040U)
#define REG_GMAC_RPSF (*(__IO uint32_t*)0x40050044U)
#define REG_GMAC_RJFML (*(__IO uint32_t*)0x40050048U)
#define REG_GMAC_HRB (*(__IO uint32_t*)0x40050080U)
#define REG_GMAC_HRT (*(__IO uint32_t*)0x40050084U)
#define REG_GMAC_SAB1 (*(__IO uint32_t*)0x40050088U)
#define REG_GMAC_SAT1 (*(__IO uint32_t*)0x4005008CU)
#define REG_GMAC_SAB2 (*(__IO uint32_t*)0x40050090U)
#define REG_GMAC_SAT2 (*(__IO uint32_t*)0x40050094U)
#define REG_GMAC_SAB3 (*(__IO uint32_t*)0x40050098U)
#define REG_GMAC_SAT3 (*(__IO uint32_t*)0x4005009CU)
#define REG_GMAC_SAB4 (*(__IO uint32_t*)0x400500A0U)
#define REG_GMAC_SAT4 (*(__IO uint32_t*)0x400500A4U)
#define REG_GMAC_TIDM1 (*(__IO uint32_t*)0x400500A8U)
#define REG_GMAC_TIDM2 (*(__IO uint32_t*)0x400500ACU)
#define REG_GMAC_TIDM3 (*(__IO uint32_t*)0x400500B0U)
#define REG_GMAC_TIDM4 (*(__IO uint32_t*)0x400500B4U)
#define REG_GMAC_WOL (*(__IO uint32_t*)0x400500B8U)
#define REG_GMAC_IPGS (*(__IO uint32_t*)0x400500BCU)
#define REG_GMAC_SVLAN (*(__IO uint32_t*)0x400500C0U)
#define REG_GMAC_TPFCP (*(__IO uint32_t*)0x400500C4U)
#define REG_GMAC_SAMB1 (*(__IO uint32_t*)0x400500C8U)
#define REG_GMAC_SAMT1 (*(__IO uint32_t*)0x400500CCU)
#define REG_GMAC_NSC (*(__IO uint32_t*)0x400500DCU)
#define REG_GMAC_SCL (*(__IO uint32_t*)0x400500E0U)
#define REG_GMAC_SCH (*(__IO uint32_t*)0x400500E4U)
#define REG_GMAC_EFTSH (*(__I uint32_t*)0x400500E8U)
#define REG_GMAC_EFRSH (*(__I uint32_t*)0x400500ECU)
#define REG_GMAC_PEFTSH (*(__I uint32_t*)0x400500F0U)
#define REG_GMAC_PEFRSH (*(__I uint32_t*)0x400500F4U)
#define REG_GMAC_OTLO (*(__I uint32_t*)0x40050100U)
#define REG_GMAC_OTHI (*(__I uint32_t*)0x40050104U)
#define REG_GMAC_FT (*(__I uint32_t*)0x40050108U)
#define REG_GMAC_BCFT (*(__I uint32_t*)0x4005010CU)
#define REG_GMAC_MFT (*(__I uint32_t*)0x40050110U)
#define REG_GMAC_PFT (*(__I uint32_t*)0x40050114U)
#define REG_GMAC_BFT64 (*(__I uint32_t*)0x40050118U)
#define REG_GMAC_TBFT127 (*(__I uint32_t*)0x4005011CU)
#define REG_GMAC_TBFT255 (*(__I uint32_t*)0x40050120U)
#define REG_GMAC_TBFT511 (*(__I uint32_t*)0x40050124U)
#define REG_GMAC_TBFT1023 (*(__I uint32_t*)0x40050128U)
#define REG_GMAC_TBFT1518 (*(__I uint32_t*)0x4005012CU)
#define REG_GMAC_GTBFT1518 (*(__I uint32_t*)0x40050130U)
#define REG_GMAC_TUR (*(__I uint32_t*)0x40050134U)
#define REG_GMAC_SCF (*(__I uint32_t*)0x40050138U)
#define REG_GMAC_MCF (*(__I uint32_t*)0x4005013CU)
#define REG_GMAC_EC (*(__I uint32_t*)0x40050140U)
#define REG_GMAC_LC (*(__I uint32_t*)0x40050144U)
#define REG_GMAC_DTF (*(__I uint32_t*)0x40050148U)
#define REG_GMAC_CSE (*(__I uint32_t*)0x4005014CU)
#define REG_GMAC_ORLO (*(__I uint32_t*)0x40050150U)
#define REG_GMAC_ORHI (*(__I uint32_t*)0x40050154U)
#define REG_GMAC_FR (*(__I uint32_t*)0x40050158U)
#define REG_GMAC_BCFR (*(__I uint32_t*)0x4005015CU)
#define REG_GMAC_MFR (*(__I uint32_t*)0x40050160U)
#define REG_GMAC_PFR (*(__I uint32_t*)0x40050164U)
#define REG_GMAC_BFR64 (*(__I uint32_t*)0x40050168U)
#define REG_GMAC_TBFR127 (*(__I uint32_t*)0x4005016CU)
#define REG_GMAC_TBFR255 (*(__I uint32_t*)0x40050170U)
#define REG_GMAC_TBFR511 (*(__I uint32_t*)0x40050174U)
#define REG_GMAC_TBFR1023 (*(__I uint32_t*)0x40050178U)
#define REG_GMAC_TBFR1518 (*(__I uint32_t*)0x4005017CU)
#define REG_GMAC_TMXBFR (*(__I uint32_t*)0x40050180U)
#define REG_GMAC_UFR (*(__I uint32_t*)0x40050184U)
#define REG_GMAC_OFR (*(__I uint32_t*)0x40050188U)
#define REG_GMAC_JR (*(__I uint32_t*)0x4005018CU)
#define REG_GMAC_FCSE (*(__I uint32_t*)0x40050190U)
#define REG_GMAC_LFFE (*(__I uint32_t*)0x40050194U)
#define REG_GMAC_RSE (*(__I uint32_t*)0x40050198U)
#define REG_GMAC_AE (*(__I uint32_t*)0x4005019CU)
#define REG_GMAC_RRE (*(__I uint32_t*)0x400501A0U)
#define REG_GMAC_ROE (*(__I uint32_t*)0x400501A4U)
#define REG_GMAC_IHCE (*(__I uint32_t*)0x400501A8U)
#define REG_GMAC_TCE (*(__I uint32_t*)0x400501ACU)
#define REG_GMAC_UCE (*(__I uint32_t*)0x400501B0U)
#define REG_GMAC_TISUBN (*(__IO uint32_t*)0x400501BCU)
#define REG_GMAC_TSH (*(__IO uint32_t*)0x400501C0U)
#define REG_GMAC_TSL (*(__IO uint32_t*)0x400501D0U)
#define REG_GMAC_TN (*(__IO uint32_t*)0x400501D4U)
#define REG_GMAC_TA (*(__O uint32_t*)0x400501D8U)
#define REG_GMAC_TI (*(__IO uint32_t*)0x400501DCU)
#define REG_GMAC_EFTSL (*(__I uint32_t*)0x400501E0U)
#define REG_GMAC_EFTN (*(__I uint32_t*)0x400501E4U)
#define REG_GMAC_EFRSL (*(__I uint32_t*)0x400501E8U)
#define REG_GMAC_EFRN (*(__I uint32_t*)0x400501ECU)
#define REG_GMAC_PEFTSL (*(__I uint32_t*)0x400501F0U)
#define REG_GMAC_PEFTN (*(__I uint32_t*)0x400501F4U)
#define REG_GMAC_PEFRSL (*(__I uint32_t*)0x400501F8U)
#define REG_GMAC_PEFRN (*(__I uint32_t*)0x400501FCU)
#define REG_GMAC_ISRPQ (*(__I uint32_t*)0x40050400U)
#define REG_GMAC_TBQBAPQ (*(__IO uint32_t*)0x40050440U)
#define REG_GMAC_RBQBAPQ (*(__IO uint32_t*)0x40050480U)
#define REG_GMAC_RBSRPQ (*(__IO uint32_t*)0x400504A0U)
#define REG_GMAC_CBSCR (*(__IO uint32_t*)0x400504BCU)
#define REG_GMAC_CBSISQA (*(__IO uint32_t*)0x400504C0U)
#define REG_GMAC_CBSISQB (*(__IO uint32_t*)0x400504C4U)
#define REG_GMAC_ST1RPQ (*(__IO uint32_t*)0x40050500U)
#define REG_GMAC_ST2RPQ (*(__IO uint32_t*)0x40050540U)
#define REG_GMAC_IERPQ (*(__O uint32_t*)0x40050600U)
#define REG_GMAC_IDRPQ (*(__O uint32_t*)0x40050620U)
#define REG_GMAC_IMRPQ (*(__IO uint32_t*)0x40050640U)
#define REG_GMAC_ST2ER (*(__IO uint32_t*)0x400506E0U)
#define REG_GMAC_ST2CW00 (*(__IO uint32_t*)0x40050700U)
#define REG_GMAC_ST2CW10 (*(__IO uint32_t*)0x40050704U)
#define REG_GMAC_ST2CW01 (*(__IO uint32_t*)0x40050708U)
#define REG_GMAC_ST2CW11 (*(__IO uint32_t*)0x4005070CU)
#define REG_GMAC_ST2CW02 (*(__IO uint32_t*)0x40050710U)
#define REG_GMAC_ST2CW12 (*(__IO uint32_t*)0x40050714U)
#define REG_GMAC_ST2CW03 (*(__IO uint32_t*)0x40050718U)
#define REG_GMAC_ST2CW13 (*(__IO uint32_t*)0x4005071CU)
#define REG_GMAC_ST2CW04 (*(__IO uint32_t*)0x40050720U)
#define REG_GMAC_ST2CW14 (*(__IO uint32_t*)0x40050724U)
#define REG_GMAC_ST2CW05 (*(__IO uint32_t*)0x40050728U)
#define REG_GMAC_ST2CW15 (*(__IO uint32_t*)0x4005072CU)
#define REG_GMAC_ST2CW06 (*(__IO uint32_t*)0x40050730U)
#define REG_GMAC_ST2CW16 (*(__IO uint32_t*)0x40050734U)
#define REG_GMAC_ST2CW07 (*(__IO uint32_t*)0x40050738U)
#define REG_GMAC_ST2CW17 (*(__IO uint32_t*)0x4005073CU)
#define REG_GMAC_ST2CW08 (*(__IO uint32_t*)0x40050740U)
#define REG_GMAC_ST2CW18 (*(__IO uint32_t*)0x40050744U)
#define REG_GMAC_ST2CW09 (*(__IO uint32_t*)0x40050748U)
#define REG_GMAC_ST2CW19 (*(__IO uint32_t*)0x4005074CU)
#define REG_GMAC_ST2CW010 (*(__IO uint32_t*)0x40050750U)
#define REG_GMAC_ST2CW110 (*(__IO uint32_t*)0x40050754U)
#define REG_GMAC_ST2CW011 (*(__IO uint32_t*)0x40050758U)
#define REG_GMAC_ST2CW111 (*(__IO uint32_t*)0x4005075CU)
#define REG_GMAC_ST2CW012 (*(__IO uint32_t*)0x40050760U)
#define REG_GMAC_ST2CW112 (*(__IO uint32_t*)0x40050764U)
#define REG_GMAC_ST2CW013 (*(__IO uint32_t*)0x40050768U)
#define REG_GMAC_ST2CW113 (*(__IO uint32_t*)0x4005076CU)
#define REG_GMAC_ST2CW014 (*(__IO uint32_t*)0x40050770U)
#define REG_GMAC_ST2CW114 (*(__IO uint32_t*)0x40050774U)
#define REG_GMAC_ST2CW015 (*(__IO uint32_t*)0x40050778U)
#define REG_GMAC_ST2CW115 (*(__IO uint32_t*)0x4005077CU)
#define REG_GMAC_ST2CW016 (*(__IO uint32_t*)0x40050780U)
#define REG_GMAC_ST2CW116 (*(__IO uint32_t*)0x40050784U)
#define REG_GMAC_ST2CW017 (*(__IO uint32_t*)0x40050788U)
#define REG_GMAC_ST2CW117 (*(__IO uint32_t*)0x4005078CU)
#define REG_GMAC_ST2CW018 (*(__IO uint32_t*)0x40050790U)
#define REG_GMAC_ST2CW118 (*(__IO uint32_t*)0x40050794U)
#define REG_GMAC_ST2CW019 (*(__IO uint32_t*)0x40050798U)
#define REG_GMAC_ST2CW119 (*(__IO uint32_t*)0x4005079CU)
#define REG_GMAC_ST2CW020 (*(__IO uint32_t*)0x400507A0U)
#define REG_GMAC_ST2CW120 (*(__IO uint32_t*)0x400507A4U)
#define REG_GMAC_ST2CW021 (*(__IO uint32_t*)0x400507A8U)
#define REG_GMAC_ST2CW121 (*(__IO uint32_t*)0x400507ACU)
#define REG_GMAC_ST2CW022 (*(__IO uint32_t*)0x400507B0U)
#define REG_GMAC_ST2CW122 (*(__IO uint32_t*)0x400507B4U)
#define REG_GMAC_ST2CW023 (*(__IO uint32_t*)0x400507B8U)
#define REG_GMAC_ST2CW123 (*(__IO uint32_t*)0x400507BCU)
# 395 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc3.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc3.h"
#define _SAMV71_TC3_INSTANCE_ 
# 83 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_tc3.h"
#define REG_TC3_CCR0 (*(__O uint32_t*)0x40054000U)
#define REG_TC3_CMR0 (*(__IO uint32_t*)0x40054004U)
#define REG_TC3_SMMR0 (*(__IO uint32_t*)0x40054008U)
#define REG_TC3_RAB0 (*(__I uint32_t*)0x4005400CU)
#define REG_TC3_CV0 (*(__I uint32_t*)0x40054010U)
#define REG_TC3_RA0 (*(__IO uint32_t*)0x40054014U)
#define REG_TC3_RB0 (*(__IO uint32_t*)0x40054018U)
#define REG_TC3_RC0 (*(__IO uint32_t*)0x4005401CU)
#define REG_TC3_SR0 (*(__I uint32_t*)0x40054020U)
#define REG_TC3_IER0 (*(__O uint32_t*)0x40054024U)
#define REG_TC3_IDR0 (*(__O uint32_t*)0x40054028U)
#define REG_TC3_IMR0 (*(__I uint32_t*)0x4005402CU)
#define REG_TC3_EMR0 (*(__IO uint32_t*)0x40054030U)
#define REG_TC3_CCR1 (*(__O uint32_t*)0x40054040U)
#define REG_TC3_CMR1 (*(__IO uint32_t*)0x40054044U)
#define REG_TC3_SMMR1 (*(__IO uint32_t*)0x40054048U)
#define REG_TC3_RAB1 (*(__I uint32_t*)0x4005404CU)
#define REG_TC3_CV1 (*(__I uint32_t*)0x40054050U)
#define REG_TC3_RA1 (*(__IO uint32_t*)0x40054054U)
#define REG_TC3_RB1 (*(__IO uint32_t*)0x40054058U)
#define REG_TC3_RC1 (*(__IO uint32_t*)0x4005405CU)
#define REG_TC3_SR1 (*(__I uint32_t*)0x40054060U)
#define REG_TC3_IER1 (*(__O uint32_t*)0x40054064U)
#define REG_TC3_IDR1 (*(__O uint32_t*)0x40054068U)
#define REG_TC3_IMR1 (*(__I uint32_t*)0x4005406CU)
#define REG_TC3_EMR1 (*(__IO uint32_t*)0x40054070U)
#define REG_TC3_CCR2 (*(__O uint32_t*)0x40054080U)
#define REG_TC3_CMR2 (*(__IO uint32_t*)0x40054084U)
#define REG_TC3_SMMR2 (*(__IO uint32_t*)0x40054088U)
#define REG_TC3_RAB2 (*(__I uint32_t*)0x4005408CU)
#define REG_TC3_CV2 (*(__I uint32_t*)0x40054090U)
#define REG_TC3_RA2 (*(__IO uint32_t*)0x40054094U)
#define REG_TC3_RB2 (*(__IO uint32_t*)0x40054098U)
#define REG_TC3_RC2 (*(__IO uint32_t*)0x4005409CU)
#define REG_TC3_SR2 (*(__I uint32_t*)0x400540A0U)
#define REG_TC3_IER2 (*(__O uint32_t*)0x400540A4U)
#define REG_TC3_IDR2 (*(__O uint32_t*)0x400540A8U)
#define REG_TC3_IMR2 (*(__I uint32_t*)0x400540ACU)
#define REG_TC3_EMR2 (*(__IO uint32_t*)0x400540B0U)
#define REG_TC3_BCR (*(__O uint32_t*)0x400540C0U)
#define REG_TC3_BMR (*(__IO uint32_t*)0x400540C4U)
#define REG_TC3_QIER (*(__O uint32_t*)0x400540C8U)
#define REG_TC3_QIDR (*(__O uint32_t*)0x400540CCU)
#define REG_TC3_QIMR (*(__I uint32_t*)0x400540D0U)
#define REG_TC3_QISR (*(__I uint32_t*)0x400540D4U)
#define REG_TC3_FMR (*(__IO uint32_t*)0x400540D8U)
#define REG_TC3_WPMR (*(__IO uint32_t*)0x400540E4U)
# 396 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_spi1.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_spi1.h"
#define _SAMV71_SPI1_INSTANCE_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_spi1.h"
#define REG_SPI1_CR (*(__O uint32_t*)0x40058000U)
#define REG_SPI1_MR (*(__IO uint32_t*)0x40058004U)
#define REG_SPI1_RDR (*(__I uint32_t*)0x40058008U)
#define REG_SPI1_TDR (*(__O uint32_t*)0x4005800CU)
#define REG_SPI1_SR (*(__I uint32_t*)0x40058010U)
#define REG_SPI1_IER (*(__O uint32_t*)0x40058014U)
#define REG_SPI1_IDR (*(__O uint32_t*)0x40058018U)
#define REG_SPI1_IMR (*(__I uint32_t*)0x4005801CU)
#define REG_SPI1_CSR (*(__IO uint32_t*)0x40058030U)
#define REG_SPI1_WPMR (*(__IO uint32_t*)0x400580E4U)
#define REG_SPI1_WPSR (*(__I uint32_t*)0x400580E8U)
# 397 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pwm1.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pwm1.h"
#define _SAMV71_PWM1_INSTANCE_ 
# 147 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pwm1.h"
#define REG_PWM1_CLK (*(__IO uint32_t*)0x4005C000U)
#define REG_PWM1_ENA (*(__O uint32_t*)0x4005C004U)
#define REG_PWM1_DIS (*(__O uint32_t*)0x4005C008U)
#define REG_PWM1_SR (*(__I uint32_t*)0x4005C00CU)
#define REG_PWM1_IER1 (*(__O uint32_t*)0x4005C010U)
#define REG_PWM1_IDR1 (*(__O uint32_t*)0x4005C014U)
#define REG_PWM1_IMR1 (*(__I uint32_t*)0x4005C018U)
#define REG_PWM1_ISR1 (*(__I uint32_t*)0x4005C01CU)
#define REG_PWM1_SCM (*(__IO uint32_t*)0x4005C020U)
#define REG_PWM1_DMAR (*(__O uint32_t*)0x4005C024U)
#define REG_PWM1_SCUC (*(__IO uint32_t*)0x4005C028U)
#define REG_PWM1_SCUP (*(__IO uint32_t*)0x4005C02CU)
#define REG_PWM1_SCUPUPD (*(__O uint32_t*)0x4005C030U)
#define REG_PWM1_IER2 (*(__O uint32_t*)0x4005C034U)
#define REG_PWM1_IDR2 (*(__O uint32_t*)0x4005C038U)
#define REG_PWM1_IMR2 (*(__I uint32_t*)0x4005C03CU)
#define REG_PWM1_ISR2 (*(__I uint32_t*)0x4005C040U)
#define REG_PWM1_OOV (*(__IO uint32_t*)0x4005C044U)
#define REG_PWM1_OS (*(__IO uint32_t*)0x4005C048U)
#define REG_PWM1_OSS (*(__O uint32_t*)0x4005C04CU)
#define REG_PWM1_OSC (*(__O uint32_t*)0x4005C050U)
#define REG_PWM1_OSSUPD (*(__O uint32_t*)0x4005C054U)
#define REG_PWM1_OSCUPD (*(__O uint32_t*)0x4005C058U)
#define REG_PWM1_FMR (*(__IO uint32_t*)0x4005C05CU)
#define REG_PWM1_FSR (*(__I uint32_t*)0x4005C060U)
#define REG_PWM1_FCR (*(__O uint32_t*)0x4005C064U)
#define REG_PWM1_FPV1 (*(__IO uint32_t*)0x4005C068U)
#define REG_PWM1_FPE (*(__IO uint32_t*)0x4005C06CU)
#define REG_PWM1_ELMR (*(__IO uint32_t*)0x4005C07CU)
#define REG_PWM1_SSPR (*(__IO uint32_t*)0x4005C0A0U)
#define REG_PWM1_SSPUP (*(__O uint32_t*)0x4005C0A4U)
#define REG_PWM1_SMMR (*(__IO uint32_t*)0x4005C0B0U)
#define REG_PWM1_FPV2 (*(__IO uint32_t*)0x4005C0C0U)
#define REG_PWM1_WPCR (*(__O uint32_t*)0x4005C0E4U)
#define REG_PWM1_WPSR (*(__I uint32_t*)0x4005C0E8U)
#define REG_PWM1_CMPV0 (*(__IO uint32_t*)0x4005C130U)
#define REG_PWM1_CMPVUPD0 (*(__O uint32_t*)0x4005C134U)
#define REG_PWM1_CMPM0 (*(__IO uint32_t*)0x4005C138U)
#define REG_PWM1_CMPMUPD0 (*(__O uint32_t*)0x4005C13CU)
#define REG_PWM1_CMPV1 (*(__IO uint32_t*)0x4005C140U)
#define REG_PWM1_CMPVUPD1 (*(__O uint32_t*)0x4005C144U)
#define REG_PWM1_CMPM1 (*(__IO uint32_t*)0x4005C148U)
#define REG_PWM1_CMPMUPD1 (*(__O uint32_t*)0x4005C14CU)
#define REG_PWM1_CMPV2 (*(__IO uint32_t*)0x4005C150U)
#define REG_PWM1_CMPVUPD2 (*(__O uint32_t*)0x4005C154U)
#define REG_PWM1_CMPM2 (*(__IO uint32_t*)0x4005C158U)
#define REG_PWM1_CMPMUPD2 (*(__O uint32_t*)0x4005C15CU)
#define REG_PWM1_CMPV3 (*(__IO uint32_t*)0x4005C160U)
#define REG_PWM1_CMPVUPD3 (*(__O uint32_t*)0x4005C164U)
#define REG_PWM1_CMPM3 (*(__IO uint32_t*)0x4005C168U)
#define REG_PWM1_CMPMUPD3 (*(__O uint32_t*)0x4005C16CU)
#define REG_PWM1_CMPV4 (*(__IO uint32_t*)0x4005C170U)
#define REG_PWM1_CMPVUPD4 (*(__O uint32_t*)0x4005C174U)
#define REG_PWM1_CMPM4 (*(__IO uint32_t*)0x4005C178U)
#define REG_PWM1_CMPMUPD4 (*(__O uint32_t*)0x4005C17CU)
#define REG_PWM1_CMPV5 (*(__IO uint32_t*)0x4005C180U)
#define REG_PWM1_CMPVUPD5 (*(__O uint32_t*)0x4005C184U)
#define REG_PWM1_CMPM5 (*(__IO uint32_t*)0x4005C188U)
#define REG_PWM1_CMPMUPD5 (*(__O uint32_t*)0x4005C18CU)
#define REG_PWM1_CMPV6 (*(__IO uint32_t*)0x4005C190U)
#define REG_PWM1_CMPVUPD6 (*(__O uint32_t*)0x4005C194U)
#define REG_PWM1_CMPM6 (*(__IO uint32_t*)0x4005C198U)
#define REG_PWM1_CMPMUPD6 (*(__O uint32_t*)0x4005C19CU)
#define REG_PWM1_CMPV7 (*(__IO uint32_t*)0x4005C1A0U)
#define REG_PWM1_CMPVUPD7 (*(__O uint32_t*)0x4005C1A4U)
#define REG_PWM1_CMPM7 (*(__IO uint32_t*)0x4005C1A8U)
#define REG_PWM1_CMPMUPD7 (*(__O uint32_t*)0x4005C1ACU)
#define REG_PWM1_CMR0 (*(__IO uint32_t*)0x4005C200U)
#define REG_PWM1_CDTY0 (*(__IO uint32_t*)0x4005C204U)
#define REG_PWM1_CDTYUPD0 (*(__O uint32_t*)0x4005C208U)
#define REG_PWM1_CPRD0 (*(__IO uint32_t*)0x4005C20CU)
#define REG_PWM1_CPRDUPD0 (*(__O uint32_t*)0x4005C210U)
#define REG_PWM1_CCNT0 (*(__I uint32_t*)0x4005C214U)
#define REG_PWM1_DT0 (*(__IO uint32_t*)0x4005C218U)
#define REG_PWM1_DTUPD0 (*(__O uint32_t*)0x4005C21CU)
#define REG_PWM1_CMR1 (*(__IO uint32_t*)0x4005C220U)
#define REG_PWM1_CDTY1 (*(__IO uint32_t*)0x4005C224U)
#define REG_PWM1_CDTYUPD1 (*(__O uint32_t*)0x4005C228U)
#define REG_PWM1_CPRD1 (*(__IO uint32_t*)0x4005C22CU)
#define REG_PWM1_CPRDUPD1 (*(__O uint32_t*)0x4005C230U)
#define REG_PWM1_CCNT1 (*(__I uint32_t*)0x4005C234U)
#define REG_PWM1_DT1 (*(__IO uint32_t*)0x4005C238U)
#define REG_PWM1_DTUPD1 (*(__O uint32_t*)0x4005C23CU)
#define REG_PWM1_CMR2 (*(__IO uint32_t*)0x4005C240U)
#define REG_PWM1_CDTY2 (*(__IO uint32_t*)0x4005C244U)
#define REG_PWM1_CDTYUPD2 (*(__O uint32_t*)0x4005C248U)
#define REG_PWM1_CPRD2 (*(__IO uint32_t*)0x4005C24CU)
#define REG_PWM1_CPRDUPD2 (*(__O uint32_t*)0x4005C250U)
#define REG_PWM1_CCNT2 (*(__I uint32_t*)0x4005C254U)
#define REG_PWM1_DT2 (*(__IO uint32_t*)0x4005C258U)
#define REG_PWM1_DTUPD2 (*(__O uint32_t*)0x4005C25CU)
#define REG_PWM1_CMR3 (*(__IO uint32_t*)0x4005C260U)
#define REG_PWM1_CDTY3 (*(__IO uint32_t*)0x4005C264U)
#define REG_PWM1_CDTYUPD3 (*(__O uint32_t*)0x4005C268U)
#define REG_PWM1_CPRD3 (*(__IO uint32_t*)0x4005C26CU)
#define REG_PWM1_CPRDUPD3 (*(__O uint32_t*)0x4005C270U)
#define REG_PWM1_CCNT3 (*(__I uint32_t*)0x4005C274U)
#define REG_PWM1_DT3 (*(__IO uint32_t*)0x4005C278U)
#define REG_PWM1_DTUPD3 (*(__O uint32_t*)0x4005C27CU)
#define REG_PWM1_CMUPD0 (*(__O uint32_t*)0x4005C400U)
#define REG_PWM1_CMUPD1 (*(__O uint32_t*)0x4005C420U)
#define REG_PWM1_ETRG1 (*(__IO uint32_t*)0x4005C42CU)
#define REG_PWM1_LEBR1 (*(__IO uint32_t*)0x4005C430U)
#define REG_PWM1_CMUPD2 (*(__O uint32_t*)0x4005C440U)
#define REG_PWM1_ETRG2 (*(__IO uint32_t*)0x4005C44CU)
#define REG_PWM1_LEBR2 (*(__IO uint32_t*)0x4005C450U)
#define REG_PWM1_CMUPD3 (*(__O uint32_t*)0x4005C460U)
#define REG_PWM1_ETRG3 (*(__IO uint32_t*)0x4005C46CU)
#define REG_PWM1_LEBR3 (*(__IO uint32_t*)0x4005C470U)
#define REG_PWM1_ETRG4 (*(__IO uint32_t*)0x4005C48CU)
#define REG_PWM1_LEBR4 (*(__IO uint32_t*)0x4005C490U)
# 398 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs2.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs2.h"
#define _SAMV71_TWIHS2_INSTANCE_ 
# 52 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_twihs2.h"
#define REG_TWIHS2_CR (*(__O uint32_t*)0x40060000U)
#define REG_TWIHS2_MMR (*(__IO uint32_t*)0x40060004U)
#define REG_TWIHS2_SMR (*(__IO uint32_t*)0x40060008U)
#define REG_TWIHS2_IADR (*(__IO uint32_t*)0x4006000CU)
#define REG_TWIHS2_CWGR (*(__IO uint32_t*)0x40060010U)
#define REG_TWIHS2_SR (*(__I uint32_t*)0x40060020U)
#define REG_TWIHS2_IER (*(__O uint32_t*)0x40060024U)
#define REG_TWIHS2_IDR (*(__O uint32_t*)0x40060028U)
#define REG_TWIHS2_IMR (*(__I uint32_t*)0x4006002CU)
#define REG_TWIHS2_RHR (*(__I uint32_t*)0x40060030U)
#define REG_TWIHS2_THR (*(__O uint32_t*)0x40060034U)
#define REG_TWIHS2_SMBTR (*(__IO uint32_t*)0x40060038U)
#define REG_TWIHS2_FILTR (*(__IO uint32_t*)0x40060044U)
#define REG_TWIHS2_SWMR (*(__IO uint32_t*)0x4006004CU)
#define REG_TWIHS2_WPMR (*(__IO uint32_t*)0x400600E4U)
#define REG_TWIHS2_WPSR (*(__I uint32_t*)0x400600E8U)
# 399 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_afec1.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_afec1.h"
#define _SAMV71_AFEC1_INSTANCE_ 
# 65 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_afec1.h"
#define REG_AFEC1_CR (*(__O uint32_t*)0x40064000U)
#define REG_AFEC1_MR (*(__IO uint32_t*)0x40064004U)
#define REG_AFEC1_EMR (*(__IO uint32_t*)0x40064008U)
#define REG_AFEC1_SEQ1R (*(__IO uint32_t*)0x4006400CU)
#define REG_AFEC1_SEQ2R (*(__IO uint32_t*)0x40064010U)
#define REG_AFEC1_CHER (*(__O uint32_t*)0x40064014U)
#define REG_AFEC1_CHDR (*(__O uint32_t*)0x40064018U)
#define REG_AFEC1_CHSR (*(__I uint32_t*)0x4006401CU)
#define REG_AFEC1_LCDR (*(__I uint32_t*)0x40064020U)
#define REG_AFEC1_IER (*(__O uint32_t*)0x40064024U)
#define REG_AFEC1_IDR (*(__O uint32_t*)0x40064028U)
#define REG_AFEC1_IMR (*(__I uint32_t*)0x4006402CU)
#define REG_AFEC1_ISR (*(__I uint32_t*)0x40064030U)
#define REG_AFEC1_OVER (*(__I uint32_t*)0x4006404CU)
#define REG_AFEC1_CWR (*(__IO uint32_t*)0x40064050U)
#define REG_AFEC1_CGR (*(__IO uint32_t*)0x40064054U)
#define REG_AFEC1_DIFFR (*(__IO uint32_t*)0x40064060U)
#define REG_AFEC1_CSELR (*(__IO uint32_t*)0x40064064U)
#define REG_AFEC1_CDR (*(__I uint32_t*)0x40064068U)
#define REG_AFEC1_COCR (*(__IO uint32_t*)0x4006406CU)
#define REG_AFEC1_TEMPMR (*(__IO uint32_t*)0x40064070U)
#define REG_AFEC1_TEMPCWR (*(__IO uint32_t*)0x40064074U)
#define REG_AFEC1_ACR (*(__IO uint32_t*)0x40064094U)
#define REG_AFEC1_SHMR (*(__IO uint32_t*)0x400640A0U)
#define REG_AFEC1_COSR (*(__IO uint32_t*)0x400640D0U)
#define REG_AFEC1_CVR (*(__IO uint32_t*)0x400640D4U)
#define REG_AFEC1_CECR (*(__IO uint32_t*)0x400640D8U)
#define REG_AFEC1_WPMR (*(__IO uint32_t*)0x400640E4U)
#define REG_AFEC1_WPSR (*(__I uint32_t*)0x400640E8U)
# 400 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mlb.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mlb.h"
#define _SAMV71_MLB_INSTANCE_ 
# 54 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_mlb.h"
#define REG_MLB_MLBC0 (*(__IO uint32_t*)0x40068000U)
#define REG_MLB_MS0 (*(__IO uint32_t*)0x4006800CU)
#define REG_MLB_MS1 (*(__IO uint32_t*)0x40068014U)
#define REG_MLB_MSS (*(__IO uint32_t*)0x40068020U)
#define REG_MLB_MSD (*(__I uint32_t*)0x40068024U)
#define REG_MLB_MIEN (*(__IO uint32_t*)0x4006802CU)
#define REG_MLB_MLBC1 (*(__IO uint32_t*)0x4006803CU)
#define REG_MLB_HCTL (*(__IO uint32_t*)0x40068080U)
#define REG_MLB_HCMR (*(__IO uint32_t*)0x40068088U)
#define REG_MLB_HCER (*(__I uint32_t*)0x40068090U)
#define REG_MLB_HCBR (*(__I uint32_t*)0x40068098U)
#define REG_MLB_MDAT (*(__IO uint32_t*)0x400680C0U)
#define REG_MLB_MDWE (*(__IO uint32_t*)0x400680D0U)
#define REG_MLB_MCTL (*(__IO uint32_t*)0x400680E0U)
#define REG_MLB_MADR (*(__IO uint32_t*)0x400680E4U)
#define REG_MLB_ACTL (*(__IO uint32_t*)0x400683C0U)
#define REG_MLB_ACSR (*(__IO uint32_t*)0x400683D0U)
#define REG_MLB_ACMR (*(__IO uint32_t*)0x400683D8U)
# 401 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_aes.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_aes.h"
#define _SAMV71_AES_INSTANCE_ 
# 52 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_aes.h"
#define REG_AES_CR (*(__O uint32_t*)0x4006C000U)
#define REG_AES_MR (*(__IO uint32_t*)0x4006C004U)
#define REG_AES_IER (*(__O uint32_t*)0x4006C010U)
#define REG_AES_IDR (*(__O uint32_t*)0x4006C014U)
#define REG_AES_IMR (*(__I uint32_t*)0x4006C018U)
#define REG_AES_ISR (*(__I uint32_t*)0x4006C01CU)
#define REG_AES_KEYWR (*(__O uint32_t*)0x4006C020U)
#define REG_AES_IDATAR (*(__O uint32_t*)0x4006C040U)
#define REG_AES_ODATAR (*(__I uint32_t*)0x4006C050U)
#define REG_AES_IVR (*(__O uint32_t*)0x4006C060U)
#define REG_AES_AADLENR (*(__IO uint32_t*)0x4006C070U)
#define REG_AES_CLENR (*(__IO uint32_t*)0x4006C074U)
#define REG_AES_GHASHR (*(__IO uint32_t*)0x4006C078U)
#define REG_AES_TAGR (*(__I uint32_t*)0x4006C088U)
#define REG_AES_CTRR (*(__I uint32_t*)0x4006C098U)
#define REG_AES_GCMHR (*(__IO uint32_t*)0x4006C09CU)
# 402 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_trng.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_trng.h"
#define _SAMV71_TRNG_INSTANCE_ 
# 42 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_trng.h"
#define REG_TRNG_CR (*(__O uint32_t*)0x40070000U)
#define REG_TRNG_IER (*(__O uint32_t*)0x40070010U)
#define REG_TRNG_IDR (*(__O uint32_t*)0x40070014U)
#define REG_TRNG_IMR (*(__I uint32_t*)0x40070018U)
#define REG_TRNG_ISR (*(__I uint32_t*)0x4007001CU)
#define REG_TRNG_ODATA (*(__I uint32_t*)0x40070050U)
# 403 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_xdmac.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_xdmac.h"
#define _SAMV71_XDMAC_INSTANCE_ 
# 389 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_xdmac.h"
#define REG_XDMAC_GTYPE (*(__IO uint32_t*)0x40078000U)
#define REG_XDMAC_GCFG (*(__I uint32_t*)0x40078004U)
#define REG_XDMAC_GWAC (*(__IO uint32_t*)0x40078008U)
#define REG_XDMAC_GIE (*(__O uint32_t*)0x4007800CU)
#define REG_XDMAC_GID (*(__O uint32_t*)0x40078010U)
#define REG_XDMAC_GIM (*(__I uint32_t*)0x40078014U)
#define REG_XDMAC_GIS (*(__I uint32_t*)0x40078018U)
#define REG_XDMAC_GE (*(__O uint32_t*)0x4007801CU)
#define REG_XDMAC_GD (*(__O uint32_t*)0x40078020U)
#define REG_XDMAC_GS (*(__I uint32_t*)0x40078024U)
#define REG_XDMAC_GRS (*(__IO uint32_t*)0x40078028U)
#define REG_XDMAC_GWS (*(__IO uint32_t*)0x4007802CU)
#define REG_XDMAC_GRWS (*(__O uint32_t*)0x40078030U)
#define REG_XDMAC_GRWR (*(__O uint32_t*)0x40078034U)
#define REG_XDMAC_GSWR (*(__O uint32_t*)0x40078038U)
#define REG_XDMAC_GSWS (*(__I uint32_t*)0x4007803CU)
#define REG_XDMAC_GSWF (*(__O uint32_t*)0x40078040U)
#define REG_XDMAC_CIE0 (*(__O uint32_t*)0x40078050U)
#define REG_XDMAC_CID0 (*(__O uint32_t*)0x40078054U)
#define REG_XDMAC_CIM0 (*(__O uint32_t*)0x40078058U)
#define REG_XDMAC_CIS0 (*(__I uint32_t*)0x4007805CU)
#define REG_XDMAC_CSA0 (*(__IO uint32_t*)0x40078060U)
#define REG_XDMAC_CDA0 (*(__IO uint32_t*)0x40078064U)
#define REG_XDMAC_CNDA0 (*(__IO uint32_t*)0x40078068U)
#define REG_XDMAC_CNDC0 (*(__IO uint32_t*)0x4007806CU)
#define REG_XDMAC_CUBC0 (*(__IO uint32_t*)0x40078070U)
#define REG_XDMAC_CBC0 (*(__IO uint32_t*)0x40078074U)
#define REG_XDMAC_CC0 (*(__IO uint32_t*)0x40078078U)
#define REG_XDMAC_CDS_MSP0 (*(__IO uint32_t*)0x4007807CU)
#define REG_XDMAC_CSUS0 (*(__IO uint32_t*)0x40078080U)
#define REG_XDMAC_CDUS0 (*(__IO uint32_t*)0x40078084U)
#define REG_XDMAC_CIE1 (*(__O uint32_t*)0x40078090U)
#define REG_XDMAC_CID1 (*(__O uint32_t*)0x40078094U)
#define REG_XDMAC_CIM1 (*(__O uint32_t*)0x40078098U)
#define REG_XDMAC_CIS1 (*(__I uint32_t*)0x4007809CU)
#define REG_XDMAC_CSA1 (*(__IO uint32_t*)0x400780A0U)
#define REG_XDMAC_CDA1 (*(__IO uint32_t*)0x400780A4U)
#define REG_XDMAC_CNDA1 (*(__IO uint32_t*)0x400780A8U)
#define REG_XDMAC_CNDC1 (*(__IO uint32_t*)0x400780ACU)
#define REG_XDMAC_CUBC1 (*(__IO uint32_t*)0x400780B0U)
#define REG_XDMAC_CBC1 (*(__IO uint32_t*)0x400780B4U)
#define REG_XDMAC_CC1 (*(__IO uint32_t*)0x400780B8U)
#define REG_XDMAC_CDS_MSP1 (*(__IO uint32_t*)0x400780BCU)
#define REG_XDMAC_CSUS1 (*(__IO uint32_t*)0x400780C0U)
#define REG_XDMAC_CDUS1 (*(__IO uint32_t*)0x400780C4U)
#define REG_XDMAC_CIE2 (*(__O uint32_t*)0x400780D0U)
#define REG_XDMAC_CID2 (*(__O uint32_t*)0x400780D4U)
#define REG_XDMAC_CIM2 (*(__O uint32_t*)0x400780D8U)
#define REG_XDMAC_CIS2 (*(__I uint32_t*)0x400780DCU)
#define REG_XDMAC_CSA2 (*(__IO uint32_t*)0x400780E0U)
#define REG_XDMAC_CDA2 (*(__IO uint32_t*)0x400780E4U)
#define REG_XDMAC_CNDA2 (*(__IO uint32_t*)0x400780E8U)
#define REG_XDMAC_CNDC2 (*(__IO uint32_t*)0x400780ECU)
#define REG_XDMAC_CUBC2 (*(__IO uint32_t*)0x400780F0U)
#define REG_XDMAC_CBC2 (*(__IO uint32_t*)0x400780F4U)
#define REG_XDMAC_CC2 (*(__IO uint32_t*)0x400780F8U)
#define REG_XDMAC_CDS_MSP2 (*(__IO uint32_t*)0x400780FCU)
#define REG_XDMAC_CSUS2 (*(__IO uint32_t*)0x40078100U)
#define REG_XDMAC_CDUS2 (*(__IO uint32_t*)0x40078104U)
#define REG_XDMAC_CIE3 (*(__O uint32_t*)0x40078110U)
#define REG_XDMAC_CID3 (*(__O uint32_t*)0x40078114U)
#define REG_XDMAC_CIM3 (*(__O uint32_t*)0x40078118U)
#define REG_XDMAC_CIS3 (*(__I uint32_t*)0x4007811CU)
#define REG_XDMAC_CSA3 (*(__IO uint32_t*)0x40078120U)
#define REG_XDMAC_CDA3 (*(__IO uint32_t*)0x40078124U)
#define REG_XDMAC_CNDA3 (*(__IO uint32_t*)0x40078128U)
#define REG_XDMAC_CNDC3 (*(__IO uint32_t*)0x4007812CU)
#define REG_XDMAC_CUBC3 (*(__IO uint32_t*)0x40078130U)
#define REG_XDMAC_CBC3 (*(__IO uint32_t*)0x40078134U)
#define REG_XDMAC_CC3 (*(__IO uint32_t*)0x40078138U)
#define REG_XDMAC_CDS_MSP3 (*(__IO uint32_t*)0x4007813CU)
#define REG_XDMAC_CSUS3 (*(__IO uint32_t*)0x40078140U)
#define REG_XDMAC_CDUS3 (*(__IO uint32_t*)0x40078144U)
#define REG_XDMAC_CIE4 (*(__O uint32_t*)0x40078150U)
#define REG_XDMAC_CID4 (*(__O uint32_t*)0x40078154U)
#define REG_XDMAC_CIM4 (*(__O uint32_t*)0x40078158U)
#define REG_XDMAC_CIS4 (*(__I uint32_t*)0x4007815CU)
#define REG_XDMAC_CSA4 (*(__IO uint32_t*)0x40078160U)
#define REG_XDMAC_CDA4 (*(__IO uint32_t*)0x40078164U)
#define REG_XDMAC_CNDA4 (*(__IO uint32_t*)0x40078168U)
#define REG_XDMAC_CNDC4 (*(__IO uint32_t*)0x4007816CU)
#define REG_XDMAC_CUBC4 (*(__IO uint32_t*)0x40078170U)
#define REG_XDMAC_CBC4 (*(__IO uint32_t*)0x40078174U)
#define REG_XDMAC_CC4 (*(__IO uint32_t*)0x40078178U)
#define REG_XDMAC_CDS_MSP4 (*(__IO uint32_t*)0x4007817CU)
#define REG_XDMAC_CSUS4 (*(__IO uint32_t*)0x40078180U)
#define REG_XDMAC_CDUS4 (*(__IO uint32_t*)0x40078184U)
#define REG_XDMAC_CIE5 (*(__O uint32_t*)0x40078190U)
#define REG_XDMAC_CID5 (*(__O uint32_t*)0x40078194U)
#define REG_XDMAC_CIM5 (*(__O uint32_t*)0x40078198U)
#define REG_XDMAC_CIS5 (*(__I uint32_t*)0x4007819CU)
#define REG_XDMAC_CSA5 (*(__IO uint32_t*)0x400781A0U)
#define REG_XDMAC_CDA5 (*(__IO uint32_t*)0x400781A4U)
#define REG_XDMAC_CNDA5 (*(__IO uint32_t*)0x400781A8U)
#define REG_XDMAC_CNDC5 (*(__IO uint32_t*)0x400781ACU)
#define REG_XDMAC_CUBC5 (*(__IO uint32_t*)0x400781B0U)
#define REG_XDMAC_CBC5 (*(__IO uint32_t*)0x400781B4U)
#define REG_XDMAC_CC5 (*(__IO uint32_t*)0x400781B8U)
#define REG_XDMAC_CDS_MSP5 (*(__IO uint32_t*)0x400781BCU)
#define REG_XDMAC_CSUS5 (*(__IO uint32_t*)0x400781C0U)
#define REG_XDMAC_CDUS5 (*(__IO uint32_t*)0x400781C4U)
#define REG_XDMAC_CIE6 (*(__O uint32_t*)0x400781D0U)
#define REG_XDMAC_CID6 (*(__O uint32_t*)0x400781D4U)
#define REG_XDMAC_CIM6 (*(__O uint32_t*)0x400781D8U)
#define REG_XDMAC_CIS6 (*(__I uint32_t*)0x400781DCU)
#define REG_XDMAC_CSA6 (*(__IO uint32_t*)0x400781E0U)
#define REG_XDMAC_CDA6 (*(__IO uint32_t*)0x400781E4U)
#define REG_XDMAC_CNDA6 (*(__IO uint32_t*)0x400781E8U)
#define REG_XDMAC_CNDC6 (*(__IO uint32_t*)0x400781ECU)
#define REG_XDMAC_CUBC6 (*(__IO uint32_t*)0x400781F0U)
#define REG_XDMAC_CBC6 (*(__IO uint32_t*)0x400781F4U)
#define REG_XDMAC_CC6 (*(__IO uint32_t*)0x400781F8U)
#define REG_XDMAC_CDS_MSP6 (*(__IO uint32_t*)0x400781FCU)
#define REG_XDMAC_CSUS6 (*(__IO uint32_t*)0x40078200U)
#define REG_XDMAC_CDUS6 (*(__IO uint32_t*)0x40078204U)
#define REG_XDMAC_CIE7 (*(__O uint32_t*)0x40078210U)
#define REG_XDMAC_CID7 (*(__O uint32_t*)0x40078214U)
#define REG_XDMAC_CIM7 (*(__O uint32_t*)0x40078218U)
#define REG_XDMAC_CIS7 (*(__I uint32_t*)0x4007821CU)
#define REG_XDMAC_CSA7 (*(__IO uint32_t*)0x40078220U)
#define REG_XDMAC_CDA7 (*(__IO uint32_t*)0x40078224U)
#define REG_XDMAC_CNDA7 (*(__IO uint32_t*)0x40078228U)
#define REG_XDMAC_CNDC7 (*(__IO uint32_t*)0x4007822CU)
#define REG_XDMAC_CUBC7 (*(__IO uint32_t*)0x40078230U)
#define REG_XDMAC_CBC7 (*(__IO uint32_t*)0x40078234U)
#define REG_XDMAC_CC7 (*(__IO uint32_t*)0x40078238U)
#define REG_XDMAC_CDS_MSP7 (*(__IO uint32_t*)0x4007823CU)
#define REG_XDMAC_CSUS7 (*(__IO uint32_t*)0x40078240U)
#define REG_XDMAC_CDUS7 (*(__IO uint32_t*)0x40078244U)
#define REG_XDMAC_CIE8 (*(__O uint32_t*)0x40078250U)
#define REG_XDMAC_CID8 (*(__O uint32_t*)0x40078254U)
#define REG_XDMAC_CIM8 (*(__O uint32_t*)0x40078258U)
#define REG_XDMAC_CIS8 (*(__I uint32_t*)0x4007825CU)
#define REG_XDMAC_CSA8 (*(__IO uint32_t*)0x40078260U)
#define REG_XDMAC_CDA8 (*(__IO uint32_t*)0x40078264U)
#define REG_XDMAC_CNDA8 (*(__IO uint32_t*)0x40078268U)
#define REG_XDMAC_CNDC8 (*(__IO uint32_t*)0x4007826CU)
#define REG_XDMAC_CUBC8 (*(__IO uint32_t*)0x40078270U)
#define REG_XDMAC_CBC8 (*(__IO uint32_t*)0x40078274U)
#define REG_XDMAC_CC8 (*(__IO uint32_t*)0x40078278U)
#define REG_XDMAC_CDS_MSP8 (*(__IO uint32_t*)0x4007827CU)
#define REG_XDMAC_CSUS8 (*(__IO uint32_t*)0x40078280U)
#define REG_XDMAC_CDUS8 (*(__IO uint32_t*)0x40078284U)
#define REG_XDMAC_CIE9 (*(__O uint32_t*)0x40078290U)
#define REG_XDMAC_CID9 (*(__O uint32_t*)0x40078294U)
#define REG_XDMAC_CIM9 (*(__O uint32_t*)0x40078298U)
#define REG_XDMAC_CIS9 (*(__I uint32_t*)0x4007829CU)
#define REG_XDMAC_CSA9 (*(__IO uint32_t*)0x400782A0U)
#define REG_XDMAC_CDA9 (*(__IO uint32_t*)0x400782A4U)
#define REG_XDMAC_CNDA9 (*(__IO uint32_t*)0x400782A8U)
#define REG_XDMAC_CNDC9 (*(__IO uint32_t*)0x400782ACU)
#define REG_XDMAC_CUBC9 (*(__IO uint32_t*)0x400782B0U)
#define REG_XDMAC_CBC9 (*(__IO uint32_t*)0x400782B4U)
#define REG_XDMAC_CC9 (*(__IO uint32_t*)0x400782B8U)
#define REG_XDMAC_CDS_MSP9 (*(__IO uint32_t*)0x400782BCU)
#define REG_XDMAC_CSUS9 (*(__IO uint32_t*)0x400782C0U)
#define REG_XDMAC_CDUS9 (*(__IO uint32_t*)0x400782C4U)
#define REG_XDMAC_CIE10 (*(__O uint32_t*)0x400782D0U)
#define REG_XDMAC_CID10 (*(__O uint32_t*)0x400782D4U)
#define REG_XDMAC_CIM10 (*(__O uint32_t*)0x400782D8U)
#define REG_XDMAC_CIS10 (*(__I uint32_t*)0x400782DCU)
#define REG_XDMAC_CSA10 (*(__IO uint32_t*)0x400782E0U)
#define REG_XDMAC_CDA10 (*(__IO uint32_t*)0x400782E4U)
#define REG_XDMAC_CNDA10 (*(__IO uint32_t*)0x400782E8U)
#define REG_XDMAC_CNDC10 (*(__IO uint32_t*)0x400782ECU)
#define REG_XDMAC_CUBC10 (*(__IO uint32_t*)0x400782F0U)
#define REG_XDMAC_CBC10 (*(__IO uint32_t*)0x400782F4U)
#define REG_XDMAC_CC10 (*(__IO uint32_t*)0x400782F8U)
#define REG_XDMAC_CDS_MSP10 (*(__IO uint32_t*)0x400782FCU)
#define REG_XDMAC_CSUS10 (*(__IO uint32_t*)0x40078300U)
#define REG_XDMAC_CDUS10 (*(__IO uint32_t*)0x40078304U)
#define REG_XDMAC_CIE11 (*(__O uint32_t*)0x40078310U)
#define REG_XDMAC_CID11 (*(__O uint32_t*)0x40078314U)
#define REG_XDMAC_CIM11 (*(__O uint32_t*)0x40078318U)
#define REG_XDMAC_CIS11 (*(__I uint32_t*)0x4007831CU)
#define REG_XDMAC_CSA11 (*(__IO uint32_t*)0x40078320U)
#define REG_XDMAC_CDA11 (*(__IO uint32_t*)0x40078324U)
#define REG_XDMAC_CNDA11 (*(__IO uint32_t*)0x40078328U)
#define REG_XDMAC_CNDC11 (*(__IO uint32_t*)0x4007832CU)
#define REG_XDMAC_CUBC11 (*(__IO uint32_t*)0x40078330U)
#define REG_XDMAC_CBC11 (*(__IO uint32_t*)0x40078334U)
#define REG_XDMAC_CC11 (*(__IO uint32_t*)0x40078338U)
#define REG_XDMAC_CDS_MSP11 (*(__IO uint32_t*)0x4007833CU)
#define REG_XDMAC_CSUS11 (*(__IO uint32_t*)0x40078340U)
#define REG_XDMAC_CDUS11 (*(__IO uint32_t*)0x40078344U)
#define REG_XDMAC_CIE12 (*(__O uint32_t*)0x40078350U)
#define REG_XDMAC_CID12 (*(__O uint32_t*)0x40078354U)
#define REG_XDMAC_CIM12 (*(__O uint32_t*)0x40078358U)
#define REG_XDMAC_CIS12 (*(__I uint32_t*)0x4007835CU)
#define REG_XDMAC_CSA12 (*(__IO uint32_t*)0x40078360U)
#define REG_XDMAC_CDA12 (*(__IO uint32_t*)0x40078364U)
#define REG_XDMAC_CNDA12 (*(__IO uint32_t*)0x40078368U)
#define REG_XDMAC_CNDC12 (*(__IO uint32_t*)0x4007836CU)
#define REG_XDMAC_CUBC12 (*(__IO uint32_t*)0x40078370U)
#define REG_XDMAC_CBC12 (*(__IO uint32_t*)0x40078374U)
#define REG_XDMAC_CC12 (*(__IO uint32_t*)0x40078378U)
#define REG_XDMAC_CDS_MSP12 (*(__IO uint32_t*)0x4007837CU)
#define REG_XDMAC_CSUS12 (*(__IO uint32_t*)0x40078380U)
#define REG_XDMAC_CDUS12 (*(__IO uint32_t*)0x40078384U)
#define REG_XDMAC_CIE13 (*(__O uint32_t*)0x40078390U)
#define REG_XDMAC_CID13 (*(__O uint32_t*)0x40078394U)
#define REG_XDMAC_CIM13 (*(__O uint32_t*)0x40078398U)
#define REG_XDMAC_CIS13 (*(__I uint32_t*)0x4007839CU)
#define REG_XDMAC_CSA13 (*(__IO uint32_t*)0x400783A0U)
#define REG_XDMAC_CDA13 (*(__IO uint32_t*)0x400783A4U)
#define REG_XDMAC_CNDA13 (*(__IO uint32_t*)0x400783A8U)
#define REG_XDMAC_CNDC13 (*(__IO uint32_t*)0x400783ACU)
#define REG_XDMAC_CUBC13 (*(__IO uint32_t*)0x400783B0U)
#define REG_XDMAC_CBC13 (*(__IO uint32_t*)0x400783B4U)
#define REG_XDMAC_CC13 (*(__IO uint32_t*)0x400783B8U)
#define REG_XDMAC_CDS_MSP13 (*(__IO uint32_t*)0x400783BCU)
#define REG_XDMAC_CSUS13 (*(__IO uint32_t*)0x400783C0U)
#define REG_XDMAC_CDUS13 (*(__IO uint32_t*)0x400783C4U)
#define REG_XDMAC_CIE14 (*(__O uint32_t*)0x400783D0U)
#define REG_XDMAC_CID14 (*(__O uint32_t*)0x400783D4U)
#define REG_XDMAC_CIM14 (*(__O uint32_t*)0x400783D8U)
#define REG_XDMAC_CIS14 (*(__I uint32_t*)0x400783DCU)
#define REG_XDMAC_CSA14 (*(__IO uint32_t*)0x400783E0U)
#define REG_XDMAC_CDA14 (*(__IO uint32_t*)0x400783E4U)
#define REG_XDMAC_CNDA14 (*(__IO uint32_t*)0x400783E8U)
#define REG_XDMAC_CNDC14 (*(__IO uint32_t*)0x400783ECU)
#define REG_XDMAC_CUBC14 (*(__IO uint32_t*)0x400783F0U)
#define REG_XDMAC_CBC14 (*(__IO uint32_t*)0x400783F4U)
#define REG_XDMAC_CC14 (*(__IO uint32_t*)0x400783F8U)
#define REG_XDMAC_CDS_MSP14 (*(__IO uint32_t*)0x400783FCU)
#define REG_XDMAC_CSUS14 (*(__IO uint32_t*)0x40078400U)
#define REG_XDMAC_CDUS14 (*(__IO uint32_t*)0x40078404U)
#define REG_XDMAC_CIE15 (*(__O uint32_t*)0x40078410U)
#define REG_XDMAC_CID15 (*(__O uint32_t*)0x40078414U)
#define REG_XDMAC_CIM15 (*(__O uint32_t*)0x40078418U)
#define REG_XDMAC_CIS15 (*(__I uint32_t*)0x4007841CU)
#define REG_XDMAC_CSA15 (*(__IO uint32_t*)0x40078420U)
#define REG_XDMAC_CDA15 (*(__IO uint32_t*)0x40078424U)
#define REG_XDMAC_CNDA15 (*(__IO uint32_t*)0x40078428U)
#define REG_XDMAC_CNDC15 (*(__IO uint32_t*)0x4007842CU)
#define REG_XDMAC_CUBC15 (*(__IO uint32_t*)0x40078430U)
#define REG_XDMAC_CBC15 (*(__IO uint32_t*)0x40078434U)
#define REG_XDMAC_CC15 (*(__IO uint32_t*)0x40078438U)
#define REG_XDMAC_CDS_MSP15 (*(__IO uint32_t*)0x4007843CU)
#define REG_XDMAC_CSUS15 (*(__IO uint32_t*)0x40078440U)
#define REG_XDMAC_CDUS15 (*(__IO uint32_t*)0x40078444U)
#define REG_XDMAC_CIE16 (*(__O uint32_t*)0x40078450U)
#define REG_XDMAC_CID16 (*(__O uint32_t*)0x40078454U)
#define REG_XDMAC_CIM16 (*(__O uint32_t*)0x40078458U)
#define REG_XDMAC_CIS16 (*(__I uint32_t*)0x4007845CU)
#define REG_XDMAC_CSA16 (*(__IO uint32_t*)0x40078460U)
#define REG_XDMAC_CDA16 (*(__IO uint32_t*)0x40078464U)
#define REG_XDMAC_CNDA16 (*(__IO uint32_t*)0x40078468U)
#define REG_XDMAC_CNDC16 (*(__IO uint32_t*)0x4007846CU)
#define REG_XDMAC_CUBC16 (*(__IO uint32_t*)0x40078470U)
#define REG_XDMAC_CBC16 (*(__IO uint32_t*)0x40078474U)
#define REG_XDMAC_CC16 (*(__IO uint32_t*)0x40078478U)
#define REG_XDMAC_CDS_MSP16 (*(__IO uint32_t*)0x4007847CU)
#define REG_XDMAC_CSUS16 (*(__IO uint32_t*)0x40078480U)
#define REG_XDMAC_CDUS16 (*(__IO uint32_t*)0x40078484U)
#define REG_XDMAC_CIE17 (*(__O uint32_t*)0x40078490U)
#define REG_XDMAC_CID17 (*(__O uint32_t*)0x40078494U)
#define REG_XDMAC_CIM17 (*(__O uint32_t*)0x40078498U)
#define REG_XDMAC_CIS17 (*(__I uint32_t*)0x4007849CU)
#define REG_XDMAC_CSA17 (*(__IO uint32_t*)0x400784A0U)
#define REG_XDMAC_CDA17 (*(__IO uint32_t*)0x400784A4U)
#define REG_XDMAC_CNDA17 (*(__IO uint32_t*)0x400784A8U)
#define REG_XDMAC_CNDC17 (*(__IO uint32_t*)0x400784ACU)
#define REG_XDMAC_CUBC17 (*(__IO uint32_t*)0x400784B0U)
#define REG_XDMAC_CBC17 (*(__IO uint32_t*)0x400784B4U)
#define REG_XDMAC_CC17 (*(__IO uint32_t*)0x400784B8U)
#define REG_XDMAC_CDS_MSP17 (*(__IO uint32_t*)0x400784BCU)
#define REG_XDMAC_CSUS17 (*(__IO uint32_t*)0x400784C0U)
#define REG_XDMAC_CDUS17 (*(__IO uint32_t*)0x400784C4U)
#define REG_XDMAC_CIE18 (*(__O uint32_t*)0x400784D0U)
#define REG_XDMAC_CID18 (*(__O uint32_t*)0x400784D4U)
#define REG_XDMAC_CIM18 (*(__O uint32_t*)0x400784D8U)
#define REG_XDMAC_CIS18 (*(__I uint32_t*)0x400784DCU)
#define REG_XDMAC_CSA18 (*(__IO uint32_t*)0x400784E0U)
#define REG_XDMAC_CDA18 (*(__IO uint32_t*)0x400784E4U)
#define REG_XDMAC_CNDA18 (*(__IO uint32_t*)0x400784E8U)
#define REG_XDMAC_CNDC18 (*(__IO uint32_t*)0x400784ECU)
#define REG_XDMAC_CUBC18 (*(__IO uint32_t*)0x400784F0U)
#define REG_XDMAC_CBC18 (*(__IO uint32_t*)0x400784F4U)
#define REG_XDMAC_CC18 (*(__IO uint32_t*)0x400784F8U)
#define REG_XDMAC_CDS_MSP18 (*(__IO uint32_t*)0x400784FCU)
#define REG_XDMAC_CSUS18 (*(__IO uint32_t*)0x40078500U)
#define REG_XDMAC_CDUS18 (*(__IO uint32_t*)0x40078504U)
#define REG_XDMAC_CIE19 (*(__O uint32_t*)0x40078510U)
#define REG_XDMAC_CID19 (*(__O uint32_t*)0x40078514U)
#define REG_XDMAC_CIM19 (*(__O uint32_t*)0x40078518U)
#define REG_XDMAC_CIS19 (*(__I uint32_t*)0x4007851CU)
#define REG_XDMAC_CSA19 (*(__IO uint32_t*)0x40078520U)
#define REG_XDMAC_CDA19 (*(__IO uint32_t*)0x40078524U)
#define REG_XDMAC_CNDA19 (*(__IO uint32_t*)0x40078528U)
#define REG_XDMAC_CNDC19 (*(__IO uint32_t*)0x4007852CU)
#define REG_XDMAC_CUBC19 (*(__IO uint32_t*)0x40078530U)
#define REG_XDMAC_CBC19 (*(__IO uint32_t*)0x40078534U)
#define REG_XDMAC_CC19 (*(__IO uint32_t*)0x40078538U)
#define REG_XDMAC_CDS_MSP19 (*(__IO uint32_t*)0x4007853CU)
#define REG_XDMAC_CSUS19 (*(__IO uint32_t*)0x40078540U)
#define REG_XDMAC_CDUS19 (*(__IO uint32_t*)0x40078544U)
#define REG_XDMAC_CIE20 (*(__O uint32_t*)0x40078550U)
#define REG_XDMAC_CID20 (*(__O uint32_t*)0x40078554U)
#define REG_XDMAC_CIM20 (*(__O uint32_t*)0x40078558U)
#define REG_XDMAC_CIS20 (*(__I uint32_t*)0x4007855CU)
#define REG_XDMAC_CSA20 (*(__IO uint32_t*)0x40078560U)
#define REG_XDMAC_CDA20 (*(__IO uint32_t*)0x40078564U)
#define REG_XDMAC_CNDA20 (*(__IO uint32_t*)0x40078568U)
#define REG_XDMAC_CNDC20 (*(__IO uint32_t*)0x4007856CU)
#define REG_XDMAC_CUBC20 (*(__IO uint32_t*)0x40078570U)
#define REG_XDMAC_CBC20 (*(__IO uint32_t*)0x40078574U)
#define REG_XDMAC_CC20 (*(__IO uint32_t*)0x40078578U)
#define REG_XDMAC_CDS_MSP20 (*(__IO uint32_t*)0x4007857CU)
#define REG_XDMAC_CSUS20 (*(__IO uint32_t*)0x40078580U)
#define REG_XDMAC_CDUS20 (*(__IO uint32_t*)0x40078584U)
#define REG_XDMAC_CIE21 (*(__O uint32_t*)0x40078590U)
#define REG_XDMAC_CID21 (*(__O uint32_t*)0x40078594U)
#define REG_XDMAC_CIM21 (*(__O uint32_t*)0x40078598U)
#define REG_XDMAC_CIS21 (*(__I uint32_t*)0x4007859CU)
#define REG_XDMAC_CSA21 (*(__IO uint32_t*)0x400785A0U)
#define REG_XDMAC_CDA21 (*(__IO uint32_t*)0x400785A4U)
#define REG_XDMAC_CNDA21 (*(__IO uint32_t*)0x400785A8U)
#define REG_XDMAC_CNDC21 (*(__IO uint32_t*)0x400785ACU)
#define REG_XDMAC_CUBC21 (*(__IO uint32_t*)0x400785B0U)
#define REG_XDMAC_CBC21 (*(__IO uint32_t*)0x400785B4U)
#define REG_XDMAC_CC21 (*(__IO uint32_t*)0x400785B8U)
#define REG_XDMAC_CDS_MSP21 (*(__IO uint32_t*)0x400785BCU)
#define REG_XDMAC_CSUS21 (*(__IO uint32_t*)0x400785C0U)
#define REG_XDMAC_CDUS21 (*(__IO uint32_t*)0x400785C4U)
#define REG_XDMAC_CIE22 (*(__O uint32_t*)0x400785D0U)
#define REG_XDMAC_CID22 (*(__O uint32_t*)0x400785D4U)
#define REG_XDMAC_CIM22 (*(__O uint32_t*)0x400785D8U)
#define REG_XDMAC_CIS22 (*(__I uint32_t*)0x400785DCU)
#define REG_XDMAC_CSA22 (*(__IO uint32_t*)0x400785E0U)
#define REG_XDMAC_CDA22 (*(__IO uint32_t*)0x400785E4U)
#define REG_XDMAC_CNDA22 (*(__IO uint32_t*)0x400785E8U)
#define REG_XDMAC_CNDC22 (*(__IO uint32_t*)0x400785ECU)
#define REG_XDMAC_CUBC22 (*(__IO uint32_t*)0x400785F0U)
#define REG_XDMAC_CBC22 (*(__IO uint32_t*)0x400785F4U)
#define REG_XDMAC_CC22 (*(__IO uint32_t*)0x400785F8U)
#define REG_XDMAC_CDS_MSP22 (*(__IO uint32_t*)0x400785FCU)
#define REG_XDMAC_CSUS22 (*(__IO uint32_t*)0x40078600U)
#define REG_XDMAC_CDUS22 (*(__IO uint32_t*)0x40078604U)
#define REG_XDMAC_CIE23 (*(__O uint32_t*)0x40078610U)
#define REG_XDMAC_CID23 (*(__O uint32_t*)0x40078614U)
#define REG_XDMAC_CIM23 (*(__O uint32_t*)0x40078618U)
#define REG_XDMAC_CIS23 (*(__I uint32_t*)0x4007861CU)
#define REG_XDMAC_CSA23 (*(__IO uint32_t*)0x40078620U)
#define REG_XDMAC_CDA23 (*(__IO uint32_t*)0x40078624U)
#define REG_XDMAC_CNDA23 (*(__IO uint32_t*)0x40078628U)
#define REG_XDMAC_CNDC23 (*(__IO uint32_t*)0x4007862CU)
#define REG_XDMAC_CUBC23 (*(__IO uint32_t*)0x40078630U)
#define REG_XDMAC_CBC23 (*(__IO uint32_t*)0x40078634U)
#define REG_XDMAC_CC23 (*(__IO uint32_t*)0x40078638U)
#define REG_XDMAC_CDS_MSP23 (*(__IO uint32_t*)0x4007863CU)
#define REG_XDMAC_CSUS23 (*(__IO uint32_t*)0x40078640U)
#define REG_XDMAC_CDUS23 (*(__IO uint32_t*)0x40078644U)
# 404 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_qspi.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_qspi.h"
#define _SAMV71_QSPI_INSTANCE_ 
# 52 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_qspi.h"
#define REG_QSPI_CR (*(__O uint32_t*)0x4007C000U)
#define REG_QSPI_MR (*(__IO uint32_t*)0x4007C004U)
#define REG_QSPI_RDR (*(__I uint32_t*)0x4007C008U)
#define REG_QSPI_TDR (*(__O uint32_t*)0x4007C00CU)
#define REG_QSPI_SR (*(__I uint32_t*)0x4007C010U)
#define REG_QSPI_IER (*(__O uint32_t*)0x4007C014U)
#define REG_QSPI_IDR (*(__O uint32_t*)0x4007C018U)
#define REG_QSPI_IMR (*(__I uint32_t*)0x4007C01CU)
#define REG_QSPI_SCR (*(__IO uint32_t*)0x4007C020U)
#define REG_QSPI_IAR (*(__IO uint32_t*)0x4007C030U)
#define REG_QSPI_ICR (*(__IO uint32_t*)0x4007C034U)
#define REG_QSPI_IFR (*(__IO uint32_t*)0x4007C038U)
#define REG_QSPI_SMR (*(__IO uint32_t*)0x4007C040U)
#define REG_QSPI_SKR (*(__O uint32_t*)0x4007C044U)
#define REG_QSPI_WPMR (*(__IO uint32_t*)0x4007C0E4U)
#define REG_QSPI_WPSR (*(__I uint32_t*)0x4007C0E8U)
# 405 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_smc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_smc.h"
#define _SAMV71_SMC_INSTANCE_ 
# 57 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_smc.h"
#define REG_SMC_SETUP0 (*(__IO uint32_t*)0x40080000U)
#define REG_SMC_PULSE0 (*(__IO uint32_t*)0x40080004U)
#define REG_SMC_CYCLE0 (*(__IO uint32_t*)0x40080008U)
#define REG_SMC_MODE0 (*(__IO uint32_t*)0x4008000CU)
#define REG_SMC_SETUP1 (*(__IO uint32_t*)0x40080010U)
#define REG_SMC_PULSE1 (*(__IO uint32_t*)0x40080014U)
#define REG_SMC_CYCLE1 (*(__IO uint32_t*)0x40080018U)
#define REG_SMC_MODE1 (*(__IO uint32_t*)0x4008001CU)
#define REG_SMC_SETUP2 (*(__IO uint32_t*)0x40080020U)
#define REG_SMC_PULSE2 (*(__IO uint32_t*)0x40080024U)
#define REG_SMC_CYCLE2 (*(__IO uint32_t*)0x40080028U)
#define REG_SMC_MODE2 (*(__IO uint32_t*)0x4008002CU)
#define REG_SMC_SETUP3 (*(__IO uint32_t*)0x40080030U)
#define REG_SMC_PULSE3 (*(__IO uint32_t*)0x40080034U)
#define REG_SMC_CYCLE3 (*(__IO uint32_t*)0x40080038U)
#define REG_SMC_MODE3 (*(__IO uint32_t*)0x4008003CU)
#define REG_SMC_OCMS (*(__IO uint32_t*)0x40080080U)
#define REG_SMC_KEY1 (*(__O uint32_t*)0x40080084U)
#define REG_SMC_KEY2 (*(__O uint32_t*)0x40080088U)
#define REG_SMC_WPMR (*(__IO uint32_t*)0x400800E4U)
#define REG_SMC_WPSR (*(__I uint32_t*)0x400800E8U)
# 406 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_sdramc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_sdramc.h"
#define _SAMV71_SDRAMC_INSTANCE_ 
# 49 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_sdramc.h"
#define REG_SDRAMC_MR (*(__IO uint32_t*)0x40084000U)
#define REG_SDRAMC_TR (*(__IO uint32_t*)0x40084004U)
#define REG_SDRAMC_CR (*(__IO uint32_t*)0x40084008U)
#define REG_SDRAMC_LPR (*(__IO uint32_t*)0x40084010U)
#define REG_SDRAMC_IER (*(__O uint32_t*)0x40084014U)
#define REG_SDRAMC_IDR (*(__O uint32_t*)0x40084018U)
#define REG_SDRAMC_IMR (*(__I uint32_t*)0x4008401CU)
#define REG_SDRAMC_ISR (*(__I uint32_t*)0x40084020U)
#define REG_SDRAMC_MDR (*(__IO uint32_t*)0x40084024U)
#define REG_SDRAMC_CFR1 (*(__IO uint32_t*)0x40084028U)
#define REG_SDRAMC_OCMS (*(__IO uint32_t*)0x4008402CU)
#define REG_SDRAMC_OCMS_KEY1 (*(__O uint32_t*)0x40084030U)
#define REG_SDRAMC_OCMS_KEY2 (*(__O uint32_t*)0x40084034U)
# 407 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_matrix.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_matrix.h"
#define _SAMV71_MATRIX_INSTANCE_ 
# 62 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_matrix.h"
#define REG_MATRIX_MCFG (*(__IO uint32_t*)0x40088000U)
#define REG_MATRIX_SCFG (*(__IO uint32_t*)0x40088040U)
#define REG_MATRIX_PRAS0 (*(__IO uint32_t*)0x40088080U)
#define REG_MATRIX_PRBS0 (*(__IO uint32_t*)0x40088084U)
#define REG_MATRIX_PRAS1 (*(__IO uint32_t*)0x40088088U)
#define REG_MATRIX_PRBS1 (*(__IO uint32_t*)0x4008808CU)
#define REG_MATRIX_PRAS2 (*(__IO uint32_t*)0x40088090U)
#define REG_MATRIX_PRBS2 (*(__IO uint32_t*)0x40088094U)
#define REG_MATRIX_PRAS3 (*(__IO uint32_t*)0x40088098U)
#define REG_MATRIX_PRBS3 (*(__IO uint32_t*)0x4008809CU)
#define REG_MATRIX_PRAS4 (*(__IO uint32_t*)0x400880A0U)
#define REG_MATRIX_PRBS4 (*(__IO uint32_t*)0x400880A4U)
#define REG_MATRIX_PRAS5 (*(__IO uint32_t*)0x400880A8U)
#define REG_MATRIX_PRBS5 (*(__IO uint32_t*)0x400880ACU)
#define REG_MATRIX_PRAS6 (*(__IO uint32_t*)0x400880B0U)
#define REG_MATRIX_PRBS6 (*(__IO uint32_t*)0x400880B4U)
#define REG_MATRIX_PRAS7 (*(__IO uint32_t*)0x400880B8U)
#define REG_MATRIX_PRBS7 (*(__IO uint32_t*)0x400880BCU)
#define REG_MATRIX_PRAS8 (*(__IO uint32_t*)0x400880C0U)
#define REG_MATRIX_PRBS8 (*(__IO uint32_t*)0x400880C4U)
#define REG_MATRIX_MRCR (*(__IO uint32_t*)0x40088100U)
#define REG_CCFG_CAN0 (*(__IO uint32_t*)0x40088110U)
#define REG_CCFG_SYSIO (*(__IO uint32_t*)0x40088114U)
#define REG_CCFG_SMCNFCS (*(__IO uint32_t*)0x40088124U)
#define REG_MATRIX_WPMR (*(__IO uint32_t*)0x400881E4U)
#define REG_MATRIX_WPSR (*(__I uint32_t*)0x400881E8U)
# 408 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_utmi.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_utmi.h"
#define _SAMV71_UTMI_INSTANCE_ 






#define REG_UTMI_OHCIICR (*(__IO uint32_t*)0x400E0410U)
#define REG_UTMI_CKTRIM (*(__IO uint32_t*)0x400E0430U)
# 409 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pmc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pmc.h"
#define _SAMV71_PMC_INSTANCE_ 
# 72 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pmc.h"
#define REG_PMC_SCER (*(__O uint32_t*)0x400E0600U)
#define REG_PMC_SCDR (*(__O uint32_t*)0x400E0604U)
#define REG_PMC_SCSR (*(__I uint32_t*)0x400E0608U)
#define REG_PMC_PCER0 (*(__O uint32_t*)0x400E0610U)
#define REG_PMC_PCDR0 (*(__O uint32_t*)0x400E0614U)
#define REG_PMC_PCSR0 (*(__I uint32_t*)0x400E0618U)
#define REG_CKGR_UCKR (*(__IO uint32_t*)0x400E061CU)
#define REG_CKGR_MOR (*(__IO uint32_t*)0x400E0620U)
#define REG_CKGR_MCFR (*(__IO uint32_t*)0x400E0624U)
#define REG_CKGR_PLLAR (*(__IO uint32_t*)0x400E0628U)
#define REG_PMC_MCKR (*(__IO uint32_t*)0x400E0630U)
#define REG_PMC_USB (*(__IO uint32_t*)0x400E0638U)
#define REG_PMC_PCK (*(__IO uint32_t*)0x400E0640U)
#define REG_PMC_IER (*(__O uint32_t*)0x400E0660U)
#define REG_PMC_IDR (*(__O uint32_t*)0x400E0664U)
#define REG_PMC_SR (*(__I uint32_t*)0x400E0668U)
#define REG_PMC_IMR (*(__I uint32_t*)0x400E066CU)
#define REG_PMC_FSMR (*(__IO uint32_t*)0x400E0670U)
#define REG_PMC_FSPR (*(__IO uint32_t*)0x400E0674U)
#define REG_PMC_FOCR (*(__O uint32_t*)0x400E0678U)
#define REG_PMC_WPMR (*(__IO uint32_t*)0x400E06E4U)
#define REG_PMC_WPSR (*(__I uint32_t*)0x400E06E8U)
#define REG_PMC_PCER1 (*(__O uint32_t*)0x400E0700U)
#define REG_PMC_PCDR1 (*(__O uint32_t*)0x400E0704U)
#define REG_PMC_PCSR1 (*(__I uint32_t*)0x400E0708U)
#define REG_PMC_PCR (*(__IO uint32_t*)0x400E070CU)
#define REG_PMC_OCR (*(__IO uint32_t*)0x400E0710U)
#define REG_PMC_SLPWK_ER0 (*(__O uint32_t*)0x400E0714U)
#define REG_PMC_SLPWK_DR0 (*(__O uint32_t*)0x400E0718U)
#define REG_PMC_SLPWK_SR0 (*(__I uint32_t*)0x400E071CU)
#define REG_PMC_SLPWK_ASR0 (*(__I uint32_t*)0x400E0720U)
#define REG_PMC_SLPWK_ER1 (*(__O uint32_t*)0x400E0734U)
#define REG_PMC_SLPWK_DR1 (*(__O uint32_t*)0x400E0738U)
#define REG_PMC_SLPWK_SR1 (*(__I uint32_t*)0x400E073CU)
#define REG_PMC_SLPWK_ASR1 (*(__I uint32_t*)0x400E0740U)
#define REG_PMC_SLPWK_AIPR (*(__I uint32_t*)0x400E0744U)
# 410 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart0.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart0.h"
#define _SAMV71_UART0_INSTANCE_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart0.h"
#define REG_UART0_CR (*(__O uint32_t*)0x400E0800U)
#define REG_UART0_MR (*(__IO uint32_t*)0x400E0804U)
#define REG_UART0_IER (*(__O uint32_t*)0x400E0808U)
#define REG_UART0_IDR (*(__O uint32_t*)0x400E080CU)
#define REG_UART0_IMR (*(__I uint32_t*)0x400E0810U)
#define REG_UART0_SR (*(__I uint32_t*)0x400E0814U)
#define REG_UART0_RHR (*(__I uint32_t*)0x400E0818U)
#define REG_UART0_THR (*(__O uint32_t*)0x400E081CU)
#define REG_UART0_BRGR (*(__IO uint32_t*)0x400E0820U)
#define REG_UART0_CMPR (*(__IO uint32_t*)0x400E0824U)
#define REG_UART0_WPMR (*(__IO uint32_t*)0x400E08E4U)
# 411 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_chipid.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_chipid.h"
#define _SAMV71_CHIPID_INSTANCE_ 






#define REG_CHIPID_CIDR (*(__I uint32_t*)0x400E0940U)
#define REG_CHIPID_EXID (*(__I uint32_t*)0x400E0944U)
# 412 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart1.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart1.h"
#define _SAMV71_UART1_INSTANCE_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart1.h"
#define REG_UART1_CR (*(__O uint32_t*)0x400E0A00U)
#define REG_UART1_MR (*(__IO uint32_t*)0x400E0A04U)
#define REG_UART1_IER (*(__O uint32_t*)0x400E0A08U)
#define REG_UART1_IDR (*(__O uint32_t*)0x400E0A0CU)
#define REG_UART1_IMR (*(__I uint32_t*)0x400E0A10U)
#define REG_UART1_SR (*(__I uint32_t*)0x400E0A14U)
#define REG_UART1_RHR (*(__I uint32_t*)0x400E0A18U)
#define REG_UART1_THR (*(__O uint32_t*)0x400E0A1CU)
#define REG_UART1_BRGR (*(__IO uint32_t*)0x400E0A20U)
#define REG_UART1_CMPR (*(__IO uint32_t*)0x400E0A24U)
#define REG_UART1_WPMR (*(__IO uint32_t*)0x400E0AE4U)
# 413 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_efc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_efc.h"
#define _SAMV71_EFC_INSTANCE_ 
# 42 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_efc.h"
#define REG_EFC_FMR (*(__IO uint32_t*)0x400E0C00U)
#define REG_EFC_FCR (*(__O uint32_t*)0x400E0C04U)
#define REG_EFC_FSR (*(__I uint32_t*)0x400E0C08U)
#define REG_EFC_FRR (*(__I uint32_t*)0x400E0C0CU)
#define REG_EFC_VERSION (*(__I uint32_t*)0x400E0C14U)
#define REG_EFC_WPMR (*(__IO uint32_t*)0x400E0CE4U)
# 414 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioa.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioa.h"
#define _SAMV71_PIOA_INSTANCE_ 
# 98 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioa.h"
#define REG_PIOA_PER (*(__O uint32_t*)0x400E0E00U)
#define REG_PIOA_PDR (*(__O uint32_t*)0x400E0E04U)
#define REG_PIOA_PSR (*(__I uint32_t*)0x400E0E08U)
#define REG_PIOA_OER (*(__O uint32_t*)0x400E0E10U)
#define REG_PIOA_ODR (*(__O uint32_t*)0x400E0E14U)
#define REG_PIOA_OSR (*(__I uint32_t*)0x400E0E18U)
#define REG_PIOA_IFER (*(__O uint32_t*)0x400E0E20U)
#define REG_PIOA_IFDR (*(__O uint32_t*)0x400E0E24U)
#define REG_PIOA_IFSR (*(__I uint32_t*)0x400E0E28U)
#define REG_PIOA_SODR (*(__O uint32_t*)0x400E0E30U)
#define REG_PIOA_CODR (*(__O uint32_t*)0x400E0E34U)
#define REG_PIOA_ODSR (*(__IO uint32_t*)0x400E0E38U)
#define REG_PIOA_PDSR (*(__I uint32_t*)0x400E0E3CU)
#define REG_PIOA_IER (*(__O uint32_t*)0x400E0E40U)
#define REG_PIOA_IDR (*(__O uint32_t*)0x400E0E44U)
#define REG_PIOA_IMR (*(__I uint32_t*)0x400E0E48U)
#define REG_PIOA_ISR (*(__I uint32_t*)0x400E0E4CU)
#define REG_PIOA_MDER (*(__O uint32_t*)0x400E0E50U)
#define REG_PIOA_MDDR (*(__O uint32_t*)0x400E0E54U)
#define REG_PIOA_MDSR (*(__I uint32_t*)0x400E0E58U)
#define REG_PIOA_PUDR (*(__O uint32_t*)0x400E0E60U)
#define REG_PIOA_PUER (*(__O uint32_t*)0x400E0E64U)
#define REG_PIOA_PUSR (*(__I uint32_t*)0x400E0E68U)
#define REG_PIOA_ABCDSR (*(__IO uint32_t*)0x400E0E70U)
#define REG_PIOA_IFSCDR (*(__O uint32_t*)0x400E0E80U)
#define REG_PIOA_IFSCER (*(__O uint32_t*)0x400E0E84U)
#define REG_PIOA_IFSCSR (*(__I uint32_t*)0x400E0E88U)
#define REG_PIOA_SCDR (*(__IO uint32_t*)0x400E0E8CU)
#define REG_PIOA_PPDDR (*(__O uint32_t*)0x400E0E90U)
#define REG_PIOA_PPDER (*(__O uint32_t*)0x400E0E94U)
#define REG_PIOA_PPDSR (*(__I uint32_t*)0x400E0E98U)
#define REG_PIOA_OWER (*(__O uint32_t*)0x400E0EA0U)
#define REG_PIOA_OWDR (*(__O uint32_t*)0x400E0EA4U)
#define REG_PIOA_OWSR (*(__I uint32_t*)0x400E0EA8U)
#define REG_PIOA_AIMER (*(__O uint32_t*)0x400E0EB0U)
#define REG_PIOA_AIMDR (*(__O uint32_t*)0x400E0EB4U)
#define REG_PIOA_AIMMR (*(__I uint32_t*)0x400E0EB8U)
#define REG_PIOA_ESR (*(__O uint32_t*)0x400E0EC0U)
#define REG_PIOA_LSR (*(__O uint32_t*)0x400E0EC4U)
#define REG_PIOA_ELSR (*(__I uint32_t*)0x400E0EC8U)
#define REG_PIOA_FELLSR (*(__O uint32_t*)0x400E0ED0U)
#define REG_PIOA_REHLSR (*(__O uint32_t*)0x400E0ED4U)
#define REG_PIOA_FRLHSR (*(__I uint32_t*)0x400E0ED8U)
#define REG_PIOA_LOCKSR (*(__I uint32_t*)0x400E0EE0U)
#define REG_PIOA_WPMR (*(__IO uint32_t*)0x400E0EE4U)
#define REG_PIOA_WPSR (*(__I uint32_t*)0x400E0EE8U)
#define REG_PIOA_SCHMITT (*(__IO uint32_t*)0x400E0F00U)
#define REG_PIOA_KER (*(__IO uint32_t*)0x400E0F20U)
#define REG_PIOA_KRCR (*(__IO uint32_t*)0x400E0F24U)
#define REG_PIOA_KDR (*(__IO uint32_t*)0x400E0F28U)
#define REG_PIOA_KIER (*(__O uint32_t*)0x400E0F30U)
#define REG_PIOA_KIDR (*(__O uint32_t*)0x400E0F34U)
#define REG_PIOA_KIMR (*(__I uint32_t*)0x400E0F38U)
#define REG_PIOA_KSR (*(__I uint32_t*)0x400E0F3CU)
#define REG_PIOA_KKPR (*(__I uint32_t*)0x400E0F40U)
#define REG_PIOA_KKRR (*(__I uint32_t*)0x400E0F44U)
#define REG_PIOA_PCMR (*(__IO uint32_t*)0x400E0F50U)
#define REG_PIOA_PCIER (*(__O uint32_t*)0x400E0F54U)
#define REG_PIOA_PCIDR (*(__O uint32_t*)0x400E0F58U)
#define REG_PIOA_PCIMR (*(__I uint32_t*)0x400E0F5CU)
#define REG_PIOA_PCISR (*(__I uint32_t*)0x400E0F60U)
#define REG_PIOA_PCRHR (*(__I uint32_t*)0x400E0F64U)
# 415 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_piob.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_piob.h"
#define _SAMV71_PIOB_INSTANCE_ 
# 98 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_piob.h"
#define REG_PIOB_PER (*(__O uint32_t*)0x400E1000U)
#define REG_PIOB_PDR (*(__O uint32_t*)0x400E1004U)
#define REG_PIOB_PSR (*(__I uint32_t*)0x400E1008U)
#define REG_PIOB_OER (*(__O uint32_t*)0x400E1010U)
#define REG_PIOB_ODR (*(__O uint32_t*)0x400E1014U)
#define REG_PIOB_OSR (*(__I uint32_t*)0x400E1018U)
#define REG_PIOB_IFER (*(__O uint32_t*)0x400E1020U)
#define REG_PIOB_IFDR (*(__O uint32_t*)0x400E1024U)
#define REG_PIOB_IFSR (*(__I uint32_t*)0x400E1028U)
#define REG_PIOB_SODR (*(__O uint32_t*)0x400E1030U)
#define REG_PIOB_CODR (*(__O uint32_t*)0x400E1034U)
#define REG_PIOB_ODSR (*(__IO uint32_t*)0x400E1038U)
#define REG_PIOB_PDSR (*(__I uint32_t*)0x400E103CU)
#define REG_PIOB_IER (*(__O uint32_t*)0x400E1040U)
#define REG_PIOB_IDR (*(__O uint32_t*)0x400E1044U)
#define REG_PIOB_IMR (*(__I uint32_t*)0x400E1048U)
#define REG_PIOB_ISR (*(__I uint32_t*)0x400E104CU)
#define REG_PIOB_MDER (*(__O uint32_t*)0x400E1050U)
#define REG_PIOB_MDDR (*(__O uint32_t*)0x400E1054U)
#define REG_PIOB_MDSR (*(__I uint32_t*)0x400E1058U)
#define REG_PIOB_PUDR (*(__O uint32_t*)0x400E1060U)
#define REG_PIOB_PUER (*(__O uint32_t*)0x400E1064U)
#define REG_PIOB_PUSR (*(__I uint32_t*)0x400E1068U)
#define REG_PIOB_ABCDSR (*(__IO uint32_t*)0x400E1070U)
#define REG_PIOB_IFSCDR (*(__O uint32_t*)0x400E1080U)
#define REG_PIOB_IFSCER (*(__O uint32_t*)0x400E1084U)
#define REG_PIOB_IFSCSR (*(__I uint32_t*)0x400E1088U)
#define REG_PIOB_SCDR (*(__IO uint32_t*)0x400E108CU)
#define REG_PIOB_PPDDR (*(__O uint32_t*)0x400E1090U)
#define REG_PIOB_PPDER (*(__O uint32_t*)0x400E1094U)
#define REG_PIOB_PPDSR (*(__I uint32_t*)0x400E1098U)
#define REG_PIOB_OWER (*(__O uint32_t*)0x400E10A0U)
#define REG_PIOB_OWDR (*(__O uint32_t*)0x400E10A4U)
#define REG_PIOB_OWSR (*(__I uint32_t*)0x400E10A8U)
#define REG_PIOB_AIMER (*(__O uint32_t*)0x400E10B0U)
#define REG_PIOB_AIMDR (*(__O uint32_t*)0x400E10B4U)
#define REG_PIOB_AIMMR (*(__I uint32_t*)0x400E10B8U)
#define REG_PIOB_ESR (*(__O uint32_t*)0x400E10C0U)
#define REG_PIOB_LSR (*(__O uint32_t*)0x400E10C4U)
#define REG_PIOB_ELSR (*(__I uint32_t*)0x400E10C8U)
#define REG_PIOB_FELLSR (*(__O uint32_t*)0x400E10D0U)
#define REG_PIOB_REHLSR (*(__O uint32_t*)0x400E10D4U)
#define REG_PIOB_FRLHSR (*(__I uint32_t*)0x400E10D8U)
#define REG_PIOB_LOCKSR (*(__I uint32_t*)0x400E10E0U)
#define REG_PIOB_WPMR (*(__IO uint32_t*)0x400E10E4U)
#define REG_PIOB_WPSR (*(__I uint32_t*)0x400E10E8U)
#define REG_PIOB_SCHMITT (*(__IO uint32_t*)0x400E1100U)
#define REG_PIOB_KER (*(__IO uint32_t*)0x400E1120U)
#define REG_PIOB_KRCR (*(__IO uint32_t*)0x400E1124U)
#define REG_PIOB_KDR (*(__IO uint32_t*)0x400E1128U)
#define REG_PIOB_KIER (*(__O uint32_t*)0x400E1130U)
#define REG_PIOB_KIDR (*(__O uint32_t*)0x400E1134U)
#define REG_PIOB_KIMR (*(__I uint32_t*)0x400E1138U)
#define REG_PIOB_KSR (*(__I uint32_t*)0x400E113CU)
#define REG_PIOB_KKPR (*(__I uint32_t*)0x400E1140U)
#define REG_PIOB_KKRR (*(__I uint32_t*)0x400E1144U)
#define REG_PIOB_PCMR (*(__IO uint32_t*)0x400E1150U)
#define REG_PIOB_PCIER (*(__O uint32_t*)0x400E1154U)
#define REG_PIOB_PCIDR (*(__O uint32_t*)0x400E1158U)
#define REG_PIOB_PCIMR (*(__I uint32_t*)0x400E115CU)
#define REG_PIOB_PCISR (*(__I uint32_t*)0x400E1160U)
#define REG_PIOB_PCRHR (*(__I uint32_t*)0x400E1164U)
# 416 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioc.h"
#define _SAMV71_PIOC_INSTANCE_ 
# 98 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioc.h"
#define REG_PIOC_PER (*(__O uint32_t*)0x400E1200U)
#define REG_PIOC_PDR (*(__O uint32_t*)0x400E1204U)
#define REG_PIOC_PSR (*(__I uint32_t*)0x400E1208U)
#define REG_PIOC_OER (*(__O uint32_t*)0x400E1210U)
#define REG_PIOC_ODR (*(__O uint32_t*)0x400E1214U)
#define REG_PIOC_OSR (*(__I uint32_t*)0x400E1218U)
#define REG_PIOC_IFER (*(__O uint32_t*)0x400E1220U)
#define REG_PIOC_IFDR (*(__O uint32_t*)0x400E1224U)
#define REG_PIOC_IFSR (*(__I uint32_t*)0x400E1228U)
#define REG_PIOC_SODR (*(__O uint32_t*)0x400E1230U)
#define REG_PIOC_CODR (*(__O uint32_t*)0x400E1234U)
#define REG_PIOC_ODSR (*(__IO uint32_t*)0x400E1238U)
#define REG_PIOC_PDSR (*(__I uint32_t*)0x400E123CU)
#define REG_PIOC_IER (*(__O uint32_t*)0x400E1240U)
#define REG_PIOC_IDR (*(__O uint32_t*)0x400E1244U)
#define REG_PIOC_IMR (*(__I uint32_t*)0x400E1248U)
#define REG_PIOC_ISR (*(__I uint32_t*)0x400E124CU)
#define REG_PIOC_MDER (*(__O uint32_t*)0x400E1250U)
#define REG_PIOC_MDDR (*(__O uint32_t*)0x400E1254U)
#define REG_PIOC_MDSR (*(__I uint32_t*)0x400E1258U)
#define REG_PIOC_PUDR (*(__O uint32_t*)0x400E1260U)
#define REG_PIOC_PUER (*(__O uint32_t*)0x400E1264U)
#define REG_PIOC_PUSR (*(__I uint32_t*)0x400E1268U)
#define REG_PIOC_ABCDSR (*(__IO uint32_t*)0x400E1270U)
#define REG_PIOC_IFSCDR (*(__O uint32_t*)0x400E1280U)
#define REG_PIOC_IFSCER (*(__O uint32_t*)0x400E1284U)
#define REG_PIOC_IFSCSR (*(__I uint32_t*)0x400E1288U)
#define REG_PIOC_SCDR (*(__IO uint32_t*)0x400E128CU)
#define REG_PIOC_PPDDR (*(__O uint32_t*)0x400E1290U)
#define REG_PIOC_PPDER (*(__O uint32_t*)0x400E1294U)
#define REG_PIOC_PPDSR (*(__I uint32_t*)0x400E1298U)
#define REG_PIOC_OWER (*(__O uint32_t*)0x400E12A0U)
#define REG_PIOC_OWDR (*(__O uint32_t*)0x400E12A4U)
#define REG_PIOC_OWSR (*(__I uint32_t*)0x400E12A8U)
#define REG_PIOC_AIMER (*(__O uint32_t*)0x400E12B0U)
#define REG_PIOC_AIMDR (*(__O uint32_t*)0x400E12B4U)
#define REG_PIOC_AIMMR (*(__I uint32_t*)0x400E12B8U)
#define REG_PIOC_ESR (*(__O uint32_t*)0x400E12C0U)
#define REG_PIOC_LSR (*(__O uint32_t*)0x400E12C4U)
#define REG_PIOC_ELSR (*(__I uint32_t*)0x400E12C8U)
#define REG_PIOC_FELLSR (*(__O uint32_t*)0x400E12D0U)
#define REG_PIOC_REHLSR (*(__O uint32_t*)0x400E12D4U)
#define REG_PIOC_FRLHSR (*(__I uint32_t*)0x400E12D8U)
#define REG_PIOC_LOCKSR (*(__I uint32_t*)0x400E12E0U)
#define REG_PIOC_WPMR (*(__IO uint32_t*)0x400E12E4U)
#define REG_PIOC_WPSR (*(__I uint32_t*)0x400E12E8U)
#define REG_PIOC_SCHMITT (*(__IO uint32_t*)0x400E1300U)
#define REG_PIOC_KER (*(__IO uint32_t*)0x400E1320U)
#define REG_PIOC_KRCR (*(__IO uint32_t*)0x400E1324U)
#define REG_PIOC_KDR (*(__IO uint32_t*)0x400E1328U)
#define REG_PIOC_KIER (*(__O uint32_t*)0x400E1330U)
#define REG_PIOC_KIDR (*(__O uint32_t*)0x400E1334U)
#define REG_PIOC_KIMR (*(__I uint32_t*)0x400E1338U)
#define REG_PIOC_KSR (*(__I uint32_t*)0x400E133CU)
#define REG_PIOC_KKPR (*(__I uint32_t*)0x400E1340U)
#define REG_PIOC_KKRR (*(__I uint32_t*)0x400E1344U)
#define REG_PIOC_PCMR (*(__IO uint32_t*)0x400E1350U)
#define REG_PIOC_PCIER (*(__O uint32_t*)0x400E1354U)
#define REG_PIOC_PCIDR (*(__O uint32_t*)0x400E1358U)
#define REG_PIOC_PCIMR (*(__I uint32_t*)0x400E135CU)
#define REG_PIOC_PCISR (*(__I uint32_t*)0x400E1360U)
#define REG_PIOC_PCRHR (*(__I uint32_t*)0x400E1364U)
# 417 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_piod.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_piod.h"
#define _SAMV71_PIOD_INSTANCE_ 
# 98 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_piod.h"
#define REG_PIOD_PER (*(__O uint32_t*)0x400E1400U)
#define REG_PIOD_PDR (*(__O uint32_t*)0x400E1404U)
#define REG_PIOD_PSR (*(__I uint32_t*)0x400E1408U)
#define REG_PIOD_OER (*(__O uint32_t*)0x400E1410U)
#define REG_PIOD_ODR (*(__O uint32_t*)0x400E1414U)
#define REG_PIOD_OSR (*(__I uint32_t*)0x400E1418U)
#define REG_PIOD_IFER (*(__O uint32_t*)0x400E1420U)
#define REG_PIOD_IFDR (*(__O uint32_t*)0x400E1424U)
#define REG_PIOD_IFSR (*(__I uint32_t*)0x400E1428U)
#define REG_PIOD_SODR (*(__O uint32_t*)0x400E1430U)
#define REG_PIOD_CODR (*(__O uint32_t*)0x400E1434U)
#define REG_PIOD_ODSR (*(__IO uint32_t*)0x400E1438U)
#define REG_PIOD_PDSR (*(__I uint32_t*)0x400E143CU)
#define REG_PIOD_IER (*(__O uint32_t*)0x400E1440U)
#define REG_PIOD_IDR (*(__O uint32_t*)0x400E1444U)
#define REG_PIOD_IMR (*(__I uint32_t*)0x400E1448U)
#define REG_PIOD_ISR (*(__I uint32_t*)0x400E144CU)
#define REG_PIOD_MDER (*(__O uint32_t*)0x400E1450U)
#define REG_PIOD_MDDR (*(__O uint32_t*)0x400E1454U)
#define REG_PIOD_MDSR (*(__I uint32_t*)0x400E1458U)
#define REG_PIOD_PUDR (*(__O uint32_t*)0x400E1460U)
#define REG_PIOD_PUER (*(__O uint32_t*)0x400E1464U)
#define REG_PIOD_PUSR (*(__I uint32_t*)0x400E1468U)
#define REG_PIOD_ABCDSR (*(__IO uint32_t*)0x400E1470U)
#define REG_PIOD_IFSCDR (*(__O uint32_t*)0x400E1480U)
#define REG_PIOD_IFSCER (*(__O uint32_t*)0x400E1484U)
#define REG_PIOD_IFSCSR (*(__I uint32_t*)0x400E1488U)
#define REG_PIOD_SCDR (*(__IO uint32_t*)0x400E148CU)
#define REG_PIOD_PPDDR (*(__O uint32_t*)0x400E1490U)
#define REG_PIOD_PPDER (*(__O uint32_t*)0x400E1494U)
#define REG_PIOD_PPDSR (*(__I uint32_t*)0x400E1498U)
#define REG_PIOD_OWER (*(__O uint32_t*)0x400E14A0U)
#define REG_PIOD_OWDR (*(__O uint32_t*)0x400E14A4U)
#define REG_PIOD_OWSR (*(__I uint32_t*)0x400E14A8U)
#define REG_PIOD_AIMER (*(__O uint32_t*)0x400E14B0U)
#define REG_PIOD_AIMDR (*(__O uint32_t*)0x400E14B4U)
#define REG_PIOD_AIMMR (*(__I uint32_t*)0x400E14B8U)
#define REG_PIOD_ESR (*(__O uint32_t*)0x400E14C0U)
#define REG_PIOD_LSR (*(__O uint32_t*)0x400E14C4U)
#define REG_PIOD_ELSR (*(__I uint32_t*)0x400E14C8U)
#define REG_PIOD_FELLSR (*(__O uint32_t*)0x400E14D0U)
#define REG_PIOD_REHLSR (*(__O uint32_t*)0x400E14D4U)
#define REG_PIOD_FRLHSR (*(__I uint32_t*)0x400E14D8U)
#define REG_PIOD_LOCKSR (*(__I uint32_t*)0x400E14E0U)
#define REG_PIOD_WPMR (*(__IO uint32_t*)0x400E14E4U)
#define REG_PIOD_WPSR (*(__I uint32_t*)0x400E14E8U)
#define REG_PIOD_SCHMITT (*(__IO uint32_t*)0x400E1500U)
#define REG_PIOD_KER (*(__IO uint32_t*)0x400E1520U)
#define REG_PIOD_KRCR (*(__IO uint32_t*)0x400E1524U)
#define REG_PIOD_KDR (*(__IO uint32_t*)0x400E1528U)
#define REG_PIOD_KIER (*(__O uint32_t*)0x400E1530U)
#define REG_PIOD_KIDR (*(__O uint32_t*)0x400E1534U)
#define REG_PIOD_KIMR (*(__I uint32_t*)0x400E1538U)
#define REG_PIOD_KSR (*(__I uint32_t*)0x400E153CU)
#define REG_PIOD_KKPR (*(__I uint32_t*)0x400E1540U)
#define REG_PIOD_KKRR (*(__I uint32_t*)0x400E1544U)
#define REG_PIOD_PCMR (*(__IO uint32_t*)0x400E1550U)
#define REG_PIOD_PCIER (*(__O uint32_t*)0x400E1554U)
#define REG_PIOD_PCIDR (*(__O uint32_t*)0x400E1558U)
#define REG_PIOD_PCIMR (*(__I uint32_t*)0x400E155CU)
#define REG_PIOD_PCISR (*(__I uint32_t*)0x400E1560U)
#define REG_PIOD_PCRHR (*(__I uint32_t*)0x400E1564U)
# 418 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioe.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioe.h"
#define _SAMV71_PIOE_INSTANCE_ 
# 98 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_pioe.h"
#define REG_PIOE_PER (*(__O uint32_t*)0x400E1600U)
#define REG_PIOE_PDR (*(__O uint32_t*)0x400E1604U)
#define REG_PIOE_PSR (*(__I uint32_t*)0x400E1608U)
#define REG_PIOE_OER (*(__O uint32_t*)0x400E1610U)
#define REG_PIOE_ODR (*(__O uint32_t*)0x400E1614U)
#define REG_PIOE_OSR (*(__I uint32_t*)0x400E1618U)
#define REG_PIOE_IFER (*(__O uint32_t*)0x400E1620U)
#define REG_PIOE_IFDR (*(__O uint32_t*)0x400E1624U)
#define REG_PIOE_IFSR (*(__I uint32_t*)0x400E1628U)
#define REG_PIOE_SODR (*(__O uint32_t*)0x400E1630U)
#define REG_PIOE_CODR (*(__O uint32_t*)0x400E1634U)
#define REG_PIOE_ODSR (*(__IO uint32_t*)0x400E1638U)
#define REG_PIOE_PDSR (*(__I uint32_t*)0x400E163CU)
#define REG_PIOE_IER (*(__O uint32_t*)0x400E1640U)
#define REG_PIOE_IDR (*(__O uint32_t*)0x400E1644U)
#define REG_PIOE_IMR (*(__I uint32_t*)0x400E1648U)
#define REG_PIOE_ISR (*(__I uint32_t*)0x400E164CU)
#define REG_PIOE_MDER (*(__O uint32_t*)0x400E1650U)
#define REG_PIOE_MDDR (*(__O uint32_t*)0x400E1654U)
#define REG_PIOE_MDSR (*(__I uint32_t*)0x400E1658U)
#define REG_PIOE_PUDR (*(__O uint32_t*)0x400E1660U)
#define REG_PIOE_PUER (*(__O uint32_t*)0x400E1664U)
#define REG_PIOE_PUSR (*(__I uint32_t*)0x400E1668U)
#define REG_PIOE_ABCDSR (*(__IO uint32_t*)0x400E1670U)
#define REG_PIOE_IFSCDR (*(__O uint32_t*)0x400E1680U)
#define REG_PIOE_IFSCER (*(__O uint32_t*)0x400E1684U)
#define REG_PIOE_IFSCSR (*(__I uint32_t*)0x400E1688U)
#define REG_PIOE_SCDR (*(__IO uint32_t*)0x400E168CU)
#define REG_PIOE_PPDDR (*(__O uint32_t*)0x400E1690U)
#define REG_PIOE_PPDER (*(__O uint32_t*)0x400E1694U)
#define REG_PIOE_PPDSR (*(__I uint32_t*)0x400E1698U)
#define REG_PIOE_OWER (*(__O uint32_t*)0x400E16A0U)
#define REG_PIOE_OWDR (*(__O uint32_t*)0x400E16A4U)
#define REG_PIOE_OWSR (*(__I uint32_t*)0x400E16A8U)
#define REG_PIOE_AIMER (*(__O uint32_t*)0x400E16B0U)
#define REG_PIOE_AIMDR (*(__O uint32_t*)0x400E16B4U)
#define REG_PIOE_AIMMR (*(__I uint32_t*)0x400E16B8U)
#define REG_PIOE_ESR (*(__O uint32_t*)0x400E16C0U)
#define REG_PIOE_LSR (*(__O uint32_t*)0x400E16C4U)
#define REG_PIOE_ELSR (*(__I uint32_t*)0x400E16C8U)
#define REG_PIOE_FELLSR (*(__O uint32_t*)0x400E16D0U)
#define REG_PIOE_REHLSR (*(__O uint32_t*)0x400E16D4U)
#define REG_PIOE_FRLHSR (*(__I uint32_t*)0x400E16D8U)
#define REG_PIOE_LOCKSR (*(__I uint32_t*)0x400E16E0U)
#define REG_PIOE_WPMR (*(__IO uint32_t*)0x400E16E4U)
#define REG_PIOE_WPSR (*(__I uint32_t*)0x400E16E8U)
#define REG_PIOE_SCHMITT (*(__IO uint32_t*)0x400E1700U)
#define REG_PIOE_KER (*(__IO uint32_t*)0x400E1720U)
#define REG_PIOE_KRCR (*(__IO uint32_t*)0x400E1724U)
#define REG_PIOE_KDR (*(__IO uint32_t*)0x400E1728U)
#define REG_PIOE_KIER (*(__O uint32_t*)0x400E1730U)
#define REG_PIOE_KIDR (*(__O uint32_t*)0x400E1734U)
#define REG_PIOE_KIMR (*(__I uint32_t*)0x400E1738U)
#define REG_PIOE_KSR (*(__I uint32_t*)0x400E173CU)
#define REG_PIOE_KKPR (*(__I uint32_t*)0x400E1740U)
#define REG_PIOE_KKRR (*(__I uint32_t*)0x400E1744U)
#define REG_PIOE_PCMR (*(__IO uint32_t*)0x400E1750U)
#define REG_PIOE_PCIER (*(__O uint32_t*)0x400E1754U)
#define REG_PIOE_PCIDR (*(__O uint32_t*)0x400E1758U)
#define REG_PIOE_PCIMR (*(__I uint32_t*)0x400E175CU)
#define REG_PIOE_PCISR (*(__I uint32_t*)0x400E1760U)
#define REG_PIOE_PCRHR (*(__I uint32_t*)0x400E1764U)
# 419 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rstc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rstc.h"
#define _SAMV71_RSTC_INSTANCE_ 







#define REG_RSTC_CR (*(__O uint32_t*)0x400E1800U)
#define REG_RSTC_SR (*(__I uint32_t*)0x400E1804U)
#define REG_RSTC_MR (*(__IO uint32_t*)0x400E1808U)
# 420 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_supc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_supc.h"
#define _SAMV71_SUPC_INSTANCE_ 
# 42 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_supc.h"
#define REG_SUPC_CR (*(__O uint32_t*)0x400E1810U)
#define REG_SUPC_SMMR (*(__IO uint32_t*)0x400E1814U)
#define REG_SUPC_MR (*(__IO uint32_t*)0x400E1818U)
#define REG_SUPC_WUMR (*(__IO uint32_t*)0x400E181CU)
#define REG_SUPC_WUIR (*(__IO uint32_t*)0x400E1820U)
#define REG_SUPC_SR (*(__I uint32_t*)0x400E1824U)
# 421 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rtt.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rtt.h"
#define _SAMV71_RTT_INSTANCE_ 
# 40 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rtt.h"
#define REG_RTT_MR (*(__IO uint32_t*)0x400E1830U)
#define REG_RTT_AR (*(__IO uint32_t*)0x400E1834U)
#define REG_RTT_VR (*(__I uint32_t*)0x400E1838U)
#define REG_RTT_SR (*(__I uint32_t*)0x400E183CU)
# 422 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_wdt.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_wdt.h"
#define _SAMV71_WDT_INSTANCE_ 







#define REG_WDT_CR (*(__O uint32_t*)0x400E1850U)
#define REG_WDT_MR (*(__IO uint32_t*)0x400E1854U)
#define REG_WDT_SR (*(__I uint32_t*)0x400E1858U)
# 423 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rtc.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rtc.h"
#define _SAMV71_RTC_INSTANCE_ 
# 48 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rtc.h"
#define REG_RTC_CR (*(__IO uint32_t*)0x400E1860U)
#define REG_RTC_MR (*(__IO uint32_t*)0x400E1864U)
#define REG_RTC_TIMR (*(__IO uint32_t*)0x400E1868U)
#define REG_RTC_CALR (*(__IO uint32_t*)0x400E186CU)
#define REG_RTC_TIMALR (*(__IO uint32_t*)0x400E1870U)
#define REG_RTC_CALALR (*(__IO uint32_t*)0x400E1874U)
#define REG_RTC_SR (*(__I uint32_t*)0x400E1878U)
#define REG_RTC_SCCR (*(__O uint32_t*)0x400E187CU)
#define REG_RTC_IER (*(__O uint32_t*)0x400E1880U)
#define REG_RTC_IDR (*(__O uint32_t*)0x400E1884U)
#define REG_RTC_IMR (*(__I uint32_t*)0x400E1888U)
#define REG_RTC_VER (*(__I uint32_t*)0x400E188CU)
# 424 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_gpbr.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_gpbr.h"
#define _SAMV71_GPBR_INSTANCE_ 





#define REG_GPBR_GPBR (*(__IO uint32_t*)0x400E1890U)
# 425 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rswdt.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_rswdt.h"
#define _SAMV71_RSWDT_INSTANCE_ 







#define REG_RSWDT_CR (*(__O uint32_t*)0x400E1900U)
#define REG_RSWDT_MR (*(__IO uint32_t*)0x400E1904U)
#define REG_RSWDT_SR (*(__I uint32_t*)0x400E1908U)
# 426 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart2.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart2.h"
#define _SAMV71_UART2_INSTANCE_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart2.h"
#define REG_UART2_CR (*(__O uint32_t*)0x400E1A00U)
#define REG_UART2_MR (*(__IO uint32_t*)0x400E1A04U)
#define REG_UART2_IER (*(__O uint32_t*)0x400E1A08U)
#define REG_UART2_IDR (*(__O uint32_t*)0x400E1A0CU)
#define REG_UART2_IMR (*(__I uint32_t*)0x400E1A10U)
#define REG_UART2_SR (*(__I uint32_t*)0x400E1A14U)
#define REG_UART2_RHR (*(__I uint32_t*)0x400E1A18U)
#define REG_UART2_THR (*(__O uint32_t*)0x400E1A1CU)
#define REG_UART2_BRGR (*(__IO uint32_t*)0x400E1A20U)
#define REG_UART2_CMPR (*(__IO uint32_t*)0x400E1A24U)
#define REG_UART2_WPMR (*(__IO uint32_t*)0x400E1AE4U)
# 427 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart3.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart3.h"
#define _SAMV71_UART3_INSTANCE_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart3.h"
#define REG_UART3_CR (*(__O uint32_t*)0x400E1C00U)
#define REG_UART3_MR (*(__IO uint32_t*)0x400E1C04U)
#define REG_UART3_IER (*(__O uint32_t*)0x400E1C08U)
#define REG_UART3_IDR (*(__O uint32_t*)0x400E1C0CU)
#define REG_UART3_IMR (*(__I uint32_t*)0x400E1C10U)
#define REG_UART3_SR (*(__I uint32_t*)0x400E1C14U)
#define REG_UART3_RHR (*(__I uint32_t*)0x400E1C18U)
#define REG_UART3_THR (*(__O uint32_t*)0x400E1C1CU)
#define REG_UART3_BRGR (*(__IO uint32_t*)0x400E1C20U)
#define REG_UART3_CMPR (*(__IO uint32_t*)0x400E1C24U)
#define REG_UART3_WPMR (*(__IO uint32_t*)0x400E1CE4U)
# 428 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart4.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart4.h"
#define _SAMV71_UART4_INSTANCE_ 
# 47 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/instance/instance_uart4.h"
#define REG_UART4_CR (*(__O uint32_t*)0x400E1E00U)
#define REG_UART4_MR (*(__IO uint32_t*)0x400E1E04U)
#define REG_UART4_IER (*(__O uint32_t*)0x400E1E08U)
#define REG_UART4_IDR (*(__O uint32_t*)0x400E1E0CU)
#define REG_UART4_IMR (*(__I uint32_t*)0x400E1E10U)
#define REG_UART4_SR (*(__I uint32_t*)0x400E1E14U)
#define REG_UART4_RHR (*(__I uint32_t*)0x400E1E18U)
#define REG_UART4_THR (*(__O uint32_t*)0x400E1E1CU)
#define REG_UART4_BRGR (*(__IO uint32_t*)0x400E1E20U)
#define REG_UART4_CMPR (*(__IO uint32_t*)0x400E1E24U)
#define REG_UART4_WPMR (*(__IO uint32_t*)0x400E1EE4U)
# 429 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2
# 437 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
#define ID_SUPC ( 0)
#define ID_RSTC ( 1)
#define ID_RTC ( 2)
#define ID_RTT ( 3)
#define ID_WDT ( 4)
#define ID_PMC ( 5)
#define ID_EFC ( 6)
#define ID_UART0 ( 7)
#define ID_UART1 ( 8)
#define ID_SMC ( 9)
#define ID_PIOA (10)
#define ID_PIOB (11)
#define ID_PIOC (12)
#define ID_USART0 (13)
#define ID_USART1 (14)
#define ID_USART2 (15)
#define ID_PIOD (16)
#define ID_PIOE (17)
#define ID_HSMCI (18)
#define ID_TWIHS0 (19)
#define ID_TWIHS1 (20)
#define ID_SPI0 (21)
#define ID_SSC (22)
#define ID_TC0 (23)
#define ID_TC1 (24)
#define ID_TC2 (25)
#define ID_TC3 (26)
#define ID_TC4 (27)
#define ID_TC5 (28)
#define ID_AFEC0 (29)
#define ID_DACC (30)
#define ID_PWM0 (31)
#define ID_ICM (32)
#define ID_ACC (33)
#define ID_USBHS (34)
#define ID_MCAN0 (35)
#define ID_MCAN1 (37)
#define ID_GMAC (39)
#define ID_AFEC1 (40)
#define ID_TWIHS2 (41)
#define ID_SPI1 (42)
#define ID_QSPI (43)
#define ID_UART2 (44)
#define ID_UART3 (45)
#define ID_UART4 (46)
#define ID_TC6 (47)
#define ID_TC7 (48)
#define ID_TC8 (49)
#define ID_TC9 (50)
#define ID_TC10 (51)
#define ID_TC11 (52)
#define ID_MLB (53)
#define ID_AES (56)
#define ID_TRNG (57)
#define ID_XDMAC (58)
#define ID_ISI (59)
#define ID_PWM1 (60)
#define ID_SDRAMC (62)
#define ID_RSWDT (63)

#define ID_PERIPH_COUNT (64)
# 563 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
#define HSMCI ((Hsmci *)0x40000000U)
#define SSC ((Ssc *)0x40004000U)
#define SPI0 ((Spi *)0x40008000U)
#define TC0 ((Tc *)0x4000C000U)
#define TC1 ((Tc *)0x40010000U)
#define TC2 ((Tc *)0x40014000U)
#define TWIHS0 ((Twihs *)0x40018000U)
#define TWIHS1 ((Twihs *)0x4001C000U)
#define PWM0 ((Pwm *)0x40020000U)
#define USART0 ((Usart *)0x40024000U)
#define USART1 ((Usart *)0x40028000U)
#define USART2 ((Usart *)0x4002C000U)
#define MCAN0 ((Mcan *)0x40030000U)
#define MCAN1 ((Mcan *)0x40034000U)
#define USBHS ((Usbhs *)0x40038000U)
#define AFEC0 ((Afec *)0x4003C000U)
#define DACC ((Dacc *)0x40040000U)
#define ACC ((Acc *)0x40044000U)
#define ICM ((Icm *)0x40048000U)
#define ISI ((Isi *)0x4004C000U)
#define GMAC ((Gmac *)0x40050000U)
#define TC3 ((Tc *)0x40054000U)
#define SPI1 ((Spi *)0x40058000U)
#define PWM1 ((Pwm *)0x4005C000U)
#define TWIHS2 ((Twihs *)0x40060000U)
#define AFEC1 ((Afec *)0x40064000U)
#define MLB ((Mlb *)0x40068000U)
#define AES ((Aes *)0x4006C000U)
#define TRNG ((Trng *)0x40070000U)
#define XDMAC ((Xdmac *)0x40078000U)
#define QSPI ((Qspi *)0x4007C000U)
#define SMC ((Smc *)0x40080000U)
#define SDRAMC ((Sdramc *)0x40084000U)
#define MATRIX ((Matrix *)0x40088000U)
#define UTMI ((Utmi *)0x400E0400U)
#define PMC ((Pmc *)0x400E0600U)
#define UART0 ((Uart *)0x400E0800U)
#define CHIPID ((Chipid *)0x400E0940U)
#define UART1 ((Uart *)0x400E0A00U)
#define EFC ((Efc *)0x400E0C00U)
#define PIOA ((Pio *)0x400E0E00U)
#define PIOB ((Pio *)0x400E1000U)
#define PIOC ((Pio *)0x400E1200U)
#define PIOD ((Pio *)0x400E1400U)
#define PIOE ((Pio *)0x400E1600U)
#define RSTC ((Rstc *)0x400E1800U)
#define SUPC ((Supc *)0x400E1810U)
#define RTT ((Rtt *)0x400E1830U)
#define WDT ((Wdt *)0x400E1850U)
#define RTC ((Rtc *)0x400E1860U)
#define GPBR ((Gpbr *)0x400E1890U)
#define RSWDT ((Rswdt *)0x400E1900U)
#define UART2 ((Uart *)0x400E1A00U)
#define UART3 ((Uart *)0x400E1C00U)
#define UART4 ((Uart *)0x400E1E00U)
# 627 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
# 1 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/pio/pio_samv71q21.h" 1
# 31 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/pio/pio_samv71q21.h"
#define _SAMV71Q21_PIO_ 

#define PIO_PA0 (1u << 0)
#define PIO_PA1 (1u << 1)
#define PIO_PA2 (1u << 2)
#define PIO_PA3 (1u << 3)
#define PIO_PA4 (1u << 4)
#define PIO_PA5 (1u << 5)
#define PIO_PA6 (1u << 6)
#define PIO_PA7 (1u << 7)
#define PIO_PA8 (1u << 8)
#define PIO_PA9 (1u << 9)
#define PIO_PA10 (1u << 10)
#define PIO_PA11 (1u << 11)
#define PIO_PA12 (1u << 12)
#define PIO_PA13 (1u << 13)
#define PIO_PA14 (1u << 14)
#define PIO_PA15 (1u << 15)
#define PIO_PA16 (1u << 16)
#define PIO_PA17 (1u << 17)
#define PIO_PA18 (1u << 18)
#define PIO_PA19 (1u << 19)
#define PIO_PA20 (1u << 20)
#define PIO_PA21 (1u << 21)
#define PIO_PA22 (1u << 22)
#define PIO_PA23 (1u << 23)
#define PIO_PA24 (1u << 24)
#define PIO_PA25 (1u << 25)
#define PIO_PA26 (1u << 26)
#define PIO_PA27 (1u << 27)
#define PIO_PA28 (1u << 28)
#define PIO_PA29 (1u << 29)
#define PIO_PA30 (1u << 30)
#define PIO_PA31 (1u << 31)
#define PIO_PB0 (1u << 0)
#define PIO_PB1 (1u << 1)
#define PIO_PB2 (1u << 2)
#define PIO_PB3 (1u << 3)
#define PIO_PB4 (1u << 4)
#define PIO_PB5 (1u << 5)
#define PIO_PB6 (1u << 6)
#define PIO_PB7 (1u << 7)
#define PIO_PB8 (1u << 8)
#define PIO_PB9 (1u << 9)
#define PIO_PB12 (1u << 12)
#define PIO_PB13 (1u << 13)
#define PIO_PC0 (1u << 0)
#define PIO_PC1 (1u << 1)
#define PIO_PC2 (1u << 2)
#define PIO_PC3 (1u << 3)
#define PIO_PC4 (1u << 4)
#define PIO_PC5 (1u << 5)
#define PIO_PC6 (1u << 6)
#define PIO_PC7 (1u << 7)
#define PIO_PC8 (1u << 8)
#define PIO_PC9 (1u << 9)
#define PIO_PC10 (1u << 10)
#define PIO_PC11 (1u << 11)
#define PIO_PC12 (1u << 12)
#define PIO_PC13 (1u << 13)
#define PIO_PC14 (1u << 14)
#define PIO_PC15 (1u << 15)
#define PIO_PC16 (1u << 16)
#define PIO_PC17 (1u << 17)
#define PIO_PC18 (1u << 18)
#define PIO_PC19 (1u << 19)
#define PIO_PC20 (1u << 20)
#define PIO_PC21 (1u << 21)
#define PIO_PC22 (1u << 22)
#define PIO_PC23 (1u << 23)
#define PIO_PC24 (1u << 24)
#define PIO_PC25 (1u << 25)
#define PIO_PC26 (1u << 26)
#define PIO_PC27 (1u << 27)
#define PIO_PC28 (1u << 28)
#define PIO_PC29 (1u << 29)
#define PIO_PC30 (1u << 30)
#define PIO_PC31 (1u << 31)
#define PIO_PD0 (1u << 0)
#define PIO_PD1 (1u << 1)
#define PIO_PD2 (1u << 2)
#define PIO_PD3 (1u << 3)
#define PIO_PD4 (1u << 4)
#define PIO_PD5 (1u << 5)
#define PIO_PD6 (1u << 6)
#define PIO_PD7 (1u << 7)
#define PIO_PD8 (1u << 8)
#define PIO_PD9 (1u << 9)
#define PIO_PD10 (1u << 10)
#define PIO_PD11 (1u << 11)
#define PIO_PD12 (1u << 12)
#define PIO_PD13 (1u << 13)
#define PIO_PD14 (1u << 14)
#define PIO_PD15 (1u << 15)
#define PIO_PD16 (1u << 16)
#define PIO_PD17 (1u << 17)
#define PIO_PD18 (1u << 18)
#define PIO_PD19 (1u << 19)
#define PIO_PD20 (1u << 20)
#define PIO_PD21 (1u << 21)
#define PIO_PD22 (1u << 22)
#define PIO_PD23 (1u << 23)
#define PIO_PD24 (1u << 24)
#define PIO_PD25 (1u << 25)
#define PIO_PD26 (1u << 26)
#define PIO_PD27 (1u << 27)
#define PIO_PD28 (1u << 28)
#define PIO_PD29 (1u << 29)
#define PIO_PD30 (1u << 30)
#define PIO_PD31 (1u << 31)
#define PIO_PE0 (1u << 0)
#define PIO_PE1 (1u << 1)
#define PIO_PE2 (1u << 2)
#define PIO_PE3 (1u << 3)
#define PIO_PE4 (1u << 4)
#define PIO_PE5 (1u << 5)

#define PIO_PD30X1_AFE0_AD0 (1u << 30)
#define PIO_PA21X1_AFE0_AD1 (1u << 21)
#define PIO_PA21X1_PIODCEN2 (1u << 21)
#define PIO_PB0X1_AFE0_AD10 (1u << 0)
#define PIO_PB0X1_RTCOUT0 (1u << 0)
#define PIO_PB3X1_AFE0_AD2 (1u << 3)
#define PIO_PB3X1_WKUP12 (1u << 3)
#define PIO_PE5X1_AFE0_AD3 (1u << 5)
#define PIO_PE4X1_AFE0_AD4 (1u << 4)
#define PIO_PB2X1_AFE0_AD5 (1u << 2)
#define PIO_PA17X1_AFE0_AD6 (1u << 17)
#define PIO_PA18X1_AFE0_AD7 (1u << 18)
#define PIO_PA19X1_AFE0_AD8 (1u << 19)
#define PIO_PA19X1_WKUP9 (1u << 19)
#define PIO_PA20X1_AFE0_AD9 (1u << 20)
#define PIO_PA20X1_WKUP10 (1u << 20)
#define PIO_PA8B_AFE0_ADTRG (1u << 8)

#define PIO_PB1X1_AFE1_AD0 (1u << 1)
#define PIO_PB1X1_RTCOUT1 (1u << 1)
#define PIO_PC13X1_AFE1_AD1 (1u << 13)
#define PIO_PE3X1_AFE1_AD10 (1u << 3)
#define PIO_PE0X1_AFE1_AD11 (1u << 0)
#define PIO_PC15X1_AFE1_AD2 (1u << 15)
#define PIO_PC12X1_AFE1_AD3 (1u << 12)
#define PIO_PC29X1_AFE1_AD4 (1u << 29)
#define PIO_PC30X1_AFE1_AD5 (1u << 30)
#define PIO_PC31X1_AFE1_AD6 (1u << 31)
#define PIO_PC26X1_AFE1_AD7 (1u << 26)
#define PIO_PC27X1_AFE1_AD8 (1u << 27)
#define PIO_PC0X1_AFE1_AD9 (1u << 0)
#define PIO_PD9C_AFE1_ADTRG (1u << 9)

#define PIO_PB7X1_SWCLK (1u << 7)
#define PIO_PB7X1_TCK (1u << 7)
#define PIO_PB6X1_SWDIO (1u << 6)
#define PIO_PB6X1_TMS (1u << 6)
#define PIO_PB4X1_TDI (1u << 4)
#define PIO_PB5X1_TDO (1u << 5)
#define PIO_PB5X1_TRACESWO (1u << 5)
#define PIO_PB5X1_WKUP13 (1u << 5)

#define PIO_PB13X1_DAC0 (1u << 13)
#define PIO_PD0X1_DAC1 (1u << 0)
#define PIO_PA2C_DATRG (1u << 2)

#define PIO_PC18A_A0 (1u << 18)
#define PIO_PC18A_NBS0 (1u << 18)
#define PIO_PC19A_A1 (1u << 19)
#define PIO_PC28A_A10 (1u << 28)
#define PIO_PC29A_A11 (1u << 29)
#define PIO_PC30A_A12 (1u << 30)
#define PIO_PC31A_A13 (1u << 31)
#define PIO_PA18C_A14 (1u << 18)
#define PIO_PA19C_A15 (1u << 19)
#define PIO_PA20C_A16 (1u << 20)
#define PIO_PA20C_BA0 (1u << 20)
#define PIO_PA0C_A17 (1u << 0)
#define PIO_PA0C_BA1 (1u << 0)
#define PIO_PA1C_A18 (1u << 1)
#define PIO_PA23C_A19 (1u << 23)
#define PIO_PC20A_A2 (1u << 20)
#define PIO_PA24C_A20 (1u << 24)
#define PIO_PC16A_A21 (1u << 16)
#define PIO_PC16A_NANDALE (1u << 16)
#define PIO_PC17A_A22 (1u << 17)
#define PIO_PC17A_NANDCLE (1u << 17)
#define PIO_PA25C_A23 (1u << 25)
#define PIO_PC21A_A3 (1u << 21)
#define PIO_PC22A_A4 (1u << 22)
#define PIO_PC23A_A5 (1u << 23)
#define PIO_PC24A_A6 (1u << 24)
#define PIO_PC25A_A7 (1u << 25)
#define PIO_PC26A_A8 (1u << 26)
#define PIO_PC27A_A9 (1u << 27)
#define PIO_PD17C_CAS (1u << 17)
#define PIO_PC0A_D0 (1u << 0)
#define PIO_PC1A_D1 (1u << 1)
#define PIO_PE2A_D10 (1u << 2)
#define PIO_PE3A_D11 (1u << 3)
#define PIO_PE4A_D12 (1u << 4)
#define PIO_PE5A_D13 (1u << 5)
#define PIO_PA15A_D14 (1u << 15)
#define PIO_PA16A_D15 (1u << 16)
#define PIO_PC2A_D2 (1u << 2)
#define PIO_PC3A_D3 (1u << 3)
#define PIO_PC4A_D4 (1u << 4)
#define PIO_PC5A_D5 (1u << 5)
#define PIO_PC6A_D6 (1u << 6)
#define PIO_PC7A_D7 (1u << 7)
#define PIO_PE0A_D8 (1u << 0)
#define PIO_PE1A_D9 (1u << 1)
#define PIO_PC9A_NANDOE (1u << 9)
#define PIO_PC10A_NANDWE (1u << 10)
#define PIO_PC14A_NCS0 (1u << 14)
#define PIO_PC15A_NCS1 (1u << 15)
#define PIO_PC15A_SDCS (1u << 15)
#define PIO_PD18A_NCS1 (1u << 18)
#define PIO_PD18A_SDCS (1u << 18)
#define PIO_PA22C_NCS2 (1u << 22)
#define PIO_PC12A_NCS3 (1u << 12)
#define PIO_PD19A_NCS3 (1u << 19)
#define PIO_PC11A_NRD (1u << 11)
#define PIO_PC13A_NWAIT (1u << 13)
#define PIO_PC8A_NWR0 (1u << 8)
#define PIO_PC8A_NWE (1u << 8)
#define PIO_PD15C_NWR1 (1u << 15)
#define PIO_PD15C_NBS1 (1u << 15)
#define PIO_PD16C_RAS (1u << 16)
#define PIO_PC13C_SDA10 (1u << 13)
#define PIO_PD13C_SDA10 (1u << 13)
#define PIO_PD23C_SDCK (1u << 23)
#define PIO_PD14C_SDCKE (1u << 14)
#define PIO_PD29C_SDWE (1u << 29)

#define PIO_PD13A_GCOL (1u << 13)
#define PIO_PD10A_GCRS (1u << 10)
#define PIO_PD8A_GMDC (1u << 8)
#define PIO_PD9A_GMDIO (1u << 9)
#define PIO_PD5A_GRX0 (1u << 5)
#define PIO_PD6A_GRX1 (1u << 6)
#define PIO_PD11A_GRX2 (1u << 11)
#define PIO_PD12A_GRX3 (1u << 12)
#define PIO_PD14A_GRXCK (1u << 14)
#define PIO_PD4A_GRXDV (1u << 4)
#define PIO_PD7A_GRXER (1u << 7)
#define PIO_PB1B_GTSUCOMP (1u << 1)
#define PIO_PB12B_GTSUCOMP (1u << 12)
#define PIO_PD11C_GTSUCOMP (1u << 11)
#define PIO_PD20C_GTSUCOMP (1u << 20)
#define PIO_PD2A_GTX0 (1u << 2)
#define PIO_PD3A_GTX1 (1u << 3)
#define PIO_PD15A_GTX2 (1u << 15)
#define PIO_PD16A_GTX3 (1u << 16)
#define PIO_PD0A_GTXCK (1u << 0)
#define PIO_PD1A_GTXEN (1u << 1)
#define PIO_PD17A_GTXER (1u << 17)

#define PIO_PA28C_MCCDA (1u << 28)
#define PIO_PA25D_MCCK (1u << 25)
#define PIO_PA30C_MCDA0 (1u << 30)
#define PIO_PA31C_MCDA1 (1u << 31)
#define PIO_PA26C_MCDA2 (1u << 26)
#define PIO_PA27C_MCDA3 (1u << 27)

#define PIO_PD22D_ISI_D0 (1u << 22)
#define PIO_PD21D_ISI_D1 (1u << 21)
#define PIO_PD30D_ISI_D10 (1u << 30)
#define PIO_PD31D_ISI_D11 (1u << 31)
#define PIO_PB3D_ISI_D2 (1u << 3)
#define PIO_PA9B_ISI_D3 (1u << 9)
#define PIO_PA5B_ISI_D4 (1u << 5)
#define PIO_PD11D_ISI_D5 (1u << 11)
#define PIO_PD12D_ISI_D6 (1u << 12)
#define PIO_PA27D_ISI_D7 (1u << 27)
#define PIO_PD27D_ISI_D8 (1u << 27)
#define PIO_PD28D_ISI_D9 (1u << 28)
#define PIO_PD24D_ISI_HSYNC (1u << 24)
#define PIO_PA24D_ISI_PCK (1u << 24)
#define PIO_PD25D_ISI_VSYNC (1u << 25)

#define PIO_PB3A_CANRX0 (1u << 3)
#define PIO_PB2A_CANTX0 (1u << 2)

#define PIO_PC12C_CANRX1 (1u << 12)
#define PIO_PD28B_CANRX1 (1u << 28)
#define PIO_PC14C_CANTX1 (1u << 14)
#define PIO_PD12B_CANTX1 (1u << 12)

#define PIO_PB4C_MLBCLK (1u << 4)
#define PIO_PB5C_MLBDAT (1u << 5)
#define PIO_PD10D_MLBSIG (1u << 10)

#define PIO_PA21X1_AFE0_AD1 (1u << 21)
#define PIO_PA21X1_PIODCEN2 (1u << 21)
#define PIO_PA3X1_PIODC0 (1u << 3)
#define PIO_PA10X1_PIODC4 (1u << 10)
#define PIO_PA12X1_PIODC6 (1u << 12)
#define PIO_PA13X1_PIODC7 (1u << 13)
#define PIO_PA22X1_PIODCCLK (1u << 22)
#define PIO_PA4X1_WKUP3 (1u << 4)
#define PIO_PA4X1_PIODC1 (1u << 4)
#define PIO_PA5X1_WKUP4 (1u << 5)
#define PIO_PA5X1_PIODC2 (1u << 5)
#define PIO_PA9X1_WKUP6 (1u << 9)
#define PIO_PA9X1_PIODC3 (1u << 9)
#define PIO_PA11X1_WKUP7 (1u << 11)
#define PIO_PA11X1_PIODC5 (1u << 11)
#define PIO_PA14X1_WKUP8 (1u << 14)
#define PIO_PA14X1_PIODCEN1 (1u << 14)

#define PIO_PA6B_PCK0 (1u << 6)
#define PIO_PB12D_PCK0 (1u << 12)
#define PIO_PB13B_PCK0 (1u << 13)
#define PIO_PA17B_PCK1 (1u << 17)
#define PIO_PA21B_PCK1 (1u << 21)
#define PIO_PA3C_PCK2 (1u << 3)
#define PIO_PA18B_PCK2 (1u << 18)
#define PIO_PA31B_PCK2 (1u << 31)
#define PIO_PB3B_PCK2 (1u << 3)
#define PIO_PD31C_PCK2 (1u << 31)

#define PIO_PA10B_PWMC0_PWMEXTRG0 (1u << 10)
#define PIO_PA22B_PWMC0_PWMEXTRG1 (1u << 22)
#define PIO_PA9C_PWMC0_PWMFI0 (1u << 9)
#define PIO_PD8B_PWMC0_PWMFI1 (1u << 8)
#define PIO_PD9B_PWMC0_PWMFI2 (1u << 9)
#define PIO_PA0A_PWMC0_PWMH0 (1u << 0)
#define PIO_PA11B_PWMC0_PWMH0 (1u << 11)
#define PIO_PA23B_PWMC0_PWMH0 (1u << 23)
#define PIO_PB0A_PWMC0_PWMH0 (1u << 0)
#define PIO_PD11B_PWMC0_PWMH0 (1u << 11)
#define PIO_PD20A_PWMC0_PWMH0 (1u << 20)
#define PIO_PA2A_PWMC0_PWMH1 (1u << 2)
#define PIO_PA12B_PWMC0_PWMH1 (1u << 12)
#define PIO_PA24B_PWMC0_PWMH1 (1u << 24)
#define PIO_PB1A_PWMC0_PWMH1 (1u << 1)
#define PIO_PD21A_PWMC0_PWMH1 (1u << 21)
#define PIO_PA13B_PWMC0_PWMH2 (1u << 13)
#define PIO_PA25B_PWMC0_PWMH2 (1u << 25)
#define PIO_PB4B_PWMC0_PWMH2 (1u << 4)
#define PIO_PC19B_PWMC0_PWMH2 (1u << 19)
#define PIO_PD22A_PWMC0_PWMH2 (1u << 22)
#define PIO_PA7B_PWMC0_PWMH3 (1u << 7)
#define PIO_PA14B_PWMC0_PWMH3 (1u << 14)
#define PIO_PA17C_PWMC0_PWMH3 (1u << 17)
#define PIO_PC13B_PWMC0_PWMH3 (1u << 13)
#define PIO_PC21B_PWMC0_PWMH3 (1u << 21)
#define PIO_PD23A_PWMC0_PWMH3 (1u << 23)
#define PIO_PA1A_PWMC0_PWML0 (1u << 1)
#define PIO_PA19B_PWMC0_PWML0 (1u << 19)
#define PIO_PB5B_PWMC0_PWML0 (1u << 5)
#define PIO_PC0B_PWMC0_PWML0 (1u << 0)
#define PIO_PD10B_PWMC0_PWML0 (1u << 10)
#define PIO_PD24A_PWMC0_PWML0 (1u << 24)
#define PIO_PA20B_PWMC0_PWML1 (1u << 20)
#define PIO_PB12A_PWMC0_PWML1 (1u << 12)
#define PIO_PC1B_PWMC0_PWML1 (1u << 1)
#define PIO_PC18B_PWMC0_PWML1 (1u << 18)
#define PIO_PD25A_PWMC0_PWML1 (1u << 25)
#define PIO_PA16C_PWMC0_PWML2 (1u << 16)
#define PIO_PA30A_PWMC0_PWML2 (1u << 30)
#define PIO_PB13A_PWMC0_PWML2 (1u << 13)
#define PIO_PC2B_PWMC0_PWML2 (1u << 2)
#define PIO_PC20B_PWMC0_PWML2 (1u << 20)
#define PIO_PD26A_PWMC0_PWML2 (1u << 26)
#define PIO_PA15C_PWMC0_PWML3 (1u << 15)
#define PIO_PC3B_PWMC0_PWML3 (1u << 3)
#define PIO_PC15B_PWMC0_PWML3 (1u << 15)
#define PIO_PC22B_PWMC0_PWML3 (1u << 22)
#define PIO_PD27A_PWMC0_PWML3 (1u << 27)

#define PIO_PA30B_PWMC1_PWMEXTRG0 (1u << 30)
#define PIO_PA18A_PWMC1_PWMEXTRG1 (1u << 18)
#define PIO_PA21C_PWMC1_PWMFI0 (1u << 21)
#define PIO_PA26D_PWMC1_PWMFI1 (1u << 26)
#define PIO_PA28D_PWMC1_PWMFI2 (1u << 28)
#define PIO_PA12C_PWMC1_PWMH0 (1u << 12)
#define PIO_PD1B_PWMC1_PWMH0 (1u << 1)
#define PIO_PA14C_PWMC1_PWMH1 (1u << 14)
#define PIO_PD3B_PWMC1_PWMH1 (1u << 3)
#define PIO_PA31D_PWMC1_PWMH2 (1u << 31)
#define PIO_PD5B_PWMC1_PWMH2 (1u << 5)
#define PIO_PA8A_PWMC1_PWMH3 (1u << 8)
#define PIO_PD7B_PWMC1_PWMH3 (1u << 7)
#define PIO_PA11C_PWMC1_PWML0 (1u << 11)
#define PIO_PD0B_PWMC1_PWML0 (1u << 0)
#define PIO_PA13C_PWMC1_PWML1 (1u << 13)
#define PIO_PD2B_PWMC1_PWML1 (1u << 2)
#define PIO_PA23D_PWMC1_PWML2 (1u << 23)
#define PIO_PD4B_PWMC1_PWML2 (1u << 4)
#define PIO_PA5A_PWMC1_PWML3 (1u << 5)
#define PIO_PD6B_PWMC1_PWML3 (1u << 6)

#define PIO_PA11A_QCS (1u << 11)
#define PIO_PA13A_QIO0 (1u << 13)
#define PIO_PA12A_QIO1 (1u << 12)
#define PIO_PA17A_QIO2 (1u << 17)
#define PIO_PD31A_QIO3 (1u << 31)
#define PIO_PA14A_QSCK (1u << 14)

#define PIO_PD20B_SPI0_MISO (1u << 20)
#define PIO_PD21B_SPI0_MOSI (1u << 21)
#define PIO_PB2D_SPI0_NPCS0 (1u << 2)
#define PIO_PA31A_SPI0_NPCS1 (1u << 31)
#define PIO_PD25B_SPI0_NPCS1 (1u << 25)
#define PIO_PD12C_SPI0_NPCS2 (1u << 12)
#define PIO_PD27B_SPI0_NPCS3 (1u << 27)
#define PIO_PD22B_SPI0_SPCK (1u << 22)

#define PIO_PC26C_SPI1_MISO (1u << 26)
#define PIO_PC27C_SPI1_MOSI (1u << 27)
#define PIO_PC25C_SPI1_NPCS0 (1u << 25)
#define PIO_PC28C_SPI1_NPCS1 (1u << 28)
#define PIO_PD0C_SPI1_NPCS1 (1u << 0)
#define PIO_PC29C_SPI1_NPCS2 (1u << 29)
#define PIO_PD1C_SPI1_NPCS2 (1u << 1)
#define PIO_PC30C_SPI1_NPCS3 (1u << 30)
#define PIO_PD2C_SPI1_NPCS3 (1u << 2)
#define PIO_PC24C_SPI1_SPCK (1u << 24)

#define PIO_PA10C_RD (1u << 10)
#define PIO_PD24B_RF (1u << 24)
#define PIO_PA22A_RK (1u << 22)
#define PIO_PB5D_TD (1u << 5)
#define PIO_PD10C_TD (1u << 10)
#define PIO_PD26B_TD (1u << 26)
#define PIO_PB0D_TF (1u << 0)
#define PIO_PB1D_TK (1u << 1)

#define PIO_PA4B_TCLK0 (1u << 4)
#define PIO_PA28B_TCLK1 (1u << 28)
#define PIO_PA29B_TCLK2 (1u << 29)
#define PIO_PA0B_TIOA0 (1u << 0)
#define PIO_PA15B_TIOA1 (1u << 15)
#define PIO_PA26B_TIOA2 (1u << 26)
#define PIO_PA1B_TIOB0 (1u << 1)
#define PIO_PA16B_TIOB1 (1u << 16)
#define PIO_PA27B_TIOB2 (1u << 27)

#define PIO_PC25B_TCLK3 (1u << 25)
#define PIO_PC28B_TCLK4 (1u << 28)
#define PIO_PC31B_TCLK5 (1u << 31)
#define PIO_PC23B_TIOA3 (1u << 23)
#define PIO_PC26B_TIOA4 (1u << 26)
#define PIO_PC29B_TIOA5 (1u << 29)
#define PIO_PC24B_TIOB3 (1u << 24)
#define PIO_PC27B_TIOB4 (1u << 27)
#define PIO_PC30B_TIOB5 (1u << 30)

#define PIO_PC7B_TCLK6 (1u << 7)
#define PIO_PC10B_TCLK7 (1u << 10)
#define PIO_PC14B_TCLK8 (1u << 14)
#define PIO_PC5B_TIOA6 (1u << 5)
#define PIO_PC8B_TIOA7 (1u << 8)
#define PIO_PC11B_TIOA8 (1u << 11)
#define PIO_PC6B_TIOB6 (1u << 6)
#define PIO_PC9B_TIOB7 (1u << 9)
#define PIO_PC12B_TIOB8 (1u << 12)

#define PIO_PE5B_TCLK10 (1u << 5)
#define PIO_PD24C_TCLK11 (1u << 24)
#define PIO_PE2B_TCLK9 (1u << 2)
#define PIO_PE3B_TIOA10 (1u << 3)
#define PIO_PD21C_TIOA11 (1u << 21)
#define PIO_PE0B_TIOA9 (1u << 0)
#define PIO_PE4B_TIOB10 (1u << 4)
#define PIO_PD22C_TIOB11 (1u << 22)
#define PIO_PE1B_TIOB9 (1u << 1)

#define PIO_PA4A_TWCK0 (1u << 4)
#define PIO_PA3A_TWD0 (1u << 3)

#define PIO_PB5A_TWCK1 (1u << 5)
#define PIO_PB4A_TWD1 (1u << 4)

#define PIO_PD28C_TWCK2 (1u << 28)
#define PIO_PD27C_TWD2 (1u << 27)

#define PIO_PA9A_URXD0 (1u << 9)
#define PIO_PA10A_UTXD0 (1u << 10)

#define PIO_PA5C_URXD1 (1u << 5)
#define PIO_PA4C_UTXD1 (1u << 4)
#define PIO_PA6C_UTXD1 (1u << 6)
#define PIO_PD26D_UTXD1 (1u << 26)

#define PIO_PD25C_URXD2 (1u << 25)
#define PIO_PD26C_UTXD2 (1u << 26)

#define PIO_PD28A_URXD3 (1u << 28)
#define PIO_PD30A_UTXD3 (1u << 30)
#define PIO_PD31B_UTXD3 (1u << 31)

#define PIO_PD18C_URXD4 (1u << 18)
#define PIO_PD3C_UTXD4 (1u << 3)
#define PIO_PD19C_UTXD4 (1u << 19)

#define PIO_PB2C_CTS0 (1u << 2)
#define PIO_PD0D_DCD0 (1u << 0)
#define PIO_PD2D_DSR0 (1u << 2)
#define PIO_PD1D_DTR0 (1u << 1)
#define PIO_PD3D_RI0 (1u << 3)
#define PIO_PB3C_RTS0 (1u << 3)
#define PIO_PB0C_RXD0 (1u << 0)
#define PIO_PB13C_SCK0 (1u << 13)
#define PIO_PB1C_TXD0 (1u << 1)

#define PIO_PA25A_CTS1 (1u << 25)
#define PIO_PA26A_DCD1 (1u << 26)
#define PIO_PA28A_DSR1 (1u << 28)
#define PIO_PA27A_DTR1 (1u << 27)
#define PIO_PA3B_LONCOL1 (1u << 3)
#define PIO_PA29A_RI1 (1u << 29)
#define PIO_PA24A_RTS1 (1u << 24)
#define PIO_PA21A_RXD1 (1u << 21)
#define PIO_PA23A_SCK1 (1u << 23)
#define PIO_PB4D_TXD1 (1u << 4)

#define PIO_PD19B_CTS2 (1u << 19)
#define PIO_PD4D_DCD2 (1u << 4)
#define PIO_PD6D_DSR2 (1u << 6)
#define PIO_PD5D_DTR2 (1u << 5)
#define PIO_PD7D_RI2 (1u << 7)
#define PIO_PD18B_RTS2 (1u << 18)
#define PIO_PD15B_RXD2 (1u << 15)
#define PIO_PD17B_SCK2 (1u << 17)
#define PIO_PD16B_TXD2 (1u << 16)

#define PIO_PA0_IDX 0
#define PIO_PA1_IDX 1
#define PIO_PA2_IDX 2
#define PIO_PA3_IDX 3
#define PIO_PA4_IDX 4
#define PIO_PA5_IDX 5
#define PIO_PA6_IDX 6
#define PIO_PA7_IDX 7
#define PIO_PA8_IDX 8
#define PIO_PA9_IDX 9
#define PIO_PA10_IDX 10
#define PIO_PA11_IDX 11
#define PIO_PA12_IDX 12
#define PIO_PA13_IDX 13
#define PIO_PA14_IDX 14
#define PIO_PA15_IDX 15
#define PIO_PA16_IDX 16
#define PIO_PA17_IDX 17
#define PIO_PA18_IDX 18
#define PIO_PA19_IDX 19
#define PIO_PA20_IDX 20
#define PIO_PA21_IDX 21
#define PIO_PA22_IDX 22
#define PIO_PA23_IDX 23
#define PIO_PA24_IDX 24
#define PIO_PA25_IDX 25
#define PIO_PA26_IDX 26
#define PIO_PA27_IDX 27
#define PIO_PA28_IDX 28
#define PIO_PA29_IDX 29
#define PIO_PA30_IDX 30
#define PIO_PA31_IDX 31
#define PIO_PB0_IDX 32
#define PIO_PB1_IDX 33
#define PIO_PB2_IDX 34
#define PIO_PB3_IDX 35
#define PIO_PB4_IDX 36
#define PIO_PB5_IDX 37
#define PIO_PB6_IDX 38
#define PIO_PB7_IDX 39
#define PIO_PB8_IDX 40
#define PIO_PB9_IDX 41
#define PIO_PB12_IDX 44
#define PIO_PB13_IDX 45
#define PIO_PC0_IDX 64
#define PIO_PC1_IDX 65
#define PIO_PC2_IDX 66
#define PIO_PC3_IDX 67
#define PIO_PC4_IDX 68
#define PIO_PC5_IDX 69
#define PIO_PC6_IDX 70
#define PIO_PC7_IDX 71
#define PIO_PC8_IDX 72
#define PIO_PC9_IDX 73
#define PIO_PC10_IDX 74
#define PIO_PC11_IDX 75
#define PIO_PC12_IDX 76
#define PIO_PC13_IDX 77
#define PIO_PC14_IDX 78
#define PIO_PC15_IDX 79
#define PIO_PC16_IDX 80
#define PIO_PC17_IDX 81
#define PIO_PC18_IDX 82
#define PIO_PC19_IDX 83
#define PIO_PC20_IDX 84
#define PIO_PC21_IDX 85
#define PIO_PC22_IDX 86
#define PIO_PC23_IDX 87
#define PIO_PC24_IDX 88
#define PIO_PC25_IDX 89
#define PIO_PC26_IDX 90
#define PIO_PC27_IDX 91
#define PIO_PC28_IDX 92
#define PIO_PC29_IDX 93
#define PIO_PC30_IDX 94
#define PIO_PC31_IDX 95
#define PIO_PD0_IDX 96
#define PIO_PD1_IDX 97
#define PIO_PD2_IDX 98
#define PIO_PD3_IDX 99
#define PIO_PD4_IDX 100
#define PIO_PD5_IDX 101
#define PIO_PD6_IDX 102
#define PIO_PD7_IDX 103
#define PIO_PD8_IDX 104
#define PIO_PD9_IDX 105
#define PIO_PD10_IDX 106
#define PIO_PD11_IDX 107
#define PIO_PD12_IDX 108
#define PIO_PD13_IDX 109
#define PIO_PD14_IDX 110
#define PIO_PD15_IDX 111
#define PIO_PD16_IDX 112
#define PIO_PD17_IDX 113
#define PIO_PD18_IDX 114
#define PIO_PD19_IDX 115
#define PIO_PD20_IDX 116
#define PIO_PD21_IDX 117
#define PIO_PD22_IDX 118
#define PIO_PD23_IDX 119
#define PIO_PD24_IDX 120
#define PIO_PD25_IDX 121
#define PIO_PD26_IDX 122
#define PIO_PD27_IDX 123
#define PIO_PD28_IDX 124
#define PIO_PD29_IDX 125
#define PIO_PD30_IDX 126
#define PIO_PD31_IDX 127
#define PIO_PE0_IDX 128
#define PIO_PE1_IDX 129
#define PIO_PE2_IDX 130
#define PIO_PE3_IDX 131
#define PIO_PE4_IDX 132
#define PIO_PE5_IDX 133
# 628 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h" 2






#define IFLASH_SIZE (0x200000u)
#define IFLASH_PAGE_SIZE (512u)
#define IFLASH_LOCK_REGION_SIZE (16384u)
#define IFLASH_NB_OF_PAGES (4096u)
#define IFLASH_NB_OF_LOCK_BITS (128u)
#define IRAM_SIZE (0x60000u)

#define QSPIMEM_ADDR (0x80000000u)
#define AXIMX_ADDR (0xA0000000u)
#define ITCM_ADDR (0x00000000u)
#define IFLASH_ADDR (0x00400000u)
#define IROM_ADDR (0x00800000u)
#define DTCM_ADDR (0x20000000u)
#define IRAM_ADDR (0x20400000u)
#define EBI_CS0_ADDR (0x60000000u)
#define EBI_CS1_ADDR (0x61000000u)
#define EBI_CS2_ADDR (0x62000000u)
#define EBI_CS3_ADDR (0x63000000u)
#define SDRAM_CS_ADDR (0x70000000u)
#define USBHS_RAM_ADDR (0xA0100000u)





#define CHIP_JTAGID (0x05B3D03FUL)
#define CHIP_CIDR (0xA1220E00UL)
#define CHIP_EXID (0x00000002UL)
# 670 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71q21.h"
#define CHIP_FREQ_SLCK_RC_MIN (20000UL)
#define CHIP_FREQ_SLCK_RC (32000UL)
#define CHIP_FREQ_SLCK_RC_MAX (44000UL)
#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL)
#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL)
#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL)
#define CHIP_FREQ_CPU_MAX (300000000UL)
#define CHIP_FREQ_XTAL_32K (32768UL)
#define CHIP_FREQ_XTAL_12M (12000000UL)


#define CHIP_FREQ_FWS_0 (26000000UL)
#define CHIP_FREQ_FWS_1 (52000000UL)
#define CHIP_FREQ_FWS_2 (78000000UL)
#define CHIP_FREQ_FWS_3 (104000000UL)
#define CHIP_FREQ_FWS_4 (131000000UL)
#define CHIP_FREQ_FWS_5 (150000000UL)
# 51 "C:\\SAMV71x\\hal\\libchip_samv7\\include\\samv7/samv71.h" 2
# 31 "C:\\SAMV71x\\bsp\\libboard_samv7-ek\\resources\\system_sam.c" 2
# 43 "C:\\SAMV71x\\bsp\\libboard_samv7-ek\\resources\\system_sam.c"
#define SYS_BOARD_OSCOUNT (CKGR_MOR_MOSCXTST(0x8U))
#define SYS_BOARD_PLLAR (CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0x18U) | CKGR_PLLAR_PLLACOUNT(0x3fU) | CKGR_PLLAR_DIVA(0x1U))


#define SYS_BOARD_MCKR (PMC_MCKR_PRES_CLK_1 | PMC_MCKR_CSS_PLLA_CLK | PMC_MCKR_MDIV_PCK_DIV2)


uint32_t SystemCoreClock = (4000000UL);
#define USBCLK_DIV 10





 void SystemInit( void )
{
 uint32_t read_MOR;

 ((Efc *)0x400E0C00U)->EEFC_FMR = (((0xfu << 8) & ((5) << 8)));






 read_MOR = ((Pmc *)0x400E0600U)->CKGR_MOR;

 read_MOR |= ((0x37u << 16) |(0x1u << 26));
 ((Pmc *)0x400E0600U)->CKGR_MOR = read_MOR;


 if ( (((Supc *)0x400E1810U)->SUPC_SR & (0x1u << 7)) != (0x1u << 7) )
 {
  ((Supc *)0x400E1810U)->SUPC_CR = (0xA5u << 24) | (0x1u << 3);

  while( !(((Supc *)0x400E1810U)->SUPC_SR & (0x1u << 7)) );
 }


 if ( !(((Pmc *)0x400E0600U)->CKGR_MOR & (0x1u << 24)) )
 {
   ((Pmc *)0x400E0600U)->CKGR_MOR = (0x37u << 16) | ((((0xffu << 8) & ((0x8U) << 8))))
     | (0x1u << 3) | (0x1u << 0);

   while ( !(((Pmc *)0x400E0600U)->PMC_SR & (0x1u << 0)) )
   {
   }
 }


 ((Pmc *)0x400E0600U)->CKGR_MOR = (0x37u << 16) | ((((0xffu << 8) & ((0x8U) << 8))))
     | (0x1u << 3) | (0x1u << 0) | (0x1u << 24);

 while ( !(((Pmc *)0x400E0600U)->PMC_SR & (0x1u << 16)) )
 {
 }

 ((Pmc *)0x400E0600U)->PMC_MCKR = (((Pmc *)0x400E0600U)->PMC_MCKR & ~(uint32_t)(0x3u << 0))
     | (0x1u << 0);

 while ( !(((Pmc *)0x400E0600U)->PMC_SR & (0x1u << 3)) )
 {
 }


 ((Pmc *)0x400E0600U)->CKGR_PLLAR = ((0x1u << 29) | (((0x7ffu << 16) & ((0x18U) << 16))) | (((0x3fu << 8) & ((0x3fU) << 8))) | (((0xffu << 0) & ((0x1U) << 0))));
 while ( !(((Pmc *)0x400E0600U)->PMC_SR & (0x1u << 1)) )
 {
 }


 ((Pmc *)0x400E0600U)->PMC_MCKR = (((0x0u << 4) | (0x2u << 0) | (0x1u << 8)) & ~(0x3u << 0)) | (0x1u << 0);
 while ( !(((Pmc *)0x400E0600U)->PMC_SR & (0x1u << 3)) )
 {
 }


 ((Pmc *)0x400E0600U)->PMC_MCKR = ((0x0u << 4) | (0x2u << 0) | (0x1u << 8));
 while ( !(((Pmc *)0x400E0600U)->PMC_SR & (0x1u << 3)) )
 {
 }

 SystemCoreClock = (300000000UL);
}

void SystemCoreClockUpdate( void )
{

 switch (((Pmc *)0x400E0600U)->PMC_MCKR & (uint32_t) (0x3u << 0))
 {
 case (0x0u << 0):
  if ( ((Supc *)0x400E1810U)->SUPC_SR & (0x1u << 7) )
  {
  SystemCoreClock = (32768UL);
  }
  else
  {
  SystemCoreClock = (32000UL);
  }
  break;

 case (0x1u << 0):
  if ( ((Pmc *)0x400E0600U)->CKGR_MOR & (0x1u << 24) )
  {
  SystemCoreClock = (12000000UL);
  }
  else
  {
  SystemCoreClock = (4000000UL);

   switch ( ((Pmc *)0x400E0600U)->CKGR_MOR & (0x7u << 4) )
   {
   case (0x0u << 4):
    break;

   case (0x1u << 4):
    SystemCoreClock *= 2U;
    break;

   case (0x2u << 4):
    SystemCoreClock *= 3U;
    break;

   default:
    break;
   }
  }
 break;

 case (0x2u << 0):
  if ( ((Pmc *)0x400E0600U)->CKGR_MOR & (0x1u << 24) )
  {
   SystemCoreClock = (12000000UL) ;
  }
  else
  {
   SystemCoreClock = (4000000UL);

   switch ( ((Pmc *)0x400E0600U)->CKGR_MOR & (0x7u << 4) )
   {
   case (0x0u << 4):
    break;

   case (0x1u << 4):
    SystemCoreClock *= 2U;
    break;

   case (0x2u << 4):
    SystemCoreClock *= 3U;
    break;

   default:
    break;
   }
  }

  if ( (uint32_t) (((Pmc *)0x400E0600U)->PMC_MCKR & (uint32_t) (0x3u << 0))
      == (0x2u << 0) )
  {
   SystemCoreClock *= ((((((Pmc *)0x400E0600U)->CKGR_PLLAR) & (0x7ffu << 16))
       >> 16) + 1U);
   SystemCoreClock /= ((((((Pmc *)0x400E0600U)->CKGR_PLLAR) & (0xffu << 0))
       >> 0));
  }
 break;

 default:
 break;
 }

 if ( (((Pmc *)0x400E0600U)->PMC_MCKR & (0x7u << 4)) == (0x7u << 4) )
 {
  SystemCoreClock /= 3U;
 }
 else
 {
  SystemCoreClock >>= ((((Pmc *)0x400E0600U)->PMC_MCKR & (0x7u << 4))
      >> 4);
 }
}



void system_init_flash( uint32_t ul_clk )
{

 if ( ul_clk < (26000000UL) )
 {
  ((Efc *)0x400E0C00U)->EEFC_FMR = (((0xfu << 8) & ((0) << 8)))|(0x1u << 26);
 }
 else
 {
  if (ul_clk < (52000000UL))
  {
  ((Efc *)0x400E0C00U)->EEFC_FMR = (((0xfu << 8) & ((1) << 8)))|(0x1u << 26);
  }
  else
  {
   if (ul_clk < (78000000UL))
   {
   ((Efc *)0x400E0C00U)->EEFC_FMR = (((0xfu << 8) & ((2) << 8)))|(0x1u << 26);
   }
   else
   {
    if ( ul_clk < (104000000UL) )
    {
     ((Efc *)0x400E0C00U)->EEFC_FMR = (((0xfu << 8) & ((3) << 8)))|(0x1u << 26);
    }
    else
    {
     if ( ul_clk < (131000000UL) )
     {
      ((Efc *)0x400E0C00U)->EEFC_FMR = (((0xfu << 8) & ((4) << 8)))|(0x1u << 26);
     }
     else
     {
      ((Efc *)0x400E0C00U)->EEFC_FMR = (((0xfu << 8) & ((5) << 8)))|(0x1u << 26);
     }
    }
   }
  }
 }
}







void sysclk_enable_usb(void)
{

    ((Pmc *)0x400E0600U)->PMC_SCDR = (0x1u << 5);


    ((Pmc *)0x400E0600U)->CKGR_UCKR = (0x1u << 16) | (((0xfu << 20) & ((0xF) << 20)));

    while( !(((Pmc *)0x400E0600U)->PMC_SR & (0x1u << 6)) );


    ((Pmc *)0x400E0600U)->PMC_USB = ((0x1u << 0) | (((0xfu << 8) & ((10 - 1) << 8))) );

    ((Pmc *)0x400E0600U)->PMC_SCER = (0x1u << 5);
}
# 297 "C:\\SAMV71x\\bsp\\libboard_samv7-ek\\resources\\system_sam.c"
void sysclk_disable_usb(void)
{

    ((Pmc *)0x400E0600U)->PMC_SCDR = (0x1u << 5);


    ((Pmc *)0x400E0600U)->CKGR_UCKR = (0x1u << 16) | (((0xfu << 20) & ((0xF) << 20)));

    while( !(((Pmc *)0x400E0600U)->PMC_SR & (0x1u << 6)) );


    ((Pmc *)0x400E0600U)->PMC_USB = ((0x1u << 0) | (((0xfu << 8) & ((10 - 1) << 8))) );


}
