/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [22:0] celloutsig_0_27z;
  reg [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [27:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [18:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [40:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[181] : in_data[160];
  assign celloutsig_1_12z = celloutsig_1_1z ? celloutsig_1_6z : celloutsig_1_10z;
  assign celloutsig_1_0z = in_data[185] | ~(in_data[170]);
  assign celloutsig_1_3z = celloutsig_1_2z[31] | ~(celloutsig_1_0z);
  assign celloutsig_1_4z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_2z[18] | ~(celloutsig_1_2z[5]);
  assign celloutsig_1_8z = celloutsig_1_1z | ~(in_data[188]);
  assign celloutsig_1_9z = celloutsig_1_0z | ~(celloutsig_1_5z);
  assign celloutsig_1_18z = celloutsig_1_12z | ~(celloutsig_1_17z[2]);
  assign celloutsig_0_13z = celloutsig_0_12z[4] | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_14z = celloutsig_0_13z | ~(celloutsig_0_6z[9]);
  assign celloutsig_1_17z = { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_6z } + { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_9z = { in_data[78:76], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z } + { in_data[81], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_17z = in_data[59:55] + { celloutsig_0_16z[1], celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_24z[7:3], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_11z } + { celloutsig_0_16z[4:3], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[61:59] / { 1'h1, in_data[91:90] };
  assign celloutsig_1_2z = { in_data[186:147], celloutsig_1_0z } / { 1'h1, in_data[132:97], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_2z[40:27], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_11z } / { 1'h1, celloutsig_1_13z[4:0], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z } / { 1'h1, celloutsig_1_2z[1:0], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_6z = { in_data[17:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } / { 1'h1, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[72:64], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_17z[4:1], celloutsig_0_17z } / { 1'h1, celloutsig_0_17z[0], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_9z[2:0], celloutsig_0_2z, celloutsig_0_4z } / { 1'h1, celloutsig_0_24z[5:1], celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_7z = | { celloutsig_0_6z[9:7], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_18z = | celloutsig_0_17z[3:0];
  assign celloutsig_1_6z = in_data[167] & celloutsig_1_5z;
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_2z[2];
  assign celloutsig_0_40z = | celloutsig_0_27z[13:5];
  assign celloutsig_0_41z = | { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_6z[16:13], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z[22], celloutsig_1_1z };
  assign celloutsig_0_10z = | { celloutsig_0_8z, celloutsig_0_3z, in_data[79:73] };
  assign celloutsig_0_11z = | { celloutsig_0_7z, celloutsig_0_6z[20:19], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_15z = | { celloutsig_0_5z, celloutsig_0_0z[0] };
  assign celloutsig_0_1z = ^ in_data[86:79];
  assign celloutsig_0_5z = celloutsig_0_0z - { celloutsig_0_2z[1:0], celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_2z[12], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_11z } ~^ { in_data[155:153], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_12z[2:0], celloutsig_0_5z } ~^ { in_data[49], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_20z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_20z = celloutsig_0_9z;
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_2z = in_data[50:47];
  assign celloutsig_0_3z = ~((celloutsig_0_2z[3] & celloutsig_0_1z) | (celloutsig_0_0z[0] & celloutsig_0_1z));
  assign celloutsig_1_7z = ~((celloutsig_1_2z[7] & celloutsig_1_3z) | (celloutsig_1_5z & celloutsig_1_3z));
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_2z[30]) | (in_data[163] & celloutsig_1_3z));
  assign celloutsig_1_16z = ~((celloutsig_1_14z[9] & in_data[147]) | (celloutsig_1_10z & celloutsig_1_1z));
  assign celloutsig_0_8z = ~((celloutsig_0_6z[14] & in_data[12]) | (celloutsig_0_5z[0] & celloutsig_0_2z[2]));
  assign celloutsig_0_21z = ~((celloutsig_0_13z & celloutsig_0_6z[5]) | (celloutsig_0_18z & celloutsig_0_12z[7]));
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
