$date
  Tue Apr 18 00:32:31 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_semafor $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # t1 $end
$var reg 1 $ t2 $end
$var reg 1 % t3 $end
$var reg 2 & output[1:0] $end
$scope module hac $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$var reg 1 ) t1 $end
$var reg 1 * t2 $end
$var reg 1 + t3 $end
$var reg 2 , output[1:0] $end
$comment present_state is not handled $end
$comment next_state is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
b11 &
0'
1(
0)
0*
0+
b11 ,
#5000000
1!
1'
#10000000
0!
0'
#15000000
1!
0"
b00 &
1'
0(
b00 ,
#20000000
0!
0'
#25000000
1!
b01 &
1'
b01 ,
#30000000
0!
0'
#35000000
1!
b10 &
1'
b10 ,
#40000000
0!
0'
#45000000
1!
b00 &
1'
b00 ,
#50000000
0!
0'
#55000000
1!
b01 &
1'
b01 ,
#60000000
0!
0'
#65000000
1!
b10 &
1'
b10 ,
#70000000
0!
0'
#75000000
1!
b00 &
1'
b00 ,
#80000000
0!
0'
#85000000
1!
1#
1'
1)
#90000000
0!
0'
#95000000
1!
1'
#100000000
0!
0'
#105000000
1!
0#
b01 &
1'
0)
b01 ,
#110000000
0!
0'
#115000000
1!
1$
1'
1*
#120000000
0!
0'
#125000000
1!
0$
b10 &
1'
0*
b10 ,
#130000000
0!
0'
#135000000
1!
1%
1'
1+
#140000000
0!
0'
#145000000
1!
1'
#150000000
0!
0'
#155000000
1!
0%
b00 &
1'
0+
b00 ,
#160000000
0!
0'
#165000000
