<!DOCTYPE html>
<html>

<head>
    <title>DFModel Results</title>
</head>
<style>
    .pdf {
        width: 100%;
        aspect-ratio: 4 / 3;
    }

    .pdf,
    html,
    body {
        height: 100%;
        margin: 0;
        padding: 0;
    }

    h3 {
        text-align: left;
    }

    h1 {
		text-align: center;
    }
</style>

<body>
	<h1>DFModel Design Space Exploration Results<h1>
	
	<h3><a id="LLM_heatmap">Fig. 1: For GPT3 1T, heatmaps showing throughput utilization, cost efficiency, and power efficiency for a complete design space of four accelerators, five interconnection topologies, and four combinations of memory/interconnect technologies.</a></h3>
    <img src="LLM_heatmap.png" alt="LLM_heatmap" width="1400" height="1000">
	
	<h3><a id="profiler_LLM">Fig. 2: For GPT3 1T, latency breakdown of each design point in the complete design space of four accelerators, five interconnection topologies, and four combinations of memory/interconnect technologies.</a></h3>
	<img src="profiler_LLM.png" alt="profiler_LLM" width="1400" height="400">
	
	<h3><a id="DLRM_heatmap">Fig. 3: For DLRM 793B, heatmaps showing throughput utilization, cost efficiency, and power efficiency for a complete design space of four accelerators, five interconnection topologies, and four combinations of memory/interconnect technologies.</a></h3>
	<img src="DLRM_heatmap.png" alt="DLRM_heatmap" width="1400" height="1000">
	
	<h3><a id="profiler_DLRM">Fig. 4: For DLRM 793B,, latency breakdown of each design point in the complete design space of four accelerators, five interconnection topologies, and four combinations of memory/interconnect technologies.</a></h3>
	<img src="profiler_DLRM.png" alt="profiler_DLRM" width="1400" height="400">
	
	<h3><a id="HPL_heatmap">Fig. 5: For 5M x 5M matrix HPL, heatmaps showing throughput utilization, cost efficiency, and power efficiency for a complete design space of four accelerators, five interconnection topologies, and four combinations of memory/interconnect technologies.</a></h3>
	<img src="HPL_heatmap.png" alt="HPL_heatmap" width="1400" height="1000">
	
	<h3><a id="profiler_HPL">Fig. 6: For 5M x 5M matrix HPL, latency breakdown of each design point in the complete design space of four accelerators, five interconnection topologies, and four combinations of memory/interconnect technologies.</a></h3>
	<img src="profiler_HPL.png" alt="profiler_HPL" width="1400" height="400">
	
	<h3><a id="FFT_heatmap">Fig. 7: For 1T-point FFT, heatmaps showing throughput utilization, cost efficiency, and power efficiency for a complete design space of four accelerators, five interconnection topologies, and four combinations of memory/interconnect technologies.</a></h3>
	<img src="FFT_heatmap.png" alt="FFT_heatmap" width="1400" height="1000">
	
	<h3><a id="profiler_FFT">Fig. 8: For 1T-point FFT, latency breakdown of each design point in the complete design space of four accelerators, five interconnection topologies, and four combinations of memory/interconnect technologies.</h3></a>
	<img src="profiler_FFT.png" alt="profiler_FFT" width="1400" height="400">
	
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	<br>
	
</body>

</html>
