
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.11

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: transfer_count[3][0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transfer_count[3][0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[3][0]$_SDFF_PN0_/CK (DFF_X1)
     2    5.57    0.02    0.07    0.07 v transfer_count[3][0]$_SDFF_PN0_/QN (DFF_X1)
                                         _1763_ (net)
                  0.02    0.00    0.07 v _3160_/A1 (NAND2_X1)
     1    1.81    0.01    0.02    0.09 ^ _3160_/ZN (NAND2_X1)
                                         _0993_ (net)
                  0.01    0.00    0.09 ^ _3162_/B1 (AOI21_X1)
     1    1.35    0.01    0.01    0.10 v _3162_/ZN (AOI21_X1)
                                         _0149_ (net)
                  0.01    0.00    0.10 v transfer_count[3][0]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ transfer_count[3][0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: transfer_count[2][1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[2][4]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[2][1]$_SDFF_PN0_/CK (DFF_X2)
     4   14.83    0.02    0.12    0.12 ^ transfer_count[2][1]$_SDFF_PN0_/Q (DFF_X2)
                                         transfer_count[2][1] (net)
                  0.02    0.00    0.12 ^ _3287_/B (HA_X1)
     3    9.83    0.03    0.05    0.18 ^ _3287_/CO (HA_X1)
                                         _1469_ (net)
                  0.03    0.00    0.18 ^ _2477_/A2 (NAND3_X2)
     3    8.47    0.02    0.03    0.21 v _2477_/ZN (NAND3_X2)
                                         _0520_ (net)
                  0.02    0.00    0.21 v _2478_/A3 (OR3_X1)
     2    5.21    0.02    0.09    0.31 v _2478_/ZN (OR3_X1)
                                         _0521_ (net)
                  0.02    0.00    0.31 v _2479_/A (BUF_X4)
    10   32.65    0.01    0.04    0.34 v _2479_/Z (BUF_X4)
                                         _0522_ (net)
                  0.01    0.00    0.34 v _2509_/A3 (NOR4_X2)
     3    6.23    0.06    0.09    0.44 ^ _2509_/ZN (NOR4_X2)
                                         _0537_ (net)
                  0.06    0.00    0.44 ^ _2510_/B (XNOR2_X1)
     1    3.57    0.03    0.05    0.49 ^ _2510_/ZN (XNOR2_X1)
                                         _1519_ (net)
                  0.03    0.00    0.49 ^ _3304_/B (HA_X1)
     3    7.55    0.05    0.08    0.57 ^ _3304_/S (HA_X1)
                                         _1521_ (net)
                  0.05    0.00    0.57 ^ _1934_/A3 (NAND4_X2)
     3    7.27    0.03    0.05    0.61 v _1934_/ZN (NAND4_X2)
                                         _1145_ (net)
                  0.03    0.00    0.61 v _1950_/A1 (OR2_X2)
     2    8.31    0.01    0.06    0.67 v _1950_/ZN (OR2_X2)
                                         _1161_ (net)
                  0.01    0.00    0.67 v _1964_/A1 (NOR4_X4)
     3   14.07    0.06    0.07    0.74 ^ _1964_/ZN (NOR4_X4)
                                         _1175_ (net)
                  0.06    0.00    0.74 ^ _2468_/C1 (AOI211_X2)
     2    8.32    0.02    0.03    0.77 v _2468_/ZN (AOI211_X2)
                                         _0517_ (net)
                  0.02    0.00    0.77 v _2471_/A2 (OR3_X1)
     1    1.18    0.01    0.08    0.85 v _2471_/ZN (OR3_X1)
                                         _0018_ (net)
                  0.01    0.00    0.85 v channel_state[2][4]$_DFF_P_/D (DFF_X2)
                                  0.85   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ channel_state[2][4]$_DFF_P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: transfer_count[2][1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[2][4]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[2][1]$_SDFF_PN0_/CK (DFF_X2)
     4   14.83    0.02    0.12    0.12 ^ transfer_count[2][1]$_SDFF_PN0_/Q (DFF_X2)
                                         transfer_count[2][1] (net)
                  0.02    0.00    0.12 ^ _3287_/B (HA_X1)
     3    9.83    0.03    0.05    0.18 ^ _3287_/CO (HA_X1)
                                         _1469_ (net)
                  0.03    0.00    0.18 ^ _2477_/A2 (NAND3_X2)
     3    8.47    0.02    0.03    0.21 v _2477_/ZN (NAND3_X2)
                                         _0520_ (net)
                  0.02    0.00    0.21 v _2478_/A3 (OR3_X1)
     2    5.21    0.02    0.09    0.31 v _2478_/ZN (OR3_X1)
                                         _0521_ (net)
                  0.02    0.00    0.31 v _2479_/A (BUF_X4)
    10   32.65    0.01    0.04    0.34 v _2479_/Z (BUF_X4)
                                         _0522_ (net)
                  0.01    0.00    0.34 v _2509_/A3 (NOR4_X2)
     3    6.23    0.06    0.09    0.44 ^ _2509_/ZN (NOR4_X2)
                                         _0537_ (net)
                  0.06    0.00    0.44 ^ _2510_/B (XNOR2_X1)
     1    3.57    0.03    0.05    0.49 ^ _2510_/ZN (XNOR2_X1)
                                         _1519_ (net)
                  0.03    0.00    0.49 ^ _3304_/B (HA_X1)
     3    7.55    0.05    0.08    0.57 ^ _3304_/S (HA_X1)
                                         _1521_ (net)
                  0.05    0.00    0.57 ^ _1934_/A3 (NAND4_X2)
     3    7.27    0.03    0.05    0.61 v _1934_/ZN (NAND4_X2)
                                         _1145_ (net)
                  0.03    0.00    0.61 v _1950_/A1 (OR2_X2)
     2    8.31    0.01    0.06    0.67 v _1950_/ZN (OR2_X2)
                                         _1161_ (net)
                  0.01    0.00    0.67 v _1964_/A1 (NOR4_X4)
     3   14.07    0.06    0.07    0.74 ^ _1964_/ZN (NOR4_X4)
                                         _1175_ (net)
                  0.06    0.00    0.74 ^ _2468_/C1 (AOI211_X2)
     2    8.32    0.02    0.03    0.77 v _2468_/ZN (AOI211_X2)
                                         _0517_ (net)
                  0.02    0.00    0.77 v _2471_/A2 (OR3_X1)
     1    1.18    0.01    0.08    0.85 v _2471_/ZN (OR3_X1)
                                         _0018_ (net)
                  0.01    0.00    0.85 v channel_state[2][4]$_DFF_P_/D (DFF_X2)
                                  0.85   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ channel_state[2][4]$_DFF_P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.13350269198417664

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6724

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
11.339714050292969

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7078

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: transfer_count[2][1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[2][4]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ transfer_count[2][1]$_SDFF_PN0_/CK (DFF_X2)
   0.12    0.12 ^ transfer_count[2][1]$_SDFF_PN0_/Q (DFF_X2)
   0.06    0.18 ^ _3287_/CO (HA_X1)
   0.03    0.21 v _2477_/ZN (NAND3_X2)
   0.09    0.31 v _2478_/ZN (OR3_X1)
   0.04    0.34 v _2479_/Z (BUF_X4)
   0.09    0.44 ^ _2509_/ZN (NOR4_X2)
   0.05    0.49 ^ _2510_/ZN (XNOR2_X1)
   0.08    0.57 ^ _3304_/S (HA_X1)
   0.05    0.61 v _1934_/ZN (NAND4_X2)
   0.06    0.67 v _1950_/ZN (OR2_X2)
   0.07    0.74 ^ _1964_/ZN (NOR4_X4)
   0.03    0.77 v _2468_/ZN (AOI211_X2)
   0.08    0.85 v _2471_/ZN (OR3_X1)
   0.00    0.85 v channel_state[2][4]$_DFF_P_/D (DFF_X2)
           0.85   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ channel_state[2][4]$_DFF_P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.85   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: transfer_count[3][0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transfer_count[3][0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ transfer_count[3][0]$_SDFF_PN0_/CK (DFF_X1)
   0.07    0.07 v transfer_count[3][0]$_SDFF_PN0_/QN (DFF_X1)
   0.02    0.09 ^ _3160_/ZN (NAND2_X1)
   0.01    0.10 v _3162_/ZN (AOI21_X1)
   0.00    0.10 v transfer_count[3][0]$_SDFF_PN0_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ transfer_count[3][0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.8494

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.1069

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
12.585354

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.27e-03   1.82e-05   1.49e-05   1.30e-03  66.5%
Combinational          2.80e-04   3.01e-04   7.66e-05   6.57e-04  33.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.55e-03   3.19e-04   9.15e-05   1.96e-03 100.0%
                          79.1%      16.3%       4.7%
