/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1232-107
+ date
Mon Oct 30 21:12:57 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1698700377
+ CACTUS_STARTTIME=1698700377
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 30 2023 (20:33:35)
Run date:          Oct 30 2023 (21:12:58+0000)
Run host:          fv-az1232-107.duyduh25fw2ejhn1l3lphlw5wa.dx.internal.cloudapp.net (pid=144000)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az1232-107
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088108KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=f396dbb0-199d-cc4a-8077-0dba0b854f34, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1015-azure, OSVersion="#15~22.04.1-Ubuntu SMP Fri Oct  6 13:20:44 UTC 2023", HostName=fv-az1232-107, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088108KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00325551 sec
      iterations=10000000... time=0.0318895 sec
      iterations=100000000... time=0.339131 sec
      iterations=300000000... time=0.993047 sec
      iterations=600000000... time=1.9726 sec
      iterations=600000000... time=1.48325 sec
      result: 2.45222 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00329221 sec
      iterations=10000000... time=0.0405194 sec
      iterations=100000000... time=0.344283 sec
      iterations=300000000... time=1.05105 sec
      result: 9.13371 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0022027 sec
      iterations=10000000... time=0.0221236 sec
      iterations=100000000... time=0.247018 sec
      iterations=400000000... time=0.908395 sec
      iterations=800000000... time=1.78608 sec
      result: 7.16654 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001559 sec
      iterations=10000... time=0.0015893 sec
      iterations=100000... time=0.0160385 sec
      iterations=1000000... time=0.169616 sec
      iterations=6000000... time=0.996503 sec
      iterations=12000000... time=1.97875 sec
      result: 1.64896 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000534201 sec
      iterations=10000... time=0.00542981 sec
      iterations=100000... time=0.0551508 sec
      iterations=1000000... time=0.590707 sec
      iterations=2000000... time=1.07441 sec
      result: 5.37204 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=2.82e-05 sec
      iterations=1000... time=0.000350101 sec
      iterations=10000... time=0.00311701 sec
      iterations=100000... time=0.0309055 sec
      iterations=1000000... time=0.32766 sec
      iterations=3000000... time=0.998768 sec
      iterations=6000000... time=2.08112 sec
      result: 70.8541 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=4.96e-05 sec
      iterations=100... time=0.000462301 sec
      iterations=1000... time=0.00490681 sec
      iterations=10000... time=0.0497624 sec
      iterations=100000... time=0.5038 sec
      iterations=200000... time=0.957516 sec
      iterations=400000... time=1.96476 sec
      result: 40.0269 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=2.85e-05 sec
      iterations=100000... time=0.000369701 sec
      iterations=1000000... time=0.00305121 sec
      iterations=10000000... time=0.0330981 sec
      iterations=100000000... time=0.322641 sec
      iterations=300000000... time=0.987276 sec
      iterations=600000000... time=1.97693 sec
      result: 0.41186 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.26e-05 sec
      iterations=10000... time=0.0002306 sec
      iterations=100000... time=0.0025119 sec
      iterations=1000000... time=0.0201335 sec
      iterations=10000000... time=0.199914 sec
      iterations=60000000... time=1.20879 sec
      result: 2.51832 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=6.6e-06 sec
      iterations=100... time=6.12e-05 sec
      iterations=1000... time=0.000606001 sec
      iterations=10000... time=0.00660671 sec
      iterations=100000... time=0.0658156 sec
      iterations=1000000... time=0.639853 sec
      iterations=2000000... time=1.3153 sec
      result: 37.3693 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.8e-06 sec
      iterations=10... time=9.0901e-05 sec
      iterations=100... time=0.0023415 sec
      iterations=1000... time=0.0183242 sec
      iterations=10000... time=0.116948 sec
      iterations=90000... time=0.907006 sec
      iterations=180000... time=1.79813 sec
      result: 19.6813 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.65e-05 sec
      iterations=10... time=0.000226301 sec
      iterations=100... time=0.0024209 sec
      iterations=1000... time=0.0244221 sec
      iterations=10000... time=0.253445 sec
      iterations=40000... time=1.012 sec
      result: 0.0683002 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.5e-05 sec
      iterations=10... time=0.000408 sec
      iterations=100... time=0.00440421 sec
      iterations=1000... time=0.0446833 sec
      iterations=10000... time=0.439264 sec
      iterations=30000... time=1.30239 sec
      result: 0.280263 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00692901 sec
      iterations=10... time=0.0699949 sec
      iterations=100... time=0.663276 sec
      iterations=200... time=1.35559 sec
      result: 0.362997 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00372896 sec
      iterations=10000000... time=0.0339059 sec
      iterations=100000000... time=0.330367 sec
      iterations=300000000... time=0.992708 sec
      iterations=600000000... time=2.00694 sec
      iterations=600000000... time=1.49429 sec
      result: 2.34077 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00335725 sec
      iterations=10000000... time=0.0377457 sec
      iterations=100000000... time=0.341278 sec
      iterations=300000000... time=1.04768 sec
      result: 9.16308 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00219605 sec
      iterations=10000000... time=0.0226783 sec
      iterations=100000000... time=0.232105 sec
      iterations=500000000... time=1.15293 sec
      result: 6.93884 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.0001688 sec
      iterations=10000... time=0.00162915 sec
      iterations=100000... time=0.0161388 sec
      iterations=1000000... time=0.167358 sec
      iterations=7000000... time=1.14946 sec
      result: 1.64208 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000575401 sec
      iterations=10000... time=0.00508861 sec
      iterations=100000... time=0.0522017 sec
      iterations=1000000... time=0.520716 sec
      iterations=2000000... time=1.06272 sec
      result: 5.3136 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=3.95e-06 sec
      iterations=100... time=3.365e-05 sec
      iterations=1000... time=0.0003547 sec
      iterations=10000... time=0.00312985 sec
      iterations=100000... time=0.0320412 sec
      iterations=1000000... time=0.338212 sec
      iterations=3000000... time=0.984177 sec
      iterations=6000000... time=1.95875 sec
      result: 75.2808 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.45e-06 sec
      iterations=10... time=4.935e-05 sec
      iterations=100... time=0.000464401 sec
      iterations=1000... time=0.00487111 sec
      iterations=10000... time=0.0472855 sec
      iterations=100000... time=0.489315 sec
      iterations=200000... time=0.968634 sec
      iterations=400000... time=1.94933 sec
      result: 40.3437 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.75e-06 sec
      iterations=10000... time=3.425e-05 sec
      iterations=100000... time=0.000397851 sec
      iterations=1000000... time=0.00347215 sec
      iterations=10000000... time=0.0325345 sec
      iterations=100000000... time=0.334428 sec
      iterations=300000000... time=0.987812 sec
      iterations=600000000... time=1.98295 sec
      result: 0.413116 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.315e-05 sec
      iterations=10000... time=0.0001973 sec
      iterations=100000... time=0.0019557 sec
      iterations=1000000... time=0.019954 sec
      iterations=10000000... time=0.21188 sec
      iterations=50000000... time=1.02917 sec
      result: 2.57293 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.25e-06 sec
      iterations=10... time=7.1e-06 sec
      iterations=100... time=6.605e-05 sec
      iterations=1000... time=0.000655901 sec
      iterations=10000... time=0.00622961 sec
      iterations=100000... time=0.0645134 sec
      iterations=1000000... time=0.631468 sec
      iterations=2000000... time=1.29652 sec
      result: 37.9107 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=1.015e-05 sec
      iterations=10... time=0.000103 sec
      iterations=100... time=0.00101055 sec
      iterations=1000... time=0.0101684 sec
      iterations=10000... time=0.0984501 sec
      iterations=100000... time=1.00263 sec
      result: 19.6093 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.4e-06 sec
      iterations=10... time=8.4151e-05 sec
      iterations=100... time=0.00102555 sec
      iterations=1000... time=0.00926891 sec
      iterations=10000... time=0.091156 sec
      iterations=100000... time=0.919405 sec
      iterations=200000... time=1.87011 sec
      result: 0.0779632 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.8e-05 sec
      iterations=10... time=0.000517951 sec
      iterations=100... time=0.00533156 sec
      iterations=1000... time=0.0543258 sec
      iterations=10000... time=0.518245 sec
      iterations=20000... time=1.04191 sec
      result: 0.111948 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1300 nsec
    MPI bandwidth: 3.36134 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Oct 30 21:14:04 UTC 2023
+ echo Done.
Done.
  Elapsed time: 66.8 s
