
           Lattice Mapping Report File for Design Module 'ramEBR00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     romEBR00_romEBR0.ngd -o romEBR00_romEBR0_map.ncd -pr romEBR00_romEBR0.prf
     -mp romEBR00_romEBR0.mrp -lpf C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemes
     tre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/romEB
     R0/romEBR00_romEBR0.lpf -lpf C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemest
     re/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/romEBR
     00.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  01/14/23  01:13:29

Design Summary
--------------

   Number of registers:     29 out of  7209 (0%)
      PFU registers:           29 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        38 out of  3432 (1%)
      SLICEs as Logic/ROM:     38 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         16 out of  3432 (0%)
   Number of LUT4s:         75 out of  6864 (1%)
      Number used as logic LUTs:         43
      Number used as distributed RAM:     0
      Number used as ripple logic:       32
      Number used as shift registers:     0
   Number of PIO sites used: 41 + 4(JTAG) out of 115 (39%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 8 loads, 8 rising, 0 falling (Driver: RAEBR00/OS01/oscout_59 )

                                    Page 1




Design:  ramEBR00                                      Date:  01/14/23  01:13:29

Design Summary (cont)
---------------------
     Net RAEBR00/sclk: 13 loads, 13 rising, 0 falling (Driver:
     RAEBR00/OS00/OSCInst0 )
   Number of Clock Enables:  3
     Net en0_c: 12 loads, 4 LSLICEs
     Net RAEBR00/OS01/sclk_enable_23: 12 loads, 12 LSLICEs
     Net RAEBR00/OS01/sclk_enable_2: 1 loads, 1 LSLICEs
   Number of LSRs:  3
     Net RAEBR01/n769: 4 loads, 4 LSLICEs
     Net re0_c: 4 loads, 0 LSLICEs
     Net RAEBR00/OS01/n755: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net en0_c: 13 loads
     Net RAEBR00/OS01/sclk_enable_23: 13 loads
     Net RAEBR00/OS01/n755: 12 loads
     Net cdiv0_c_0: 10 loads
     Net cdiv0_c_1: 10 loads
     Net cdiv0_c_2: 10 loads
     Net RAEBR00/OS01/sdiv_21: 9 loads
     Net cdiv0_c_3: 8 loads
     Net cdiv0_c_5: 8 loads
     Net RAEBR00/OS01/sdiv_19: 8 loads




   Number of warnings:  10
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Specified location site name "0" is not valid for Q0[31].
     Location directive ignored.
WARNING - map: Specified location site name "0" is not valid for Q0[29].
     Location directive ignored.
WARNING - map: Specified location site name "0" is not valid for Q0[30].
     Location directive ignored.
WARNING - map: Semantic error in "LOCATE COMP "Q0[31]" SITE "0" ;": Unable to
     find site 0 in the device. This preference has been disabled.
WARNING - map: Semantic error in "LOCATE COMP "Q0[29]" SITE "0" ;": Unable to
     find site 0 in the device. This preference has been disabled.
WARNING - map: Semantic error in "LOCATE COMP "Q0[30]" SITE "0" ;": Unable to
     find site 0 in the device. This preference has been disabled.
WARNING - map: In "LOCATE COMP "Q0[17]" SITE "130" ;": Current SYS_CONFIG
     setting prohibits pin "130" to be used as user IO. This preference has been
     disabled.
WARNING - map: In "LOCATE COMP "Q0[18]" SITE "131" ;": Current SYS_CONFIG
     setting prohibits pin "131" to be used as user IO. This preference has been
     disabled.
WARNING - map: In "LOCATE COMP "Q0[21]" SITE "136" ;": Current SYS_CONFIG
     setting prohibits pin "136" to be used as user IO. This preference has been
     disabled.
WARNING - map: In "LOCATE COMP "Q0[22]" SITE "137" ;": Current SYS_CONFIG
     setting prohibits pin "137" to be used as user IO. This preference has been

                                    Page 2




Design:  ramEBR00                                      Date:  01/14/23  01:13:29

Design Errors/Warnings (cont)
-----------------------------
     disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[31]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| re0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[5]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[11]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[13]              | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  ramEBR00                                      Date:  01/14/23  01:13:29

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| Q0[14]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[15]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[16]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[17]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[18]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[19]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[20]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[21]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[22]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[23]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[24]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[25]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[26]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[27]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[28]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[29]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[30]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal RAEBR00/OS01/sdiv_124_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal RAEBR00/OS01/sdiv_124_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal RAEBR00/OS01/sdiv_124_add_4_23/S1 undriven or does not drive anything -
     clipped.
Signal RAEBR00/OS01/sdiv_124_add_4_23/CO undriven or does not drive anything -
     clipped.
Signal RAEBR01/add_4_1/S0 undriven or does not drive anything - clipped.
Signal RAEBR01/add_4_1/CI undriven or does not drive anything - clipped.
Signal RAEBR01/add_4_7/S1 undriven or does not drive anything - clipped.
Signal RAEBR01/add_4_7/CO undriven or does not drive anything - clipped.
Block i1 was optimized away.



                                    Page 4




Design:  ramEBR00                                      Date:  01/14/23  01:13:29

Memory Usage
------------

/RAEBR02:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR rom_EBR_00_0_1_0:  TYPE= DP8KC,  Width_A= 9,  Width_B= 5,
         Depth_A= 64,  Depth_B= 64,  REGMODE_A= OUTREG,  REGMODE_B= OUTREG,
         RESETMODE= SYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,
         WRITEMODE_B= NORMAL,  GSR= DISABLED,  MEM_INIT_FILE= bindata00.mem.txt,
         MEM_LPC_FILE= rom_EBR_00.lpc
    -Contains EBR rom_EBR_00_0_0_1:  TYPE= DP8KC,  Width_A= 9,  Width_B= 9,
         Depth_A= 64,  Depth_B= 64,  REGMODE_A= OUTREG,  REGMODE_B= OUTREG,
         RESETMODE= SYNC,  ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,
         WRITEMODE_B= NORMAL,  GSR= DISABLED,  MEM_INIT_FILE= bindata00.mem.txt,
         MEM_LPC_FILE= rom_EBR_00.lpc

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                RAEBR00/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     RAEBR00/sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: RAEBR02/rom_EBR_00_0_1_0
         Type: DP8KC
Instance Name: RAEBR02/rom_EBR_00_0_0_1
         Type: DP8KC
Instance Name: RAEBR00/OS00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        











                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
