{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744358720464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744358720464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 15:05:20 2025 " "Processing started: Fri Apr 11 15:05:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744358720464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744358720464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744358720464 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1744358720825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c1.v 1 1 " "Found 1 design units, including 1 entities, in source file c1.v" { { "Info" "ISGN_ENTITY_NAME" "1 c1 " "Found entity 1: c1" {  } { { "c1.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744358720860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744358720860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 4 4 " "Found 4 design units, including 4 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_1s " "Found entity 2: clk_1s" {  } { { "lab3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/lab3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_500ms " "Found entity 3: clk_500ms" {  } { { "lab3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/lab3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""} { "Info" "ISGN_ENTITY_NAME" "4 Led_num " "Found entity 4: Led_num" {  } { { "lab3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/lab3.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c2.v 1 1 " "Found 1 design units, including 1 entities, in source file c2.v" { { "Info" "ISGN_ENTITY_NAME" "1 c2 " "Found entity 1: c2" {  } { { "c2.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c3.v 1 1 " "Found 1 design units, including 1 entities, in source file c3.v" { { "Info" "ISGN_ENTITY_NAME" "1 c3 " "Found entity 1: c3" {  } { { "c3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744358720867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744358720874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744358720874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744358720895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c3 c3:cau3 " "Elaborating entity \"c3\" for hierarchy \"c3:cau3\"" {  } { { "test.v" "cau3" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/test.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744358720909 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c3.v(30) " "Verilog HDL Case Statement information at c3.v(30): all case item expressions in this case statement are onehot" {  } { { "c3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1744358720909 "|test|c3:cau3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c3.v(36) " "Verilog HDL Case Statement information at c3.v(36): all case item expressions in this case statement are onehot" {  } { { "c3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1744358720909 "|test|c3:cau3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c3.v(44) " "Verilog HDL Case Statement information at c3.v(44): all case item expressions in this case statement are onehot" {  } { { "c3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1744358720909 "|test|c3:cau3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c3.v(52) " "Verilog HDL Case Statement information at c3.v(52): all case item expressions in this case statement are onehot" {  } { { "c3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1744358720909 "|test|c3:cau3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c3.v(64) " "Verilog HDL Case Statement information at c3.v(64): all case item expressions in this case statement are onehot" {  } { { "c3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1744358720909 "|test|c3:cau3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c3.v(72) " "Verilog HDL Case Statement information at c3.v(72): all case item expressions in this case statement are onehot" {  } { { "c3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1744358720909 "|test|c3:cau3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "c3.v(79) " "Verilog HDL Case Statement information at c3.v(79): all case item expressions in this case statement are onehot" {  } { { "c3.v" "" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 79 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1744358720909 "|test|c3:cau3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_500ms c3:cau3\|clk_500ms:clk1 " "Elaborating entity \"clk_500ms\" for hierarchy \"c3:cau3\|clk_500ms:clk1\"" {  } { { "c3.v" "clk1" { Text "C:/Hung/Year3/HK2/CE213/Lab/Lab3/c3.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744358720909 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1744358721388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744358721569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744358721569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744358721610 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744358721610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744358721610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744358721610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744358721631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 15:05:21 2025 " "Processing ended: Fri Apr 11 15:05:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744358721631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744358721631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744358721631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744358721631 ""}
