# Verilog HDL code and Finite State Machine (FSM) for a simple ATM

Verilog HDL code and Finite State Machine (FSM) for a simple ATM

an ATM machine with authentication module, and 4 simple functions: Show Balance, Withdraw, Withdraw and Show Balance, Transaction
