#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14fe36940 .scope module, "RiscVCPU_tb" "RiscVCPU_tb" 2 9;
 .timescale 0 0;
L_0x14fe4c580 .functor BUFZ 32, v0x14fe488d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fe4c890 .functor BUFZ 32, L_0x14fe4c5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fe496e0_3 .array/port v0x14fe496e0, 3;
L_0x14fe4c940 .functor BUFZ 32, v0x14fe496e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fe496e0_4 .array/port v0x14fe496e0, 4;
L_0x14fe4c9b0 .functor BUFZ 32, v0x14fe496e0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fe4ca40 .functor BUFZ 1, v0x14fe46a90_0, C4<0>, C4<0>, C4<0>;
v0x14fe4ad20_0 .net *"_ivl_2", 31 0, L_0x14fe4c5f0;  1 drivers
v0x14fe4adb0_0 .net *"_ivl_4", 31 0, L_0x14fe4c7b0;  1 drivers
v0x14fe4ae40_0 .net *"_ivl_5", 29 0, L_0x14fe4c690;  1 drivers
L_0x140078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fe4aed0_0 .net *"_ivl_7", 1 0, L_0x140078178;  1 drivers
v0x14fe4af80_0 .var "clk", 0 0;
v0x14fe4b0d0_0 .net "instruction", 31 0, L_0x14fe4c890;  1 drivers
v0x14fe4b160_0 .net "pc", 31 0, L_0x14fe4c580;  1 drivers
v0x14fe4b210_0 .net "predict_taken", 0 0, L_0x14fe4ca40;  1 drivers
v0x14fe4b2b0_0 .net "reg_x3", 31 0, L_0x14fe4c940;  1 drivers
v0x14fe4b3c0_0 .net "reg_x4", 31 0, L_0x14fe4c9b0;  1 drivers
v0x14fe4b450_0 .var "reset", 0 0;
L_0x14fe4c5f0 .array/port v0x14fe48560, L_0x14fe4c7b0;
L_0x14fe4c7b0 .concat [ 30 2 0 0], L_0x14fe4c690, L_0x140078178;
S_0x14fe36310 .scope module, "cpu" "RiscVCPU" 2 21, 3 1 0, S_0x14fe36940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x14fe49c90_0 .net "ALUControl", 3 0, v0x14fe465d0_0;  1 drivers
v0x14fe49d40_0 .net "ALUOp", 1 0, v0x14fe46680_0;  1 drivers
v0x14fe49de0_0 .net "Zero", 0 0, L_0x14fe4bdf0;  1 drivers
L_0x140078130 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14fe49ed0_0 .net/2u *"_ivl_0", 31 0, L_0x140078130;  1 drivers
v0x14fe49f60_0 .net "alu_result", 31 0, v0x14fe46090_0;  1 drivers
v0x14fe4a030_0 .net "branch", 0 0, v0x14fe467e0_0;  1 drivers
v0x14fe4a0c0_0 .net "branch_target", 31 0, L_0x14fe4c400;  1 drivers
v0x14fe4a170_0 .net "clk", 0 0, v0x14fe4af80_0;  1 drivers
v0x14fe4a200_0 .net "instruction", 31 0, v0x14fe48490_0;  1 drivers
v0x14fe4a310_0 .net "mem_data", 31 0, L_0x14fe4c260;  1 drivers
v0x14fe4a3a0_0 .net "mem_read", 0 0, v0x14fe46870_0;  1 drivers
v0x14fe4a470_0 .net "mem_write", 0 0, v0x14fe46940_0;  1 drivers
v0x14fe4a540_0 .net "opcode", 6 0, L_0x14fe4b750;  1 drivers
v0x14fe4a610_0 .net "pc", 31 0, v0x14fe488d0_0;  1 drivers
v0x14fe4a6a0_0 .net "predict_taken", 0 0, v0x14fe46a90_0;  1 drivers
v0x14fe4a770_0 .net "rd", 4 0, L_0x14fe4b6b0;  1 drivers
v0x14fe4a840_0 .net "read_data1", 31 0, L_0x14fe4ba10;  1 drivers
v0x14fe4aa10_0 .net "read_data2", 31 0, L_0x14fe4bd00;  1 drivers
v0x14fe4aaa0_0 .net "reg_write", 0 0, v0x14fe46b30_0;  1 drivers
v0x14fe4ab30_0 .net "reset", 0 0, v0x14fe4b450_0;  1 drivers
v0x14fe4abc0_0 .net "rs1", 4 0, L_0x14fe4b4e0;  1 drivers
v0x14fe4ac50_0 .net "rs2", 4 0, L_0x14fe4b590;  1 drivers
L_0x14fe4c400 .arith/sum 32, v0x14fe488d0_0, L_0x140078130;
S_0x14fe35d80 .scope module, "ALU" "ALU" 3 63, 4 1 0, S_0x14fe36310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x14fe36180_0 .net "A", 31 0, L_0x14fe4ba10;  alias, 1 drivers
v0x14fe45f20_0 .net "ALUControl", 3 0, v0x14fe465d0_0;  alias, 1 drivers
v0x14fe45fd0_0 .net "B", 31 0, L_0x14fe4bd00;  alias, 1 drivers
v0x14fe46090_0 .var "Result", 31 0;
v0x14fe46140_0 .net "Zero", 0 0, L_0x14fe4bdf0;  alias, 1 drivers
E_0x14fe10ad0 .event anyedge, v0x14fe45f20_0, v0x14fe36180_0, v0x14fe45fd0_0;
L_0x14fe4bdf0 .cmp/eq 32, L_0x14fe4ba10, L_0x14fe4bd00;
S_0x14fe462a0 .scope module, "CU" "ControlUnit" 3 51, 5 1 0, S_0x14fe36310;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 4 "ALUControl";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "predict_taken";
v0x14fe465d0_0 .var "ALUControl", 3 0;
v0x14fe46680_0 .var "ALUOp", 1 0;
v0x14fe46710_0 .net "Zero", 0 0, L_0x14fe4bdf0;  alias, 1 drivers
v0x14fe467e0_0 .var "branch", 0 0;
v0x14fe46870_0 .var "mem_read", 0 0;
v0x14fe46940_0 .var "mem_write", 0 0;
v0x14fe469e0_0 .net "opcode", 6 0, L_0x14fe4b750;  alias, 1 drivers
v0x14fe46a90_0 .var "predict_taken", 0 0;
v0x14fe46b30_0 .var "reg_write", 0 0;
E_0x14fe46590 .event anyedge, v0x14fe469e0_0, v0x14fe46140_0;
S_0x14fe46d10 .scope module, "DM" "DataMemory" 3 70, 6 1 0, S_0x14fe36310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x14fe46f80_0 .net *"_ivl_0", 31 0, L_0x14fe4bf10;  1 drivers
v0x14fe47030_0 .net *"_ivl_2", 31 0, L_0x14fe4c0d0;  1 drivers
v0x14fe470e0_0 .net *"_ivl_4", 29 0, L_0x14fe4bfb0;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fe471a0_0 .net *"_ivl_6", 1 0, L_0x1400780a0;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14fe47250_0 .net/2u *"_ivl_8", 31 0, L_0x1400780e8;  1 drivers
v0x14fe47340_0 .net "address", 31 0, v0x14fe46090_0;  alias, 1 drivers
v0x14fe473e0_0 .net "clk", 0 0, v0x14fe4af80_0;  alias, 1 drivers
v0x14fe47470_0 .net "mem_read", 0 0, v0x14fe46870_0;  alias, 1 drivers
v0x14fe47520_0 .net "mem_write", 0 0, v0x14fe46940_0;  alias, 1 drivers
v0x14fe47650 .array "memory", 255 0, 31 0;
v0x14fe476e0_0 .net "read_data", 31 0, L_0x14fe4c260;  alias, 1 drivers
v0x14fe47770_0 .net "write_data", 31 0, L_0x14fe4bd00;  alias, 1 drivers
E_0x14fe46f40 .event posedge, v0x14fe473e0_0;
L_0x14fe4bf10 .array/port v0x14fe47650, L_0x14fe4c0d0;
L_0x14fe4bfb0 .part v0x14fe46090_0, 2, 30;
L_0x14fe4c0d0 .concat [ 30 2 0 0], L_0x14fe4bfb0, L_0x1400780a0;
L_0x14fe4c260 .functor MUXZ 32, L_0x1400780e8, L_0x14fe4bf10, v0x14fe46870_0, C4<>;
S_0x14fe47880 .scope module, "ID" "InstructionDecode" 3 32, 7 1 0, S_0x14fe36310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 5 "rs1";
    .port_info 2 /OUTPUT 5 "rs2";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 7 "opcode";
v0x14fe47ac0_0 .net "instruction", 31 0, v0x14fe48490_0;  alias, 1 drivers
v0x14fe47b80_0 .net "opcode", 6 0, L_0x14fe4b750;  alias, 1 drivers
v0x14fe47c40_0 .net "rd", 4 0, L_0x14fe4b6b0;  alias, 1 drivers
v0x14fe47cf0_0 .net "rs1", 4 0, L_0x14fe4b4e0;  alias, 1 drivers
v0x14fe47da0_0 .net "rs2", 4 0, L_0x14fe4b590;  alias, 1 drivers
L_0x14fe4b4e0 .part v0x14fe48490_0, 15, 5;
L_0x14fe4b590 .part v0x14fe48490_0, 20, 5;
L_0x14fe4b6b0 .part v0x14fe48490_0, 7, 5;
L_0x14fe4b750 .part v0x14fe48490_0, 0, 7;
S_0x14fe47f10 .scope module, "IF" "InstructionFetch" 3 23, 8 1 0, S_0x14fe36310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "predict_taken";
    .port_info 3 /INPUT 32 "branch_target";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "instruction";
v0x14fe48330_0 .net "branch_target", 31 0, L_0x14fe4c400;  alias, 1 drivers
v0x14fe483f0_0 .net "clk", 0 0, v0x14fe4af80_0;  alias, 1 drivers
v0x14fe48490_0 .var "instruction", 31 0;
v0x14fe48560 .array "memory", 31 0, 31 0;
v0x14fe488d0_0 .var "pc", 31 0;
v0x14fe489c0_0 .net "predict_taken", 0 0, v0x14fe46a90_0;  alias, 1 drivers
v0x14fe48a50_0 .net "reset", 0 0, v0x14fe4b450_0;  alias, 1 drivers
v0x14fe48560_0 .array/port v0x14fe48560, 0;
v0x14fe48560_1 .array/port v0x14fe48560, 1;
v0x14fe48560_2 .array/port v0x14fe48560, 2;
E_0x14fe481a0/0 .event anyedge, v0x14fe488d0_0, v0x14fe48560_0, v0x14fe48560_1, v0x14fe48560_2;
v0x14fe48560_3 .array/port v0x14fe48560, 3;
v0x14fe48560_4 .array/port v0x14fe48560, 4;
v0x14fe48560_5 .array/port v0x14fe48560, 5;
v0x14fe48560_6 .array/port v0x14fe48560, 6;
E_0x14fe481a0/1 .event anyedge, v0x14fe48560_3, v0x14fe48560_4, v0x14fe48560_5, v0x14fe48560_6;
v0x14fe48560_7 .array/port v0x14fe48560, 7;
v0x14fe48560_8 .array/port v0x14fe48560, 8;
v0x14fe48560_9 .array/port v0x14fe48560, 9;
v0x14fe48560_10 .array/port v0x14fe48560, 10;
E_0x14fe481a0/2 .event anyedge, v0x14fe48560_7, v0x14fe48560_8, v0x14fe48560_9, v0x14fe48560_10;
v0x14fe48560_11 .array/port v0x14fe48560, 11;
v0x14fe48560_12 .array/port v0x14fe48560, 12;
v0x14fe48560_13 .array/port v0x14fe48560, 13;
v0x14fe48560_14 .array/port v0x14fe48560, 14;
E_0x14fe481a0/3 .event anyedge, v0x14fe48560_11, v0x14fe48560_12, v0x14fe48560_13, v0x14fe48560_14;
v0x14fe48560_15 .array/port v0x14fe48560, 15;
v0x14fe48560_16 .array/port v0x14fe48560, 16;
v0x14fe48560_17 .array/port v0x14fe48560, 17;
v0x14fe48560_18 .array/port v0x14fe48560, 18;
E_0x14fe481a0/4 .event anyedge, v0x14fe48560_15, v0x14fe48560_16, v0x14fe48560_17, v0x14fe48560_18;
v0x14fe48560_19 .array/port v0x14fe48560, 19;
v0x14fe48560_20 .array/port v0x14fe48560, 20;
v0x14fe48560_21 .array/port v0x14fe48560, 21;
v0x14fe48560_22 .array/port v0x14fe48560, 22;
E_0x14fe481a0/5 .event anyedge, v0x14fe48560_19, v0x14fe48560_20, v0x14fe48560_21, v0x14fe48560_22;
v0x14fe48560_23 .array/port v0x14fe48560, 23;
v0x14fe48560_24 .array/port v0x14fe48560, 24;
v0x14fe48560_25 .array/port v0x14fe48560, 25;
v0x14fe48560_26 .array/port v0x14fe48560, 26;
E_0x14fe481a0/6 .event anyedge, v0x14fe48560_23, v0x14fe48560_24, v0x14fe48560_25, v0x14fe48560_26;
v0x14fe48560_27 .array/port v0x14fe48560, 27;
v0x14fe48560_28 .array/port v0x14fe48560, 28;
v0x14fe48560_29 .array/port v0x14fe48560, 29;
v0x14fe48560_30 .array/port v0x14fe48560, 30;
E_0x14fe481a0/7 .event anyedge, v0x14fe48560_27, v0x14fe48560_28, v0x14fe48560_29, v0x14fe48560_30;
v0x14fe48560_31 .array/port v0x14fe48560, 31;
E_0x14fe481a0/8 .event anyedge, v0x14fe48560_31;
E_0x14fe481a0 .event/or E_0x14fe481a0/0, E_0x14fe481a0/1, E_0x14fe481a0/2, E_0x14fe481a0/3, E_0x14fe481a0/4, E_0x14fe481a0/5, E_0x14fe481a0/6, E_0x14fe481a0/7, E_0x14fe481a0/8;
E_0x14fe482f0 .event posedge, v0x14fe48a50_0, v0x14fe473e0_0;
L_0x14fe4c690 .part v0x14fe488d0_0, 2, 30;
S_0x14fe48b70 .scope module, "RF" "RegisterFile" 3 40, 9 1 0, S_0x14fe36310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x14fe4ba10 .functor BUFZ 32, L_0x14fe4b7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14fe4bd00 .functor BUFZ 32, L_0x14fe4bac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14fe48e30_0 .net *"_ivl_0", 31 0, L_0x14fe4b7f0;  1 drivers
v0x14fe48ef0_0 .net *"_ivl_10", 6 0, L_0x14fe4bb80;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fe48f90_0 .net *"_ivl_13", 1 0, L_0x140078058;  1 drivers
v0x14fe49030_0 .net *"_ivl_2", 6 0, L_0x14fe4b890;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14fe490e0_0 .net *"_ivl_5", 1 0, L_0x140078010;  1 drivers
v0x14fe491d0_0 .net *"_ivl_8", 31 0, L_0x14fe4bac0;  1 drivers
v0x14fe49280_0 .net "clk", 0 0, v0x14fe4af80_0;  alias, 1 drivers
v0x14fe49350_0 .net "read_data1", 31 0, L_0x14fe4ba10;  alias, 1 drivers
v0x14fe493e0_0 .net "read_data2", 31 0, L_0x14fe4bd00;  alias, 1 drivers
v0x14fe494f0_0 .net "read_reg1", 4 0, L_0x14fe4b4e0;  alias, 1 drivers
v0x14fe49580_0 .net "read_reg2", 4 0, L_0x14fe4b590;  alias, 1 drivers
v0x14fe49630_0 .net "reg_write", 0 0, v0x14fe46b30_0;  alias, 1 drivers
v0x14fe496e0 .array "registers", 0 31, 31 0;
v0x14fe49a60_0 .net "write_data", 31 0, v0x14fe46090_0;  alias, 1 drivers
v0x14fe49b40_0 .net "write_reg", 4 0, L_0x14fe4b6b0;  alias, 1 drivers
L_0x14fe4b7f0 .array/port v0x14fe496e0, L_0x14fe4b890;
L_0x14fe4b890 .concat [ 5 2 0 0], L_0x14fe4b4e0, L_0x140078010;
L_0x14fe4bac0 .array/port v0x14fe496e0, L_0x14fe4bb80;
L_0x14fe4bb80 .concat [ 5 2 0 0], L_0x14fe4b590, L_0x140078058;
    .scope S_0x14fe47f10;
T_0 ;
    %wait E_0x14fe482f0;
    %load/vec4 v0x14fe48a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14fe488d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14fe489c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14fe48330_0;
    %assign/vec4 v0x14fe488d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14fe488d0_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x14fe488d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x14fe488d0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14fe47f10;
T_1 ;
    %pushi/vec4 1114547, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %pushi/vec4 3179059, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %pushi/vec4 2130019, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x14fe47f10;
T_2 ;
    %wait E_0x14fe481a0;
    %load/vec4 v0x14fe488d0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x14fe48560, 4;
    %store/vec4 v0x14fe48490_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14fe48b70;
T_3 ;
    %wait E_0x14fe46f40;
    %load/vec4 v0x14fe49630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x14fe49b40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x14fe49a60_0;
    %load/vec4 v0x14fe49b40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fe496e0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14fe462a0;
T_4 ;
    %wait E_0x14fe46590;
    %load/vec4 v0x14fe469e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe467e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46b30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14fe465d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46a90_0, 0, 1;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe467e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe46b30_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14fe465d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46a90_0, 0, 1;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe467e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe46b30_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14fe465d0_0, 0, 4;
    %load/vec4 v0x14fe46710_0;
    %store/vec4 v0x14fe46a90_0, 0, 1;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14fe35d80;
T_5 ;
    %wait E_0x14fe10ad0;
    %load/vec4 v0x14fe45f20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14fe46090_0, 0, 32;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x14fe36180_0;
    %load/vec4 v0x14fe45fd0_0;
    %add;
    %store/vec4 v0x14fe46090_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x14fe36180_0;
    %load/vec4 v0x14fe45fd0_0;
    %sub;
    %store/vec4 v0x14fe46090_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14fe46d10;
T_6 ;
    %wait E_0x14fe46f40;
    %load/vec4 v0x14fe47520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x14fe47770_0;
    %load/vec4 v0x14fe47340_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14fe47650, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14fe36940;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe4af80_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x14fe4af80_0;
    %inv;
    %store/vec4 v0x14fe4af80_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x14fe36940;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14fe4b450_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14fe4b450_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe496e0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe496e0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %pushi/vec4 1114675, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %pushi/vec4 4292899, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %pushi/vec4 2162787, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14fe48560, 4, 0;
    %delay 100, 0;
    %vpi_call 2 58 "$display", "Register x1 = %h", &A<v0x14fe496e0, 1> {0 0 0};
    %vpi_call 2 59 "$display", "Register x2 = %h", &A<v0x14fe496e0, 2> {0 0 0};
    %vpi_call 2 60 "$display", "Register x3 = %h", &A<v0x14fe496e0, 3> {0 0 0};
    %vpi_call 2 61 "$display", "Register x4 = %h", &A<v0x14fe496e0, 4> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14fe496e0, 4;
    %cmpi/e 4, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.2, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x14fe496e0, 4;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 2 63 "$display", "TEST PASSED" {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 65 "$display", "TEST FAILED" {0 0 0};
T_8.1 ;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14fe36940;
T_9 ;
    %vpi_call 2 73 "$monitor", "Time = %0t | PC = %h | Instruction = %h | x3 = %h | x4 = %h | Predict_Taken = %b", $time, v0x14fe4b160_0, v0x14fe4b0d0_0, v0x14fe4b2b0_0, v0x14fe4b3c0_0, v0x14fe4b210_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "RiscVCPU_tb.v";
    "RiscVCPU.v";
    "./ALU.v";
    "./ControlUnit.v";
    "./DataMemory.v";
    "./InstructionDecode.v";
    "./InstructionFetch.v";
    "./RegisterFile.v";
