build/romstage/northbridge/intel/sandybridge/raminit.o: \
 src/northbridge/intel/sandybridge/raminit.c src/include/kconfig.h \
 build/config.h src/include/console/console.h \
 src/arch/x86/include/stdint.h src/include/rules.h \
 src/arch/x86/include/arch/cpu.h src/include/stddef.h \
 src/commonlib/include/commonlib/helpers.h \
 src/include/console/post_codes.h \
 src/commonlib/include/commonlib/loglevel.h src/include/console/usb.h \
 src/include/bootmode.h src/include/string.h src/include/stdlib.h \
 src/arch/x86/include/arch/io.h src/include/endian.h \
 src/arch/x86/include/arch/byteorder.h src/include/swab.h \
 src/arch/x86/include/arch/pci_io_cfg.h \
 src/arch/x86/include/arch/pci_mmio_cfg.h src/include/cbmem.h \
 src/commonlib/include/commonlib/cbmem_id.h \
 src/include/boot/coreboot_tables.h \
 src/commonlib/include/commonlib/coreboot_tables.h src/include/halt.h \
 src/include/timestamp.h \
 src/commonlib/include/commonlib/timestamp_serialized.h \
 src/northbridge/intel/common/mrc_cache.h \
 src/southbridge/intel/bd82x6x/me.h src/southbridge/intel/bd82x6x/smbus.h \
 src/include/device/smbus_def.h src/southbridge/intel/bd82x6x/pch.h \
 src/arch/x86/include/arch/acpi.h src/include/device/device.h \
 src/include/device/resource.h src/include/device/path.h \
 src/include/cpu/x86/msr.h src/include/delay.h src/include/smbios.h \
 src/include/types.h src/include/memory_info.h src/include/lib.h \
 src/northbridge/intel/sandybridge/raminit_native.h \
 src/northbridge/intel/sandybridge/sandybridge.h \
 src/southbridge/intel/bd82x6x/pch.h src/include/device/dram/ddr3.h \
 src/include/spd.h src/northbridge/intel/sandybridge/raminit_common.h
