Warning (10268): Verilog HDL information at Beat_Generator.v(138): always construct contains both blocking and non-blocking assignments File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Beat_Generator.v Line: 138
Warning (10268): Verilog HDL information at Top.v(207): always construct contains both blocking and non-blocking assignments File: C:/Users/Sarthak Dubey/iCloudDrive/Grad Files/Quarter 3/VLSI System Design/FPGA-DRUMS/EECS392/Beat_Dude/Top.v Line: 207
