// Seed: 2759696035
module module_0 (
    id_1
);
  input wire id_1;
  assign module_2.id_7 = 0;
  logic id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd69
) (
    input uwire _id_0
);
  wire [1 : id_0] id_2, id_3, id_4;
  module_0 modCall_1 (id_4);
endmodule
module module_2 #(
    parameter id_7 = 32'd54,
    parameter id_9 = 32'd44
) (
    input  wand  id_0,
    input  wand  id_1 [id_9 : 1],
    input  wire  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  tri1  _id_7,
    input  tri   id_8,
    input  tri0  _id_9
);
  logic id_11[1  -  1 'b0 : id_7];
  or primCall (id_6, id_4, id_1, id_8, id_5, id_11);
  module_0 modCall_1 (id_11);
endmodule
