

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'
================================================================
* Date:           Wed Sep  6 08:50:53 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.940 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_merge_i_m_l_j_m  |      770|      770|         4|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     181|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     181|    259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+--------------+---------+----+---+----+-----+
    |      Instance      |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+--------------+---------+----+---+----+-----+
    |mux_42_8_1_1_U3193  |mux_42_8_1_1  |        0|   0|  0|  20|    0|
    +--------------------+--------------+---------+----+---+----+-----+
    |Total               |              |        0|   0|  0|  20|    0|
    +--------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln227_1_fu_352_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln227_fu_364_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln228_fu_406_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln230_fu_437_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln231_fu_467_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln227_fu_346_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln228_fu_370_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln227_1_fu_384_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln227_fu_376_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 103|          59|          46|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_m_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten63_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_m_load               |   9|          2|    7|         14|
    |i_m_fu_106                              |   9|          2|    4|          8|
    |indvar_flatten63_fu_110                 |   9|          2|   10|         20|
    |j_m_fu_102                              |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |i_m_fu_106                         |   4|   0|    4|          0|
    |indvar_flatten63_fu_110            |  10|   0|   10|          0|
    |j_m_fu_102                         |   7|   0|    7|          0|
    |p_cast23_mid2_v_reg_533            |   2|   0|    2|          0|
    |select_ln227_1_reg_524             |   4|   0|    4|          0|
    |select_ln227_reg_518               |   7|   0|    7|          0|
    |trunc_ln227_reg_528                |   2|   0|    2|          0|
    |trunc_ln227_reg_528_pp0_iter1_reg  |   2|   0|    2|          0|
    |v128_reg_558                       |   8|   0|    8|          0|
    |select_ln227_1_reg_524             |  64|  32|    4|          0|
    |select_ln227_reg_518               |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 181|  64|   64|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|v125_address0     |  out|    8|   ap_memory|                                          v125|         array|
|v125_ce0          |  out|    1|   ap_memory|                                          v125|         array|
|v125_q0           |   in|    8|   ap_memory|                                          v125|         array|
|v125_1_address0   |  out|    8|   ap_memory|                                        v125_1|         array|
|v125_1_ce0        |  out|    1|   ap_memory|                                        v125_1|         array|
|v125_1_q0         |   in|    8|   ap_memory|                                        v125_1|         array|
|v125_2_address0   |  out|    8|   ap_memory|                                        v125_2|         array|
|v125_2_ce0        |  out|    1|   ap_memory|                                        v125_2|         array|
|v125_2_q0         |   in|    8|   ap_memory|                                        v125_2|         array|
|v125_3_address0   |  out|    8|   ap_memory|                                        v125_3|         array|
|v125_3_ce0        |  out|    1|   ap_memory|                                        v125_3|         array|
|v125_3_q0         |   in|    8|   ap_memory|                                        v125_3|         array|
|tmp               |   in|   10|     ap_none|                                           tmp|        scalar|
|v113_0_address0   |  out|   10|   ap_memory|                                        v113_0|         array|
|v113_0_ce0        |  out|    1|   ap_memory|                                        v113_0|         array|
|v113_0_we0        |  out|    1|   ap_memory|                                        v113_0|         array|
|v113_0_d0         |  out|    8|   ap_memory|                                        v113_0|         array|
|v113_1_address0   |  out|   10|   ap_memory|                                        v113_1|         array|
|v113_1_ce0        |  out|    1|   ap_memory|                                        v113_1|         array|
|v113_1_we0        |  out|    1|   ap_memory|                                        v113_1|         array|
|v113_1_d0         |  out|    8|   ap_memory|                                        v113_1|         array|
|v113_2_address0   |  out|   10|   ap_memory|                                        v113_2|         array|
|v113_2_ce0        |  out|    1|   ap_memory|                                        v113_2|         array|
|v113_2_we0        |  out|    1|   ap_memory|                                        v113_2|         array|
|v113_2_d0         |  out|    8|   ap_memory|                                        v113_2|         array|
|v113_3_address0   |  out|   10|   ap_memory|                                        v113_3|         array|
|v113_3_ce0        |  out|    1|   ap_memory|                                        v113_3|         array|
|v113_3_we0        |  out|    1|   ap_memory|                                        v113_3|         array|
|v113_3_d0         |  out|    8|   ap_memory|                                        v113_3|         array|
|v113_4_address0   |  out|   10|   ap_memory|                                        v113_4|         array|
|v113_4_ce0        |  out|    1|   ap_memory|                                        v113_4|         array|
|v113_4_we0        |  out|    1|   ap_memory|                                        v113_4|         array|
|v113_4_d0         |  out|    8|   ap_memory|                                        v113_4|         array|
|v113_5_address0   |  out|   10|   ap_memory|                                        v113_5|         array|
|v113_5_ce0        |  out|    1|   ap_memory|                                        v113_5|         array|
|v113_5_we0        |  out|    1|   ap_memory|                                        v113_5|         array|
|v113_5_d0         |  out|    8|   ap_memory|                                        v113_5|         array|
|v113_6_address0   |  out|   10|   ap_memory|                                        v113_6|         array|
|v113_6_ce0        |  out|    1|   ap_memory|                                        v113_6|         array|
|v113_6_we0        |  out|    1|   ap_memory|                                        v113_6|         array|
|v113_6_d0         |  out|    8|   ap_memory|                                        v113_6|         array|
|v113_7_address0   |  out|   10|   ap_memory|                                        v113_7|         array|
|v113_7_ce0        |  out|    1|   ap_memory|                                        v113_7|         array|
|v113_7_we0        |  out|    1|   ap_memory|                                        v113_7|         array|
|v113_7_d0         |  out|    8|   ap_memory|                                        v113_7|         array|
|v113_8_address0   |  out|   10|   ap_memory|                                        v113_8|         array|
|v113_8_ce0        |  out|    1|   ap_memory|                                        v113_8|         array|
|v113_8_we0        |  out|    1|   ap_memory|                                        v113_8|         array|
|v113_8_d0         |  out|    8|   ap_memory|                                        v113_8|         array|
|v113_9_address0   |  out|   10|   ap_memory|                                        v113_9|         array|
|v113_9_ce0        |  out|    1|   ap_memory|                                        v113_9|         array|
|v113_9_we0        |  out|    1|   ap_memory|                                        v113_9|         array|
|v113_9_d0         |  out|    8|   ap_memory|                                        v113_9|         array|
|v113_10_address0  |  out|   10|   ap_memory|                                       v113_10|         array|
|v113_10_ce0       |  out|    1|   ap_memory|                                       v113_10|         array|
|v113_10_we0       |  out|    1|   ap_memory|                                       v113_10|         array|
|v113_10_d0        |  out|    8|   ap_memory|                                       v113_10|         array|
|v113_11_address0  |  out|   10|   ap_memory|                                       v113_11|         array|
|v113_11_ce0       |  out|    1|   ap_memory|                                       v113_11|         array|
|v113_11_we0       |  out|    1|   ap_memory|                                       v113_11|         array|
|v113_11_d0        |  out|    8|   ap_memory|                                       v113_11|         array|
+------------------+-----+-----+------------+----------------------------------------------+--------------+

