
CAN_BUS_THX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d160  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  0800d160  0c00d160  00015160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000380  0800d170  0c00d170  00015170  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00020000  2**0
                  ALLOC
  4 .bss          00000694  20000800  20000800  00020000  2**2
                  ALLOC
  5 .data         00001340  20000ea0  0c00d4f0  00018ea0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 00000568  00000000  00000000  0001a1e0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000085ab  00000000  00000000  0001a748  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001870  00000000  00000000  00022cf3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00009522  00000000  00000000  00024563  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001508  00000000  00000000  0002da88  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00099dc4  00000000  00000000  0002ef90  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000168f  00000000  00000000  000c8d54  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000003e8  00000000  00000000  000ca3e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000009cd  00000000  00000000  000ca7d0  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001a87a  00000000  00000000  000cb19d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 ab 1b 00 08 bb 1b 00 08     ... ............
 8000010:	cb 1b 00 08 db 1b 00 08 eb 1b 00 08 00 00 00 00     ................
	...
 800002c:	fb 1b 00 08 0b 1c 00 08 00 00 00 00 1b 1c 00 08     ................
 800003c:	2b 1c 00 08 3b 1c 00 08 4b 1c 00 08 5b 1c 00 08     +...;...K...[...
 800004c:	6b 1c 00 08 7b 1c 00 08 8b 1c 00 08 9b 1c 00 08     k...{...........
 800005c:	ab 1c 00 08 bb 1c 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 cb 1c 00 08 00 00 00 00 db 1c 00 08     ................
 800007c:	eb 1c 00 08 fb 1c 00 08 0b 1d 00 08 1b 1d 00 08     ................
 800008c:	2b 1d 00 08 3b 1d 00 08 4b 1d 00 08 5b 1d 00 08     +...;...K...[...
 800009c:	6b 1d 00 08 7b 1d 00 08 8b 1d 00 08 9b 1d 00 08     k...{...........
 80000ac:	ab 1d 00 08 bb 1d 00 08 cb 1d 00 08 db 1d 00 08     ................
 80000bc:	eb 1d 00 08 fb 1d 00 08 0b 1e 00 08 1b 1e 00 08     ................
 80000cc:	2b 1e 00 08 3b 1e 00 08 4b 1e 00 08 5b 1e 00 08     +...;...K...[...
 80000dc:	6b 1e 00 08 7b 1e 00 08 8b 1e 00 08 9b 1e 00 08     k...{...........
 80000ec:	ab 1e 00 08 bb 1e 00 08 cb 1e 00 08 db 1e 00 08     ................
 80000fc:	eb 1e 00 08 fb 1e 00 08 09 1f 00 08 17 1f 00 08     ................
 800010c:	25 1f 00 08 33 1f 00 08 41 1f 00 08 4f 1f 00 08     %...3...A...O...
 800011c:	5d 1f 00 08 6b 1f 00 08 79 1f 00 08 87 1f 00 08     ]...k...y.......
 800012c:	95 1f 00 08 a3 1f 00 08 b1 1f 00 08 bf 1f 00 08     ................
 800013c:	cd 1f 00 08 db 1f 00 08 e9 1f 00 08 f7 1f 00 08     ................
 800014c:	05 20 00 08 13 20 00 08 21 20 00 08 2f 20 00 08     . ... ..! ../ ..
 800015c:	3d 20 00 08 00 00 00 00 00 00 00 00 00 00 00 00     = ..............
 800016c:	00 00 00 00 4b 20 00 08 59 20 00 08 67 20 00 08     ....K ..Y ..g ..
 800017c:	75 20 00 08 83 20 00 08 91 20 00 08 9f 20 00 08     u ... ... ... ..
 800018c:	ad 20 00 08 bb 20 00 08 c9 20 00 08 d7 20 00 08     . ... ... ... ..
 800019c:	e5 20 00 08 f3 20 00 08 01 21 00 08 0f 21 00 08     . ... ...!...!..
 80001ac:	1d 21 00 08 2b 21 00 08 39 21 00 08 47 21 00 08     .!..+!..9!..G!..
 80001bc:	55 21 00 08 63 21 00 08 71 21 00 08 7f 21 00 08     U!..c!..q!...!..
 80001cc:	8d 21 00 08 9b 21 00 08 a9 21 00 08 b7 21 00 08     .!...!...!...!..
 80001dc:	00 00 00 00 c5 21 00 08 d3 21 00 08 e1 21 00 08     .....!...!...!..
 80001ec:	ef 21 00 08 fd 21 00 08 00 00 00 00 0b 22 00 08     .!...!......."..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	080023d5 	.word	0x080023d5

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08004ad1 	.word	0x08004ad1

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	4819      	ldr	r0, [pc, #100]	; (8000284 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491a      	ldr	r1, [pc, #104]	; (8000288 <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1a      	ldr	r2, [pc, #104]	; (800028c <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 800d 	beq.w	8000242 <SKIPCOPY>

08000228 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000228:	ea4f 0292 	mov.w	r2, r2, lsr #2

0800022c <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 800022c:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 800022e:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 8000230:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 8000232:	f000 8006 	beq.w	8000242 <SKIPCOPY>
   ADD R0,#4
 8000236:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 800023a:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 800023e:	f7ff bff5 	b.w	800022c <COPYLOOP>

08000242 <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000242:	4813      	ldr	r0, [pc, #76]	; (8000290 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000244:	4913      	ldr	r1, [pc, #76]	; (8000294 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000246:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000248:	f000 800c 	beq.w	8000264 <SKIPCLEAR>

0800024c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800024c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000250:	f04f 0200 	mov.w	r2, #0

08000254 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000254:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000256:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000258:	f000 8004 	beq.w	8000264 <SKIPCLEAR>
   ADD R0,#4
 800025c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000260:	f7ff bff8 	b.w	8000254 <CLEARLOOP>

08000264 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000264:	480c      	ldr	r0, [pc, #48]	; (8000298 <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 8000266:	490d      	ldr	r1, [pc, #52]	; (800029c <SKIPCLEAR+0x38>)
   STR R0,[R1]
 8000268:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800026a:	480d      	ldr	r0, [pc, #52]	; (80002a0 <SKIPCLEAR+0x3c>)
   BLX R0
 800026c:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800026e:	480d      	ldr	r0, [pc, #52]	; (80002a4 <SKIPCLEAR+0x40>)
   BLX R0
 8000270:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000272:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002a8 <SKIPCLEAR+0x44>
   MOV R0,#0
 8000276:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800027a:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800027e:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002ac <SKIPCLEAR+0x48>
 8000282:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000284:	0c00d4f0 	.word	0x0c00d4f0
   LDR R1, =__Xmc4500_sData
 8000288:	20000ea0 	.word	0x20000ea0
   LDR R2, =__Xmc4500_Data_Size
 800028c:	00001340 	.word	0x00001340
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000290:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000294:	00000694 	.word	0x00000694
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000298:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 800029c:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002a0:	08002471 	.word	0x08002471
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002a4:	08006339 	.word	0x08006339
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002a8:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002ac:	080002b9 	.word	0x080002b9
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002b0:	bf00      	nop
     BX LR
 80002b2:	4770      	bx	lr
 80002b4:	0000      	movs	r0, r0
	...

080002b8 <main>:
uint8_t Get_PID(uint16_t TimeToWait,uint8_t Mode_Req,uint8_t PID_Req,uint8_t ShowOP);
uint8_t Get_VIN(uint8_t TimeToWait);
void Send_Data(uint32_t Id,uint8_t Data[]);
//CAN001_MessageHandleType CanTxMsgObj;
int main(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b0a6      	sub	sp, #152	; 0x98
 80002bc:	af00      	add	r7, sp, #0
	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	uint8_t Data_USD1[8] 	= 	{0x1F,0xC0,0x00,0x10,0x00,0x03,0x01,0x00};	//1F C0 00 10 00 03 01 00
 80002be:	f24d 12b8 	movw	r2, #53688	; 0xd1b8
 80002c2:	f6c0 0200 	movt	r2, #2048	; 0x800
 80002c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80002ca:	6810      	ldr	r0, [r2, #0]
 80002cc:	6851      	ldr	r1, [r2, #4]
 80002ce:	c303      	stmia	r3!, {r0, r1}
	uint8_t Data_USD2[8] 	= 	{0x1F,0xC0,0x00,0x10,0x00,0x03,0x01,0x80};	//1F C0 00 10 00 03 01 80
 80002d0:	f24d 12c0 	movw	r2, #53696	; 0xd1c0
 80002d4:	f6c0 0200 	movt	r2, #2048	; 0x800
 80002d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80002dc:	6810      	ldr	r0, [r2, #0]
 80002de:	6851      	ldr	r1, [r2, #4]
 80002e0:	c303      	stmia	r3!, {r0, r1}
	uint8_t Data_USD3[8] 	= 	{0xA8,0xC0,0x00,0x10,0x00,0x03,0x01,0x80};	//A8 C0 00 10 00 03 01 80
 80002e2:	f24d 12c8 	movw	r2, #53704	; 0xd1c8
 80002e6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80002ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80002ee:	6810      	ldr	r0, [r2, #0]
 80002f0:	6851      	ldr	r1, [r2, #4]
 80002f2:	c303      	stmia	r3!, {r0, r1}
	uint8_t Data_DSC[8]  	= 	{0x02,0x10,0x03,0x00,0x00,0x00,0x00,0x00};	//02 10 03 00 00 00 00 00
 80002f4:	f24d 12d0 	movw	r2, #53712	; 0xd1d0
 80002f8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80002fc:	f107 031c 	add.w	r3, r7, #28
 8000300:	6810      	ldr	r0, [r2, #0]
 8000302:	6851      	ldr	r1, [r2, #4]
 8000304:	c303      	stmia	r3!, {r0, r1}
	uint8_t Data_ReadOdo[8] = 	{0x03,0x22,0x22,0x03,0x00,0x00,0x00,0x00};	//03 22 22 03 00 00 00 00
 8000306:	f24d 12d8 	movw	r2, #53720	; 0xd1d8
 800030a:	f6c0 0200 	movt	r2, #2048	; 0x800
 800030e:	f107 0314 	add.w	r3, r7, #20
 8000312:	6810      	ldr	r0, [r2, #0]
 8000314:	6851      	ldr	r1, [r2, #4]
 8000316:	c303      	stmia	r3!, {r0, r1}
	uint8_t Data_ReadUFO[8] = 	{0x03,0x22,0x22,0x61,0x00,0x00,0x00,0x00};	//03 22 22 61 00 00 00 00 //decode Whats this
 8000318:	f24d 12e0 	movw	r2, #53728	; 0xd1e0
 800031c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000320:	f107 030c 	add.w	r3, r7, #12
 8000324:	6810      	ldr	r0, [r2, #0]
 8000326:	6851      	ldr	r1, [r2, #4]
 8000328:	c303      	stmia	r3!, {r0, r1}
	uint8_t Data_ReadFIN[8] = 	{0x03,0x22,0xF1,0x90,0x00,0x00,0x00,0x00};	//03 22 F1 90 00 00 00 00	//FIN ISO 14229
 800032a:	f24d 12e8 	movw	r2, #53736	; 0xd1e8
 800032e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000332:	f107 0304 	add.w	r3, r7, #4
 8000336:	6810      	ldr	r0, [r2, #0]
 8000338:	6851      	ldr	r1, [r2, #4]
 800033a:	c303      	stmia	r3!, {r0, r1}

	uint8_t Btn1;
//	uint8_t VIN_Supp[] = "VIN NOT Supported.... \n\r";
//	uint8_t CALID_Supp[] = "CALID NOT Supported...\n\r";
	uint8_t ECU_Index=0;
 800033c:	f04f 0300 	mov.w	r3, #0
 8000340:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	DAVE_Init();			// Initialization of DAVE Apps
 8000344:	f004 fbac 	bl	8004aa0 <DAVE_Init>
    TimerId = SYSTM001_CreateTimer(50,SYSTM001_ONE_SHOT,TimerInt,NULL);
 8000348:	f04f 0032 	mov.w	r0, #50	; 0x32
 800034c:	f04f 0100 	mov.w	r1, #0
 8000350:	f241 62ad 	movw	r2, #5805	; 0x16ad
 8000354:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000358:	f04f 0300 	mov.w	r3, #0
 800035c:	f003 fdb2 	bl	8003ec4 <SYSTM001_CreateTimer>
 8000360:	4602      	mov	r2, r0
 8000362:	f640 238c 	movw	r3, #2700	; 0xa8c
 8000366:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800036a:	601a      	str	r2, [r3, #0]
//    TimerId1Sec = SYSTM001_CreateTimer(2000,SYSTM001_PERIODIC,TimerOneSec,NULL);
    Timer_WaitId=SYSTM001_CreateTimer(4000,SYSTM001_ONE_SHOT,TimerWaitISR,NULL);
 800036c:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000370:	f04f 0100 	mov.w	r1, #0
 8000374:	f641 122d 	movw	r2, #6445	; 0x192d
 8000378:	f6c0 0200 	movt	r2, #2048	; 0x800
 800037c:	f04f 0300 	mov.w	r3, #0
 8000380:	f003 fda0 	bl	8003ec4 <SYSTM001_CreateTimer>
 8000384:	4602      	mov	r2, r0
 8000386:	f640 039c 	movw	r3, #2204	; 0x89c
 800038a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800038e:	601a      	str	r2, [r3, #0]



    CanTxMsgObj.Identifier=FUNC_PID_REQUEST;
 8000390:	f640 1334 	movw	r3, #2356	; 0x934
 8000394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000398:	f240 72df 	movw	r2, #2015	; 0x7df
 800039c:	601a      	str	r2, [r3, #0]
	CanTxMsgObj.DataLength=8;
 800039e:	f640 1334 	movw	r3, #2356	; 0x934
 80003a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a6:	f04f 0208 	mov.w	r2, #8
 80003aa:	729a      	strb	r2, [r3, #10]
	CanTxMsgObj.data[0]=Data[0];
 80003ac:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80003b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b4:	781a      	ldrb	r2, [r3, #0]
 80003b6:	f640 1334 	movw	r3, #2356	; 0x934
 80003ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003be:	72da      	strb	r2, [r3, #11]
	CanTxMsgObj.data[1]=Data[1];
 80003c0:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80003c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003c8:	785a      	ldrb	r2, [r3, #1]
 80003ca:	f640 1334 	movw	r3, #2356	; 0x934
 80003ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d2:	731a      	strb	r2, [r3, #12]
	CanTxMsgObj.data[2]=Data[2];
 80003d4:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80003d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003dc:	789a      	ldrb	r2, [r3, #2]
 80003de:	f640 1334 	movw	r3, #2356	; 0x934
 80003e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003e6:	735a      	strb	r2, [r3, #13]
	CanTxMsgObj.data[3]=Data[3];
 80003e8:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80003ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003f0:	78da      	ldrb	r2, [r3, #3]
 80003f2:	f640 1334 	movw	r3, #2356	; 0x934
 80003f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003fa:	739a      	strb	r2, [r3, #14]
	CanTxMsgObj.data[4]=Data[4];
 80003fc:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8000400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000404:	791a      	ldrb	r2, [r3, #4]
 8000406:	f640 1334 	movw	r3, #2356	; 0x934
 800040a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800040e:	73da      	strb	r2, [r3, #15]
	CanTxMsgObj.data[5]=Data[5];
 8000410:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8000414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000418:	795a      	ldrb	r2, [r3, #5]
 800041a:	f640 1334 	movw	r3, #2356	; 0x934
 800041e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000422:	741a      	strb	r2, [r3, #16]
	CanTxMsgObj.data[6]=Data[6];
 8000424:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8000428:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800042c:	799a      	ldrb	r2, [r3, #6]
 800042e:	f640 1334 	movw	r3, #2356	; 0x934
 8000432:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000436:	745a      	strb	r2, [r3, #17]
	CanTxMsgObj.data[7]=Data[7];
 8000438:	f641 03a4 	movw	r3, #6308	; 0x18a4
 800043c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000440:	79da      	ldrb	r2, [r3, #7]
 8000442:	f640 1334 	movw	r3, #2356	; 0x934
 8000446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800044a:	749a      	strb	r2, [r3, #18]
	CanTxMsgObj.IDExten=STANDARDTYPE;
 800044c:	f640 1334 	movw	r3, #2356	; 0x934
 8000450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000454:	f04f 0200 	mov.w	r2, #0
 8000458:	721a      	strb	r2, [r3, #8]
	CanTxMsgObj.MsgObjEN=CAN001_ENABLE;
 800045a:	f640 1334 	movw	r3, #2356	; 0x934
 800045e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000462:	f04f 0201 	mov.w	r2, #1
 8000466:	74da      	strb	r2, [r3, #19]
	CanTxMsgObj.MsgObjType=TRANSMSGOBJ;
 8000468:	f640 1334 	movw	r3, #2356	; 0x934
 800046c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000470:	f04f 0201 	mov.w	r2, #1
 8000474:	751a      	strb	r2, [r3, #20]
	CanTxMsgObj.IDMask=0x00;
 8000476:	f640 1334 	movw	r3, #2356	; 0x934
 800047a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800047e:	f04f 0200 	mov.w	r2, #0
 8000482:	605a      	str	r2, [r3, #4]
	CanTxMsgObj.IDExten=0x00;
 8000484:	f640 1334 	movw	r3, #2356	; 0x934
 8000488:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800048c:	f04f 0200 	mov.w	r2, #0
 8000490:	721a      	strb	r2, [r3, #8]

	status=CAN001_ConfigMsgObj(&CAN001_Handle0,&CanTxMsgObj,1U);
 8000492:	f24d 3014 	movw	r0, #54036	; 0xd314
 8000496:	f6c0 0000 	movt	r0, #2048	; 0x800
 800049a:	f640 1134 	movw	r1, #2356	; 0x934
 800049e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80004a2:	f04f 0201 	mov.w	r2, #1
 80004a6:	f005 f95f 	bl	8005768 <CAN001_ConfigMsgObj>
 80004aa:	6438      	str	r0, [r7, #64]	; 0x40
	  /* Update data value to be transmitted by  Node "Request" in message object 1 (LM01) with ID 0x255 */
	  CAN001_UpdateMODataRegisters(&CAN001_Handle0,1,8,Data);
 80004ac:	f24d 3014 	movw	r0, #54036	; 0xd314
 80004b0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80004b4:	f04f 0101 	mov.w	r1, #1
 80004b8:	f04f 0208 	mov.w	r2, #8
 80004bc:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80004c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004c4:	f005 fb42 	bl	8005b4c <CAN001_UpdateMODataRegisters>
	  /* Send Data frame with ID 0x255 on chip internal CAN bus (Loop-Back Mode) */
//	  status=CAN001_SendDataFrame(&CAN001_Handle0,1); //

	  Btn1 = IO004_ReadPin(IO004_Handle1);
 80004c8:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 80004cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80004d0:	685b      	ldr	r3, [r3, #4]
 80004d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004d4:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 80004d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80004dc:	785b      	ldrb	r3, [r3, #1]
 80004de:	fa22 f303 	lsr.w	r3, r2, r3
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	f003 0301 	and.w	r3, r3, #1
 80004e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	  IO004_SetOutputValue(IO004_Handle0,1);
 80004ec:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 80004f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80004f4:	685a      	ldr	r2, [r3, #4]
 80004f6:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 80004fa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80004fe:	785b      	ldrb	r3, [r3, #1]
 8000500:	f04f 0101 	mov.w	r1, #1
 8000504:	fa01 f303 	lsl.w	r3, r1, r3
 8000508:	6053      	str	r3, [r2, #4]
	  IO004_SetOutputValue(IO004_Handle2,1);
 800050a:	f24d 3304 	movw	r3, #54020	; 0xd304
 800050e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000512:	685a      	ldr	r2, [r3, #4]
 8000514:	f24d 3304 	movw	r3, #54020	; 0xd304
 8000518:	f6c0 0300 	movt	r3, #2048	; 0x800
 800051c:	785b      	ldrb	r3, [r3, #1]
 800051e:	f04f 0101 	mov.w	r1, #1
 8000522:	fa01 f303 	lsl.w	r3, r1, r3
 8000526:	6053      	str	r3, [r2, #4]
//	  printf("hello world");
//	  UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&data_uart, (uint32_t)strlen(data_uart));
#ifndef Sniffer
	  for(double i=0;i<5000;i++);
 8000528:	f04f 0200 	mov.w	r2, #0
 800052c:	f04f 0300 	mov.w	r3, #0
 8000530:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
 8000534:	e00d      	b.n	8000552 <main+0x29a>
 8000536:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800053a:	f04f 0200 	mov.w	r2, #0
 800053e:	f04f 0300 	mov.w	r3, #0
 8000542:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000546:	f005 fcbd 	bl	8005ec4 <__adddf3>
 800054a:	4602      	mov	r2, r0
 800054c:	460b      	mov	r3, r1
 800054e:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
 8000552:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8000556:	f20f 4360 	addw	r3, pc, #1120	; 0x460
 800055a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800055e:	f005 fec3 	bl	80062e8 <__aeabi_dcmplt>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d1e6      	bne.n	8000536 <main+0x27e>
	  print_Uart("M0 P00 \n\r");
 8000568:	f24d 1070 	movw	r0, #53616	; 0xd170
 800056c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000570:	f001 f9fc 	bl	800196c <print_Uart>
	  Get_PID(1000,MODE_CURR_DATA,PID_SUPPORT00,PRINT_NOTHING);
 8000574:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000578:	f04f 0101 	mov.w	r1, #1
 800057c:	f04f 0200 	mov.w	r2, #0
 8000580:	f04f 0300 	mov.w	r3, #0
 8000584:	f001 f910 	bl	80017a8 <Get_PID>
		for(double i=0;i<5000;i++);
 8000588:	f04f 0200 	mov.w	r2, #0
 800058c:	f04f 0300 	mov.w	r3, #0
 8000590:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
 8000594:	e00d      	b.n	80005b2 <main+0x2fa>
 8000596:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800059a:	f04f 0200 	mov.w	r2, #0
 800059e:	f04f 0300 	mov.w	r3, #0
 80005a2:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80005a6:	f005 fc8d 	bl	8005ec4 <__adddf3>
 80005aa:	4602      	mov	r2, r0
 80005ac:	460b      	mov	r3, r1
 80005ae:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
 80005b2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80005b6:	f20f 4300 	addw	r3, pc, #1024	; 0x400
 80005ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005be:	f005 fe93 	bl	80062e8 <__aeabi_dcmplt>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d1e6      	bne.n	8000596 <main+0x2de>
	  print_Uart("M0 P20 \n\r");
 80005c8:	f24d 107c 	movw	r0, #53628	; 0xd17c
 80005cc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80005d0:	f001 f9cc 	bl	800196c <print_Uart>
	  Get_PID(1000,MODE_CURR_DATA,PID_SUPPORT20,PRINT_NOTHING);
 80005d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005d8:	f04f 0101 	mov.w	r1, #1
 80005dc:	f04f 0220 	mov.w	r2, #32
 80005e0:	f04f 0300 	mov.w	r3, #0
 80005e4:	f001 f8e0 	bl	80017a8 <Get_PID>
	for(double i=0;i<5000;i++);
 80005e8:	f04f 0200 	mov.w	r2, #0
 80005ec:	f04f 0300 	mov.w	r3, #0
 80005f0:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
 80005f4:	e00d      	b.n	8000612 <main+0x35a>
 80005f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80005fa:	f04f 0200 	mov.w	r2, #0
 80005fe:	f04f 0300 	mov.w	r3, #0
 8000602:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000606:	f005 fc5d 	bl	8005ec4 <__adddf3>
 800060a:	4602      	mov	r2, r0
 800060c:	460b      	mov	r3, r1
 800060e:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
 8000612:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8000616:	a3e8      	add	r3, pc, #928	; (adr r3, 80009b8 <main+0x700>)
 8000618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800061c:	f005 fe64 	bl	80062e8 <__aeabi_dcmplt>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d1e7      	bne.n	80005f6 <main+0x33e>
		print_Uart("M9 P00 \n\r");
 8000626:	f24d 1088 	movw	r0, #53640	; 0xd188
 800062a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800062e:	f001 f99d 	bl	800196c <print_Uart>
		Get_PID(1000,MODE_REQ_VIN,PID_SUPPORT00,PRINT_NOTHING);
 8000632:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000636:	f04f 0109 	mov.w	r1, #9
 800063a:	f04f 0200 	mov.w	r2, #0
 800063e:	f04f 0300 	mov.w	r3, #0
 8000642:	f001 f8b1 	bl	80017a8 <Get_PID>
	for(double i=0;i<5000;i++);
 8000646:	f04f 0200 	mov.w	r2, #0
 800064a:	f04f 0300 	mov.w	r3, #0
 800064e:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 8000652:	e00d      	b.n	8000670 <main+0x3b8>
 8000654:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8000658:	f04f 0200 	mov.w	r2, #0
 800065c:	f04f 0300 	mov.w	r3, #0
 8000660:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000664:	f005 fc2e 	bl	8005ec4 <__adddf3>
 8000668:	4602      	mov	r2, r0
 800066a:	460b      	mov	r3, r1
 800066c:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 8000670:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8000674:	a3d0      	add	r3, pc, #832	; (adr r3, 80009b8 <main+0x700>)
 8000676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800067a:	f005 fe35 	bl	80062e8 <__aeabi_dcmplt>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1e7      	bne.n	8000654 <main+0x39c>
		print_Uart("M9 P02 \n\r");
 8000684:	f24d 1094 	movw	r0, #53652	; 0xd194
 8000688:	f6c0 0000 	movt	r0, #2048	; 0x800
 800068c:	f001 f96e 	bl	800196c <print_Uart>
		Get_PID(2000,MODE_REQ_VIN,VIN_NUM,PRINT_ECU_INFO);
 8000690:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000694:	f04f 0109 	mov.w	r1, #9
 8000698:	f04f 0202 	mov.w	r2, #2
 800069c:	f04f 0301 	mov.w	r3, #1
 80006a0:	f001 f882 	bl	80017a8 <Get_PID>
//		for(double i=0;i<5000;i++);
//			print_Uart("M9 P04 \n\r");
//			Get_PID(2000,MODE_REQ_VIN,CAL_ID,PRINT_ECU_INFO);

		if(is_pid_supported(FUEL_LEVEL, MODE_CURR_DATA,0)||(is_pid_supported(FUEL_LEVEL, MODE_CURR_DATA,1)))
 80006a4:	f04f 002f 	mov.w	r0, #47	; 0x2f
 80006a8:	f04f 0101 	mov.w	r1, #1
 80006ac:	f04f 0200 	mov.w	r2, #0
 80006b0:	f001 f984 	bl	80019bc <is_pid_supported>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d10a      	bne.n	80006d0 <main+0x418>
 80006ba:	f04f 002f 	mov.w	r0, #47	; 0x2f
 80006be:	f04f 0101 	mov.w	r1, #1
 80006c2:	f04f 0201 	mov.w	r2, #1
 80006c6:	f001 f979 	bl	80019bc <is_pid_supported>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d006      	beq.n	80006de <main+0x426>
			print_Uart("PID2F=1 \n\r");
 80006d0:	f24d 10a0 	movw	r0, #53664	; 0xd1a0
 80006d4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80006d8:	f001 f948 	bl	800196c <print_Uart>
 80006dc:	e005      	b.n	80006ea <main+0x432>
		else
			print_Uart("PID2F=0 \n\r");
 80006de:	f24d 10ac 	movw	r0, #53676	; 0xd1ac
 80006e2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80006e6:	f001 f941 	bl	800196c <print_Uart>
//		  if(!(IO004_ReadPin(IO004_Handle1)))
//		SYSTM001_StartTimer (TimerId1Sec);
//		  else if()
#ifndef Sniffer
		  {
				for(double i=0;i<5000;i++);
 80006ea:	f04f 0200 	mov.w	r2, #0
 80006ee:	f04f 0300 	mov.w	r3, #0
 80006f2:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 80006f6:	e00d      	b.n	8000714 <main+0x45c>
 80006f8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80006fc:	f04f 0200 	mov.w	r2, #0
 8000700:	f04f 0300 	mov.w	r3, #0
 8000704:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000708:	f005 fbdc 	bl	8005ec4 <__adddf3>
 800070c:	4602      	mov	r2, r0
 800070e:	460b      	mov	r3, r1
 8000710:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8000714:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8000718:	a3a7      	add	r3, pc, #668	; (adr r3, 80009b8 <main+0x700>)
 800071a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800071e:	f005 fde3 	bl	80062e8 <__aeabi_dcmplt>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d1e7      	bne.n	80006f8 <main+0x440>
		//print_Uart("M0 P00 \n\r");
				Get_PID(500,MODE_CURR_DATA,ENGINE_RPM,PRINT_NOTHING);
 8000728:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800072c:	f04f 0101 	mov.w	r1, #1
 8000730:	f04f 020c 	mov.w	r2, #12
 8000734:	f04f 0300 	mov.w	r3, #0
 8000738:	f001 f836 	bl	80017a8 <Get_PID>
				for(double i=0;i<5000;i++);
 800073c:	f04f 0200 	mov.w	r2, #0
 8000740:	f04f 0300 	mov.w	r3, #0
 8000744:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 8000748:	e00d      	b.n	8000766 <main+0x4ae>
 800074a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800074e:	f04f 0200 	mov.w	r2, #0
 8000752:	f04f 0300 	mov.w	r3, #0
 8000756:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800075a:	f005 fbb3 	bl	8005ec4 <__adddf3>
 800075e:	4602      	mov	r2, r0
 8000760:	460b      	mov	r3, r1
 8000762:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 8000766:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800076a:	a393      	add	r3, pc, #588	; (adr r3, 80009b8 <main+0x700>)
 800076c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000770:	f005 fdba 	bl	80062e8 <__aeabi_dcmplt>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d1e7      	bne.n	800074a <main+0x492>
		//print_Uart("M0 P20 \n\r");
				Get_PID(500,MODE_CURR_DATA,RUNTIME_START,PRINT_NOTHING);
 800077a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800077e:	f04f 0101 	mov.w	r1, #1
 8000782:	f04f 021f 	mov.w	r2, #31
 8000786:	f04f 0300 	mov.w	r3, #0
 800078a:	f001 f80d 	bl	80017a8 <Get_PID>
		  	  for(double i=0;i<5000;i++);
 800078e:	f04f 0200 	mov.w	r2, #0
 8000792:	f04f 0300 	mov.w	r3, #0
 8000796:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 800079a:	e00d      	b.n	80007b8 <main+0x500>
 800079c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80007a0:	f04f 0200 	mov.w	r2, #0
 80007a4:	f04f 0300 	mov.w	r3, #0
 80007a8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80007ac:	f005 fb8a 	bl	8005ec4 <__adddf3>
 80007b0:	4602      	mov	r2, r0
 80007b2:	460b      	mov	r3, r1
 80007b4:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
 80007b8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80007bc:	a37e      	add	r3, pc, #504	; (adr r3, 80009b8 <main+0x700>)
 80007be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80007c2:	f005 fd91 	bl	80062e8 <__aeabi_dcmplt>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1e7      	bne.n	800079c <main+0x4e4>
		//print_Uart("M9 P00 \n\r");
		  	  Get_PID(500,MODE_CURR_DATA,FUEL_LEVEL,PRINT_NOTHING);
 80007cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007d0:	f04f 0101 	mov.w	r1, #1
 80007d4:	f04f 022f 	mov.w	r2, #47	; 0x2f
 80007d8:	f04f 0300 	mov.w	r3, #0
 80007dc:	f000 ffe4 	bl	80017a8 <Get_PID>
				for(double i=0;i<5000;i++);
 80007e0:	f04f 0200 	mov.w	r2, #0
 80007e4:	f04f 0300 	mov.w	r3, #0
 80007e8:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 80007ec:	e00d      	b.n	800080a <main+0x552>
 80007ee:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80007f2:	f04f 0200 	mov.w	r2, #0
 80007f6:	f04f 0300 	mov.w	r3, #0
 80007fa:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80007fe:	f005 fb61 	bl	8005ec4 <__adddf3>
 8000802:	4602      	mov	r2, r0
 8000804:	460b      	mov	r3, r1
 8000806:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 800080a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800080e:	a36a      	add	r3, pc, #424	; (adr r3, 80009b8 <main+0x700>)
 8000810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000814:	f005 fd68 	bl	80062e8 <__aeabi_dcmplt>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d1e7      	bne.n	80007ee <main+0x536>
		//print_Uart("M9 P00 \n\r");
				Get_PID(500,MODE_CURR_DATA,VEHICLE_SPEED,PRINT_VEHICAL_DATA);
 800081e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000822:	f04f 0101 	mov.w	r1, #1
 8000826:	f04f 020d 	mov.w	r2, #13
 800082a:	f04f 0302 	mov.w	r3, #2
 800082e:	f000 ffbb 	bl	80017a8 <Get_PID>
				delay();
 8000832:	f000 fa7d 	bl	8000d30 <delay>

				Timer_WaitId = SYSTM001_CreateTimer(3000,SYSTM001_ONE_SHOT,TimerWaitISR,NULL);
 8000836:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800083a:	f04f 0100 	mov.w	r1, #0
 800083e:	f641 122d 	movw	r2, #6445	; 0x192d
 8000842:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000846:	f04f 0300 	mov.w	r3, #0
 800084a:	f003 fb3b 	bl	8003ec4 <SYSTM001_CreateTimer>
 800084e:	4602      	mov	r2, r0
 8000850:	f640 039c 	movw	r3, #2204	; 0x89c
 8000854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000858:	601a      	str	r2, [r3, #0]
				Timer_Wait_Expired=FALSE;
 800085a:	f640 0300 	movw	r3, #2048	; 0x800
 800085e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000862:	f04f 0200 	mov.w	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
				SYSTM001_StartTimer (Timer_WaitId);
 8000868:	f640 039c 	movw	r3, #2204	; 0x89c
 800086c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4618      	mov	r0, r3
 8000874:	f003 fbf6 	bl	8004064 <SYSTM001_StartTimer>
				while(!Timer_Wait_Expired);
 8000878:	bf00      	nop
 800087a:	f640 0300 	movw	r3, #2048	; 0x800
 800087e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d0f8      	beq.n	800087a <main+0x5c2>
				for(double i=0;i<50000;i++);
 8000888:	f04f 0200 	mov.w	r2, #0
 800088c:	f04f 0300 	mov.w	r3, #0
 8000890:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8000894:	e00d      	b.n	80008b2 <main+0x5fa>
 8000896:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800089a:	f04f 0200 	mov.w	r2, #0
 800089e:	f04f 0300 	mov.w	r3, #0
 80008a2:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80008a6:	f005 fb0d 	bl	8005ec4 <__adddf3>
 80008aa:	4602      	mov	r2, r0
 80008ac:	460b      	mov	r3, r1
 80008ae:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 80008b2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80008b6:	a342      	add	r3, pc, #264	; (adr r3, 80009c0 <main+0x708>)
 80008b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008bc:	f005 fd14 	bl	80062e8 <__aeabi_dcmplt>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d1e7      	bne.n	8000896 <main+0x5de>
				delay();
 80008c6:	f000 fa33 	bl	8000d30 <delay>
				Send_Data(0x0200,Data_USD1);
 80008ca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80008ce:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008d2:	4619      	mov	r1, r3
 80008d4:	f001 f900 	bl	8001ad8 <Send_Data>
				delay();
 80008d8:	f000 fa2a 	bl	8000d30 <delay>
				Send_Data(0x0200,Data_USD1);
 80008dc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80008e0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008e4:	4619      	mov	r1, r3
 80008e6:	f001 f8f7 	bl	8001ad8 <Send_Data>
				delay();
 80008ea:	f000 fa21 	bl	8000d30 <delay>
				Send_Data(0x0200,Data_USD2);
 80008ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008f6:	4619      	mov	r1, r3
 80008f8:	f001 f8ee 	bl	8001ad8 <Send_Data>
				delay();
 80008fc:	f000 fa18 	bl	8000d30 <delay>
				Send_Data(0x0200,Data_USD3);
 8000900:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000904:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000908:	4619      	mov	r1, r3
 800090a:	f001 f8e5 	bl	8001ad8 <Send_Data>
				delay();
 800090e:	f000 fa0f 	bl	8000d30 <delay>
				Send_Data(0x0200,Data_USD3);
 8000912:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000916:	f44f 7000 	mov.w	r0, #512	; 0x200
 800091a:	4619      	mov	r1, r3
 800091c:	f001 f8dc 	bl	8001ad8 <Send_Data>
				delay();
 8000920:	f000 fa06 	bl	8000d30 <delay>
				Send_Data(0x0200,Data_USD3);
 8000924:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000928:	f44f 7000 	mov.w	r0, #512	; 0x200
 800092c:	4619      	mov	r1, r3
 800092e:	f001 f8d3 	bl	8001ad8 <Send_Data>
				delay();
 8000932:	f000 f9fd 	bl	8000d30 <delay>
				Send_Data(0x0714,Data_DSC);
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	f240 7014 	movw	r0, #1812	; 0x714
 800093e:	4619      	mov	r1, r3
 8000940:	f001 f8ca 	bl	8001ad8 <Send_Data>
				delay();
 8000944:	f000 f9f4 	bl	8000d30 <delay>
				Send_Data(0x0714,Data_ReadOdo);
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	f240 7014 	movw	r0, #1812	; 0x714
 8000950:	4619      	mov	r1, r3
 8000952:	f001 f8c1 	bl	8001ad8 <Send_Data>
				delay();
 8000956:	f000 f9eb 	bl	8000d30 <delay>
				for(double i=0;i<500000;i++);
 800095a:	f04f 0200 	mov.w	r2, #0
 800095e:	f04f 0300 	mov.w	r3, #0
 8000962:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8000966:	e00d      	b.n	8000984 <main+0x6cc>
 8000968:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800096c:	f04f 0200 	mov.w	r2, #0
 8000970:	f04f 0300 	mov.w	r3, #0
 8000974:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000978:	f005 faa4 	bl	8005ec4 <__adddf3>
 800097c:	4602      	mov	r2, r0
 800097e:	460b      	mov	r3, r1
 8000980:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8000984:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8000988:	a30f      	add	r3, pc, #60	; (adr r3, 80009c8 <main+0x710>)
 800098a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800098e:	f005 fcab 	bl	80062e8 <__aeabi_dcmplt>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d1e7      	bne.n	8000968 <main+0x6b0>
				IO004_TogglePin(IO004_Handle0);
 8000998:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 800099c:	f6c0 0300 	movt	r3, #2048	; 0x800
 80009a0:	685a      	ldr	r2, [r3, #4]
 80009a2:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 80009a6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80009aa:	785b      	ldrb	r3, [r3, #1]
 80009ac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80009b0:	fa01 f303 	lsl.w	r3, r1, r3
 80009b4:	6053      	str	r3, [r2, #4]
		  }
#endif
	  }
 80009b6:	e698      	b.n	80006ea <main+0x432>
 80009b8:	00000000 	.word	0x00000000
 80009bc:	40b38800 	.word	0x40b38800
 80009c0:	00000000 	.word	0x00000000
 80009c4:	40e86a00 	.word	0x40e86a00
 80009c8:	00000000 	.word	0x00000000
 80009cc:	411e8480 	.word	0x411e8480

080009d0 <CAN0_1_IRQHandler>:
 *    }
 */
// CAN RX INTERRUPT ISR
void EventHandlerCAN001_0()

	{
 80009d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80009d4:	b089      	sub	sp, #36	; 0x24
 80009d6:	af08      	add	r7, sp, #32
//		{
//			/* Clear the flag */
//			CAN001_ClearMOFlagStatus(&CAN001_Handle0,1,TRANSMIT_PENDING);
//		}
		/* Check receive pending status in LMO2 */
		if(CAN001_GetMOFlagStatus(&CAN001_Handle0,2,RECEIVE_PENDING) == CAN_SET)
 80009d8:	f24d 3014 	movw	r0, #54036	; 0xd314
 80009dc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80009e0:	f04f 0102 	mov.w	r1, #2
 80009e4:	f04f 0201 	mov.w	r2, #1
 80009e8:	f005 f960 	bl	8005cac <CAN001_GetMOFlagStatus>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	f040 817f 	bne.w	8000cf2 <CAN0_1_IRQHandler+0x322>
		{
			/* Clear the flag */
			CAN001_ClearMOFlagStatus(&CAN001_Handle0,2,RECEIVE_PENDING);
 80009f4:	f24d 3014 	movw	r0, #54036	; 0xd314
 80009f8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80009fc:	f04f 0102 	mov.w	r1, #2
 8000a00:	f04f 0201 	mov.w	r2, #1
 8000a04:	f005 f9ce 	bl	8005da4 <CAN001_ClearMOFlagStatus>
			/* Read the received Message object and stores in variable CanRecMsgObj */
			CAN001_ReadMsgObj(&CAN001_Handle0,&CanRecMsgObj[CAN_RX_Pkt_Count],2);
 8000a08:	f640 0313 	movw	r3, #2067	; 0x813
 8000a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	461a      	mov	r2, r3
 8000a14:	4613      	mov	r3, r2
 8000a16:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1a:	189b      	adds	r3, r3, r2
 8000a1c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a20:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000a24:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000a28:	189b      	adds	r3, r3, r2
 8000a2a:	f24d 3014 	movw	r0, #54036	; 0xd314
 8000a2e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000a32:	4619      	mov	r1, r3
 8000a34:	f04f 0202 	mov.w	r2, #2
 8000a38:	f004 ff86 	bl	8005948 <CAN001_ReadMsgObj>
#ifndef Sniffer
			if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x7e8) |(CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x7e9))
 8000a3c:	f640 0313 	movw	r3, #2067	; 0x813
 8000a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	4619      	mov	r1, r3
 8000a48:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000a4c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000a50:	460b      	mov	r3, r1
 8000a52:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a56:	185b      	adds	r3, r3, r1
 8000a58:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5c:	18d3      	adds	r3, r2, r3
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f5b3 6ffd 	cmp.w	r3, #2024	; 0x7e8
 8000a64:	bf14      	ite	ne
 8000a66:	2300      	movne	r3, #0
 8000a68:	2301      	moveq	r3, #1
 8000a6a:	b2d8      	uxtb	r0, r3
 8000a6c:	f640 0313 	movw	r3, #2067	; 0x813
 8000a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	4619      	mov	r1, r3
 8000a78:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000a7c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000a80:	460b      	mov	r3, r1
 8000a82:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a86:	185b      	adds	r3, r3, r1
 8000a88:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a8c:	18d3      	adds	r3, r2, r3
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	f240 73e9 	movw	r3, #2025	; 0x7e9
 8000a94:	429a      	cmp	r2, r3
 8000a96:	bf14      	ite	ne
 8000a98:	2300      	movne	r3, #0
 8000a9a:	2301      	moveq	r3, #1
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	4303      	orrs	r3, r0
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d041      	beq.n	8000b2a <CAN0_1_IRQHandler+0x15a>
			{
				if(CanRecMsgObj[CAN_RX_Pkt_Count].data[0]==0x10)
 8000aa6:	f640 0313 	movw	r3, #2067	; 0x813
 8000aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000ab6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000aba:	460b      	mov	r3, r1
 8000abc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac0:	185b      	adds	r3, r3, r1
 8000ac2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000ac6:	18d3      	adds	r3, r2, r3
 8000ac8:	f103 0308 	add.w	r3, r3, #8
 8000acc:	78db      	ldrb	r3, [r3, #3]
 8000ace:	2b10      	cmp	r3, #16
 8000ad0:	d107      	bne.n	8000ae2 <CAN0_1_IRQHandler+0x112>
				SYSTM001_StartTimer (TimerId);
 8000ad2:	f640 238c 	movw	r3, #2700	; 0xa8c
 8000ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f003 fac1 	bl	8004064 <SYSTM001_StartTimer>
				/* Switch on LED Pin 1.1  to indicate that the requested message is received*/
				IO004_TogglePin(IO004_Handle2);
 8000ae2:	f24d 3304 	movw	r3, #54020	; 0xd304
 8000ae6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000aea:	685a      	ldr	r2, [r3, #4]
 8000aec:	f24d 3304 	movw	r3, #54020	; 0xd304
 8000af0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000af4:	785b      	ldrb	r3, [r3, #1]
 8000af6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000afa:	fa01 f303 	lsl.w	r3, r1, r3
 8000afe:	6053      	str	r3, [r2, #4]
				CAN_Rx_Flag=CAN_PACKET_RECEIVED;
 8000b00:	f640 0311 	movw	r3, #2065	; 0x811
 8000b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b08:	f04f 0201 	mov.w	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]
				CAN_RX_Pkt_Count++;
 8000b0e:	f640 0313 	movw	r3, #2067	; 0x813
 8000b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	f103 0301 	add.w	r3, r3, #1
 8000b1c:	b2da      	uxtb	r2, r3
 8000b1e:	f640 0313 	movw	r3, #2067	; 0x813
 8000b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b26:	701a      	strb	r2, [r3, #0]
 8000b28:	e0e3      	b.n	8000cf2 <CAN0_1_IRQHandler+0x322>
//				if(	CAN_RX_Pkt_Count)
			}
//			else if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x17F00010) );
			else
			{
				sprintf(&CAN_RX_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000b2a:	f640 0313 	movw	r3, #2067	; 0x813
 8000b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	4619      	mov	r1, r3
 8000b36:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000b3a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000b3e:	460b      	mov	r3, r1
 8000b40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b44:	185b      	adds	r3, r3, r1
 8000b46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b4a:	18d3      	adds	r3, r2, r3
 8000b4c:	681d      	ldr	r5, [r3, #0]
 8000b4e:	f640 0313 	movw	r3, #2067	; 0x813
 8000b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	4619      	mov	r1, r3
 8000b5a:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000b5e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000b62:	460b      	mov	r3, r1
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	185b      	adds	r3, r3, r1
 8000b6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b6e:	18d3      	adds	r3, r2, r3
 8000b70:	f103 0308 	add.w	r3, r3, #8
 8000b74:	78db      	ldrb	r3, [r3, #3]
 8000b76:	461c      	mov	r4, r3
						CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],\
 8000b78:	f640 0313 	movw	r3, #2067	; 0x813
 8000b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	4619      	mov	r1, r3
 8000b84:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000b88:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b92:	185b      	adds	r3, r3, r1
 8000b94:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b98:	18d3      	adds	r3, r2, r3
 8000b9a:	f103 0309 	add.w	r3, r3, #9
 8000b9e:	78db      	ldrb	r3, [r3, #3]
//				if(	CAN_RX_Pkt_Count)
			}
//			else if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x17F00010) );
			else
			{
				sprintf(&CAN_RX_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000ba0:	4699      	mov	r9, r3
						CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],\
 8000ba2:	f640 0313 	movw	r3, #2067	; 0x813
 8000ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	4619      	mov	r1, r3
 8000bae:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000bb2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000bb6:	460b      	mov	r3, r1
 8000bb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bbc:	185b      	adds	r3, r3, r1
 8000bbe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000bc2:	18d3      	adds	r3, r2, r3
 8000bc4:	f103 030a 	add.w	r3, r3, #10
 8000bc8:	78db      	ldrb	r3, [r3, #3]
//				if(	CAN_RX_Pkt_Count)
			}
//			else if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x17F00010) );
			else
			{
				sprintf(&CAN_RX_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000bca:	4698      	mov	r8, r3
						CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],\
 8000bcc:	f640 0313 	movw	r3, #2067	; 0x813
 8000bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000bdc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000be0:	460b      	mov	r3, r1
 8000be2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be6:	185b      	adds	r3, r3, r1
 8000be8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000bec:	18d3      	adds	r3, r2, r3
 8000bee:	f103 030b 	add.w	r3, r3, #11
 8000bf2:	78db      	ldrb	r3, [r3, #3]
//				if(	CAN_RX_Pkt_Count)
			}
//			else if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x17F00010) );
			else
			{
				sprintf(&CAN_RX_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000bf4:	469c      	mov	ip, r3
						CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],\
 8000bf6:	f640 0313 	movw	r3, #2067	; 0x813
 8000bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4619      	mov	r1, r3
 8000c02:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000c06:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	185b      	adds	r3, r3, r1
 8000c12:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000c16:	18d3      	adds	r3, r2, r3
 8000c18:	f103 030c 	add.w	r3, r3, #12
 8000c1c:	78db      	ldrb	r3, [r3, #3]
//				if(	CAN_RX_Pkt_Count)
			}
//			else if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x17F00010) );
			else
			{
				sprintf(&CAN_RX_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000c1e:	469e      	mov	lr, r3
						CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],\
						CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],CanRecMsgObj[CAN_RX_Pkt_Count].data[7]);
 8000c20:	f640 0313 	movw	r3, #2067	; 0x813
 8000c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000c30:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000c34:	460b      	mov	r3, r1
 8000c36:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c3a:	185b      	adds	r3, r3, r1
 8000c3c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000c40:	18d3      	adds	r3, r2, r3
 8000c42:	f103 030d 	add.w	r3, r3, #13
 8000c46:	78db      	ldrb	r3, [r3, #3]
//				if(	CAN_RX_Pkt_Count)
			}
//			else if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x17F00010) );
			else
			{
				sprintf(&CAN_RX_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000c48:	461e      	mov	r6, r3
						CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],\
						CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],CanRecMsgObj[CAN_RX_Pkt_Count].data[7]);
 8000c4a:	f640 0313 	movw	r3, #2067	; 0x813
 8000c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	4619      	mov	r1, r3
 8000c56:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000c5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000c5e:	460b      	mov	r3, r1
 8000c60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c64:	185b      	adds	r3, r3, r1
 8000c66:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000c6a:	18d3      	adds	r3, r2, r3
 8000c6c:	f103 030e 	add.w	r3, r3, #14
 8000c70:	78db      	ldrb	r3, [r3, #3]
//				if(	CAN_RX_Pkt_Count)
			}
//			else if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x17F00010) );
			else
			{
				sprintf(&CAN_RX_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000c72:	4618      	mov	r0, r3
						CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],\
						CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],CanRecMsgObj[CAN_RX_Pkt_Count].data[7]);
 8000c74:	f640 0313 	movw	r3, #2067	; 0x813
 8000c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	4619      	mov	r1, r3
 8000c80:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000c84:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000c88:	460b      	mov	r3, r1
 8000c8a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c8e:	185b      	adds	r3, r3, r1
 8000c90:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000c94:	18d3      	adds	r3, r2, r3
 8000c96:	f103 030f 	add.w	r3, r3, #15
 8000c9a:	78db      	ldrb	r3, [r3, #3]
//				if(	CAN_RX_Pkt_Count)
			}
//			else if((CanRecMsgObj[CAN_RX_Pkt_Count].Identifier==0x17F00010) );
			else
			{
				sprintf(&CAN_RX_Buffer[0],"ID=x%.4X,D=%.2X %.2X %.2X %.2X %.2X %.2X %.2X %.2X \r\n",CanRecMsgObj[CAN_RX_Pkt_Count].Identifier,CanRecMsgObj[CAN_RX_Pkt_Count].data[0],\
 8000c9c:	f8cd 9000 	str.w	r9, [sp]
 8000ca0:	f8cd 8004 	str.w	r8, [sp, #4]
 8000ca4:	f8cd c008 	str.w	ip, [sp, #8]
 8000ca8:	f8cd e00c 	str.w	lr, [sp, #12]
 8000cac:	9604      	str	r6, [sp, #16]
 8000cae:	9005      	str	r0, [sp, #20]
 8000cb0:	9306      	str	r3, [sp, #24]
 8000cb2:	f640 007c 	movw	r0, #2172	; 0x87c
 8000cb6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000cba:	f24d 11f0 	movw	r1, #53744	; 0xd1f0
 8000cbe:	f6c0 0100 	movt	r1, #2048	; 0x800
 8000cc2:	462a      	mov	r2, r5
 8000cc4:	4623      	mov	r3, r4
 8000cc6:	f005 fc45 	bl	8006554 <sprintf>
						CanRecMsgObj[CAN_RX_Pkt_Count].data[1],CanRecMsgObj[CAN_RX_Pkt_Count].data[2],CanRecMsgObj[CAN_RX_Pkt_Count].data[3],CanRecMsgObj[CAN_RX_Pkt_Count].data[4],\
						CanRecMsgObj[CAN_RX_Pkt_Count].data[5],CanRecMsgObj[CAN_RX_Pkt_Count].data[6],CanRecMsgObj[CAN_RX_Pkt_Count].data[7]);
				UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&CAN_RX_Buffer, (uint32_t)strlen(CAN_RX_Buffer)+1);
 8000cca:	f640 007c 	movw	r0, #2172	; 0x87c
 8000cce:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000cd2:	f005 fc67 	bl	80065a4 <strlen>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	f103 0301 	add.w	r3, r3, #1
 8000cdc:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 8000ce0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000ce4:	f640 017c 	movw	r1, #2172	; 0x87c
 8000ce8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000cec:	461a      	mov	r2, r3
 8000cee:	f002 fd4d 	bl	800378c <UART001_WriteDataBytes>
#endif
//			ECU_Test[ECU_Index].Uconnection=TRUE;
			//temp++;
		}
		/* Check for Node error */
		if(CAN001_GetNodeFlagStatus(&CAN001_Handle0,CAN001_ALERT_STATUS) == CAN_SET)
 8000cf2:	f24d 3014 	movw	r0, #54036	; 0xd314
 8000cf6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000cfa:	f04f 0120 	mov.w	r1, #32
 8000cfe:	f005 f805 	bl	8005d0c <CAN001_GetNodeFlagStatus>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	d10e      	bne.n	8000d26 <CAN0_1_IRQHandler+0x356>
		{
			/* Clear the flag */
			CAN001_ClearNodeFlagStatus(&CAN001_Handle0,CAN001_ALERT_STATUS);
 8000d08:	f24d 3014 	movw	r0, #54036	; 0xd314
 8000d0c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000d10:	f04f 0120 	mov.w	r1, #32
 8000d14:	f005 f87c 	bl	8005e10 <CAN001_ClearNodeFlagStatus>
			CAN_Rx_Flag=CAN_PACKET_RX_ERROR;
 8000d18:	f640 0311 	movw	r3, #2065	; 0x811
 8000d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d20:	f04f 0202 	mov.w	r2, #2
 8000d24:	701a      	strb	r2, [r3, #0]
		}
	}
 8000d26:	f107 0704 	add.w	r7, r7, #4
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000d30 <delay>:
void delay(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
for(double i=0;i<5000;i++);
 8000d36:	f04f 0200 	mov.w	r2, #0
 8000d3a:	f04f 0300 	mov.w	r3, #0
 8000d3e:	e9c7 2300 	strd	r2, r3, [r7]
 8000d42:	e00d      	b.n	8000d60 <delay+0x30>
 8000d44:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000d48:	f04f 0200 	mov.w	r2, #0
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8000d54:	f005 f8b6 	bl	8005ec4 <__adddf3>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	e9c7 2300 	strd	r2, r3, [r7]
 8000d60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000d64:	a306      	add	r3, pc, #24	; (adr r3, 8000d80 <delay+0x50>)
 8000d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d6a:	f005 fabd 	bl	80062e8 <__aeabi_dcmplt>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d1e7      	bne.n	8000d44 <delay+0x14>
}
 8000d74:	f107 0708 	add.w	r7, r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	f3af 8000 	nop.w
 8000d80:	00000000 	.word	0x00000000
 8000d84:	40b38800 	.word	0x40b38800

08000d88 <StoreData>:

uint8_t StoreData(uint8_t Pid)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]

	uint8_t Data_Rx[8];
	uint8_t Error=1;
 8000d92:	f04f 0301 	mov.w	r3, #1
 8000d96:	75fb      	strb	r3, [r7, #23]
	uint8_t ECU_Index=0;
 8000d98:	f04f 0300 	mov.w	r3, #0
 8000d9c:	75bb      	strb	r3, [r7, #22]
	memcpy(Data_Rx,&CanRecMsgObj[CAN_RX_Pkt_Count].data[0],8);
 8000d9e:	f640 0313 	movw	r3, #2067	; 0x813
 8000da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	461a      	mov	r2, r3
 8000daa:	4613      	mov	r3, r2
 8000dac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000db0:	189b      	adds	r3, r3, r2
 8000db2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000db6:	f103 0208 	add.w	r2, r3, #8
 8000dba:	f640 03a4 	movw	r3, #2212	; 0x8a4
 8000dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dc2:	18d3      	adds	r3, r2, r3
 8000dc4:	f103 0203 	add.w	r2, r3, #3
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	6810      	ldr	r0, [r2, #0]
 8000dce:	6851      	ldr	r1, [r2, #4]
 8000dd0:	c303      	stmia	r3!, {r0, r1}
	if(CAN_Rx_Flag==CAN_PACKET_RX_ERROR)
 8000dd2:	f640 0311 	movw	r3, #2065	; 0x811
 8000dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d104      	bne.n	8000dea <StoreData+0x62>
		return Error=CAN_PACKET_RX_ERROR;
 8000de0:	f04f 0302 	mov.w	r3, #2
 8000de4:	75fb      	strb	r3, [r7, #23]
 8000de6:	7dfb      	ldrb	r3, [r7, #23]
 8000de8:	e2f2      	b.n	80013d0 <StoreData+0x648>
		//UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
	else
		{
			ECU_Val=CanRecMsgObj[CAN_RX_Pkt_Count].Identifier;
 8000dea:	f640 0313 	movw	r3, #2067	; 0x813
 8000dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	4619      	mov	r1, r3
 8000df6:	f640 02a4 	movw	r2, #2212	; 0x8a4
 8000dfa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000dfe:	460b      	mov	r3, r1
 8000e00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e04:	185b      	adds	r3, r3, r1
 8000e06:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000e0a:	18d3      	adds	r3, r2, r3
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	b29a      	uxth	r2, r3
 8000e10:	f640 2388 	movw	r3, #2696	; 0xa88
 8000e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e18:	801a      	strh	r2, [r3, #0]
			ECU_Index=ECU_Val-0x7E8;
 8000e1a:	f640 2388 	movw	r3, #2696	; 0xa88
 8000e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e22:	881b      	ldrh	r3, [r3, #0]
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	f103 0318 	add.w	r3, r3, #24
 8000e2a:	75bb      	strb	r3, [r7, #22]
			ECU_Test[ECU_Index].ECU_Add=ECU_Val;
 8000e2c:	7db9      	ldrb	r1, [r7, #22]
 8000e2e:	f640 2388 	movw	r3, #2696	; 0xa88
 8000e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e36:	881a      	ldrh	r2, [r3, #0]
 8000e38:	f640 1388 	movw	r3, #2440	; 0x988
 8000e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e40:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000e44:	185b      	adds	r3, r3, r1
 8000e46:	805a      	strh	r2, [r3, #2]
			Data_Len=Data_Rx[0];
 8000e48:	7b3a      	ldrb	r2, [r7, #12]
 8000e4a:	f640 134c 	movw	r3, #2380	; 0x94c
 8000e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e52:	701a      	strb	r2, [r3, #0]
			MODE_Val=(Data_Rx[1]-0x40);
 8000e54:	7b7b      	ldrb	r3, [r7, #13]
 8000e56:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	f640 1382 	movw	r3, #2434	; 0x982
 8000e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e64:	701a      	strb	r2, [r3, #0]
			PID_Val=Data_Rx[2];
 8000e66:	7bba      	ldrb	r2, [r7, #14]
 8000e68:	f640 03a0 	movw	r3, #2208	; 0x8a0
 8000e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e70:	701a      	strb	r2, [r3, #0]

			if(MODE_Val==MODE_CURR_DATA)
 8000e72:	f640 1382 	movw	r3, #2434	; 0x982
 8000e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	f040 817a 	bne.w	8001176 <StoreData+0x3ee>
			{
				switch (PID_Val)//PID query Message is same in response
 8000e82:	f640 03a0 	movw	r3, #2208	; 0x8a0
 8000e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	2b40      	cmp	r3, #64	; 0x40
 8000e8e:	f200 8162 	bhi.w	8001156 <StoreData+0x3ce>
 8000e92:	a201      	add	r2, pc, #4	; (adr r2, 8000e98 <StoreData+0x110>)
 8000e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e98:	08000f9d 	.word	0x08000f9d
 8000e9c:	08001157 	.word	0x08001157
 8000ea0:	08001157 	.word	0x08001157
 8000ea4:	08001157 	.word	0x08001157
 8000ea8:	08001157 	.word	0x08001157
 8000eac:	08001039 	.word	0x08001039
 8000eb0:	08001157 	.word	0x08001157
 8000eb4:	08001157 	.word	0x08001157
 8000eb8:	08001157 	.word	0x08001157
 8000ebc:	08001157 	.word	0x08001157
 8000ec0:	08001157 	.word	0x08001157
 8000ec4:	08001157 	.word	0x08001157
 8000ec8:	0800109b 	.word	0x0800109b
 8000ecc:	080010d3 	.word	0x080010d3
 8000ed0:	08001157 	.word	0x08001157
 8000ed4:	08001157 	.word	0x08001157
 8000ed8:	08001157 	.word	0x08001157
 8000edc:	08001157 	.word	0x08001157
 8000ee0:	08001157 	.word	0x08001157
 8000ee4:	08001157 	.word	0x08001157
 8000ee8:	08001157 	.word	0x08001157
 8000eec:	08001157 	.word	0x08001157
 8000ef0:	08001157 	.word	0x08001157
 8000ef4:	08001157 	.word	0x08001157
 8000ef8:	08001157 	.word	0x08001157
 8000efc:	08001157 	.word	0x08001157
 8000f00:	08001157 	.word	0x08001157
 8000f04:	08001157 	.word	0x08001157
 8000f08:	08001059 	.word	0x08001059
 8000f0c:	08001157 	.word	0x08001157
 8000f10:	08001157 	.word	0x08001157
 8000f14:	08001121 	.word	0x08001121
 8000f18:	08000fd1 	.word	0x08000fd1
 8000f1c:	08001157 	.word	0x08001157
 8000f20:	08001157 	.word	0x08001157
 8000f24:	08001157 	.word	0x08001157
 8000f28:	08001157 	.word	0x08001157
 8000f2c:	08001157 	.word	0x08001157
 8000f30:	08001157 	.word	0x08001157
 8000f34:	08001157 	.word	0x08001157
 8000f38:	08001157 	.word	0x08001157
 8000f3c:	08001157 	.word	0x08001157
 8000f40:	08001157 	.word	0x08001157
 8000f44:	08001157 	.word	0x08001157
 8000f48:	08001157 	.word	0x08001157
 8000f4c:	08001157 	.word	0x08001157
 8000f50:	08001157 	.word	0x08001157
 8000f54:	080010ed 	.word	0x080010ed
 8000f58:	08001157 	.word	0x08001157
 8000f5c:	08001157 	.word	0x08001157
 8000f60:	08001157 	.word	0x08001157
 8000f64:	08001157 	.word	0x08001157
 8000f68:	08001157 	.word	0x08001157
 8000f6c:	08001157 	.word	0x08001157
 8000f70:	08001157 	.word	0x08001157
 8000f74:	08001157 	.word	0x08001157
 8000f78:	08001157 	.word	0x08001157
 8000f7c:	08001157 	.word	0x08001157
 8000f80:	08001157 	.word	0x08001157
 8000f84:	08001157 	.word	0x08001157
 8000f88:	08001157 	.word	0x08001157
 8000f8c:	08001157 	.word	0x08001157
 8000f90:	08001157 	.word	0x08001157
 8000f94:	08001157 	.word	0x08001157
 8000f98:	08001005 	.word	0x08001005
				{
				case PID_SUPPORT00:
					ECU_Test[ECU_Index].pid01to20_support=(unsigned long)((Data_Rx[3]<<24)|(Data_Rx[4]<<16)|(Data_Rx[5]<<8)|(Data_Rx[6]));
 8000f9c:	7db9      	ldrb	r1, [r7, #22]
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8000fa4:	7c3b      	ldrb	r3, [r7, #16]
 8000fa6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000faa:	431a      	orrs	r2, r3
 8000fac:	7c7b      	ldrb	r3, [r7, #17]
 8000fae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000fb2:	431a      	orrs	r2, r3
 8000fb4:	7cbb      	ldrb	r3, [r7, #18]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	461a      	mov	r2, r3
 8000fba:	f640 1388 	movw	r3, #2440	; 0x988
 8000fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fc2:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000fc6:	185b      	adds	r3, r3, r1
 8000fc8:	f103 0304 	add.w	r3, r3, #4
 8000fcc:	601a      	str	r2, [r3, #0]
					break;
 8000fce:	e1fe      	b.n	80013ce <StoreData+0x646>
				case PID_SUPPORT20:
					ECU_Test[ECU_Index].pid21to40_support=(unsigned long)((Data_Rx[3]<<24)|(Data_Rx[4]<<16)|(Data_Rx[5]<<8)|(Data_Rx[6]));
 8000fd0:	7db9      	ldrb	r1, [r7, #22]
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	ea4f 6203 	mov.w	r2, r3, lsl #24
 8000fd8:	7c3b      	ldrb	r3, [r7, #16]
 8000fda:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000fde:	431a      	orrs	r2, r3
 8000fe0:	7c7b      	ldrb	r3, [r7, #17]
 8000fe2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000fe6:	431a      	orrs	r2, r3
 8000fe8:	7cbb      	ldrb	r3, [r7, #18]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	461a      	mov	r2, r3
 8000fee:	f640 1388 	movw	r3, #2440	; 0x988
 8000ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ff6:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8000ffa:	185b      	adds	r3, r3, r1
 8000ffc:	f103 0308 	add.w	r3, r3, #8
 8001000:	601a      	str	r2, [r3, #0]
					break;
 8001002:	e1e4      	b.n	80013ce <StoreData+0x646>
				case PID_SUPPORT40:
					ECU_Test[ECU_Index].pid41to60_support=(unsigned long)((Data_Rx[3]<<24)|(Data_Rx[4]<<16)|(Data_Rx[5]<<8)|(Data_Rx[6]));
 8001004:	7db9      	ldrb	r1, [r7, #22]
 8001006:	7bfb      	ldrb	r3, [r7, #15]
 8001008:	ea4f 6203 	mov.w	r2, r3, lsl #24
 800100c:	7c3b      	ldrb	r3, [r7, #16]
 800100e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8001012:	431a      	orrs	r2, r3
 8001014:	7c7b      	ldrb	r3, [r7, #17]
 8001016:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800101a:	431a      	orrs	r2, r3
 800101c:	7cbb      	ldrb	r3, [r7, #18]
 800101e:	4313      	orrs	r3, r2
 8001020:	461a      	mov	r2, r3
 8001022:	f640 1388 	movw	r3, #2440	; 0x988
 8001026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800102a:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 800102e:	185b      	adds	r3, r3, r1
 8001030:	f103 030c 	add.w	r3, r3, #12
 8001034:	601a      	str	r2, [r3, #0]
					break;
 8001036:	e1ca      	b.n	80013ce <StoreData+0x646>
				case COOLANT_TEMP:
					ECU_Test[ECU_Index].Coolant_Temp=(Data_Rx[3]-40);
 8001038:	7db9      	ldrb	r1, [r7, #22]
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	f1a3 0328 	sub.w	r3, r3, #40	; 0x28
 8001040:	b2da      	uxtb	r2, r3
 8001042:	f640 1388 	movw	r3, #2440	; 0x988
 8001046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800104a:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 800104e:	185b      	adds	r3, r3, r1
 8001050:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8001054:	715a      	strb	r2, [r3, #5]
					break;
 8001056:	e1ba      	b.n	80013ce <StoreData+0x646>
				case OBD_STD:
					memcpy(ECU_Test[ECU_Index].ODB_Std,&obd_std_strings[Data_Rx[3]],10);
 8001058:	7dbb      	ldrb	r3, [r7, #22]
 800105a:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 800105e:	f103 0210 	add.w	r2, r3, #16
 8001062:	f640 1388 	movw	r3, #2440	; 0x988
 8001066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800106a:	18d3      	adds	r3, r2, r3
 800106c:	f103 0104 	add.w	r1, r3, #4
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	461a      	mov	r2, r3
 8001074:	4613      	mov	r3, r2
 8001076:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800107a:	189b      	adds	r3, r3, r2
 800107c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001080:	f241 72a0 	movw	r2, #6048	; 0x17a0
 8001084:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001088:	189a      	adds	r2, r3, r2
 800108a:	460b      	mov	r3, r1
 800108c:	6810      	ldr	r0, [r2, #0]
 800108e:	6851      	ldr	r1, [r2, #4]
 8001090:	6018      	str	r0, [r3, #0]
 8001092:	6059      	str	r1, [r3, #4]
 8001094:	8912      	ldrh	r2, [r2, #8]
 8001096:	811a      	strh	r2, [r3, #8]
					break;
 8001098:	e199      	b.n	80013ce <StoreData+0x646>
				case ENGINE_RPM:
					ECU_Test[ECU_Index].Engine_RPM=(float)(((Data_Rx[3]*256)+Data_Rx[4])/4);
 800109a:	7dba      	ldrb	r2, [r7, #22]
 800109c:	7bfb      	ldrb	r3, [r7, #15]
 800109e:	ea4f 2103 	mov.w	r1, r3, lsl #8
 80010a2:	7c3b      	ldrb	r3, [r7, #16]
 80010a4:	18cb      	adds	r3, r1, r3
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	da01      	bge.n	80010ae <StoreData+0x326>
 80010aa:	f103 0303 	add.w	r3, r3, #3
 80010ae:	ea4f 03a3 	mov.w	r3, r3, asr #2
 80010b2:	ee07 3a10 	vmov	s14, r3
 80010b6:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 80010ba:	f640 1388 	movw	r3, #2440	; 0x988
 80010be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010c2:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 80010c6:	189b      	adds	r3, r3, r2
 80010c8:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80010cc:	edc3 7a00 	vstr	s15, [r3]
					break;
 80010d0:	e17d      	b.n	80013ce <StoreData+0x646>
				case VEHICLE_SPEED:
					ECU_Test[ECU_Index].Vehicle_speed=Data_Rx[3];
 80010d2:	7db9      	ldrb	r1, [r7, #22]
 80010d4:	7bfa      	ldrb	r2, [r7, #15]
 80010d6:	f640 1388 	movw	r3, #2440	; 0x988
 80010da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010de:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 80010e2:	185b      	adds	r3, r3, r1
 80010e4:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80010e8:	711a      	strb	r2, [r3, #4]
					break;
 80010ea:	e170      	b.n	80013ce <StoreData+0x646>
				case FUEL_LEVEL:
					ECU_Test[ECU_Index].Feul_Level=(float)(((float)Data_Rx[3]*100)/255);//A*100/255
 80010ec:	7dba      	ldrb	r2, [r7, #22]
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	ee07 3a90 	vmov	s15, r3
 80010f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010f8:	eddf 7ab8 	vldr	s15, [pc, #736]	; 80013dc <StoreData+0x654>
 80010fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001100:	eddf 7ab7 	vldr	s15, [pc, #732]	; 80013e0 <StoreData+0x658>
 8001104:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001108:	f640 1388 	movw	r3, #2440	; 0x988
 800110c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001110:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8001114:	189b      	adds	r3, r3, r2
 8001116:	f103 0350 	add.w	r3, r3, #80	; 0x50
 800111a:	edc3 7a00 	vstr	s15, [r3]
					break;
 800111e:	e156      	b.n	80013ce <StoreData+0x646>
				case RUNTIME_START:
					ECU_Test[ECU_Index].Engine_Run_Time=(float)((Data_Rx[3]*256)+Data_Rx[4]);//A*100/255
 8001120:	7db9      	ldrb	r1, [r7, #22]
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8001128:	7c3b      	ldrb	r3, [r7, #16]
 800112a:	18d3      	adds	r3, r2, r3
 800112c:	ee07 3a10 	vmov	s14, r3
 8001130:	eef8 7ac7 	vcvt.f32.s32	s15, s14
 8001134:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001138:	ee17 3a90 	vmov	r3, s15
 800113c:	b29a      	uxth	r2, r3
 800113e:	f640 1388 	movw	r3, #2440	; 0x988
 8001142:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001146:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 800114a:	185b      	adds	r3, r3, r1
 800114c:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8001150:	80da      	strh	r2, [r3, #6]
					break;
 8001152:	bf00      	nop
 8001154:	e13b      	b.n	80013ce <StoreData+0x646>
				default:
					UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 8001156:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 800115a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800115e:	f641 01bc 	movw	r1, #6332	; 0x18bc
 8001162:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001166:	f04f 0210 	mov.w	r2, #16
 800116a:	f002 fb0f 	bl	800378c <UART001_WriteDataBytes>
					Error=MODE_CURR_DATA;
 800116e:	f04f 0301 	mov.w	r3, #1
 8001172:	75fb      	strb	r3, [r7, #23]
 8001174:	e12b      	b.n	80013ce <StoreData+0x646>
				}
			}
		else if(MODE_Val==MODE_REQ_VIN)
 8001176:	f640 1382 	movw	r3, #2434	; 0x982
 800117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b09      	cmp	r3, #9
 8001182:	d131      	bne.n	80011e8 <StoreData+0x460>
		{
			switch (PID_Val)//PID query Message is same in response
 8001184:	f640 03a0 	movw	r3, #2208	; 0x8a0
 8001188:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d11a      	bne.n	80011c8 <StoreData+0x440>
			{
			case PID_SUPPORT00:
				ECU_Test[ECU_Index].pid01to20M09_support=(unsigned long)((Data_Rx[3]<<24)|(Data_Rx[4]<<16)|(Data_Rx[5]<<8)|(Data_Rx[6]));
 8001192:	7db9      	ldrb	r1, [r7, #22]
 8001194:	7bfb      	ldrb	r3, [r7, #15]
 8001196:	ea4f 6203 	mov.w	r2, r3, lsl #24
 800119a:	7c3b      	ldrb	r3, [r7, #16]
 800119c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80011a0:	431a      	orrs	r2, r3
 80011a2:	7c7b      	ldrb	r3, [r7, #17]
 80011a4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80011a8:	431a      	orrs	r2, r3
 80011aa:	7cbb      	ldrb	r3, [r7, #18]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	461a      	mov	r2, r3
 80011b0:	f640 1388 	movw	r3, #2440	; 0x988
 80011b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011b8:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 80011bc:	185b      	adds	r3, r3, r1
 80011be:	f103 0310 	add.w	r3, r3, #16
 80011c2:	601a      	str	r2, [r3, #0]
				break;
 80011c4:	bf00      	nop
 80011c6:	e102      	b.n	80013ce <StoreData+0x646>
			default:
				UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 80011c8:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 80011cc:	f6c0 0000 	movt	r0, #2048	; 0x800
 80011d0:	f641 01bc 	movw	r1, #6332	; 0x18bc
 80011d4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80011d8:	f04f 0210 	mov.w	r2, #16
 80011dc:	f002 fad6 	bl	800378c <UART001_WriteDataBytes>
				Error=MODE_REQ_VIN;
 80011e0:	f04f 0309 	mov.w	r3, #9
 80011e4:	75fb      	strb	r3, [r7, #23]
 80011e6:	e0f2      	b.n	80013ce <StoreData+0x646>
			}
		}
		else if(Data_Len&0x10)// First Frame for VIN Check
 80011e8:	f640 134c 	movw	r3, #2380	; 0x94c
 80011ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	f003 0310 	and.w	r3, r3, #16
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d02e      	beq.n	8001258 <StoreData+0x4d0>
		{
			if(Pid==VIN_NUM)
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d116      	bne.n	800122e <StoreData+0x4a6>
			memcpy(ECU_Test[ECU_Index].VIN_Num,&Data_Rx[2],6);
 8001200:	7dbb      	ldrb	r3, [r7, #22]
 8001202:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8001206:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800120a:	f640 1388 	movw	r3, #2440	; 0x988
 800120e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001212:	18d3      	adds	r3, r2, r3
 8001214:	f103 0204 	add.w	r2, r3, #4
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	f103 0302 	add.w	r3, r3, #2
 8001220:	4610      	mov	r0, r2
 8001222:	4619      	mov	r1, r3
 8001224:	f04f 0206 	mov.w	r2, #6
 8001228:	f005 f8d0 	bl	80063cc <memcpy>
 800122c:	e0cf      	b.n	80013ce <StoreData+0x646>
			else
			memcpy(ECU_Test[ECU_Index].CAL_Id,&Data_Rx[2],6);
 800122e:	7dbb      	ldrb	r3, [r7, #22]
 8001230:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8001234:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8001238:	f640 1388 	movw	r3, #2440	; 0x988
 800123c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001240:	18d2      	adds	r2, r2, r3
 8001242:	f107 030c 	add.w	r3, r7, #12
 8001246:	f103 0302 	add.w	r3, r3, #2
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 0206 	mov.w	r2, #6
 8001252:	f005 f8bb 	bl	80063cc <memcpy>
 8001256:	e0ba      	b.n	80013ce <StoreData+0x646>
		}
		else if(Data_Len&0x20)
 8001258:	f640 134c 	movw	r3, #2380	; 0x94c
 800125c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	f003 0320 	and.w	r3, r3, #32
 8001266:	2b00      	cmp	r3, #0
 8001268:	f000 80b1 	beq.w	80013ce <StoreData+0x646>
		{
			if(Pid==VIN_NUM)
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	2b02      	cmp	r3, #2
 8001270:	d15a      	bne.n	8001328 <StoreData+0x5a0>
				switch (Data_Len)
 8001272:	f640 134c 	movw	r3, #2380	; 0x94c
 8001276:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b22      	cmp	r3, #34	; 0x22
 800127e:	d018      	beq.n	80012b2 <StoreData+0x52a>
 8001280:	2b23      	cmp	r3, #35	; 0x23
 8001282:	d02b      	beq.n	80012dc <StoreData+0x554>
 8001284:	2b21      	cmp	r3, #33	; 0x21
 8001286:	d13f      	bne.n	8001308 <StoreData+0x580>
				{
				case 0x21:
					memcpy(&ECU_Test[ECU_Index].VIN_Num[6],&Data_Rx[0],8);
 8001288:	7dbb      	ldrb	r3, [r7, #22]
 800128a:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 800128e:	f103 0256 	add.w	r2, r3, #86	; 0x56
 8001292:	f640 1388 	movw	r3, #2440	; 0x988
 8001296:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800129a:	18d3      	adds	r3, r2, r3
 800129c:	f103 0204 	add.w	r2, r3, #4
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	4610      	mov	r0, r2
 80012a6:	4619      	mov	r1, r3
 80012a8:	f04f 0208 	mov.w	r2, #8
 80012ac:	f005 f88e 	bl	80063cc <memcpy>
					break;
 80012b0:	e08d      	b.n	80013ce <StoreData+0x646>
				case 0x22:
					memcpy(&ECU_Test[ECU_Index].VIN_Num[6+8],&Data_Rx[0],8);
 80012b2:	7dbb      	ldrb	r3, [r7, #22]
 80012b4:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 80012b8:	f103 025e 	add.w	r2, r3, #94	; 0x5e
 80012bc:	f640 1388 	movw	r3, #2440	; 0x988
 80012c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c4:	18d3      	adds	r3, r2, r3
 80012c6:	f103 0204 	add.w	r2, r3, #4
 80012ca:	f107 030c 	add.w	r3, r7, #12
 80012ce:	4610      	mov	r0, r2
 80012d0:	4619      	mov	r1, r3
 80012d2:	f04f 0208 	mov.w	r2, #8
 80012d6:	f005 f879 	bl	80063cc <memcpy>
					break;
 80012da:	e078      	b.n	80013ce <StoreData+0x646>
				case 0x23:
					memcpy(&ECU_Test[ECU_Index].VIN_Num[6+8+8],&Data_Rx[0],8);
 80012dc:	7dbb      	ldrb	r3, [r7, #22]
 80012de:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 80012e2:	f103 0266 	add.w	r2, r3, #102	; 0x66
 80012e6:	f640 1388 	movw	r3, #2440	; 0x988
 80012ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ee:	18d3      	adds	r3, r2, r3
 80012f0:	f103 0204 	add.w	r2, r3, #4
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4610      	mov	r0, r2
 80012fa:	4619      	mov	r1, r3
 80012fc:	f04f 0208 	mov.w	r2, #8
 8001300:	f005 f864 	bl	80063cc <memcpy>
					break;
 8001304:	bf00      	nop
 8001306:	e062      	b.n	80013ce <StoreData+0x646>
				default:
					UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 8001308:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 800130c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001310:	f641 01bc 	movw	r1, #6332	; 0x18bc
 8001314:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001318:	f04f 0210 	mov.w	r2, #16
 800131c:	f002 fa36 	bl	800378c <UART001_WriteDataBytes>
					Error=MODE_REQ_VIN;
 8001320:	f04f 0309 	mov.w	r3, #9
 8001324:	75fb      	strb	r3, [r7, #23]
 8001326:	e052      	b.n	80013ce <StoreData+0x646>
				}
			else
			switch (Data_Len)
 8001328:	f640 134c 	movw	r3, #2380	; 0x94c
 800132c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b22      	cmp	r3, #34	; 0x22
 8001334:	d016      	beq.n	8001364 <StoreData+0x5dc>
 8001336:	2b23      	cmp	r3, #35	; 0x23
 8001338:	d027      	beq.n	800138a <StoreData+0x602>
 800133a:	2b21      	cmp	r3, #33	; 0x21
 800133c:	d138      	bne.n	80013b0 <StoreData+0x628>
				{
				case 0x21:
					memcpy(&ECU_Test[ECU_Index].CAL_Id[6],&Data_Rx[0],8);
 800133e:	7dbb      	ldrb	r3, [r7, #22]
 8001340:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8001344:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 8001348:	f640 1388 	movw	r3, #2440	; 0x988
 800134c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001350:	18d2      	adds	r2, r2, r3
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	4610      	mov	r0, r2
 8001358:	4619      	mov	r1, r3
 800135a:	f04f 0208 	mov.w	r2, #8
 800135e:	f005 f835 	bl	80063cc <memcpy>
					break;
 8001362:	e034      	b.n	80013ce <StoreData+0x646>
				case 0x22:
					memcpy(&ECU_Test[ECU_Index].CAL_Id[6+8],&Data_Rx[0],8);
 8001364:	7dbb      	ldrb	r3, [r7, #22]
 8001366:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 800136a:	f103 0276 	add.w	r2, r3, #118	; 0x76
 800136e:	f640 1388 	movw	r3, #2440	; 0x988
 8001372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001376:	18d2      	adds	r2, r2, r3
 8001378:	f107 030c 	add.w	r3, r7, #12
 800137c:	4610      	mov	r0, r2
 800137e:	4619      	mov	r1, r3
 8001380:	f04f 0208 	mov.w	r2, #8
 8001384:	f005 f822 	bl	80063cc <memcpy>
					break;
 8001388:	e021      	b.n	80013ce <StoreData+0x646>
				case 0x23:
					memcpy(&ECU_Test[ECU_Index].CAL_Id[6+8+8],&Data_Rx[0],8);
 800138a:	7dbb      	ldrb	r3, [r7, #22]
 800138c:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8001390:	f103 027e 	add.w	r2, r3, #126	; 0x7e
 8001394:	f640 1388 	movw	r3, #2440	; 0x988
 8001398:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800139c:	18d2      	adds	r2, r2, r3
 800139e:	f107 030c 	add.w	r3, r7, #12
 80013a2:	4610      	mov	r0, r2
 80013a4:	4619      	mov	r1, r3
 80013a6:	f04f 0208 	mov.w	r2, #8
 80013aa:	f005 f80f 	bl	80063cc <memcpy>
					break;
 80013ae:	e00e      	b.n	80013ce <StoreData+0x646>
				default:
					UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error, (uint32_t)sizeof(can_uart_error)/2);
 80013b0:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 80013b4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80013b8:	f641 01bc 	movw	r1, #6332	; 0x18bc
 80013bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80013c0:	f04f 0210 	mov.w	r2, #16
 80013c4:	f002 f9e2 	bl	800378c <UART001_WriteDataBytes>
					Error=MODE_REQ_VIN;
 80013c8:	f04f 0309 	mov.w	r3, #9
 80013cc:	75fb      	strb	r3, [r7, #23]
				}
		}

		return Error;
 80013ce:	7dfb      	ldrb	r3, [r7, #23]
		}//first Else Ends here.
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	f107 0718 	add.w	r7, r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	42c80000 	.word	0x42c80000
 80013e0:	437f0000 	.word	0x437f0000

080013e4 <PrintData>:
void PrintData(uint8_t Param,uint8_t ECU_Index)
{
 80013e4:	b5b0      	push	{r4, r5, r7, lr}
 80013e6:	b092      	sub	sp, #72	; 0x48
 80013e8:	af02      	add	r7, sp, #8
 80013ea:	4602      	mov	r2, r0
 80013ec:	460b      	mov	r3, r1
 80013ee:	71fa      	strb	r2, [r7, #7]
 80013f0:	71bb      	strb	r3, [r7, #6]
	char buffer[50];
	switch(Param)
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d006      	beq.n	8001406 <PrintData+0x22>
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	f000 80c5 	beq.w	8001588 <PrintData+0x1a4>
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 814e 	beq.w	80016a0 <PrintData+0x2bc>
 8001404:	e137      	b.n	8001676 <PrintData+0x292>
	{
	case PRINT_NOTHING:
		break;
	case PRINT_ECU_INFO:
		sprintf(&buffer[0],"ECU=x%.2X,PID_00=x%.8X\r\n",ECU_Test[ECU_Index].ECU_Add,ECU_Test[ECU_Index].pid01to20_support);
 8001406:	79ba      	ldrb	r2, [r7, #6]
 8001408:	f640 1388 	movw	r3, #2440	; 0x988
 800140c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001410:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8001414:	189b      	adds	r3, r3, r2
 8001416:	885b      	ldrh	r3, [r3, #2]
 8001418:	461a      	mov	r2, r3
 800141a:	79b9      	ldrb	r1, [r7, #6]
 800141c:	f640 1388 	movw	r3, #2440	; 0x988
 8001420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001424:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8001428:	185b      	adds	r3, r3, r1
 800142a:	f103 0304 	add.w	r3, r3, #4
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f107 010c 	add.w	r1, r7, #12
 8001434:	4608      	mov	r0, r1
 8001436:	f24d 2128 	movw	r1, #53800	; 0xd228
 800143a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800143e:	f005 f889 	bl	8006554 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 8001442:	f107 030c 	add.w	r3, r7, #12
 8001446:	4618      	mov	r0, r3
 8001448:	f005 f8ac 	bl	80065a4 <strlen>
 800144c:	4603      	mov	r3, r0
 800144e:	f103 0301 	add.w	r3, r3, #1
 8001452:	f107 020c 	add.w	r2, r7, #12
 8001456:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 800145a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800145e:	4611      	mov	r1, r2
 8001460:	461a      	mov	r2, r3
 8001462:	f002 f993 	bl	800378c <UART001_WriteDataBytes>
		delay();
 8001466:	f7ff fc63 	bl	8000d30 <delay>
		sprintf(&buffer[0],"ECU=x%.2X,PID_20=x%.8X\r\n",ECU_Test[ECU_Index].ECU_Add,ECU_Test[ECU_Index].pid21to40_support);
 800146a:	79ba      	ldrb	r2, [r7, #6]
 800146c:	f640 1388 	movw	r3, #2440	; 0x988
 8001470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001474:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8001478:	189b      	adds	r3, r3, r2
 800147a:	885b      	ldrh	r3, [r3, #2]
 800147c:	461a      	mov	r2, r3
 800147e:	79b9      	ldrb	r1, [r7, #6]
 8001480:	f640 1388 	movw	r3, #2440	; 0x988
 8001484:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001488:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 800148c:	185b      	adds	r3, r3, r1
 800148e:	f103 0308 	add.w	r3, r3, #8
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f107 010c 	add.w	r1, r7, #12
 8001498:	4608      	mov	r0, r1
 800149a:	f24d 2144 	movw	r1, #53828	; 0xd244
 800149e:	f6c0 0100 	movt	r1, #2048	; 0x800
 80014a2:	f005 f857 	bl	8006554 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	4618      	mov	r0, r3
 80014ac:	f005 f87a 	bl	80065a4 <strlen>
 80014b0:	4603      	mov	r3, r0
 80014b2:	f103 0301 	add.w	r3, r3, #1
 80014b6:	f107 020c 	add.w	r2, r7, #12
 80014ba:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 80014be:	f6c0 0000 	movt	r0, #2048	; 0x800
 80014c2:	4611      	mov	r1, r2
 80014c4:	461a      	mov	r2, r3
 80014c6:	f002 f961 	bl	800378c <UART001_WriteDataBytes>
		delay();
 80014ca:	f7ff fc31 	bl	8000d30 <delay>
		sprintf(&buffer[0],"ECU=x%.2X,PID_M9=x%.8X\r\n",ECU_Test[ECU_Index].ECU_Add,ECU_Test[ECU_Index].pid01to20M09_support);
 80014ce:	79ba      	ldrb	r2, [r7, #6]
 80014d0:	f640 1388 	movw	r3, #2440	; 0x988
 80014d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014d8:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 80014dc:	189b      	adds	r3, r3, r2
 80014de:	885b      	ldrh	r3, [r3, #2]
 80014e0:	461a      	mov	r2, r3
 80014e2:	79b9      	ldrb	r1, [r7, #6]
 80014e4:	f640 1388 	movw	r3, #2440	; 0x988
 80014e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014ec:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 80014f0:	185b      	adds	r3, r3, r1
 80014f2:	f103 0310 	add.w	r3, r3, #16
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f107 010c 	add.w	r1, r7, #12
 80014fc:	4608      	mov	r0, r1
 80014fe:	f24d 2160 	movw	r1, #53856	; 0xd260
 8001502:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001506:	f005 f825 	bl	8006554 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	4618      	mov	r0, r3
 8001510:	f005 f848 	bl	80065a4 <strlen>
 8001514:	4603      	mov	r3, r0
 8001516:	f103 0301 	add.w	r3, r3, #1
 800151a:	f107 020c 	add.w	r2, r7, #12
 800151e:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 8001522:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001526:	4611      	mov	r1, r2
 8001528:	461a      	mov	r2, r3
 800152a:	f002 f92f 	bl	800378c <UART001_WriteDataBytes>
		delay();
 800152e:	f7ff fbff 	bl	8000d30 <delay>
		sprintf(&buffer[0],"VIN=%s\r\n",ECU_Test[ECU_Index].VIN_Num);
 8001532:	79bb      	ldrb	r3, [r7, #6]
 8001534:	ea4f 13c3 	mov.w	r3, r3, lsl #7
 8001538:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800153c:	f640 1388 	movw	r3, #2440	; 0x988
 8001540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001544:	18d3      	adds	r3, r2, r3
 8001546:	f103 0304 	add.w	r3, r3, #4
 800154a:	f107 020c 	add.w	r2, r7, #12
 800154e:	4610      	mov	r0, r2
 8001550:	f24d 217c 	movw	r1, #53884	; 0xd27c
 8001554:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001558:	461a      	mov	r2, r3
 800155a:	f004 fffb 	bl	8006554 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 800155e:	f107 030c 	add.w	r3, r7, #12
 8001562:	4618      	mov	r0, r3
 8001564:	f005 f81e 	bl	80065a4 <strlen>
 8001568:	4603      	mov	r3, r0
 800156a:	f103 0301 	add.w	r3, r3, #1
 800156e:	f107 020c 	add.w	r2, r7, #12
 8001572:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 8001576:	f6c0 0000 	movt	r0, #2048	; 0x800
 800157a:	4611      	mov	r1, r2
 800157c:	461a      	mov	r2, r3
 800157e:	f002 f905 	bl	800378c <UART001_WriteDataBytes>
		delay();
 8001582:	f7ff fbd5 	bl	8000d30 <delay>
//		sprintf(&buffer[0],"CAL ID=%s\r\n",ECU_Test[ECU_Index].CAL_Id);
//		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
		break;
 8001586:	e08c      	b.n	80016a2 <PrintData+0x2be>
	case PRINT_VEHICAL_DATA:

		sprintf(&buffer[0],"RPM=%.2f,\tSPD=%d Km/h\r\n",ECU_Test[ECU_Index].Engine_RPM,ECU_Test[ECU_Index].Vehicle_speed);
 8001588:	79ba      	ldrb	r2, [r7, #6]
 800158a:	f640 1388 	movw	r3, #2440	; 0x988
 800158e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001592:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 8001596:	189b      	adds	r3, r3, r2
 8001598:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f004 fdee 	bl	8006180 <__aeabi_f2d>
 80015a4:	4604      	mov	r4, r0
 80015a6:	460d      	mov	r5, r1
 80015a8:	79ba      	ldrb	r2, [r7, #6]
 80015aa:	f640 1388 	movw	r3, #2440	; 0x988
 80015ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015b2:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 80015b6:	189b      	adds	r3, r3, r2
 80015b8:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80015bc:	791b      	ldrb	r3, [r3, #4]
 80015be:	461a      	mov	r2, r3
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	9200      	str	r2, [sp, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f24d 2188 	movw	r1, #53896	; 0xd288
 80015cc:	f6c0 0100 	movt	r1, #2048	; 0x800
 80015d0:	4622      	mov	r2, r4
 80015d2:	462b      	mov	r3, r5
 80015d4:	f004 ffbe 	bl	8006554 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	4618      	mov	r0, r3
 80015de:	f004 ffe1 	bl	80065a4 <strlen>
 80015e2:	4603      	mov	r3, r0
 80015e4:	f103 0301 	add.w	r3, r3, #1
 80015e8:	f107 020c 	add.w	r2, r7, #12
 80015ec:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 80015f0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80015f4:	4611      	mov	r1, r2
 80015f6:	461a      	mov	r2, r3
 80015f8:	f002 f8c8 	bl	800378c <UART001_WriteDataBytes>
		delay();
 80015fc:	f7ff fb98 	bl	8000d30 <delay>
		sprintf(&buffer[0],"FUEL=%.2f L,\tRUNTIME=%d s\r\n",ECU_Test[ECU_Index].Feul_Level,ECU_Test[ECU_Index].Engine_Run_Time);
 8001600:	79ba      	ldrb	r2, [r7, #6]
 8001602:	f640 1388 	movw	r3, #2440	; 0x988
 8001606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800160a:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 800160e:	189b      	adds	r3, r3, r2
 8001610:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f004 fdb2 	bl	8006180 <__aeabi_f2d>
 800161c:	4604      	mov	r4, r0
 800161e:	460d      	mov	r5, r1
 8001620:	79ba      	ldrb	r2, [r7, #6]
 8001622:	f640 1388 	movw	r3, #2440	; 0x988
 8001626:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800162a:	ea4f 12c2 	mov.w	r2, r2, lsl #7
 800162e:	189b      	adds	r3, r3, r2
 8001630:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8001634:	88db      	ldrh	r3, [r3, #6]
 8001636:	461a      	mov	r2, r3
 8001638:	f107 030c 	add.w	r3, r7, #12
 800163c:	9200      	str	r2, [sp, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f24d 21a0 	movw	r1, #53920	; 0xd2a0
 8001644:	f6c0 0100 	movt	r1, #2048	; 0x800
 8001648:	4622      	mov	r2, r4
 800164a:	462b      	mov	r3, r5
 800164c:	f004 ff82 	bl	8006554 <sprintf>
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	4618      	mov	r0, r3
 8001656:	f004 ffa5 	bl	80065a4 <strlen>
 800165a:	4603      	mov	r3, r0
 800165c:	f103 0301 	add.w	r3, r3, #1
 8001660:	f107 020c 	add.w	r2, r7, #12
 8001664:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 8001668:	f6c0 0000 	movt	r0, #2048	; 0x800
 800166c:	4611      	mov	r1, r2
 800166e:	461a      	mov	r2, r3
 8001670:	f002 f88c 	bl	800378c <UART001_WriteDataBytes>
		break;
 8001674:	e015      	b.n	80016a2 <PrintData+0x2be>
	default:
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error,(uint32_t)strlen(can_uart_error)+1);
 8001676:	f641 00bc 	movw	r0, #6332	; 0x18bc
 800167a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800167e:	f004 ff91 	bl	80065a4 <strlen>
 8001682:	4603      	mov	r3, r0
 8001684:	f103 0301 	add.w	r3, r3, #1
 8001688:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 800168c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001690:	f641 01bc 	movw	r1, #6332	; 0x18bc
 8001694:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001698:	461a      	mov	r2, r3
 800169a:	f002 f877 	bl	800378c <UART001_WriteDataBytes>
 800169e:	e000      	b.n	80016a2 <PrintData+0x2be>
{
	char buffer[50];
	switch(Param)
	{
	case PRINT_NOTHING:
		break;
 80016a0:	bf00      	nop
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&buffer, (uint32_t)strlen(buffer)+1);
		break;
	default:
		UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&can_uart_error,(uint32_t)strlen(can_uart_error)+1);
	}
}
 80016a2:	f107 0740 	add.w	r7, r7, #64	; 0x40
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bdb0      	pop	{r4, r5, r7, pc}
 80016aa:	bf00      	nop

080016ac <TimerInt>:
void TimerInt(void * args) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	IO004_TogglePin(IO004_Handle2);
 80016b4:	f24d 3304 	movw	r3, #54020	; 0xd304
 80016b8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	f24d 3304 	movw	r3, #54020	; 0xd304
 80016c2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016c6:	785b      	ldrb	r3, [r3, #1]
 80016c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80016cc:	fa01 f303 	lsl.w	r3, r1, r3
 80016d0:	6053      	str	r3, [r2, #4]
	Timer_Flag=TRUE;//	while(!);
 80016d2:	f640 0301 	movw	r3, #2049	; 0x801
 80016d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016da:	f04f 0201 	mov.w	r2, #1
 80016de:	701a      	strb	r2, [r3, #0]
	CanTxMsgObj.Identifier=PID_REQUEST;
 80016e0:	f640 1334 	movw	r3, #2356	; 0x934
 80016e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016e8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80016ec:	601a      	str	r2, [r3, #0]
	CanTxMsgObj.data[1]=Data_Control_Frame[1];
 80016ee:	f641 039c 	movw	r3, #6300	; 0x189c
 80016f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016f6:	785a      	ldrb	r2, [r3, #1]
 80016f8:	f640 1334 	movw	r3, #2356	; 0x934
 80016fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001700:	731a      	strb	r2, [r3, #12]
	CanTxMsgObj.data[2]=Data_Control_Frame[2];
 8001702:	f641 039c 	movw	r3, #6300	; 0x189c
 8001706:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800170a:	789a      	ldrb	r2, [r3, #2]
 800170c:	f640 1334 	movw	r3, #2356	; 0x934
 8001710:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001714:	735a      	strb	r2, [r3, #13]
	CAN001_ConfigMsgObj(&CAN001_Handle0,&CanTxMsgObj,1U);
 8001716:	f24d 3014 	movw	r0, #54036	; 0xd314
 800171a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800171e:	f640 1134 	movw	r1, #2356	; 0x934
 8001722:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001726:	f04f 0201 	mov.w	r2, #1
 800172a:	f004 f81d 	bl	8005768 <CAN001_ConfigMsgObj>

	CAN001_UpdateMODataRegisters(&CAN001_Handle0,1,8,Data_Control_Frame);
 800172e:	f24d 3014 	movw	r0, #54036	; 0xd314
 8001732:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001736:	f04f 0101 	mov.w	r1, #1
 800173a:	f04f 0208 	mov.w	r2, #8
 800173e:	f641 039c 	movw	r3, #6300	; 0x189c
 8001742:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001746:	f004 fa01 	bl	8005b4c <CAN001_UpdateMODataRegisters>
	CAN001_SendDataFrame(&CAN001_Handle0,1); //
 800174a:	f24d 3014 	movw	r0, #54036	; 0xd314
 800174e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001752:	f04f 0101 	mov.w	r1, #1
 8001756:	f004 f85f 	bl	8005818 <CAN001_SendDataFrame>
	SYSTM001_StopTimer(TimerId);
 800175a:	f640 238c 	movw	r3, #2700	; 0xa8c
 800175e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f002 fcd7 	bl	8004118 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(TimerId);
 800176a:	f640 238c 	movw	r3, #2700	; 0xa8c
 800176e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f002 fd17 	bl	80041a8 <SYSTM001_DeleteTimer>
    TimerId = SYSTM001_CreateTimer(100,SYSTM001_ONE_SHOT,TimerInt,NULL);
 800177a:	f04f 0064 	mov.w	r0, #100	; 0x64
 800177e:	f04f 0100 	mov.w	r1, #0
 8001782:	f241 62ad 	movw	r2, #5805	; 0x16ad
 8001786:	f6c0 0200 	movt	r2, #2048	; 0x800
 800178a:	f04f 0300 	mov.w	r3, #0
 800178e:	f002 fb99 	bl	8003ec4 <SYSTM001_CreateTimer>
 8001792:	4602      	mov	r2, r0
 8001794:	f640 238c 	movw	r3, #2700	; 0xa8c
 8001798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800179c:	601a      	str	r2, [r3, #0]
}
 800179e:	f107 0708 	add.w	r7, r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop

080017a8 <Get_PID>:
//	CAN_Tx_FLAG=TRUE;
//	time_secs++;
//	}

uint8_t Get_PID(uint16_t TimeToWait,uint8_t Mode_Req,uint8_t PID_Req,uint8_t ShowOP)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	80f8      	strh	r0, [r7, #6]
 80017b0:	7179      	strb	r1, [r7, #5]
 80017b2:	713a      	strb	r2, [r7, #4]
 80017b4:	70fb      	strb	r3, [r7, #3]
	//Check IF VIN is Supported
	//SEND GETVIN
	//WAIT till get reply or timer expires
	//	  //Send  VIN Number Query
	uint8_t Error;
	uint8_t Data_Rx_Flag=FALSE;
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	73bb      	strb	r3, [r7, #14]
	//ECU_Test[ECU_Index].ID_Req=PID_Req;	//so we can differentiate bw VIN & CALID
	Data[1]=Mode_Req;
 80017bc:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80017c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017c4:	797a      	ldrb	r2, [r7, #5]
 80017c6:	705a      	strb	r2, [r3, #1]
	Data[2]=PID_Req;
 80017c8:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80017cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d0:	793a      	ldrb	r2, [r7, #4]
 80017d2:	709a      	strb	r2, [r3, #2]
	CanTxMsgObj.Identifier=FUNC_PID_REQUEST;
 80017d4:	f640 1334 	movw	r3, #2356	; 0x934
 80017d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017dc:	f240 72df 	movw	r2, #2015	; 0x7df
 80017e0:	601a      	str	r2, [r3, #0]
	CanTxMsgObj.data[1]=Data[1];
 80017e2:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80017e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017ea:	785a      	ldrb	r2, [r3, #1]
 80017ec:	f640 1334 	movw	r3, #2356	; 0x934
 80017f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f4:	731a      	strb	r2, [r3, #12]
	CanTxMsgObj.data[2]=Data[2];
 80017f6:	f641 03a4 	movw	r3, #6308	; 0x18a4
 80017fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017fe:	789a      	ldrb	r2, [r3, #2]
 8001800:	f640 1334 	movw	r3, #2356	; 0x934
 8001804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001808:	735a      	strb	r2, [r3, #13]
	CAN001_ConfigMsgObj(&CAN001_Handle0,&CanTxMsgObj,1U);
 800180a:	f24d 3014 	movw	r0, #54036	; 0xd314
 800180e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001812:	f640 1134 	movw	r1, #2356	; 0x934
 8001816:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800181a:	f04f 0201 	mov.w	r2, #1
 800181e:	f003 ffa3 	bl	8005768 <CAN001_ConfigMsgObj>

	CAN001_UpdateMODataRegisters(&CAN001_Handle0,1,8,Data);
 8001822:	f24d 3014 	movw	r0, #54036	; 0xd314
 8001826:	f6c0 0000 	movt	r0, #2048	; 0x800
 800182a:	f04f 0101 	mov.w	r1, #1
 800182e:	f04f 0208 	mov.w	r2, #8
 8001832:	f641 03a4 	movw	r3, #6308	; 0x18a4
 8001836:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800183a:	f004 f987 	bl	8005b4c <CAN001_UpdateMODataRegisters>
	CAN001_SendDataFrame(&CAN001_Handle0,1);
 800183e:	f24d 3014 	movw	r0, #54036	; 0xd314
 8001842:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001846:	f04f 0101 	mov.w	r1, #1
 800184a:	f003 ffe5 	bl	8005818 <CAN001_SendDataFrame>

	Timer_WaitId = SYSTM001_CreateTimer(TimeToWait,SYSTM001_ONE_SHOT,TimerWaitISR,NULL);
 800184e:	88fb      	ldrh	r3, [r7, #6]
 8001850:	4618      	mov	r0, r3
 8001852:	f04f 0100 	mov.w	r1, #0
 8001856:	f641 122d 	movw	r2, #6445	; 0x192d
 800185a:	f6c0 0200 	movt	r2, #2048	; 0x800
 800185e:	f04f 0300 	mov.w	r3, #0
 8001862:	f002 fb2f 	bl	8003ec4 <SYSTM001_CreateTimer>
 8001866:	4602      	mov	r2, r0
 8001868:	f640 039c 	movw	r3, #2204	; 0x89c
 800186c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001870:	601a      	str	r2, [r3, #0]
	Timer_Wait_Expired=FALSE;
 8001872:	f640 0300 	movw	r3, #2048	; 0x800
 8001876:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800187a:	f04f 0200 	mov.w	r2, #0
 800187e:	701a      	strb	r2, [r3, #0]
	SYSTM001_StartTimer (Timer_WaitId);
 8001880:	f640 039c 	movw	r3, #2204	; 0x89c
 8001884:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f002 fbea 	bl	8004064 <SYSTM001_StartTimer>

	while(!Timer_Wait_Expired)
 8001890:	e01c      	b.n	80018cc <Get_PID+0x124>
	{
		if(CAN_RX_Pkt_Count)
 8001892:	f640 0313 	movw	r3, #2067	; 0x813
 8001896:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d015      	beq.n	80018cc <Get_PID+0x124>
		{
			Data_Rx_Flag=TRUE;
 80018a0:	f04f 0301 	mov.w	r3, #1
 80018a4:	73bb      	strb	r3, [r7, #14]
			CAN_RX_Pkt_Count--;
 80018a6:	f640 0313 	movw	r3, #2067	; 0x813
 80018aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	f103 33ff 	add.w	r3, r3, #4294967295
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	f640 0313 	movw	r3, #2067	; 0x813
 80018ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018be:	701a      	strb	r2, [r3, #0]
			Error=StoreData(PID_Req);
 80018c0:	793b      	ldrb	r3, [r7, #4]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fa60 	bl	8000d88 <StoreData>
 80018c8:	4603      	mov	r3, r0
 80018ca:	73fb      	strb	r3, [r7, #15]

	Timer_WaitId = SYSTM001_CreateTimer(TimeToWait,SYSTM001_ONE_SHOT,TimerWaitISR,NULL);
	Timer_Wait_Expired=FALSE;
	SYSTM001_StartTimer (Timer_WaitId);

	while(!Timer_Wait_Expired)
 80018cc:	f640 0300 	movw	r3, #2048	; 0x800
 80018d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d0db      	beq.n	8001892 <Get_PID+0xea>
			CAN_RX_Pkt_Count--;
			Error=StoreData(PID_Req);
		}
	}
#ifndef Sniffer
	if(Data_Rx_Flag)
 80018da:	7bbb      	ldrb	r3, [r7, #14]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d01f      	beq.n	8001920 <Get_PID+0x178>
	{
		Data_Rx_Flag=FALSE;
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	73bb      	strb	r3, [r7, #14]
	if(ShowOP==PRINT_ECU_INFO)
 80018e6:	78fb      	ldrb	r3, [r7, #3]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d110      	bne.n	800190e <Get_PID+0x166>
		{
			PrintData(PRINT_ECU_INFO,0);
 80018ec:	f04f 0001 	mov.w	r0, #1
 80018f0:	f04f 0100 	mov.w	r1, #0
 80018f4:	f7ff fd76 	bl	80013e4 <PrintData>
			delay();
 80018f8:	f7ff fa1a 	bl	8000d30 <delay>
			PrintData(PRINT_ECU_INFO,1);
 80018fc:	f04f 0001 	mov.w	r0, #1
 8001900:	f04f 0101 	mov.w	r1, #1
 8001904:	f7ff fd6e 	bl	80013e4 <PrintData>
			delay();
 8001908:	f7ff fa12 	bl	8000d30 <delay>
 800190c:	e008      	b.n	8001920 <Get_PID+0x178>
		}
		else if(ShowOP==PRINT_VEHICAL_DATA)
 800190e:	78fb      	ldrb	r3, [r7, #3]
 8001910:	2b02      	cmp	r3, #2
 8001912:	d105      	bne.n	8001920 <Get_PID+0x178>
		{
			PrintData(PRINT_VEHICAL_DATA,0);
 8001914:	f04f 0002 	mov.w	r0, #2
 8001918:	f04f 0100 	mov.w	r1, #0
 800191c:	f7ff fd62 	bl	80013e4 <PrintData>
		}
	}
#endif
	return Error;
 8001920:	7bfb      	ldrb	r3, [r7, #15]
}
 8001922:	4618      	mov	r0, r3
 8001924:	f107 0710 	add.w	r7, r7, #16
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <TimerWaitISR>:

void TimerWaitISR (void * args)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	Timer_Wait_Expired=TRUE;
 8001934:	f640 0300 	movw	r3, #2048	; 0x800
 8001938:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800193c:	f04f 0201 	mov.w	r2, #1
 8001940:	701a      	strb	r2, [r3, #0]
	SYSTM001_StopTimer(Timer_WaitId);
 8001942:	f640 039c 	movw	r3, #2204	; 0x89c
 8001946:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f002 fbe3 	bl	8004118 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(Timer_WaitId);
 8001952:	f640 039c 	movw	r3, #2204	; 0x89c
 8001956:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4618      	mov	r0, r3
 800195e:	f002 fc23 	bl	80041a8 <SYSTM001_DeleteTimer>
}
 8001962:	f107 0708 	add.w	r7, r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop

0800196c <print_Uart>:
void print_Uart(char Str[])
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b088      	sub	sp, #32
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
char string[20];
uint8_t length;
length=strlen(Str);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f004 fe15 	bl	80065a4 <strlen>
 800197a:	4603      	mov	r3, r0
 800197c:	77fb      	strb	r3, [r7, #31]
memcpy(&string[0],&Str[0],length);
 800197e:	7ffb      	ldrb	r3, [r7, #31]
 8001980:	f107 0208 	add.w	r2, r7, #8
 8001984:	4610      	mov	r0, r2
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	461a      	mov	r2, r3
 800198a:	f004 fd1f 	bl	80063cc <memcpy>
UART001_WriteDataBytes(&UART001_Handle0, (uint8_t*)&string, (uint32_t)strlen(string)+1);
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	4618      	mov	r0, r3
 8001994:	f004 fe06 	bl	80065a4 <strlen>
 8001998:	4603      	mov	r3, r0
 800199a:	f103 0301 	add.w	r3, r3, #1
 800199e:	f107 0208 	add.w	r2, r7, #8
 80019a2:	f24d 20bc 	movw	r0, #53948	; 0xd2bc
 80019a6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80019aa:	4611      	mov	r1, r2
 80019ac:	461a      	mov	r2, r3
 80019ae:	f001 feed 	bl	800378c <UART001_WriteDataBytes>
}
 80019b2:	f107 0720 	add.w	r7, r7, #32
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop

080019bc <is_pid_supported>:


bool is_pid_supported(unsigned char pid, unsigned char mode,uint8_t ECU_Index)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4613      	mov	r3, r2
 80019c4:	4602      	mov	r2, r0
 80019c6:	71fa      	strb	r2, [r7, #7]
 80019c8:	460a      	mov	r2, r1
 80019ca:	71ba      	strb	r2, [r7, #6]
 80019cc:	717b      	strb	r3, [r7, #5]
	  if(pid==0)
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d102      	bne.n	80019da <is_pid_supported+0x1e>
		return TRUE;
 80019d4:	f04f 0301 	mov.w	r3, #1
 80019d8:	e078      	b.n	8001acc <is_pid_supported+0x110>
	  else if(mode==MODE_CURR_DATA)
 80019da:	79bb      	ldrb	r3, [r7, #6]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d156      	bne.n	8001a8e <is_pid_supported+0xd2>
	  {
	  if(pid<=0x20)
 80019e0:	79fb      	ldrb	r3, [r7, #7]
 80019e2:	2b20      	cmp	r3, #32
 80019e4:	d819      	bhi.n	8001a1a <is_pid_supported+0x5e>
	  {
		if(1L<<(uint8_t)(0x20-pid) & ECU_Test[ECU_Index].pid01to20_support)
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	f1c3 0320 	rsb	r3, r3, #32
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	f04f 0201 	mov.w	r2, #1
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	461a      	mov	r2, r3
 80019f8:	7979      	ldrb	r1, [r7, #5]
 80019fa:	f640 1388 	movw	r3, #2440	; 0x988
 80019fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a02:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8001a06:	185b      	adds	r3, r3, r1
 8001a08:	f103 0304 	add.w	r3, r3, #4
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d059      	beq.n	8001ac8 <is_pid_supported+0x10c>
		  return TRUE;
 8001a14:	f04f 0301 	mov.w	r3, #1
 8001a18:	e058      	b.n	8001acc <is_pid_supported+0x110>
	  }
	  else
	  if(pid<=0x40)
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	2b40      	cmp	r3, #64	; 0x40
 8001a1e:	d819      	bhi.n	8001a54 <is_pid_supported+0x98>
	  {
		if(1L<<(uint8_t)(0x40-pid) & ECU_Test[ECU_Index].pid21to40_support)
 8001a20:	79fb      	ldrb	r3, [r7, #7]
 8001a22:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	f04f 0201 	mov.w	r2, #1
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	461a      	mov	r2, r3
 8001a32:	7979      	ldrb	r1, [r7, #5]
 8001a34:	f640 1388 	movw	r3, #2440	; 0x988
 8001a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a3c:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8001a40:	185b      	adds	r3, r3, r1
 8001a42:	f103 0308 	add.w	r3, r3, #8
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d03c      	beq.n	8001ac8 <is_pid_supported+0x10c>
		  return TRUE;
 8001a4e:	f04f 0301 	mov.w	r3, #1
 8001a52:	e03b      	b.n	8001acc <is_pid_supported+0x110>
	  }
	  else
	  if(pid<=0x60)
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b60      	cmp	r3, #96	; 0x60
 8001a58:	d836      	bhi.n	8001ac8 <is_pid_supported+0x10c>
	  {
		if(1L<<(uint8_t)(0x60-pid) & ECU_Test[ECU_Index].pid41to60_support)
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	f1c3 0360 	rsb	r3, r3, #96	; 0x60
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	f04f 0201 	mov.w	r2, #1
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	7979      	ldrb	r1, [r7, #5]
 8001a6e:	f640 1388 	movw	r3, #2440	; 0x988
 8001a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a76:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8001a7a:	185b      	adds	r3, r3, r1
 8001a7c:	f103 030c 	add.w	r3, r3, #12
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4013      	ands	r3, r2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d01f      	beq.n	8001ac8 <is_pid_supported+0x10c>
		  return TRUE;
 8001a88:	f04f 0301 	mov.w	r3, #1
 8001a8c:	e01e      	b.n	8001acc <is_pid_supported+0x110>
	  }
  }
  else
  if( mode==MODE_REQ_VIN)
 8001a8e:	79bb      	ldrb	r3, [r7, #6]
 8001a90:	2b09      	cmp	r3, #9
 8001a92:	d119      	bne.n	8001ac8 <is_pid_supported+0x10c>
  {
		if(1L<<(uint8_t)(0x20-pid) & ECU_Test[ECU_Index].pid01to20M09_support)
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	f1c3 0320 	rsb	r3, r3, #32
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	f04f 0201 	mov.w	r2, #1
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	7979      	ldrb	r1, [r7, #5]
 8001aa8:	f640 1388 	movw	r3, #2440	; 0x988
 8001aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ab0:	ea4f 11c1 	mov.w	r1, r1, lsl #7
 8001ab4:	185b      	adds	r3, r3, r1
 8001ab6:	f103 0310 	add.w	r3, r3, #16
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4013      	ands	r3, r2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d002      	beq.n	8001ac8 <is_pid_supported+0x10c>
			  return TRUE;
 8001ac2:	f04f 0301 	mov.w	r3, #1
 8001ac6:	e001      	b.n	8001acc <is_pid_supported+0x110>
  }
  return FALSE;
 8001ac8:	f04f 0300 	mov.w	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	f107 070c 	add.w	r7, r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bc80      	pop	{r7}
 8001ad6:	4770      	bx	lr

08001ad8 <Send_Data>:
void Send_Data(uint32_t Id,uint8_t Data[])
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
		CanTxMsgObj.Identifier=Id;
 8001ae2:	f640 1334 	movw	r3, #2356	; 0x934
 8001ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	601a      	str	r2, [r3, #0]
		CanTxMsgObj.data[0]=Data[0];
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	781a      	ldrb	r2, [r3, #0]
 8001af2:	f640 1334 	movw	r3, #2356	; 0x934
 8001af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001afa:	72da      	strb	r2, [r3, #11]
		CanTxMsgObj.data[1]=Data[1];
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	785a      	ldrb	r2, [r3, #1]
 8001b00:	f640 1334 	movw	r3, #2356	; 0x934
 8001b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b08:	731a      	strb	r2, [r3, #12]
		CanTxMsgObj.data[2]=Data[2];
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	789a      	ldrb	r2, [r3, #2]
 8001b0e:	f640 1334 	movw	r3, #2356	; 0x934
 8001b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b16:	735a      	strb	r2, [r3, #13]
		CanTxMsgObj.data[3]=Data[3];
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	78da      	ldrb	r2, [r3, #3]
 8001b1c:	f640 1334 	movw	r3, #2356	; 0x934
 8001b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b24:	739a      	strb	r2, [r3, #14]
		CanTxMsgObj.data[4]=Data[4];
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	791a      	ldrb	r2, [r3, #4]
 8001b2a:	f640 1334 	movw	r3, #2356	; 0x934
 8001b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b32:	73da      	strb	r2, [r3, #15]
		CanTxMsgObj.data[5]=Data[5];
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	795a      	ldrb	r2, [r3, #5]
 8001b38:	f640 1334 	movw	r3, #2356	; 0x934
 8001b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b40:	741a      	strb	r2, [r3, #16]
		CanTxMsgObj.data[6]=Data[6];
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	799a      	ldrb	r2, [r3, #6]
 8001b46:	f640 1334 	movw	r3, #2356	; 0x934
 8001b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4e:	745a      	strb	r2, [r3, #17]
		CanTxMsgObj.data[7]=Data[7];
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	79da      	ldrb	r2, [r3, #7]
 8001b54:	f640 1334 	movw	r3, #2356	; 0x934
 8001b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b5c:	749a      	strb	r2, [r3, #18]

		CAN001_ConfigMsgObj(&CAN001_Handle0,&CanTxMsgObj,1U);
 8001b5e:	f24d 3014 	movw	r0, #54036	; 0xd314
 8001b62:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001b66:	f640 1134 	movw	r1, #2356	; 0x934
 8001b6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8001b6e:	f04f 0201 	mov.w	r2, #1
 8001b72:	f003 fdf9 	bl	8005768 <CAN001_ConfigMsgObj>

		CAN001_UpdateMODataRegisters(&CAN001_Handle0,1,8,Data);
 8001b76:	f24d 3014 	movw	r0, #54036	; 0xd314
 8001b7a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001b7e:	f04f 0101 	mov.w	r1, #1
 8001b82:	f04f 0208 	mov.w	r2, #8
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	f003 ffe0 	bl	8005b4c <CAN001_UpdateMODataRegisters>
		CAN001_SendDataFrame(&CAN001_Handle0,1);
 8001b8c:	f24d 3014 	movw	r0, #54036	; 0xd314
 8001b90:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001b94:	f04f 0101 	mov.w	r1, #1
 8001b98:	f003 fe3e 	bl	8005818 <CAN001_SendDataFrame>
		delay();
 8001b9c:	f7ff f8c8 	bl	8000d30 <delay>
}
 8001ba0:	f107 0708 	add.w	r7, r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8001ba8:	e7fe      	b.n	8001ba8 <NMI_Handler>

08001baa <NMI_Handler_Veneer>:
 8001baa:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 800221c <GPDMA1_0_IRQHandler_Veneer+0x12>
 8001bae:	b500      	push	{lr}
 8001bb0:	b081      	sub	sp, #4
 8001bb2:	4780      	blx	r0
 8001bb4:	b001      	add	sp, #4
 8001bb6:	bd00      	pop	{pc}

08001bb8 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8001bb8:	e7fe      	b.n	8001bb8 <HardFault_Handler>

08001bba <HardFault_Handler_Veneer>:
 8001bba:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8002220 <GPDMA1_0_IRQHandler_Veneer+0x16>
 8001bbe:	b500      	push	{lr}
 8001bc0:	b081      	sub	sp, #4
 8001bc2:	4780      	blx	r0
 8001bc4:	b001      	add	sp, #4
 8001bc6:	bd00      	pop	{pc}

08001bc8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8001bc8:	e7fe      	b.n	8001bc8 <MemManage_Handler>

08001bca <MemManage_Handler_Veneer>:
 8001bca:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8002224 <GPDMA1_0_IRQHandler_Veneer+0x1a>
 8001bce:	b500      	push	{lr}
 8001bd0:	b081      	sub	sp, #4
 8001bd2:	4780      	blx	r0
 8001bd4:	b001      	add	sp, #4
 8001bd6:	bd00      	pop	{pc}

08001bd8 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8001bd8:	e7fe      	b.n	8001bd8 <BusFault_Handler>

08001bda <BusFault_Handler_Veneer>:
 8001bda:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8002228 <GPDMA1_0_IRQHandler_Veneer+0x1e>
 8001bde:	b500      	push	{lr}
 8001be0:	b081      	sub	sp, #4
 8001be2:	4780      	blx	r0
 8001be4:	b001      	add	sp, #4
 8001be6:	bd00      	pop	{pc}

08001be8 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8001be8:	e7fe      	b.n	8001be8 <UsageFault_Handler>

08001bea <UsageFault_Handler_Veneer>:
 8001bea:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 800222c <GPDMA1_0_IRQHandler_Veneer+0x22>
 8001bee:	b500      	push	{lr}
 8001bf0:	b081      	sub	sp, #4
 8001bf2:	4780      	blx	r0
 8001bf4:	b001      	add	sp, #4
 8001bf6:	bd00      	pop	{pc}

08001bf8 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8001bf8:	e7fe      	b.n	8001bf8 <SVC_Handler>

08001bfa <SVC_Handler_Veneer>:
 8001bfa:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8002230 <GPDMA1_0_IRQHandler_Veneer+0x26>
 8001bfe:	b500      	push	{lr}
 8001c00:	b081      	sub	sp, #4
 8001c02:	4780      	blx	r0
 8001c04:	b001      	add	sp, #4
 8001c06:	bd00      	pop	{pc}

08001c08 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8001c08:	e7fe      	b.n	8001c08 <DebugMon_Handler>

08001c0a <DebugMon_Handler_Veneer>:
 8001c0a:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8002234 <GPDMA1_0_IRQHandler_Veneer+0x2a>
 8001c0e:	b500      	push	{lr}
 8001c10:	b081      	sub	sp, #4
 8001c12:	4780      	blx	r0
 8001c14:	b001      	add	sp, #4
 8001c16:	bd00      	pop	{pc}

08001c18 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8001c18:	e7fe      	b.n	8001c18 <PendSV_Handler>

08001c1a <PendSV_Handler_Veneer>:
 8001c1a:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8002238 <GPDMA1_0_IRQHandler_Veneer+0x2e>
 8001c1e:	b500      	push	{lr}
 8001c20:	b081      	sub	sp, #4
 8001c22:	4780      	blx	r0
 8001c24:	b001      	add	sp, #4
 8001c26:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8001c28:	e7fe      	b.n	8001c28 <PendSV_Handler_Veneer+0xe>

08001c2a <SysTick_Handler_Veneer>:
 8001c2a:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 800223c <GPDMA1_0_IRQHandler_Veneer+0x32>
 8001c2e:	b500      	push	{lr}
 8001c30:	b081      	sub	sp, #4
 8001c32:	4780      	blx	r0
 8001c34:	b001      	add	sp, #4
 8001c36:	bd00      	pop	{pc}

08001c38 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8001c38:	e7fe      	b.n	8001c38 <SCU_0_IRQHandler>

08001c3a <SCU_0_IRQHandler_Veneer>:
 8001c3a:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8002240 <GPDMA1_0_IRQHandler_Veneer+0x36>
 8001c3e:	b500      	push	{lr}
 8001c40:	b081      	sub	sp, #4
 8001c42:	4780      	blx	r0
 8001c44:	b001      	add	sp, #4
 8001c46:	bd00      	pop	{pc}

08001c48 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8001c48:	e7fe      	b.n	8001c48 <ERU0_0_IRQHandler>

08001c4a <ERU0_0_IRQHandler_Veneer>:
 8001c4a:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8002244 <GPDMA1_0_IRQHandler_Veneer+0x3a>
 8001c4e:	b500      	push	{lr}
 8001c50:	b081      	sub	sp, #4
 8001c52:	4780      	blx	r0
 8001c54:	b001      	add	sp, #4
 8001c56:	bd00      	pop	{pc}

08001c58 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8001c58:	e7fe      	b.n	8001c58 <ERU0_1_IRQHandler>

08001c5a <ERU0_1_IRQHandler_Veneer>:
 8001c5a:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8002248 <GPDMA1_0_IRQHandler_Veneer+0x3e>
 8001c5e:	b500      	push	{lr}
 8001c60:	b081      	sub	sp, #4
 8001c62:	4780      	blx	r0
 8001c64:	b001      	add	sp, #4
 8001c66:	bd00      	pop	{pc}

08001c68 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8001c68:	e7fe      	b.n	8001c68 <ERU0_2_IRQHandler>

08001c6a <ERU0_2_IRQHandler_Veneer>:
 8001c6a:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 800224c <GPDMA1_0_IRQHandler_Veneer+0x42>
 8001c6e:	b500      	push	{lr}
 8001c70:	b081      	sub	sp, #4
 8001c72:	4780      	blx	r0
 8001c74:	b001      	add	sp, #4
 8001c76:	bd00      	pop	{pc}

08001c78 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8001c78:	e7fe      	b.n	8001c78 <ERU0_3_IRQHandler>

08001c7a <ERU0_3_IRQHandler_Veneer>:
 8001c7a:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8002250 <GPDMA1_0_IRQHandler_Veneer+0x46>
 8001c7e:	b500      	push	{lr}
 8001c80:	b081      	sub	sp, #4
 8001c82:	4780      	blx	r0
 8001c84:	b001      	add	sp, #4
 8001c86:	bd00      	pop	{pc}

08001c88 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8001c88:	e7fe      	b.n	8001c88 <ERU1_0_IRQHandler>

08001c8a <ERU1_0_IRQHandler_Veneer>:
 8001c8a:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8002254 <GPDMA1_0_IRQHandler_Veneer+0x4a>
 8001c8e:	b500      	push	{lr}
 8001c90:	b081      	sub	sp, #4
 8001c92:	4780      	blx	r0
 8001c94:	b001      	add	sp, #4
 8001c96:	bd00      	pop	{pc}

08001c98 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8001c98:	e7fe      	b.n	8001c98 <ERU1_1_IRQHandler>

08001c9a <ERU1_1_IRQHandler_Veneer>:
 8001c9a:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8002258 <GPDMA1_0_IRQHandler_Veneer+0x4e>
 8001c9e:	b500      	push	{lr}
 8001ca0:	b081      	sub	sp, #4
 8001ca2:	4780      	blx	r0
 8001ca4:	b001      	add	sp, #4
 8001ca6:	bd00      	pop	{pc}

08001ca8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8001ca8:	e7fe      	b.n	8001ca8 <ERU1_2_IRQHandler>

08001caa <ERU1_2_IRQHandler_Veneer>:
 8001caa:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 800225c <GPDMA1_0_IRQHandler_Veneer+0x52>
 8001cae:	b500      	push	{lr}
 8001cb0:	b081      	sub	sp, #4
 8001cb2:	4780      	blx	r0
 8001cb4:	b001      	add	sp, #4
 8001cb6:	bd00      	pop	{pc}

08001cb8 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8001cb8:	e7fe      	b.n	8001cb8 <ERU1_3_IRQHandler>

08001cba <ERU1_3_IRQHandler_Veneer>:
 8001cba:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8002260 <GPDMA1_0_IRQHandler_Veneer+0x56>
 8001cbe:	b500      	push	{lr}
 8001cc0:	b081      	sub	sp, #4
 8001cc2:	4780      	blx	r0
 8001cc4:	b001      	add	sp, #4
 8001cc6:	bd00      	pop	{pc}

08001cc8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8001cc8:	e7fe      	b.n	8001cc8 <PMU0_0_IRQHandler>

08001cca <PMU0_0_IRQHandler_Veneer>:
 8001cca:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8002264 <GPDMA1_0_IRQHandler_Veneer+0x5a>
 8001cce:	b500      	push	{lr}
 8001cd0:	b081      	sub	sp, #4
 8001cd2:	4780      	blx	r0
 8001cd4:	b001      	add	sp, #4
 8001cd6:	bd00      	pop	{pc}

08001cd8 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8001cd8:	e7fe      	b.n	8001cd8 <VADC0_C0_0_IRQHandler>

08001cda <VADC0_C0_0_IRQHandler_Veneer>:
 8001cda:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8002268 <GPDMA1_0_IRQHandler_Veneer+0x5e>
 8001cde:	b500      	push	{lr}
 8001ce0:	b081      	sub	sp, #4
 8001ce2:	4780      	blx	r0
 8001ce4:	b001      	add	sp, #4
 8001ce6:	bd00      	pop	{pc}

08001ce8 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8001ce8:	e7fe      	b.n	8001ce8 <VADC0_C0_1_IRQHandler>

08001cea <VADC0_C0_1_IRQHandler_Veneer>:
 8001cea:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 800226c <GPDMA1_0_IRQHandler_Veneer+0x62>
 8001cee:	b500      	push	{lr}
 8001cf0:	b081      	sub	sp, #4
 8001cf2:	4780      	blx	r0
 8001cf4:	b001      	add	sp, #4
 8001cf6:	bd00      	pop	{pc}

08001cf8 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8001cf8:	e7fe      	b.n	8001cf8 <VADC0_C0_2_IRQHandler>

08001cfa <VADC0_C0_2_IRQHandler_Veneer>:
 8001cfa:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8002270 <GPDMA1_0_IRQHandler_Veneer+0x66>
 8001cfe:	b500      	push	{lr}
 8001d00:	b081      	sub	sp, #4
 8001d02:	4780      	blx	r0
 8001d04:	b001      	add	sp, #4
 8001d06:	bd00      	pop	{pc}

08001d08 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8001d08:	e7fe      	b.n	8001d08 <VADC0_C0_3_IRQHandler>

08001d0a <VADC0_C0_3_IRQHandler_Veneer>:
 8001d0a:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8002274 <GPDMA1_0_IRQHandler_Veneer+0x6a>
 8001d0e:	b500      	push	{lr}
 8001d10:	b081      	sub	sp, #4
 8001d12:	4780      	blx	r0
 8001d14:	b001      	add	sp, #4
 8001d16:	bd00      	pop	{pc}

08001d18 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8001d18:	e7fe      	b.n	8001d18 <VADC0_G0_0_IRQHandler>

08001d1a <VADC0_G0_0_IRQHandler_Veneer>:
 8001d1a:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8002278 <GPDMA1_0_IRQHandler_Veneer+0x6e>
 8001d1e:	b500      	push	{lr}
 8001d20:	b081      	sub	sp, #4
 8001d22:	4780      	blx	r0
 8001d24:	b001      	add	sp, #4
 8001d26:	bd00      	pop	{pc}

08001d28 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8001d28:	e7fe      	b.n	8001d28 <VADC0_G0_1_IRQHandler>

08001d2a <VADC0_G0_1_IRQHandler_Veneer>:
 8001d2a:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 800227c <GPDMA1_0_IRQHandler_Veneer+0x72>
 8001d2e:	b500      	push	{lr}
 8001d30:	b081      	sub	sp, #4
 8001d32:	4780      	blx	r0
 8001d34:	b001      	add	sp, #4
 8001d36:	bd00      	pop	{pc}

08001d38 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8001d38:	e7fe      	b.n	8001d38 <VADC0_G0_2_IRQHandler>

08001d3a <VADC0_G0_2_IRQHandler_Veneer>:
 8001d3a:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8002280 <GPDMA1_0_IRQHandler_Veneer+0x76>
 8001d3e:	b500      	push	{lr}
 8001d40:	b081      	sub	sp, #4
 8001d42:	4780      	blx	r0
 8001d44:	b001      	add	sp, #4
 8001d46:	bd00      	pop	{pc}

08001d48 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8001d48:	e7fe      	b.n	8001d48 <VADC0_G0_3_IRQHandler>

08001d4a <VADC0_G0_3_IRQHandler_Veneer>:
 8001d4a:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8002284 <GPDMA1_0_IRQHandler_Veneer+0x7a>
 8001d4e:	b500      	push	{lr}
 8001d50:	b081      	sub	sp, #4
 8001d52:	4780      	blx	r0
 8001d54:	b001      	add	sp, #4
 8001d56:	bd00      	pop	{pc}

08001d58 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8001d58:	e7fe      	b.n	8001d58 <VADC0_G1_0_IRQHandler>

08001d5a <VADC0_G1_0_IRQHandler_Veneer>:
 8001d5a:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8002288 <GPDMA1_0_IRQHandler_Veneer+0x7e>
 8001d5e:	b500      	push	{lr}
 8001d60:	b081      	sub	sp, #4
 8001d62:	4780      	blx	r0
 8001d64:	b001      	add	sp, #4
 8001d66:	bd00      	pop	{pc}

08001d68 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8001d68:	e7fe      	b.n	8001d68 <VADC0_G1_1_IRQHandler>

08001d6a <VADC0_G1_1_IRQHandler_Veneer>:
 8001d6a:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 800228c <GPDMA1_0_IRQHandler_Veneer+0x82>
 8001d6e:	b500      	push	{lr}
 8001d70:	b081      	sub	sp, #4
 8001d72:	4780      	blx	r0
 8001d74:	b001      	add	sp, #4
 8001d76:	bd00      	pop	{pc}

08001d78 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8001d78:	e7fe      	b.n	8001d78 <VADC0_G1_2_IRQHandler>

08001d7a <VADC0_G1_2_IRQHandler_Veneer>:
 8001d7a:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8002290 <GPDMA1_0_IRQHandler_Veneer+0x86>
 8001d7e:	b500      	push	{lr}
 8001d80:	b081      	sub	sp, #4
 8001d82:	4780      	blx	r0
 8001d84:	b001      	add	sp, #4
 8001d86:	bd00      	pop	{pc}

08001d88 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8001d88:	e7fe      	b.n	8001d88 <VADC0_G1_3_IRQHandler>

08001d8a <VADC0_G1_3_IRQHandler_Veneer>:
 8001d8a:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8002294 <GPDMA1_0_IRQHandler_Veneer+0x8a>
 8001d8e:	b500      	push	{lr}
 8001d90:	b081      	sub	sp, #4
 8001d92:	4780      	blx	r0
 8001d94:	b001      	add	sp, #4
 8001d96:	bd00      	pop	{pc}

08001d98 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8001d98:	e7fe      	b.n	8001d98 <VADC0_G2_0_IRQHandler>

08001d9a <VADC0_G2_0_IRQHandler_Veneer>:
 8001d9a:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8002298 <GPDMA1_0_IRQHandler_Veneer+0x8e>
 8001d9e:	b500      	push	{lr}
 8001da0:	b081      	sub	sp, #4
 8001da2:	4780      	blx	r0
 8001da4:	b001      	add	sp, #4
 8001da6:	bd00      	pop	{pc}

08001da8 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8001da8:	e7fe      	b.n	8001da8 <VADC0_G2_1_IRQHandler>

08001daa <VADC0_G2_1_IRQHandler_Veneer>:
 8001daa:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 800229c <GPDMA1_0_IRQHandler_Veneer+0x92>
 8001dae:	b500      	push	{lr}
 8001db0:	b081      	sub	sp, #4
 8001db2:	4780      	blx	r0
 8001db4:	b001      	add	sp, #4
 8001db6:	bd00      	pop	{pc}

08001db8 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8001db8:	e7fe      	b.n	8001db8 <VADC0_G2_2_IRQHandler>

08001dba <VADC0_G2_2_IRQHandler_Veneer>:
 8001dba:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 80022a0 <GPDMA1_0_IRQHandler_Veneer+0x96>
 8001dbe:	b500      	push	{lr}
 8001dc0:	b081      	sub	sp, #4
 8001dc2:	4780      	blx	r0
 8001dc4:	b001      	add	sp, #4
 8001dc6:	bd00      	pop	{pc}

08001dc8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8001dc8:	e7fe      	b.n	8001dc8 <VADC0_G2_3_IRQHandler>

08001dca <VADC0_G2_3_IRQHandler_Veneer>:
 8001dca:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 80022a4 <GPDMA1_0_IRQHandler_Veneer+0x9a>
 8001dce:	b500      	push	{lr}
 8001dd0:	b081      	sub	sp, #4
 8001dd2:	4780      	blx	r0
 8001dd4:	b001      	add	sp, #4
 8001dd6:	bd00      	pop	{pc}

08001dd8 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8001dd8:	e7fe      	b.n	8001dd8 <VADC0_G3_0_IRQHandler>

08001dda <VADC0_G3_0_IRQHandler_Veneer>:
 8001dda:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 80022a8 <GPDMA1_0_IRQHandler_Veneer+0x9e>
 8001dde:	b500      	push	{lr}
 8001de0:	b081      	sub	sp, #4
 8001de2:	4780      	blx	r0
 8001de4:	b001      	add	sp, #4
 8001de6:	bd00      	pop	{pc}

08001de8 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8001de8:	e7fe      	b.n	8001de8 <VADC0_G3_1_IRQHandler>

08001dea <VADC0_G3_1_IRQHandler_Veneer>:
 8001dea:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 80022ac <GPDMA1_0_IRQHandler_Veneer+0xa2>
 8001dee:	b500      	push	{lr}
 8001df0:	b081      	sub	sp, #4
 8001df2:	4780      	blx	r0
 8001df4:	b001      	add	sp, #4
 8001df6:	bd00      	pop	{pc}

08001df8 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8001df8:	e7fe      	b.n	8001df8 <VADC0_G3_2_IRQHandler>

08001dfa <VADC0_G3_2_IRQHandler_Veneer>:
 8001dfa:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 80022b0 <GPDMA1_0_IRQHandler_Veneer+0xa6>
 8001dfe:	b500      	push	{lr}
 8001e00:	b081      	sub	sp, #4
 8001e02:	4780      	blx	r0
 8001e04:	b001      	add	sp, #4
 8001e06:	bd00      	pop	{pc}

08001e08 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8001e08:	e7fe      	b.n	8001e08 <VADC0_G3_3_IRQHandler>

08001e0a <VADC0_G3_3_IRQHandler_Veneer>:
 8001e0a:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 80022b4 <GPDMA1_0_IRQHandler_Veneer+0xaa>
 8001e0e:	b500      	push	{lr}
 8001e10:	b081      	sub	sp, #4
 8001e12:	4780      	blx	r0
 8001e14:	b001      	add	sp, #4
 8001e16:	bd00      	pop	{pc}

08001e18 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8001e18:	e7fe      	b.n	8001e18 <DSD0_0_IRQHandler>

08001e1a <DSD0_0_IRQHandler_Veneer>:
 8001e1a:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 80022b8 <GPDMA1_0_IRQHandler_Veneer+0xae>
 8001e1e:	b500      	push	{lr}
 8001e20:	b081      	sub	sp, #4
 8001e22:	4780      	blx	r0
 8001e24:	b001      	add	sp, #4
 8001e26:	bd00      	pop	{pc}

08001e28 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8001e28:	e7fe      	b.n	8001e28 <DSD0_1_IRQHandler>

08001e2a <DSD0_1_IRQHandler_Veneer>:
 8001e2a:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 80022bc <GPDMA1_0_IRQHandler_Veneer+0xb2>
 8001e2e:	b500      	push	{lr}
 8001e30:	b081      	sub	sp, #4
 8001e32:	4780      	blx	r0
 8001e34:	b001      	add	sp, #4
 8001e36:	bd00      	pop	{pc}

08001e38 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8001e38:	e7fe      	b.n	8001e38 <DSD0_2_IRQHandler>

08001e3a <DSD0_2_IRQHandler_Veneer>:
 8001e3a:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 80022c0 <GPDMA1_0_IRQHandler_Veneer+0xb6>
 8001e3e:	b500      	push	{lr}
 8001e40:	b081      	sub	sp, #4
 8001e42:	4780      	blx	r0
 8001e44:	b001      	add	sp, #4
 8001e46:	bd00      	pop	{pc}

08001e48 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8001e48:	e7fe      	b.n	8001e48 <DSD0_3_IRQHandler>

08001e4a <DSD0_3_IRQHandler_Veneer>:
 8001e4a:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 80022c4 <GPDMA1_0_IRQHandler_Veneer+0xba>
 8001e4e:	b500      	push	{lr}
 8001e50:	b081      	sub	sp, #4
 8001e52:	4780      	blx	r0
 8001e54:	b001      	add	sp, #4
 8001e56:	bd00      	pop	{pc}

08001e58 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8001e58:	e7fe      	b.n	8001e58 <DSD0_4_IRQHandler>

08001e5a <DSD0_4_IRQHandler_Veneer>:
 8001e5a:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 80022c8 <GPDMA1_0_IRQHandler_Veneer+0xbe>
 8001e5e:	b500      	push	{lr}
 8001e60:	b081      	sub	sp, #4
 8001e62:	4780      	blx	r0
 8001e64:	b001      	add	sp, #4
 8001e66:	bd00      	pop	{pc}

08001e68 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8001e68:	e7fe      	b.n	8001e68 <DSD0_5_IRQHandler>

08001e6a <DSD0_5_IRQHandler_Veneer>:
 8001e6a:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 80022cc <GPDMA1_0_IRQHandler_Veneer+0xc2>
 8001e6e:	b500      	push	{lr}
 8001e70:	b081      	sub	sp, #4
 8001e72:	4780      	blx	r0
 8001e74:	b001      	add	sp, #4
 8001e76:	bd00      	pop	{pc}

08001e78 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8001e78:	e7fe      	b.n	8001e78 <DSD0_6_IRQHandler>

08001e7a <DSD0_6_IRQHandler_Veneer>:
 8001e7a:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 80022d0 <GPDMA1_0_IRQHandler_Veneer+0xc6>
 8001e7e:	b500      	push	{lr}
 8001e80:	b081      	sub	sp, #4
 8001e82:	4780      	blx	r0
 8001e84:	b001      	add	sp, #4
 8001e86:	bd00      	pop	{pc}

08001e88 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8001e88:	e7fe      	b.n	8001e88 <DSD0_7_IRQHandler>

08001e8a <DSD0_7_IRQHandler_Veneer>:
 8001e8a:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 80022d4 <GPDMA1_0_IRQHandler_Veneer+0xca>
 8001e8e:	b500      	push	{lr}
 8001e90:	b081      	sub	sp, #4
 8001e92:	4780      	blx	r0
 8001e94:	b001      	add	sp, #4
 8001e96:	bd00      	pop	{pc}

08001e98 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8001e98:	e7fe      	b.n	8001e98 <DAC0_0_IRQHandler>

08001e9a <DAC0_0_IRQHandler_Veneer>:
 8001e9a:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 80022d8 <GPDMA1_0_IRQHandler_Veneer+0xce>
 8001e9e:	b500      	push	{lr}
 8001ea0:	b081      	sub	sp, #4
 8001ea2:	4780      	blx	r0
 8001ea4:	b001      	add	sp, #4
 8001ea6:	bd00      	pop	{pc}

08001ea8 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8001ea8:	e7fe      	b.n	8001ea8 <DAC0_1_IRQHandler>

08001eaa <DAC0_1_IRQHandler_Veneer>:
 8001eaa:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 80022dc <GPDMA1_0_IRQHandler_Veneer+0xd2>
 8001eae:	b500      	push	{lr}
 8001eb0:	b081      	sub	sp, #4
 8001eb2:	4780      	blx	r0
 8001eb4:	b001      	add	sp, #4
 8001eb6:	bd00      	pop	{pc}

08001eb8 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8001eb8:	e7fe      	b.n	8001eb8 <CCU40_0_IRQHandler>

08001eba <CCU40_0_IRQHandler_Veneer>:
 8001eba:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 80022e0 <GPDMA1_0_IRQHandler_Veneer+0xd6>
 8001ebe:	b500      	push	{lr}
 8001ec0:	b081      	sub	sp, #4
 8001ec2:	4780      	blx	r0
 8001ec4:	b001      	add	sp, #4
 8001ec6:	bd00      	pop	{pc}

08001ec8 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8001ec8:	e7fe      	b.n	8001ec8 <CCU40_1_IRQHandler>

08001eca <CCU40_1_IRQHandler_Veneer>:
 8001eca:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 80022e4 <GPDMA1_0_IRQHandler_Veneer+0xda>
 8001ece:	b500      	push	{lr}
 8001ed0:	b081      	sub	sp, #4
 8001ed2:	4780      	blx	r0
 8001ed4:	b001      	add	sp, #4
 8001ed6:	bd00      	pop	{pc}

08001ed8 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8001ed8:	e7fe      	b.n	8001ed8 <CCU40_2_IRQHandler>

08001eda <CCU40_2_IRQHandler_Veneer>:
 8001eda:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 80022e8 <GPDMA1_0_IRQHandler_Veneer+0xde>
 8001ede:	b500      	push	{lr}
 8001ee0:	b081      	sub	sp, #4
 8001ee2:	4780      	blx	r0
 8001ee4:	b001      	add	sp, #4
 8001ee6:	bd00      	pop	{pc}

08001ee8 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8001ee8:	e7fe      	b.n	8001ee8 <CCU40_3_IRQHandler>

08001eea <CCU40_3_IRQHandler_Veneer>:
 8001eea:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 80022ec <GPDMA1_0_IRQHandler_Veneer+0xe2>
 8001eee:	b500      	push	{lr}
 8001ef0:	b081      	sub	sp, #4
 8001ef2:	4780      	blx	r0
 8001ef4:	b001      	add	sp, #4
 8001ef6:	bd00      	pop	{pc}

08001ef8 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8001ef8:	e7fe      	b.n	8001ef8 <CCU41_0_IRQHandler>

08001efa <CCU41_0_IRQHandler_Veneer>:
 8001efa:	48fd      	ldr	r0, [pc, #1012]	; (80022f0 <GPDMA1_0_IRQHandler_Veneer+0xe6>)
 8001efc:	b500      	push	{lr}
 8001efe:	b081      	sub	sp, #4
 8001f00:	4780      	blx	r0
 8001f02:	b001      	add	sp, #4
 8001f04:	bd00      	pop	{pc}

08001f06 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8001f06:	e7fe      	b.n	8001f06 <CCU41_1_IRQHandler>

08001f08 <CCU41_1_IRQHandler_Veneer>:
 8001f08:	48fa      	ldr	r0, [pc, #1000]	; (80022f4 <GPDMA1_0_IRQHandler_Veneer+0xea>)
 8001f0a:	b500      	push	{lr}
 8001f0c:	b081      	sub	sp, #4
 8001f0e:	4780      	blx	r0
 8001f10:	b001      	add	sp, #4
 8001f12:	bd00      	pop	{pc}

08001f14 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8001f14:	e7fe      	b.n	8001f14 <CCU41_2_IRQHandler>

08001f16 <CCU41_2_IRQHandler_Veneer>:
 8001f16:	48f8      	ldr	r0, [pc, #992]	; (80022f8 <GPDMA1_0_IRQHandler_Veneer+0xee>)
 8001f18:	b500      	push	{lr}
 8001f1a:	b081      	sub	sp, #4
 8001f1c:	4780      	blx	r0
 8001f1e:	b001      	add	sp, #4
 8001f20:	bd00      	pop	{pc}

08001f22 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8001f22:	e7fe      	b.n	8001f22 <CCU41_3_IRQHandler>

08001f24 <CCU41_3_IRQHandler_Veneer>:
 8001f24:	48f5      	ldr	r0, [pc, #980]	; (80022fc <GPDMA1_0_IRQHandler_Veneer+0xf2>)
 8001f26:	b500      	push	{lr}
 8001f28:	b081      	sub	sp, #4
 8001f2a:	4780      	blx	r0
 8001f2c:	b001      	add	sp, #4
 8001f2e:	bd00      	pop	{pc}

08001f30 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8001f30:	e7fe      	b.n	8001f30 <CCU42_0_IRQHandler>

08001f32 <CCU42_0_IRQHandler_Veneer>:
 8001f32:	48f3      	ldr	r0, [pc, #972]	; (8002300 <GPDMA1_0_IRQHandler_Veneer+0xf6>)
 8001f34:	b500      	push	{lr}
 8001f36:	b081      	sub	sp, #4
 8001f38:	4780      	blx	r0
 8001f3a:	b001      	add	sp, #4
 8001f3c:	bd00      	pop	{pc}

08001f3e <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8001f3e:	e7fe      	b.n	8001f3e <CCU42_1_IRQHandler>

08001f40 <CCU42_1_IRQHandler_Veneer>:
 8001f40:	48f0      	ldr	r0, [pc, #960]	; (8002304 <GPDMA1_0_IRQHandler_Veneer+0xfa>)
 8001f42:	b500      	push	{lr}
 8001f44:	b081      	sub	sp, #4
 8001f46:	4780      	blx	r0
 8001f48:	b001      	add	sp, #4
 8001f4a:	bd00      	pop	{pc}

08001f4c <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8001f4c:	e7fe      	b.n	8001f4c <CCU42_2_IRQHandler>

08001f4e <CCU42_2_IRQHandler_Veneer>:
 8001f4e:	48ee      	ldr	r0, [pc, #952]	; (8002308 <GPDMA1_0_IRQHandler_Veneer+0xfe>)
 8001f50:	b500      	push	{lr}
 8001f52:	b081      	sub	sp, #4
 8001f54:	4780      	blx	r0
 8001f56:	b001      	add	sp, #4
 8001f58:	bd00      	pop	{pc}

08001f5a <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8001f5a:	e7fe      	b.n	8001f5a <CCU42_3_IRQHandler>

08001f5c <CCU42_3_IRQHandler_Veneer>:
 8001f5c:	48eb      	ldr	r0, [pc, #940]	; (800230c <GPDMA1_0_IRQHandler_Veneer+0x102>)
 8001f5e:	b500      	push	{lr}
 8001f60:	b081      	sub	sp, #4
 8001f62:	4780      	blx	r0
 8001f64:	b001      	add	sp, #4
 8001f66:	bd00      	pop	{pc}

08001f68 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8001f68:	e7fe      	b.n	8001f68 <CCU43_0_IRQHandler>

08001f6a <CCU43_0_IRQHandler_Veneer>:
 8001f6a:	48e9      	ldr	r0, [pc, #932]	; (8002310 <GPDMA1_0_IRQHandler_Veneer+0x106>)
 8001f6c:	b500      	push	{lr}
 8001f6e:	b081      	sub	sp, #4
 8001f70:	4780      	blx	r0
 8001f72:	b001      	add	sp, #4
 8001f74:	bd00      	pop	{pc}

08001f76 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8001f76:	e7fe      	b.n	8001f76 <CCU43_1_IRQHandler>

08001f78 <CCU43_1_IRQHandler_Veneer>:
 8001f78:	48e6      	ldr	r0, [pc, #920]	; (8002314 <GPDMA1_0_IRQHandler_Veneer+0x10a>)
 8001f7a:	b500      	push	{lr}
 8001f7c:	b081      	sub	sp, #4
 8001f7e:	4780      	blx	r0
 8001f80:	b001      	add	sp, #4
 8001f82:	bd00      	pop	{pc}

08001f84 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8001f84:	e7fe      	b.n	8001f84 <CCU43_2_IRQHandler>

08001f86 <CCU43_2_IRQHandler_Veneer>:
 8001f86:	48e4      	ldr	r0, [pc, #912]	; (8002318 <GPDMA1_0_IRQHandler_Veneer+0x10e>)
 8001f88:	b500      	push	{lr}
 8001f8a:	b081      	sub	sp, #4
 8001f8c:	4780      	blx	r0
 8001f8e:	b001      	add	sp, #4
 8001f90:	bd00      	pop	{pc}

08001f92 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8001f92:	e7fe      	b.n	8001f92 <CCU43_3_IRQHandler>

08001f94 <CCU43_3_IRQHandler_Veneer>:
 8001f94:	48e1      	ldr	r0, [pc, #900]	; (800231c <GPDMA1_0_IRQHandler_Veneer+0x112>)
 8001f96:	b500      	push	{lr}
 8001f98:	b081      	sub	sp, #4
 8001f9a:	4780      	blx	r0
 8001f9c:	b001      	add	sp, #4
 8001f9e:	bd00      	pop	{pc}

08001fa0 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8001fa0:	e7fe      	b.n	8001fa0 <CCU80_0_IRQHandler>

08001fa2 <CCU80_0_IRQHandler_Veneer>:
 8001fa2:	48df      	ldr	r0, [pc, #892]	; (8002320 <GPDMA1_0_IRQHandler_Veneer+0x116>)
 8001fa4:	b500      	push	{lr}
 8001fa6:	b081      	sub	sp, #4
 8001fa8:	4780      	blx	r0
 8001faa:	b001      	add	sp, #4
 8001fac:	bd00      	pop	{pc}

08001fae <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8001fae:	e7fe      	b.n	8001fae <CCU80_1_IRQHandler>

08001fb0 <CCU80_1_IRQHandler_Veneer>:
 8001fb0:	48dc      	ldr	r0, [pc, #880]	; (8002324 <GPDMA1_0_IRQHandler_Veneer+0x11a>)
 8001fb2:	b500      	push	{lr}
 8001fb4:	b081      	sub	sp, #4
 8001fb6:	4780      	blx	r0
 8001fb8:	b001      	add	sp, #4
 8001fba:	bd00      	pop	{pc}

08001fbc <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8001fbc:	e7fe      	b.n	8001fbc <CCU80_2_IRQHandler>

08001fbe <CCU80_2_IRQHandler_Veneer>:
 8001fbe:	48da      	ldr	r0, [pc, #872]	; (8002328 <GPDMA1_0_IRQHandler_Veneer+0x11e>)
 8001fc0:	b500      	push	{lr}
 8001fc2:	b081      	sub	sp, #4
 8001fc4:	4780      	blx	r0
 8001fc6:	b001      	add	sp, #4
 8001fc8:	bd00      	pop	{pc}

08001fca <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8001fca:	e7fe      	b.n	8001fca <CCU80_3_IRQHandler>

08001fcc <CCU80_3_IRQHandler_Veneer>:
 8001fcc:	48d7      	ldr	r0, [pc, #860]	; (800232c <GPDMA1_0_IRQHandler_Veneer+0x122>)
 8001fce:	b500      	push	{lr}
 8001fd0:	b081      	sub	sp, #4
 8001fd2:	4780      	blx	r0
 8001fd4:	b001      	add	sp, #4
 8001fd6:	bd00      	pop	{pc}

08001fd8 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8001fd8:	e7fe      	b.n	8001fd8 <CCU81_0_IRQHandler>

08001fda <CCU81_0_IRQHandler_Veneer>:
 8001fda:	48d5      	ldr	r0, [pc, #852]	; (8002330 <GPDMA1_0_IRQHandler_Veneer+0x126>)
 8001fdc:	b500      	push	{lr}
 8001fde:	b081      	sub	sp, #4
 8001fe0:	4780      	blx	r0
 8001fe2:	b001      	add	sp, #4
 8001fe4:	bd00      	pop	{pc}

08001fe6 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8001fe6:	e7fe      	b.n	8001fe6 <CCU81_1_IRQHandler>

08001fe8 <CCU81_1_IRQHandler_Veneer>:
 8001fe8:	48d2      	ldr	r0, [pc, #840]	; (8002334 <GPDMA1_0_IRQHandler_Veneer+0x12a>)
 8001fea:	b500      	push	{lr}
 8001fec:	b081      	sub	sp, #4
 8001fee:	4780      	blx	r0
 8001ff0:	b001      	add	sp, #4
 8001ff2:	bd00      	pop	{pc}

08001ff4 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8001ff4:	e7fe      	b.n	8001ff4 <CCU81_2_IRQHandler>

08001ff6 <CCU81_2_IRQHandler_Veneer>:
 8001ff6:	48d0      	ldr	r0, [pc, #832]	; (8002338 <GPDMA1_0_IRQHandler_Veneer+0x12e>)
 8001ff8:	b500      	push	{lr}
 8001ffa:	b081      	sub	sp, #4
 8001ffc:	4780      	blx	r0
 8001ffe:	b001      	add	sp, #4
 8002000:	bd00      	pop	{pc}

08002002 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8002002:	e7fe      	b.n	8002002 <CCU81_3_IRQHandler>

08002004 <CCU81_3_IRQHandler_Veneer>:
 8002004:	48cd      	ldr	r0, [pc, #820]	; (800233c <GPDMA1_0_IRQHandler_Veneer+0x132>)
 8002006:	b500      	push	{lr}
 8002008:	b081      	sub	sp, #4
 800200a:	4780      	blx	r0
 800200c:	b001      	add	sp, #4
 800200e:	bd00      	pop	{pc}

08002010 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8002010:	e7fe      	b.n	8002010 <POSIF0_0_IRQHandler>

08002012 <POSIF0_0_IRQHandler_Veneer>:
 8002012:	48cb      	ldr	r0, [pc, #812]	; (8002340 <GPDMA1_0_IRQHandler_Veneer+0x136>)
 8002014:	b500      	push	{lr}
 8002016:	b081      	sub	sp, #4
 8002018:	4780      	blx	r0
 800201a:	b001      	add	sp, #4
 800201c:	bd00      	pop	{pc}

0800201e <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800201e:	e7fe      	b.n	800201e <POSIF0_1_IRQHandler>

08002020 <POSIF0_1_IRQHandler_Veneer>:
 8002020:	48c8      	ldr	r0, [pc, #800]	; (8002344 <GPDMA1_0_IRQHandler_Veneer+0x13a>)
 8002022:	b500      	push	{lr}
 8002024:	b081      	sub	sp, #4
 8002026:	4780      	blx	r0
 8002028:	b001      	add	sp, #4
 800202a:	bd00      	pop	{pc}

0800202c <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800202c:	e7fe      	b.n	800202c <POSIF1_0_IRQHandler>

0800202e <POSIF1_0_IRQHandler_Veneer>:
 800202e:	48c6      	ldr	r0, [pc, #792]	; (8002348 <GPDMA1_0_IRQHandler_Veneer+0x13e>)
 8002030:	b500      	push	{lr}
 8002032:	b081      	sub	sp, #4
 8002034:	4780      	blx	r0
 8002036:	b001      	add	sp, #4
 8002038:	bd00      	pop	{pc}

0800203a <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800203a:	e7fe      	b.n	800203a <POSIF1_1_IRQHandler>

0800203c <POSIF1_1_IRQHandler_Veneer>:
 800203c:	48c3      	ldr	r0, [pc, #780]	; (800234c <GPDMA1_0_IRQHandler_Veneer+0x142>)
 800203e:	b500      	push	{lr}
 8002040:	b081      	sub	sp, #4
 8002042:	4780      	blx	r0
 8002044:	b001      	add	sp, #4
 8002046:	bd00      	pop	{pc}

08002048 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8002048:	e7fe      	b.n	8002048 <CAN0_0_IRQHandler>

0800204a <CAN0_0_IRQHandler_Veneer>:
 800204a:	48c1      	ldr	r0, [pc, #772]	; (8002350 <GPDMA1_0_IRQHandler_Veneer+0x146>)
 800204c:	b500      	push	{lr}
 800204e:	b081      	sub	sp, #4
 8002050:	4780      	blx	r0
 8002052:	b001      	add	sp, #4
 8002054:	bd00      	pop	{pc}
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8002056:	e7fe      	b.n	8002056 <CAN0_0_IRQHandler_Veneer+0xc>

08002058 <CAN0_1_IRQHandler_Veneer>:
 8002058:	48be      	ldr	r0, [pc, #760]	; (8002354 <GPDMA1_0_IRQHandler_Veneer+0x14a>)
 800205a:	b500      	push	{lr}
 800205c:	b081      	sub	sp, #4
 800205e:	4780      	blx	r0
 8002060:	b001      	add	sp, #4
 8002062:	bd00      	pop	{pc}

08002064 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8002064:	e7fe      	b.n	8002064 <CAN0_2_IRQHandler>

08002066 <CAN0_2_IRQHandler_Veneer>:
 8002066:	48bc      	ldr	r0, [pc, #752]	; (8002358 <GPDMA1_0_IRQHandler_Veneer+0x14e>)
 8002068:	b500      	push	{lr}
 800206a:	b081      	sub	sp, #4
 800206c:	4780      	blx	r0
 800206e:	b001      	add	sp, #4
 8002070:	bd00      	pop	{pc}

08002072 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8002072:	e7fe      	b.n	8002072 <CAN0_3_IRQHandler>

08002074 <CAN0_3_IRQHandler_Veneer>:
 8002074:	48b9      	ldr	r0, [pc, #740]	; (800235c <GPDMA1_0_IRQHandler_Veneer+0x152>)
 8002076:	b500      	push	{lr}
 8002078:	b081      	sub	sp, #4
 800207a:	4780      	blx	r0
 800207c:	b001      	add	sp, #4
 800207e:	bd00      	pop	{pc}

08002080 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8002080:	e7fe      	b.n	8002080 <CAN0_4_IRQHandler>

08002082 <CAN0_4_IRQHandler_Veneer>:
 8002082:	48b7      	ldr	r0, [pc, #732]	; (8002360 <GPDMA1_0_IRQHandler_Veneer+0x156>)
 8002084:	b500      	push	{lr}
 8002086:	b081      	sub	sp, #4
 8002088:	4780      	blx	r0
 800208a:	b001      	add	sp, #4
 800208c:	bd00      	pop	{pc}

0800208e <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800208e:	e7fe      	b.n	800208e <CAN0_5_IRQHandler>

08002090 <CAN0_5_IRQHandler_Veneer>:
 8002090:	48b4      	ldr	r0, [pc, #720]	; (8002364 <GPDMA1_0_IRQHandler_Veneer+0x15a>)
 8002092:	b500      	push	{lr}
 8002094:	b081      	sub	sp, #4
 8002096:	4780      	blx	r0
 8002098:	b001      	add	sp, #4
 800209a:	bd00      	pop	{pc}

0800209c <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 800209c:	e7fe      	b.n	800209c <CAN0_6_IRQHandler>

0800209e <CAN0_6_IRQHandler_Veneer>:
 800209e:	48b2      	ldr	r0, [pc, #712]	; (8002368 <GPDMA1_0_IRQHandler_Veneer+0x15e>)
 80020a0:	b500      	push	{lr}
 80020a2:	b081      	sub	sp, #4
 80020a4:	4780      	blx	r0
 80020a6:	b001      	add	sp, #4
 80020a8:	bd00      	pop	{pc}

080020aa <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80020aa:	e7fe      	b.n	80020aa <CAN0_7_IRQHandler>

080020ac <CAN0_7_IRQHandler_Veneer>:
 80020ac:	48af      	ldr	r0, [pc, #700]	; (800236c <GPDMA1_0_IRQHandler_Veneer+0x162>)
 80020ae:	b500      	push	{lr}
 80020b0:	b081      	sub	sp, #4
 80020b2:	4780      	blx	r0
 80020b4:	b001      	add	sp, #4
 80020b6:	bd00      	pop	{pc}

080020b8 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80020b8:	e7fe      	b.n	80020b8 <USIC0_0_IRQHandler>

080020ba <USIC0_0_IRQHandler_Veneer>:
 80020ba:	48ad      	ldr	r0, [pc, #692]	; (8002370 <GPDMA1_0_IRQHandler_Veneer+0x166>)
 80020bc:	b500      	push	{lr}
 80020be:	b081      	sub	sp, #4
 80020c0:	4780      	blx	r0
 80020c2:	b001      	add	sp, #4
 80020c4:	bd00      	pop	{pc}

080020c6 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80020c6:	e7fe      	b.n	80020c6 <USIC0_1_IRQHandler>

080020c8 <USIC0_1_IRQHandler_Veneer>:
 80020c8:	48aa      	ldr	r0, [pc, #680]	; (8002374 <GPDMA1_0_IRQHandler_Veneer+0x16a>)
 80020ca:	b500      	push	{lr}
 80020cc:	b081      	sub	sp, #4
 80020ce:	4780      	blx	r0
 80020d0:	b001      	add	sp, #4
 80020d2:	bd00      	pop	{pc}

080020d4 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80020d4:	e7fe      	b.n	80020d4 <USIC0_2_IRQHandler>

080020d6 <USIC0_2_IRQHandler_Veneer>:
 80020d6:	48a8      	ldr	r0, [pc, #672]	; (8002378 <GPDMA1_0_IRQHandler_Veneer+0x16e>)
 80020d8:	b500      	push	{lr}
 80020da:	b081      	sub	sp, #4
 80020dc:	4780      	blx	r0
 80020de:	b001      	add	sp, #4
 80020e0:	bd00      	pop	{pc}

080020e2 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 80020e2:	e7fe      	b.n	80020e2 <USIC0_3_IRQHandler>

080020e4 <USIC0_3_IRQHandler_Veneer>:
 80020e4:	48a5      	ldr	r0, [pc, #660]	; (800237c <GPDMA1_0_IRQHandler_Veneer+0x172>)
 80020e6:	b500      	push	{lr}
 80020e8:	b081      	sub	sp, #4
 80020ea:	4780      	blx	r0
 80020ec:	b001      	add	sp, #4
 80020ee:	bd00      	pop	{pc}

080020f0 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 80020f0:	e7fe      	b.n	80020f0 <USIC0_4_IRQHandler>

080020f2 <USIC0_4_IRQHandler_Veneer>:
 80020f2:	48a3      	ldr	r0, [pc, #652]	; (8002380 <GPDMA1_0_IRQHandler_Veneer+0x176>)
 80020f4:	b500      	push	{lr}
 80020f6:	b081      	sub	sp, #4
 80020f8:	4780      	blx	r0
 80020fa:	b001      	add	sp, #4
 80020fc:	bd00      	pop	{pc}

080020fe <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 80020fe:	e7fe      	b.n	80020fe <USIC0_5_IRQHandler>

08002100 <USIC0_5_IRQHandler_Veneer>:
 8002100:	48a0      	ldr	r0, [pc, #640]	; (8002384 <GPDMA1_0_IRQHandler_Veneer+0x17a>)
 8002102:	b500      	push	{lr}
 8002104:	b081      	sub	sp, #4
 8002106:	4780      	blx	r0
 8002108:	b001      	add	sp, #4
 800210a:	bd00      	pop	{pc}

0800210c <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800210c:	e7fe      	b.n	800210c <USIC1_0_IRQHandler>

0800210e <USIC1_0_IRQHandler_Veneer>:
 800210e:	489e      	ldr	r0, [pc, #632]	; (8002388 <GPDMA1_0_IRQHandler_Veneer+0x17e>)
 8002110:	b500      	push	{lr}
 8002112:	b081      	sub	sp, #4
 8002114:	4780      	blx	r0
 8002116:	b001      	add	sp, #4
 8002118:	bd00      	pop	{pc}

0800211a <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800211a:	e7fe      	b.n	800211a <USIC1_1_IRQHandler>

0800211c <USIC1_1_IRQHandler_Veneer>:
 800211c:	489b      	ldr	r0, [pc, #620]	; (800238c <GPDMA1_0_IRQHandler_Veneer+0x182>)
 800211e:	b500      	push	{lr}
 8002120:	b081      	sub	sp, #4
 8002122:	4780      	blx	r0
 8002124:	b001      	add	sp, #4
 8002126:	bd00      	pop	{pc}

08002128 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8002128:	e7fe      	b.n	8002128 <USIC1_2_IRQHandler>

0800212a <USIC1_2_IRQHandler_Veneer>:
 800212a:	4899      	ldr	r0, [pc, #612]	; (8002390 <GPDMA1_0_IRQHandler_Veneer+0x186>)
 800212c:	b500      	push	{lr}
 800212e:	b081      	sub	sp, #4
 8002130:	4780      	blx	r0
 8002132:	b001      	add	sp, #4
 8002134:	bd00      	pop	{pc}

08002136 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8002136:	e7fe      	b.n	8002136 <USIC1_3_IRQHandler>

08002138 <USIC1_3_IRQHandler_Veneer>:
 8002138:	4896      	ldr	r0, [pc, #600]	; (8002394 <GPDMA1_0_IRQHandler_Veneer+0x18a>)
 800213a:	b500      	push	{lr}
 800213c:	b081      	sub	sp, #4
 800213e:	4780      	blx	r0
 8002140:	b001      	add	sp, #4
 8002142:	bd00      	pop	{pc}

08002144 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8002144:	e7fe      	b.n	8002144 <USIC1_4_IRQHandler>

08002146 <USIC1_4_IRQHandler_Veneer>:
 8002146:	4894      	ldr	r0, [pc, #592]	; (8002398 <GPDMA1_0_IRQHandler_Veneer+0x18e>)
 8002148:	b500      	push	{lr}
 800214a:	b081      	sub	sp, #4
 800214c:	4780      	blx	r0
 800214e:	b001      	add	sp, #4
 8002150:	bd00      	pop	{pc}

08002152 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8002152:	e7fe      	b.n	8002152 <USIC1_5_IRQHandler>

08002154 <USIC1_5_IRQHandler_Veneer>:
 8002154:	4891      	ldr	r0, [pc, #580]	; (800239c <GPDMA1_0_IRQHandler_Veneer+0x192>)
 8002156:	b500      	push	{lr}
 8002158:	b081      	sub	sp, #4
 800215a:	4780      	blx	r0
 800215c:	b001      	add	sp, #4
 800215e:	bd00      	pop	{pc}

08002160 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8002160:	e7fe      	b.n	8002160 <USIC2_0_IRQHandler>

08002162 <USIC2_0_IRQHandler_Veneer>:
 8002162:	488f      	ldr	r0, [pc, #572]	; (80023a0 <GPDMA1_0_IRQHandler_Veneer+0x196>)
 8002164:	b500      	push	{lr}
 8002166:	b081      	sub	sp, #4
 8002168:	4780      	blx	r0
 800216a:	b001      	add	sp, #4
 800216c:	bd00      	pop	{pc}

0800216e <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800216e:	e7fe      	b.n	800216e <USIC2_1_IRQHandler>

08002170 <USIC2_1_IRQHandler_Veneer>:
 8002170:	488c      	ldr	r0, [pc, #560]	; (80023a4 <GPDMA1_0_IRQHandler_Veneer+0x19a>)
 8002172:	b500      	push	{lr}
 8002174:	b081      	sub	sp, #4
 8002176:	4780      	blx	r0
 8002178:	b001      	add	sp, #4
 800217a:	bd00      	pop	{pc}

0800217c <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800217c:	e7fe      	b.n	800217c <USIC2_2_IRQHandler>

0800217e <USIC2_2_IRQHandler_Veneer>:
 800217e:	488a      	ldr	r0, [pc, #552]	; (80023a8 <GPDMA1_0_IRQHandler_Veneer+0x19e>)
 8002180:	b500      	push	{lr}
 8002182:	b081      	sub	sp, #4
 8002184:	4780      	blx	r0
 8002186:	b001      	add	sp, #4
 8002188:	bd00      	pop	{pc}

0800218a <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 800218a:	e7fe      	b.n	800218a <USIC2_3_IRQHandler>

0800218c <USIC2_3_IRQHandler_Veneer>:
 800218c:	4887      	ldr	r0, [pc, #540]	; (80023ac <GPDMA1_0_IRQHandler_Veneer+0x1a2>)
 800218e:	b500      	push	{lr}
 8002190:	b081      	sub	sp, #4
 8002192:	4780      	blx	r0
 8002194:	b001      	add	sp, #4
 8002196:	bd00      	pop	{pc}

08002198 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8002198:	e7fe      	b.n	8002198 <USIC2_4_IRQHandler>

0800219a <USIC2_4_IRQHandler_Veneer>:
 800219a:	4885      	ldr	r0, [pc, #532]	; (80023b0 <GPDMA1_0_IRQHandler_Veneer+0x1a6>)
 800219c:	b500      	push	{lr}
 800219e:	b081      	sub	sp, #4
 80021a0:	4780      	blx	r0
 80021a2:	b001      	add	sp, #4
 80021a4:	bd00      	pop	{pc}

080021a6 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80021a6:	e7fe      	b.n	80021a6 <USIC2_5_IRQHandler>

080021a8 <USIC2_5_IRQHandler_Veneer>:
 80021a8:	4882      	ldr	r0, [pc, #520]	; (80023b4 <GPDMA1_0_IRQHandler_Veneer+0x1aa>)
 80021aa:	b500      	push	{lr}
 80021ac:	b081      	sub	sp, #4
 80021ae:	4780      	blx	r0
 80021b0:	b001      	add	sp, #4
 80021b2:	bd00      	pop	{pc}

080021b4 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80021b4:	e7fe      	b.n	80021b4 <LEDTS0_0_IRQHandler>

080021b6 <LEDTS0_0_IRQHandler_Veneer>:
 80021b6:	4880      	ldr	r0, [pc, #512]	; (80023b8 <GPDMA1_0_IRQHandler_Veneer+0x1ae>)
 80021b8:	b500      	push	{lr}
 80021ba:	b081      	sub	sp, #4
 80021bc:	4780      	blx	r0
 80021be:	b001      	add	sp, #4
 80021c0:	bd00      	pop	{pc}

080021c2 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80021c2:	e7fe      	b.n	80021c2 <FCE0_0_IRQHandler>

080021c4 <FCE0_0_IRQHandler_Veneer>:
 80021c4:	487d      	ldr	r0, [pc, #500]	; (80023bc <GPDMA1_0_IRQHandler_Veneer+0x1b2>)
 80021c6:	b500      	push	{lr}
 80021c8:	b081      	sub	sp, #4
 80021ca:	4780      	blx	r0
 80021cc:	b001      	add	sp, #4
 80021ce:	bd00      	pop	{pc}

080021d0 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80021d0:	e7fe      	b.n	80021d0 <GPDMA0_0_IRQHandler>

080021d2 <GPDMA0_0_IRQHandler_Veneer>:
 80021d2:	487b      	ldr	r0, [pc, #492]	; (80023c0 <GPDMA1_0_IRQHandler_Veneer+0x1b6>)
 80021d4:	b500      	push	{lr}
 80021d6:	b081      	sub	sp, #4
 80021d8:	4780      	blx	r0
 80021da:	b001      	add	sp, #4
 80021dc:	bd00      	pop	{pc}

080021de <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80021de:	e7fe      	b.n	80021de <SDMMC0_0_IRQHandler>

080021e0 <SDMMC0_0_IRQHandler_Veneer>:
 80021e0:	4878      	ldr	r0, [pc, #480]	; (80023c4 <GPDMA1_0_IRQHandler_Veneer+0x1ba>)
 80021e2:	b500      	push	{lr}
 80021e4:	b081      	sub	sp, #4
 80021e6:	4780      	blx	r0
 80021e8:	b001      	add	sp, #4
 80021ea:	bd00      	pop	{pc}

080021ec <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 80021ec:	e7fe      	b.n	80021ec <USB0_0_IRQHandler>

080021ee <USB0_0_IRQHandler_Veneer>:
 80021ee:	4876      	ldr	r0, [pc, #472]	; (80023c8 <GPDMA1_0_IRQHandler_Veneer+0x1be>)
 80021f0:	b500      	push	{lr}
 80021f2:	b081      	sub	sp, #4
 80021f4:	4780      	blx	r0
 80021f6:	b001      	add	sp, #4
 80021f8:	bd00      	pop	{pc}

080021fa <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 80021fa:	e7fe      	b.n	80021fa <ETH0_0_IRQHandler>

080021fc <ETH0_0_IRQHandler_Veneer>:
 80021fc:	4873      	ldr	r0, [pc, #460]	; (80023cc <GPDMA1_0_IRQHandler_Veneer+0x1c2>)
 80021fe:	b500      	push	{lr}
 8002200:	b081      	sub	sp, #4
 8002202:	4780      	blx	r0
 8002204:	b001      	add	sp, #4
 8002206:	bd00      	pop	{pc}

08002208 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8002208:	e7fe      	b.n	8002208 <GPDMA1_0_IRQHandler>

0800220a <GPDMA1_0_IRQHandler_Veneer>:
 800220a:	4871      	ldr	r0, [pc, #452]	; (80023d0 <GPDMA1_0_IRQHandler_Veneer+0x1c6>)
 800220c:	b500      	push	{lr}
 800220e:	b081      	sub	sp, #4
 8002210:	4780      	blx	r0
 8002212:	b001      	add	sp, #4
 8002214:	bd00      	pop	{pc}
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8002216:	f04f 0001 	mov.w	r0, #1
    BX LR
 800221a:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 800221c:	08001ba9 	.word	0x08001ba9
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8002220:	08001bb9 	.word	0x08001bb9
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8002224:	08001bc9 	.word	0x08001bc9
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8002228:	08001bd9 	.word	0x08001bd9
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 800222c:	08001be9 	.word	0x08001be9
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8002230:	08001bf9 	.word	0x08001bf9
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8002234:	08001c09 	.word	0x08001c09
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8002238:	08001c19 	.word	0x08001c19
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800223c:	08003e05 	.word	0x08003e05
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8002240:	08001c39 	.word	0x08001c39
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8002244:	08001c49 	.word	0x08001c49
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8002248:	08001c59 	.word	0x08001c59
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800224c:	08001c69 	.word	0x08001c69
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8002250:	08001c79 	.word	0x08001c79
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8002254:	08001c89 	.word	0x08001c89
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8002258:	08001c99 	.word	0x08001c99
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 800225c:	08001ca9 	.word	0x08001ca9
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8002260:	08001cb9 	.word	0x08001cb9
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8002264:	08001cc9 	.word	0x08001cc9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8002268:	08001cd9 	.word	0x08001cd9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 800226c:	08001ce9 	.word	0x08001ce9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8002270:	08001cf9 	.word	0x08001cf9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8002274:	08001d09 	.word	0x08001d09
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8002278:	08001d19 	.word	0x08001d19
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800227c:	08001d29 	.word	0x08001d29
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8002280:	08001d39 	.word	0x08001d39
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8002284:	08001d49 	.word	0x08001d49
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8002288:	08001d59 	.word	0x08001d59
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 800228c:	08001d69 	.word	0x08001d69
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8002290:	08001d79 	.word	0x08001d79
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8002294:	08001d89 	.word	0x08001d89
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8002298:	08001d99 	.word	0x08001d99
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 800229c:	08001da9 	.word	0x08001da9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80022a0:	08001db9 	.word	0x08001db9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80022a4:	08001dc9 	.word	0x08001dc9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80022a8:	08001dd9 	.word	0x08001dd9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80022ac:	08001de9 	.word	0x08001de9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80022b0:	08001df9 	.word	0x08001df9
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 80022b4:	08001e09 	.word	0x08001e09
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 80022b8:	08001e19 	.word	0x08001e19
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 80022bc:	08001e29 	.word	0x08001e29
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 80022c0:	08001e39 	.word	0x08001e39
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 80022c4:	08001e49 	.word	0x08001e49
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 80022c8:	08001e59 	.word	0x08001e59
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 80022cc:	08001e69 	.word	0x08001e69
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 80022d0:	08001e79 	.word	0x08001e79
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 80022d4:	08001e89 	.word	0x08001e89
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 80022d8:	08001e99 	.word	0x08001e99
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80022dc:	08001ea9 	.word	0x08001ea9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80022e0:	08001eb9 	.word	0x08001eb9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80022e4:	08001ec9 	.word	0x08001ec9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80022e8:	08001ed9 	.word	0x08001ed9
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80022ec:	08001ee9 	.word	0x08001ee9
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 80022f0:	08001ef9 	.word	0x08001ef9
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 80022f4:	08001f07 	.word	0x08001f07
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 80022f8:	08001f15 	.word	0x08001f15
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 80022fc:	08001f23 	.word	0x08001f23
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8002300:	08001f31 	.word	0x08001f31
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8002304:	08001f3f 	.word	0x08001f3f
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8002308:	08001f4d 	.word	0x08001f4d
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800230c:	08001f5b 	.word	0x08001f5b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8002310:	08001f69 	.word	0x08001f69
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8002314:	08001f77 	.word	0x08001f77
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8002318:	08001f85 	.word	0x08001f85
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 800231c:	08001f93 	.word	0x08001f93
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8002320:	08001fa1 	.word	0x08001fa1
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8002324:	08001faf 	.word	0x08001faf
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8002328:	08001fbd 	.word	0x08001fbd
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 800232c:	08001fcb 	.word	0x08001fcb
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8002330:	08001fd9 	.word	0x08001fd9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8002334:	08001fe7 	.word	0x08001fe7
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8002338:	08001ff5 	.word	0x08001ff5
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 800233c:	08002003 	.word	0x08002003
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8002340:	08002011 	.word	0x08002011
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8002344:	0800201f 	.word	0x0800201f
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8002348:	0800202d 	.word	0x0800202d
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800234c:	0800203b 	.word	0x0800203b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8002350:	08002049 	.word	0x08002049
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8002354:	080009d1 	.word	0x080009d1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8002358:	08002065 	.word	0x08002065
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 800235c:	08002073 	.word	0x08002073
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8002360:	08002081 	.word	0x08002081
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8002364:	0800208f 	.word	0x0800208f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8002368:	0800209d 	.word	0x0800209d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 800236c:	080020ab 	.word	0x080020ab
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8002370:	080020b9 	.word	0x080020b9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8002374:	080020c7 	.word	0x080020c7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8002378:	080020d5 	.word	0x080020d5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 800237c:	080020e3 	.word	0x080020e3
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8002380:	080020f1 	.word	0x080020f1
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8002384:	080020ff 	.word	0x080020ff
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8002388:	0800210d 	.word	0x0800210d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 800238c:	0800211b 	.word	0x0800211b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8002390:	08002129 	.word	0x08002129
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8002394:	08002137 	.word	0x08002137
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8002398:	08002145 	.word	0x08002145
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 800239c:	08002153 	.word	0x08002153
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 80023a0:	08002161 	.word	0x08002161
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 80023a4:	0800216f 	.word	0x0800216f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 80023a8:	0800217d 	.word	0x0800217d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 80023ac:	0800218b 	.word	0x0800218b
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 80023b0:	08002199 	.word	0x08002199
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 80023b4:	080021a7 	.word	0x080021a7
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 80023b8:	080021b5 	.word	0x080021b5
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 80023bc:	080021c3 	.word	0x080021c3
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 80023c0:	080021d1 	.word	0x080021d1
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 80023c4:	080021df 	.word	0x080021df
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 80023c8:	080021ed 	.word	0x080021ed
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 80023cc:	080021fb 	.word	0x080021fb
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 80023d0:	08002209 	.word	0x08002209

080023d4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80023da:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80023de:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80023e2:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80023e6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80023ea:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80023ee:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80023f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 80023f6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80023fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80023fe:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8002402:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002406:	6952      	ldr	r2, [r2, #20]
 8002408:	f022 0208 	bic.w	r2, r2, #8
 800240c:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 800240e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002412:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002416:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800241a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800241e:	6852      	ldr	r2, [r2, #4]
 8002420:	f022 0201 	bic.w	r2, r2, #1
 8002424:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8002426:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800242a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800242e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002432:	f103 0314 	add.w	r3, r3, #20
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f023 030f 	bic.w	r3, r3, #15
 8002440:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f043 0303 	orr.w	r3, r3, #3
 8002448:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 800244a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800244e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002458:	f103 0314 	add.w	r3, r3, #20
 800245c:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 800245e:	f000 f8ab 	bl	80025b8 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8002462:	f000 f805 	bl	8002470 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8002466:	f107 0708 	add.w	r7, r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop

08002470 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8002476:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800247a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002484:	f040 8089 	bne.w	800259a <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8002488:	f244 7310 	movw	r3, #18192	; 0x4710
 800248c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	2b00      	cmp	r3, #0
 8002498:	f000 8088 	beq.w	80025ac <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 800249c:	f244 7310 	movw	r3, #18192	; 0x4710
 80024a0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80024aa:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80024ae:	f103 0301 	add.w	r3, r3, #1
 80024b2:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 80024b4:	f244 7310 	movw	r3, #18192	; 0x4710
 80024b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80024c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80024c6:	f103 0301 	add.w	r3, r3, #1
 80024ca:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 80024cc:	f244 7310 	movw	r3, #18192	; 0x4710
 80024d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80024da:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80024de:	f103 0301 	add.w	r3, r3, #1
 80024e2:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 80024e4:	f244 7310 	movw	r3, #18192	; 0x4710
 80024e8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d028      	beq.n	8002548 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 80024f6:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80024fa:	f2c0 136e 	movt	r3, #366	; 0x16e
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	fbb3 f3f2 	udiv	r3, r3, r2
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	fb02 f303 	mul.w	r3, r2, r3
 800250a:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	fbb2 f2f3 	udiv	r2, r2, r3
 8002514:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8002518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800251c:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 800251e:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8002522:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800252c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	b2db      	uxtb	r3, r3
 8002534:	f103 0301 	add.w	r3, r3, #1
 8002538:	fbb2 f2f3 	udiv	r2, r2, r3
 800253c:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8002540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	e031      	b.n	80025ac <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8002548:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 800254c:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	fbb3 f3f2 	udiv	r3, r3, r2
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	fb02 f303 	mul.w	r3, r2, r3
 800255c:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	fbb2 f2f3 	udiv	r2, r2, r3
 8002566:	f641 03e8 	movw	r3, #6376	; 0x18e8
 800256a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800256e:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8002570:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8002574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800257e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	f103 0301 	add.w	r3, r3, #1
 800258a:	fbb2 f2f3 	udiv	r2, r2, r3
 800258e:	f641 03e8 	movw	r3, #6376	; 0x18e8
 8002592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	e008      	b.n	80025ac <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 800259a:	f641 03e8 	movw	r3, #6376	; 0x18e8
 800259e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a2:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 80025a6:	f2c0 126e 	movt	r2, #366	; 0x16e
 80025aa:	601a      	str	r2, [r3, #0]
}


}
 80025ac:	f107 0714 	add.w	r7, r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop

080025b8 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 80025be:	f002 fe0f 	bl	80051e0 <AllowPLLInitByStartup>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	f000 8255 	beq.w	8002a74 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 80025ca:	f244 7310 	movw	r3, #18192	; 0x4710
 80025ce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	f04f 0302 	mov.w	r3, #2
 80025d8:	f2c0 0301 	movt	r3, #1
 80025dc:	4013      	ands	r3, r2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00d      	beq.n	80025fe <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80025e2:	f244 7310 	movw	r3, #18192	; 0x4710
 80025e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80025ea:	f244 7210 	movw	r2, #18192	; 0x4710
 80025ee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80025f2:	6852      	ldr	r2, [r2, #4]
 80025f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025f8:	f022 0202 	bic.w	r2, r2, #2
 80025fc:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 80025fe:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8002602:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800260c:	2b00      	cmp	r3, #0
 800260e:	d072      	beq.n	80026f6 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8002610:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8002614:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002618:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800261c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002620:	6852      	ldr	r2, [r2, #4]
 8002622:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002626:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8002628:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800262c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002630:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8002634:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002638:	6852      	ldr	r2, [r2, #4]
 800263a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800263e:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8002640:	f244 7310 	movw	r3, #18192	; 0x4710
 8002644:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002648:	f244 7210 	movw	r2, #18192	; 0x4710
 800264c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002650:	68d2      	ldr	r2, [r2, #12]
 8002652:	f022 0201 	bic.w	r2, r2, #1
 8002656:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8002658:	f244 7310 	movw	r3, #18192	; 0x4710
 800265c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002660:	f244 7210 	movw	r2, #18192	; 0x4710
 8002664:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002668:	6852      	ldr	r2, [r2, #4]
 800266a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800266e:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8002670:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002674:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002678:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 800267c:	f2c0 024c 	movt	r2, #76	; 0x4c
 8002680:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8002682:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002686:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002690:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002694:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002698:	f04f 0205 	mov.w	r2, #5
 800269c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 800269e:	f244 7310 	movw	r3, #18192	; 0x4710
 80026a2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80026ac:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80026b0:	d008      	beq.n	80026c4 <SystemClockSetup+0x10c>
 80026b2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80026b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	f240 13f3 	movw	r3, #499	; 0x1f3
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d8ec      	bhi.n	800269e <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80026c4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80026c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80026cc:	f24e 0210 	movw	r2, #57360	; 0xe010
 80026d0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80026d4:	6812      	ldr	r2, [r2, #0]
 80026d6:	f022 0201 	bic.w	r2, r2, #1
 80026da:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 80026dc:	f244 7310 	movw	r3, #18192	; 0x4710
 80026e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80026ea:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80026ee:	d002      	beq.n	80026f6 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	e1c0      	b.n	8002a78 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 80026f6:	f244 7310 	movw	r3, #18192	; 0x4710
 80026fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0304 	and.w	r3, r3, #4
 8002704:	2b00      	cmp	r3, #0
 8002706:	f040 81b5 	bne.w	8002a74 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 800270a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800270e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00b      	beq.n	8002734 <SystemClockSetup+0x17c>
 800271c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8002720:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002724:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8002728:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800272c:	68d2      	ldr	r2, [r2, #12]
 800272e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002732:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8002734:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002738:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800273c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	f649 7381 	movw	r3, #40833	; 0x9f81
 8002744:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8002748:	fba3 1302 	umull	r1, r3, r3, r2
 800274c:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8002750:	f103 33ff 	add.w	r3, r3, #4294967295
 8002754:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8002756:	f244 7310 	movw	r3, #18192	; 0x4710
 800275a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800275e:	f244 7210 	movw	r2, #18192	; 0x4710
 8002762:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002766:	6852      	ldr	r2, [r2, #4]
 8002768:	f042 0201 	orr.w	r2, r2, #1
 800276c:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 800276e:	f244 7310 	movw	r3, #18192	; 0x4710
 8002772:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002776:	f244 7210 	movw	r2, #18192	; 0x4710
 800277a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800277e:	6852      	ldr	r2, [r2, #4]
 8002780:	f042 0210 	orr.w	r2, r2, #16
 8002784:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8002786:	f244 7210 	movw	r2, #18192	; 0x4710
 800278a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8002794:	f644 7301 	movw	r3, #20225	; 0x4f01
 8002798:	f2c0 1300 	movt	r3, #256	; 0x100
 800279c:	430b      	orrs	r3, r1
 800279e:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80027a0:	f244 7310 	movw	r3, #18192	; 0x4710
 80027a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80027a8:	f244 7210 	movw	r2, #18192	; 0x4710
 80027ac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80027b0:	6852      	ldr	r2, [r2, #4]
 80027b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027b6:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80027b8:	f244 7310 	movw	r3, #18192	; 0x4710
 80027bc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80027c0:	f244 7210 	movw	r2, #18192	; 0x4710
 80027c4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80027c8:	6852      	ldr	r2, [r2, #4]
 80027ca:	f022 0210 	bic.w	r2, r2, #16
 80027ce:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80027d0:	f244 7310 	movw	r3, #18192	; 0x4710
 80027d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80027d8:	f244 7210 	movw	r2, #18192	; 0x4710
 80027dc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80027e0:	6852      	ldr	r2, [r2, #4]
 80027e2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80027e6:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80027e8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80027ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80027f0:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80027f4:	f2c0 024c 	movt	r2, #76	; 0x4c
 80027f8:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80027fa:	f24e 0310 	movw	r3, #57360	; 0xe010
 80027fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002808:	f24e 0310 	movw	r3, #57360	; 0xe010
 800280c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002810:	f04f 0205 	mov.w	r2, #5
 8002814:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8002816:	bf00      	nop
 8002818:	f244 7310 	movw	r3, #18192	; 0x4710
 800281c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0304 	and.w	r3, r3, #4
 8002826:	2b00      	cmp	r3, #0
 8002828:	d108      	bne.n	800283c <SystemClockSetup+0x284>
 800282a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800282e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	f240 13f3 	movw	r3, #499	; 0x1f3
 8002838:	429a      	cmp	r2, r3
 800283a:	d8ed      	bhi.n	8002818 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800283c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002840:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002844:	f24e 0210 	movw	r2, #57360	; 0xe010
 8002848:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800284c:	6812      	ldr	r2, [r2, #0]
 800284e:	f022 0201 	bic.w	r2, r2, #1
 8002852:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8002854:	f244 7310 	movw	r3, #18192	; 0x4710
 8002858:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0304 	and.w	r3, r3, #4
 8002862:	2b00      	cmp	r3, #0
 8002864:	d04e      	beq.n	8002904 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8002866:	f244 7310 	movw	r3, #18192	; 0x4710
 800286a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800286e:	f244 7210 	movw	r2, #18192	; 0x4710
 8002872:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8002876:	6852      	ldr	r2, [r2, #4]
 8002878:	f022 0201 	bic.w	r2, r2, #1
 800287c:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 800287e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8002882:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002886:	f04f 0200 	mov.w	r2, #0
 800288a:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 800288c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8002890:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800289a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800289e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80028a8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80028ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80028b0:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80028b4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80028b8:	68d2      	ldr	r2, [r2, #12]
 80028ba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80028be:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80028c0:	f244 7310 	movw	r3, #18192	; 0x4710
 80028c4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80028c8:	f244 7210 	movw	r2, #18192	; 0x4710
 80028cc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80028d0:	6852      	ldr	r2, [r2, #4]
 80028d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028d6:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80028d8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80028dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80028e0:	f240 5245 	movw	r2, #1349	; 0x545
 80028e4:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80028e6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80028ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028f4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80028f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80028fc:	f04f 0205 	mov.w	r2, #5
 8002900:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8002902:	e002      	b.n	800290a <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8002904:	f04f 0300 	mov.w	r3, #0
 8002908:	e0b6      	b.n	8002a78 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800290a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800290e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	2b63      	cmp	r3, #99	; 0x63
 8002916:	d8f8      	bhi.n	800290a <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8002918:	f24e 0310 	movw	r3, #57360	; 0xe010
 800291c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002920:	f24e 0210 	movw	r2, #57360	; 0xe010
 8002924:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002928:	6812      	ldr	r2, [r2, #0]
 800292a:	f022 0201 	bic.w	r2, r2, #1
 800292e:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8002930:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002934:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8002938:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8002940:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8002944:	f2c0 131e 	movt	r3, #286	; 0x11e
 8002948:	fba3 1302 	umull	r1, r3, r3, r2
 800294c:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8002950:	f103 33ff 	add.w	r3, r3, #4294967295
 8002954:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8002956:	f244 7210 	movw	r2, #18192	; 0x4710
 800295a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8002964:	f644 7301 	movw	r3, #20225	; 0x4f01
 8002968:	f2c0 1300 	movt	r3, #256	; 0x100
 800296c:	430b      	orrs	r3, r1
 800296e:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8002970:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002974:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002978:	f640 421b 	movw	r2, #3099	; 0xc1b
 800297c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800297e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002982:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800298c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002990:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002994:	f04f 0205 	mov.w	r2, #5
 8002998:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800299a:	bf00      	nop
 800299c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80029a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	2b63      	cmp	r3, #99	; 0x63
 80029a8:	d8f8      	bhi.n	800299c <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80029aa:	f24e 0310 	movw	r3, #57360	; 0xe010
 80029ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80029b2:	f24e 0210 	movw	r2, #57360	; 0xe010
 80029b6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80029ba:	6812      	ldr	r2, [r2, #0]
 80029bc:	f022 0201 	bic.w	r2, r2, #1
 80029c0:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80029c2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80029c6:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80029ca:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80029d2:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80029d6:	f2c0 03be 	movt	r3, #190	; 0xbe
 80029da:	fba3 1302 	umull	r1, r3, r3, r2
 80029de:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80029e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80029e6:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80029e8:	f244 7210 	movw	r2, #18192	; 0x4710
 80029ec:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80029f6:	f644 7301 	movw	r3, #20225	; 0x4f01
 80029fa:	f2c0 1300 	movt	r3, #256	; 0x100
 80029fe:	430b      	orrs	r3, r1
 8002a00:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8002a02:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002a06:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002a0a:	f241 3223 	movw	r2, #4899	; 0x1323
 8002a0e:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8002a10:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002a14:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a1e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002a22:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002a26:	f04f 0205 	mov.w	r2, #5
 8002a2a:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8002a2c:	bf00      	nop
 8002a2e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002a32:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	2b63      	cmp	r3, #99	; 0x63
 8002a3a:	d8f8      	bhi.n	8002a2e <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8002a3c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8002a40:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8002a44:	f24e 0210 	movw	r2, #57360	; 0xe010
 8002a48:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8002a4c:	6812      	ldr	r2, [r2, #0]
 8002a4e:	f022 0201 	bic.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8002a54:	f244 7310 	movw	r3, #18192	; 0x4710
 8002a58:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002a5c:	f644 7201 	movw	r2, #20225	; 0x4f01
 8002a60:	f2c0 1203 	movt	r2, #259	; 0x103
 8002a64:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8002a66:	f244 1360 	movw	r3, #16736	; 0x4160
 8002a6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8002a6e:	f04f 0205 	mov.w	r2, #5
 8002a72:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8002a74:	f04f 0301 	mov.w	r3, #1

}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f107 0708 	add.w	r7, r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop

08002a84 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8002a90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	f107 0714 	add.w	r7, r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8002aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f107 0714 	add.w	r7, r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr

08002abc <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8002ac8:	f04f 0300 	mov.w	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	f107 0714 	add.w	r7, r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
 return -1;
 8002ae4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f107 0714 	add.w	r7, r7, #20
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bc80      	pop	{r7}
 8002af2:	4770      	bx	lr

08002af4 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
 return -1;
 8002af8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d002      	beq.n	8002b1a <_fstat+0x16>
  return -1;
 8002b14:	f04f 33ff 	mov.w	r3, #4294967295
 8002b18:	e001      	b.n	8002b1e <_fstat+0x1a>
 else
  return -2;
 8002b1a:	f06f 0301 	mvn.w	r3, #1
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f107 070c 	add.w	r7, r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop

08002b2c <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
 if (old == new)
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d102      	bne.n	8002b44 <_link+0x18>
  return -1;
 8002b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b42:	e001      	b.n	8002b48 <_link+0x1c>
 else
  return -2;
 8002b44:	f06f 0301 	mvn.w	r3, #1
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f107 070c 	add.w	r7, r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr

08002b54 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 return -1;
 8002b5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	f107 070c 	add.w	r7, r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr

08002b6c <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b087      	sub	sp, #28
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8002b74:	f64d 6320 	movw	r3, #56864	; 0xde20
 8002b78:	f2c0 0300 	movt	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8002b7e:	f640 031c 	movw	r3, #2076	; 0x81c
 8002b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d114      	bne.n	8002bb6 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8002b8c:	f640 031c 	movw	r3, #2076	; 0x81c
 8002b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002b94:	f242 12e0 	movw	r2, #8672	; 0x21e0
 8002b98:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002b9c:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8002b9e:	f640 031c 	movw	r3, #2076	; 0x81c
 8002ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	18d2      	adds	r2, r2, r3
 8002bac:	f640 0320 	movw	r3, #2080	; 0x820
 8002bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bb4:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8002bb6:	f640 031c 	movw	r3, #2076	; 0x81c
 8002bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8002bc2:	f640 031c 	movw	r3, #2076	; 0x81c
 8002bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	461a      	mov	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	18d3      	adds	r3, r2, r3
 8002bd2:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8002bd6:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8002bda:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8002bdc:	f640 0320 	movw	r3, #2080	; 0x820
 8002be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d302      	bcc.n	8002bf2 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8002bec:	f04f 0300 	mov.w	r3, #0
 8002bf0:	e006      	b.n	8002c00 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8002bf2:	f640 031c 	movw	r3, #2076	; 0x81c
 8002bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8002bfe:	693b      	ldr	r3, [r7, #16]
 }
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	f107 071c 	add.w	r7, r7, #28
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bc80      	pop	{r7}
 8002c0a:	4770      	bx	lr

08002c0c <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 return -1;
 8002c14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f107 070c 	add.w	r7, r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr

08002c24 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 return -1;
 8002c2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	f107 070c 	add.w	r7, r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr

08002c3c <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8002c46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f107 070c 	add.w	r7, r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bc80      	pop	{r7}
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop

08002c58 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
 return -1;
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr

08002c68 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
 return -1;
 8002c6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr

08002c78 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8002c80:	e7fe      	b.n	8002c80 <_exit+0x8>
 8002c82:	bf00      	nop

08002c84 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bc80      	pop	{r7}
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop

08002c90 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8002c98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f107 070c 	add.w	r7, r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	f023 0202 	bic.w	r2, r3, #2
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	f043 0203 	orr.w	r2, r3, #3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce2:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8002ce6:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8002cea:	431a      	orrs	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002cfa:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002cfe:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002d06:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8002d0a:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 8002d0e:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d14:	ea4f 4003 	mov.w	r0, r3, lsl #16
 8002d18:	f04f 0300 	mov.w	r3, #0
 8002d1c:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8002d20:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 8002d22:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8002d24:	431a      	orrs	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d2e:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	8b9b      	ldrh	r3, [r3, #28]
 8002d3e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002d42:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	8b9b      	ldrh	r3, [r3, #28]
 8002d4a:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8002d4e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8002d52:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8002d54:	431a      	orrs	r2, r3
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	7d5b      	ldrb	r3, [r3, #21]
 8002d6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002d72:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d7a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002d7e:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8002d82:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8002d84:	4313      	orrs	r3, r2
 8002d86:	f043 0201 	orr.w	r2, r3, #1
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d005      	beq.n	8002da4 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d9c:	f043 0220 	orr.w	r2, r3, #32
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d005      	beq.n	8002dba <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002db2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d005      	beq.n	8002dd0 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dc8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	7f9b      	ldrb	r3, [r3, #30]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00e      	beq.n	8002df6 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002de4:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 8002de8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 8002dec:	431a      	orrs	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8002df4:	e005      	b.n	8002e02 <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dfa:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	7fdb      	ldrb	r3, [r3, #31]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00f      	beq.n	8002e2a <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e16:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 8002e1a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	7d9b      	ldrb	r3, [r3, #22]
 8002e32:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002e36:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f043 0202 	orr.w	r2, r3, #2
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8002e44:	f107 0714 	add.w	r7, r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop

08002e50 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6852      	ldr	r2, [r2, #4]
 8002e60:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8002e66:	f04f 0001 	mov.w	r0, #1
 8002e6a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	7a1b      	ldrb	r3, [r3, #8]
 8002e76:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2b03      	cmp	r3, #3
 8002e7c:	d810      	bhi.n	8002ea0 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	6852      	ldr	r2, [r2, #4]
 8002e86:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002e88:	68fa      	ldr	r2, [r7, #12]
 8002e8a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002e8e:	f102 0203 	add.w	r2, r2, #3
 8002e92:	f04f 0018 	mov.w	r0, #24
 8002e96:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	611a      	str	r2, [r3, #16]
 8002e9e:	e04f      	b.n	8002f40 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2b03      	cmp	r3, #3
 8002ea4:	d917      	bls.n	8002ed6 <UART001_lConfigTXPin+0x86>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2b07      	cmp	r3, #7
 8002eaa:	d814      	bhi.n	8002ed6 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f1a3 0304 	sub.w	r3, r3, #4
 8002eb2:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6852      	ldr	r2, [r2, #4]
 8002ebc:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002ec4:	f102 0203 	add.w	r2, r2, #3
 8002ec8:	f04f 0018 	mov.w	r0, #24
 8002ecc:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	615a      	str	r2, [r3, #20]
 8002ed4:	e034      	b.n	8002f40 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2b07      	cmp	r3, #7
 8002eda:	d917      	bls.n	8002f0c <UART001_lConfigTXPin+0xbc>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2b0b      	cmp	r3, #11
 8002ee0:	d814      	bhi.n	8002f0c <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f1a3 0308 	sub.w	r3, r3, #8
 8002ee8:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6852      	ldr	r2, [r2, #4]
 8002ef2:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002efa:	f102 0203 	add.w	r2, r2, #3
 8002efe:	f04f 0018 	mov.w	r0, #24
 8002f02:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 8002f06:	430a      	orrs	r2, r1
 8002f08:	619a      	str	r2, [r3, #24]
 8002f0a:	e019      	b.n	8002f40 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2b0b      	cmp	r3, #11
 8002f10:	d916      	bls.n	8002f40 <UART001_lConfigTXPin+0xf0>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2b0f      	cmp	r3, #15
 8002f16:	d813      	bhi.n	8002f40 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f1a3 030c 	sub.w	r3, r3, #12
 8002f1e:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	6852      	ldr	r2, [r2, #4]
 8002f28:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8002f30:	f102 0203 	add.w	r2, r2, #3
 8002f34:	f04f 0018 	mov.w	r0, #24
 8002f38:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 8002f40:	f107 0714 	add.w	r7, r7, #20
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop

08002f4c <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b085      	sub	sp, #20
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8002f54:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f60:	d506      	bpl.n	8002f70 <UART001_labsRealType+0x24>
		return_value = -Number;
 8002f62:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f66:	eef1 7a67 	vneg.f32	s15, s15
 8002f6a:	edc7 7a03 	vstr	s15, [r7, #12]
 8002f6e:	e001      	b.n	8002f74 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8002f74:	68fb      	ldr	r3, [r7, #12]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	f107 0714 	add.w	r7, r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop

08002f84 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	ed2d 8b02 	vpush	{d8}
 8002f8a:	b0ae      	sub	sp, #184	; 0xb8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8002f94:	f04f 0300 	mov.w	r3, #0
 8002f98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8002f9c:	f04f 0300 	mov.w	r3, #0
 8002fa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8002faa:	f04f 0300 	mov.w	r3, #0
 8002fae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 8002fb2:	f04f 0300 	mov.w	r3, #0
 8002fb6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8002fba:	f04f 0300 	mov.w	r3, #0
 8002fbe:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8002fc0:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8002fc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8002fc8:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002fcc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fd0:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002fd4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fd8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002fdc:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8002fe0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002fe4:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8002fe8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff0:	dd12      	ble.n	8003018 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 8002ff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ff6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8002ffa:	f04f 0301 	mov.w	r3, #1
 8002ffe:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 8003002:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003006:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8003008:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800300c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8003010:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003012:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003016:	e007      	b.n	8003028 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8003018:	f04f 0300 	mov.w	r3, #0
 800301c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 8003020:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003024:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8003028:	f04f 0300 	mov.w	r3, #0
 800302c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 8003030:	f04f 0300 	mov.w	r3, #0
 8003034:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 8003040:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003044:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8003046:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800304a:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 800304c:	f04f 0301 	mov.w	r3, #1
 8003050:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 8003052:	f04f 0300 	mov.w	r3, #0
 8003056:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8003058:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800305c:	f103 0301 	add.w	r3, r3, #1
 8003060:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8003064:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003068:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 800306a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800306e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8003072:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003076:	f003 0303 	and.w	r3, r3, #3
 800307a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 800307e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003082:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003086:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800308a:	18cb      	adds	r3, r1, r3
 800308c:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8003090:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003094:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003098:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800309c:	18cb      	adds	r3, r1, r3
 800309e:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 80030a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80030a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80030aa:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80030ae:	18d3      	adds	r3, r2, r3
 80030b0:	f853 2c78 	ldr.w	r2, [r3, #-120]
 80030b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80030bc:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80030c0:	18cb      	adds	r3, r1, r3
 80030c2:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 80030c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80030ce:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80030d2:	18d3      	adds	r3, r2, r3
 80030d4:	f853 2c68 	ldr.w	r2, [r3, #-104]
 80030d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80030e0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80030e4:	18cb      	adds	r3, r1, r3
 80030e6:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80030ea:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 80030ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80030f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80030f6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80030fa:	18cb      	adds	r3, r1, r3
 80030fc:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8003100:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003104:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003108:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800310c:	18d3      	adds	r3, r2, r3
 800310e:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8003112:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003116:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800311a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800311e:	18cb      	adds	r3, r1, r3
 8003120:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8003124:	fbb2 f1f3 	udiv	r1, r2, r3
 8003128:	fb03 f301 	mul.w	r3, r3, r1
 800312c:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 800312e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003132:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003136:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800313a:	18cb      	adds	r3, r1, r3
 800313c:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8003140:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003144:	2b01      	cmp	r3, #1
 8003146:	d105      	bne.n	8003154 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 800314c:	f04f 0301 	mov.w	r3, #1
 8003150:	627b      	str	r3, [r7, #36]	; 0x24
 8003152:	e04b      	b.n	80031ec <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8003154:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003158:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800315c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8003160:	18d3      	adds	r3, r2, r3
 8003162:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8003166:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800316a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800316e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8003172:	18cb      	adds	r3, r1, r3
 8003174:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8003178:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 800317c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800317e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003182:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8003186:	18cb      	adds	r3, r1, r3
 8003188:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 800318c:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 800318e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003192:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003196:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800319a:	18cb      	adds	r3, r1, r3
 800319c:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 80031a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80031a8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80031ac:	18d3      	adds	r3, r2, r3
 80031ae:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 80031b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80031b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80031ba:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80031be:	18cb      	adds	r3, r1, r3
 80031c0:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80031c4:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 80031c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80031ce:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80031d2:	18cb      	adds	r3, r1, r3
 80031d4:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 80031d8:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 80031da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031de:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80031e2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80031e6:	18cb      	adds	r3, r1, r3
 80031e8:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 80031ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80031f4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80031f8:	18d3      	adds	r3, r2, r3
 80031fa:	f853 2c98 	ldr.w	r2, [r3, #-152]
 80031fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003202:	429a      	cmp	r2, r3
 8003204:	f240 80df 	bls.w	80033c6 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8003208:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800320c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003210:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8003214:	18cb      	adds	r3, r1, r3
 8003216:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800321a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 800321e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003222:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003226:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800322a:	18d3      	adds	r3, r2, r3
 800322c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8003230:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8003234:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003236:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800323a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800323e:	18cb      	adds	r3, r1, r3
 8003240:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8003244:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8003248:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 800324a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800324e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8003252:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8003256:	18cb      	adds	r3, r1, r3
 8003258:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 800325c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003260:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8003262:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003266:	f103 33ff 	add.w	r3, r3, #4294967295
 800326a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800326e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8003272:	18d3      	adds	r3, r2, r3
 8003274:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8003278:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800327a:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 800327e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003282:	f1a3 0302 	sub.w	r3, r3, #2
 8003286:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800328a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800328e:	18cb      	adds	r3, r1, r3
 8003290:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8003294:	18d3      	adds	r3, r2, r3
 8003296:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 800329a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800329e:	f103 33ff 	add.w	r3, r3, #4294967295
 80032a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80032a6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80032aa:	18d3      	adds	r3, r2, r3
 80032ac:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80032b0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80032b2:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 80032b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80032bc:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80032c0:	18cb      	adds	r3, r1, r3
 80032c2:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 80032c6:	18d3      	adds	r3, r2, r3
 80032c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 80032cc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d013      	beq.n	80032fc <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 80032d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032d8:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 80032da:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 80032e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80032e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 80032e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032ec:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 80032ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80032f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 80032f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80032f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 80032fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003300:	2b00      	cmp	r3, #0
 8003302:	d003      	beq.n	800330c <UART001_lConfigureBaudRate+0x388>
 8003304:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d108      	bne.n	800331e <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 800330c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003310:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8003314:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003318:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800331c:	e04e      	b.n	80033bc <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 800331e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <UART001_lConfigureBaudRate+0x3aa>
 8003326:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800332a:	2b00      	cmp	r3, #0
 800332c:	d108      	bne.n	8003340 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 800332e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003332:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8003336:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800333a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800333e:	e03d      	b.n	80033bc <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8003340:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003344:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003348:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800334c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003350:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8003354:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8003358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800335c:	ee17 0a90 	vmov	r0, s15
 8003360:	f7ff fdf4 	bl	8002f4c <UART001_labsRealType>
 8003364:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8003368:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800336c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003370:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8003374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003378:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 800337c:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8003380:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003384:	ee17 0a90 	vmov	r0, s15
 8003388:	f7ff fde0 	bl	8002f4c <UART001_labsRealType>
 800338c:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8003390:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003398:	dd08      	ble.n	80033ac <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 800339a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800339e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 80033a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80033a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80033aa:	e007      	b.n	80033bc <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 80033ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80033b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 80033b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80033b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 80033bc:	f04f 0305 	mov.w	r3, #5
 80033c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80033c4:	e032      	b.n	800342c <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 80033c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80033ce:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80033d2:	18d3      	adds	r3, r2, r3
 80033d4:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d127      	bne.n	800342c <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 80033dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80033e4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80033e8:	18cb      	adds	r3, r1, r3
 80033ea:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80033ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 80033f2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80033fa:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80033fe:	18d3      	adds	r3, r2, r3
 8003400:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8003404:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8003408:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800340c:	2b00      	cmp	r3, #0
 800340e:	d009      	beq.n	8003424 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8003410:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003414:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8003416:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800341a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 800341e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003420:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8003424:	f04f 0305 	mov.w	r3, #5
 8003428:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 800342c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003430:	2b05      	cmp	r3, #5
 8003432:	f47f ae11 	bne.w	8003058 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8003436:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800343a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800343e:	429a      	cmp	r2, r3
 8003440:	d903      	bls.n	800344a <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8003442:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003446:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003450:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8003452:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003456:	f103 32ff 	add.w	r2, r3, #4294967295
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	601a      	str	r2, [r3, #0]
}
 800345e:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8003462:	46bd      	mov	sp, r7
 8003464:	ecbd 8b02 	vpop	{d8}
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop

0800346c <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
   #if ((__TARGET_DEVICE__ == XMC45) || \
	    (__TARGET_DEVICE__ == XMC44) || \
	    (__TARGET_DEVICE__ == XMC42))
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
 8003472:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003476:	f000 ff2f 	bl	80042d8 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	607b      	str	r3, [r7, #4]
 8003480:	e021      	b.n	80034c6 <UART001_Init+0x5a>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8003482:	f641 03ec 	movw	r3, #6380	; 0x18ec
 8003486:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003490:	7d1b      	ldrb	r3, [r3, #20]
 8003492:	2b01      	cmp	r3, #1
 8003494:	d109      	bne.n	80034aa <UART001_Init+0x3e>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8003496:	f641 03ec 	movw	r3, #6380	; 0x18ec
 800349a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7ff fcd3 	bl	8002e50 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 80034aa:	f641 03ec 	movw	r3, #6380	; 0x18ec
 80034ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7ff fbf5 	bl	8002ca8 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f103 0301 	add.w	r3, r3, #1
 80034c4:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0da      	beq.n	8003482 <UART001_Init+0x16>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 80034cc:	f107 0708 	add.w	r7, r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 80034dc:	f107 070c 	add.w	r7, r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop

080034e8 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08a      	sub	sp, #40	; 0x28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	71fa      	strb	r2, [r7, #7]
 80034f4:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 80034f6:	f04f 0300 	mov.w	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 80034fc:	f04f 0300 	mov.w	r3, #0
 8003500:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8003508:	f04f 0305 	mov.w	r3, #5
 800350c:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800351c:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8003520:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8003524:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8003526:	69fa      	ldr	r2, [r7, #28]
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	4013      	ands	r3, r2
 800352c:	2b01      	cmp	r3, #1
 800352e:	d15b      	bne.n	80035e8 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8003530:	6a3b      	ldr	r3, [r7, #32]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	f023 0202 	bic.w	r2, r3, #2
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 800353c:	f107 0214 	add.w	r2, r7, #20
 8003540:	f107 0310 	add.w	r3, r7, #16
 8003544:	68b8      	ldr	r0, [r7, #8]
 8003546:	4611      	mov	r1, r2
 8003548:	461a      	mov	r2, r3
 800354a:	f7ff fd1b 	bl	8002f84 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003556:	f023 0303 	bic.w	r3, r3, #3
 800355a:	6a3a      	ldr	r2, [r7, #32]
 800355c:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 800355e:	6a3b      	ldr	r3, [r7, #32]
 8003560:	691a      	ldr	r2, [r3, #16]
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8003568:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800356c:	431a      	orrs	r2, r3
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8003572:	6a3b      	ldr	r3, [r7, #32]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800357a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800357e:	6a3a      	ldr	r2, [r7, #32]
 8003580:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8003582:	6a3b      	ldr	r3, [r7, #32]
 8003584:	695a      	ldr	r2, [r3, #20]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 800358c:	f04f 0300 	mov.w	r3, #0
 8003590:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8003594:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8003596:	431a      	orrs	r2, r3
 8003598:	6a3b      	ldr	r3, [r7, #32]
 800359a:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 800359c:	6a3b      	ldr	r3, [r7, #32]
 800359e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035a0:	f023 0202 	bic.w	r2, r3, #2
 80035a4:	6a3b      	ldr	r3, [r7, #32]
 80035a6:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 80035a8:	6a3b      	ldr	r3, [r7, #32]
 80035aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 80035ac:	79bb      	ldrb	r3, [r7, #6]
 80035ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80035b2:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 80035b6:	431a      	orrs	r2, r3
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 80035bc:	6a3b      	ldr	r3, [r7, #32]
 80035be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035c4:	6a3b      	ldr	r3, [r7, #32]
 80035c6:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80035c8:	6a3b      	ldr	r3, [r7, #32]
 80035ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 80035cc:	79fb      	ldrb	r3, [r7, #7]
 80035ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80035d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f043 0202 	orr.w	r2, r3, #2
 80035dc:	6a3b      	ldr	r3, [r7, #32]
 80035de:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 80035e0:	f04f 0300 	mov.w	r3, #0
 80035e4:	627b      	str	r3, [r7, #36]	; 0x24
 80035e6:	e002      	b.n	80035ee <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 80035e8:	f04f 0303 	mov.w	r3, #3
 80035ec:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 80035ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop

080035fc <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8003608:	f04f 0300 	mov.w	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	7fdb      	ldrb	r3, [r3, #31]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d01f      	beq.n	800365c <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800361c:	e011      	b.n	8003642 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8003624:	b29a      	uxth	r2, r3
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	801a      	strh	r2, [r3, #0]
		Count--;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f103 33ff 	add.w	r3, r3, #4294967295
 8003630:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f103 0301 	add.w	r3, r3, #1
 8003638:	617b      	str	r3, [r7, #20]
		DataPtr++;
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	f103 0302 	add.w	r3, r3, #2
 8003640:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003648:	f003 0308 	and.w	r3, r3, #8
 800364c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10c      	bne.n	800366e <UART001_ReadDataMultiple+0x72>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1e1      	bne.n	800361e <UART001_ReadDataMultiple+0x22>
 800365a:	e008      	b.n	800366e <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003660:	b29a      	uxth	r2, r3
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f103 0301 	add.w	r3, r3, #1
 800366c:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 800366e:	697b      	ldr	r3, [r7, #20]
}
 8003670:	4618      	mov	r0, r3
 8003672:	f107 071c 	add.w	r7, r7, #28
 8003676:	46bd      	mov	sp, r7
 8003678:	bc80      	pop	{r7}
 800367a:	4770      	bx	lr

0800367c <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 800367c:	b480      	push	{r7}
 800367e:	b087      	sub	sp, #28
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8003688:	f04f 0300 	mov.w	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	7fdb      	ldrb	r3, [r3, #31]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d01f      	beq.n	80036dc <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800369c:	e011      	b.n	80036c2 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80036a4:	b2da      	uxtb	r2, r3
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	701a      	strb	r2, [r3, #0]
		Count--;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80036b0:	607b      	str	r3, [r7, #4]
		ReadCount++;
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	f103 0301 	add.w	r3, r3, #1
 80036b8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	f103 0301 	add.w	r3, r3, #1
 80036c0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80036c8:	f003 0308 	and.w	r3, r3, #8
 80036cc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10c      	bne.n	80036ee <UART001_ReadDataBytes+0x72>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d1e1      	bne.n	800369e <UART001_ReadDataBytes+0x22>
 80036da:	e008      	b.n	80036ee <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f103 0301 	add.w	r3, r3, #1
 80036ec:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 80036ee:	697b      	ldr	r3, [r7, #20]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	f107 071c 	add.w	r7, r7, #28
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr

080036fc <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8003708:	f04f 0300 	mov.w	r3, #0
 800370c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	7f9b      	ldrb	r3, [r3, #30]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d01f      	beq.n	800375c <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800371c:	e011      	b.n	8003742 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f103 33ff 	add.w	r3, r3, #4294967295
 8003730:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f103 0301 	add.w	r3, r3, #1
 8003738:	617b      	str	r3, [r7, #20]
		DataPtr++;
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	f103 0302 	add.w	r3, r3, #2
 8003740:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003748:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800374c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8003750:	2b00      	cmp	r3, #0
 8003752:	d113      	bne.n	800377c <UART001_WriteDataMultiple+0x80>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1e1      	bne.n	800371e <UART001_WriteDataMultiple+0x22>
 800375a:	e00f      	b.n	800377c <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003764:	2b00      	cmp	r3, #0
 8003766:	d109      	bne.n	800377c <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	881b      	ldrh	r3, [r3, #0]
 800376c:	461a      	mov	r2, r3
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f103 0301 	add.w	r3, r3, #1
 800377a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 800377c:	697b      	ldr	r3, [r7, #20]
}
 800377e:	4618      	mov	r0, r3
 8003780:	f107 071c 	add.w	r7, r7, #28
 8003784:	46bd      	mov	sp, r7
 8003786:	bc80      	pop	{r7}
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop

0800378c <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 800378c:	b480      	push	{r7}
 800378e:	b087      	sub	sp, #28
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	7f9b      	ldrb	r3, [r3, #30]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d01f      	beq.n	80037ec <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80037ac:	e011      	b.n	80037d2 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f103 33ff 	add.w	r3, r3, #4294967295
 80037c0:	607b      	str	r3, [r7, #4]
		WriteCount++;
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	f103 0301 	add.w	r3, r3, #1
 80037c8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	f103 0301 	add.w	r3, r3, #1
 80037d0:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80037d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037dc:	ea4f 3313 	mov.w	r3, r3, lsr #12
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d113      	bne.n	800380c <UART001_WriteDataBytes+0x80>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1e1      	bne.n	80037ae <UART001_WriteDataBytes+0x22>
 80037ea:	e00f      	b.n	800380c <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d109      	bne.n	800380c <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	461a      	mov	r2, r3
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f103 0301 	add.w	r3, r3, #1
 800380a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 800380c:	697b      	ldr	r3, [r7, #20]
}
 800380e:	4618      	mov	r0, r3
 8003810:	f107 071c 	add.w	r7, r7, #28
 8003814:	46bd      	mov	sp, r7
 8003816:	bc80      	pop	{r7}
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop

0800381c <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 800381c:	b480      	push	{r7}
 800381e:	b087      	sub	sp, #28
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8003828:	f04f 0301 	mov.w	r3, #1
 800382c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 800382e:	f04f 0300 	mov.w	r3, #0
 8003832:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 800383a:	78fb      	ldrb	r3, [r7, #3]
 800383c:	2b0f      	cmp	r3, #15
 800383e:	d80b      	bhi.n	8003858 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003844:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8003846:	78fb      	ldrb	r3, [r7, #3]
 8003848:	f04f 0201 	mov.w	r2, #1
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	4013      	ands	r3, r2
 8003854:	613b      	str	r3, [r7, #16]
 8003856:	e01f      	b.n	8003898 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8003858:	78fb      	ldrb	r3, [r7, #3]
 800385a:	2b12      	cmp	r3, #18
 800385c:	d80e      	bhi.n	800387c <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003864:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8003866:	78fb      	ldrb	r3, [r7, #3]
 8003868:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 800386c:	f04f 0201 	mov.w	r2, #1
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	4013      	ands	r3, r2
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	e00d      	b.n	8003898 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003882:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8003884:	78fb      	ldrb	r3, [r7, #3]
 8003886:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 800388a:	f04f 0201 	mov.w	r2, #1
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	4013      	ands	r3, r2
 8003896:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d002      	beq.n	80038a4 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 800389e:	f04f 0302 	mov.w	r3, #2
 80038a2:	617b      	str	r3, [r7, #20]
  }
  return Status;
 80038a4:	697b      	ldr	r3, [r7, #20]
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	f107 071c 	add.w	r7, r7, #28
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop

080038b4 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	460b      	mov	r3, r1
 80038be:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 80038c6:	78fb      	ldrb	r3, [r7, #3]
 80038c8:	2b0f      	cmp	r3, #15
 80038ca:	d80a      	bhi.n	80038e2 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038d0:	78fb      	ldrb	r3, [r7, #3]
 80038d2:	f04f 0101 	mov.w	r1, #1
 80038d6:	fa01 f303 	lsl.w	r3, r1, r3
 80038da:	431a      	orrs	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	64da      	str	r2, [r3, #76]	; 0x4c
 80038e0:	e01f      	b.n	8003922 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 80038e2:	78fb      	ldrb	r3, [r7, #3]
 80038e4:	2b12      	cmp	r3, #18
 80038e6:	d80e      	bhi.n	8003906 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 80038ee:	78fb      	ldrb	r3, [r7, #3]
 80038f0:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80038f4:	f04f 0101 	mov.w	r1, #1
 80038f8:	fa01 f303 	lsl.w	r3, r1, r3
 80038fc:	431a      	orrs	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8003904:	e00d      	b.n	8003922 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 800390c:	78fb      	ldrb	r3, [r7, #3]
 800390e:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8003912:	f04f 0101 	mov.w	r1, #1
 8003916:	fa01 f303 	lsl.w	r3, r1, r3
 800391a:	431a      	orrs	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 8003922:	f107 0714 	add.w	r7, r7, #20
 8003926:	46bd      	mov	sp, r7
 8003928:	bc80      	pop	{r7}
 800392a:	4770      	bx	lr

0800392c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8003930:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003934:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800393e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop

0800394c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	4603      	mov	r3, r0
 8003954:	6039      	str	r1, [r7, #0]
 8003956:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8003958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395c:	2b00      	cmp	r3, #0
 800395e:	da10      	bge.n	8003982 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003960:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003964:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003968:	79fa      	ldrb	r2, [r7, #7]
 800396a:	f002 020f 	and.w	r2, r2, #15
 800396e:	f1a2 0104 	sub.w	r1, r2, #4
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	b2d2      	uxtb	r2, r2
 8003976:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800397a:	b2d2      	uxtb	r2, r2
 800397c:	185b      	adds	r3, r3, r1
 800397e:	761a      	strb	r2, [r3, #24]
 8003980:	e00d      	b.n	800399e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003982:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003986:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800398a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800398e:	683a      	ldr	r2, [r7, #0]
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	185b      	adds	r3, r3, r1
 800399a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800399e:	f107 070c 	add.w	r7, r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bc80      	pop	{r7}
 80039a6:	4770      	bx	lr

080039a8 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b089      	sub	sp, #36	; 0x24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f003 0307 	and.w	r3, r3, #7
 80039ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	f1c3 0307 	rsb	r3, r3, #7
 80039c2:	2b06      	cmp	r3, #6
 80039c4:	bf28      	it	cs
 80039c6:	2306      	movcs	r3, #6
 80039c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	f103 0306 	add.w	r3, r3, #6
 80039d0:	2b06      	cmp	r3, #6
 80039d2:	d903      	bls.n	80039dc <NVIC_EncodePriority+0x34>
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80039da:	e001      	b.n	80039e0 <NVIC_EncodePriority+0x38>
 80039dc:	f04f 0300 	mov.w	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	f04f 0201 	mov.w	r2, #1
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	f103 33ff 	add.w	r3, r3, #4294967295
 80039f0:	461a      	mov	r2, r3
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	401a      	ands	r2, r3
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f04f 0101 	mov.w	r1, #1
 8003a02:	fa01 f303 	lsl.w	r3, r1, r3
 8003a06:	f103 33ff 	add.w	r3, r3, #4294967295
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8003a10:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bc80      	pop	{r7}
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop

08003a20 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f103 32ff 	add.w	r2, r3, #4294967295
 8003a2e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d902      	bls.n	8003a3c <SysTick_Config+0x1c>
 8003a36:	f04f 0301 	mov.w	r3, #1
 8003a3a:	e01d      	b.n	8003a78 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8003a3c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a40:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	f102 32ff 	add.w	r2, r2, #4294967295
 8003a4a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a50:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8003a54:	f7ff ff7a 	bl	800394c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8003a58:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a5c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a66:	f24e 0310 	movw	r3, #57360	; 0xe010
 8003a6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003a6e:	f04f 0207 	mov.w	r2, #7
 8003a72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8003a74:	f04f 0300 	mov.w	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f107 0708 	add.w	r7, r7, #8
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop

08003a84 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b087      	sub	sp, #28
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8003a8c:	f640 2390 	movw	r3, #2704	; 0xa90
 8003a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003a9a:	189b      	adds	r3, r3, r2
 8003a9c:	f103 0308 	add.w	r3, r3, #8
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8003aa4:	f640 0324 	movw	r3, #2084	; 0x824
 8003aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10d      	bne.n	8003ace <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003ab8:	f640 2390 	movw	r3, #2704	; 0xa90
 8003abc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ac0:	18d2      	adds	r2, r2, r3
 8003ac2:	f640 0324 	movw	r3, #2084	; 0x824
 8003ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	e0de      	b.n	8003c8c <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 8003ace:	f640 0324 	movw	r3, #2084	; 0x824
 8003ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8003ade:	e0d1      	b.n	8003c84 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f280 809c 	bge.w	8003c2a <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d02e      	beq.n	8003b58 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	69da      	ldr	r2, [r3, #28]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8003b04:	f640 2390 	movw	r3, #2704	; 0xa90
 8003b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b0c:	18cb      	adds	r3, r1, r3
 8003b0e:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	69da      	ldr	r2, [r3, #28]
 8003b14:	f640 2390 	movw	r3, #2704	; 0xa90
 8003b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b1c:	6879      	ldr	r1, [r7, #4]
 8003b1e:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003b22:	185b      	adds	r3, r3, r1
 8003b24:	f103 031c 	add.w	r3, r3, #28
 8003b28:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 8003b2a:	f640 2390 	movw	r3, #2704	; 0xa90
 8003b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003b38:	189b      	adds	r3, r3, r2
 8003b3a:	f103 0318 	add.w	r3, r3, #24
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003b48:	f640 2390 	movw	r3, #2704	; 0xa90
 8003b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b50:	18d2      	adds	r2, r2, r3
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	61da      	str	r2, [r3, #28]
 8003b56:	e02a      	b.n	8003bae <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 8003b58:	f640 0324 	movw	r3, #2084	; 0x824
 8003b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	f640 2390 	movw	r3, #2704	; 0xa90
 8003b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003b70:	185b      	adds	r3, r3, r1
 8003b72:	f103 0318 	add.w	r3, r3, #24
 8003b76:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8003b78:	f640 0324 	movw	r3, #2084	; 0x824
 8003b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8003b88:	f640 2390 	movw	r3, #2704	; 0xa90
 8003b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b90:	18cb      	adds	r3, r1, r3
 8003b92:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003b9a:	f640 2390 	movw	r3, #2704	; 0xa90
 8003b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ba2:	18d2      	adds	r2, r2, r3
 8003ba4:	f640 0324 	movw	r3, #2084	; 0x824
 8003ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bac:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 8003bae:	f640 2390 	movw	r3, #2704	; 0xa90
 8003bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003bbc:	189b      	adds	r3, r3, r2
 8003bbe:	f103 0318 	add.w	r3, r3, #24
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 8003bca:	f640 2390 	movw	r3, #2704	; 0xa90
 8003bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003bd8:	185b      	adds	r3, r3, r1
 8003bda:	f103 0308 	add.w	r3, r3, #8
 8003bde:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8003be0:	f640 2390 	movw	r3, #2704	; 0xa90
 8003be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003bee:	189b      	adds	r3, r3, r2
 8003bf0:	f103 0318 	add.w	r3, r3, #24
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	f640 2390 	movw	r3, #2704	; 0xa90
 8003bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003c04:	185b      	adds	r3, r3, r1
 8003c06:	f103 0318 	add.w	r3, r3, #24
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	6899      	ldr	r1, [r3, #8]
 8003c0e:	f640 2390 	movw	r3, #2704	; 0xa90
 8003c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	ea4f 1040 	mov.w	r0, r0, lsl #5
 8003c1c:	181b      	adds	r3, r3, r0
 8003c1e:	f103 0308 	add.w	r3, r3, #8
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	1acb      	subs	r3, r1, r3
 8003c26:	6093      	str	r3, [r2, #8]
        break;
 8003c28:	e030      	b.n	8003c8c <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	db26      	blt.n	8003c7e <SYSTM001_lInsertTimerList+0x1fa>
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d122      	bne.n	8003c7e <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8003c38:	f640 2390 	movw	r3, #2704	; 0xa90
 8003c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003c46:	189b      	adds	r3, r3, r2
 8003c48:	f103 031c 	add.w	r3, r3, #28
 8003c4c:	697a      	ldr	r2, [r7, #20]
 8003c4e:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003c56:	f640 2390 	movw	r3, #2704	; 0xa90
 8003c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c5e:	18d2      	adds	r2, r2, r3
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	f640 2390 	movw	r3, #2704	; 0xa90
 8003c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003c74:	185b      	adds	r3, r3, r1
 8003c76:	f103 0308 	add.w	r3, r3, #8
 8003c7a:	601a      	str	r2, [r3, #0]
          break;
 8003c7c:	e006      	b.n	8003c8c <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f47f af2a 	bne.w	8003ae0 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8003c8c:	f107 071c 	add.w	r7, r7, #28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop

08003c98 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8003ca6:	f640 2390 	movw	r3, #2704	; 0xa90
 8003caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cae:	18d3      	adds	r3, r2, r3
 8003cb0:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10b      	bne.n	8003cd2 <SYSTM001_lRemoveTimerList+0x3a>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d107      	bne.n	8003cd2 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 8003cc2:	f640 0324 	movw	r3, #2084	; 0x824
 8003cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cca:	f04f 0200 	mov.w	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	e049      	b.n	8003d66 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	69db      	ldr	r3, [r3, #28]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d11c      	bne.n	8003d14 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	699a      	ldr	r2, [r3, #24]
 8003cde:	f640 0324 	movw	r3, #2084	; 0x824
 8003ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ce6:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 8003ce8:	f640 0324 	movw	r3, #2084	; 0x824
 8003cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f04f 0200 	mov.w	r2, #0
 8003cf6:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	6992      	ldr	r2, [r2, #24]
 8003d00:	6891      	ldr	r1, [r2, #8]
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	6892      	ldr	r2, [r2, #8]
 8003d06:	188a      	adds	r2, r1, r2
 8003d08:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f04f 0200 	mov.w	r2, #0
 8003d10:	619a      	str	r2, [r3, #24]
 8003d12:	e028      	b.n	8003d66 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d109      	bne.n	8003d30 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	61da      	str	r2, [r3, #28]
 8003d2e:	e01a      	b.n	8003d66 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	69db      	ldr	r3, [r3, #28]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	6992      	ldr	r2, [r2, #24]
 8003d38:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	69d2      	ldr	r2, [r2, #28]
 8003d42:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	6992      	ldr	r2, [r2, #24]
 8003d4c:	6891      	ldr	r1, [r2, #8]
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	6892      	ldr	r2, [r2, #8]
 8003d52:	188a      	adds	r2, r1, r2
 8003d54:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f04f 0200 	mov.w	r2, #0
 8003d5c:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f04f 0200 	mov.w	r2, #0
 8003d64:	61da      	str	r2, [r3, #28]
  }
}
 8003d66:	f107 0714 	add.w	r7, r7, #20
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bc80      	pop	{r7}
 8003d6e:	4770      	bx	lr

08003d70 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 8003d76:	f640 0324 	movw	r3, #2084	; 0x824
 8003d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8003d82:	e031      	b.n	8003de8 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	791b      	ldrb	r3, [r3, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10f      	bne.n	8003dac <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7ff ff81 	bl	8003c98 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f04f 0201 	mov.w	r2, #1
 8003d9c:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6952      	ldr	r2, [r2, #20]
 8003da6:	4610      	mov	r0, r2
 8003da8:	4798      	blx	r3
 8003daa:	e017      	b.n	8003ddc <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	791b      	ldrb	r3, [r3, #4]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d121      	bne.n	8003df8 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff6d 	bl	8003c98 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f7ff fe5a 	bl	8003a84 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6952      	ldr	r2, [r2, #20]
 8003dd8:	4610      	mov	r0, r2
 8003dda:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 8003ddc:	f640 0324 	movw	r3, #2084	; 0x824
 8003de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d005      	beq.n	8003dfa <SYSTM001_lTimerHandler+0x8a>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0c6      	beq.n	8003d84 <SYSTM001_lTimerHandler+0x14>
 8003df6:	e000      	b.n	8003dfa <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 8003df8:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 8003dfa:	f107 0708 	add.w	r7, r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop

08003e04 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 8003e0a:	f640 0324 	movw	r3, #2084	; 0x824
 8003e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 8003e16:	f640 032c 	movw	r3, #2092	; 0x82c
 8003e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f103 0201 	add.w	r2, r3, #1
 8003e24:	f640 032c 	movw	r3, #2092	; 0x82c
 8003e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e2c:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d010      	beq.n	8003e56 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d906      	bls.n	8003e4a <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f103 32ff 	add.w	r2, r3, #4294967295
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	609a      	str	r2, [r3, #8]
 8003e48:	e005      	b.n	8003e56 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f04f 0200 	mov.w	r2, #0
 8003e50:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 8003e52:	f7ff ff8d 	bl	8003d70 <SYSTM001_lTimerHandler>
    }
  }
}
 8003e56:	f107 0708 	add.w	r7, r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop

08003e60 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 8003e66:	f04f 0300 	mov.w	r3, #0
 8003e6a:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 8003e6c:	f640 0324 	movw	r3, #2084	; 0x824
 8003e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e74:	f04f 0200 	mov.w	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 8003e7a:	f001 f999 	bl	80051b0 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 8003e7e:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8003e82:	f2c0 0001 	movt	r0, #1
 8003e86:	f7ff fdcb 	bl	8003a20 <SysTick_Config>
 8003e8a:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8003e8c:	f7ff fd4e 	bl	800392c <NVIC_GetPriorityGrouping>
 8003e90:	4603      	mov	r3, r0
 8003e92:	4618      	mov	r0, r3
 8003e94:	f04f 010a 	mov.w	r1, #10
 8003e98:	f04f 0200 	mov.w	r2, #0
 8003e9c:	f7ff fd84 	bl	80039a8 <NVIC_EncodePriority>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	f7ff fd50 	bl	800394c <NVIC_SetPriority>
  TimerTracker = 0UL;
 8003eac:	f640 0328 	movw	r3, #2088	; 0x828
 8003eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003eb4:	f04f 0200 	mov.w	r2, #0
 8003eb8:	601a      	str	r2, [r3, #0]

}
 8003eba:	f107 0708 	add.w	r7, r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop

08003ec4 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b089      	sub	sp, #36	; 0x24
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	607a      	str	r2, [r7, #4]
 8003ece:	603b      	str	r3, [r7, #0]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 8003ed4:	f04f 0300 	mov.w	r3, #0
 8003ed8:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8003eda:	f04f 0300 	mov.w	r3, #0
 8003ede:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8003ee0:	f04f 0300 	mov.w	r3, #0
 8003ee4:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 8003ee6:	7afb      	ldrb	r3, [r7, #11]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <SYSTM001_CreateTimer+0x34>
 8003eec:	7afb      	ldrb	r3, [r7, #11]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d002      	beq.n	8003ef8 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 8003ef2:	f04f 0301 	mov.w	r3, #1
 8003ef6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d102      	bne.n	8003f04 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 8003efe:	f04f 0301 	mov.w	r3, #1
 8003f02:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d102      	bne.n	8003f10 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 8003f0a:	f04f 0301 	mov.w	r3, #1
 8003f0e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d102      	bne.n	8003f1c <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 8003f16:	f04f 0301 	mov.w	r3, #1
 8003f1a:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f040 8098 	bne.w	8004054 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8003f24:	f04f 0300 	mov.w	r3, #0
 8003f28:	61bb      	str	r3, [r7, #24]
 8003f2a:	e08f      	b.n	800404c <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 8003f2c:	f640 0328 	movw	r3, #2088	; 0x828
 8003f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	fa22 f303 	lsr.w	r3, r2, r3
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d17f      	bne.n	8004044 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	f04f 0201 	mov.w	r2, #1
 8003f4a:	fa02 f203 	lsl.w	r2, r2, r3
 8003f4e:	f640 0328 	movw	r3, #2088	; 0x828
 8003f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	f640 0328 	movw	r3, #2088	; 0x828
 8003f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f62:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8003f64:	f640 2390 	movw	r3, #2704	; 0xa90
 8003f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f72:	189b      	adds	r3, r3, r2
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8003f78:	f640 2390 	movw	r3, #2704	; 0xa90
 8003f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f86:	189b      	adds	r3, r3, r2
 8003f88:	7afa      	ldrb	r2, [r7, #11]
 8003f8a:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 8003f8c:	f640 2390 	movw	r3, #2704	; 0xa90
 8003f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003f9a:	189b      	adds	r3, r3, r2
 8003f9c:	f04f 0201 	mov.w	r2, #1
 8003fa0:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8003fa8:	f640 2390 	movw	r3, #2704	; 0xa90
 8003fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fb0:	69b9      	ldr	r1, [r7, #24]
 8003fb2:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8003fb6:	185b      	adds	r3, r3, r1
 8003fb8:	f103 0308 	add.w	r3, r3, #8
 8003fbc:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 8003fbe:	f640 2390 	movw	r3, #2704	; 0xa90
 8003fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fc6:	69ba      	ldr	r2, [r7, #24]
 8003fc8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003fcc:	189b      	adds	r3, r3, r2
 8003fce:	f103 030c 	add.w	r3, r3, #12
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8003fd6:	f640 2390 	movw	r3, #2704	; 0xa90
 8003fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003fe4:	189b      	adds	r3, r3, r2
 8003fe6:	f103 0310 	add.w	r3, r3, #16
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 8003fee:	f640 2390 	movw	r3, #2704	; 0xa90
 8003ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8003ffc:	189b      	adds	r3, r3, r2
 8003ffe:	f103 0314 	add.w	r3, r3, #20
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8004006:	f640 2390 	movw	r3, #2704	; 0xa90
 800400a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800400e:	69ba      	ldr	r2, [r7, #24]
 8004010:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8004014:	189b      	adds	r3, r3, r2
 8004016:	f103 031c 	add.w	r3, r3, #28
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8004020:	f640 2390 	movw	r3, #2704	; 0xa90
 8004024:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800402e:	189b      	adds	r3, r3, r2
 8004030:	f103 0318 	add.w	r3, r3, #24
 8004034:	f04f 0200 	mov.w	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	f103 0301 	add.w	r3, r3, #1
 8004040:	61fb      	str	r3, [r7, #28]
               break;
 8004042:	e007      	b.n	8004054 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	f103 0301 	add.w	r3, r3, #1
 800404a:	61bb      	str	r3, [r7, #24]
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	2b1f      	cmp	r3, #31
 8004050:	f67f af6c 	bls.w	8003f2c <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 8004054:	69fb      	ldr	r3, [r7, #28]
}  
 8004056:	4618      	mov	r0, r3
 8004058:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800405c:	46bd      	mov	sp, r7
 800405e:	bc80      	pop	{r7}
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop

08004064 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 800406c:	f04f 0300 	mov.w	r3, #0
 8004070:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2b20      	cmp	r3, #32
 8004076:	d902      	bls.n	800407e <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8004078:	f04f 0301 	mov.w	r3, #1
 800407c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800407e:	f640 0328 	movw	r3, #2088	; 0x828
 8004082:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f103 33ff 	add.w	r3, r3, #4294967295
 800408e:	fa22 f303 	lsr.w	r3, r2, r3
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b00      	cmp	r3, #0
 8004098:	d102      	bne.n	80040a0 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800409a:	f04f 0301 	mov.w	r3, #1
 800409e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f103 32ff 	add.w	r2, r3, #4294967295
 80040a6:	f640 2390 	movw	r3, #2704	; 0xa90
 80040aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040ae:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80040b2:	189b      	adds	r3, r3, r2
 80040b4:	f103 0308 	add.w	r3, r3, #8
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d102      	bne.n	80040c4 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80040be:	f04f 0301 	mov.w	r3, #1
 80040c2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d11f      	bne.n	800410a <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f103 32ff 	add.w	r2, r3, #4294967295
 80040d0:	f640 2390 	movw	r3, #2704	; 0xa90
 80040d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040d8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80040dc:	189b      	adds	r3, r3, r2
 80040de:	795b      	ldrb	r3, [r3, #5]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d012      	beq.n	800410a <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f103 32ff 	add.w	r2, r3, #4294967295
 80040ea:	f640 2390 	movw	r3, #2704	; 0xa90
 80040ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80040f6:	189b      	adds	r3, r3, r2
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f103 33ff 	add.w	r3, r3, #4294967295
 8004104:	4618      	mov	r0, r3
 8004106:	f7ff fcbd 	bl	8003a84 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 800410a:	68fb      	ldr	r3, [r7, #12]
}
 800410c:	4618      	mov	r0, r3
 800410e:	f107 0710 	add.w	r7, r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop

08004118 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8004120:	f04f 0300 	mov.w	r3, #0
 8004124:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b20      	cmp	r3, #32
 800412a:	d902      	bls.n	8004132 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800412c:	f04f 0301 	mov.w	r3, #1
 8004130:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8004132:	f640 0328 	movw	r3, #2088	; 0x828
 8004136:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004142:	fa22 f303 	lsr.w	r3, r2, r3
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	d102      	bne.n	8004154 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800414e:	f04f 0301 	mov.w	r3, #1
 8004152:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d11f      	bne.n	800419a <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f103 32ff 	add.w	r2, r3, #4294967295
 8004160:	f640 2390 	movw	r3, #2704	; 0xa90
 8004164:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004168:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800416c:	189b      	adds	r3, r3, r2
 800416e:	795b      	ldrb	r3, [r3, #5]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d012      	beq.n	800419a <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f103 33ff 	add.w	r3, r3, #4294967295
 800417a:	4618      	mov	r0, r3
 800417c:	f7ff fd8c 	bl	8003c98 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f103 32ff 	add.w	r2, r3, #4294967295
 8004186:	f640 2390 	movw	r3, #2704	; 0xa90
 800418a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800418e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8004192:	189b      	adds	r3, r3, r2
 8004194:	f04f 0201 	mov.w	r2, #1
 8004198:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 800419a:	68fb      	ldr	r3, [r7, #12]
}
 800419c:	4618      	mov	r0, r3
 800419e:	f107 0710 	add.w	r7, r7, #16
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop

080041a8 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 80041b0:	f04f 0300 	mov.w	r3, #0
 80041b4:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b20      	cmp	r3, #32
 80041ba:	d902      	bls.n	80041c2 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80041bc:	f04f 0301 	mov.w	r3, #1
 80041c0:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80041c2:	f640 0328 	movw	r3, #2088	; 0x828
 80041c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80041d2:	fa22 f303 	lsr.w	r3, r2, r3
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d102      	bne.n	80041e4 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80041de:	f04f 0301 	mov.w	r3, #1
 80041e2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d126      	bne.n	8004238 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f103 32ff 	add.w	r2, r3, #4294967295
 80041f0:	f640 2390 	movw	r3, #2704	; 0xa90
 80041f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041f8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80041fc:	189b      	adds	r3, r3, r2
 80041fe:	795b      	ldrb	r3, [r3, #5]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d105      	bne.n	8004210 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f103 33ff 	add.w	r3, r3, #4294967295
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff fd44 	bl	8003c98 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f103 33ff 	add.w	r3, r3, #4294967295
 8004216:	f04f 0201 	mov.w	r2, #1
 800421a:	fa02 f303 	lsl.w	r3, r2, r3
 800421e:	ea6f 0203 	mvn.w	r2, r3
 8004222:	f640 0328 	movw	r3, #2088	; 0x828
 8004226:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	401a      	ands	r2, r3
 800422e:	f640 0328 	movw	r3, #2088	; 0x828
 8004232:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004236:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8004238:	68fb      	ldr	r3, [r7, #12]

}
 800423a:	4618      	mov	r0, r3
 800423c:	f107 0710 	add.w	r7, r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8004244:	b480      	push	{r7}
 8004246:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8004248:	f640 032c 	movw	r3, #2092	; 0x82c
 800424c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004250:	681b      	ldr	r3, [r3, #0]
}
 8004252:	4618      	mov	r0, r3
 8004254:	46bd      	mov	sp, r7
 8004256:	bc80      	pop	{r7}
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop

0800425c <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 800425c:	b480      	push	{r7}
 800425e:	b085      	sub	sp, #20
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 800426a:	f2c0 0301 	movt	r3, #1
 800426e:	fb03 f302 	mul.w	r3, r3, r2
 8004272:	60fb      	str	r3, [r7, #12]
  return Count;
 8004274:	68fb      	ldr	r3, [r7, #12]
}
 8004276:	4618      	mov	r0, r3
 8004278:	f107 0714 	add.w	r7, r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop

08004284 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 800428c:	f04f 0300 	mov.w	r3, #0
 8004290:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8004292:	f04f 0300 	mov.w	r3, #0
 8004296:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8004298:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800429c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80042a0:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80042a8:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f103 0310 	add.w	r3, r3, #16
 80042b0:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	4613      	mov	r3, r2
 80042b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80042ba:	189b      	adds	r3, r3, r2
 80042bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80042c0:	18cb      	adds	r3, r1, r3
 80042c2:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	601a      	str	r2, [r3, #0]
}
 80042ce:	f107 071c 	add.w	r7, r7, #28
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bc80      	pop	{r7}
 80042d6:	4770      	bx	lr

080042d8 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 80042d8:	b480      	push	{r7}
 80042da:	b087      	sub	sp, #28
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 80042e0:	f04f 0300 	mov.w	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 80042e6:	f04f 0300 	mov.w	r3, #0
 80042ea:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 80042ec:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80042f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80042f4:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80042fc:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f103 0314 	add.w	r3, r3, #20
 8004304:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	4613      	mov	r3, r2
 800430a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800430e:	189b      	adds	r3, r3, r2
 8004310:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8004314:	18cb      	adds	r3, r1, r3
 8004316:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	601a      	str	r2, [r3, #0]
}
 8004322:	f107 071c 	add.w	r7, r7, #28
 8004326:	46bd      	mov	sp, r7
 8004328:	bc80      	pop	{r7}
 800432a:	4770      	bx	lr

0800432c <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8004332:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004336:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800433a:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8004348:	78fb      	ldrb	r3, [r7, #3]
}
 800434a:	4618      	mov	r0, r3
 800434c:	f107 070c 	add.w	r7, r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	bc80      	pop	{r7}
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop

08004358 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8004358:	b480      	push	{r7}
 800435a:	b089      	sub	sp, #36	; 0x24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8004360:	f04f 030f 	mov.w	r3, #15
 8004364:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8004366:	f04f 0300 	mov.w	r3, #0
 800436a:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 800436c:	f04f 0300 	mov.w	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8004372:	f04f 0300 	mov.w	r3, #0
 8004376:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8004378:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800437c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004380:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8004388:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f103 030c 	add.w	r3, r3, #12
 8004390:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8004392:	69ba      	ldr	r2, [r7, #24]
 8004394:	4613      	mov	r3, r2
 8004396:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800439a:	189b      	adds	r3, r3, r2
 800439c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80043a0:	18cb      	adds	r3, r1, r3
 80043a2:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4013      	ands	r3, r2
 80043ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043b0:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d003      	beq.n	80043c0 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 80043b8:	f04f 0301 	mov.w	r3, #1
 80043bc:	61fb      	str	r3, [r7, #28]
 80043be:	e002      	b.n	80043c6 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 80043c0:	f04f 0300 	mov.w	r3, #0
 80043c4:	61fb      	str	r3, [r7, #28]
  }
  return status;
 80043c6:	69fb      	ldr	r3, [r7, #28]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr

080043d4 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 80043da:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80043de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80043e2:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f043 0201 	orr.w	r2, r3, #1
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	609a      	str	r2, [r3, #8]

}
 80043f0:	f107 070c 	add.w	r7, r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop

080043fc <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80043fc:	b480      	push	{r7}
 80043fe:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8004400:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004404:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800440e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8004412:	4618      	mov	r0, r3
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop

0800441c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	4603      	mov	r3, r0
 8004424:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8004426:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800442a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800442e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8004432:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8004436:	79f9      	ldrb	r1, [r7, #7]
 8004438:	f001 011f 	and.w	r1, r1, #31
 800443c:	f04f 0001 	mov.w	r0, #1
 8004440:	fa00 f101 	lsl.w	r1, r0, r1
 8004444:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004448:	f107 070c 	add.w	r7, r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	bc80      	pop	{r7}
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop

08004454 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	6039      	str	r1, [r7, #0]
 800445e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8004460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004464:	2b00      	cmp	r3, #0
 8004466:	da10      	bge.n	800448a <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8004468:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800446c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004470:	79fa      	ldrb	r2, [r7, #7]
 8004472:	f002 020f 	and.w	r2, r2, #15
 8004476:	f1a2 0104 	sub.w	r1, r2, #4
 800447a:	683a      	ldr	r2, [r7, #0]
 800447c:	b2d2      	uxtb	r2, r2
 800447e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8004482:	b2d2      	uxtb	r2, r2
 8004484:	185b      	adds	r3, r3, r1
 8004486:	761a      	strb	r2, [r3, #24]
 8004488:	e00d      	b.n	80044a6 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800448a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800448e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004492:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	b2d2      	uxtb	r2, r2
 800449a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800449e:	b2d2      	uxtb	r2, r2
 80044a0:	185b      	adds	r3, r3, r1
 80044a2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80044a6:	f107 070c 	add.w	r7, r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bc80      	pop	{r7}
 80044ae:	4770      	bx	lr

080044b0 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b089      	sub	sp, #36	; 0x24
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	f1c3 0307 	rsb	r3, r3, #7
 80044ca:	2b06      	cmp	r3, #6
 80044cc:	bf28      	it	cs
 80044ce:	2306      	movcs	r3, #6
 80044d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	f103 0306 	add.w	r3, r3, #6
 80044d8:	2b06      	cmp	r3, #6
 80044da:	d903      	bls.n	80044e4 <NVIC_EncodePriority+0x34>
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	f103 33ff 	add.w	r3, r3, #4294967295
 80044e2:	e001      	b.n	80044e8 <NVIC_EncodePriority+0x38>
 80044e4:	f04f 0300 	mov.w	r3, #0
 80044e8:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	f04f 0201 	mov.w	r2, #1
 80044f0:	fa02 f303 	lsl.w	r3, r2, r3
 80044f4:	f103 33ff 	add.w	r3, r3, #4294967295
 80044f8:	461a      	mov	r2, r3
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	401a      	ands	r2, r3
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f04f 0101 	mov.w	r1, #1
 800450a:	fa01 f303 	lsl.w	r3, r1, r3
 800450e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004512:	4619      	mov	r1, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8004518:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 800451a:	4618      	mov	r0, r3
 800451c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8004520:	46bd      	mov	sp, r7
 8004522:	bc80      	pop	{r7}
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop

08004528 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ(Handle->NodeID);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	b2db      	uxtb	r3, r3
 8004536:	b25b      	sxtb	r3, r3
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff ff6f 	bl	800441c <NVIC_EnableIRQ>
}
 800453e:	f107 0708 	add.w	r7, r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop

08004548 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 800454e:	f04f 0300 	mov.w	r3, #0
 8004552:	607b      	str	r3, [r7, #4]
 8004554:	e00d      	b.n	8004572 <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 8004556:	f641 03f0 	movw	r3, #6384	; 0x18f0
 800455a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004564:	4618      	mov	r0, r3
 8004566:	f000 f80b 	bl	8004580 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f103 0301 	add.w	r3, r3, #1
 8004570:	607b      	str	r3, [r7, #4]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d0ee      	beq.n	8004556 <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 8004578:	f107 0708 	add.w	r7, r7, #8
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 8004580:	b590      	push	{r4, r7, lr}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	b2dc      	uxtb	r4, r3
 800458e:	f7ff ff35 	bl	80043fc <NVIC_GetPriorityGrouping>
 8004592:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8004598:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 800459e:	4608      	mov	r0, r1
 80045a0:	4611      	mov	r1, r2
 80045a2:	461a      	mov	r2, r3
 80045a4:	f7ff ff84 	bl	80044b0 <NVIC_EncodePriority>
 80045a8:	4603      	mov	r3, r0
 80045aa:	b262      	sxtb	r2, r4
 80045ac:	4610      	mov	r0, r2
 80045ae:	4619      	mov	r1, r3
 80045b0:	f7ff ff50 	bl	8004454 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	78db      	ldrb	r3, [r3, #3]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d102      	bne.n	80045c2 <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f7ff ffb3 	bl	8004528 <NVIC002_EnableIRQ>
	}
   
}
 80045c2:	f107 070c 	add.w	r7, r7, #12
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd90      	pop	{r4, r7, pc}
 80045ca:	bf00      	nop

080045cc <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 0;
 80045d0:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 80045d4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f04f 0200 	mov.w	r2, #0
 80045de:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 80045e0:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 80045e4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045e8:	685a      	ldr	r2, [r3, #4]
 80045ea:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 80045ee:	f6c0 0300 	movt	r3, #2048	; 0x800
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f6:	f023 0307 	bic.w	r3, r3, #7
 80045fa:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 80045fc:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 8004600:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004604:	685a      	ldr	r2, [r3, #4]
 8004606:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 800460a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004612:	f043 0304 	orr.w	r3, r3, #4
 8004616:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
 8004618:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 800461c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004620:	685a      	ldr	r2, [r3, #4]
 8004622:	f24d 23f4 	movw	r3, #54004	; 0xd2f4
 8004626:	f6c0 0300 	movt	r3, #2048	; 0x800
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 14 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 14;
 8004630:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 8004634:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f04f 0200 	mov.w	r2, #0
 800463e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD14_Msk));
 8004640:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 8004644:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004648:	685a      	ldr	r2, [r3, #4]
 800464a:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 800464e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004656:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800465a:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD14_Pos) & \
 800465c:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 8004660:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004664:	685a      	ldr	r2, [r3, #4]
 8004666:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 800466a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004672:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004676:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD14_Msk);
  IO004_Handle1.PortRegs->IOCR12 |= (0U << 19);   
 8004678:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 800467c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	f24d 23fc 	movw	r3, #54012	; 0xd2fc
 8004686:	f6c0 0300 	movt	r3, #2048	; 0x800
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	69db      	ldr	r3, [r3, #28]
 800468e:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 1;
 8004690:	f24d 3304 	movw	r3, #54020	; 0xd304
 8004694:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f04f 0200 	mov.w	r2, #0
 800469e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 80046a0:	f24d 3304 	movw	r3, #54020	; 0xd304
 80046a4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	f24d 3304 	movw	r3, #54020	; 0xd304
 80046ae:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ba:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 80046bc:	f24d 3304 	movw	r3, #54020	; 0xd304
 80046c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	f24d 3304 	movw	r3, #54020	; 0xd304
 80046ca:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046d6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle2.PortRegs->IOCR0 |= (0U << 11);   
 80046d8:	f24d 3304 	movw	r3, #54020	; 0xd304
 80046dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	f24d 3304 	movw	r3, #54020	; 0xd304
 80046e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle3.PortRegs->OMR = 0U<< 15;
 80046f0:	f24d 330c 	movw	r3, #54028	; 0xd30c
 80046f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f04f 0200 	mov.w	r2, #0
 80046fe:	605a      	str	r2, [r3, #4]
  
  IO004_Handle3.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 8004700:	f24d 330c 	movw	r3, #54028	; 0xd30c
 8004704:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004708:	685a      	ldr	r2, [r3, #4]
 800470a:	f24d 330c 	movw	r3, #54028	; 0xd30c
 800470e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004716:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800471a:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle3.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 800471c:	f24d 330c 	movw	r3, #54028	; 0xd30c
 8004720:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	f24d 330c 	movw	r3, #54028	; 0xd30c
 800472a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004732:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004736:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle3.PortRegs->IOCR12 |= (0U << 27);
 8004738:	f24d 330c 	movw	r3, #54028	; 0xd30c
 800473c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	f24d 330c 	movw	r3, #54028	; 0xd30c
 8004746:	f6c0 0300 	movt	r3, #2048	; 0x800
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	61d3      	str	r3, [r2, #28]
}
 8004750:	46bd      	mov	sp, r7
 8004752:	bc80      	pop	{r7}
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop

08004758 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8004758:	b480      	push	{r7}
 800475a:	b085      	sub	sp, #20
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	460b      	mov	r3, r1
 8004762:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	785b      	ldrb	r3, [r3, #1]
 8004768:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 800476a:	7bfb      	ldrb	r3, [r7, #15]
 800476c:	2b03      	cmp	r3, #3
 800476e:	d823      	bhi.n	80047b8 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	6852      	ldr	r2, [r2, #4]
 8004778:	6911      	ldr	r1, [r2, #16]
 800477a:	7bfa      	ldrb	r2, [r7, #15]
 800477c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004780:	f102 0203 	add.w	r2, r2, #3
 8004784:	f04f 001f 	mov.w	r0, #31
 8004788:	fa00 f202 	lsl.w	r2, r0, r2
 800478c:	ea6f 0202 	mvn.w	r2, r2
 8004790:	400a      	ands	r2, r1
 8004792:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	6852      	ldr	r2, [r2, #4]
 800479c:	6911      	ldr	r1, [r2, #16]
 800479e:	78fa      	ldrb	r2, [r7, #3]
 80047a0:	f002 001f 	and.w	r0, r2, #31
 80047a4:	7bfa      	ldrb	r2, [r7, #15]
 80047a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80047aa:	f102 0203 	add.w	r2, r2, #3
 80047ae:	fa00 f202 	lsl.w	r2, r0, r2
 80047b2:	430a      	orrs	r2, r1
 80047b4:	611a      	str	r2, [r3, #16]
 80047b6:	e088      	b.n	80048ca <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	2b03      	cmp	r3, #3
 80047bc:	d92a      	bls.n	8004814 <IO004_DisableOutputDriver+0xbc>
 80047be:	7bfb      	ldrb	r3, [r7, #15]
 80047c0:	2b07      	cmp	r3, #7
 80047c2:	d827      	bhi.n	8004814 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
 80047c6:	f1a3 0304 	sub.w	r3, r3, #4
 80047ca:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6852      	ldr	r2, [r2, #4]
 80047d4:	6951      	ldr	r1, [r2, #20]
 80047d6:	7bfa      	ldrb	r2, [r7, #15]
 80047d8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80047dc:	f102 0203 	add.w	r2, r2, #3
 80047e0:	f04f 001f 	mov.w	r0, #31
 80047e4:	fa00 f202 	lsl.w	r2, r0, r2
 80047e8:	ea6f 0202 	mvn.w	r2, r2
 80047ec:	400a      	ands	r2, r1
 80047ee:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6852      	ldr	r2, [r2, #4]
 80047f8:	6951      	ldr	r1, [r2, #20]
 80047fa:	78fa      	ldrb	r2, [r7, #3]
 80047fc:	f002 001f 	and.w	r0, r2, #31
 8004800:	7bfa      	ldrb	r2, [r7, #15]
 8004802:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004806:	f102 0203 	add.w	r2, r2, #3
 800480a:	fa00 f202 	lsl.w	r2, r0, r2
 800480e:	430a      	orrs	r2, r1
 8004810:	615a      	str	r2, [r3, #20]
 8004812:	e05a      	b.n	80048ca <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8004814:	7bfb      	ldrb	r3, [r7, #15]
 8004816:	2b07      	cmp	r3, #7
 8004818:	d92a      	bls.n	8004870 <IO004_DisableOutputDriver+0x118>
 800481a:	7bfb      	ldrb	r3, [r7, #15]
 800481c:	2b0b      	cmp	r3, #11
 800481e:	d827      	bhi.n	8004870 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8004820:	7bfb      	ldrb	r3, [r7, #15]
 8004822:	f1a3 0308 	sub.w	r3, r3, #8
 8004826:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6852      	ldr	r2, [r2, #4]
 8004830:	6991      	ldr	r1, [r2, #24]
 8004832:	7bfa      	ldrb	r2, [r7, #15]
 8004834:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004838:	f102 0203 	add.w	r2, r2, #3
 800483c:	f04f 001f 	mov.w	r0, #31
 8004840:	fa00 f202 	lsl.w	r2, r0, r2
 8004844:	ea6f 0202 	mvn.w	r2, r2
 8004848:	400a      	ands	r2, r1
 800484a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	6852      	ldr	r2, [r2, #4]
 8004854:	6991      	ldr	r1, [r2, #24]
 8004856:	78fa      	ldrb	r2, [r7, #3]
 8004858:	f002 001f 	and.w	r0, r2, #31
 800485c:	7bfa      	ldrb	r2, [r7, #15]
 800485e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004862:	f102 0203 	add.w	r2, r2, #3
 8004866:	fa00 f202 	lsl.w	r2, r0, r2
 800486a:	430a      	orrs	r2, r1
 800486c:	619a      	str	r2, [r3, #24]
 800486e:	e02c      	b.n	80048ca <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8004870:	7bfb      	ldrb	r3, [r7, #15]
 8004872:	2b0b      	cmp	r3, #11
 8004874:	d929      	bls.n	80048ca <IO004_DisableOutputDriver+0x172>
 8004876:	7bfb      	ldrb	r3, [r7, #15]
 8004878:	2b0f      	cmp	r3, #15
 800487a:	d826      	bhi.n	80048ca <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 800487c:	7bfb      	ldrb	r3, [r7, #15]
 800487e:	f1a3 030c 	sub.w	r3, r3, #12
 8004882:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6852      	ldr	r2, [r2, #4]
 800488c:	69d1      	ldr	r1, [r2, #28]
 800488e:	7bfa      	ldrb	r2, [r7, #15]
 8004890:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004894:	f102 0203 	add.w	r2, r2, #3
 8004898:	f04f 001f 	mov.w	r0, #31
 800489c:	fa00 f202 	lsl.w	r2, r0, r2
 80048a0:	ea6f 0202 	mvn.w	r2, r2
 80048a4:	400a      	ands	r2, r1
 80048a6:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6852      	ldr	r2, [r2, #4]
 80048b0:	69d1      	ldr	r1, [r2, #28]
 80048b2:	78fa      	ldrb	r2, [r7, #3]
 80048b4:	f002 001f 	and.w	r0, r2, #31
 80048b8:	7bfa      	ldrb	r2, [r7, #15]
 80048ba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80048be:	f102 0203 	add.w	r2, r2, #3
 80048c2:	fa00 f202 	lsl.w	r2, r0, r2
 80048c6:	430a      	orrs	r2, r1
 80048c8:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 80048ca:	f107 0714 	add.w	r7, r7, #20
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bc80      	pop	{r7}
 80048d2:	4770      	bx	lr

080048d4 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	460b      	mov	r3, r1
 80048de:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	785b      	ldrb	r3, [r3, #1]
 80048e4:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 80048e6:	7bfb      	ldrb	r3, [r7, #15]
 80048e8:	2b03      	cmp	r3, #3
 80048ea:	d823      	bhi.n	8004934 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6852      	ldr	r2, [r2, #4]
 80048f4:	6911      	ldr	r1, [r2, #16]
 80048f6:	7bfa      	ldrb	r2, [r7, #15]
 80048f8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80048fc:	f102 0203 	add.w	r2, r2, #3
 8004900:	f04f 001f 	mov.w	r0, #31
 8004904:	fa00 f202 	lsl.w	r2, r0, r2
 8004908:	ea6f 0202 	mvn.w	r2, r2
 800490c:	400a      	ands	r2, r1
 800490e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	6852      	ldr	r2, [r2, #4]
 8004918:	6911      	ldr	r1, [r2, #16]
 800491a:	78fa      	ldrb	r2, [r7, #3]
 800491c:	f002 001f 	and.w	r0, r2, #31
 8004920:	7bfa      	ldrb	r2, [r7, #15]
 8004922:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004926:	f102 0203 	add.w	r2, r2, #3
 800492a:	fa00 f202 	lsl.w	r2, r0, r2
 800492e:	430a      	orrs	r2, r1
 8004930:	611a      	str	r2, [r3, #16]
 8004932:	e088      	b.n	8004a46 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8004934:	7bfb      	ldrb	r3, [r7, #15]
 8004936:	2b03      	cmp	r3, #3
 8004938:	d92a      	bls.n	8004990 <IO004_EnableOutputDriver+0xbc>
 800493a:	7bfb      	ldrb	r3, [r7, #15]
 800493c:	2b07      	cmp	r3, #7
 800493e:	d827      	bhi.n	8004990 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8004940:	7bfb      	ldrb	r3, [r7, #15]
 8004942:	f1a3 0304 	sub.w	r3, r3, #4
 8004946:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	6852      	ldr	r2, [r2, #4]
 8004950:	6951      	ldr	r1, [r2, #20]
 8004952:	7bfa      	ldrb	r2, [r7, #15]
 8004954:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004958:	f102 0203 	add.w	r2, r2, #3
 800495c:	f04f 001f 	mov.w	r0, #31
 8004960:	fa00 f202 	lsl.w	r2, r0, r2
 8004964:	ea6f 0202 	mvn.w	r2, r2
 8004968:	400a      	ands	r2, r1
 800496a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6852      	ldr	r2, [r2, #4]
 8004974:	6951      	ldr	r1, [r2, #20]
 8004976:	78fa      	ldrb	r2, [r7, #3]
 8004978:	f002 001f 	and.w	r0, r2, #31
 800497c:	7bfa      	ldrb	r2, [r7, #15]
 800497e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004982:	f102 0203 	add.w	r2, r2, #3
 8004986:	fa00 f202 	lsl.w	r2, r0, r2
 800498a:	430a      	orrs	r2, r1
 800498c:	615a      	str	r2, [r3, #20]
 800498e:	e05a      	b.n	8004a46 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8004990:	7bfb      	ldrb	r3, [r7, #15]
 8004992:	2b07      	cmp	r3, #7
 8004994:	d92a      	bls.n	80049ec <IO004_EnableOutputDriver+0x118>
 8004996:	7bfb      	ldrb	r3, [r7, #15]
 8004998:	2b0b      	cmp	r3, #11
 800499a:	d827      	bhi.n	80049ec <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 800499c:	7bfb      	ldrb	r3, [r7, #15]
 800499e:	f1a3 0308 	sub.w	r3, r3, #8
 80049a2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	6852      	ldr	r2, [r2, #4]
 80049ac:	6991      	ldr	r1, [r2, #24]
 80049ae:	7bfa      	ldrb	r2, [r7, #15]
 80049b0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80049b4:	f102 0203 	add.w	r2, r2, #3
 80049b8:	f04f 001f 	mov.w	r0, #31
 80049bc:	fa00 f202 	lsl.w	r2, r0, r2
 80049c0:	ea6f 0202 	mvn.w	r2, r2
 80049c4:	400a      	ands	r2, r1
 80049c6:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	6852      	ldr	r2, [r2, #4]
 80049d0:	6991      	ldr	r1, [r2, #24]
 80049d2:	78fa      	ldrb	r2, [r7, #3]
 80049d4:	f002 001f 	and.w	r0, r2, #31
 80049d8:	7bfa      	ldrb	r2, [r7, #15]
 80049da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80049de:	f102 0203 	add.w	r2, r2, #3
 80049e2:	fa00 f202 	lsl.w	r2, r0, r2
 80049e6:	430a      	orrs	r2, r1
 80049e8:	619a      	str	r2, [r3, #24]
 80049ea:	e02c      	b.n	8004a46 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 80049ec:	7bfb      	ldrb	r3, [r7, #15]
 80049ee:	2b0b      	cmp	r3, #11
 80049f0:	d929      	bls.n	8004a46 <IO004_EnableOutputDriver+0x172>
 80049f2:	7bfb      	ldrb	r3, [r7, #15]
 80049f4:	2b0f      	cmp	r3, #15
 80049f6:	d826      	bhi.n	8004a46 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
 80049fa:	f1a3 030c 	sub.w	r3, r3, #12
 80049fe:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6852      	ldr	r2, [r2, #4]
 8004a08:	69d1      	ldr	r1, [r2, #28]
 8004a0a:	7bfa      	ldrb	r2, [r7, #15]
 8004a0c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004a10:	f102 0203 	add.w	r2, r2, #3
 8004a14:	f04f 001f 	mov.w	r0, #31
 8004a18:	fa00 f202 	lsl.w	r2, r0, r2
 8004a1c:	ea6f 0202 	mvn.w	r2, r2
 8004a20:	400a      	ands	r2, r1
 8004a22:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6852      	ldr	r2, [r2, #4]
 8004a2c:	69d1      	ldr	r1, [r2, #28]
 8004a2e:	78fa      	ldrb	r2, [r7, #3]
 8004a30:	f002 001f 	and.w	r0, r2, #31
 8004a34:	7bfa      	ldrb	r2, [r7, #15]
 8004a36:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004a3a:	f102 0203 	add.w	r2, r2, #3
 8004a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8004a42:	430a      	orrs	r2, r1
 8004a44:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8004a46:	f107 0714 	add.w	r7, r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bc80      	pop	{r7}
 8004a4e:	4770      	bx	lr

08004a50 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f003 0307 	and.w	r3, r3, #7
 8004a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a60:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004a64:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8004a6c:	68ba      	ldr	r2, [r7, #8]
 8004a6e:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a72:	4013      	ands	r3, r2
 8004a74:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8004a80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a88:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8004a8a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8004a8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a92:	68ba      	ldr	r2, [r7, #8]
 8004a94:	60da      	str	r2, [r3, #12]
}
 8004a96:	f107 0714 	add.w	r7, r7, #20
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bc80      	pop	{r7}
 8004a9e:	4770      	bx	lr

08004aa0 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8004aa4:	f04f 0001 	mov.w	r0, #1
 8004aa8:	f7ff ffd2 	bl	8004a50 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8004aac:	f000 f8fa 	bl	8004ca4 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8004ab0:	f000 fb7e 	bl	80051b0 <CLK001_Init>
	 
	//  Initialization of app 'CAN001'		     
	CAN001_Init();
 8004ab4:	f000 fd96 	bl	80055e4 <CAN001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8004ab8:	f7ff fd88 	bl	80045cc <IO004_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8004abc:	f7ff fd44 	bl	8004548 <NVIC002_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8004ac0:	f7fe fcd4 	bl	800346c <UART001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8004ac4:	f7ff f9cc 	bl	8003e60 <SYSTM001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8004ac8:	f000 f808 	bl	8004adc <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop

08004ad0 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8004ad4:	f000 fb6c 	bl	80051b0 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop

08004adc <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8004adc:	b480      	push	{r7}
 8004ade:	b087      	sub	sp, #28
 8004ae0:	af00      	add	r7, sp, #0
       /*        SCU Macro definitions     */                        
/*
 * CAN peripheral configuration:
 */                           
    //Node1 configuration:    
    WR_REG(CAN_NODE1->NPCR, CAN_NODE_NPCR_RXSEL_Msk, CAN_NODE_NPCR_RXSEL_Pos, RXD_SIGNAL2);
 8004ae2:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 8004ae6:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004aea:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 8004aee:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8004af2:	68d2      	ldr	r2, [r2, #12]
 8004af4:	f022 0207 	bic.w	r2, r2, #7
 8004af8:	f042 0202 	orr.w	r2, r2, #2
 8004afc:	60da      	str	r2, [r3, #12]
                                                                                                 
    //Message object 35 configuration:
    
    WR_REG(CAN_MO35->MOIPR, CAN_MO_MOIPR_RXINP_Msk, CAN_MO_MOIPR_RXINP_Pos, SRN1);
 8004afe:	f245 4360 	movw	r3, #21600	; 0x5460
 8004b02:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004b06:	f245 4260 	movw	r2, #21600	; 0x5460
 8004b0a:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8004b0e:	6892      	ldr	r2, [r2, #8]
 8004b10:	f022 0207 	bic.w	r2, r2, #7
 8004b14:	f042 0201 	orr.w	r2, r2, #1
 8004b18:	609a      	str	r2, [r3, #8]
    /* Macros which makes the CAN peripheral to exit from the INITIALISATION mode to NORMAL mode */
#ifdef CAN_NODE0_ENABLE
    CAN_Handle0_NODE();
#endif
#ifdef CAN_NODE1_ENABLE    
    CAN_Handle1_NODE();
 8004b1a:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 8004b1e:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004b22:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 8004b26:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8004b2a:	6812      	ldr	r2, [r2, #0]
 8004b2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	f44f 4386 	mov.w	r3, #17152	; 0x4300
 8004b36:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8004b3a:	f44f 4286 	mov.w	r2, #17152	; 0x4300
 8004b3e:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8004b42:	6812      	ldr	r2, [r2, #0]
 8004b44:	f022 0201 	bic.w	r2, r2, #1
 8004b48:	601a      	str	r2, [r3, #0]
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8004b4a:	463b      	mov	r3, r7
 8004b4c:	f04f 0200 	mov.w	r2, #0
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	f103 0304 	add.w	r3, r3, #4
 8004b56:	f04f 0200 	mov.w	r2, #0
 8004b5a:	601a      	str	r2, [r3, #0]
 8004b5c:	f103 0304 	add.w	r3, r3, #4
 8004b60:	f04f 0200 	mov.w	r2, #0
 8004b64:	601a      	str	r2, [r3, #0]
 8004b66:	f103 0304 	add.w	r3, r3, #4
 8004b6a:	f04f 0200 	mov.w	r2, #0
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	f103 0304 	add.w	r3, r3, #4
 8004b74:	f04f 0200 	mov.w	r2, #0
 8004b78:	601a      	str	r2, [r3, #0]
 8004b7a:	f103 0304 	add.w	r3, r3, #4
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	601a      	str	r2, [r3, #0]
 8004b84:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	f04f 0300 	mov.w	r3, #0
 8004b8e:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8004b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b94:	f003 030f 	and.w	r3, r3, #15
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 8004b9c:	f04f 0300 	mov.w	r3, #0
 8004ba0:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8004ba4:	f04f 0200 	mov.w	r2, #0
 8004ba8:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8004bac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004bae:	f022 020f 	bic.w	r2, r2, #15
 8004bb2:	641a      	str	r2, [r3, #64]	; 0x40
                        
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,3); 
 8004bb4:	f04f 0300 	mov.w	r3, #0
 8004bb8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8004bbc:	f04f 0200 	mov.w	r2, #0
 8004bc0:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8004bc4:	69d2      	ldr	r2, [r2, #28]
 8004bc6:	f022 0207 	bic.w	r2, r2, #7
 8004bca:	f042 0203 	orr.w	r2, r2, #3
 8004bce:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
          
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x06000000);		/*    DPTR = 0,  SIZE = 6 */ 
 8004bd0:	f04f 0300 	mov.w	r3, #0
 8004bd4:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8004bd8:	f04f 0200 	mov.w	r2, #0
 8004bdc:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8004be0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8004be4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8004be8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8004bec:	f042 62c0 	orr.w	r2, r2, #100663296	; 0x6000000
 8004bf0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 8004bf4:	f04f 0300 	mov.w	r3, #0
 8004bf8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	f002 010f 	and.w	r1, r2, #15
 8004c02:	f04f 0200 	mov.w	r2, #0
 8004c06:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8004c0a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004c0c:	f022 020f 	bic.w	r2, r2, #15
 8004c10:	430a      	orrs	r2, r1
 8004c12:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 8004c14:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8004c18:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004c1c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8004c20:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004c24:	6912      	ldr	r2, [r2, #16]
 8004c26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004c2a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 8004c2c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8004c30:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004c34:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8004c38:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004c3c:	6912      	ldr	r2, [r2, #16]
 8004c3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c42:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR8, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.9 : PORT1_IOCR8_PC9_PCR and PORT1_IOCR8_PC9_OE */					   
 8004c44:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8004c48:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004c4c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8004c50:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004c54:	6992      	ldr	r2, [r2, #24]
 8004c56:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8004c5a:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8004c5e:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT1->IOCR12, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x12U);                /*P1.12 : PORT1_IOCR12_PC12_PCR and PORT1_IOCR12_PC12_OE */					   
 8004c60:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8004c64:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004c68:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8004c6c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004c70:	69d2      	ldr	r2, [r2, #28]
 8004c72:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8004c76:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 8004c7a:	61da      	str	r2, [r3, #28]
					                         
  WR_REG(PORT5->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x11U);                /*P5.1 : PORT5_IOCR0_PC1_PCR and PORT5_IOCR0_PC1_OE */					   
 8004c7c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8004c80:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8004c84:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8004c88:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8004c8c:	6912      	ldr	r2, [r2, #16]
 8004c8e:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8004c92:	f442 4208 	orr.w	r2, r2, #34816	; 0x8800
 8004c96:	611a      	str	r2, [r3, #16]
					      
}
 8004c98:	f107 071c 	add.w	r7, r7, #28
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop

08004ca4 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop

08004cb0 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b085      	sub	sp, #20
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	60fb      	str	r3, [r7, #12]
 8004cbe:	e007      	b.n	8004cd0 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004cc0:	bf00      	nop
 8004cc2:	bf00      	nop
 8004cc4:	bf00      	nop
 8004cc6:	bf00      	nop
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f103 0301 	add.w	r3, r3, #1
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d3f3      	bcc.n	8004cc0 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8004cd8:	f107 0714 	add.w	r7, r7, #20
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bc80      	pop	{r7}
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop

08004ce4 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8004cea:	f04f 0301 	mov.w	r3, #1
 8004cee:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8004cf0:	f244 7310 	movw	r3, #18192	; 0x4710
 8004cf4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004cf8:	685a      	ldr	r2, [r3, #4]
 8004cfa:	f04f 0302 	mov.w	r3, #2
 8004cfe:	f2c0 0301 	movt	r3, #1
 8004d02:	4013      	ands	r3, r2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d002      	beq.n	8004d0e <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8004d08:	f04f 0300 	mov.w	r3, #0
 8004d0c:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8004d0e:	687b      	ldr	r3, [r7, #4]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	f107 070c 	add.w	r7, r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bc80      	pop	{r7}
 8004d1a:	4770      	bx	lr

08004d1c <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8004d20:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8004d24:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10b      	bne.n	8004d4a <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8004d32:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8004d36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d3a:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8004d3e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004d42:	6852      	ldr	r2, [r2, #4]
 8004d44:	f042 0201 	orr.w	r2, r2, #1
 8004d48:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8004d4a:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004d4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d00b      	beq.n	8004d74 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8004d5c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8004d60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d64:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8004d68:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004d6c:	6892      	ldr	r2, [r2, #8]
 8004d6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d72:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8004d74:	f244 7310 	movw	r3, #18192	; 0x4710
 8004d78:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d7c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004d80:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004d84:	6852      	ldr	r2, [r2, #4]
 8004d86:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8004d8a:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8004d8c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8004d90:	f7ff ff8e 	bl	8004cb0 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8004d94:	f244 7310 	movw	r3, #18192	; 0x4710
 8004d98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004d9c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004da0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004da4:	6852      	ldr	r2, [r2, #4]
 8004da6:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004daa:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop

08004db0 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8004db6:	f04f 0301 	mov.w	r3, #1
 8004dba:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8004dbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8004dc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004dc4:	f244 7210 	movw	r2, #18192	; 0x4710
 8004dc8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004dcc:	6852      	ldr	r2, [r2, #4]
 8004dce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004dd2:	f022 0202 	bic.w	r2, r2, #2
 8004dd6:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8004dd8:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004ddc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d054      	beq.n	8004e94 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8004dea:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004dee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004df2:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004df6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004dfa:	6852      	ldr	r2, [r2, #4]
 8004dfc:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8004e00:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8004e02:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8004e06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e0a:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8004e0e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004e12:	6852      	ldr	r2, [r2, #4]
 8004e14:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004e18:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8004e1a:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e1e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e22:	f244 7210 	movw	r2, #18192	; 0x4710
 8004e26:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004e2a:	68d2      	ldr	r2, [r2, #12]
 8004e2c:	f022 0201 	bic.w	r2, r2, #1
 8004e30:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8004e32:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e3a:	f244 7210 	movw	r2, #18192	; 0x4710
 8004e3e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004e42:	6852      	ldr	r2, [r2, #4]
 8004e44:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004e48:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8004e4a:	f244 6350 	movw	r3, #18000	; 0x4650
 8004e4e:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8004e50:	f04f 000a 	mov.w	r0, #10
 8004e54:	f7ff ff2c 	bl	8004cb0 <CLK001_Delay>
        timeout_count--;
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e5e:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8004e60:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8004e6e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004e72:	d002      	beq.n	8004e7a <CLK001_SetMainPLLClkSrc+0xca>
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1ea      	bne.n	8004e50 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8004e7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8004e7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8004e88:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004e8c:	d002      	beq.n	8004e94 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8004e8e:	f04f 0300 	mov.w	r3, #0
 8004e92:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8004e94:	687b      	ldr	r3, [r7, #4]
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	f107 0708 	add.w	r7, r7, #8
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8004ea6:	f04f 0301 	mov.w	r3, #1
 8004eaa:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8004eac:	f244 7310 	movw	r3, #18192	; 0x4710
 8004eb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0304 	and.w	r3, r3, #4
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f040 8097 	bne.w	8004fee <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8004ec0:	f640 0330 	movw	r3, #2096	; 0x830
 8004ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ec8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004ecc:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8004ed0:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8004ed2:	f640 0330 	movw	r3, #2096	; 0x830
 8004ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	f649 7381 	movw	r3, #40833	; 0x9f81
 8004ee0:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8004ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ee8:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8004eec:	f103 32ff 	add.w	r2, r3, #4294967295
 8004ef0:	f640 0334 	movw	r3, #2100	; 0x834
 8004ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ef8:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8004efa:	f244 7310 	movw	r3, #18192	; 0x4710
 8004efe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f02:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f06:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f0a:	6852      	ldr	r2, [r2, #4]
 8004f0c:	f042 0201 	orr.w	r2, r2, #1
 8004f10:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8004f12:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f16:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f1a:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f1e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f22:	6852      	ldr	r2, [r2, #4]
 8004f24:	f042 0210 	orr.w	r2, r2, #16
 8004f28:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8004f2a:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8004f32:	f640 0234 	movw	r2, #2100	; 0x834
 8004f36:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004f3a:	6812      	ldr	r2, [r2, #0]
 8004f3c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8004f40:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8004f44:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004f46:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f4a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f4e:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f52:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f56:	6852      	ldr	r2, [r2, #4]
 8004f58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f5c:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8004f5e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f62:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f66:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f6a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f6e:	6852      	ldr	r2, [r2, #4]
 8004f70:	f022 0210 	bic.w	r2, r2, #16
 8004f74:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8004f76:	f244 7310 	movw	r3, #18192	; 0x4710
 8004f7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004f7e:	f244 7210 	movw	r2, #18192	; 0x4710
 8004f82:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004f86:	6852      	ldr	r2, [r2, #4]
 8004f88:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004f8c:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8004f8e:	f244 6350 	movw	r3, #18000	; 0x4650
 8004f92:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8004f94:	f04f 000a 	mov.w	r0, #10
 8004f98:	f7ff fe8a 	bl	8004cb0 <CLK001_Delay>
        timeout_count--;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004fa2:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8004fa4:	f244 7310 	movw	r3, #18192	; 0x4710
 8004fa8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d102      	bne.n	8004fbc <CLK001_ConfigMainPLL+0x11c>
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1eb      	bne.n	8004f94 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8004fbc:	f244 7310 	movw	r3, #18192	; 0x4710
 8004fc0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0304 	and.w	r3, r3, #4
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00c      	beq.n	8004fe8 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8004fce:	f244 7310 	movw	r3, #18192	; 0x4710
 8004fd2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004fd6:	f244 7210 	movw	r2, #18192	; 0x4710
 8004fda:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004fde:	6852      	ldr	r2, [r2, #4]
 8004fe0:	f022 0201 	bic.w	r2, r2, #1
 8004fe4:	605a      	str	r2, [r3, #4]
 8004fe6:	e002      	b.n	8004fee <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8004fe8:	f04f 0300 	mov.w	r3, #0
 8004fec:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8004fee:	687b      	ldr	r3, [r7, #4]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f107 0708 	add.w	r7, r7, #8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop

08004ffc <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8005002:	f04f 0301 	mov.w	r3, #1
 8005006:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8005008:	f244 7310 	movw	r3, #18192	; 0x4710
 800500c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005010:	f244 7210 	movw	r2, #18192	; 0x4710
 8005014:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005018:	6852      	ldr	r2, [r2, #4]
 800501a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800501e:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8005020:	f640 0330 	movw	r3, #2096	; 0x830
 8005024:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005028:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800502c:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8005030:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 8005032:	f04f 0064 	mov.w	r0, #100	; 0x64
 8005036:	f7ff fe3b 	bl	8004cb0 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 800503a:	f640 0330 	movw	r3, #2096	; 0x830
 800503e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8005048:	f245 43c7 	movw	r3, #21703	; 0x54c7
 800504c:	f2c0 131e 	movt	r3, #286	; 0x11e
 8005050:	fba3 1302 	umull	r1, r3, r3, r2
 8005054:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8005058:	f103 32ff 	add.w	r2, r3, #4294967295
 800505c:	f640 0334 	movw	r3, #2100	; 0x834
 8005060:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005064:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8005066:	f244 7310 	movw	r3, #18192	; 0x4710
 800506a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 800506e:	f640 0234 	movw	r2, #2100	; 0x834
 8005072:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005076:	6812      	ldr	r2, [r2, #0]
 8005078:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800507c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8005080:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8005082:	f04f 0064 	mov.w	r0, #100	; 0x64
 8005086:	f7ff fe13 	bl	8004cb0 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 800508a:	f640 0330 	movw	r3, #2096	; 0x830
 800508e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8005098:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800509c:	f2c0 03be 	movt	r3, #190	; 0xbe
 80050a0:	fba3 1302 	umull	r1, r3, r3, r2
 80050a4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80050a8:	f103 32ff 	add.w	r2, r3, #4294967295
 80050ac:	f640 0334 	movw	r3, #2100	; 0x834
 80050b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050b4:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80050b6:	f244 7310 	movw	r3, #18192	; 0x4710
 80050ba:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 80050be:	f640 0234 	movw	r2, #2100	; 0x834
 80050c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80050c6:	6812      	ldr	r2, [r2, #0]
 80050c8:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80050cc:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80050d0:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 80050d2:	f04f 0096 	mov.w	r0, #150	; 0x96
 80050d6:	f7ff fdeb 	bl	8004cb0 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80050da:	f244 7310 	movw	r3, #18192	; 0x4710
 80050de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050e2:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 80050e6:	f2c0 0203 	movt	r2, #3
 80050ea:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80050ec:	f244 7310 	movw	r3, #18192	; 0x4710
 80050f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80050fa:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d11e      	bne.n	8005140 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8005102:	f244 7310 	movw	r3, #18192	; 0x4710
 8005106:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8005110:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8005114:	2b27      	cmp	r3, #39	; 0x27
 8005116:	d113      	bne.n	8005140 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8005118:	f244 7310 	movw	r3, #18192	; 0x4710
 800511c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10a      	bne.n	8005140 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 800512a:	f244 7310 	movw	r3, #18192	; 0x4710
 800512e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005138:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 800513c:	2b03      	cmp	r3, #3
 800513e:	d002      	beq.n	8005146 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 8005140:	f04f 0300 	mov.w	r3, #0
 8005144:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8005146:	f244 1360 	movw	r3, #16736	; 0x4160
 800514a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800514e:	f04f 0205 	mov.w	r2, #5
 8005152:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8005154:	687b      	ldr	r3, [r7, #4]
}
 8005156:	4618      	mov	r0, r3
 8005158:	f107 0708 	add.w	r7, r7, #8
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8005166:	f04f 0301 	mov.w	r3, #1
 800516a:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 800516c:	f7ff fdd6 	bl	8004d1c <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8005170:	f04f 0064 	mov.w	r0, #100	; 0x64
 8005174:	f7ff fd9c 	bl	8004cb0 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8005178:	f7ff fe1a 	bl	8004db0 <CLK001_SetMainPLLClkSrc>
 800517c:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 800517e:	f7ff fe8f 	bl	8004ea0 <CLK001_ConfigMainPLL>
 8005182:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8005184:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8005188:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800518c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8005190:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8005194:	68d2      	ldr	r2, [r2, #12]
 8005196:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800519a:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 800519c:	f7ff ff2e 	bl	8004ffc <CLK001_FreqStepupMainPLL>
 80051a0:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 80051a2:	687b      	ldr	r3, [r7, #4]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	f107 0708 	add.w	r7, r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop

080051b0 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 80051b6:	f04f 0300 	mov.w	r3, #0
 80051ba:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 80051bc:	f7ff fd92 	bl	8004ce4 <CLK001_SysClk_Valid>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d105      	bne.n	80051d2 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 80051c6:	f7ff ffcb 	bl	8005160 <CLK001_SysClk_Init>
 80051ca:	4603      	mov	r3, r0
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 80051d2:	f7fd f94d 	bl	8002470 <SystemCoreClockUpdate>
}
 80051d6:	f107 0708 	add.w	r7, r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop

080051e0 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 80051e4:	f04f 0300 	mov.w	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bc80      	pop	{r7}
 80051ee:	4770      	bx	lr

080051f0 <CANGLOBAL_Init>:
*******************************************************************************/

/*  Function to Initialize CAN Clock registers
 */
void CANGLOBAL_Init(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
  static uint8_t isInitialized = 0U;
  if(isInitialized == 0U)
 80051f4:	f640 0338 	movw	r3, #2104	; 0x838
 80051f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d142      	bne.n	8005288 <CANGLOBAL_Init+0x98>
  {
    /* Reset MultiCAN module */	
    RESET001_DeassertReset(PER1_MCAN0);
 8005202:	f04f 0010 	mov.w	r0, #16
 8005206:	f2c1 0000 	movt	r0, #4096	; 0x1000
 800520a:	f7ff f865 	bl	80042d8 <RESET001_DeassertReset>
    /* Enable CAN Module */
    CAN->CLC &= (uint32_t)~CAN_CLC_DISR_Msk;
 800520e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005212:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8005216:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800521a:	f6c4 0201 	movt	r2, #18433	; 0x4801
 800521e:	6812      	ldr	r2, [r2, #0]
 8005220:	f022 0201 	bic.w	r2, r2, #1
 8005224:	601a      	str	r2, [r3, #0]
    /* Select the Divider Mode */
    while((CAN->CLC & CAN_CLC_DISS_Msk))
 8005226:	bf00      	nop
 8005228:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800522c:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1f6      	bne.n	8005228 <CANGLOBAL_Init+0x38>
    {}
    CAN->FDR |= 1U <<CAN_FDR_DM_Pos;
 800523a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800523e:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8005242:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005246:	f6c4 0201 	movt	r2, #18433	; 0x4801
 800524a:	68d2      	ldr	r2, [r2, #12]
 800524c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005250:	60da      	str	r2, [r3, #12]
    /* Configure step value */
    CAN->FDR |= 1023U << CAN_FDR_STEP_Pos;
 8005252:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005256:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800525a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800525e:	f6c4 0201 	movt	r2, #18433	; 0x4801
 8005262:	68d2      	ldr	r2, [r2, #12]
 8005264:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 8005268:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 800526c:	60da      	str	r2, [r3, #12]
    isInitialized++;
 800526e:	f640 0338 	movw	r3, #2104	; 0x838
 8005272:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	f103 0301 	add.w	r3, r3, #1
 800527c:	b2da      	uxtb	r2, r3
 800527e:	f640 0338 	movw	r3, #2104	; 0x838
 8005282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005286:	701a      	strb	r2, [r3, #0]
  } 
}
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop

0800528c <CAN001_lAllocateMOtoNodeList>:
*******************************************************************************/


/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	4602      	mov	r2, r0
 8005294:	460b      	mov	r3, r1
 8005296:	71fa      	strb	r2, [r7, #7]
 8005298:	71bb      	strb	r3, [r7, #6]
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 800529a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800529e:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80052a2:	79fa      	ldrb	r2, [r7, #7]
 80052a4:	f102 0201 	add.w	r2, r2, #1
 80052a8:	ea4f 6102 	mov.w	r1, r2, lsl #24
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 80052ac:	79ba      	ldrb	r2, [r7, #6]
 80052ae:	ea4f 4202 	mov.w	r2, r2, lsl #16
/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 80052b2:	430a      	orrs	r2, r1
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 80052b4:	f042 0202 	orr.w	r2, r2, #2
/* Function to allocate message object from free list to node list */
static void CAN001_lAllocateMOtoNodeList(uint8_t List, uint8_t MsgObjnr)
{
  /* <<<DD_CAN001_nonAPI_1>>> */
  /* Panel Command for dynamic allocation of MO to node list */
  CAN->PANCTR = ((((uint32_t)List + 1U) << CAN_PANCTR_PANAR2_Pos)| \
 80052b8:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
		                   ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
                           (CAN001_PANCMD_STATIC_MO_ALLOC));
  /* wait until panel as done the command */
  while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 80052bc:	bf00      	nop
 80052be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80052c2:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80052c6:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 80052ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1f5      	bne.n	80052be <CAN001_lAllocateMOtoNodeList+0x32>
  {}
}
 80052d2:	f107 070c 	add.w	r7, r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bc80      	pop	{r7}
 80052da:	4770      	bx	lr

080052dc <CAN001_lDeallocateMsgObj>:


/* Function to deallocate MO from Node list to free list */ 
static void CAN001_lDeallocateMsgObj(uint32_t MsgObjnr)
{ 
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
	uint32_t FirstMoInList0 = 0U;
 80052e4:	f04f 0300 	mov.w	r3, #0
 80052e8:	60fb      	str	r3, [r7, #12]
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
 80052ea:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80052ee:	f6c4 0301 	movt	r3, #18433	; 0x4801
 80052f2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	60fb      	str	r3, [r7, #12]
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 80052fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80052fe:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	ea4f 6102 	mov.w	r1, r2, lsl #24
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	ea4f 4202 	mov.w	r2, r2, lsl #16
{ 
	uint32_t FirstMoInList0 = 0U;
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 800530e:	430a      	orrs	r2, r1
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
 8005310:	f042 0204 	orr.w	r2, r2, #4
{ 
	uint32_t FirstMoInList0 = 0U;
  /* <<<DD_CAN001_nonAPI_2>>> */
  FirstMoInList0 = (CAN->LIST[0] & CAN001_LIST_BEGIN_BITMASK);
  /* Panel Command for deallocation of MO from Node List */
  CAN->PANCTR = ((FirstMoInList0 << CAN_PANCTR_PANAR2_Pos)| \
 8005314:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
                           ((uint32_t)MsgObjnr << CAN_PANCTR_PANAR1_Pos) | \
                           (CAN001_PANCMD_DYN_MO_DEALLOC));
    /* wait until panel as done the command */
   while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8005318:	bf00      	nop
 800531a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800531e:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8005322:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8005326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1f5      	bne.n	800531a <CAN001_lDeallocateMsgObj+0x3e>
    {}
}
 800532e:	f107 0714 	add.w	r7, r7, #20
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr

08005338 <CAN001_lConfigMORegs>:

/* Function to configure message object registers */
static void CAN001_lConfigMORegs(const CAN001_MessageHandleType* MsgObjptr, uint8_t MsgObjnr)
{ 
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	460b      	mov	r3, r1
 8005342:	70fb      	strb	r3, [r7, #3]
    CAN_MO_TypeDef* CAN_MOxRegs = GET_MO_OFFSET(MsgObjnr);
 8005344:	78fb      	ldrb	r3, [r7, #3]
 8005346:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 800534a:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 800534e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8005352:	60bb      	str	r3, [r7, #8]
	  uint32_t Count = 0U;
 8005354:	f04f 0300 	mov.w	r3, #0
 8005358:	60fb      	str	r3, [r7, #12]
	  /* <<<DD_CAN001_nonAPI_3>>> */  
    /* Disable Message object */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	f04f 0220 	mov.w	r2, #32
 8005360:	61da      	str	r2, [r3, #28]
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	7a1b      	ldrb	r3, [r3, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d125      	bne.n	80053b6 <CAN001_lConfigMORegs+0x7e>
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	ea4f 4283 	mov.w	r2, r3, lsl #18
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
 8005372:	f04f 0300 	mov.w	r3, #0
 8005376:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 800537a:	4013      	ands	r3, r2
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
 800537c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
    /* Disable Message object */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    if ((CAN_FrameType)MsgObjptr->IDExten == STANDARDTYPE)
    {
      /* Configure standard identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	619a      	str	r2, [r3, #24]
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	7a5b      	ldrb	r3, [r3, #9]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d10d      	bne.n	80053a8 <CAN001_lConfigMORegs+0x70>
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		             (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
                            ((uint32_t)(MsgObjptr->IDMask << CAN_MO_MOAR_STDID_Pos) \
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	ea4f 4283 	mov.w	r2, r3, lsl #18
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
 8005394:	f04f 0300 	mov.w	r3, #0
 8005398:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 800539c:	4013      	ands	r3, r2
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		             (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 800539e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
                           (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(MsgObjptr->Identifier << CAN_MO_MOAR_STDID_Pos) \
                           & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      if(MsgObjptr->IDEMask == 1U)
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)1UL << CAN_MO_MOAMR_MIDE_Pos) & \
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	60da      	str	r2, [r3, #12]
 80053a6:	e01b      	b.n	80053e0 <CAN001_lConfigMORegs+0xa8>
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		           (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
                            ((uint32_t)CAN_MO_MOAMR_AM_Msk & (uint32_t)MsgObjptr->IDMask));
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
        		           (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 80053ac:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
                            ((uint32_t)(MsgObjptr->IDMask << CAN_MO_MOAR_STDID_Pos) \
                            & (uint32_t)CAN_MO_MOAR_STDID_Msk));
      }
      else
      {
        CAN_MOxRegs->MOAMR = ((((uint32_t)0UL << CAN_MO_MOAMR_MIDE_Pos) & \
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	60da      	str	r2, [r3, #12]
 80053b4:	e014      	b.n	80053e0 <CAN001_lConfigMORegs+0xa8>
    else
    {
        /* Configure Extended identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80053be:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
      }                      
    } /* if (MsgObjptr->IDExten == STANDARDTYPE) */
    else
    {
        /* Configure Extended identifier and identifier mask*/
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	619a      	str	r2, [r3, #24]
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	7a5b      	ldrb	r3, [r3, #9]
 80053ca:	ea4f 7343 	mov.w	r3, r3, lsl #29
 80053ce:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
    		  (uint32_t)(CAN_MO_MOAMR_AM_Msk & MsgObjptr->IDMask));
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
 80053da:	431a      	orrs	r2, r3
      CAN_MOxRegs->MOAR = ((((uint32_t)2UL << CAN_MO_MOAR_PRI_Pos) & \
    		                (uint32_t)CAN_MO_MOAR_PRI_Msk) | \
                           ((uint32_t)(CAN_MO_MOAR_ID_Msk & MsgObjptr->Identifier)) | \
                            (((uint32_t)1UL << CAN_MO_MOAR_IDE_Pos ) & \
                            		(uint32_t)CAN_MO_MOAR_IDE_Msk));
      CAN_MOxRegs->MOAMR = (((uint32_t)((uint32_t)MsgObjptr->IDEMask << CAN_MO_MOAMR_MIDE_Pos) & \
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	60da      	str	r2, [r3, #12]
    		  (uint32_t)CAN_MO_MOAMR_MIDE_Msk) | \
    		  (uint32_t)(CAN_MO_MOAMR_AM_Msk & MsgObjptr->IDMask));
    }
      /* Check whether message object is transmit message object */
      /*<<<DD_CAN001_API_3_2>>>*/
    if (MsgObjptr->MsgObjType == TRANSMSGOBJ)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	7d1b      	ldrb	r3, [r3, #20]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d177      	bne.n	80054d8 <CAN001_lConfigMORegs+0x1a0>
  
    {
      /* Configure data length */
      WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	7a9b      	ldrb	r3, [r3, #10]
 80053ec:	ea4f 6303 	mov.w	r3, r3, lsl #24
 80053f0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80053fc:	431a      	orrs	r2, r3
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	601a      	str	r2, [r3, #0]
                            CAN_MO_MOFCR_DLC_Pos, (uint32_t)MsgObjptr->DataLength);
      /* Configure Data registers*/
      for(Count = 0U; Count < MsgObjptr->DataLength; Count++) 
 8005402:	f04f 0300 	mov.w	r3, #0
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	e059      	b.n	80054be <CAN001_lConfigMORegs+0x186>
      {
        if(Count < 4U)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2b03      	cmp	r3, #3
 800540e:	d823      	bhi.n	8005458 <CAN001_lConfigMORegs+0x120>
        {
          WR_REG(CAN_MOxRegs->MODATAL, (uint32_t)((uint32_t)CAN_MO_MODATAL_DB0_Msk << (Count*8U)), \
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	18d3      	adds	r3, r2, r3
 8005416:	f103 0308 	add.w	r3, r3, #8
 800541a:	78db      	ldrb	r3, [r3, #3]
 800541c:	461a      	mov	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005424:	fa02 f203 	lsl.w	r2, r2, r3
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800542e:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8005432:	fa01 f303 	lsl.w	r3, r1, r3
 8005436:	401a      	ands	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	6919      	ldr	r1, [r3, #16]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005442:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8005446:	fa00 f303 	lsl.w	r3, r0, r3
 800544a:	ea6f 0303 	mvn.w	r3, r3
 800544e:	400b      	ands	r3, r1
 8005450:	431a      	orrs	r2, r3
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	611a      	str	r2, [r3, #16]
 8005456:	e02e      	b.n	80054b6 <CAN001_lConfigMORegs+0x17e>
                                        (Count*8U),(uint32_t)MsgObjptr->data[Count]);
        }
        else
        {
          WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	18d3      	adds	r3, r2, r3
 800545e:	f103 0308 	add.w	r3, r3, #8
 8005462:	78db      	ldrb	r3, [r3, #3]
 8005464:	461a      	mov	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800546c:	f1a3 0304 	sub.w	r3, r3, #4
 8005470:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005474:	fa02 f203 	lsl.w	r2, r2, r3
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800547e:	f1a3 0304 	sub.w	r3, r3, #4
 8005482:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005486:	f04f 01ff 	mov.w	r1, #255	; 0xff
 800548a:	fa01 f303 	lsl.w	r3, r1, r3
 800548e:	401a      	ands	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	6959      	ldr	r1, [r3, #20]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800549a:	f1a3 0304 	sub.w	r3, r3, #4
 800549e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80054a2:	f04f 00ff 	mov.w	r0, #255	; 0xff
 80054a6:	fa00 f303 	lsl.w	r3, r0, r3
 80054aa:	ea6f 0303 	mvn.w	r3, r3
 80054ae:	400b      	ands	r3, r1
 80054b0:	431a      	orrs	r2, r3
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	615a      	str	r2, [r3, #20]
    {
      /* Configure data length */
      WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
                            CAN_MO_MOFCR_DLC_Pos, (uint32_t)MsgObjptr->DataLength);
      /* Configure Data registers*/
      for(Count = 0U; Count < MsgObjptr->DataLength; Count++) 
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f103 0301 	add.w	r3, r3, #1
 80054bc:	60fb      	str	r3, [r7, #12]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	7a9b      	ldrb	r3, [r3, #10]
 80054c2:	461a      	mov	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d89f      	bhi.n	800540a <CAN001_lConfigMORegs+0xd2>
          WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
                                    ((Count-4U)*8U), (uint32_t)MsgObjptr->data[Count]);
        } /* if(Count < 4) */
      }  /* for(Count = 0; Count < MsgObjptr->DataLength; Count++) */
      /* Set MO as Transmit message object and set NEWDAT bit */
      CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETDIR_Msk | \
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	f04f 0300 	mov.w	r3, #0
 80054d0:	f6c0 0308 	movt	r3, #2056	; 0x808
 80054d4:	61d3      	str	r3, [r2, #28]
 80054d6:	e003      	b.n	80054e0 <CAN001_lConfigMORegs+0x1a8>
    }/*if (MsgType == TRANSMSGOBJ)*/
    /*<<<DD_CAN001_API_3_3>>>*/
    else
    { 
      /* Set MO as Receive message object and set RXEN bit */
      CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80054de:	61da      	str	r2, [r3, #28]
    } /*if(MsgType == RECMSGOBJ)*/
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
  CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | \
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f04f 62d4 	mov.w	r2, #111149056	; 0x6a00000
 80054e6:	61da      	str	r2, [r3, #28]
                        CAN_MO_MOCTR_SETTXEN1_Msk | \
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_SETMSGVAL_Msk );
}
 80054e8:	f107 0714 	add.w	r7, r7, #20
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bc80      	pop	{r7}
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop

080054f4 <CAN001_lNodeInit>:

/* This function will initialize node with the given handle */                 
static void CAN001_lNodeInit(const CAN001_HandleType* Handle)
 {
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  uint32_t Count  = 0U;
 80054fc:	f04f 0300 	mov.w	r3, #0
 8005500:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo;
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
 8005502:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8005506:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800550a:	613b      	str	r3, [r7, #16]
  /* <<<DD_CAN001_nonAPI_4>>> */
  /* Map to node register offset as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	60fb      	str	r3, [r7, #12]
 
  /* wait until panel has finished initialization */
  while ( (CAN->PANCTR & CAN_PANCTR_BUSY_Msk))
 8005512:	bf00      	nop
 8005514:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005518:	f6c4 0301 	movt	r3, #18433	; 0x4801
 800551c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8005520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1f5      	bne.n	8005514 <CAN001_lNodeInit+0x20>
	{}
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f043 0241 	orr.w	r2, r3, #65	; 0x41
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	601a      	str	r2, [r3, #0]
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	791b      	ldrb	r3, [r3, #4]
 8005538:	ea4f 32c3 	mov.w	r2, r3, lsl #15
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	78db      	ldrb	r3, [r3, #3]
 8005540:	ea4f 3303 	mov.w	r3, r3, lsl #12
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
 8005544:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	789b      	ldrb	r3, [r3, #2]
 800554a:	ea4f 2303 	mov.w	r3, r3, lsl #8
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
 800554e:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	785b      	ldrb	r3, [r3, #1]
 8005554:	ea4f 1383 	mov.w	r3, r3, lsl #6
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
                                          CAN_NODE_NBTR_DIV8_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
 8005558:	431a      	orrs	r2, r3
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
                         (uint32_t)Handle->BaudRate.BaudRatePresc;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	781b      	ldrb	r3, [r3, #0]
                         ((uint32_t)Handle->BaudRate.TimeSEG2 << \
                                          CAN_NODE_NBTR_TSEG2_Pos) | \
                         ((uint32_t)Handle->BaudRate.TimeSEG1 << \
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
 800555e:	431a      	orrs	r2, r3
	{}
  /* set CCE and INIT bit NCR for node configuration */
   /* Enable Alert and last error code interrupt */
  CAN_NodexRegs->NCR |= ((uint32_t)CAN_NODE_NCR_INIT_Msk | (uint32_t)CAN_NODE_NCR_CCE_Msk);
  /* Configure bit timing register */
  CAN_NodexRegs->NBTR = ((uint32_t)Handle->BaudRate.DIV8 << \
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	611a      	str	r2, [r3, #16]
                                          CAN_NODE_NBTR_TSEG1_Pos) | \
                         ((uint32_t)Handle->BaudRate.SyncJumpWidth << \
                                            CAN_NODE_NBTR_SJW_Pos) | \
                         (uint32_t)Handle->BaudRate.BaudRatePresc;
  /* Check whether loop back mode is to be enabled */
  if ( Handle->LoopBackModeEn == CAN001_ENABLE)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	7b5b      	ldrb	r3, [r3, #13]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d105      	bne.n	8005578 <CAN001_lNodeInit+0x84>
  {
    SET_BIT(CAN_NodexRegs->NPCR, CAN_NODE_NPCR_LBM_Pos);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	60da      	str	r2, [r3, #12]
  }
  /* Allocate required number of message object to node list 
    * and configure message object */
  for(Count = 0U; Count < Handle->NodeMONo; Count++)
 8005578:	f04f 0300 	mov.w	r3, #0
 800557c:	617b      	str	r3, [r7, #20]
 800557e:	e027      	b.n	80055d0 <CAN001_lNodeInit+0xdc>
  {
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	7b1a      	ldrb	r2, [r3, #12]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	7b99      	ldrb	r1, [r3, #14]
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	b2db      	uxtb	r3, r3
 800558c:	18cb      	adds	r3, r1, r3
 800558e:	b2db      	uxtb	r3, r3
 8005590:	4610      	mov	r0, r2
 8005592:	4619      	mov	r1, r3
 8005594:	f7ff fe7a 	bl	800528c <CAN001_lAllocateMOtoNodeList>
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	7b9a      	ldrb	r2, [r3, #14]
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	18d3      	adds	r3, r2, r3
 80055a2:	72fb      	strb	r3, [r7, #11]
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
 80055a4:	7afb      	ldrb	r3, [r7, #11]
 80055a6:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80055aa:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80055ae:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80055b2:	613b      	str	r3, [r7, #16]
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	7b1b      	ldrb	r3, [r3, #12]
 80055b8:	ea4f 3243 	mov.w	r2, r3, lsl #13
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
                          (Count << CAN_MO_MOIPR_MPN_Pos));
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	ea4f 2303 	mov.w	r3, r3, lsl #8
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
 80055c2:	431a      	orrs	r2, r3
  {
    CAN001_lAllocateMOtoNodeList(Handle->NodeID, (uint8_t)(Handle->FirstMOMapping + Count));
    MsgNo = (uint8_t)(Handle->FirstMOMapping + Count);
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
	 /* Configure MPN */
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	609a      	str	r2, [r3, #8]
  {
    SET_BIT(CAN_NodexRegs->NPCR, CAN_NODE_NPCR_LBM_Pos);
  }
  /* Allocate required number of message object to node list 
    * and configure message object */
  for(Count = 0U; Count < Handle->NodeMONo; Count++)
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f103 0301 	add.w	r3, r3, #1
 80055ce:	617b      	str	r3, [r7, #20]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	7bdb      	ldrb	r3, [r3, #15]
 80055d4:	461a      	mov	r2, r3
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d8d1      	bhi.n	8005580 <CAN001_lNodeInit+0x8c>
    CAN_MOxRegs->MOIPR = (((uint32_t)Handle->NodeID << \
                          (CAN_MO_MOIPR_MPN_Pos + 5)) | \
                          (Count << CAN_MO_MOIPR_MPN_Pos));
  }

}
 80055dc:	f107 0718 	add.w	r7, r7, #24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}

080055e4 <CAN001_Init>:
 */


/* This function will initialize node with the given handle */                 
void CAN001_Init(void)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
   /* Calling CANGLOBAL App Initialization */
   CANGLOBAL_Init();
 80055e8:	f7ff fe02 	bl	80051f0 <CANGLOBAL_Init>

   /* Node1 initialization */
   CAN001_lNodeInit(&CAN001_Handle0);
 80055ec:	f24d 3014 	movw	r0, #54036	; 0xd314
 80055f0:	f6c0 0000 	movt	r0, #2048	; 0x800
 80055f4:	f7ff ff7e 	bl	80054f4 <CAN001_lNodeInit>
   /* LMO1 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_1,1U);
 80055f8:	f24d 3014 	movw	r0, #54036	; 0xd314
 80055fc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005600:	f641 01f4 	movw	r1, #6388	; 0x18f4
 8005604:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005608:	f04f 0201 	mov.w	r2, #1
 800560c:	f000 f8ac 	bl	8005768 <CAN001_ConfigMsgObj>
   /* LMO2 Initialization */
   (void)CAN001_ConfigMsgObj(&CAN001_Handle0,&CAN001_MessageHandle0_2,2U);
 8005610:	f24d 3014 	movw	r0, #54036	; 0xd314
 8005614:	f6c0 0000 	movt	r0, #2048	; 0x800
 8005618:	f641 110c 	movw	r1, #6412	; 0x190c
 800561c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005620:	f04f 0202 	mov.w	r2, #2
 8005624:	f000 f8a0 	bl	8005768 <CAN001_ConfigMsgObj>
   /* Enable receive interrupt */
   EnableMOInterrupt(CAN001_Handle0,(uint32_t)CAN_MO_RECEIVE_INTERRUPT,2);
 8005628:	f24d 3314 	movw	r3, #54036	; 0xd314
 800562c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005630:	7b9b      	ldrb	r3, [r3, #14]
 8005632:	f103 0301 	add.w	r3, r3, #1
 8005636:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800563a:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 800563e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005642:	461a      	mov	r2, r3
 8005644:	f24d 3314 	movw	r3, #54036	; 0xd314
 8005648:	f6c0 0300 	movt	r3, #2048	; 0x800
 800564c:	7b9b      	ldrb	r3, [r3, #14]
 800564e:	f103 0301 	add.w	r3, r3, #1
 8005652:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8005656:	f103 4390 	add.w	r3, r3, #1207959552	; 0x48000000
 800565a:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005664:	6013      	str	r3, [r2, #0]
  
}
 8005666:	bd80      	pop	{r7, pc}

08005668 <CAN001_NodeDeInit>:
       
  
/* This function will deinitialize node with the given handle */
/*<<<DD_CAN001_API_2>>>*/ 
void CAN001_NodeDeInit(const CAN001_HandleType* Handle)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  int32_t Count = 0;
 8005670:	f04f 0300 	mov.w	r3, #0
 8005674:	61fb      	str	r3, [r7, #28]
  uint8_t MsgNo;
  uint32_t*	MsgPndRegOffset = 0;
 8005676:	f04f 0300 	mov.w	r3, #0
 800567a:	61bb      	str	r3, [r7, #24]
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
 800567c:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8005680:	f6c4 0301 	movt	r3, #18433	; 0x4801
 8005684:	617b      	str	r3, [r7, #20]
  /* Map to node register offser as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	613b      	str	r3, [r7, #16]

  /* Reset all message object registers and deallocate to free list */
  for(Count = (int32_t)(Handle->NodeMONo)-1; Count >= 0; Count--)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	7bdb      	ldrb	r3, [r3, #15]
 8005690:	f103 33ff 	add.w	r3, r3, #4294967295
 8005694:	61fb      	str	r3, [r7, #28]
 8005696:	e036      	b.n	8005706 <CAN001_NodeDeInit+0x9e>
  {
	MsgNo = (uint8_t)(Handle->FirstMOMapping+(uint32_t)Count);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	7b9a      	ldrb	r2, [r3, #14]
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	18d3      	adds	r3, r2, r3
 80056a2:	73fb      	strb	r3, [r7, #15]
    /* Mapping to message object offset value*/
    CAN_MOxRegs = GET_MO_OFFSET(MsgNo);
 80056a4:	7bfb      	ldrb	r3, [r7, #15]
 80056a6:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80056aa:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80056ae:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80056b2:	617b      	str	r3, [r7, #20]
    /* Reset all message objects registers */
    CAN_MOxRegs->MOFCR =  (0x00000000U);			 		
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f04f 0200 	mov.w	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]
    CAN_MOxRegs->MOIPR &= (0x000000FFU);			 
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	b2da      	uxtb	r2, r3
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	609a      	str	r2, [r3, #8]
    CAN_MOxRegs->MOAMR = (0x3FFFFFFFU);			 
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80056cc:	60da      	str	r2, [r3, #12]
    CAN_MOxRegs->MODATAL = (0x00000000U);	
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f04f 0200 	mov.w	r2, #0
 80056d4:	611a      	str	r2, [r3, #16]
    CAN_MOxRegs->MODATAH = (0x00000000U);	
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f04f 0200 	mov.w	r2, #0
 80056dc:	615a      	str	r2, [r3, #20]
    CAN_MOxRegs->MOAR = (0x00000000U);   
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f04f 0200 	mov.w	r2, #0
 80056e4:	619a      	str	r2, [r3, #24]
    CAN_MOxRegs->MOCTR = (0x00000FFFU);
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f640 72ff 	movw	r2, #4095	; 0xfff
 80056ec:	61da      	str	r2, [r3, #28]
    CAN001_lDeallocateMsgObj(Handle->FirstMOMapping+(uint32_t)Count);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	7b9b      	ldrb	r3, [r3, #14]
 80056f2:	461a      	mov	r2, r3
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	18d3      	adds	r3, r2, r3
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7ff fdef 	bl	80052dc <CAN001_lDeallocateMsgObj>
  CAN_MO_TypeDef* CAN_MOxRegs = CAN_MO0;
  /* Map to node register offser as per node ID */
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;

  /* Reset all message object registers and deallocate to free list */
  for(Count = (int32_t)(Handle->NodeMONo)-1; Count >= 0; Count--)
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	f103 33ff 	add.w	r3, r3, #4294967295
 8005704:	61fb      	str	r3, [r7, #28]
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	2b00      	cmp	r3, #0
 800570a:	dac5      	bge.n	8005698 <CAN001_NodeDeInit+0x30>
    CAN_MOxRegs->MOAR = (0x00000000U);   
    CAN_MOxRegs->MOCTR = (0x00000FFFU);
    CAN001_lDeallocateMsgObj(Handle->FirstMOMapping+(uint32_t)Count);
  }
  /* set CCE and INIT bit NCR for disconnecting the node */
  CAN_NodexRegs->NCR = (0x00000041U);
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	f04f 0241 	mov.w	r2, #65	; 0x41
 8005712:	601a      	str	r2, [r3, #0]
  /* reset all node registers */
  CAN_NodexRegs->NSR = (0x00000000U);
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	605a      	str	r2, [r3, #4]
  CAN_NodexRegs->NPCR &= (0x0000000FU);
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	f003 020f 	and.w	r2, r3, #15
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	60da      	str	r2, [r3, #12]
  CAN_NodexRegs->NECNT = (0x00600000U);
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 800572e:	615a      	str	r2, [r3, #20]
  CAN_NodexRegs->NFCR = (0x00000000U);
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	f04f 0200 	mov.w	r2, #0
 8005736:	619a      	str	r2, [r3, #24]
  CAN_NodexRegs->NBTR = (0x00000000U);
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	f04f 0200 	mov.w	r2, #0
 800573e:	611a      	str	r2, [r3, #16]
  MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	7b1b      	ldrb	r3, [r3, #12]
 8005744:	461a      	mov	r2, r3
 8005746:	f245 0350 	movw	r3, #20560	; 0x5050
 800574a:	f2c1 2300 	movt	r3, #4608	; 0x1200
 800574e:	18d3      	adds	r3, r2, r3
 8005750:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005754:	61bb      	str	r3, [r7, #24]
  (*MsgPndRegOffset) = (0x00000000U);
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	f04f 0200 	mov.w	r2, #0
 800575c:	601a      	str	r2, [r3, #0]
  
}    
 800575e:	f107 0720 	add.w	r7, r7, #32
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop

08005768 <CAN001_ConfigMsgObj>:
(
  const CAN001_HandleType* Handle, 
  const CAN001_MessageHandleType* SwMsgObjptr,
  uint8_t MsgObjnr
 )
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b088      	sub	sp, #32
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	4613      	mov	r3, r2
 8005774:	71fb      	strb	r3, [r7, #7]
  uint32_t Error = (uint32_t)CAN001_MO_NOT_FOUND;
 8005776:	f04f 0302 	mov.w	r3, #2
 800577a:	61fb      	str	r3, [r7, #28]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	7b9a      	ldrb	r2, [r3, #14]
 8005780:	79fb      	ldrb	r3, [r7, #7]
 8005782:	18d3      	adds	r3, r2, r3
 8005784:	b2db      	uxtb	r3, r3
 8005786:	f103 33ff 	add.w	r3, r3, #4294967295
 800578a:	76fb      	strb	r3, [r7, #27]
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                      GET_MO_OFFSET(MsgNo);
 800578c:	7efb      	ldrb	r3, [r7, #27]
 800578e:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8005792:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005796:	ea4f 1343 	mov.w	r3, r3, lsl #5
 )
{
  uint32_t Error = (uint32_t)CAN001_MO_NOT_FOUND;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 800579a:	617b      	str	r3, [r7, #20]
                      GET_MO_OFFSET(MsgNo);
                      
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    
  if (((SwMsgObjptr->IDExten != (uint8_t)STANDARDTYPE) && \
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	7a1b      	ldrb	r3, [r3, #8]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d003      	beq.n	80057ac <CAN001_ConfigMsgObj+0x44>
                                        (SwMsgObjptr->IDExten != (uint8_t)EXTENDEDTYPE))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	7a1b      	ldrb	r3, [r3, #8]
  CAN_MO_TypeDef* CAN_MOxRegs = \
                      GET_MO_OFFSET(MsgNo);
                      
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    
  if (((SwMsgObjptr->IDExten != (uint8_t)STANDARDTYPE) && \
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d10f      	bne.n	80057cc <CAN001_ConfigMsgObj+0x64>
                                        (SwMsgObjptr->IDExten != (uint8_t)EXTENDEDTYPE))
    ||((SwMsgObjptr->MsgObjEN != CAN001_ENABLE) && (SwMsgObjptr->MsgObjEN != CAN001_DISABLE))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	7cdb      	ldrb	r3, [r3, #19]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d003      	beq.n	80057bc <CAN001_ConfigMsgObj+0x54>
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	7cdb      	ldrb	r3, [r3, #19]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d107      	bne.n	80057cc <CAN001_ConfigMsgObj+0x64>
    ||((SwMsgObjptr->MsgObjType != RECMSGOBJ) && (SwMsgObjptr->MsgObjType != TRANSMSGOBJ)))
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	7d1b      	ldrb	r3, [r3, #20]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d007      	beq.n	80057d4 <CAN001_ConfigMsgObj+0x6c>
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	7d1b      	ldrb	r3, [r3, #20]
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d003      	beq.n	80057d4 <CAN001_ConfigMsgObj+0x6c>
  {
    Error =  (uint32_t)CAN001_INVALID_INPUT;
 80057cc:	f04f 0306 	mov.w	r3, #6
 80057d0:	61fb      	str	r3, [r7, #28]
 80057d2:	e01a      	b.n	800580a <CAN001_ConfigMsgObj+0xa2>
    ERROR(DBG002_GID_CAN001,Error, 0, NULL);
  }
  /* check if message object is to be disabled */
  /*<<<DD_CAN001_API_3_1>>>*/
  else if (SwMsgObjptr->MsgObjEN == CAN001_DISABLE)
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	7cdb      	ldrb	r3, [r3, #19]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d107      	bne.n	80057ec <CAN001_ConfigMsgObj+0x84>
  {
    /* Reset MSGVAL bit */
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	f04f 0220 	mov.w	r2, #32
 80057e2:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 80057e4:	f04f 0300 	mov.w	r3, #0
 80057e8:	61fb      	str	r3, [r7, #28]
 80057ea:	e00e      	b.n	800580a <CAN001_ConfigMsgObj+0xa2>
  } /* if (SwMsgObjptr->MsgObjEN == CAN001_DISABLE) */
  else
  {
    CAN001_lConfigMORegs(SwMsgObjptr, (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U)));
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	7b9a      	ldrb	r2, [r3, #14]
 80057f0:	79fb      	ldrb	r3, [r7, #7]
 80057f2:	18d3      	adds	r3, r2, r3
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	68b8      	ldr	r0, [r7, #8]
 80057fe:	4619      	mov	r1, r3
 8005800:	f7ff fd9a 	bl	8005338 <CAN001_lConfigMORegs>
    Error = (uint32_t)DAVEApp_SUCCESS;
 8005804:	f04f 0300 	mov.w	r3, #0
 8005808:	61fb      	str	r3, [r7, #28]
  } /*if (SwMsgObjptr->MsgObjEN == CAN001_ENABLE)*/
  
  return Error;
 800580a:	69fb      	ldr	r3, [r7, #28]
}
 800580c:	4618      	mov	r0, r3
 800580e:	f107 0720 	add.w	r7, r7, #32
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
 8005816:	bf00      	nop

08005818 <CAN001_SendDataFrame>:
 *  for sending data frame
 */

 
status_t CAN001_SendDataFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	70fb      	strb	r3, [r7, #3]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 8005824:	f04f 0305 	mov.w	r3, #5
 8005828:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	7b9a      	ldrb	r2, [r3, #14]
 800582e:	78fb      	ldrb	r3, [r7, #3]
 8005830:	18d3      	adds	r3, r2, r3
 8005832:	b2db      	uxtb	r3, r3
 8005834:	f103 33ff 	add.w	r3, r3, #4294967295
 8005838:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 800583a:	7cfb      	ldrb	r3, [r7, #19]
 800583c:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8005840:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005844:	ea4f 1343 	mov.w	r3, r3, lsl #5
status_t CAN001_SendDataFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
  uint32_t Error = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8005848:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is not a transmit message object */
  /*<<<DD_CAN001_API_4_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005852:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8005856:	2b01      	cmp	r3, #1
 8005858:	d003      	beq.n	8005862 <CAN001_SendDataFrame+0x4a>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)TRANSMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 800585a:	f04f 0301 	mov.w	r3, #1
 800585e:	617b      	str	r3, [r7, #20]
 8005860:	e01e      	b.n	80058a0 <CAN001_SendDataFrame+0x88>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message is disabled */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_MSGVAL_Msk, \
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	f003 0320 	and.w	r3, r3, #32
 800586a:	ea4f 1353 	mov.w	r3, r3, lsr #5
 800586e:	2b00      	cmp	r3, #0
 8005870:	d103      	bne.n	800587a <CAN001_SendDataFrame+0x62>
                                              CAN_MO_MOSTAT_MSGVAL_Pos) == 0U)    
  {
    Error = (uint32_t)CAN001_MSGOBJ_DISABLED;
 8005872:	f04f 0303 	mov.w	r3, #3
 8005876:	617b      	str	r3, [r7, #20]
 8005878:	e012      	b.n	80058a0 <CAN001_SendDataFrame+0x88>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* check if transmission is ongoing on message object */
  /*<<<DD_CAN001_API_4_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_TXRQ_Msk, \
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005882:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005886:	2b01      	cmp	r3, #1
 8005888:	d103      	bne.n	8005892 <CAN001_SendDataFrame+0x7a>
                                                 CAN_MO_MOSTAT_TXRQ_Pos) == 1U)  
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 800588a:	f04f 0304 	mov.w	r3, #4
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	e006      	b.n	80058a0 <CAN001_SendDataFrame+0x88>
  }
  else
  {
    /* set TXRQ bit */
    /*<<<DD_CAN001_API_4_3>>>*/
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005898:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 800589a:	f04f 0300 	mov.w	r3, #0
 800589e:	617b      	str	r3, [r7, #20]
  }
 
  return Error;
 80058a0:	697b      	ldr	r3, [r7, #20]
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	f107 071c 	add.w	r7, r7, #28
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bc80      	pop	{r7}
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop

080058b0 <CAN001_SendRemoteFrame>:
 *	This function is will put a transmit request to receive message object     
 *  for sending remote frame
 */

status_t CAN001_SendRemoteFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b087      	sub	sp, #28
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
 80058b8:	460b      	mov	r3, r1
 80058ba:	70fb      	strb	r3, [r7, #3]
  uint32_t Error = 0U;
 80058bc:	f04f 0300 	mov.w	r3, #0
 80058c0:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	7b9a      	ldrb	r2, [r3, #14]
 80058c6:	78fb      	ldrb	r3, [r7, #3]
 80058c8:	18d3      	adds	r3, r2, r3
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	f103 33ff 	add.w	r3, r3, #4294967295
 80058d0:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 80058d2:	7cfb      	ldrb	r3, [r7, #19]
 80058d4:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 80058d8:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 80058dc:	ea4f 1343 	mov.w	r3, r3, lsl #5
status_t CAN001_SendRemoteFrame(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
  uint32_t Error = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 80058e0:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
 
  DBG002_N ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is a receive message object */
  /*<<<DD_CAN001_API_5_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058ea:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d003      	beq.n	80058fa <CAN001_SendRemoteFrame+0x4a>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)RECMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 80058f2:	f04f 0301 	mov.w	r3, #1
 80058f6:	617b      	str	r3, [r7, #20]
 80058f8:	e01e      	b.n	8005938 <CAN001_SendRemoteFrame+0x88>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message is disabled */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_MSGVAL_Msk, \
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	69db      	ldr	r3, [r3, #28]
 80058fe:	f003 0320 	and.w	r3, r3, #32
 8005902:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8005906:	2b00      	cmp	r3, #0
 8005908:	d103      	bne.n	8005912 <CAN001_SendRemoteFrame+0x62>
                                              CAN_MO_MOSTAT_MSGVAL_Pos) == 0U)    		
  {
    Error = (uint32_t)CAN001_MSGOBJ_DISABLED;
 800590a:	f04f 0303 	mov.w	r3, #3
 800590e:	617b      	str	r3, [r7, #20]
 8005910:	e012      	b.n	8005938 <CAN001_SendRemoteFrame+0x88>
    DBG002_INFO(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* check if transmission is ongoing on message object */
  /*<<<DD_CAN001_API_5_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_TXRQ_Msk, \
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	69db      	ldr	r3, [r3, #28]
 8005916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800591a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800591e:	2b01      	cmp	r3, #1
 8005920:	d103      	bne.n	800592a <CAN001_SendRemoteFrame+0x7a>
                                                CAN_MO_MOSTAT_TXRQ_Pos) == 1U)  
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 8005922:	f04f 0304 	mov.w	r3, #4
 8005926:	617b      	str	r3, [r7, #20]
 8005928:	e006      	b.n	8005938 <CAN001_SendRemoteFrame+0x88>
  }
  else
  {
    /* Put transmit request to message object */
    /*<<<DD_CAN001_API_5_3>>>*/
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005930:	61da      	str	r2, [r3, #28]
    Error = (uint32_t)DAVEApp_SUCCESS;
 8005932:	f04f 0300 	mov.w	r3, #0
 8005936:	617b      	str	r3, [r7, #20]
  }
 
  return Error;
 8005938:	697b      	ldr	r3, [r7, #20]
}
 800593a:	4618      	mov	r0, r3
 800593c:	f107 071c 	add.w	r7, r7, #28
 8005940:	46bd      	mov	sp, r7
 8005942:	bc80      	pop	{r7}
 8005944:	4770      	bx	lr
 8005946:	bf00      	nop

08005948 <CAN001_ReadMsgObj>:
(
 const CAN001_HandleType* Handle,
 CAN001_MessageHandleType* SwMsgObjptr,
 uint8_t MsgObjnr
)
{
 8005948:	b480      	push	{r7}
 800594a:	b089      	sub	sp, #36	; 0x24
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	4613      	mov	r3, r2
 8005954:	71fb      	strb	r3, [r7, #7]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 8005956:	f04f 0305 	mov.w	r3, #5
 800595a:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0U;
 800595c:	f04f 0300 	mov.w	r3, #0
 8005960:	61bb      	str	r3, [r7, #24]
  bool RxPnd = 0U;
 8005962:	f04f 0300 	mov.w	r3, #0
 8005966:	75fb      	strb	r3, [r7, #23]
  bool NewData = 0U;
 8005968:	f04f 0300 	mov.w	r3, #0
 800596c:	75bb      	strb	r3, [r7, #22]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	7b9a      	ldrb	r2, [r3, #14]
 8005972:	79fb      	ldrb	r3, [r7, #7]
 8005974:	18d3      	adds	r3, r2, r3
 8005976:	b2db      	uxtb	r3, r3
 8005978:	f103 33ff 	add.w	r3, r3, #4294967295
 800597c:	757b      	strb	r3, [r7, #21]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                 GET_MO_OFFSET(MsgNo);
 800597e:	7d7b      	ldrb	r3, [r7, #21]
 8005980:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8005984:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005988:	ea4f 1343 	mov.w	r3, r3, lsl #5
  uint32_t Count = 0U;
  bool RxPnd = 0U;
  bool NewData = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 800598c:	613b      	str	r3, [r7, #16]
                 GET_MO_OFFSET(MsgNo);
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  /* check if message object is a receive message object */
  /*<<<DD_CAN001_API_6_1>>>*/
  if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005996:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800599a:	2b00      	cmp	r3, #0
 800599c:	d003      	beq.n	80059a6 <CAN001_ReadMsgObj+0x5e>
                                   CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)RECMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 800599e:	f04f 0301 	mov.w	r3, #1
 80059a2:	61fb      	str	r3, [r7, #28]
 80059a4:	e0ca      	b.n	8005b3c <CAN001_ReadMsgObj+0x1f4>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if reception is ongoing on message object */
  /*<<<DD_CAN001_API_6_2>>>*/
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_RXUPD_Msk, \
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	f003 0304 	and.w	r3, r3, #4
 80059ae:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d103      	bne.n	80059be <CAN001_ReadMsgObj+0x76>
                                         CAN_MO_MOSTAT_RXUPD_Pos) == 1U)
  {
    Error = (uint32_t)CAN001_MO_BUSY;
 80059b6:	f04f 0304 	mov.w	r3, #4
 80059ba:	61fb      	str	r3, [r7, #28]
 80059bc:	e0be      	b.n	8005b3c <CAN001_ReadMsgObj+0x1f4>
  {
    /* read message parameters */
    /*<<<DD_CAN001_API_6_3>>>*/
    do
    {
      CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESNEWDAT_Msk;
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f04f 0208 	mov.w	r2, #8
 80059c4:	61da      	str	r2, [r3, #28]
      if((RD_REG(CAN_MOxRegs->MOAR, CAN_MO_MOAR_IDE_Msk , \
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059ce:	ea4f 7353 	mov.w	r3, r3, lsr #29
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d12e      	bne.n	8005a34 <CAN001_ReadMsgObj+0xec>
                         CAN_MO_MOAR_IDE_Pos)) == 0U)
      {
        SwMsgObjptr->IDExten = (uint8_t)STANDARDTYPE;
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	f04f 0200 	mov.w	r2, #0
 80059dc:	721a      	strb	r2, [r3, #8]
        SwMsgObjptr->Identifier = (CAN_MOxRegs->MOAR & (uint32_t)CAN_MO_MOAR_STDID_Msk) >> \
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	699a      	ldr	r2, [r3, #24]
 80059e2:	f04f 0300 	mov.w	r3, #0
 80059e6:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 80059ea:	4013      	ands	r3, r2
 80059ec:	ea4f 4293 	mov.w	r2, r3, lsr #18
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	601a      	str	r2, [r3, #0]
                                                    CAN_MO_MOAR_STDID_Pos;
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059fc:	ea4f 7353 	mov.w	r3, r3, lsr #29
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	725a      	strb	r2, [r3, #9]
                             CAN_MO_MOAMR_MIDE_Pos);
        if(SwMsgObjptr->IDEMask == 1U)
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	7a5b      	ldrb	r3, [r3, #9]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d10b      	bne.n	8005a26 <CAN001_ReadMsgObj+0xde>
        {
          SwMsgObjptr->IDMask = (CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAR_STDID_Msk) >> \
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	68da      	ldr	r2, [r3, #12]
 8005a12:	f04f 0300 	mov.w	r3, #0
 8005a16:	f6c1 73fc 	movt	r3, #8188	; 0x1ffc
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	ea4f 4293 	mov.w	r2, r3, lsr #18
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	605a      	str	r2, [r3, #4]
 8005a24:	e01f      	b.n	8005a66 <CAN001_ReadMsgObj+0x11e>
     	                                             CAN_MO_MOAR_STDID_Pos;
        }
        else
        {
     	   SwMsgObjptr->IDMask = CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_AM_Msk;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	605a      	str	r2, [r3, #4]
 8005a32:	e018      	b.n	8005a66 <CAN001_ReadMsgObj+0x11e>
        }
      }
      else
      {
        SwMsgObjptr->IDExten = (uint8_t)EXTENDEDTYPE;
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	f04f 0201 	mov.w	r2, #1
 8005a3a:	721a      	strb	r2, [r3, #8]
        SwMsgObjptr->Identifier = CAN_MOxRegs->MOAR & (uint32_t)CAN_MO_MOAR_ID_Msk;
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	601a      	str	r2, [r3, #0]
        SwMsgObjptr->IDMask = CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_AM_Msk;
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	605a      	str	r2, [r3, #4]
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a5c:	ea4f 7353 	mov.w	r3, r3, lsr #29
 8005a60:	b2da      	uxtb	r2, r3
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	725a      	strb	r2, [r3, #9]
                                    CAN_MO_MOAMR_MIDE_Pos);
      }
      SwMsgObjptr->DataLength = (uint8_t)RD_REG(CAN_MOxRegs->MOFCR, \
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8005a6e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8005a72:	b2da      	uxtb	r2, r3
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	729a      	strb	r2, [r3, #10]
                             CAN_MO_MOFCR_DLC_Msk, CAN_MO_MOFCR_DLC_Pos);
      for(Count = 0U; Count < SwMsgObjptr->DataLength; Count++)
 8005a78:	f04f 0300 	mov.w	r3, #0
 8005a7c:	61bb      	str	r3, [r7, #24]
 8005a7e:	e03b      	b.n	8005af8 <CAN001_ReadMsgObj+0x1b0>
      {
        if(Count < 4U)
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	2b03      	cmp	r3, #3
 8005a84:	d816      	bhi.n	8005ab4 <CAN001_ReadMsgObj+0x16c>
        {
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAL, \
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	691a      	ldr	r2, [r3, #16]
 8005a8a:	69bb      	ldr	r3, [r7, #24]
 8005a8c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005a90:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8005a94:	fa01 f303 	lsl.w	r3, r1, r3
 8005a98:	401a      	ands	r2, r3
 8005a9a:	69bb      	ldr	r3, [r7, #24]
 8005a9c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8005aa4:	b2da      	uxtb	r2, r3
 8005aa6:	68b9      	ldr	r1, [r7, #8]
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	18cb      	adds	r3, r1, r3
 8005aac:	f103 0308 	add.w	r3, r3, #8
 8005ab0:	70da      	strb	r2, [r3, #3]
 8005ab2:	e01d      	b.n	8005af0 <CAN001_ReadMsgObj+0x1a8>
                                  (CAN_MO_MODATAL_DB0_Msk << (Count*8U)), \
                                                            (Count*8U));
        }
        else
        {
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAH, \
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	695a      	ldr	r2, [r3, #20]
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8005abe:	f1a3 0304 	sub.w	r3, r3, #4
 8005ac2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005ac6:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8005aca:	fa01 f303 	lsl.w	r3, r1, r3
 8005ace:	401a      	ands	r2, r3
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8005ad6:	f1a3 0304 	sub.w	r3, r3, #4
 8005ada:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005ade:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	68b9      	ldr	r1, [r7, #8]
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	18cb      	adds	r3, r1, r3
 8005aea:	f103 0308 	add.w	r3, r3, #8
 8005aee:	70da      	strb	r2, [r3, #3]
        SwMsgObjptr->IDEMask = (uint8_t)((uint32_t)(CAN_MOxRegs->MOAMR & (uint32_t)CAN_MO_MOAMR_MIDE_Msk) >> \
                                    CAN_MO_MOAMR_MIDE_Pos);
      }
      SwMsgObjptr->DataLength = (uint8_t)RD_REG(CAN_MOxRegs->MOFCR, \
                             CAN_MO_MOFCR_DLC_Msk, CAN_MO_MOFCR_DLC_Pos);
      for(Count = 0U; Count < SwMsgObjptr->DataLength; Count++)
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	f103 0301 	add.w	r3, r3, #1
 8005af6:	61bb      	str	r3, [r7, #24]
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	7a9b      	ldrb	r3, [r3, #10]
 8005afc:	461a      	mov	r2, r3
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d8bd      	bhi.n	8005a80 <CAN001_ReadMsgObj+0x138>
          SwMsgObjptr->data[Count] = (uint8_t)RD_REG(CAN_MOxRegs->MODATAH, \
                                   (CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)) ,\
                                                            ((Count-4U)*8U));
        }
      }
      RxPnd = (bool)CHECK_RXPND_BIT();
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	69db      	ldr	r3, [r3, #28]
 8005b08:	f003 0304 	and.w	r3, r3, #4
 8005b0c:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8005b10:	75fb      	strb	r3, [r7, #23]
      NewData = (bool)CHECK_NEWDATA_BIT();
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	f003 0308 	and.w	r3, r3, #8
 8005b1a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8005b1e:	75bb      	strb	r3, [r7, #22]
    } while((RxPnd != 0U) && (NewData != 0U));
 8005b20:	7dfb      	ldrb	r3, [r7, #23]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d003      	beq.n	8005b2e <CAN001_ReadMsgObj+0x1e6>
 8005b26:	7dbb      	ldrb	r3, [r7, #22]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f47f af48 	bne.w	80059be <CAN001_ReadMsgObj+0x76>
     SwMsgObjptr->MsgObjType = RECMSGOBJ;
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	f04f 0200 	mov.w	r2, #0
 8005b34:	751a      	strb	r2, [r3, #20]
     Error = (uint32_t)DAVEApp_SUCCESS;
 8005b36:	f04f 0300 	mov.w	r3, #0
 8005b3a:	61fb      	str	r3, [r7, #28]
  }
 
  return Error;
 8005b3c:	69fb      	ldr	r3, [r7, #28]
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bc80      	pop	{r7}
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop

08005b4c <CAN001_UpdateMODataRegisters>:
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr,
  uint8_t DataLength, 
  const uint8_t* DataPtr
)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b089      	sub	sp, #36	; 0x24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	607b      	str	r3, [r7, #4]
 8005b56:	460b      	mov	r3, r1
 8005b58:	72fb      	strb	r3, [r7, #11]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	72bb      	strb	r3, [r7, #10]
  uint32_t Error = (uint32_t)CAN001_ERROR;
 8005b5e:	f04f 0305 	mov.w	r3, #5
 8005b62:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0U;
 8005b64:	f04f 0300 	mov.w	r3, #0
 8005b68:	61bb      	str	r3, [r7, #24]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	7b9a      	ldrb	r2, [r3, #14]
 8005b6e:	7afb      	ldrb	r3, [r7, #11]
 8005b70:	18d3      	adds	r3, r2, r3
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	f103 33ff 	add.w	r3, r3, #4294967295
 8005b78:	75fb      	strb	r3, [r7, #23]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8005b7a:	7dfb      	ldrb	r3, [r7, #23]
 8005b7c:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8005b80:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005b84:	ea4f 1343 	mov.w	r3, r3, lsl #5
{
  uint32_t Error = (uint32_t)CAN001_ERROR;
  uint32_t Count = 0U;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8005b88:	613b      	str	r3, [r7, #16]
                  GET_MO_OFFSET(MsgNo);
  
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  if (DataLength > 8U)
 8005b8a:	7abb      	ldrb	r3, [r7, #10]
 8005b8c:	2b08      	cmp	r3, #8
 8005b8e:	d903      	bls.n	8005b98 <CAN001_UpdateMODataRegisters+0x4c>
  {
    Error = (uint32_t)CAN001_INVALID_INPUT;
 8005b90:	f04f 0306 	mov.w	r3, #6
 8005b94:	61fb      	str	r3, [r7, #28]
 8005b96:	e082      	b.n	8005c9e <CAN001_UpdateMODataRegisters+0x152>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  /* check if message object is not a transmit message object */
  else if( RD_REG(CAN_MOxRegs->MOSTAT, CAN_MO_MOSTAT_DIR_Msk, \
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	69db      	ldr	r3, [r3, #28]
 8005b9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ba0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d003      	beq.n	8005bb0 <CAN001_UpdateMODataRegisters+0x64>
                                        CAN_MO_MOSTAT_DIR_Pos) != (uint32_t)TRANSMSGOBJ)
  {
    Error = (uint32_t)CAN001_MO_NOT_ACCEPTABLE;
 8005ba8:	f04f 0301 	mov.w	r3, #1
 8005bac:	61fb      	str	r3, [r7, #28]
 8005bae:	e076      	b.n	8005c9e <CAN001_UpdateMODataRegisters+0x152>
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error); 
  }
  else
  {
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f04f 0220 	mov.w	r2, #32
 8005bb6:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
 8005bb8:	7abb      	ldrb	r3, [r7, #10]
 8005bba:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8005bbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	601a      	str	r2, [r3, #0]
                              CAN_MO_MOFCR_DLC_Pos, (uint32_t)DataLength);
    for(Count = 0U; Count < DataLength; Count++) 
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	61bb      	str	r3, [r7, #24]
 8005bd6:	e055      	b.n	8005c84 <CAN001_UpdateMODataRegisters+0x138>
    {
      if(Count < 4U)
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	2b03      	cmp	r3, #3
 8005bdc:	d821      	bhi.n	8005c22 <CAN001_UpdateMODataRegisters+0xd6>
      {
        WR_REG(CAN_MOxRegs->MODATAL, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << (Count*8U)) , \
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	18d3      	adds	r3, r2, r3
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	461a      	mov	r2, r3
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005bee:	fa02 f203 	lsl.w	r2, r2, r3
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005bf8:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8005bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8005c00:	401a      	ands	r2, r3
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	6919      	ldr	r1, [r3, #16]
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005c0c:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8005c10:	fa00 f303 	lsl.w	r3, r0, r3
 8005c14:	ea6f 0303 	mvn.w	r3, r3
 8005c18:	400b      	ands	r3, r1
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	611a      	str	r2, [r3, #16]
 8005c20:	e02c      	b.n	8005c7c <CAN001_UpdateMODataRegisters+0x130>
                                        (Count*8U), (uint32_t)(*(DataPtr + Count)));
      }
      else
      {
        WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	18d3      	adds	r3, r2, r3
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8005c32:	f1a3 0304 	sub.w	r3, r3, #4
 8005c36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005c3a:	fa02 f203 	lsl.w	r2, r2, r3
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8005c44:	f1a3 0304 	sub.w	r3, r3, #4
 8005c48:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005c4c:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8005c50:	fa01 f303 	lsl.w	r3, r1, r3
 8005c54:	401a      	ands	r2, r3
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	6959      	ldr	r1, [r3, #20]
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8005c60:	f1a3 0304 	sub.w	r3, r3, #4
 8005c64:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005c68:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8005c6c:	fa00 f303 	lsl.w	r3, r0, r3
 8005c70:	ea6f 0303 	mvn.w	r3, r3
 8005c74:	400b      	ands	r3, r1
 8005c76:	431a      	orrs	r2, r3
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	615a      	str	r2, [r3, #20]
  {
    CAN_MOxRegs->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;   
    /* Configure data length */
    WR_REG(CAN_MOxRegs->MOFCR, (uint32_t)CAN_MO_MOFCR_DLC_Msk, \
                              CAN_MO_MOFCR_DLC_Pos, (uint32_t)DataLength);
    for(Count = 0U; Count < DataLength; Count++) 
 8005c7c:	69bb      	ldr	r3, [r7, #24]
 8005c7e:	f103 0301 	add.w	r3, r3, #1
 8005c82:	61bb      	str	r3, [r7, #24]
 8005c84:	7aba      	ldrb	r2, [r7, #10]
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d8a5      	bhi.n	8005bd8 <CAN001_UpdateMODataRegisters+0x8c>
        WR_REG(CAN_MOxRegs->MODATAH, (uint32_t)(CAN_MO_MODATAL_DB0_Msk << ((Count-4U)*8U)), \
                                   ((Count-4U)*8U), (uint32_t)(*(DataPtr + Count)));
      }
    }
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1, NEWDATA and RXEN */
    CAN_MOxRegs->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | \
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	f04f 0340 	mov.w	r3, #64	; 0x40
 8005c92:	f2c0 63a8 	movt	r3, #1704	; 0x6a8
 8005c96:	61d3      	str	r3, [r2, #28]
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_SETMSGVAL_Msk | \
                        CAN_MO_MOCTR_SETNEWDAT_Msk | \
                        CAN_MO_MOCTR_SETRXEN_Msk | \
                        CAN_MO_MOCTR_RESRTSEL_Msk);
    Error = (uint32_t)DAVEApp_SUCCESS;
 8005c98:	f04f 0300 	mov.w	r3, #0
 8005c9c:	61fb      	str	r3, [r7, #28]
  }
 
  return Error;
 8005c9e:	69fb      	ldr	r3, [r7, #28]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bc80      	pop	{r7}
 8005caa:	4770      	bx	lr

08005cac <CAN001_GetMOFlagStatus>:
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr, 
  CAN_MsgStatusType NewMsgStatus
 )
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	460a      	mov	r2, r1
 8005cb8:	70fa      	strb	r2, [r7, #3]
 8005cba:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005cbc:	f04f 0305 	mov.w	r3, #5
 8005cc0:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	7b9a      	ldrb	r2, [r3, #14]
 8005cc6:	78fb      	ldrb	r3, [r7, #3]
 8005cc8:	18d3      	adds	r3, r2, r3
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	f103 33ff 	add.w	r3, r3, #4294967295
 8005cd0:	74fb      	strb	r3, [r7, #19]
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8005cd2:	7cfb      	ldrb	r3, [r7, #19]
 8005cd4:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8005cd8:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005cdc:	ea4f 1343 	mov.w	r3, r3, lsl #5
 )
{
  status_t Status = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
	/* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8005ce0:	60fb      	str	r3, [r7, #12]
    DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
    DBG002_N((NewMsgStatus != RECEIVE_PENDING) && (NewMsgStatus != TRANSMIT_PENDING) \
      && (NewMsgStatus != NEW_DATA) && (NewMsgStatus != MESSAGE_LOST));

    /* Check message object status */
    if((CAN_MOxRegs->MOSTAT & (uint32_t)NewMsgStatus) != 0U)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	69da      	ldr	r2, [r3, #28]
 8005ce6:	78bb      	ldrb	r3, [r7, #2]
 8005ce8:	4013      	ands	r3, r2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d003      	beq.n	8005cf6 <CAN001_GetMOFlagStatus+0x4a>
    {
      Status = (uint32_t)CAN_SET;
 8005cee:	f04f 0301 	mov.w	r3, #1
 8005cf2:	617b      	str	r3, [r7, #20]
 8005cf4:	e002      	b.n	8005cfc <CAN001_GetMOFlagStatus+0x50>
    }
    else
    {
      Status = (uint32_t)CAN_RESET;
 8005cf6:	f04f 0300 	mov.w	r3, #0
 8005cfa:	617b      	str	r3, [r7, #20]
    }
  }while(0);

  return Status;
 8005cfc:	697b      	ldr	r3, [r7, #20]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f107 071c 	add.w	r7, r7, #28
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bc80      	pop	{r7}
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop

08005d0c <CAN001_GetNodeFlagStatus>:
status_t CAN001_GetNodeFlagStatus
(
  const CAN001_HandleType* Handle, 
  CAN001_NodeStatusType NewNodeStatus
)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	460b      	mov	r3, r1
 8005d16:	807b      	strh	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005d18:	f04f 0305 	mov.w	r3, #5
 8005d1c:	60fb      	str	r3, [r7, #12]
  /* Mapping to Node Register offset value*/  
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	60bb      	str	r3, [r7, #8]
  DBG002_N((NewNodeStatus != CAN001_ALERT_STATUS) && (NewNodeStatus != CAN001_ERROR_WARN_STATUS) \
     && (NewNodeStatus != CAN001_BUS_OFF_STATUS) && (NewNodeStatus  != CAN001_LIST_LENGTH_ERROR)\
     && (NewNodeStatus != CAN001_LIST_OBJECT_ERROR));

  /* Check Node status */
  if ((CAN_NodexRegs->NSR & (uint32_t)NewNodeStatus) != 0U)
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	685a      	ldr	r2, [r3, #4]
 8005d28:	887b      	ldrh	r3, [r7, #2]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d003      	beq.n	8005d38 <CAN001_GetNodeFlagStatus+0x2c>
  {
    Status = (uint32_t)CAN_SET;
 8005d30:	f04f 0301 	mov.w	r3, #1
 8005d34:	60fb      	str	r3, [r7, #12]
 8005d36:	e002      	b.n	8005d3e <CAN001_GetNodeFlagStatus+0x32>
  }
  else 
  {
    Status = (uint32_t)CAN_RESET;
 8005d38:	f04f 0300 	mov.w	r3, #0
 8005d3c:	60fb      	str	r3, [r7, #12]
  }          

  return Status;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	f107 0714 	add.w	r7, r7, #20
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bc80      	pop	{r7}
 8005d4a:	4770      	bx	lr

08005d4c <CAN001_GetMOPndRegisterBitStatus>:
status_t CAN001_GetMOPndRegisterBitStatus
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr
)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b085      	sub	sp, #20
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	460b      	mov	r3, r1
 8005d56:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005d58:	f04f 0305 	mov.w	r3, #5
 8005d5c:	60fb      	str	r3, [r7, #12]
  uint32_t* MsgPndRegOffset;
  
  DBG002_N((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo));
  MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	7b1b      	ldrb	r3, [r3, #12]
 8005d62:	461a      	mov	r2, r3
 8005d64:	f245 0350 	movw	r3, #20560	; 0x5050
 8005d68:	f2c1 2300 	movt	r3, #4608	; 0x1200
 8005d6c:	18d3      	adds	r3, r2, r3
 8005d6e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005d72:	60bb      	str	r3, [r7, #8]
  Status = RD_REG((*MsgPndRegOffset), (CAN_MSPND_PND_Msk << (MsgObjnr-1U)), \
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	78fb      	ldrb	r3, [r7, #3]
 8005d7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d7e:	f04f 31ff 	mov.w	r1, #4294967295
 8005d82:	fa01 f303 	lsl.w	r3, r1, r3
 8005d86:	401a      	ands	r2, r3
 8005d88:	78fb      	ldrb	r3, [r7, #3]
 8005d8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d92:	60fb      	str	r3, [r7, #12]
                                                                  (MsgObjnr-1U));
 
  return Status;
 8005d94:	68fb      	ldr	r3, [r7, #12]
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	f107 0714 	add.w	r7, r7, #20
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bc80      	pop	{r7}
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop

08005da4 <CAN001_ClearMOFlagStatus>:
(
  const CAN001_HandleType* Handle, 
  uint8_t MsgObjnr, 
  CAN_MsgStatusType NewMsgStatus
)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b087      	sub	sp, #28
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	4613      	mov	r3, r2
 8005dae:	460a      	mov	r2, r1
 8005db0:	70fa      	strb	r2, [r7, #3]
 8005db2:	70bb      	strb	r3, [r7, #2]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005db4:	f04f 0305 	mov.w	r3, #5
 8005db8:	617b      	str	r3, [r7, #20]
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	7b9a      	ldrb	r2, [r3, #14]
 8005dbe:	78fb      	ldrb	r3, [r7, #3]
 8005dc0:	18d3      	adds	r3, r2, r3
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	f103 33ff 	add.w	r3, r3, #4294967295
 8005dc8:	74fb      	strb	r3, [r7, #19]
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
                  GET_MO_OFFSET(MsgNo);
 8005dca:	7cfb      	ldrb	r3, [r7, #19]
 8005dcc:	f103 7310 	add.w	r3, r3, #37748736	; 0x2400000
 8005dd0:	f503 6328 	add.w	r3, r3, #2688	; 0xa80
 8005dd4:	ea4f 1343 	mov.w	r3, r3, lsl #5
)
{
  status_t Status = (uint32_t)CAN001_ERROR;
  uint8_t MsgNo = (uint8_t)(Handle->FirstMOMapping+(MsgObjnr-1U));
  /* Mapping to message object offset value*/
  CAN_MO_TypeDef* CAN_MOxRegs = \
 8005dd8:	60fb      	str	r3, [r7, #12]
                  GET_MO_OFFSET(MsgNo);
  
  if ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo))
 8005dda:	78fb      	ldrb	r3, [r7, #3]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d004      	beq.n	8005dea <CAN001_ClearMOFlagStatus+0x46>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	7bdb      	ldrb	r3, [r3, #15]
 8005de4:	78fa      	ldrb	r2, [r7, #3]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d903      	bls.n	8005df2 <CAN001_ClearMOFlagStatus+0x4e>
  {
    Status = (uint32_t)CAN001_MO_NOT_FOUND;
 8005dea:	f04f 0302 	mov.w	r3, #2
 8005dee:	617b      	str	r3, [r7, #20]
 8005df0:	e007      	b.n	8005e02 <CAN001_ClearMOFlagStatus+0x5e>
    ERROR(DBG002_GID_CAN001,Status, 0, NULL);
  }
  else
  {
    CAN_MOxRegs->MOCTR = CAN001_CLEAR_MO_STATUS_MASK & (uint32_t)NewMsgStatus;
 8005df2:	78bb      	ldrb	r3, [r7, #2]
 8005df4:	f003 021b 	and.w	r2, r3, #27
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	61da      	str	r2, [r3, #28]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005dfc:	f04f 0300 	mov.w	r3, #0
 8005e00:	617b      	str	r3, [r7, #20]
  }
 
  return Status;
 8005e02:	697b      	ldr	r3, [r7, #20]
}	
 8005e04:	4618      	mov	r0, r3
 8005e06:	f107 071c 	add.w	r7, r7, #28
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bc80      	pop	{r7}
 8005e0e:	4770      	bx	lr

08005e10 <CAN001_ClearNodeFlagStatus>:
void CAN001_ClearNodeFlagStatus
(
  const CAN001_HandleType* Handle, 
  CAN001_NodeStatusType NewNodeStatus
)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	460b      	mov	r3, r1
 8005e1a:	807b      	strh	r3, [r7, #2]
  /* Mapping to Node Register offset value*/  
  CAN_NODE_TypeDef* CAN_NodexRegs = Handle->CanNodeRegs;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	60fb      	str	r3, [r7, #12]
 
  CAN_NodexRegs->NSR &= ~((uint32_t)NewNodeStatus & \
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	685a      	ldr	r2, [r3, #4]
 8005e26:	887b      	ldrh	r3, [r7, #2]
 8005e28:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
 8005e2c:	ea6f 0303 	mvn.w	r3, r3
 8005e30:	401a      	ands	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	605a      	str	r2, [r3, #4]
                                              CAN001_CLEAR_NODE_STATUS_MASK); 	
 
}
 8005e36:	f107 0714 	add.w	r7, r7, #20
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bc80      	pop	{r7}
 8005e3e:	4770      	bx	lr

08005e40 <CAN001_ClearMOPndRegisterBit>:
/*  These function is used to clear message pending register bit
 *  of specific message object.
 */

status_t CAN001_ClearMOPndRegisterBit(const CAN001_HandleType* Handle, uint8_t MsgObjnr)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	460b      	mov	r3, r1
 8005e4a:	70fb      	strb	r3, [r7, #3]
  status_t Status = (uint32_t)CAN001_ERROR;
 8005e4c:	f04f 0305 	mov.w	r3, #5
 8005e50:	60fb      	str	r3, [r7, #12]
  uint32_t* MsgPndRegOffset = 0;
 8005e52:	f04f 0300 	mov.w	r3, #0
 8005e56:	60bb      	str	r3, [r7, #8]
  
  if ((MsgObjnr == 0U)||(MsgObjnr > Handle->NodeMONo))
 8005e58:	78fb      	ldrb	r3, [r7, #3]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d004      	beq.n	8005e68 <CAN001_ClearMOPndRegisterBit+0x28>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	7bdb      	ldrb	r3, [r3, #15]
 8005e62:	78fa      	ldrb	r2, [r7, #3]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d903      	bls.n	8005e70 <CAN001_ClearMOPndRegisterBit+0x30>
  {
    Status = (uint32_t)CAN001_MO_NOT_FOUND;
 8005e68:	f04f 0302 	mov.w	r3, #2
 8005e6c:	60fb      	str	r3, [r7, #12]
 8005e6e:	e01b      	b.n	8005ea8 <CAN001_ClearMOPndRegisterBit+0x68>
    ERROR(DBG002_GID_CAN001,Status, 0, NULL);
  }
  else
  {
    MsgPndRegOffset = GET_MSGPND_OFFSET(Handle->NodeID);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	7b1b      	ldrb	r3, [r3, #12]
 8005e74:	461a      	mov	r2, r3
 8005e76:	f245 0350 	movw	r3, #20560	; 0x5050
 8005e7a:	f2c1 2300 	movt	r3, #4608	; 0x1200
 8005e7e:	18d3      	adds	r3, r2, r3
 8005e80:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005e84:	60bb      	str	r3, [r7, #8]
    CLR_BIT((*MsgPndRegOffset), (MsgObjnr-1U));
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	78fb      	ldrb	r3, [r7, #3]
 8005e8c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e90:	f04f 0101 	mov.w	r1, #1
 8005e94:	fa01 f303 	lsl.w	r3, r1, r3
 8005e98:	ea6f 0303 	mvn.w	r3, r3
 8005e9c:	401a      	ands	r2, r3
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	601a      	str	r2, [r3, #0]
    Status = (uint32_t)DAVEApp_SUCCESS;
 8005ea2:	f04f 0300 	mov.w	r3, #0
 8005ea6:	60fb      	str	r3, [r7, #12]
  }
 
  return Status;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f107 0714 	add.w	r7, r7, #20
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bc80      	pop	{r7}
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop

08005eb8 <__aeabi_drsub>:
 8005eb8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8005ebc:	e002      	b.n	8005ec4 <__adddf3>
 8005ebe:	bf00      	nop

08005ec0 <__aeabi_dsub>:
 8005ec0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08005ec4 <__adddf3>:
 8005ec4:	b530      	push	{r4, r5, lr}
 8005ec6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8005eca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8005ece:	ea94 0f05 	teq	r4, r5
 8005ed2:	bf08      	it	eq
 8005ed4:	ea90 0f02 	teqeq	r0, r2
 8005ed8:	bf1f      	itttt	ne
 8005eda:	ea54 0c00 	orrsne.w	ip, r4, r0
 8005ede:	ea55 0c02 	orrsne.w	ip, r5, r2
 8005ee2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8005ee6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005eea:	f000 80e2 	beq.w	80060b2 <__adddf3+0x1ee>
 8005eee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8005ef2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8005ef6:	bfb8      	it	lt
 8005ef8:	426d      	neglt	r5, r5
 8005efa:	dd0c      	ble.n	8005f16 <__adddf3+0x52>
 8005efc:	442c      	add	r4, r5
 8005efe:	ea80 0202 	eor.w	r2, r0, r2
 8005f02:	ea81 0303 	eor.w	r3, r1, r3
 8005f06:	ea82 0000 	eor.w	r0, r2, r0
 8005f0a:	ea83 0101 	eor.w	r1, r3, r1
 8005f0e:	ea80 0202 	eor.w	r2, r0, r2
 8005f12:	ea81 0303 	eor.w	r3, r1, r3
 8005f16:	2d36      	cmp	r5, #54	; 0x36
 8005f18:	bf88      	it	hi
 8005f1a:	bd30      	pophi	{r4, r5, pc}
 8005f1c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8005f20:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005f24:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8005f28:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8005f2c:	d002      	beq.n	8005f34 <__adddf3+0x70>
 8005f2e:	4240      	negs	r0, r0
 8005f30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005f34:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8005f38:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005f3c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8005f40:	d002      	beq.n	8005f48 <__adddf3+0x84>
 8005f42:	4252      	negs	r2, r2
 8005f44:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8005f48:	ea94 0f05 	teq	r4, r5
 8005f4c:	f000 80a7 	beq.w	800609e <__adddf3+0x1da>
 8005f50:	f1a4 0401 	sub.w	r4, r4, #1
 8005f54:	f1d5 0e20 	rsbs	lr, r5, #32
 8005f58:	db0d      	blt.n	8005f76 <__adddf3+0xb2>
 8005f5a:	fa02 fc0e 	lsl.w	ip, r2, lr
 8005f5e:	fa22 f205 	lsr.w	r2, r2, r5
 8005f62:	1880      	adds	r0, r0, r2
 8005f64:	f141 0100 	adc.w	r1, r1, #0
 8005f68:	fa03 f20e 	lsl.w	r2, r3, lr
 8005f6c:	1880      	adds	r0, r0, r2
 8005f6e:	fa43 f305 	asr.w	r3, r3, r5
 8005f72:	4159      	adcs	r1, r3
 8005f74:	e00e      	b.n	8005f94 <__adddf3+0xd0>
 8005f76:	f1a5 0520 	sub.w	r5, r5, #32
 8005f7a:	f10e 0e20 	add.w	lr, lr, #32
 8005f7e:	2a01      	cmp	r2, #1
 8005f80:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005f84:	bf28      	it	cs
 8005f86:	f04c 0c02 	orrcs.w	ip, ip, #2
 8005f8a:	fa43 f305 	asr.w	r3, r3, r5
 8005f8e:	18c0      	adds	r0, r0, r3
 8005f90:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005f94:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005f98:	d507      	bpl.n	8005faa <__adddf3+0xe6>
 8005f9a:	f04f 0e00 	mov.w	lr, #0
 8005f9e:	f1dc 0c00 	rsbs	ip, ip, #0
 8005fa2:	eb7e 0000 	sbcs.w	r0, lr, r0
 8005fa6:	eb6e 0101 	sbc.w	r1, lr, r1
 8005faa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005fae:	d31b      	bcc.n	8005fe8 <__adddf3+0x124>
 8005fb0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8005fb4:	d30c      	bcc.n	8005fd0 <__adddf3+0x10c>
 8005fb6:	0849      	lsrs	r1, r1, #1
 8005fb8:	ea5f 0030 	movs.w	r0, r0, rrx
 8005fbc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8005fc0:	f104 0401 	add.w	r4, r4, #1
 8005fc4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005fc8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8005fcc:	f080 809a 	bcs.w	8006104 <__adddf3+0x240>
 8005fd0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005fd4:	bf08      	it	eq
 8005fd6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005fda:	f150 0000 	adcs.w	r0, r0, #0
 8005fde:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005fe2:	ea41 0105 	orr.w	r1, r1, r5
 8005fe6:	bd30      	pop	{r4, r5, pc}
 8005fe8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8005fec:	4140      	adcs	r0, r0
 8005fee:	eb41 0101 	adc.w	r1, r1, r1
 8005ff2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8005ff6:	f1a4 0401 	sub.w	r4, r4, #1
 8005ffa:	d1e9      	bne.n	8005fd0 <__adddf3+0x10c>
 8005ffc:	f091 0f00 	teq	r1, #0
 8006000:	bf04      	itt	eq
 8006002:	4601      	moveq	r1, r0
 8006004:	2000      	moveq	r0, #0
 8006006:	fab1 f381 	clz	r3, r1
 800600a:	bf08      	it	eq
 800600c:	3320      	addeq	r3, #32
 800600e:	f1a3 030b 	sub.w	r3, r3, #11
 8006012:	f1b3 0220 	subs.w	r2, r3, #32
 8006016:	da0c      	bge.n	8006032 <__adddf3+0x16e>
 8006018:	320c      	adds	r2, #12
 800601a:	dd08      	ble.n	800602e <__adddf3+0x16a>
 800601c:	f102 0c14 	add.w	ip, r2, #20
 8006020:	f1c2 020c 	rsb	r2, r2, #12
 8006024:	fa01 f00c 	lsl.w	r0, r1, ip
 8006028:	fa21 f102 	lsr.w	r1, r1, r2
 800602c:	e00c      	b.n	8006048 <__adddf3+0x184>
 800602e:	f102 0214 	add.w	r2, r2, #20
 8006032:	bfd8      	it	le
 8006034:	f1c2 0c20 	rsble	ip, r2, #32
 8006038:	fa01 f102 	lsl.w	r1, r1, r2
 800603c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8006040:	bfdc      	itt	le
 8006042:	ea41 010c 	orrle.w	r1, r1, ip
 8006046:	4090      	lslle	r0, r2
 8006048:	1ae4      	subs	r4, r4, r3
 800604a:	bfa2      	ittt	ge
 800604c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8006050:	4329      	orrge	r1, r5
 8006052:	bd30      	popge	{r4, r5, pc}
 8006054:	ea6f 0404 	mvn.w	r4, r4
 8006058:	3c1f      	subs	r4, #31
 800605a:	da1c      	bge.n	8006096 <__adddf3+0x1d2>
 800605c:	340c      	adds	r4, #12
 800605e:	dc0e      	bgt.n	800607e <__adddf3+0x1ba>
 8006060:	f104 0414 	add.w	r4, r4, #20
 8006064:	f1c4 0220 	rsb	r2, r4, #32
 8006068:	fa20 f004 	lsr.w	r0, r0, r4
 800606c:	fa01 f302 	lsl.w	r3, r1, r2
 8006070:	ea40 0003 	orr.w	r0, r0, r3
 8006074:	fa21 f304 	lsr.w	r3, r1, r4
 8006078:	ea45 0103 	orr.w	r1, r5, r3
 800607c:	bd30      	pop	{r4, r5, pc}
 800607e:	f1c4 040c 	rsb	r4, r4, #12
 8006082:	f1c4 0220 	rsb	r2, r4, #32
 8006086:	fa20 f002 	lsr.w	r0, r0, r2
 800608a:	fa01 f304 	lsl.w	r3, r1, r4
 800608e:	ea40 0003 	orr.w	r0, r0, r3
 8006092:	4629      	mov	r1, r5
 8006094:	bd30      	pop	{r4, r5, pc}
 8006096:	fa21 f004 	lsr.w	r0, r1, r4
 800609a:	4629      	mov	r1, r5
 800609c:	bd30      	pop	{r4, r5, pc}
 800609e:	f094 0f00 	teq	r4, #0
 80060a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80060a6:	bf06      	itte	eq
 80060a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80060ac:	3401      	addeq	r4, #1
 80060ae:	3d01      	subne	r5, #1
 80060b0:	e74e      	b.n	8005f50 <__adddf3+0x8c>
 80060b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80060b6:	bf18      	it	ne
 80060b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80060bc:	d029      	beq.n	8006112 <__adddf3+0x24e>
 80060be:	ea94 0f05 	teq	r4, r5
 80060c2:	bf08      	it	eq
 80060c4:	ea90 0f02 	teqeq	r0, r2
 80060c8:	d005      	beq.n	80060d6 <__adddf3+0x212>
 80060ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80060ce:	bf04      	itt	eq
 80060d0:	4619      	moveq	r1, r3
 80060d2:	4610      	moveq	r0, r2
 80060d4:	bd30      	pop	{r4, r5, pc}
 80060d6:	ea91 0f03 	teq	r1, r3
 80060da:	bf1e      	ittt	ne
 80060dc:	2100      	movne	r1, #0
 80060de:	2000      	movne	r0, #0
 80060e0:	bd30      	popne	{r4, r5, pc}
 80060e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80060e6:	d105      	bne.n	80060f4 <__adddf3+0x230>
 80060e8:	0040      	lsls	r0, r0, #1
 80060ea:	4149      	adcs	r1, r1
 80060ec:	bf28      	it	cs
 80060ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80060f2:	bd30      	pop	{r4, r5, pc}
 80060f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80060f8:	bf3c      	itt	cc
 80060fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80060fe:	bd30      	popcc	{r4, r5, pc}
 8006100:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006104:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8006108:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800610c:	f04f 0000 	mov.w	r0, #0
 8006110:	bd30      	pop	{r4, r5, pc}
 8006112:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8006116:	bf1a      	itte	ne
 8006118:	4619      	movne	r1, r3
 800611a:	4610      	movne	r0, r2
 800611c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8006120:	bf1c      	itt	ne
 8006122:	460b      	movne	r3, r1
 8006124:	4602      	movne	r2, r0
 8006126:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800612a:	bf06      	itte	eq
 800612c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8006130:	ea91 0f03 	teqeq	r1, r3
 8006134:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8006138:	bd30      	pop	{r4, r5, pc}
 800613a:	bf00      	nop

0800613c <__aeabi_ui2d>:
 800613c:	f090 0f00 	teq	r0, #0
 8006140:	bf04      	itt	eq
 8006142:	2100      	moveq	r1, #0
 8006144:	4770      	bxeq	lr
 8006146:	b530      	push	{r4, r5, lr}
 8006148:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800614c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006150:	f04f 0500 	mov.w	r5, #0
 8006154:	f04f 0100 	mov.w	r1, #0
 8006158:	e750      	b.n	8005ffc <__adddf3+0x138>
 800615a:	bf00      	nop

0800615c <__aeabi_i2d>:
 800615c:	f090 0f00 	teq	r0, #0
 8006160:	bf04      	itt	eq
 8006162:	2100      	moveq	r1, #0
 8006164:	4770      	bxeq	lr
 8006166:	b530      	push	{r4, r5, lr}
 8006168:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800616c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006170:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8006174:	bf48      	it	mi
 8006176:	4240      	negmi	r0, r0
 8006178:	f04f 0100 	mov.w	r1, #0
 800617c:	e73e      	b.n	8005ffc <__adddf3+0x138>
 800617e:	bf00      	nop

08006180 <__aeabi_f2d>:
 8006180:	0042      	lsls	r2, r0, #1
 8006182:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8006186:	ea4f 0131 	mov.w	r1, r1, rrx
 800618a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800618e:	bf1f      	itttt	ne
 8006190:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8006194:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8006198:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800619c:	4770      	bxne	lr
 800619e:	f092 0f00 	teq	r2, #0
 80061a2:	bf14      	ite	ne
 80061a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80061a8:	4770      	bxeq	lr
 80061aa:	b530      	push	{r4, r5, lr}
 80061ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80061b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80061b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80061b8:	e720      	b.n	8005ffc <__adddf3+0x138>
 80061ba:	bf00      	nop

080061bc <__aeabi_ul2d>:
 80061bc:	ea50 0201 	orrs.w	r2, r0, r1
 80061c0:	bf08      	it	eq
 80061c2:	4770      	bxeq	lr
 80061c4:	b530      	push	{r4, r5, lr}
 80061c6:	f04f 0500 	mov.w	r5, #0
 80061ca:	e00a      	b.n	80061e2 <__aeabi_l2d+0x16>

080061cc <__aeabi_l2d>:
 80061cc:	ea50 0201 	orrs.w	r2, r0, r1
 80061d0:	bf08      	it	eq
 80061d2:	4770      	bxeq	lr
 80061d4:	b530      	push	{r4, r5, lr}
 80061d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80061da:	d502      	bpl.n	80061e2 <__aeabi_l2d+0x16>
 80061dc:	4240      	negs	r0, r0
 80061de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80061e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80061e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80061ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80061ee:	f43f aedc 	beq.w	8005faa <__adddf3+0xe6>
 80061f2:	f04f 0203 	mov.w	r2, #3
 80061f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80061fa:	bf18      	it	ne
 80061fc:	3203      	addne	r2, #3
 80061fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8006202:	bf18      	it	ne
 8006204:	3203      	addne	r2, #3
 8006206:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800620a:	f1c2 0320 	rsb	r3, r2, #32
 800620e:	fa00 fc03 	lsl.w	ip, r0, r3
 8006212:	fa20 f002 	lsr.w	r0, r0, r2
 8006216:	fa01 fe03 	lsl.w	lr, r1, r3
 800621a:	ea40 000e 	orr.w	r0, r0, lr
 800621e:	fa21 f102 	lsr.w	r1, r1, r2
 8006222:	4414      	add	r4, r2
 8006224:	e6c1      	b.n	8005faa <__adddf3+0xe6>
 8006226:	bf00      	nop

08006228 <__gedf2>:
 8006228:	f04f 3cff 	mov.w	ip, #4294967295
 800622c:	e006      	b.n	800623c <__cmpdf2+0x4>
 800622e:	bf00      	nop

08006230 <__ledf2>:
 8006230:	f04f 0c01 	mov.w	ip, #1
 8006234:	e002      	b.n	800623c <__cmpdf2+0x4>
 8006236:	bf00      	nop

08006238 <__cmpdf2>:
 8006238:	f04f 0c01 	mov.w	ip, #1
 800623c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8006240:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006244:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006248:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800624c:	bf18      	it	ne
 800624e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8006252:	d01b      	beq.n	800628c <__cmpdf2+0x54>
 8006254:	b001      	add	sp, #4
 8006256:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800625a:	bf0c      	ite	eq
 800625c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8006260:	ea91 0f03 	teqne	r1, r3
 8006264:	bf02      	ittt	eq
 8006266:	ea90 0f02 	teqeq	r0, r2
 800626a:	2000      	moveq	r0, #0
 800626c:	4770      	bxeq	lr
 800626e:	f110 0f00 	cmn.w	r0, #0
 8006272:	ea91 0f03 	teq	r1, r3
 8006276:	bf58      	it	pl
 8006278:	4299      	cmppl	r1, r3
 800627a:	bf08      	it	eq
 800627c:	4290      	cmpeq	r0, r2
 800627e:	bf2c      	ite	cs
 8006280:	17d8      	asrcs	r0, r3, #31
 8006282:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8006286:	f040 0001 	orr.w	r0, r0, #1
 800628a:	4770      	bx	lr
 800628c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006290:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006294:	d102      	bne.n	800629c <__cmpdf2+0x64>
 8006296:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800629a:	d107      	bne.n	80062ac <__cmpdf2+0x74>
 800629c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80062a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80062a4:	d1d6      	bne.n	8006254 <__cmpdf2+0x1c>
 80062a6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80062aa:	d0d3      	beq.n	8006254 <__cmpdf2+0x1c>
 80062ac:	f85d 0b04 	ldr.w	r0, [sp], #4
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop

080062b4 <__aeabi_cdrcmple>:
 80062b4:	4684      	mov	ip, r0
 80062b6:	4610      	mov	r0, r2
 80062b8:	4662      	mov	r2, ip
 80062ba:	468c      	mov	ip, r1
 80062bc:	4619      	mov	r1, r3
 80062be:	4663      	mov	r3, ip
 80062c0:	e000      	b.n	80062c4 <__aeabi_cdcmpeq>
 80062c2:	bf00      	nop

080062c4 <__aeabi_cdcmpeq>:
 80062c4:	b501      	push	{r0, lr}
 80062c6:	f7ff ffb7 	bl	8006238 <__cmpdf2>
 80062ca:	2800      	cmp	r0, #0
 80062cc:	bf48      	it	mi
 80062ce:	f110 0f00 	cmnmi.w	r0, #0
 80062d2:	bd01      	pop	{r0, pc}

080062d4 <__aeabi_dcmpeq>:
 80062d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80062d8:	f7ff fff4 	bl	80062c4 <__aeabi_cdcmpeq>
 80062dc:	bf0c      	ite	eq
 80062de:	2001      	moveq	r0, #1
 80062e0:	2000      	movne	r0, #0
 80062e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80062e6:	bf00      	nop

080062e8 <__aeabi_dcmplt>:
 80062e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80062ec:	f7ff ffea 	bl	80062c4 <__aeabi_cdcmpeq>
 80062f0:	bf34      	ite	cc
 80062f2:	2001      	movcc	r0, #1
 80062f4:	2000      	movcs	r0, #0
 80062f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80062fa:	bf00      	nop

080062fc <__aeabi_dcmple>:
 80062fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006300:	f7ff ffe0 	bl	80062c4 <__aeabi_cdcmpeq>
 8006304:	bf94      	ite	ls
 8006306:	2001      	movls	r0, #1
 8006308:	2000      	movhi	r0, #0
 800630a:	f85d fb08 	ldr.w	pc, [sp], #8
 800630e:	bf00      	nop

08006310 <__aeabi_dcmpge>:
 8006310:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006314:	f7ff ffce 	bl	80062b4 <__aeabi_cdrcmple>
 8006318:	bf94      	ite	ls
 800631a:	2001      	movls	r0, #1
 800631c:	2000      	movhi	r0, #0
 800631e:	f85d fb08 	ldr.w	pc, [sp], #8
 8006322:	bf00      	nop

08006324 <__aeabi_dcmpgt>:
 8006324:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006328:	f7ff ffc4 	bl	80062b4 <__aeabi_cdrcmple>
 800632c:	bf34      	ite	cc
 800632e:	2001      	movcc	r0, #1
 8006330:	2000      	movcs	r0, #0
 8006332:	f85d fb08 	ldr.w	pc, [sp], #8
 8006336:	bf00      	nop

08006338 <__libc_init_array>:
 8006338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633a:	4f20      	ldr	r7, [pc, #128]	; (80063bc <__libc_init_array+0x84>)
 800633c:	4c20      	ldr	r4, [pc, #128]	; (80063c0 <__libc_init_array+0x88>)
 800633e:	1b38      	subs	r0, r7, r4
 8006340:	1087      	asrs	r7, r0, #2
 8006342:	d017      	beq.n	8006374 <__libc_init_array+0x3c>
 8006344:	1e7a      	subs	r2, r7, #1
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	2501      	movs	r5, #1
 800634a:	f002 0601 	and.w	r6, r2, #1
 800634e:	4798      	blx	r3
 8006350:	42af      	cmp	r7, r5
 8006352:	d00f      	beq.n	8006374 <__libc_init_array+0x3c>
 8006354:	b12e      	cbz	r6, 8006362 <__libc_init_array+0x2a>
 8006356:	f854 1f04 	ldr.w	r1, [r4, #4]!
 800635a:	2502      	movs	r5, #2
 800635c:	4788      	blx	r1
 800635e:	42af      	cmp	r7, r5
 8006360:	d008      	beq.n	8006374 <__libc_init_array+0x3c>
 8006362:	6860      	ldr	r0, [r4, #4]
 8006364:	4780      	blx	r0
 8006366:	3502      	adds	r5, #2
 8006368:	68a2      	ldr	r2, [r4, #8]
 800636a:	1d26      	adds	r6, r4, #4
 800636c:	4790      	blx	r2
 800636e:	3408      	adds	r4, #8
 8006370:	42af      	cmp	r7, r5
 8006372:	d1f6      	bne.n	8006362 <__libc_init_array+0x2a>
 8006374:	4f13      	ldr	r7, [pc, #76]	; (80063c4 <__libc_init_array+0x8c>)
 8006376:	4c14      	ldr	r4, [pc, #80]	; (80063c8 <__libc_init_array+0x90>)
 8006378:	f7fc fc84 	bl	8002c84 <_init>
 800637c:	1b3b      	subs	r3, r7, r4
 800637e:	109f      	asrs	r7, r3, #2
 8006380:	d018      	beq.n	80063b4 <__libc_init_array+0x7c>
 8006382:	1e7d      	subs	r5, r7, #1
 8006384:	6821      	ldr	r1, [r4, #0]
 8006386:	f005 0601 	and.w	r6, r5, #1
 800638a:	2501      	movs	r5, #1
 800638c:	4788      	blx	r1
 800638e:	42af      	cmp	r7, r5
 8006390:	d011      	beq.n	80063b6 <__libc_init_array+0x7e>
 8006392:	b12e      	cbz	r6, 80063a0 <__libc_init_array+0x68>
 8006394:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8006398:	2502      	movs	r5, #2
 800639a:	4780      	blx	r0
 800639c:	42af      	cmp	r7, r5
 800639e:	d00b      	beq.n	80063b8 <__libc_init_array+0x80>
 80063a0:	6862      	ldr	r2, [r4, #4]
 80063a2:	4790      	blx	r2
 80063a4:	3502      	adds	r5, #2
 80063a6:	68a3      	ldr	r3, [r4, #8]
 80063a8:	1d26      	adds	r6, r4, #4
 80063aa:	4798      	blx	r3
 80063ac:	3408      	adds	r4, #8
 80063ae:	42af      	cmp	r7, r5
 80063b0:	d1f6      	bne.n	80063a0 <__libc_init_array+0x68>
 80063b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063ba:	bf00      	nop
 80063bc:	0800d160 	.word	0x0800d160
 80063c0:	0800d160 	.word	0x0800d160
 80063c4:	0800d160 	.word	0x0800d160
 80063c8:	0800d160 	.word	0x0800d160

080063cc <memcpy>:
 80063cc:	2a0f      	cmp	r2, #15
 80063ce:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80063d2:	f240 8095 	bls.w	8006500 <memcpy+0x134>
 80063d6:	ea41 0300 	orr.w	r3, r1, r0
 80063da:	079b      	lsls	r3, r3, #30
 80063dc:	f040 8092 	bne.w	8006504 <memcpy+0x138>
 80063e0:	680c      	ldr	r4, [r1, #0]
 80063e2:	6004      	str	r4, [r0, #0]
 80063e4:	684d      	ldr	r5, [r1, #4]
 80063e6:	6045      	str	r5, [r0, #4]
 80063e8:	688e      	ldr	r6, [r1, #8]
 80063ea:	f1a2 0310 	sub.w	r3, r2, #16
 80063ee:	6086      	str	r6, [r0, #8]
 80063f0:	68cc      	ldr	r4, [r1, #12]
 80063f2:	461d      	mov	r5, r3
 80063f4:	2d0f      	cmp	r5, #15
 80063f6:	60c4      	str	r4, [r0, #12]
 80063f8:	f3c3 1600 	ubfx	r6, r3, #4, #1
 80063fc:	f101 0410 	add.w	r4, r1, #16
 8006400:	f100 0310 	add.w	r3, r0, #16
 8006404:	d922      	bls.n	800644c <memcpy+0x80>
 8006406:	b166      	cbz	r6, 8006422 <memcpy+0x56>
 8006408:	6826      	ldr	r6, [r4, #0]
 800640a:	601e      	str	r6, [r3, #0]
 800640c:	6866      	ldr	r6, [r4, #4]
 800640e:	605e      	str	r6, [r3, #4]
 8006410:	68a6      	ldr	r6, [r4, #8]
 8006412:	609e      	str	r6, [r3, #8]
 8006414:	68e6      	ldr	r6, [r4, #12]
 8006416:	3d10      	subs	r5, #16
 8006418:	60de      	str	r6, [r3, #12]
 800641a:	3410      	adds	r4, #16
 800641c:	3310      	adds	r3, #16
 800641e:	2d0f      	cmp	r5, #15
 8006420:	d914      	bls.n	800644c <memcpy+0x80>
 8006422:	6826      	ldr	r6, [r4, #0]
 8006424:	601e      	str	r6, [r3, #0]
 8006426:	6866      	ldr	r6, [r4, #4]
 8006428:	605e      	str	r6, [r3, #4]
 800642a:	68a6      	ldr	r6, [r4, #8]
 800642c:	609e      	str	r6, [r3, #8]
 800642e:	68e6      	ldr	r6, [r4, #12]
 8006430:	60de      	str	r6, [r3, #12]
 8006432:	6926      	ldr	r6, [r4, #16]
 8006434:	611e      	str	r6, [r3, #16]
 8006436:	6966      	ldr	r6, [r4, #20]
 8006438:	615e      	str	r6, [r3, #20]
 800643a:	69a6      	ldr	r6, [r4, #24]
 800643c:	619e      	str	r6, [r3, #24]
 800643e:	69e6      	ldr	r6, [r4, #28]
 8006440:	3d20      	subs	r5, #32
 8006442:	61de      	str	r6, [r3, #28]
 8006444:	3420      	adds	r4, #32
 8006446:	3320      	adds	r3, #32
 8006448:	2d0f      	cmp	r5, #15
 800644a:	d8ea      	bhi.n	8006422 <memcpy+0x56>
 800644c:	f1a2 0310 	sub.w	r3, r2, #16
 8006450:	f023 040f 	bic.w	r4, r3, #15
 8006454:	f002 030f 	and.w	r3, r2, #15
 8006458:	3410      	adds	r4, #16
 800645a:	2b03      	cmp	r3, #3
 800645c:	eb00 0804 	add.w	r8, r0, r4
 8006460:	4421      	add	r1, r4
 8006462:	d951      	bls.n	8006508 <memcpy+0x13c>
 8006464:	f1a3 0904 	sub.w	r9, r3, #4
 8006468:	460b      	mov	r3, r1
 800646a:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800646e:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 8006472:	f853 6b04 	ldr.w	r6, [r3], #4
 8006476:	ebc1 050c 	rsb	r5, r1, ip
 800647a:	4644      	mov	r4, r8
 800647c:	f10c 0c04 	add.w	ip, ip, #4
 8006480:	4563      	cmp	r3, ip
 8006482:	f844 6b04 	str.w	r6, [r4], #4
 8006486:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800648a:	d012      	beq.n	80064b2 <memcpy+0xe6>
 800648c:	b12d      	cbz	r5, 800649a <memcpy+0xce>
 800648e:	f853 5b04 	ldr.w	r5, [r3], #4
 8006492:	4563      	cmp	r3, ip
 8006494:	f844 5b04 	str.w	r5, [r4], #4
 8006498:	d00b      	beq.n	80064b2 <memcpy+0xe6>
 800649a:	461e      	mov	r6, r3
 800649c:	4625      	mov	r5, r4
 800649e:	f856 7b04 	ldr.w	r7, [r6], #4
 80064a2:	f845 7b04 	str.w	r7, [r5], #4
 80064a6:	685f      	ldr	r7, [r3, #4]
 80064a8:	1d33      	adds	r3, r6, #4
 80064aa:	6067      	str	r7, [r4, #4]
 80064ac:	1d2c      	adds	r4, r5, #4
 80064ae:	4563      	cmp	r3, ip
 80064b0:	d1f3      	bne.n	800649a <memcpy+0xce>
 80064b2:	f109 0301 	add.w	r3, r9, #1
 80064b6:	009c      	lsls	r4, r3, #2
 80064b8:	1909      	adds	r1, r1, r4
 80064ba:	f002 0203 	and.w	r2, r2, #3
 80064be:	4444      	add	r4, r8
 80064c0:	b1da      	cbz	r2, 80064fa <memcpy+0x12e>
 80064c2:	4623      	mov	r3, r4
 80064c4:	780d      	ldrb	r5, [r1, #0]
 80064c6:	f803 5b01 	strb.w	r5, [r3], #1
 80064ca:	18a2      	adds	r2, r4, r2
 80064cc:	43e4      	mvns	r4, r4
 80064ce:	1914      	adds	r4, r2, r4
 80064d0:	4293      	cmp	r3, r2
 80064d2:	f004 0401 	and.w	r4, r4, #1
 80064d6:	d010      	beq.n	80064fa <memcpy+0x12e>
 80064d8:	b12c      	cbz	r4, 80064e6 <memcpy+0x11a>
 80064da:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80064de:	f803 4b01 	strb.w	r4, [r3], #1
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d009      	beq.n	80064fa <memcpy+0x12e>
 80064e6:	784d      	ldrb	r5, [r1, #1]
 80064e8:	461c      	mov	r4, r3
 80064ea:	f804 5b01 	strb.w	r5, [r4], #1
 80064ee:	788d      	ldrb	r5, [r1, #2]
 80064f0:	705d      	strb	r5, [r3, #1]
 80064f2:	1c63      	adds	r3, r4, #1
 80064f4:	3102      	adds	r1, #2
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d1f5      	bne.n	80064e6 <memcpy+0x11a>
 80064fa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80064fe:	4770      	bx	lr
 8006500:	4604      	mov	r4, r0
 8006502:	e7dd      	b.n	80064c0 <memcpy+0xf4>
 8006504:	4604      	mov	r4, r0
 8006506:	e7dc      	b.n	80064c2 <memcpy+0xf6>
 8006508:	4644      	mov	r4, r8
 800650a:	461a      	mov	r2, r3
 800650c:	e7d8      	b.n	80064c0 <memcpy+0xf4>
 800650e:	bf00      	nop

08006510 <_sprintf_r>:
 8006510:	b40c      	push	{r2, r3}
 8006512:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006514:	b09d      	sub	sp, #116	; 0x74
 8006516:	ac22      	add	r4, sp, #136	; 0x88
 8006518:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800651c:	f854 2b04 	ldr.w	r2, [r4], #4
 8006520:	9102      	str	r1, [sp, #8]
 8006522:	460e      	mov	r6, r1
 8006524:	4623      	mov	r3, r4
 8006526:	9504      	str	r5, [sp, #16]
 8006528:	9507      	str	r5, [sp, #28]
 800652a:	a902      	add	r1, sp, #8
 800652c:	f44f 7702 	mov.w	r7, #520	; 0x208
 8006530:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8006534:	f8ad 7014 	strh.w	r7, [sp, #20]
 8006538:	9606      	str	r6, [sp, #24]
 800653a:	f8ad 5016 	strh.w	r5, [sp, #22]
 800653e:	9401      	str	r4, [sp, #4]
 8006540:	f000 f860 	bl	8006604 <_svfprintf_r>
 8006544:	9b02      	ldr	r3, [sp, #8]
 8006546:	2200      	movs	r2, #0
 8006548:	701a      	strb	r2, [r3, #0]
 800654a:	b01d      	add	sp, #116	; 0x74
 800654c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8006550:	b002      	add	sp, #8
 8006552:	4770      	bx	lr

08006554 <sprintf>:
 8006554:	b40e      	push	{r1, r2, r3}
 8006556:	b570      	push	{r4, r5, r6, lr}
 8006558:	b09d      	sub	sp, #116	; 0x74
 800655a:	ac21      	add	r4, sp, #132	; 0x84
 800655c:	f641 5350 	movw	r3, #7504	; 0x1d50
 8006560:	f854 2b04 	ldr.w	r2, [r4], #4
 8006564:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006568:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800656c:	f44f 7102 	mov.w	r1, #520	; 0x208
 8006570:	4606      	mov	r6, r0
 8006572:	f8ad 1014 	strh.w	r1, [sp, #20]
 8006576:	9504      	str	r5, [sp, #16]
 8006578:	9507      	str	r5, [sp, #28]
 800657a:	6818      	ldr	r0, [r3, #0]
 800657c:	9602      	str	r6, [sp, #8]
 800657e:	4623      	mov	r3, r4
 8006580:	a902      	add	r1, sp, #8
 8006582:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8006586:	9606      	str	r6, [sp, #24]
 8006588:	f8ad 5016 	strh.w	r5, [sp, #22]
 800658c:	9401      	str	r4, [sp, #4]
 800658e:	f000 f839 	bl	8006604 <_svfprintf_r>
 8006592:	9b02      	ldr	r3, [sp, #8]
 8006594:	2200      	movs	r2, #0
 8006596:	701a      	strb	r2, [r3, #0]
 8006598:	b01d      	add	sp, #116	; 0x74
 800659a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800659e:	b003      	add	sp, #12
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop

080065a4 <strlen>:
 80065a4:	f020 0103 	bic.w	r1, r0, #3
 80065a8:	f010 0003 	ands.w	r0, r0, #3
 80065ac:	f1c0 0000 	rsb	r0, r0, #0
 80065b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80065b4:	f100 0c04 	add.w	ip, r0, #4
 80065b8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80065bc:	f06f 0200 	mvn.w	r2, #0
 80065c0:	bf1c      	itt	ne
 80065c2:	fa22 f20c 	lsrne.w	r2, r2, ip
 80065c6:	4313      	orrne	r3, r2
 80065c8:	f04f 0c01 	mov.w	ip, #1
 80065cc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80065d0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80065d4:	eba3 020c 	sub.w	r2, r3, ip
 80065d8:	ea22 0203 	bic.w	r2, r2, r3
 80065dc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80065e0:	bf04      	itt	eq
 80065e2:	f851 3b04 	ldreq.w	r3, [r1], #4
 80065e6:	3004      	addeq	r0, #4
 80065e8:	d0f4      	beq.n	80065d4 <strlen+0x30>
 80065ea:	f013 0fff 	tst.w	r3, #255	; 0xff
 80065ee:	bf1f      	itttt	ne
 80065f0:	3001      	addne	r0, #1
 80065f2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80065f6:	3001      	addne	r0, #1
 80065f8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80065fc:	bf18      	it	ne
 80065fe:	3001      	addne	r0, #1
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop

08006604 <_svfprintf_r>:
 8006604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006608:	b0c3      	sub	sp, #268	; 0x10c
 800660a:	4614      	mov	r4, r2
 800660c:	910a      	str	r1, [sp, #40]	; 0x28
 800660e:	9310      	str	r3, [sp, #64]	; 0x40
 8006610:	900c      	str	r0, [sp, #48]	; 0x30
 8006612:	f003 f83d 	bl	8009690 <_localeconv_r>
 8006616:	6800      	ldr	r0, [r0, #0]
 8006618:	9013      	str	r0, [sp, #76]	; 0x4c
 800661a:	f7ff ffc3 	bl	80065a4 <strlen>
 800661e:	9015      	str	r0, [sp, #84]	; 0x54
 8006620:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006622:	8983      	ldrh	r3, [r0, #12]
 8006624:	f003 0180 	and.w	r1, r3, #128	; 0x80
 8006628:	b20a      	sxth	r2, r1
 800662a:	2000      	movs	r0, #0
 800662c:	2100      	movs	r1, #0
 800662e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8006632:	b122      	cbz	r2, 800663e <_svfprintf_r+0x3a>
 8006634:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006636:	6903      	ldr	r3, [r0, #16]
 8006638:	2b00      	cmp	r3, #0
 800663a:	f001 82c4 	beq.w	8007bc6 <_svfprintf_r+0x15c2>
 800663e:	2000      	movs	r0, #0
 8006640:	ab32      	add	r3, sp, #200	; 0xc8
 8006642:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 8006b40 <_svfprintf_r+0x53c>
 8006646:	9011      	str	r0, [sp, #68]	; 0x44
 8006648:	9307      	str	r3, [sp, #28]
 800664a:	9325      	str	r3, [sp, #148]	; 0x94
 800664c:	9027      	str	r0, [sp, #156]	; 0x9c
 800664e:	9026      	str	r0, [sp, #152]	; 0x98
 8006650:	46a2      	mov	sl, r4
 8006652:	9018      	str	r0, [sp, #96]	; 0x60
 8006654:	9019      	str	r0, [sp, #100]	; 0x64
 8006656:	900f      	str	r0, [sp, #60]	; 0x3c
 8006658:	461e      	mov	r6, r3
 800665a:	f89a 4000 	ldrb.w	r4, [sl]
 800665e:	2c00      	cmp	r4, #0
 8006660:	f000 819c 	beq.w	800699c <_svfprintf_r+0x398>
 8006664:	2c25      	cmp	r4, #37	; 0x25
 8006666:	f000 8199 	beq.w	800699c <_svfprintf_r+0x398>
 800666a:	f10a 0501 	add.w	r5, sl, #1
 800666e:	e001      	b.n	8006674 <_svfprintf_r+0x70>
 8006670:	2925      	cmp	r1, #37	; 0x25
 8006672:	d004      	beq.n	800667e <_svfprintf_r+0x7a>
 8006674:	462c      	mov	r4, r5
 8006676:	3501      	adds	r5, #1
 8006678:	7821      	ldrb	r1, [r4, #0]
 800667a:	2900      	cmp	r1, #0
 800667c:	d1f8      	bne.n	8006670 <_svfprintf_r+0x6c>
 800667e:	ebca 0504 	rsb	r5, sl, r4
 8006682:	b17d      	cbz	r5, 80066a4 <_svfprintf_r+0xa0>
 8006684:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006686:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8006688:	f8c6 a000 	str.w	sl, [r6]
 800668c:	1c59      	adds	r1, r3, #1
 800668e:	1950      	adds	r0, r2, r5
 8006690:	2907      	cmp	r1, #7
 8006692:	6075      	str	r5, [r6, #4]
 8006694:	9027      	str	r0, [sp, #156]	; 0x9c
 8006696:	9126      	str	r1, [sp, #152]	; 0x98
 8006698:	f300 8164 	bgt.w	8006964 <_svfprintf_r+0x360>
 800669c:	3608      	adds	r6, #8
 800669e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80066a0:	1950      	adds	r0, r2, r5
 80066a2:	900f      	str	r0, [sp, #60]	; 0x3c
 80066a4:	7823      	ldrb	r3, [r4, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f000 8164 	beq.w	8006974 <_svfprintf_r+0x370>
 80066ac:	2200      	movs	r2, #0
 80066ae:	f04f 31ff 	mov.w	r1, #4294967295
 80066b2:	f894 8001 	ldrb.w	r8, [r4, #1]
 80066b6:	9109      	str	r1, [sp, #36]	; 0x24
 80066b8:	920d      	str	r2, [sp, #52]	; 0x34
 80066ba:	f104 0a01 	add.w	sl, r4, #1
 80066be:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 80066c2:	9208      	str	r2, [sp, #32]
 80066c4:	2020      	movs	r0, #32
 80066c6:	212b      	movs	r1, #43	; 0x2b
 80066c8:	f10a 0a01 	add.w	sl, sl, #1
 80066cc:	f1a8 0320 	sub.w	r3, r8, #32
 80066d0:	2b58      	cmp	r3, #88	; 0x58
 80066d2:	f200 82b9 	bhi.w	8006c48 <_svfprintf_r+0x644>
 80066d6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80066da:	01fb      	.short	0x01fb
 80066dc:	02b702b7 	.word	0x02b702b7
 80066e0:	02b70205 	.word	0x02b70205
 80066e4:	02b702b7 	.word	0x02b702b7
 80066e8:	02b702b7 	.word	0x02b702b7
 80066ec:	01b202b7 	.word	0x01b202b7
 80066f0:	02b7024e 	.word	0x02b7024e
 80066f4:	020c013e 	.word	0x020c013e
 80066f8:	02c502b7 	.word	0x02c502b7
 80066fc:	02cc02cc 	.word	0x02cc02cc
 8006700:	02cc02cc 	.word	0x02cc02cc
 8006704:	02cc02cc 	.word	0x02cc02cc
 8006708:	02cc02cc 	.word	0x02cc02cc
 800670c:	02b702cc 	.word	0x02b702cc
 8006710:	02b702b7 	.word	0x02b702b7
 8006714:	02b702b7 	.word	0x02b702b7
 8006718:	02b702b7 	.word	0x02b702b7
 800671c:	02b702b7 	.word	0x02b702b7
 8006720:	008402b7 	.word	0x008402b7
 8006724:	02b70180 	.word	0x02b70180
 8006728:	02b70180 	.word	0x02b70180
 800672c:	02b702b7 	.word	0x02b702b7
 8006730:	024702b7 	.word	0x024702b7
 8006734:	02b702b7 	.word	0x02b702b7
 8006738:	02b7006d 	.word	0x02b7006d
 800673c:	02b702b7 	.word	0x02b702b7
 8006740:	02b702b7 	.word	0x02b702b7
 8006744:	02b70059 	.word	0x02b70059
 8006748:	01dd02b7 	.word	0x01dd02b7
 800674c:	02b702b7 	.word	0x02b702b7
 8006750:	02b702b7 	.word	0x02b702b7
 8006754:	02b702b7 	.word	0x02b702b7
 8006758:	02b702b7 	.word	0x02b702b7
 800675c:	02b702b7 	.word	0x02b702b7
 8006760:	00880235 	.word	0x00880235
 8006764:	01800180 	.word	0x01800180
 8006768:	02870180 	.word	0x02870180
 800676c:	02b70088 	.word	0x02b70088
 8006770:	02ab02b7 	.word	0x02ab02b7
 8006774:	025302b7 	.word	0x025302b7
 8006778:	028e0071 	.word	0x028e0071
 800677c:	02b702a4 	.word	0x02b702a4
 8006780:	02b70261 	.word	0x02b70261
 8006784:	02b7005d 	.word	0x02b7005d
 8006788:	01bd02b7 	.word	0x01bd02b7
 800678c:	9d08      	ldr	r5, [sp, #32]
 800678e:	f045 0410 	orr.w	r4, r5, #16
 8006792:	9408      	str	r4, [sp, #32]
 8006794:	9b08      	ldr	r3, [sp, #32]
 8006796:	069d      	lsls	r5, r3, #26
 8006798:	f100 818f 	bmi.w	8006aba <_svfprintf_r+0x4b6>
 800679c:	9908      	ldr	r1, [sp, #32]
 800679e:	06cc      	lsls	r4, r1, #27
 80067a0:	f141 8092 	bpl.w	80078c8 <_svfprintf_r+0x12c4>
 80067a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80067a6:	6815      	ldr	r5, [r2, #0]
 80067a8:	1d17      	adds	r7, r2, #4
 80067aa:	462c      	mov	r4, r5
 80067ac:	9710      	str	r7, [sp, #64]	; 0x40
 80067ae:	2500      	movs	r5, #0
 80067b0:	2301      	movs	r3, #1
 80067b2:	e012      	b.n	80067da <_svfprintf_r+0x1d6>
 80067b4:	9a08      	ldr	r2, [sp, #32]
 80067b6:	f042 0510 	orr.w	r5, r2, #16
 80067ba:	9508      	str	r5, [sp, #32]
 80067bc:	9f08      	ldr	r7, [sp, #32]
 80067be:	f017 0320 	ands.w	r3, r7, #32
 80067c2:	f040 80ff 	bne.w	80069c4 <_svfprintf_r+0x3c0>
 80067c6:	9c08      	ldr	r4, [sp, #32]
 80067c8:	f014 0010 	ands.w	r0, r4, #16
 80067cc:	f001 806e 	beq.w	80078ac <_svfprintf_r+0x12a8>
 80067d0:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80067d2:	1d3a      	adds	r2, r7, #4
 80067d4:	683c      	ldr	r4, [r7, #0]
 80067d6:	9210      	str	r2, [sp, #64]	; 0x40
 80067d8:	2500      	movs	r5, #0
 80067da:	2700      	movs	r7, #0
 80067dc:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 80067e0:	e017      	b.n	8006812 <_svfprintf_r+0x20e>
 80067e2:	9d08      	ldr	r5, [sp, #32]
 80067e4:	f045 0310 	orr.w	r3, r5, #16
 80067e8:	9308      	str	r3, [sp, #32]
 80067ea:	9f08      	ldr	r7, [sp, #32]
 80067ec:	06bf      	lsls	r7, r7, #26
 80067ee:	f140 80d7 	bpl.w	80069a0 <_svfprintf_r+0x39c>
 80067f2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80067f4:	1deb      	adds	r3, r5, #7
 80067f6:	f023 0007 	bic.w	r0, r3, #7
 80067fa:	e9d0 2300 	ldrd	r2, r3, [r0]
 80067fe:	3008      	adds	r0, #8
 8006800:	9010      	str	r0, [sp, #64]	; 0x40
 8006802:	4614      	mov	r4, r2
 8006804:	461d      	mov	r5, r3
 8006806:	2a00      	cmp	r2, #0
 8006808:	f173 0000 	sbcs.w	r0, r3, #0
 800680c:	f2c0 8733 	blt.w	8007676 <_svfprintf_r+0x1072>
 8006810:	2301      	movs	r3, #1
 8006812:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006814:	2900      	cmp	r1, #0
 8006816:	db03      	blt.n	8006820 <_svfprintf_r+0x21c>
 8006818:	9f08      	ldr	r7, [sp, #32]
 800681a:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 800681e:	9008      	str	r0, [sp, #32]
 8006820:	ea54 0205 	orrs.w	r2, r4, r5
 8006824:	f040 83f1 	bne.w	800700a <_svfprintf_r+0xa06>
 8006828:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800682a:	2a00      	cmp	r2, #0
 800682c:	f040 83ed 	bne.w	800700a <_svfprintf_r+0xa06>
 8006830:	2b00      	cmp	r3, #0
 8006832:	f040 8657 	bne.w	80074e4 <_svfprintf_r+0xee0>
 8006836:	9b08      	ldr	r3, [sp, #32]
 8006838:	07d9      	lsls	r1, r3, #31
 800683a:	f141 800c 	bpl.w	8007856 <_svfprintf_r+0x1252>
 800683e:	af42      	add	r7, sp, #264	; 0x108
 8006840:	2030      	movs	r0, #48	; 0x30
 8006842:	f807 0d41 	strb.w	r0, [r7, #-65]!
 8006846:	9a07      	ldr	r2, [sp, #28]
 8006848:	1bd4      	subs	r4, r2, r7
 800684a:	940e      	str	r4, [sp, #56]	; 0x38
 800684c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800684e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006850:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8006854:	9412      	str	r4, [sp, #72]	; 0x48
 8006856:	42a0      	cmp	r0, r4
 8006858:	bfb8      	it	lt
 800685a:	4620      	movlt	r0, r4
 800685c:	2200      	movs	r2, #0
 800685e:	900b      	str	r0, [sp, #44]	; 0x2c
 8006860:	9214      	str	r2, [sp, #80]	; 0x50
 8006862:	b113      	cbz	r3, 800686a <_svfprintf_r+0x266>
 8006864:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006866:	1c59      	adds	r1, r3, #1
 8006868:	910b      	str	r1, [sp, #44]	; 0x2c
 800686a:	9b08      	ldr	r3, [sp, #32]
 800686c:	f013 0002 	ands.w	r0, r3, #2
 8006870:	9009      	str	r0, [sp, #36]	; 0x24
 8006872:	d002      	beq.n	800687a <_svfprintf_r+0x276>
 8006874:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006876:	1c8c      	adds	r4, r1, #2
 8006878:	940b      	str	r4, [sp, #44]	; 0x2c
 800687a:	9a08      	ldr	r2, [sp, #32]
 800687c:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 8006880:	f040 8228 	bne.w	8006cd4 <_svfprintf_r+0x6d0>
 8006884:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006886:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006888:	1aed      	subs	r5, r5, r3
 800688a:	2d00      	cmp	r5, #0
 800688c:	f340 8222 	ble.w	8006cd4 <_svfprintf_r+0x6d0>
 8006890:	2d10      	cmp	r5, #16
 8006892:	f341 8206 	ble.w	8007ca2 <_svfprintf_r+0x169e>
 8006896:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8006898:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800689a:	49a4      	ldr	r1, [pc, #656]	; (8006b2c <_svfprintf_r+0x528>)
 800689c:	2410      	movs	r4, #16
 800689e:	6031      	str	r1, [r6, #0]
 80068a0:	911a      	str	r1, [sp, #104]	; 0x68
 80068a2:	1911      	adds	r1, r2, r4
 80068a4:	1c5a      	adds	r2, r3, #1
 80068a6:	f1a5 0e11 	sub.w	lr, r5, #17
 80068aa:	2a07      	cmp	r2, #7
 80068ac:	6074      	str	r4, [r6, #4]
 80068ae:	f3ce 1300 	ubfx	r3, lr, #4, #1
 80068b2:	9127      	str	r1, [sp, #156]	; 0x9c
 80068b4:	9226      	str	r2, [sp, #152]	; 0x98
 80068b6:	f300 8570 	bgt.w	800739a <_svfprintf_r+0xd96>
 80068ba:	3608      	adds	r6, #8
 80068bc:	3d10      	subs	r5, #16
 80068be:	2d10      	cmp	r5, #16
 80068c0:	f340 81fc 	ble.w	8006cbc <_svfprintf_r+0x6b8>
 80068c4:	b18b      	cbz	r3, 80068ea <_svfprintf_r+0x2e6>
 80068c6:	3201      	adds	r2, #1
 80068c8:	f24d 3378 	movw	r3, #54136	; 0xd378
 80068cc:	3110      	adds	r1, #16
 80068ce:	f6c0 0300 	movt	r3, #2048	; 0x800
 80068d2:	2a07      	cmp	r2, #7
 80068d4:	e886 0018 	stmia.w	r6, {r3, r4}
 80068d8:	9127      	str	r1, [sp, #156]	; 0x9c
 80068da:	9226      	str	r2, [sp, #152]	; 0x98
 80068dc:	f300 856c 	bgt.w	80073b8 <_svfprintf_r+0xdb4>
 80068e0:	3608      	adds	r6, #8
 80068e2:	3d10      	subs	r5, #16
 80068e4:	2d10      	cmp	r5, #16
 80068e6:	f340 81e9 	ble.w	8006cbc <_svfprintf_r+0x6b8>
 80068ea:	4633      	mov	r3, r6
 80068ec:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 80068f0:	462e      	mov	r6, r5
 80068f2:	46bb      	mov	fp, r7
 80068f4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80068f6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80068f8:	e013      	b.n	8006922 <_svfprintf_r+0x31e>
 80068fa:	3308      	adds	r3, #8
 80068fc:	3201      	adds	r2, #1
 80068fe:	f24d 3078 	movw	r0, #54136	; 0xd378
 8006902:	3110      	adds	r1, #16
 8006904:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006908:	3e10      	subs	r6, #16
 800690a:	2a07      	cmp	r2, #7
 800690c:	e883 0011 	stmia.w	r3, {r0, r4}
 8006910:	9127      	str	r1, [sp, #156]	; 0x9c
 8006912:	9226      	str	r2, [sp, #152]	; 0x98
 8006914:	f300 81be 	bgt.w	8006c94 <_svfprintf_r+0x690>
 8006918:	3e10      	subs	r6, #16
 800691a:	3308      	adds	r3, #8
 800691c:	2e10      	cmp	r6, #16
 800691e:	f340 81c8 	ble.w	8006cb2 <_svfprintf_r+0x6ae>
 8006922:	3201      	adds	r2, #1
 8006924:	f24d 3078 	movw	r0, #54136	; 0xd378
 8006928:	3110      	adds	r1, #16
 800692a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800692e:	2a07      	cmp	r2, #7
 8006930:	e883 0011 	stmia.w	r3, {r0, r4}
 8006934:	9127      	str	r1, [sp, #156]	; 0x9c
 8006936:	9226      	str	r2, [sp, #152]	; 0x98
 8006938:	dddf      	ble.n	80068fa <_svfprintf_r+0x2f6>
 800693a:	4638      	mov	r0, r7
 800693c:	4629      	mov	r1, r5
 800693e:	aa25      	add	r2, sp, #148	; 0x94
 8006940:	f004 fa5a 	bl	800adf8 <__ssprint_r>
 8006944:	b9e8      	cbnz	r0, 8006982 <_svfprintf_r+0x37e>
 8006946:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006948:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800694a:	ab32      	add	r3, sp, #200	; 0xc8
 800694c:	e7d6      	b.n	80068fc <_svfprintf_r+0x2f8>
 800694e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006950:	9310      	str	r3, [sp, #64]	; 0x40
 8006952:	4252      	negs	r2, r2
 8006954:	920d      	str	r2, [sp, #52]	; 0x34
 8006956:	9b08      	ldr	r3, [sp, #32]
 8006958:	f043 0204 	orr.w	r2, r3, #4
 800695c:	9208      	str	r2, [sp, #32]
 800695e:	f89a 8000 	ldrb.w	r8, [sl]
 8006962:	e6b1      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006964:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006966:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006968:	aa25      	add	r2, sp, #148	; 0x94
 800696a:	f004 fa45 	bl	800adf8 <__ssprint_r>
 800696e:	b940      	cbnz	r0, 8006982 <_svfprintf_r+0x37e>
 8006970:	ae32      	add	r6, sp, #200	; 0xc8
 8006972:	e694      	b.n	800669e <_svfprintf_r+0x9a>
 8006974:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006976:	b123      	cbz	r3, 8006982 <_svfprintf_r+0x37e>
 8006978:	980c      	ldr	r0, [sp, #48]	; 0x30
 800697a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800697c:	aa25      	add	r2, sp, #148	; 0x94
 800697e:	f004 fa3b 	bl	800adf8 <__ssprint_r>
 8006982:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006984:	8981      	ldrh	r1, [r0, #12]
 8006986:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006988:	f001 0240 	and.w	r2, r1, #64	; 0x40
 800698c:	b213      	sxth	r3, r2
 800698e:	2b00      	cmp	r3, #0
 8006990:	bf18      	it	ne
 8006992:	f04f 30ff 	movne.w	r0, #4294967295
 8006996:	b043      	add	sp, #268	; 0x10c
 8006998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800699c:	4654      	mov	r4, sl
 800699e:	e681      	b.n	80066a4 <_svfprintf_r+0xa0>
 80069a0:	9808      	ldr	r0, [sp, #32]
 80069a2:	06c5      	lsls	r5, r0, #27
 80069a4:	f100 865b 	bmi.w	800765e <_svfprintf_r+0x105a>
 80069a8:	9908      	ldr	r1, [sp, #32]
 80069aa:	064c      	lsls	r4, r1, #25
 80069ac:	f140 8657 	bpl.w	800765e <_svfprintf_r+0x105a>
 80069b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80069b2:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80069b4:	f9b2 4000 	ldrsh.w	r4, [r2]
 80069b8:	1d38      	adds	r0, r7, #4
 80069ba:	17e5      	asrs	r5, r4, #31
 80069bc:	4622      	mov	r2, r4
 80069be:	462b      	mov	r3, r5
 80069c0:	9010      	str	r0, [sp, #64]	; 0x40
 80069c2:	e720      	b.n	8006806 <_svfprintf_r+0x202>
 80069c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80069c6:	1ddd      	adds	r5, r3, #7
 80069c8:	f025 0107 	bic.w	r1, r5, #7
 80069cc:	f101 0008 	add.w	r0, r1, #8
 80069d0:	9010      	str	r0, [sp, #64]	; 0x40
 80069d2:	e9d1 4500 	ldrd	r4, r5, [r1]
 80069d6:	2300      	movs	r3, #0
 80069d8:	e6ff      	b.n	80067da <_svfprintf_r+0x1d6>
 80069da:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80069dc:	1de1      	adds	r1, r4, #7
 80069de:	f021 0007 	bic.w	r0, r1, #7
 80069e2:	f100 0708 	add.w	r7, r0, #8
 80069e6:	9710      	str	r7, [sp, #64]	; 0x40
 80069e8:	6844      	ldr	r4, [r0, #4]
 80069ea:	f8d0 b000 	ldr.w	fp, [r0]
 80069ee:	4621      	mov	r1, r4
 80069f0:	4658      	mov	r0, fp
 80069f2:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80069f6:	4621      	mov	r1, r4
 80069f8:	4658      	mov	r0, fp
 80069fa:	f004 f8c9 	bl	800ab90 <__fpclassifyd>
 80069fe:	2801      	cmp	r0, #1
 8006a00:	4621      	mov	r1, r4
 8006a02:	4658      	mov	r0, fp
 8006a04:	f040 8738 	bne.w	8007878 <_svfprintf_r+0x1274>
 8006a08:	2200      	movs	r2, #0
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	f7ff fc6c 	bl	80062e8 <__aeabi_dcmplt>
 8006a10:	2800      	cmp	r0, #0
 8006a12:	f041 8237 	bne.w	8007e84 <_svfprintf_r+0x1880>
 8006a16:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8006a1a:	2700      	movs	r7, #0
 8006a1c:	9908      	ldr	r1, [sp, #32]
 8006a1e:	9712      	str	r7, [sp, #72]	; 0x48
 8006a20:	2403      	movs	r4, #3
 8006a22:	4843      	ldr	r0, [pc, #268]	; (8006b30 <_svfprintf_r+0x52c>)
 8006a24:	4f43      	ldr	r7, [pc, #268]	; (8006b34 <_svfprintf_r+0x530>)
 8006a26:	940b      	str	r4, [sp, #44]	; 0x2c
 8006a28:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 8006a2c:	940e      	str	r4, [sp, #56]	; 0x38
 8006a2e:	2400      	movs	r4, #0
 8006a30:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a34:	bfd8      	it	le
 8006a36:	4607      	movle	r7, r0
 8006a38:	9208      	str	r2, [sp, #32]
 8006a3a:	9414      	str	r4, [sp, #80]	; 0x50
 8006a3c:	e711      	b.n	8006862 <_svfprintf_r+0x25e>
 8006a3e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a40:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a42:	6812      	ldr	r2, [r2, #0]
 8006a44:	3304      	adds	r3, #4
 8006a46:	2a00      	cmp	r2, #0
 8006a48:	920d      	str	r2, [sp, #52]	; 0x34
 8006a4a:	db80      	blt.n	800694e <_svfprintf_r+0x34a>
 8006a4c:	f89a 8000 	ldrb.w	r8, [sl]
 8006a50:	9310      	str	r3, [sp, #64]	; 0x40
 8006a52:	e639      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006a54:	4f38      	ldr	r7, [pc, #224]	; (8006b38 <_svfprintf_r+0x534>)
 8006a56:	9718      	str	r7, [sp, #96]	; 0x60
 8006a58:	9f08      	ldr	r7, [sp, #32]
 8006a5a:	06b9      	lsls	r1, r7, #26
 8006a5c:	d51f      	bpl.n	8006a9e <_svfprintf_r+0x49a>
 8006a5e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8006a60:	1de0      	adds	r0, r4, #7
 8006a62:	f020 0307 	bic.w	r3, r0, #7
 8006a66:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006a6a:	f103 0108 	add.w	r1, r3, #8
 8006a6e:	9110      	str	r1, [sp, #64]	; 0x40
 8006a70:	9808      	ldr	r0, [sp, #32]
 8006a72:	07c7      	lsls	r7, r0, #31
 8006a74:	f140 8482 	bpl.w	800737c <_svfprintf_r+0xd78>
 8006a78:	ea54 0205 	orrs.w	r2, r4, r5
 8006a7c:	f000 847e 	beq.w	800737c <_svfprintf_r+0xd78>
 8006a80:	2230      	movs	r2, #48	; 0x30
 8006a82:	f040 0702 	orr.w	r7, r0, #2
 8006a86:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 8006a8a:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8006a8e:	9708      	str	r7, [sp, #32]
 8006a90:	2302      	movs	r3, #2
 8006a92:	e6a2      	b.n	80067da <_svfprintf_r+0x1d6>
 8006a94:	9f08      	ldr	r7, [sp, #32]
 8006a96:	4d29      	ldr	r5, [pc, #164]	; (8006b3c <_svfprintf_r+0x538>)
 8006a98:	06b9      	lsls	r1, r7, #26
 8006a9a:	9518      	str	r5, [sp, #96]	; 0x60
 8006a9c:	d4df      	bmi.n	8006a5e <_svfprintf_r+0x45a>
 8006a9e:	9c08      	ldr	r4, [sp, #32]
 8006aa0:	06e2      	lsls	r2, r4, #27
 8006aa2:	f100 85f1 	bmi.w	8007688 <_svfprintf_r+0x1084>
 8006aa6:	9808      	ldr	r0, [sp, #32]
 8006aa8:	0643      	lsls	r3, r0, #25
 8006aaa:	f140 85ed 	bpl.w	8007688 <_svfprintf_r+0x1084>
 8006aae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ab0:	1d19      	adds	r1, r3, #4
 8006ab2:	881c      	ldrh	r4, [r3, #0]
 8006ab4:	9110      	str	r1, [sp, #64]	; 0x40
 8006ab6:	2500      	movs	r5, #0
 8006ab8:	e7da      	b.n	8006a70 <_svfprintf_r+0x46c>
 8006aba:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8006abc:	1de3      	adds	r3, r4, #7
 8006abe:	f023 0107 	bic.w	r1, r3, #7
 8006ac2:	f101 0008 	add.w	r0, r1, #8
 8006ac6:	9010      	str	r0, [sp, #64]	; 0x40
 8006ac8:	e9d1 4500 	ldrd	r4, r5, [r1]
 8006acc:	2301      	movs	r3, #1
 8006ace:	e684      	b.n	80067da <_svfprintf_r+0x1d6>
 8006ad0:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f040 8703 	bne.w	80078e0 <_svfprintf_r+0x12dc>
 8006ada:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8006ade:	f89a 8000 	ldrb.w	r8, [sl]
 8006ae2:	e5f1      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006ae4:	9b08      	ldr	r3, [sp, #32]
 8006ae6:	f043 0201 	orr.w	r2, r3, #1
 8006aea:	9208      	str	r2, [sp, #32]
 8006aec:	f89a 8000 	ldrb.w	r8, [sl]
 8006af0:	e5ea      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006af2:	4654      	mov	r4, sl
 8006af4:	f814 8b01 	ldrb.w	r8, [r4], #1
 8006af8:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 8006afc:	f001 82c9 	beq.w	8008092 <_svfprintf_r+0x1a8e>
 8006b00:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8006b04:	2200      	movs	r2, #0
 8006b06:	2b09      	cmp	r3, #9
 8006b08:	f201 8206 	bhi.w	8007f18 <_svfprintf_r+0x1914>
 8006b0c:	f814 8b01 	ldrb.w	r8, [r4], #1
 8006b10:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006b14:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8006b18:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 8006b1c:	2b09      	cmp	r3, #9
 8006b1e:	46a2      	mov	sl, r4
 8006b20:	d9f4      	bls.n	8006b0c <_svfprintf_r+0x508>
 8006b22:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8006b26:	9209      	str	r2, [sp, #36]	; 0x24
 8006b28:	e5d0      	b.n	80066cc <_svfprintf_r+0xc8>
 8006b2a:	bf00      	nop
 8006b2c:	0800d378 	.word	0x0800d378
 8006b30:	0800d324 	.word	0x0800d324
 8006b34:	0800d328 	.word	0x0800d328
 8006b38:	0800d348 	.word	0x0800d348
 8006b3c:	0800d334 	.word	0x0800d334
 8006b40:	0800d368 	.word	0x0800d368
 8006b44:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8006b46:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006b48:	683c      	ldr	r4, [r7, #0]
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	1d0a      	adds	r2, r1, #4
 8006b50:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 8006b54:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b56:	9210      	str	r2, [sp, #64]	; 0x40
 8006b58:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 8006b5c:	930e      	str	r3, [sp, #56]	; 0x38
 8006b5e:	af28      	add	r7, sp, #160	; 0xa0
 8006b60:	2200      	movs	r2, #0
 8006b62:	9212      	str	r2, [sp, #72]	; 0x48
 8006b64:	9214      	str	r2, [sp, #80]	; 0x50
 8006b66:	e680      	b.n	800686a <_svfprintf_r+0x266>
 8006b68:	9a08      	ldr	r2, [sp, #32]
 8006b6a:	f042 0308 	orr.w	r3, r2, #8
 8006b6e:	9308      	str	r3, [sp, #32]
 8006b70:	f89a 8000 	ldrb.w	r8, [sl]
 8006b74:	e5a8      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006b76:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8006b7a:	f89a 8000 	ldrb.w	r8, [sl]
 8006b7e:	e5a3      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006b80:	9c08      	ldr	r4, [sp, #32]
 8006b82:	06a1      	lsls	r1, r4, #26
 8006b84:	f140 86b0 	bpl.w	80078e8 <_svfprintf_r+0x12e4>
 8006b88:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006b8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b8c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006b8e:	680b      	ldr	r3, [r1, #0]
 8006b90:	17d4      	asrs	r4, r2, #31
 8006b92:	1d01      	adds	r1, r0, #4
 8006b94:	601a      	str	r2, [r3, #0]
 8006b96:	605c      	str	r4, [r3, #4]
 8006b98:	9110      	str	r1, [sp, #64]	; 0x40
 8006b9a:	e55e      	b.n	800665a <_svfprintf_r+0x56>
 8006b9c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006b9e:	2400      	movs	r4, #0
 8006ba0:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8006ba4:	682f      	ldr	r7, [r5, #0]
 8006ba6:	3504      	adds	r5, #4
 8006ba8:	2f00      	cmp	r7, #0
 8006baa:	f001 80f4 	beq.w	8007d96 <_svfprintf_r+0x1792>
 8006bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bb0:	2a00      	cmp	r2, #0
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	f2c1 8051 	blt.w	8007c5a <_svfprintf_r+0x1656>
 8006bb8:	4621      	mov	r1, r4
 8006bba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bbc:	f003 f82e 	bl	8009c1c <memchr>
 8006bc0:	2800      	cmp	r0, #0
 8006bc2:	f001 818f 	beq.w	8007ee4 <_svfprintf_r+0x18e0>
 8006bc6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bc8:	9412      	str	r4, [sp, #72]	; 0x48
 8006bca:	1bc0      	subs	r0, r0, r7
 8006bcc:	4288      	cmp	r0, r1
 8006bce:	900e      	str	r0, [sp, #56]	; 0x38
 8006bd0:	f340 87e3 	ble.w	8007b9a <_svfprintf_r+0x1596>
 8006bd4:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8006bd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bda:	900b      	str	r0, [sp, #44]	; 0x2c
 8006bdc:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8006be0:	9510      	str	r5, [sp, #64]	; 0x40
 8006be2:	910e      	str	r1, [sp, #56]	; 0x38
 8006be4:	9414      	str	r4, [sp, #80]	; 0x50
 8006be6:	e63c      	b.n	8006862 <_svfprintf_r+0x25e>
 8006be8:	9b08      	ldr	r3, [sp, #32]
 8006bea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006bee:	9208      	str	r2, [sp, #32]
 8006bf0:	f89a 8000 	ldrb.w	r8, [sl]
 8006bf4:	e568      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006bf6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006bf8:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006bfa:	6828      	ldr	r0, [r5, #0]
 8006bfc:	9b08      	ldr	r3, [sp, #32]
 8006bfe:	1d0f      	adds	r7, r1, #4
 8006c00:	49aa      	ldr	r1, [pc, #680]	; (8006eac <_svfprintf_r+0x8a8>)
 8006c02:	9710      	str	r7, [sp, #64]	; 0x40
 8006c04:	f043 0202 	orr.w	r2, r3, #2
 8006c08:	f04f 0878 	mov.w	r8, #120	; 0x78
 8006c0c:	4604      	mov	r4, r0
 8006c0e:	2030      	movs	r0, #48	; 0x30
 8006c10:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 8006c14:	2500      	movs	r5, #0
 8006c16:	9208      	str	r2, [sp, #32]
 8006c18:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 8006c1c:	9118      	str	r1, [sp, #96]	; 0x60
 8006c1e:	2302      	movs	r3, #2
 8006c20:	e5db      	b.n	80067da <_svfprintf_r+0x1d6>
 8006c22:	9b08      	ldr	r3, [sp, #32]
 8006c24:	f043 0220 	orr.w	r2, r3, #32
 8006c28:	9208      	str	r2, [sp, #32]
 8006c2a:	f89a 8000 	ldrb.w	r8, [sl]
 8006c2e:	e54b      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006c30:	f89a 8000 	ldrb.w	r8, [sl]
 8006c34:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 8006c38:	4653      	mov	r3, sl
 8006c3a:	f000 8700 	beq.w	8007a3e <_svfprintf_r+0x143a>
 8006c3e:	9a08      	ldr	r2, [sp, #32]
 8006c40:	f042 0310 	orr.w	r3, r2, #16
 8006c44:	9308      	str	r3, [sp, #32]
 8006c46:	e53f      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006c48:	f1b8 0f00 	cmp.w	r8, #0
 8006c4c:	f43f ae92 	beq.w	8006974 <_svfprintf_r+0x370>
 8006c50:	2701      	movs	r7, #1
 8006c52:	2400      	movs	r4, #0
 8006c54:	970b      	str	r7, [sp, #44]	; 0x2c
 8006c56:	970e      	str	r7, [sp, #56]	; 0x38
 8006c58:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 8006c5c:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 8006c60:	af28      	add	r7, sp, #160	; 0xa0
 8006c62:	e77d      	b.n	8006b60 <_svfprintf_r+0x55c>
 8006c64:	9a08      	ldr	r2, [sp, #32]
 8006c66:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 8006c6a:	9308      	str	r3, [sp, #32]
 8006c6c:	f89a 8000 	ldrb.w	r8, [sl]
 8006c70:	e52a      	b.n	80066c8 <_svfprintf_r+0xc4>
 8006c72:	4652      	mov	r2, sl
 8006c74:	2300      	movs	r3, #0
 8006c76:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 8006c7a:	f812 8b01 	ldrb.w	r8, [r2], #1
 8006c7e:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 8006c82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006c86:	2c09      	cmp	r4, #9
 8006c88:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006c8c:	4692      	mov	sl, r2
 8006c8e:	d9f2      	bls.n	8006c76 <_svfprintf_r+0x672>
 8006c90:	930d      	str	r3, [sp, #52]	; 0x34
 8006c92:	e51b      	b.n	80066cc <_svfprintf_r+0xc8>
 8006c94:	4638      	mov	r0, r7
 8006c96:	4629      	mov	r1, r5
 8006c98:	aa25      	add	r2, sp, #148	; 0x94
 8006c9a:	f004 f8ad 	bl	800adf8 <__ssprint_r>
 8006c9e:	2800      	cmp	r0, #0
 8006ca0:	f47f ae6f 	bne.w	8006982 <_svfprintf_r+0x37e>
 8006ca4:	3e10      	subs	r6, #16
 8006ca6:	2e10      	cmp	r6, #16
 8006ca8:	ab32      	add	r3, sp, #200	; 0xc8
 8006caa:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006cac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006cae:	f73f ae38 	bgt.w	8006922 <_svfprintf_r+0x31e>
 8006cb2:	465f      	mov	r7, fp
 8006cb4:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 8006cb8:	4635      	mov	r5, r6
 8006cba:	461e      	mov	r6, r3
 8006cbc:	1c50      	adds	r0, r2, #1
 8006cbe:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006cc0:	194c      	adds	r4, r1, r5
 8006cc2:	2807      	cmp	r0, #7
 8006cc4:	e886 0028 	stmia.w	r6, {r3, r5}
 8006cc8:	9427      	str	r4, [sp, #156]	; 0x9c
 8006cca:	9026      	str	r0, [sp, #152]	; 0x98
 8006ccc:	f300 840f 	bgt.w	80074ee <_svfprintf_r+0xeea>
 8006cd0:	3608      	adds	r6, #8
 8006cd2:	e000      	b.n	8006cd6 <_svfprintf_r+0x6d2>
 8006cd4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006cd6:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 8006cda:	b169      	cbz	r1, 8006cf8 <_svfprintf_r+0x6f4>
 8006cdc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006cde:	1c58      	adds	r0, r3, #1
 8006ce0:	3401      	adds	r4, #1
 8006ce2:	2101      	movs	r1, #1
 8006ce4:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 8006ce8:	2807      	cmp	r0, #7
 8006cea:	6032      	str	r2, [r6, #0]
 8006cec:	6071      	str	r1, [r6, #4]
 8006cee:	9427      	str	r4, [sp, #156]	; 0x9c
 8006cf0:	9026      	str	r0, [sp, #152]	; 0x98
 8006cf2:	f300 82fe 	bgt.w	80072f2 <_svfprintf_r+0xcee>
 8006cf6:	3608      	adds	r6, #8
 8006cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cfa:	b163      	cbz	r3, 8006d16 <_svfprintf_r+0x712>
 8006cfc:	9826      	ldr	r0, [sp, #152]	; 0x98
 8006cfe:	1c41      	adds	r1, r0, #1
 8006d00:	3402      	adds	r4, #2
 8006d02:	2302      	movs	r3, #2
 8006d04:	aa1d      	add	r2, sp, #116	; 0x74
 8006d06:	2907      	cmp	r1, #7
 8006d08:	6032      	str	r2, [r6, #0]
 8006d0a:	6073      	str	r3, [r6, #4]
 8006d0c:	9427      	str	r4, [sp, #156]	; 0x9c
 8006d0e:	9126      	str	r1, [sp, #152]	; 0x98
 8006d10:	f300 82fa 	bgt.w	8007308 <_svfprintf_r+0xd04>
 8006d14:	3608      	adds	r6, #8
 8006d16:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 8006d1a:	f000 822d 	beq.w	8007178 <_svfprintf_r+0xb74>
 8006d1e:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8006d20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d22:	1aad      	subs	r5, r5, r2
 8006d24:	2d00      	cmp	r5, #0
 8006d26:	dd6f      	ble.n	8006e08 <_svfprintf_r+0x804>
 8006d28:	2d10      	cmp	r5, #16
 8006d2a:	f340 85fa 	ble.w	8007922 <_svfprintf_r+0x131e>
 8006d2e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006d30:	485f      	ldr	r0, [pc, #380]	; (8006eb0 <_svfprintf_r+0x8ac>)
 8006d32:	f8c6 9000 	str.w	r9, [r6]
 8006d36:	f04f 0b10 	mov.w	fp, #16
 8006d3a:	1c4a      	adds	r2, r1, #1
 8006d3c:	f1a5 0c11 	sub.w	ip, r5, #17
 8006d40:	445c      	add	r4, fp
 8006d42:	2a07      	cmp	r2, #7
 8006d44:	f8c6 b004 	str.w	fp, [r6, #4]
 8006d48:	9009      	str	r0, [sp, #36]	; 0x24
 8006d4a:	9427      	str	r4, [sp, #156]	; 0x9c
 8006d4c:	9226      	str	r2, [sp, #152]	; 0x98
 8006d4e:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8006d52:	f300 82a9 	bgt.w	80072a8 <_svfprintf_r+0xca4>
 8006d56:	3608      	adds	r6, #8
 8006d58:	3d10      	subs	r5, #16
 8006d5a:	2d10      	cmp	r5, #16
 8006d5c:	dd49      	ble.n	8006df2 <_svfprintf_r+0x7ee>
 8006d5e:	b163      	cbz	r3, 8006d7a <_svfprintf_r+0x776>
 8006d60:	3201      	adds	r2, #1
 8006d62:	3410      	adds	r4, #16
 8006d64:	2a07      	cmp	r2, #7
 8006d66:	e886 0a00 	stmia.w	r6, {r9, fp}
 8006d6a:	9427      	str	r4, [sp, #156]	; 0x9c
 8006d6c:	9226      	str	r2, [sp, #152]	; 0x98
 8006d6e:	f300 82a9 	bgt.w	80072c4 <_svfprintf_r+0xcc0>
 8006d72:	3608      	adds	r6, #8
 8006d74:	3d10      	subs	r5, #16
 8006d76:	2d10      	cmp	r5, #16
 8006d78:	dd3b      	ble.n	8006df2 <_svfprintf_r+0x7ee>
 8006d7a:	4631      	mov	r1, r6
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	4646      	mov	r6, r8
 8006d80:	463c      	mov	r4, r7
 8006d82:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8006d86:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8006d88:	e00d      	b.n	8006da6 <_svfprintf_r+0x7a2>
 8006d8a:	3108      	adds	r1, #8
 8006d8c:	3201      	adds	r2, #1
 8006d8e:	3010      	adds	r0, #16
 8006d90:	3d10      	subs	r5, #16
 8006d92:	2a07      	cmp	r2, #7
 8006d94:	e881 0a00 	stmia.w	r1, {r9, fp}
 8006d98:	9226      	str	r2, [sp, #152]	; 0x98
 8006d9a:	9027      	str	r0, [sp, #156]	; 0x9c
 8006d9c:	dc17      	bgt.n	8006dce <_svfprintf_r+0x7ca>
 8006d9e:	3d10      	subs	r5, #16
 8006da0:	3108      	adds	r1, #8
 8006da2:	2d10      	cmp	r5, #16
 8006da4:	dd21      	ble.n	8006dea <_svfprintf_r+0x7e6>
 8006da6:	3201      	adds	r2, #1
 8006da8:	3010      	adds	r0, #16
 8006daa:	2a07      	cmp	r2, #7
 8006dac:	e881 0a00 	stmia.w	r1, {r9, fp}
 8006db0:	9027      	str	r0, [sp, #156]	; 0x9c
 8006db2:	9226      	str	r2, [sp, #152]	; 0x98
 8006db4:	dde9      	ble.n	8006d8a <_svfprintf_r+0x786>
 8006db6:	4638      	mov	r0, r7
 8006db8:	4641      	mov	r1, r8
 8006dba:	aa25      	add	r2, sp, #148	; 0x94
 8006dbc:	f004 f81c 	bl	800adf8 <__ssprint_r>
 8006dc0:	2800      	cmp	r0, #0
 8006dc2:	f47f adde 	bne.w	8006982 <_svfprintf_r+0x37e>
 8006dc6:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8006dc8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006dca:	a932      	add	r1, sp, #200	; 0xc8
 8006dcc:	e7de      	b.n	8006d8c <_svfprintf_r+0x788>
 8006dce:	4638      	mov	r0, r7
 8006dd0:	4641      	mov	r1, r8
 8006dd2:	aa25      	add	r2, sp, #148	; 0x94
 8006dd4:	f004 f810 	bl	800adf8 <__ssprint_r>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	f47f add2 	bne.w	8006982 <_svfprintf_r+0x37e>
 8006dde:	3d10      	subs	r5, #16
 8006de0:	2d10      	cmp	r5, #16
 8006de2:	a932      	add	r1, sp, #200	; 0xc8
 8006de4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8006de6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006de8:	dcdd      	bgt.n	8006da6 <_svfprintf_r+0x7a2>
 8006dea:	46b0      	mov	r8, r6
 8006dec:	4627      	mov	r7, r4
 8006dee:	460e      	mov	r6, r1
 8006df0:	4604      	mov	r4, r0
 8006df2:	1c50      	adds	r0, r2, #1
 8006df4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006df6:	1964      	adds	r4, r4, r5
 8006df8:	2807      	cmp	r0, #7
 8006dfa:	e886 0028 	stmia.w	r6, {r3, r5}
 8006dfe:	9427      	str	r4, [sp, #156]	; 0x9c
 8006e00:	9026      	str	r0, [sp, #152]	; 0x98
 8006e02:	f300 826b 	bgt.w	80072dc <_svfprintf_r+0xcd8>
 8006e06:	3608      	adds	r6, #8
 8006e08:	9b08      	ldr	r3, [sp, #32]
 8006e0a:	05da      	lsls	r2, r3, #23
 8006e0c:	f100 8128 	bmi.w	8007060 <_svfprintf_r+0xa5c>
 8006e10:	9826      	ldr	r0, [sp, #152]	; 0x98
 8006e12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e14:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006e16:	6037      	str	r7, [r6, #0]
 8006e18:	1c43      	adds	r3, r0, #1
 8006e1a:	18a4      	adds	r4, r4, r2
 8006e1c:	2b07      	cmp	r3, #7
 8006e1e:	6071      	str	r1, [r6, #4]
 8006e20:	9427      	str	r4, [sp, #156]	; 0x9c
 8006e22:	9326      	str	r3, [sp, #152]	; 0x98
 8006e24:	f300 80b0 	bgt.w	8006f88 <_svfprintf_r+0x984>
 8006e28:	3608      	adds	r6, #8
 8006e2a:	9a08      	ldr	r2, [sp, #32]
 8006e2c:	0753      	lsls	r3, r2, #29
 8006e2e:	f140 80b9 	bpl.w	8006fa4 <_svfprintf_r+0x9a0>
 8006e32:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8006e34:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006e36:	1a2d      	subs	r5, r5, r0
 8006e38:	2d00      	cmp	r5, #0
 8006e3a:	f340 80b3 	ble.w	8006fa4 <_svfprintf_r+0x9a0>
 8006e3e:	2d10      	cmp	r5, #16
 8006e40:	f340 87cf 	ble.w	8007de2 <_svfprintf_r+0x17de>
 8006e44:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e46:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8006eb4 <_svfprintf_r+0x8b0>
 8006e4a:	f24d 3778 	movw	r7, #54136	; 0xd378
 8006e4e:	f6c0 0700 	movt	r7, #2048	; 0x800
 8006e52:	6037      	str	r7, [r6, #0]
 8006e54:	1c59      	adds	r1, r3, #1
 8006e56:	2710      	movs	r7, #16
 8006e58:	f1a5 0b11 	sub.w	fp, r5, #17
 8006e5c:	19e4      	adds	r4, r4, r7
 8006e5e:	2907      	cmp	r1, #7
 8006e60:	6077      	str	r7, [r6, #4]
 8006e62:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 8006e66:	9427      	str	r4, [sp, #156]	; 0x9c
 8006e68:	9126      	str	r1, [sp, #152]	; 0x98
 8006e6a:	f300 83c6 	bgt.w	80075fa <_svfprintf_r+0xff6>
 8006e6e:	3608      	adds	r6, #8
 8006e70:	3d10      	subs	r5, #16
 8006e72:	2d10      	cmp	r5, #16
 8006e74:	f340 80b6 	ble.w	8006fe4 <_svfprintf_r+0x9e0>
 8006e78:	f1bb 0f00 	cmp.w	fp, #0
 8006e7c:	d011      	beq.n	8006ea2 <_svfprintf_r+0x89e>
 8006e7e:	3101      	adds	r1, #1
 8006e80:	f24d 3078 	movw	r0, #54136	; 0xd378
 8006e84:	3410      	adds	r4, #16
 8006e86:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006e8a:	2907      	cmp	r1, #7
 8006e8c:	e886 0081 	stmia.w	r6, {r0, r7}
 8006e90:	9427      	str	r4, [sp, #156]	; 0x9c
 8006e92:	9126      	str	r1, [sp, #152]	; 0x98
 8006e94:	f300 83d7 	bgt.w	8007646 <_svfprintf_r+0x1042>
 8006e98:	3608      	adds	r6, #8
 8006e9a:	3d10      	subs	r5, #16
 8006e9c:	2d10      	cmp	r5, #16
 8006e9e:	f340 80a1 	ble.w	8006fe4 <_svfprintf_r+0x9e0>
 8006ea2:	4632      	mov	r2, r6
 8006ea4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8006ea8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006eaa:	e018      	b.n	8006ede <_svfprintf_r+0x8da>
 8006eac:	0800d348 	.word	0x0800d348
 8006eb0:	0800d368 	.word	0x0800d368
 8006eb4:	0800d378 	.word	0x0800d378
 8006eb8:	3208      	adds	r2, #8
 8006eba:	1c41      	adds	r1, r0, #1
 8006ebc:	f24d 3078 	movw	r0, #54136	; 0xd378
 8006ec0:	3410      	adds	r4, #16
 8006ec2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006ec6:	3d10      	subs	r5, #16
 8006ec8:	2907      	cmp	r1, #7
 8006eca:	e882 0081 	stmia.w	r2, {r0, r7}
 8006ece:	9126      	str	r1, [sp, #152]	; 0x98
 8006ed0:	9427      	str	r4, [sp, #156]	; 0x9c
 8006ed2:	dc77      	bgt.n	8006fc4 <_svfprintf_r+0x9c0>
 8006ed4:	3d10      	subs	r5, #16
 8006ed6:	3208      	adds	r2, #8
 8006ed8:	2d10      	cmp	r5, #16
 8006eda:	f340 8082 	ble.w	8006fe2 <_svfprintf_r+0x9de>
 8006ede:	1c48      	adds	r0, r1, #1
 8006ee0:	f24d 3178 	movw	r1, #54136	; 0xd378
 8006ee4:	3410      	adds	r4, #16
 8006ee6:	f6c0 0100 	movt	r1, #2048	; 0x800
 8006eea:	2807      	cmp	r0, #7
 8006eec:	e882 0082 	stmia.w	r2, {r1, r7}
 8006ef0:	9427      	str	r4, [sp, #156]	; 0x9c
 8006ef2:	9026      	str	r0, [sp, #152]	; 0x98
 8006ef4:	dde0      	ble.n	8006eb8 <_svfprintf_r+0x8b4>
 8006ef6:	4658      	mov	r0, fp
 8006ef8:	4631      	mov	r1, r6
 8006efa:	aa25      	add	r2, sp, #148	; 0x94
 8006efc:	f003 ff7c 	bl	800adf8 <__ssprint_r>
 8006f00:	2800      	cmp	r0, #0
 8006f02:	f47f ad3e 	bne.w	8006982 <_svfprintf_r+0x37e>
 8006f06:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006f08:	9826      	ldr	r0, [sp, #152]	; 0x98
 8006f0a:	aa32      	add	r2, sp, #200	; 0xc8
 8006f0c:	e7d5      	b.n	8006eba <_svfprintf_r+0x8b6>
 8006f0e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8006f10:	2d01      	cmp	r5, #1
 8006f12:	f340 847b 	ble.w	800780c <_svfprintf_r+0x1208>
 8006f16:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f18:	6037      	str	r7, [r6, #0]
 8006f1a:	1c5d      	adds	r5, r3, #1
 8006f1c:	3401      	adds	r4, #1
 8006f1e:	2101      	movs	r1, #1
 8006f20:	2d07      	cmp	r5, #7
 8006f22:	6071      	str	r1, [r6, #4]
 8006f24:	9427      	str	r4, [sp, #156]	; 0x9c
 8006f26:	9526      	str	r5, [sp, #152]	; 0x98
 8006f28:	f300 847b 	bgt.w	8007822 <_svfprintf_r+0x121e>
 8006f2c:	3608      	adds	r6, #8
 8006f2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f30:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006f32:	3501      	adds	r5, #1
 8006f34:	18e4      	adds	r4, r4, r3
 8006f36:	2d07      	cmp	r5, #7
 8006f38:	e886 0009 	stmia.w	r6, {r0, r3}
 8006f3c:	9427      	str	r4, [sp, #156]	; 0x9c
 8006f3e:	9526      	str	r5, [sp, #152]	; 0x98
 8006f40:	f300 847c 	bgt.w	800783c <_svfprintf_r+0x1238>
 8006f44:	3608      	adds	r6, #8
 8006f46:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	f7ff f9c1 	bl	80062d4 <__aeabi_dcmpeq>
 8006f52:	2800      	cmp	r0, #0
 8006f54:	f040 82d7 	bne.w	8007506 <_svfprintf_r+0xf02>
 8006f58:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006f5a:	3701      	adds	r7, #1
 8006f5c:	1e50      	subs	r0, r2, #1
 8006f5e:	1824      	adds	r4, r4, r0
 8006f60:	3501      	adds	r5, #1
 8006f62:	6037      	str	r7, [r6, #0]
 8006f64:	2d07      	cmp	r5, #7
 8006f66:	6070      	str	r0, [r6, #4]
 8006f68:	9427      	str	r4, [sp, #156]	; 0x9c
 8006f6a:	9526      	str	r5, [sp, #152]	; 0x98
 8006f6c:	f300 8186 	bgt.w	800727c <_svfprintf_r+0xc78>
 8006f70:	3608      	adds	r6, #8
 8006f72:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006f74:	3501      	adds	r5, #1
 8006f76:	1824      	adds	r4, r4, r0
 8006f78:	ab21      	add	r3, sp, #132	; 0x84
 8006f7a:	2d07      	cmp	r5, #7
 8006f7c:	6033      	str	r3, [r6, #0]
 8006f7e:	6070      	str	r0, [r6, #4]
 8006f80:	9427      	str	r4, [sp, #156]	; 0x9c
 8006f82:	9526      	str	r5, [sp, #152]	; 0x98
 8006f84:	f77f af50 	ble.w	8006e28 <_svfprintf_r+0x824>
 8006f88:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006f8a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f8c:	aa25      	add	r2, sp, #148	; 0x94
 8006f8e:	f003 ff33 	bl	800adf8 <__ssprint_r>
 8006f92:	2800      	cmp	r0, #0
 8006f94:	f47f acf5 	bne.w	8006982 <_svfprintf_r+0x37e>
 8006f98:	9a08      	ldr	r2, [sp, #32]
 8006f9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006f9c:	0753      	lsls	r3, r2, #29
 8006f9e:	ae32      	add	r6, sp, #200	; 0xc8
 8006fa0:	f53f af47 	bmi.w	8006e32 <_svfprintf_r+0x82e>
 8006fa4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006fa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fa8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006faa:	4291      	cmp	r1, r2
 8006fac:	bfac      	ite	ge
 8006fae:	1840      	addge	r0, r0, r1
 8006fb0:	1880      	addlt	r0, r0, r2
 8006fb2:	900f      	str	r0, [sp, #60]	; 0x3c
 8006fb4:	2c00      	cmp	r4, #0
 8006fb6:	f040 816d 	bne.w	8007294 <_svfprintf_r+0xc90>
 8006fba:	2400      	movs	r4, #0
 8006fbc:	9426      	str	r4, [sp, #152]	; 0x98
 8006fbe:	ae32      	add	r6, sp, #200	; 0xc8
 8006fc0:	f7ff bb4b 	b.w	800665a <_svfprintf_r+0x56>
 8006fc4:	4658      	mov	r0, fp
 8006fc6:	4631      	mov	r1, r6
 8006fc8:	aa25      	add	r2, sp, #148	; 0x94
 8006fca:	f003 ff15 	bl	800adf8 <__ssprint_r>
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f47f acd7 	bne.w	8006982 <_svfprintf_r+0x37e>
 8006fd4:	3d10      	subs	r5, #16
 8006fd6:	2d10      	cmp	r5, #16
 8006fd8:	aa32      	add	r2, sp, #200	; 0xc8
 8006fda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8006fdc:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006fde:	f73f af7e 	bgt.w	8006ede <_svfprintf_r+0x8da>
 8006fe2:	4616      	mov	r6, r2
 8006fe4:	1c4b      	adds	r3, r1, #1
 8006fe6:	192c      	adds	r4, r5, r4
 8006fe8:	2b07      	cmp	r3, #7
 8006fea:	f8c6 8000 	str.w	r8, [r6]
 8006fee:	6075      	str	r5, [r6, #4]
 8006ff0:	9427      	str	r4, [sp, #156]	; 0x9c
 8006ff2:	9326      	str	r3, [sp, #152]	; 0x98
 8006ff4:	ddd6      	ble.n	8006fa4 <_svfprintf_r+0x9a0>
 8006ff6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006ff8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ffa:	aa25      	add	r2, sp, #148	; 0x94
 8006ffc:	f003 fefc 	bl	800adf8 <__ssprint_r>
 8007000:	2800      	cmp	r0, #0
 8007002:	f47f acbe 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007006:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007008:	e7cc      	b.n	8006fa4 <_svfprintf_r+0x9a0>
 800700a:	2b01      	cmp	r3, #1
 800700c:	f000 81a8 	beq.w	8007360 <_svfprintf_r+0xd5c>
 8007010:	2b02      	cmp	r3, #2
 8007012:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 8007016:	f000 8187 	beq.w	8007328 <_svfprintf_r+0xd24>
 800701a:	2307      	movs	r3, #7
 800701c:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8007020:	ea04 0003 	and.w	r0, r4, r3
 8007024:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 8007028:	08e9      	lsrs	r1, r5, #3
 800702a:	3030      	adds	r0, #48	; 0x30
 800702c:	465c      	mov	r4, fp
 800702e:	460d      	mov	r5, r1
 8007030:	b2c0      	uxtb	r0, r0
 8007032:	ea54 0105 	orrs.w	r1, r4, r5
 8007036:	4667      	mov	r7, ip
 8007038:	f88c 0000 	strb.w	r0, [ip]
 800703c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007040:	d1ec      	bne.n	800701c <_svfprintf_r+0xa18>
 8007042:	9a08      	ldr	r2, [sp, #32]
 8007044:	07d4      	lsls	r4, r2, #31
 8007046:	463b      	mov	r3, r7
 8007048:	d505      	bpl.n	8007056 <_svfprintf_r+0xa52>
 800704a:	2830      	cmp	r0, #48	; 0x30
 800704c:	d003      	beq.n	8007056 <_svfprintf_r+0xa52>
 800704e:	2430      	movs	r4, #48	; 0x30
 8007050:	4667      	mov	r7, ip
 8007052:	f803 4c01 	strb.w	r4, [r3, #-1]
 8007056:	9c07      	ldr	r4, [sp, #28]
 8007058:	1be2      	subs	r2, r4, r7
 800705a:	920e      	str	r2, [sp, #56]	; 0x38
 800705c:	f7ff bbf6 	b.w	800684c <_svfprintf_r+0x248>
 8007060:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8007064:	f77f af53 	ble.w	8006f0e <_svfprintf_r+0x90a>
 8007068:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800706c:	2200      	movs	r2, #0
 800706e:	2300      	movs	r3, #0
 8007070:	f7ff f930 	bl	80062d4 <__aeabi_dcmpeq>
 8007074:	2800      	cmp	r0, #0
 8007076:	f000 81ac 	beq.w	80073d2 <_svfprintf_r+0xdce>
 800707a:	9826      	ldr	r0, [sp, #152]	; 0x98
 800707c:	49a8      	ldr	r1, [pc, #672]	; (8007320 <_svfprintf_r+0xd1c>)
 800707e:	1c43      	adds	r3, r0, #1
 8007080:	3401      	adds	r4, #1
 8007082:	2201      	movs	r2, #1
 8007084:	2b07      	cmp	r3, #7
 8007086:	6031      	str	r1, [r6, #0]
 8007088:	6072      	str	r2, [r6, #4]
 800708a:	9427      	str	r4, [sp, #156]	; 0x9c
 800708c:	9326      	str	r3, [sp, #152]	; 0x98
 800708e:	f300 844d 	bgt.w	800792c <_svfprintf_r+0x1328>
 8007092:	3608      	adds	r6, #8
 8007094:	981e      	ldr	r0, [sp, #120]	; 0x78
 8007096:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007098:	4298      	cmp	r0, r3
 800709a:	db03      	blt.n	80070a4 <_svfprintf_r+0xaa0>
 800709c:	9908      	ldr	r1, [sp, #32]
 800709e:	07cb      	lsls	r3, r1, #31
 80070a0:	f57f aec3 	bpl.w	8006e2a <_svfprintf_r+0x826>
 80070a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80070a6:	9815      	ldr	r0, [sp, #84]	; 0x54
 80070a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80070aa:	6070      	str	r0, [r6, #4]
 80070ac:	1c59      	adds	r1, r3, #1
 80070ae:	1824      	adds	r4, r4, r0
 80070b0:	2907      	cmp	r1, #7
 80070b2:	6032      	str	r2, [r6, #0]
 80070b4:	9427      	str	r4, [sp, #156]	; 0x9c
 80070b6:	9126      	str	r1, [sp, #152]	; 0x98
 80070b8:	f300 8579 	bgt.w	8007bae <_svfprintf_r+0x15aa>
 80070bc:	3608      	adds	r6, #8
 80070be:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80070c0:	3d01      	subs	r5, #1
 80070c2:	2d00      	cmp	r5, #0
 80070c4:	f77f aeb1 	ble.w	8006e2a <_svfprintf_r+0x826>
 80070c8:	2d10      	cmp	r5, #16
 80070ca:	f340 8288 	ble.w	80075de <_svfprintf_r+0xfda>
 80070ce:	9826      	ldr	r0, [sp, #152]	; 0x98
 80070d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80070d2:	f8c6 9000 	str.w	r9, [r6]
 80070d6:	2710      	movs	r7, #16
 80070d8:	1c41      	adds	r1, r0, #1
 80070da:	f1a2 0e12 	sub.w	lr, r2, #18
 80070de:	19e4      	adds	r4, r4, r7
 80070e0:	2907      	cmp	r1, #7
 80070e2:	6077      	str	r7, [r6, #4]
 80070e4:	f8df b23c 	ldr.w	fp, [pc, #572]	; 8007324 <_svfprintf_r+0xd20>
 80070e8:	9427      	str	r4, [sp, #156]	; 0x9c
 80070ea:	9126      	str	r1, [sp, #152]	; 0x98
 80070ec:	f3ce 1800 	ubfx	r8, lr, #4, #1
 80070f0:	f300 8610 	bgt.w	8007d14 <_svfprintf_r+0x1710>
 80070f4:	3608      	adds	r6, #8
 80070f6:	3d10      	subs	r5, #16
 80070f8:	2d10      	cmp	r5, #16
 80070fa:	f340 8273 	ble.w	80075e4 <_svfprintf_r+0xfe0>
 80070fe:	f1b8 0f00 	cmp.w	r8, #0
 8007102:	d00e      	beq.n	8007122 <_svfprintf_r+0xb1e>
 8007104:	3101      	adds	r1, #1
 8007106:	3410      	adds	r4, #16
 8007108:	2907      	cmp	r1, #7
 800710a:	f8c6 9000 	str.w	r9, [r6]
 800710e:	6077      	str	r7, [r6, #4]
 8007110:	9427      	str	r4, [sp, #156]	; 0x9c
 8007112:	9126      	str	r1, [sp, #152]	; 0x98
 8007114:	f300 860b 	bgt.w	8007d2e <_svfprintf_r+0x172a>
 8007118:	3608      	adds	r6, #8
 800711a:	3d10      	subs	r5, #16
 800711c:	2d10      	cmp	r5, #16
 800711e:	f340 8261 	ble.w	80075e4 <_svfprintf_r+0xfe0>
 8007122:	4620      	mov	r0, r4
 8007124:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8007128:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800712a:	e010      	b.n	800714e <_svfprintf_r+0xb4a>
 800712c:	3608      	adds	r6, #8
 800712e:	1c59      	adds	r1, r3, #1
 8007130:	3010      	adds	r0, #16
 8007132:	3d10      	subs	r5, #16
 8007134:	2907      	cmp	r1, #7
 8007136:	f8c6 9000 	str.w	r9, [r6]
 800713a:	6077      	str	r7, [r6, #4]
 800713c:	9126      	str	r1, [sp, #152]	; 0x98
 800713e:	9027      	str	r0, [sp, #156]	; 0x9c
 8007140:	f300 811f 	bgt.w	8007382 <_svfprintf_r+0xd7e>
 8007144:	3608      	adds	r6, #8
 8007146:	3d10      	subs	r5, #16
 8007148:	2d10      	cmp	r5, #16
 800714a:	f340 83e8 	ble.w	800791e <_svfprintf_r+0x131a>
 800714e:	1c4b      	adds	r3, r1, #1
 8007150:	3010      	adds	r0, #16
 8007152:	2b07      	cmp	r3, #7
 8007154:	f8c6 9000 	str.w	r9, [r6]
 8007158:	6077      	str	r7, [r6, #4]
 800715a:	9027      	str	r0, [sp, #156]	; 0x9c
 800715c:	9326      	str	r3, [sp, #152]	; 0x98
 800715e:	dde5      	ble.n	800712c <_svfprintf_r+0xb28>
 8007160:	4640      	mov	r0, r8
 8007162:	4621      	mov	r1, r4
 8007164:	aa25      	add	r2, sp, #148	; 0x94
 8007166:	f003 fe47 	bl	800adf8 <__ssprint_r>
 800716a:	2800      	cmp	r0, #0
 800716c:	f47f ac09 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007170:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8007172:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007174:	ae32      	add	r6, sp, #200	; 0xc8
 8007176:	e7da      	b.n	800712e <_svfprintf_r+0xb2a>
 8007178:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800717a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800717c:	1a2d      	subs	r5, r5, r0
 800717e:	2d00      	cmp	r5, #0
 8007180:	f77f adcd 	ble.w	8006d1e <_svfprintf_r+0x71a>
 8007184:	2d10      	cmp	r5, #16
 8007186:	f340 86a8 	ble.w	8007eda <_svfprintf_r+0x18d6>
 800718a:	9826      	ldr	r0, [sp, #152]	; 0x98
 800718c:	4a65      	ldr	r2, [pc, #404]	; (8007324 <_svfprintf_r+0xd20>)
 800718e:	f8c6 9000 	str.w	r9, [r6]
 8007192:	f04f 0b10 	mov.w	fp, #16
 8007196:	3001      	adds	r0, #1
 8007198:	f1a5 0311 	sub.w	r3, r5, #17
 800719c:	445c      	add	r4, fp
 800719e:	2807      	cmp	r0, #7
 80071a0:	f8c6 b004 	str.w	fp, [r6, #4]
 80071a4:	9209      	str	r2, [sp, #36]	; 0x24
 80071a6:	9427      	str	r4, [sp, #156]	; 0x9c
 80071a8:	9026      	str	r0, [sp, #152]	; 0x98
 80071aa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80071ae:	f300 8313 	bgt.w	80077d8 <_svfprintf_r+0x11d4>
 80071b2:	3608      	adds	r6, #8
 80071b4:	3d10      	subs	r5, #16
 80071b6:	2d10      	cmp	r5, #16
 80071b8:	dd48      	ble.n	800724c <_svfprintf_r+0xc48>
 80071ba:	b163      	cbz	r3, 80071d6 <_svfprintf_r+0xbd2>
 80071bc:	3001      	adds	r0, #1
 80071be:	3410      	adds	r4, #16
 80071c0:	2807      	cmp	r0, #7
 80071c2:	e886 0a00 	stmia.w	r6, {r9, fp}
 80071c6:	9427      	str	r4, [sp, #156]	; 0x9c
 80071c8:	9026      	str	r0, [sp, #152]	; 0x98
 80071ca:	f300 8313 	bgt.w	80077f4 <_svfprintf_r+0x11f0>
 80071ce:	3608      	adds	r6, #8
 80071d0:	3d10      	subs	r5, #16
 80071d2:	2d10      	cmp	r5, #16
 80071d4:	dd3a      	ble.n	800724c <_svfprintf_r+0xc48>
 80071d6:	4621      	mov	r1, r4
 80071d8:	4632      	mov	r2, r6
 80071da:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80071dc:	462e      	mov	r6, r5
 80071de:	4603      	mov	r3, r0
 80071e0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80071e2:	e00d      	b.n	8007200 <_svfprintf_r+0xbfc>
 80071e4:	3208      	adds	r2, #8
 80071e6:	1c43      	adds	r3, r0, #1
 80071e8:	3110      	adds	r1, #16
 80071ea:	3e10      	subs	r6, #16
 80071ec:	2b07      	cmp	r3, #7
 80071ee:	e882 0a00 	stmia.w	r2, {r9, fp}
 80071f2:	9326      	str	r3, [sp, #152]	; 0x98
 80071f4:	9127      	str	r1, [sp, #156]	; 0x9c
 80071f6:	dc17      	bgt.n	8007228 <_svfprintf_r+0xc24>
 80071f8:	3e10      	subs	r6, #16
 80071fa:	3208      	adds	r2, #8
 80071fc:	2e10      	cmp	r6, #16
 80071fe:	dd21      	ble.n	8007244 <_svfprintf_r+0xc40>
 8007200:	1c58      	adds	r0, r3, #1
 8007202:	3110      	adds	r1, #16
 8007204:	2807      	cmp	r0, #7
 8007206:	e882 0a00 	stmia.w	r2, {r9, fp}
 800720a:	9127      	str	r1, [sp, #156]	; 0x9c
 800720c:	9026      	str	r0, [sp, #152]	; 0x98
 800720e:	dde9      	ble.n	80071e4 <_svfprintf_r+0xbe0>
 8007210:	4620      	mov	r0, r4
 8007212:	4629      	mov	r1, r5
 8007214:	aa25      	add	r2, sp, #148	; 0x94
 8007216:	f003 fdef 	bl	800adf8 <__ssprint_r>
 800721a:	2800      	cmp	r0, #0
 800721c:	f47f abb1 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007220:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007222:	9826      	ldr	r0, [sp, #152]	; 0x98
 8007224:	aa32      	add	r2, sp, #200	; 0xc8
 8007226:	e7de      	b.n	80071e6 <_svfprintf_r+0xbe2>
 8007228:	4620      	mov	r0, r4
 800722a:	4629      	mov	r1, r5
 800722c:	aa25      	add	r2, sp, #148	; 0x94
 800722e:	f003 fde3 	bl	800adf8 <__ssprint_r>
 8007232:	2800      	cmp	r0, #0
 8007234:	f47f aba5 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007238:	3e10      	subs	r6, #16
 800723a:	2e10      	cmp	r6, #16
 800723c:	aa32      	add	r2, sp, #200	; 0xc8
 800723e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007240:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007242:	dcdd      	bgt.n	8007200 <_svfprintf_r+0xbfc>
 8007244:	4635      	mov	r5, r6
 8007246:	460c      	mov	r4, r1
 8007248:	4616      	mov	r6, r2
 800724a:	4618      	mov	r0, r3
 800724c:	1c41      	adds	r1, r0, #1
 800724e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007250:	1964      	adds	r4, r4, r5
 8007252:	2907      	cmp	r1, #7
 8007254:	e886 0028 	stmia.w	r6, {r3, r5}
 8007258:	9427      	str	r4, [sp, #156]	; 0x9c
 800725a:	9126      	str	r1, [sp, #152]	; 0x98
 800725c:	f300 8300 	bgt.w	8007860 <_svfprintf_r+0x125c>
 8007260:	3608      	adds	r6, #8
 8007262:	e55c      	b.n	8006d1e <_svfprintf_r+0x71a>
 8007264:	4a2f      	ldr	r2, [pc, #188]	; (8007324 <_svfprintf_r+0xd20>)
 8007266:	9209      	str	r2, [sp, #36]	; 0x24
 8007268:	3501      	adds	r5, #1
 800726a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800726c:	19e4      	adds	r4, r4, r7
 800726e:	2d07      	cmp	r5, #7
 8007270:	e886 0088 	stmia.w	r6, {r3, r7}
 8007274:	9427      	str	r4, [sp, #156]	; 0x9c
 8007276:	9526      	str	r5, [sp, #152]	; 0x98
 8007278:	f77f ae7a 	ble.w	8006f70 <_svfprintf_r+0x96c>
 800727c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800727e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007280:	aa25      	add	r2, sp, #148	; 0x94
 8007282:	f003 fdb9 	bl	800adf8 <__ssprint_r>
 8007286:	2800      	cmp	r0, #0
 8007288:	f47f ab7b 	bne.w	8006982 <_svfprintf_r+0x37e>
 800728c:	ae32      	add	r6, sp, #200	; 0xc8
 800728e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007290:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007292:	e66e      	b.n	8006f72 <_svfprintf_r+0x96e>
 8007294:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007296:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007298:	aa25      	add	r2, sp, #148	; 0x94
 800729a:	f003 fdad 	bl	800adf8 <__ssprint_r>
 800729e:	2800      	cmp	r0, #0
 80072a0:	f43f ae8b 	beq.w	8006fba <_svfprintf_r+0x9b6>
 80072a4:	f7ff bb6d 	b.w	8006982 <_svfprintf_r+0x37e>
 80072a8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80072aa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80072ac:	9306      	str	r3, [sp, #24]
 80072ae:	aa25      	add	r2, sp, #148	; 0x94
 80072b0:	f003 fda2 	bl	800adf8 <__ssprint_r>
 80072b4:	9b06      	ldr	r3, [sp, #24]
 80072b6:	2800      	cmp	r0, #0
 80072b8:	f47f ab63 	bne.w	8006982 <_svfprintf_r+0x37e>
 80072bc:	ae32      	add	r6, sp, #200	; 0xc8
 80072be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80072c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80072c2:	e549      	b.n	8006d58 <_svfprintf_r+0x754>
 80072c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80072c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80072c8:	aa25      	add	r2, sp, #148	; 0x94
 80072ca:	f003 fd95 	bl	800adf8 <__ssprint_r>
 80072ce:	2800      	cmp	r0, #0
 80072d0:	f47f ab57 	bne.w	8006982 <_svfprintf_r+0x37e>
 80072d4:	ae32      	add	r6, sp, #200	; 0xc8
 80072d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80072d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80072da:	e54b      	b.n	8006d74 <_svfprintf_r+0x770>
 80072dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80072de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80072e0:	aa25      	add	r2, sp, #148	; 0x94
 80072e2:	f003 fd89 	bl	800adf8 <__ssprint_r>
 80072e6:	2800      	cmp	r0, #0
 80072e8:	f47f ab4b 	bne.w	8006982 <_svfprintf_r+0x37e>
 80072ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80072ee:	ae32      	add	r6, sp, #200	; 0xc8
 80072f0:	e58a      	b.n	8006e08 <_svfprintf_r+0x804>
 80072f2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80072f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80072f6:	aa25      	add	r2, sp, #148	; 0x94
 80072f8:	f003 fd7e 	bl	800adf8 <__ssprint_r>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	f47f ab40 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007302:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007304:	ae32      	add	r6, sp, #200	; 0xc8
 8007306:	e4f7      	b.n	8006cf8 <_svfprintf_r+0x6f4>
 8007308:	980c      	ldr	r0, [sp, #48]	; 0x30
 800730a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800730c:	aa25      	add	r2, sp, #148	; 0x94
 800730e:	f003 fd73 	bl	800adf8 <__ssprint_r>
 8007312:	2800      	cmp	r0, #0
 8007314:	f47f ab35 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007318:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800731a:	ae32      	add	r6, sp, #200	; 0xc8
 800731c:	e4fb      	b.n	8006d16 <_svfprintf_r+0x712>
 800731e:	bf00      	nop
 8007320:	0800d364 	.word	0x0800d364
 8007324:	0800d368 	.word	0x0800d368
 8007328:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 800732c:	960b      	str	r6, [sp, #44]	; 0x2c
 800732e:	210f      	movs	r1, #15
 8007330:	ea04 0601 	and.w	r6, r4, r1
 8007334:	eb0e 0006 	add.w	r0, lr, r6
 8007338:	0927      	lsrs	r7, r4, #4
 800733a:	092a      	lsrs	r2, r5, #4
 800733c:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 8007340:	7803      	ldrb	r3, [r0, #0]
 8007342:	4615      	mov	r5, r2
 8007344:	ea54 0205 	orrs.w	r2, r4, r5
 8007348:	4667      	mov	r7, ip
 800734a:	f88c 3000 	strb.w	r3, [ip]
 800734e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007352:	d1ed      	bne.n	8007330 <_svfprintf_r+0xd2c>
 8007354:	9907      	ldr	r1, [sp, #28]
 8007356:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007358:	1bc8      	subs	r0, r1, r7
 800735a:	900e      	str	r0, [sp, #56]	; 0x38
 800735c:	f7ff ba76 	b.w	800684c <_svfprintf_r+0x248>
 8007360:	2d00      	cmp	r5, #0
 8007362:	bf08      	it	eq
 8007364:	2c0a      	cmpeq	r4, #10
 8007366:	f080 8154 	bcs.w	8007612 <_svfprintf_r+0x100e>
 800736a:	af42      	add	r7, sp, #264	; 0x108
 800736c:	3430      	adds	r4, #48	; 0x30
 800736e:	f807 4d41 	strb.w	r4, [r7, #-65]!
 8007372:	9b07      	ldr	r3, [sp, #28]
 8007374:	1bd9      	subs	r1, r3, r7
 8007376:	910e      	str	r1, [sp, #56]	; 0x38
 8007378:	f7ff ba68 	b.w	800684c <_svfprintf_r+0x248>
 800737c:	2302      	movs	r3, #2
 800737e:	f7ff ba2c 	b.w	80067da <_svfprintf_r+0x1d6>
 8007382:	4640      	mov	r0, r8
 8007384:	4621      	mov	r1, r4
 8007386:	aa25      	add	r2, sp, #148	; 0x94
 8007388:	f003 fd36 	bl	800adf8 <__ssprint_r>
 800738c:	2800      	cmp	r0, #0
 800738e:	f47f aaf8 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007392:	ae32      	add	r6, sp, #200	; 0xc8
 8007394:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8007396:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007398:	e6d5      	b.n	8007146 <_svfprintf_r+0xb42>
 800739a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800739c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800739e:	9306      	str	r3, [sp, #24]
 80073a0:	aa25      	add	r2, sp, #148	; 0x94
 80073a2:	f003 fd29 	bl	800adf8 <__ssprint_r>
 80073a6:	9b06      	ldr	r3, [sp, #24]
 80073a8:	2800      	cmp	r0, #0
 80073aa:	f47f aaea 	bne.w	8006982 <_svfprintf_r+0x37e>
 80073ae:	ae32      	add	r6, sp, #200	; 0xc8
 80073b0:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80073b2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80073b4:	f7ff ba82 	b.w	80068bc <_svfprintf_r+0x2b8>
 80073b8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80073ba:	990a      	ldr	r1, [sp, #40]	; 0x28
 80073bc:	aa25      	add	r2, sp, #148	; 0x94
 80073be:	f003 fd1b 	bl	800adf8 <__ssprint_r>
 80073c2:	2800      	cmp	r0, #0
 80073c4:	f47f aadd 	bne.w	8006982 <_svfprintf_r+0x37e>
 80073c8:	ae32      	add	r6, sp, #200	; 0xc8
 80073ca:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80073cc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80073ce:	f7ff ba88 	b.w	80068e2 <_svfprintf_r+0x2de>
 80073d2:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80073d4:	2d00      	cmp	r5, #0
 80073d6:	f340 82b5 	ble.w	8007944 <_svfprintf_r+0x1340>
 80073da:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80073dc:	9914      	ldr	r1, [sp, #80]	; 0x50
 80073de:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80073e0:	428d      	cmp	r5, r1
 80073e2:	bfa8      	it	ge
 80073e4:	460d      	movge	r5, r1
 80073e6:	18b8      	adds	r0, r7, r2
 80073e8:	2d00      	cmp	r5, #0
 80073ea:	9009      	str	r0, [sp, #36]	; 0x24
 80073ec:	dd0a      	ble.n	8007404 <_svfprintf_r+0xe00>
 80073ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80073f0:	6037      	str	r7, [r6, #0]
 80073f2:	1c59      	adds	r1, r3, #1
 80073f4:	1964      	adds	r4, r4, r5
 80073f6:	2907      	cmp	r1, #7
 80073f8:	6075      	str	r5, [r6, #4]
 80073fa:	9427      	str	r4, [sp, #156]	; 0x9c
 80073fc:	9126      	str	r1, [sp, #152]	; 0x98
 80073fe:	f300 847d 	bgt.w	8007cfc <_svfprintf_r+0x16f8>
 8007402:	3608      	adds	r6, #8
 8007404:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007406:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800740a:	1b55      	subs	r5, r2, r5
 800740c:	2d00      	cmp	r5, #0
 800740e:	f340 814f 	ble.w	80076b0 <_svfprintf_r+0x10ac>
 8007412:	2d10      	cmp	r5, #16
 8007414:	f340 8274 	ble.w	8007900 <_svfprintf_r+0x12fc>
 8007418:	9926      	ldr	r1, [sp, #152]	; 0x98
 800741a:	4b9f      	ldr	r3, [pc, #636]	; (8007698 <_svfprintf_r+0x1094>)
 800741c:	f8c6 9000 	str.w	r9, [r6]
 8007420:	f04f 0810 	mov.w	r8, #16
 8007424:	3101      	adds	r1, #1
 8007426:	f1a5 0e11 	sub.w	lr, r5, #17
 800742a:	4444      	add	r4, r8
 800742c:	2907      	cmp	r1, #7
 800742e:	f8c6 8004 	str.w	r8, [r6, #4]
 8007432:	930e      	str	r3, [sp, #56]	; 0x38
 8007434:	9427      	str	r4, [sp, #156]	; 0x9c
 8007436:	9126      	str	r1, [sp, #152]	; 0x98
 8007438:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 800743c:	f300 8451 	bgt.w	8007ce2 <_svfprintf_r+0x16de>
 8007440:	3608      	adds	r6, #8
 8007442:	3d10      	subs	r5, #16
 8007444:	2d10      	cmp	r5, #16
 8007446:	f340 825e 	ble.w	8007906 <_svfprintf_r+0x1302>
 800744a:	f1bb 0f00 	cmp.w	fp, #0
 800744e:	d00f      	beq.n	8007470 <_svfprintf_r+0xe6c>
 8007450:	3101      	adds	r1, #1
 8007452:	3410      	adds	r4, #16
 8007454:	2907      	cmp	r1, #7
 8007456:	f8c6 9000 	str.w	r9, [r6]
 800745a:	f8c6 8004 	str.w	r8, [r6, #4]
 800745e:	9427      	str	r4, [sp, #156]	; 0x9c
 8007460:	9126      	str	r1, [sp, #152]	; 0x98
 8007462:	f300 8471 	bgt.w	8007d48 <_svfprintf_r+0x1744>
 8007466:	3608      	adds	r6, #8
 8007468:	3d10      	subs	r5, #16
 800746a:	2d10      	cmp	r5, #16
 800746c:	f340 824b 	ble.w	8007906 <_svfprintf_r+0x1302>
 8007470:	4620      	mov	r0, r4
 8007472:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8007476:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007478:	e012      	b.n	80074a0 <_svfprintf_r+0xe9c>
 800747a:	f106 0208 	add.w	r2, r6, #8
 800747e:	1c59      	adds	r1, r3, #1
 8007480:	3010      	adds	r0, #16
 8007482:	3d10      	subs	r5, #16
 8007484:	2907      	cmp	r1, #7
 8007486:	f8c2 9000 	str.w	r9, [r2]
 800748a:	f8c2 8004 	str.w	r8, [r2, #4]
 800748e:	9126      	str	r1, [sp, #152]	; 0x98
 8007490:	9027      	str	r0, [sp, #156]	; 0x9c
 8007492:	dc1b      	bgt.n	80074cc <_svfprintf_r+0xec8>
 8007494:	f102 0608 	add.w	r6, r2, #8
 8007498:	3d10      	subs	r5, #16
 800749a:	2d10      	cmp	r5, #16
 800749c:	f340 8407 	ble.w	8007cae <_svfprintf_r+0x16aa>
 80074a0:	1c4b      	adds	r3, r1, #1
 80074a2:	3010      	adds	r0, #16
 80074a4:	2b07      	cmp	r3, #7
 80074a6:	f8c6 9000 	str.w	r9, [r6]
 80074aa:	f8c6 8004 	str.w	r8, [r6, #4]
 80074ae:	9027      	str	r0, [sp, #156]	; 0x9c
 80074b0:	9326      	str	r3, [sp, #152]	; 0x98
 80074b2:	dde2      	ble.n	800747a <_svfprintf_r+0xe76>
 80074b4:	4658      	mov	r0, fp
 80074b6:	4621      	mov	r1, r4
 80074b8:	aa25      	add	r2, sp, #148	; 0x94
 80074ba:	f003 fc9d 	bl	800adf8 <__ssprint_r>
 80074be:	2800      	cmp	r0, #0
 80074c0:	f47f aa5f 	bne.w	8006982 <_svfprintf_r+0x37e>
 80074c4:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80074c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074c8:	aa32      	add	r2, sp, #200	; 0xc8
 80074ca:	e7d8      	b.n	800747e <_svfprintf_r+0xe7a>
 80074cc:	4658      	mov	r0, fp
 80074ce:	4621      	mov	r1, r4
 80074d0:	aa25      	add	r2, sp, #148	; 0x94
 80074d2:	f003 fc91 	bl	800adf8 <__ssprint_r>
 80074d6:	2800      	cmp	r0, #0
 80074d8:	f47f aa53 	bne.w	8006982 <_svfprintf_r+0x37e>
 80074dc:	ae32      	add	r6, sp, #200	; 0xc8
 80074de:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80074e0:	9926      	ldr	r1, [sp, #152]	; 0x98
 80074e2:	e7d9      	b.n	8007498 <_svfprintf_r+0xe94>
 80074e4:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80074e6:	af32      	add	r7, sp, #200	; 0xc8
 80074e8:	940e      	str	r4, [sp, #56]	; 0x38
 80074ea:	f7ff b9af 	b.w	800684c <_svfprintf_r+0x248>
 80074ee:	980c      	ldr	r0, [sp, #48]	; 0x30
 80074f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80074f2:	aa25      	add	r2, sp, #148	; 0x94
 80074f4:	f003 fc80 	bl	800adf8 <__ssprint_r>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	f47f aa42 	bne.w	8006982 <_svfprintf_r+0x37e>
 80074fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007500:	ae32      	add	r6, sp, #200	; 0xc8
 8007502:	f7ff bbe8 	b.w	8006cd6 <_svfprintf_r+0x6d2>
 8007506:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8007508:	3f01      	subs	r7, #1
 800750a:	2f00      	cmp	r7, #0
 800750c:	f77f ad31 	ble.w	8006f72 <_svfprintf_r+0x96e>
 8007510:	2f10      	cmp	r7, #16
 8007512:	f77f aea7 	ble.w	8007264 <_svfprintf_r+0xc60>
 8007516:	9811      	ldr	r0, [sp, #68]	; 0x44
 8007518:	4b5f      	ldr	r3, [pc, #380]	; (8007698 <_svfprintf_r+0x1094>)
 800751a:	f8c6 9000 	str.w	r9, [r6]
 800751e:	f04f 0810 	mov.w	r8, #16
 8007522:	3501      	adds	r5, #1
 8007524:	f1a0 0b12 	sub.w	fp, r0, #18
 8007528:	4444      	add	r4, r8
 800752a:	2d07      	cmp	r5, #7
 800752c:	f8c6 8004 	str.w	r8, [r6, #4]
 8007530:	9309      	str	r3, [sp, #36]	; 0x24
 8007532:	9427      	str	r4, [sp, #156]	; 0x9c
 8007534:	9526      	str	r5, [sp, #152]	; 0x98
 8007536:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 800753a:	f300 83ba 	bgt.w	8007cb2 <_svfprintf_r+0x16ae>
 800753e:	3608      	adds	r6, #8
 8007540:	3f10      	subs	r7, #16
 8007542:	2f10      	cmp	r7, #16
 8007544:	f77f ae90 	ble.w	8007268 <_svfprintf_r+0xc64>
 8007548:	f1bb 0f00 	cmp.w	fp, #0
 800754c:	d00f      	beq.n	800756e <_svfprintf_r+0xf6a>
 800754e:	3501      	adds	r5, #1
 8007550:	3410      	adds	r4, #16
 8007552:	2d07      	cmp	r5, #7
 8007554:	f8c6 9000 	str.w	r9, [r6]
 8007558:	f8c6 8004 	str.w	r8, [r6, #4]
 800755c:	9427      	str	r4, [sp, #156]	; 0x9c
 800755e:	9526      	str	r5, [sp, #152]	; 0x98
 8007560:	f300 83b3 	bgt.w	8007cca <_svfprintf_r+0x16c6>
 8007564:	3608      	adds	r6, #8
 8007566:	3f10      	subs	r7, #16
 8007568:	2f10      	cmp	r7, #16
 800756a:	f77f ae7d 	ble.w	8007268 <_svfprintf_r+0xc64>
 800756e:	4621      	mov	r1, r4
 8007570:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 8007574:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007576:	e010      	b.n	800759a <_svfprintf_r+0xf96>
 8007578:	3608      	adds	r6, #8
 800757a:	3501      	adds	r5, #1
 800757c:	3110      	adds	r1, #16
 800757e:	3f10      	subs	r7, #16
 8007580:	2d07      	cmp	r5, #7
 8007582:	f8c6 9000 	str.w	r9, [r6]
 8007586:	f8c6 8004 	str.w	r8, [r6, #4]
 800758a:	9127      	str	r1, [sp, #156]	; 0x9c
 800758c:	9526      	str	r5, [sp, #152]	; 0x98
 800758e:	dc1a      	bgt.n	80075c6 <_svfprintf_r+0xfc2>
 8007590:	3608      	adds	r6, #8
 8007592:	3f10      	subs	r7, #16
 8007594:	2f10      	cmp	r7, #16
 8007596:	f340 835d 	ble.w	8007c54 <_svfprintf_r+0x1650>
 800759a:	3501      	adds	r5, #1
 800759c:	3110      	adds	r1, #16
 800759e:	2d07      	cmp	r5, #7
 80075a0:	f8c6 9000 	str.w	r9, [r6]
 80075a4:	f8c6 8004 	str.w	r8, [r6, #4]
 80075a8:	9127      	str	r1, [sp, #156]	; 0x9c
 80075aa:	9526      	str	r5, [sp, #152]	; 0x98
 80075ac:	dde4      	ble.n	8007578 <_svfprintf_r+0xf74>
 80075ae:	4658      	mov	r0, fp
 80075b0:	4621      	mov	r1, r4
 80075b2:	aa25      	add	r2, sp, #148	; 0x94
 80075b4:	f003 fc20 	bl	800adf8 <__ssprint_r>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	f47f a9e2 	bne.w	8006982 <_svfprintf_r+0x37e>
 80075be:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80075c0:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80075c2:	ae32      	add	r6, sp, #200	; 0xc8
 80075c4:	e7d9      	b.n	800757a <_svfprintf_r+0xf76>
 80075c6:	4658      	mov	r0, fp
 80075c8:	4621      	mov	r1, r4
 80075ca:	aa25      	add	r2, sp, #148	; 0x94
 80075cc:	f003 fc14 	bl	800adf8 <__ssprint_r>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	f47f a9d6 	bne.w	8006982 <_svfprintf_r+0x37e>
 80075d6:	ae32      	add	r6, sp, #200	; 0xc8
 80075d8:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80075da:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80075dc:	e7d9      	b.n	8007592 <_svfprintf_r+0xf8e>
 80075de:	9926      	ldr	r1, [sp, #152]	; 0x98
 80075e0:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 8007698 <_svfprintf_r+0x1094>
 80075e4:	3101      	adds	r1, #1
 80075e6:	1964      	adds	r4, r4, r5
 80075e8:	2907      	cmp	r1, #7
 80075ea:	f8c6 b000 	str.w	fp, [r6]
 80075ee:	6075      	str	r5, [r6, #4]
 80075f0:	9427      	str	r4, [sp, #156]	; 0x9c
 80075f2:	9126      	str	r1, [sp, #152]	; 0x98
 80075f4:	f77f ac18 	ble.w	8006e28 <_svfprintf_r+0x824>
 80075f8:	e4c6      	b.n	8006f88 <_svfprintf_r+0x984>
 80075fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80075fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075fe:	aa25      	add	r2, sp, #148	; 0x94
 8007600:	f003 fbfa 	bl	800adf8 <__ssprint_r>
 8007604:	2800      	cmp	r0, #0
 8007606:	f47f a9bc 	bne.w	8006982 <_svfprintf_r+0x37e>
 800760a:	ae32      	add	r6, sp, #200	; 0xc8
 800760c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800760e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007610:	e42e      	b.n	8006e70 <_svfprintf_r+0x86c>
 8007612:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 8007616:	4620      	mov	r0, r4
 8007618:	4629      	mov	r1, r5
 800761a:	220a      	movs	r2, #10
 800761c:	2300      	movs	r3, #0
 800761e:	f005 fab9 	bl	800cb94 <__aeabi_uldivmod>
 8007622:	3230      	adds	r2, #48	; 0x30
 8007624:	f88b 2000 	strb.w	r2, [fp]
 8007628:	4620      	mov	r0, r4
 800762a:	4629      	mov	r1, r5
 800762c:	220a      	movs	r2, #10
 800762e:	2300      	movs	r3, #0
 8007630:	f005 fab0 	bl	800cb94 <__aeabi_uldivmod>
 8007634:	4604      	mov	r4, r0
 8007636:	460d      	mov	r5, r1
 8007638:	ea54 0005 	orrs.w	r0, r4, r5
 800763c:	465f      	mov	r7, fp
 800763e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007642:	d1e8      	bne.n	8007616 <_svfprintf_r+0x1012>
 8007644:	e507      	b.n	8007056 <_svfprintf_r+0xa52>
 8007646:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007648:	990a      	ldr	r1, [sp, #40]	; 0x28
 800764a:	aa25      	add	r2, sp, #148	; 0x94
 800764c:	f003 fbd4 	bl	800adf8 <__ssprint_r>
 8007650:	2800      	cmp	r0, #0
 8007652:	f47f a996 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007656:	ae32      	add	r6, sp, #200	; 0xc8
 8007658:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800765a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800765c:	e41d      	b.n	8006e9a <_svfprintf_r+0x896>
 800765e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007660:	680c      	ldr	r4, [r1, #0]
 8007662:	17e5      	asrs	r5, r4, #31
 8007664:	4622      	mov	r2, r4
 8007666:	462b      	mov	r3, r5
 8007668:	1d0f      	adds	r7, r1, #4
 800766a:	2a00      	cmp	r2, #0
 800766c:	f173 0000 	sbcs.w	r0, r3, #0
 8007670:	9710      	str	r7, [sp, #64]	; 0x40
 8007672:	f6bf a8cd 	bge.w	8006810 <_svfprintf_r+0x20c>
 8007676:	222d      	movs	r2, #45	; 0x2d
 8007678:	4264      	negs	r4, r4
 800767a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800767e:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 8007682:	2301      	movs	r3, #1
 8007684:	f7ff b8c5 	b.w	8006812 <_svfprintf_r+0x20e>
 8007688:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800768a:	6815      	ldr	r5, [r2, #0]
 800768c:	1d17      	adds	r7, r2, #4
 800768e:	462c      	mov	r4, r5
 8007690:	9710      	str	r7, [sp, #64]	; 0x40
 8007692:	2500      	movs	r5, #0
 8007694:	f7ff b9ec 	b.w	8006a70 <_svfprintf_r+0x46c>
 8007698:	0800d368 	.word	0x0800d368
 800769c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800769e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80076a0:	aa25      	add	r2, sp, #148	; 0x94
 80076a2:	f003 fba9 	bl	800adf8 <__ssprint_r>
 80076a6:	2800      	cmp	r0, #0
 80076a8:	f47f a96b 	bne.w	8006982 <_svfprintf_r+0x37e>
 80076ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80076ae:	ae32      	add	r6, sp, #200	; 0xc8
 80076b0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80076b2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80076b4:	9814      	ldr	r0, [sp, #80]	; 0x50
 80076b6:	4293      	cmp	r3, r2
 80076b8:	4407      	add	r7, r0
 80076ba:	db72      	blt.n	80077a2 <_svfprintf_r+0x119e>
 80076bc:	9908      	ldr	r1, [sp, #32]
 80076be:	07c9      	lsls	r1, r1, #31
 80076c0:	d46f      	bmi.n	80077a2 <_svfprintf_r+0x119e>
 80076c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80076c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80076c6:	1bed      	subs	r5, r5, r7
 80076c8:	1ac9      	subs	r1, r1, r3
 80076ca:	42a9      	cmp	r1, r5
 80076cc:	bfb8      	it	lt
 80076ce:	460d      	movlt	r5, r1
 80076d0:	2d00      	cmp	r5, #0
 80076d2:	dd0a      	ble.n	80076ea <_svfprintf_r+0x10e6>
 80076d4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80076d6:	6037      	str	r7, [r6, #0]
 80076d8:	1c50      	adds	r0, r2, #1
 80076da:	1964      	adds	r4, r4, r5
 80076dc:	2807      	cmp	r0, #7
 80076de:	6075      	str	r5, [r6, #4]
 80076e0:	9427      	str	r4, [sp, #156]	; 0x9c
 80076e2:	9026      	str	r0, [sp, #152]	; 0x98
 80076e4:	f300 836f 	bgt.w	8007dc6 <_svfprintf_r+0x17c2>
 80076e8:	3608      	adds	r6, #8
 80076ea:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 80076ee:	1b4d      	subs	r5, r1, r5
 80076f0:	2d00      	cmp	r5, #0
 80076f2:	f77f ab9a 	ble.w	8006e2a <_svfprintf_r+0x826>
 80076f6:	2d10      	cmp	r5, #16
 80076f8:	f77f af71 	ble.w	80075de <_svfprintf_r+0xfda>
 80076fc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80076fe:	f8c6 9000 	str.w	r9, [r6]
 8007702:	2710      	movs	r7, #16
 8007704:	1c51      	adds	r1, r2, #1
 8007706:	f1a5 0811 	sub.w	r8, r5, #17
 800770a:	19e4      	adds	r4, r4, r7
 800770c:	2907      	cmp	r1, #7
 800770e:	6077      	str	r7, [r6, #4]
 8007710:	f8df b348 	ldr.w	fp, [pc, #840]	; 8007a5c <_svfprintf_r+0x1458>
 8007714:	9427      	str	r4, [sp, #156]	; 0x9c
 8007716:	9126      	str	r1, [sp, #152]	; 0x98
 8007718:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800771c:	f300 8347 	bgt.w	8007dae <_svfprintf_r+0x17aa>
 8007720:	3608      	adds	r6, #8
 8007722:	3d10      	subs	r5, #16
 8007724:	2d10      	cmp	r5, #16
 8007726:	f77f af5d 	ble.w	80075e4 <_svfprintf_r+0xfe0>
 800772a:	f1b8 0f00 	cmp.w	r8, #0
 800772e:	d00e      	beq.n	800774e <_svfprintf_r+0x114a>
 8007730:	3101      	adds	r1, #1
 8007732:	3410      	adds	r4, #16
 8007734:	2907      	cmp	r1, #7
 8007736:	f8c6 9000 	str.w	r9, [r6]
 800773a:	6077      	str	r7, [r6, #4]
 800773c:	9427      	str	r4, [sp, #156]	; 0x9c
 800773e:	9126      	str	r1, [sp, #152]	; 0x98
 8007740:	f300 83a5 	bgt.w	8007e8e <_svfprintf_r+0x188a>
 8007744:	3608      	adds	r6, #8
 8007746:	3d10      	subs	r5, #16
 8007748:	2d10      	cmp	r5, #16
 800774a:	f77f af4b 	ble.w	80075e4 <_svfprintf_r+0xfe0>
 800774e:	4620      	mov	r0, r4
 8007750:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8007754:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007756:	e00f      	b.n	8007778 <_svfprintf_r+0x1174>
 8007758:	3608      	adds	r6, #8
 800775a:	1c59      	adds	r1, r3, #1
 800775c:	3010      	adds	r0, #16
 800775e:	3d10      	subs	r5, #16
 8007760:	2907      	cmp	r1, #7
 8007762:	f8c6 9000 	str.w	r9, [r6]
 8007766:	6077      	str	r7, [r6, #4]
 8007768:	9126      	str	r1, [sp, #152]	; 0x98
 800776a:	9027      	str	r0, [sp, #156]	; 0x9c
 800776c:	dc28      	bgt.n	80077c0 <_svfprintf_r+0x11bc>
 800776e:	3608      	adds	r6, #8
 8007770:	3d10      	subs	r5, #16
 8007772:	2d10      	cmp	r5, #16
 8007774:	f340 80d3 	ble.w	800791e <_svfprintf_r+0x131a>
 8007778:	1c4b      	adds	r3, r1, #1
 800777a:	3010      	adds	r0, #16
 800777c:	2b07      	cmp	r3, #7
 800777e:	f8c6 9000 	str.w	r9, [r6]
 8007782:	6077      	str	r7, [r6, #4]
 8007784:	9027      	str	r0, [sp, #156]	; 0x9c
 8007786:	9326      	str	r3, [sp, #152]	; 0x98
 8007788:	dde6      	ble.n	8007758 <_svfprintf_r+0x1154>
 800778a:	4640      	mov	r0, r8
 800778c:	4621      	mov	r1, r4
 800778e:	aa25      	add	r2, sp, #148	; 0x94
 8007790:	f003 fb32 	bl	800adf8 <__ssprint_r>
 8007794:	2800      	cmp	r0, #0
 8007796:	f47f a8f4 	bne.w	8006982 <_svfprintf_r+0x37e>
 800779a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800779c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800779e:	ae32      	add	r6, sp, #200	; 0xc8
 80077a0:	e7db      	b.n	800775a <_svfprintf_r+0x1156>
 80077a2:	9926      	ldr	r1, [sp, #152]	; 0x98
 80077a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80077a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80077a8:	6030      	str	r0, [r6, #0]
 80077aa:	18a4      	adds	r4, r4, r2
 80077ac:	9815      	ldr	r0, [sp, #84]	; 0x54
 80077ae:	1c4a      	adds	r2, r1, #1
 80077b0:	2a07      	cmp	r2, #7
 80077b2:	6070      	str	r0, [r6, #4]
 80077b4:	9427      	str	r4, [sp, #156]	; 0x9c
 80077b6:	9226      	str	r2, [sp, #152]	; 0x98
 80077b8:	f300 82d3 	bgt.w	8007d62 <_svfprintf_r+0x175e>
 80077bc:	3608      	adds	r6, #8
 80077be:	e780      	b.n	80076c2 <_svfprintf_r+0x10be>
 80077c0:	4640      	mov	r0, r8
 80077c2:	4621      	mov	r1, r4
 80077c4:	aa25      	add	r2, sp, #148	; 0x94
 80077c6:	f003 fb17 	bl	800adf8 <__ssprint_r>
 80077ca:	2800      	cmp	r0, #0
 80077cc:	f47f a8d9 	bne.w	8006982 <_svfprintf_r+0x37e>
 80077d0:	ae32      	add	r6, sp, #200	; 0xc8
 80077d2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 80077d4:	9926      	ldr	r1, [sp, #152]	; 0x98
 80077d6:	e7cb      	b.n	8007770 <_svfprintf_r+0x116c>
 80077d8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80077da:	990a      	ldr	r1, [sp, #40]	; 0x28
 80077dc:	9306      	str	r3, [sp, #24]
 80077de:	aa25      	add	r2, sp, #148	; 0x94
 80077e0:	f003 fb0a 	bl	800adf8 <__ssprint_r>
 80077e4:	9b06      	ldr	r3, [sp, #24]
 80077e6:	2800      	cmp	r0, #0
 80077e8:	f47f a8cb 	bne.w	8006982 <_svfprintf_r+0x37e>
 80077ec:	ae32      	add	r6, sp, #200	; 0xc8
 80077ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 80077f0:	9826      	ldr	r0, [sp, #152]	; 0x98
 80077f2:	e4df      	b.n	80071b4 <_svfprintf_r+0xbb0>
 80077f4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80077f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80077f8:	aa25      	add	r2, sp, #148	; 0x94
 80077fa:	f003 fafd 	bl	800adf8 <__ssprint_r>
 80077fe:	2800      	cmp	r0, #0
 8007800:	f47f a8bf 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007804:	ae32      	add	r6, sp, #200	; 0xc8
 8007806:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007808:	9826      	ldr	r0, [sp, #152]	; 0x98
 800780a:	e4e1      	b.n	80071d0 <_svfprintf_r+0xbcc>
 800780c:	9908      	ldr	r1, [sp, #32]
 800780e:	07ca      	lsls	r2, r1, #31
 8007810:	f53f ab81 	bmi.w	8006f16 <_svfprintf_r+0x912>
 8007814:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007816:	6037      	str	r7, [r6, #0]
 8007818:	3401      	adds	r4, #1
 800781a:	1c55      	adds	r5, r2, #1
 800781c:	2001      	movs	r0, #1
 800781e:	f7ff bba1 	b.w	8006f64 <_svfprintf_r+0x960>
 8007822:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007824:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007826:	aa25      	add	r2, sp, #148	; 0x94
 8007828:	f003 fae6 	bl	800adf8 <__ssprint_r>
 800782c:	2800      	cmp	r0, #0
 800782e:	f47f a8a8 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007832:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007834:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007836:	ae32      	add	r6, sp, #200	; 0xc8
 8007838:	f7ff bb79 	b.w	8006f2e <_svfprintf_r+0x92a>
 800783c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800783e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007840:	aa25      	add	r2, sp, #148	; 0x94
 8007842:	f003 fad9 	bl	800adf8 <__ssprint_r>
 8007846:	2800      	cmp	r0, #0
 8007848:	f47f a89b 	bne.w	8006982 <_svfprintf_r+0x37e>
 800784c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800784e:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007850:	ae32      	add	r6, sp, #200	; 0xc8
 8007852:	f7ff bb78 	b.w	8006f46 <_svfprintf_r+0x942>
 8007856:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007858:	af32      	add	r7, sp, #200	; 0xc8
 800785a:	910e      	str	r1, [sp, #56]	; 0x38
 800785c:	f7fe bff6 	b.w	800684c <_svfprintf_r+0x248>
 8007860:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007862:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007864:	aa25      	add	r2, sp, #148	; 0x94
 8007866:	f003 fac7 	bl	800adf8 <__ssprint_r>
 800786a:	2800      	cmp	r0, #0
 800786c:	f47f a889 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007870:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007872:	ae32      	add	r6, sp, #200	; 0xc8
 8007874:	f7ff ba53 	b.w	8006d1e <_svfprintf_r+0x71a>
 8007878:	f003 f98a 	bl	800ab90 <__fpclassifyd>
 800787c:	2800      	cmp	r0, #0
 800787e:	f040 80f1 	bne.w	8007a64 <_svfprintf_r+0x1460>
 8007882:	2703      	movs	r7, #3
 8007884:	4a73      	ldr	r2, [pc, #460]	; (8007a54 <_svfprintf_r+0x1450>)
 8007886:	970b      	str	r7, [sp, #44]	; 0x2c
 8007888:	4f73      	ldr	r7, [pc, #460]	; (8007a58 <_svfprintf_r+0x1454>)
 800788a:	9012      	str	r0, [sp, #72]	; 0x48
 800788c:	9808      	ldr	r0, [sp, #32]
 800788e:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8007892:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007896:	bfd8      	it	le
 8007898:	4617      	movle	r7, r2
 800789a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800789c:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 80078a0:	2103      	movs	r1, #3
 80078a2:	9408      	str	r4, [sp, #32]
 80078a4:	910e      	str	r1, [sp, #56]	; 0x38
 80078a6:	9214      	str	r2, [sp, #80]	; 0x50
 80078a8:	f7fe bfdb 	b.w	8006862 <_svfprintf_r+0x25e>
 80078ac:	9b08      	ldr	r3, [sp, #32]
 80078ae:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80078b2:	f000 81bb 	beq.w	8007c2c <_svfprintf_r+0x1628>
 80078b6:	4603      	mov	r3, r0
 80078b8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80078ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80078bc:	1d01      	adds	r1, r0, #4
 80078be:	882c      	ldrh	r4, [r5, #0]
 80078c0:	9110      	str	r1, [sp, #64]	; 0x40
 80078c2:	2500      	movs	r5, #0
 80078c4:	f7fe bf89 	b.w	80067da <_svfprintf_r+0x1d6>
 80078c8:	9808      	ldr	r0, [sp, #32]
 80078ca:	0640      	lsls	r0, r0, #25
 80078cc:	f140 81a5 	bpl.w	8007c1a <_svfprintf_r+0x1616>
 80078d0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80078d2:	1d08      	adds	r0, r1, #4
 80078d4:	880c      	ldrh	r4, [r1, #0]
 80078d6:	9010      	str	r0, [sp, #64]	; 0x40
 80078d8:	2301      	movs	r3, #1
 80078da:	2500      	movs	r5, #0
 80078dc:	f7fe bf7d 	b.w	80067da <_svfprintf_r+0x1d6>
 80078e0:	f89a 8000 	ldrb.w	r8, [sl]
 80078e4:	f7fe bef0 	b.w	80066c8 <_svfprintf_r+0xc4>
 80078e8:	9b08      	ldr	r3, [sp, #32]
 80078ea:	06da      	lsls	r2, r3, #27
 80078ec:	f140 81a6 	bpl.w	8007c3c <_svfprintf_r+0x1638>
 80078f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078f2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80078f4:	6813      	ldr	r3, [r2, #0]
 80078f6:	1d14      	adds	r4, r2, #4
 80078f8:	9410      	str	r4, [sp, #64]	; 0x40
 80078fa:	6018      	str	r0, [r3, #0]
 80078fc:	f7fe bead 	b.w	800665a <_svfprintf_r+0x56>
 8007900:	4856      	ldr	r0, [pc, #344]	; (8007a5c <_svfprintf_r+0x1458>)
 8007902:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007904:	900e      	str	r0, [sp, #56]	; 0x38
 8007906:	1c4b      	adds	r3, r1, #1
 8007908:	980e      	ldr	r0, [sp, #56]	; 0x38
 800790a:	1964      	adds	r4, r4, r5
 800790c:	2b07      	cmp	r3, #7
 800790e:	e886 0021 	stmia.w	r6, {r0, r5}
 8007912:	9427      	str	r4, [sp, #156]	; 0x9c
 8007914:	9326      	str	r3, [sp, #152]	; 0x98
 8007916:	f73f aec1 	bgt.w	800769c <_svfprintf_r+0x1098>
 800791a:	3608      	adds	r6, #8
 800791c:	e6c8      	b.n	80076b0 <_svfprintf_r+0x10ac>
 800791e:	4604      	mov	r4, r0
 8007920:	e660      	b.n	80075e4 <_svfprintf_r+0xfe0>
 8007922:	4b4e      	ldr	r3, [pc, #312]	; (8007a5c <_svfprintf_r+0x1458>)
 8007924:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007926:	9309      	str	r3, [sp, #36]	; 0x24
 8007928:	f7ff ba63 	b.w	8006df2 <_svfprintf_r+0x7ee>
 800792c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800792e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007930:	aa25      	add	r2, sp, #148	; 0x94
 8007932:	f003 fa61 	bl	800adf8 <__ssprint_r>
 8007936:	2800      	cmp	r0, #0
 8007938:	f47f a823 	bne.w	8006982 <_svfprintf_r+0x37e>
 800793c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800793e:	ae32      	add	r6, sp, #200	; 0xc8
 8007940:	f7ff bba8 	b.w	8007094 <_svfprintf_r+0xa90>
 8007944:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007946:	4b46      	ldr	r3, [pc, #280]	; (8007a60 <_svfprintf_r+0x145c>)
 8007948:	1c50      	adds	r0, r2, #1
 800794a:	3401      	adds	r4, #1
 800794c:	2101      	movs	r1, #1
 800794e:	2807      	cmp	r0, #7
 8007950:	6033      	str	r3, [r6, #0]
 8007952:	6071      	str	r1, [r6, #4]
 8007954:	9427      	str	r4, [sp, #156]	; 0x9c
 8007956:	9026      	str	r0, [sp, #152]	; 0x98
 8007958:	f300 8144 	bgt.w	8007be4 <_svfprintf_r+0x15e0>
 800795c:	3608      	adds	r6, #8
 800795e:	b92d      	cbnz	r5, 800796c <_svfprintf_r+0x1368>
 8007960:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007962:	b91a      	cbnz	r2, 800796c <_svfprintf_r+0x1368>
 8007964:	9808      	ldr	r0, [sp, #32]
 8007966:	07c0      	lsls	r0, r0, #31
 8007968:	f57f aa5f 	bpl.w	8006e2a <_svfprintf_r+0x826>
 800796c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800796e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007970:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007972:	6033      	str	r3, [r6, #0]
 8007974:	1862      	adds	r2, r4, r1
 8007976:	1c43      	adds	r3, r0, #1
 8007978:	9915      	ldr	r1, [sp, #84]	; 0x54
 800797a:	2b07      	cmp	r3, #7
 800797c:	6071      	str	r1, [r6, #4]
 800797e:	9227      	str	r2, [sp, #156]	; 0x9c
 8007980:	9326      	str	r3, [sp, #152]	; 0x98
 8007982:	f300 82bc 	bgt.w	8007efe <_svfprintf_r+0x18fa>
 8007986:	3608      	adds	r6, #8
 8007988:	426d      	negs	r5, r5
 800798a:	2d00      	cmp	r5, #0
 800798c:	f340 817d 	ble.w	8007c8a <_svfprintf_r+0x1686>
 8007990:	2d10      	cmp	r5, #16
 8007992:	f340 81f2 	ble.w	8007d7a <_svfprintf_r+0x1776>
 8007996:	2410      	movs	r4, #16
 8007998:	3301      	adds	r3, #1
 800799a:	f1a5 0c11 	sub.w	ip, r5, #17
 800799e:	1912      	adds	r2, r2, r4
 80079a0:	2b07      	cmp	r3, #7
 80079a2:	f8c6 9000 	str.w	r9, [r6]
 80079a6:	6074      	str	r4, [r6, #4]
 80079a8:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 8007a5c <_svfprintf_r+0x1458>
 80079ac:	9227      	str	r2, [sp, #156]	; 0x9c
 80079ae:	9326      	str	r3, [sp, #152]	; 0x98
 80079b0:	f3cc 1800 	ubfx	r8, ip, #4, #1
 80079b4:	f300 8319 	bgt.w	8007fea <_svfprintf_r+0x19e6>
 80079b8:	3608      	adds	r6, #8
 80079ba:	3d10      	subs	r5, #16
 80079bc:	2d10      	cmp	r5, #16
 80079be:	f340 81de 	ble.w	8007d7e <_svfprintf_r+0x177a>
 80079c2:	f1b8 0f00 	cmp.w	r8, #0
 80079c6:	d00e      	beq.n	80079e6 <_svfprintf_r+0x13e2>
 80079c8:	3301      	adds	r3, #1
 80079ca:	3210      	adds	r2, #16
 80079cc:	2b07      	cmp	r3, #7
 80079ce:	f8c6 9000 	str.w	r9, [r6]
 80079d2:	6074      	str	r4, [r6, #4]
 80079d4:	9227      	str	r2, [sp, #156]	; 0x9c
 80079d6:	9326      	str	r3, [sp, #152]	; 0x98
 80079d8:	f300 8313 	bgt.w	8008002 <_svfprintf_r+0x19fe>
 80079dc:	3608      	adds	r6, #8
 80079de:	3d10      	subs	r5, #16
 80079e0:	2d10      	cmp	r5, #16
 80079e2:	f340 81cc 	ble.w	8007d7e <_svfprintf_r+0x177a>
 80079e6:	4630      	mov	r0, r6
 80079e8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80079ec:	462e      	mov	r6, r5
 80079ee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80079f0:	e010      	b.n	8007a14 <_svfprintf_r+0x1410>
 80079f2:	3008      	adds	r0, #8
 80079f4:	3301      	adds	r3, #1
 80079f6:	3210      	adds	r2, #16
 80079f8:	3e10      	subs	r6, #16
 80079fa:	2b07      	cmp	r3, #7
 80079fc:	f8c0 9000 	str.w	r9, [r0]
 8007a00:	6044      	str	r4, [r0, #4]
 8007a02:	9227      	str	r2, [sp, #156]	; 0x9c
 8007a04:	9326      	str	r3, [sp, #152]	; 0x98
 8007a06:	f300 80fc 	bgt.w	8007c02 <_svfprintf_r+0x15fe>
 8007a0a:	3008      	adds	r0, #8
 8007a0c:	3e10      	subs	r6, #16
 8007a0e:	2e10      	cmp	r6, #16
 8007a10:	f340 829d 	ble.w	8007f4e <_svfprintf_r+0x194a>
 8007a14:	3301      	adds	r3, #1
 8007a16:	3210      	adds	r2, #16
 8007a18:	2b07      	cmp	r3, #7
 8007a1a:	f8c0 9000 	str.w	r9, [r0]
 8007a1e:	6044      	str	r4, [r0, #4]
 8007a20:	9227      	str	r2, [sp, #156]	; 0x9c
 8007a22:	9326      	str	r3, [sp, #152]	; 0x98
 8007a24:	dde5      	ble.n	80079f2 <_svfprintf_r+0x13ee>
 8007a26:	4640      	mov	r0, r8
 8007a28:	4629      	mov	r1, r5
 8007a2a:	aa25      	add	r2, sp, #148	; 0x94
 8007a2c:	f003 f9e4 	bl	800adf8 <__ssprint_r>
 8007a30:	2800      	cmp	r0, #0
 8007a32:	f47e afa6 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007a36:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007a38:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a3a:	a832      	add	r0, sp, #200	; 0xc8
 8007a3c:	e7da      	b.n	80079f4 <_svfprintf_r+0x13f0>
 8007a3e:	9a08      	ldr	r2, [sp, #32]
 8007a40:	f893 8001 	ldrb.w	r8, [r3, #1]
 8007a44:	f042 0220 	orr.w	r2, r2, #32
 8007a48:	f10a 0a01 	add.w	sl, sl, #1
 8007a4c:	9208      	str	r2, [sp, #32]
 8007a4e:	f7fe be3b 	b.w	80066c8 <_svfprintf_r+0xc4>
 8007a52:	bf00      	nop
 8007a54:	0800d32c 	.word	0x0800d32c
 8007a58:	0800d330 	.word	0x0800d330
 8007a5c:	0800d368 	.word	0x0800d368
 8007a60:	0800d364 	.word	0x0800d364
 8007a64:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007a66:	1c6b      	adds	r3, r5, #1
 8007a68:	f000 80c8 	beq.w	8007bfc <_svfprintf_r+0x15f8>
 8007a6c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8007a70:	f000 8257 	beq.w	8007f22 <_svfprintf_r+0x191e>
 8007a74:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007a78:	f000 8253 	beq.w	8007f22 <_svfprintf_r+0x191e>
 8007a7c:	9b08      	ldr	r3, [sp, #32]
 8007a7e:	2c00      	cmp	r4, #0
 8007a80:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 8007a84:	951a      	str	r5, [sp, #104]	; 0x68
 8007a86:	f2c0 8259 	blt.w	8007f3c <_svfprintf_r+0x1938>
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	9012      	str	r0, [sp, #72]	; 0x48
 8007a8e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8007a92:	f000 8208 	beq.w	8007ea6 <_svfprintf_r+0x18a2>
 8007a96:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007a9a:	f000 8204 	beq.w	8007ea6 <_svfprintf_r+0x18a2>
 8007a9e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8007aa2:	f000 8250 	beq.w	8007f46 <_svfprintf_r+0x1942>
 8007aa6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007aaa:	f000 824c 	beq.w	8007f46 <_svfprintf_r+0x1942>
 8007aae:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8007ab2:	2102      	movs	r1, #2
 8007ab4:	e88d 1002 	stmia.w	sp, {r1, ip}
 8007ab8:	a81f      	add	r0, sp, #124	; 0x7c
 8007aba:	a920      	add	r1, sp, #128	; 0x80
 8007abc:	ad1e      	add	r5, sp, #120	; 0x78
 8007abe:	9003      	str	r0, [sp, #12]
 8007ac0:	465a      	mov	r2, fp
 8007ac2:	4623      	mov	r3, r4
 8007ac4:	9502      	str	r5, [sp, #8]
 8007ac6:	9104      	str	r1, [sp, #16]
 8007ac8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007aca:	f8cd c018 	str.w	ip, [sp, #24]
 8007ace:	f000 fc7f 	bl	80083d0 <_dtoa_r>
 8007ad2:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8007ad6:	4607      	mov	r7, r0
 8007ad8:	f8dd c018 	ldr.w	ip, [sp, #24]
 8007adc:	d002      	beq.n	8007ae4 <_svfprintf_r+0x14e0>
 8007ade:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007ae2:	d103      	bne.n	8007aec <_svfprintf_r+0x14e8>
 8007ae4:	9a08      	ldr	r2, [sp, #32]
 8007ae6:	07d0      	lsls	r0, r2, #31
 8007ae8:	f140 8297 	bpl.w	800801a <_svfprintf_r+0x1a16>
 8007aec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007af0:	eb07 050c 	add.w	r5, r7, ip
 8007af4:	f000 81ea 	beq.w	8007ecc <_svfprintf_r+0x18c8>
 8007af8:	4658      	mov	r0, fp
 8007afa:	4621      	mov	r1, r4
 8007afc:	2200      	movs	r2, #0
 8007afe:	2300      	movs	r3, #0
 8007b00:	f7fe fbe8 	bl	80062d4 <__aeabi_dcmpeq>
 8007b04:	b9e8      	cbnz	r0, 8007b42 <_svfprintf_r+0x153e>
 8007b06:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8007b08:	42a5      	cmp	r5, r4
 8007b0a:	f240 82e7 	bls.w	80080dc <_svfprintf_r+0x1ad8>
 8007b0e:	4623      	mov	r3, r4
 8007b10:	2130      	movs	r1, #48	; 0x30
 8007b12:	f803 1b01 	strb.w	r1, [r3], #1
 8007b16:	43e2      	mvns	r2, r4
 8007b18:	18a8      	adds	r0, r5, r2
 8007b1a:	42ab      	cmp	r3, r5
 8007b1c:	9320      	str	r3, [sp, #128]	; 0x80
 8007b1e:	f000 0201 	and.w	r2, r0, #1
 8007b22:	d00d      	beq.n	8007b40 <_svfprintf_r+0x153c>
 8007b24:	b122      	cbz	r2, 8007b30 <_svfprintf_r+0x152c>
 8007b26:	3301      	adds	r3, #1
 8007b28:	42ab      	cmp	r3, r5
 8007b2a:	7061      	strb	r1, [r4, #1]
 8007b2c:	9320      	str	r3, [sp, #128]	; 0x80
 8007b2e:	d007      	beq.n	8007b40 <_svfprintf_r+0x153c>
 8007b30:	461c      	mov	r4, r3
 8007b32:	f804 1b01 	strb.w	r1, [r4], #1
 8007b36:	7059      	strb	r1, [r3, #1]
 8007b38:	1c63      	adds	r3, r4, #1
 8007b3a:	42ab      	cmp	r3, r5
 8007b3c:	9320      	str	r3, [sp, #128]	; 0x80
 8007b3e:	d1f7      	bne.n	8007b30 <_svfprintf_r+0x152c>
 8007b40:	461d      	mov	r5, r3
 8007b42:	1bed      	subs	r5, r5, r7
 8007b44:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8007b48:	9511      	str	r5, [sp, #68]	; 0x44
 8007b4a:	f000 815d 	beq.w	8007e08 <_svfprintf_r+0x1804>
 8007b4e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007b52:	f000 8159 	beq.w	8007e08 <_svfprintf_r+0x1804>
 8007b56:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8007b5a:	f040 82ba 	bne.w	80080d2 <_svfprintf_r+0x1ace>
 8007b5e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007b60:	2a00      	cmp	r2, #0
 8007b62:	f340 828d 	ble.w	8008080 <_svfprintf_r+0x1a7c>
 8007b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f040 8258 	bne.w	800801e <_svfprintf_r+0x1a1a>
 8007b6e:	9c08      	ldr	r4, [sp, #32]
 8007b70:	07e3      	lsls	r3, r4, #31
 8007b72:	f100 8254 	bmi.w	800801e <_svfprintf_r+0x1a1a>
 8007b76:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8007b7a:	910b      	str	r1, [sp, #44]	; 0x2c
 8007b7c:	920e      	str	r2, [sp, #56]	; 0x38
 8007b7e:	9214      	str	r2, [sp, #80]	; 0x50
 8007b80:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8007b82:	2c00      	cmp	r4, #0
 8007b84:	f000 813a 	beq.w	8007dfc <_svfprintf_r+0x17f8>
 8007b88:	981a      	ldr	r0, [sp, #104]	; 0x68
 8007b8a:	212d      	movs	r1, #45	; 0x2d
 8007b8c:	2400      	movs	r4, #0
 8007b8e:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 8007b92:	9008      	str	r0, [sp, #32]
 8007b94:	9412      	str	r4, [sp, #72]	; 0x48
 8007b96:	f7fe be65 	b.w	8006864 <_svfprintf_r+0x260>
 8007b9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b9c:	9510      	str	r5, [sp, #64]	; 0x40
 8007b9e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 8007ba2:	920b      	str	r2, [sp, #44]	; 0x2c
 8007ba4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8007ba8:	9414      	str	r4, [sp, #80]	; 0x50
 8007baa:	f7fe be5a 	b.w	8006862 <_svfprintf_r+0x25e>
 8007bae:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007bb0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007bb2:	aa25      	add	r2, sp, #148	; 0x94
 8007bb4:	f003 f920 	bl	800adf8 <__ssprint_r>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	f47e aee2 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007bbe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007bc0:	ae32      	add	r6, sp, #200	; 0xc8
 8007bc2:	f7ff ba7c 	b.w	80070be <_svfprintf_r+0xaba>
 8007bc6:	2140      	movs	r1, #64	; 0x40
 8007bc8:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007bca:	f001 fd79 	bl	80096c0 <_malloc_r>
 8007bce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007bd0:	6008      	str	r0, [r1, #0]
 8007bd2:	6108      	str	r0, [r1, #16]
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	f000 8275 	beq.w	80080c4 <_svfprintf_r+0x1ac0>
 8007bda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bdc:	2640      	movs	r6, #64	; 0x40
 8007bde:	6156      	str	r6, [r2, #20]
 8007be0:	f7fe bd2d 	b.w	800663e <_svfprintf_r+0x3a>
 8007be4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007be6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007be8:	aa25      	add	r2, sp, #148	; 0x94
 8007bea:	f003 f905 	bl	800adf8 <__ssprint_r>
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	f47e aec7 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007bf4:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8007bf6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007bf8:	ae32      	add	r6, sp, #200	; 0xc8
 8007bfa:	e6b0      	b.n	800795e <_svfprintf_r+0x135a>
 8007bfc:	2706      	movs	r7, #6
 8007bfe:	9709      	str	r7, [sp, #36]	; 0x24
 8007c00:	e73c      	b.n	8007a7c <_svfprintf_r+0x1478>
 8007c02:	4640      	mov	r0, r8
 8007c04:	4629      	mov	r1, r5
 8007c06:	aa25      	add	r2, sp, #148	; 0x94
 8007c08:	f003 f8f6 	bl	800adf8 <__ssprint_r>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	f47e aeb8 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007c12:	a832      	add	r0, sp, #200	; 0xc8
 8007c14:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007c16:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c18:	e6f8      	b.n	8007a0c <_svfprintf_r+0x1408>
 8007c1a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c1c:	6817      	ldr	r7, [r2, #0]
 8007c1e:	1d13      	adds	r3, r2, #4
 8007c20:	9310      	str	r3, [sp, #64]	; 0x40
 8007c22:	463c      	mov	r4, r7
 8007c24:	2500      	movs	r5, #0
 8007c26:	2301      	movs	r3, #1
 8007c28:	f7fe bdd7 	b.w	80067da <_svfprintf_r+0x1d6>
 8007c2c:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007c2e:	680a      	ldr	r2, [r1, #0]
 8007c30:	1d0f      	adds	r7, r1, #4
 8007c32:	4614      	mov	r4, r2
 8007c34:	2500      	movs	r5, #0
 8007c36:	9710      	str	r7, [sp, #64]	; 0x40
 8007c38:	f7fe bdcf 	b.w	80067da <_svfprintf_r+0x1d6>
 8007c3c:	9a08      	ldr	r2, [sp, #32]
 8007c3e:	0653      	lsls	r3, r2, #25
 8007c40:	f140 80d4 	bpl.w	8007dec <_svfprintf_r+0x17e8>
 8007c44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007c46:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007c48:	6814      	ldr	r4, [r2, #0]
 8007c4a:	1d10      	adds	r0, r2, #4
 8007c4c:	9010      	str	r0, [sp, #64]	; 0x40
 8007c4e:	8021      	strh	r1, [r4, #0]
 8007c50:	f7fe bd03 	b.w	800665a <_svfprintf_r+0x56>
 8007c54:	460c      	mov	r4, r1
 8007c56:	f7ff bb07 	b.w	8007268 <_svfprintf_r+0xc64>
 8007c5a:	f7fe fca3 	bl	80065a4 <strlen>
 8007c5e:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 8007c62:	900e      	str	r0, [sp, #56]	; 0x38
 8007c64:	9412      	str	r4, [sp, #72]	; 0x48
 8007c66:	910b      	str	r1, [sp, #44]	; 0x2c
 8007c68:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8007c6c:	9510      	str	r5, [sp, #64]	; 0x40
 8007c6e:	9414      	str	r4, [sp, #80]	; 0x50
 8007c70:	f7fe bdf7 	b.w	8006862 <_svfprintf_r+0x25e>
 8007c74:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c76:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007c78:	aa25      	add	r2, sp, #148	; 0x94
 8007c7a:	f003 f8bd 	bl	800adf8 <__ssprint_r>
 8007c7e:	2800      	cmp	r0, #0
 8007c80:	f47e ae7f 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007c84:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007c86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c88:	ae32      	add	r6, sp, #200	; 0xc8
 8007c8a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007c8c:	6037      	str	r7, [r6, #0]
 8007c8e:	1854      	adds	r4, r2, r1
 8007c90:	1c5a      	adds	r2, r3, #1
 8007c92:	2a07      	cmp	r2, #7
 8007c94:	6071      	str	r1, [r6, #4]
 8007c96:	9427      	str	r4, [sp, #156]	; 0x9c
 8007c98:	9226      	str	r2, [sp, #152]	; 0x98
 8007c9a:	f77f a8c5 	ble.w	8006e28 <_svfprintf_r+0x824>
 8007c9e:	f7ff b973 	b.w	8006f88 <_svfprintf_r+0x984>
 8007ca2:	48a3      	ldr	r0, [pc, #652]	; (8007f30 <_svfprintf_r+0x192c>)
 8007ca4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007ca6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007ca8:	901a      	str	r0, [sp, #104]	; 0x68
 8007caa:	f7ff b807 	b.w	8006cbc <_svfprintf_r+0x6b8>
 8007cae:	4604      	mov	r4, r0
 8007cb0:	e629      	b.n	8007906 <_svfprintf_r+0x1302>
 8007cb2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007cb4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007cb6:	aa25      	add	r2, sp, #148	; 0x94
 8007cb8:	f003 f89e 	bl	800adf8 <__ssprint_r>
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	f47e ae60 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007cc2:	ae32      	add	r6, sp, #200	; 0xc8
 8007cc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007cc6:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007cc8:	e43a      	b.n	8007540 <_svfprintf_r+0xf3c>
 8007cca:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ccc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007cce:	aa25      	add	r2, sp, #148	; 0x94
 8007cd0:	f003 f892 	bl	800adf8 <__ssprint_r>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	f47e ae54 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007cda:	ae32      	add	r6, sp, #200	; 0xc8
 8007cdc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007cde:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007ce0:	e441      	b.n	8007566 <_svfprintf_r+0xf62>
 8007ce2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ce4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007ce6:	aa25      	add	r2, sp, #148	; 0x94
 8007ce8:	f003 f886 	bl	800adf8 <__ssprint_r>
 8007cec:	2800      	cmp	r0, #0
 8007cee:	f47e ae48 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007cf2:	ae32      	add	r6, sp, #200	; 0xc8
 8007cf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007cf6:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007cf8:	f7ff bba3 	b.w	8007442 <_svfprintf_r+0xe3e>
 8007cfc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007cfe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007d00:	aa25      	add	r2, sp, #148	; 0x94
 8007d02:	f003 f879 	bl	800adf8 <__ssprint_r>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	f47e ae3b 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007d0c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007d0e:	ae32      	add	r6, sp, #200	; 0xc8
 8007d10:	f7ff bb78 	b.w	8007404 <_svfprintf_r+0xe00>
 8007d14:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007d16:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007d18:	aa25      	add	r2, sp, #148	; 0x94
 8007d1a:	f003 f86d 	bl	800adf8 <__ssprint_r>
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	f47e ae2f 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007d24:	ae32      	add	r6, sp, #200	; 0xc8
 8007d26:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007d28:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007d2a:	f7ff b9e4 	b.w	80070f6 <_svfprintf_r+0xaf2>
 8007d2e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007d30:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007d32:	aa25      	add	r2, sp, #148	; 0x94
 8007d34:	f003 f860 	bl	800adf8 <__ssprint_r>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	f47e ae22 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007d3e:	ae32      	add	r6, sp, #200	; 0xc8
 8007d40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007d42:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007d44:	f7ff b9e9 	b.w	800711a <_svfprintf_r+0xb16>
 8007d48:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007d4a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007d4c:	aa25      	add	r2, sp, #148	; 0x94
 8007d4e:	f003 f853 	bl	800adf8 <__ssprint_r>
 8007d52:	2800      	cmp	r0, #0
 8007d54:	f47e ae15 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007d58:	ae32      	add	r6, sp, #200	; 0xc8
 8007d5a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007d5c:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007d5e:	f7ff bb83 	b.w	8007468 <_svfprintf_r+0xe64>
 8007d62:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007d64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007d66:	aa25      	add	r2, sp, #148	; 0x94
 8007d68:	f003 f846 	bl	800adf8 <__ssprint_r>
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	f47e ae08 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007d72:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007d74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007d76:	ae32      	add	r6, sp, #200	; 0xc8
 8007d78:	e4a3      	b.n	80076c2 <_svfprintf_r+0x10be>
 8007d7a:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 8007f38 <_svfprintf_r+0x1934>
 8007d7e:	3301      	adds	r3, #1
 8007d80:	1952      	adds	r2, r2, r5
 8007d82:	2b07      	cmp	r3, #7
 8007d84:	f8c6 b000 	str.w	fp, [r6]
 8007d88:	6075      	str	r5, [r6, #4]
 8007d8a:	9227      	str	r2, [sp, #156]	; 0x9c
 8007d8c:	9326      	str	r3, [sp, #152]	; 0x98
 8007d8e:	f73f af71 	bgt.w	8007c74 <_svfprintf_r+0x1670>
 8007d92:	3608      	adds	r6, #8
 8007d94:	e779      	b.n	8007c8a <_svfprintf_r+0x1686>
 8007d96:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007d98:	9510      	str	r5, [sp, #64]	; 0x40
 8007d9a:	2f06      	cmp	r7, #6
 8007d9c:	bf28      	it	cs
 8007d9e:	2706      	movcs	r7, #6
 8007da0:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 8007da4:	970e      	str	r7, [sp, #56]	; 0x38
 8007da6:	940b      	str	r4, [sp, #44]	; 0x2c
 8007da8:	4f62      	ldr	r7, [pc, #392]	; (8007f34 <_svfprintf_r+0x1930>)
 8007daa:	f7fe bed9 	b.w	8006b60 <_svfprintf_r+0x55c>
 8007dae:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007db0:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007db2:	aa25      	add	r2, sp, #148	; 0x94
 8007db4:	f003 f820 	bl	800adf8 <__ssprint_r>
 8007db8:	2800      	cmp	r0, #0
 8007dba:	f47e ade2 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007dbe:	ae32      	add	r6, sp, #200	; 0xc8
 8007dc0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007dc2:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007dc4:	e4ad      	b.n	8007722 <_svfprintf_r+0x111e>
 8007dc6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007dc8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007dca:	aa25      	add	r2, sp, #148	; 0x94
 8007dcc:	f003 f814 	bl	800adf8 <__ssprint_r>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	f47e add6 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007dd6:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8007dd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007dda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007ddc:	1b99      	subs	r1, r3, r6
 8007dde:	ae32      	add	r6, sp, #200	; 0xc8
 8007de0:	e483      	b.n	80076ea <_svfprintf_r+0x10e6>
 8007de2:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007de4:	f8df 8148 	ldr.w	r8, [pc, #328]	; 8007f30 <_svfprintf_r+0x192c>
 8007de8:	f7ff b8fc 	b.w	8006fe4 <_svfprintf_r+0x9e0>
 8007dec:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007dee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007df0:	6801      	ldr	r1, [r0, #0]
 8007df2:	1d04      	adds	r4, r0, #4
 8007df4:	9410      	str	r4, [sp, #64]	; 0x40
 8007df6:	600b      	str	r3, [r1, #0]
 8007df8:	f7fe bc2f 	b.w	800665a <_svfprintf_r+0x56>
 8007dfc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007dfe:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8007e02:	9208      	str	r2, [sp, #32]
 8007e04:	f7fe bd2d 	b.w	8006862 <_svfprintf_r+0x25e>
 8007e08:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007e0a:	1cd1      	adds	r1, r2, #3
 8007e0c:	4610      	mov	r0, r2
 8007e0e:	db02      	blt.n	8007e16 <_svfprintf_r+0x1812>
 8007e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e12:	4293      	cmp	r3, r2
 8007e14:	da28      	bge.n	8007e68 <_svfprintf_r+0x1864>
 8007e16:	f1a8 0802 	sub.w	r8, r8, #2
 8007e1a:	1e43      	subs	r3, r0, #1
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	931e      	str	r3, [sp, #120]	; 0x78
 8007e20:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 8007e24:	f2c0 811c 	blt.w	8008060 <_svfprintf_r+0x1a5c>
 8007e28:	222b      	movs	r2, #43	; 0x2b
 8007e2a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 8007e2e:	2b09      	cmp	r3, #9
 8007e30:	f300 809e 	bgt.w	8007f70 <_svfprintf_r+0x196c>
 8007e34:	3330      	adds	r3, #48	; 0x30
 8007e36:	2130      	movs	r1, #48	; 0x30
 8007e38:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 8007e3c:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8007e40:	ac22      	add	r4, sp, #136	; 0x88
 8007e42:	aa21      	add	r2, sp, #132	; 0x84
 8007e44:	9811      	ldr	r0, [sp, #68]	; 0x44
 8007e46:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e48:	1aa1      	subs	r1, r4, r2
 8007e4a:	1844      	adds	r4, r0, r1
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	9119      	str	r1, [sp, #100]	; 0x64
 8007e50:	940e      	str	r4, [sp, #56]	; 0x38
 8007e52:	f340 810a 	ble.w	800806a <_svfprintf_r+0x1a66>
 8007e56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e58:	1c5a      	adds	r2, r3, #1
 8007e5a:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8007e5e:	2000      	movs	r0, #0
 8007e60:	920e      	str	r2, [sp, #56]	; 0x38
 8007e62:	910b      	str	r1, [sp, #44]	; 0x2c
 8007e64:	9014      	str	r0, [sp, #80]	; 0x50
 8007e66:	e68b      	b.n	8007b80 <_svfprintf_r+0x157c>
 8007e68:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8007e6a:	42a2      	cmp	r2, r4
 8007e6c:	db72      	blt.n	8007f54 <_svfprintf_r+0x1950>
 8007e6e:	9c08      	ldr	r4, [sp, #32]
 8007e70:	07e0      	lsls	r0, r4, #31
 8007e72:	f100 80ed 	bmi.w	8008050 <_svfprintf_r+0x1a4c>
 8007e76:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 8007e7a:	910b      	str	r1, [sp, #44]	; 0x2c
 8007e7c:	920e      	str	r2, [sp, #56]	; 0x38
 8007e7e:	f04f 0867 	mov.w	r8, #103	; 0x67
 8007e82:	e67c      	b.n	8007b7e <_svfprintf_r+0x157a>
 8007e84:	232d      	movs	r3, #45	; 0x2d
 8007e86:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 8007e8a:	f7fe bdc6 	b.w	8006a1a <_svfprintf_r+0x416>
 8007e8e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007e90:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007e92:	aa25      	add	r2, sp, #148	; 0x94
 8007e94:	f002 ffb0 	bl	800adf8 <__ssprint_r>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	f47e ad72 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007e9e:	ae32      	add	r6, sp, #200	; 0xc8
 8007ea0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007ea2:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007ea4:	e44f      	b.n	8007746 <_svfprintf_r+0x1142>
 8007ea6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007ea8:	2703      	movs	r7, #3
 8007eaa:	9700      	str	r7, [sp, #0]
 8007eac:	a81e      	add	r0, sp, #120	; 0x78
 8007eae:	a91f      	add	r1, sp, #124	; 0x7c
 8007eb0:	af20      	add	r7, sp, #128	; 0x80
 8007eb2:	4623      	mov	r3, r4
 8007eb4:	9501      	str	r5, [sp, #4]
 8007eb6:	9002      	str	r0, [sp, #8]
 8007eb8:	9704      	str	r7, [sp, #16]
 8007eba:	465a      	mov	r2, fp
 8007ebc:	9103      	str	r1, [sp, #12]
 8007ebe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ec0:	f000 fa86 	bl	80083d0 <_dtoa_r>
 8007ec4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ec6:	4607      	mov	r7, r0
 8007ec8:	18c5      	adds	r5, r0, r3
 8007eca:	469c      	mov	ip, r3
 8007ecc:	783a      	ldrb	r2, [r7, #0]
 8007ece:	2a30      	cmp	r2, #48	; 0x30
 8007ed0:	f000 80ad 	beq.w	800802e <_svfprintf_r+0x1a2a>
 8007ed4:	981e      	ldr	r0, [sp, #120]	; 0x78
 8007ed6:	182d      	adds	r5, r5, r0
 8007ed8:	e60e      	b.n	8007af8 <_svfprintf_r+0x14f4>
 8007eda:	4917      	ldr	r1, [pc, #92]	; (8007f38 <_svfprintf_r+0x1934>)
 8007edc:	9826      	ldr	r0, [sp, #152]	; 0x98
 8007ede:	9109      	str	r1, [sp, #36]	; 0x24
 8007ee0:	f7ff b9b4 	b.w	800724c <_svfprintf_r+0xc48>
 8007ee4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ee6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ee8:	9012      	str	r0, [sp, #72]	; 0x48
 8007eea:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 8007eee:	940b      	str	r4, [sp, #44]	; 0x2c
 8007ef0:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 8007ef4:	9510      	str	r5, [sp, #64]	; 0x40
 8007ef6:	920e      	str	r2, [sp, #56]	; 0x38
 8007ef8:	9014      	str	r0, [sp, #80]	; 0x50
 8007efa:	f7fe bcb2 	b.w	8006862 <_svfprintf_r+0x25e>
 8007efe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007f00:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007f02:	aa25      	add	r2, sp, #148	; 0x94
 8007f04:	f002 ff78 	bl	800adf8 <__ssprint_r>
 8007f08:	2800      	cmp	r0, #0
 8007f0a:	f47e ad3a 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007f0e:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8007f10:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007f12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007f14:	ae32      	add	r6, sp, #200	; 0xc8
 8007f16:	e537      	b.n	8007988 <_svfprintf_r+0x1384>
 8007f18:	2200      	movs	r2, #0
 8007f1a:	46a2      	mov	sl, r4
 8007f1c:	9209      	str	r2, [sp, #36]	; 0x24
 8007f1e:	f7fe bbd5 	b.w	80066cc <_svfprintf_r+0xc8>
 8007f22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f24:	2800      	cmp	r0, #0
 8007f26:	bf08      	it	eq
 8007f28:	2001      	moveq	r0, #1
 8007f2a:	9009      	str	r0, [sp, #36]	; 0x24
 8007f2c:	e5a6      	b.n	8007a7c <_svfprintf_r+0x1478>
 8007f2e:	bf00      	nop
 8007f30:	0800d378 	.word	0x0800d378
 8007f34:	0800d35c 	.word	0x0800d35c
 8007f38:	0800d368 	.word	0x0800d368
 8007f3c:	212d      	movs	r1, #45	; 0x2d
 8007f3e:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 8007f42:	9112      	str	r1, [sp, #72]	; 0x48
 8007f44:	e5a3      	b.n	8007a8e <_svfprintf_r+0x148a>
 8007f46:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007f48:	f107 0c01 	add.w	ip, r7, #1
 8007f4c:	e5b1      	b.n	8007ab2 <_svfprintf_r+0x14ae>
 8007f4e:	4635      	mov	r5, r6
 8007f50:	4606      	mov	r6, r0
 8007f52:	e714      	b.n	8007d7e <_svfprintf_r+0x177a>
 8007f54:	2a00      	cmp	r2, #0
 8007f56:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007f58:	bfd4      	ite	le
 8007f5a:	f1c2 0002 	rsble	r0, r2, #2
 8007f5e:	2001      	movgt	r0, #1
 8007f60:	1840      	adds	r0, r0, r1
 8007f62:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 8007f66:	900e      	str	r0, [sp, #56]	; 0x38
 8007f68:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f6a:	f04f 0867 	mov.w	r8, #103	; 0x67
 8007f6e:	e606      	b.n	8007b7e <_svfprintf_r+0x157a>
 8007f70:	f246 6467 	movw	r4, #26215	; 0x6667
 8007f74:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 8007f78:	f2c6 6466 	movt	r4, #26214	; 0x6666
 8007f7c:	fb84 2503 	smull	r2, r5, r4, r3
 8007f80:	17d8      	asrs	r0, r3, #31
 8007f82:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 8007f86:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8007f8a:	460a      	mov	r2, r1
 8007f8c:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 8007f90:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007f94:	7011      	strb	r1, [r2, #0]
 8007f96:	1e51      	subs	r1, r2, #1
 8007f98:	2809      	cmp	r0, #9
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	dcee      	bgt.n	8007f7c <_svfprintf_r+0x1978>
 8007f9e:	3330      	adds	r3, #48	; 0x30
 8007fa0:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 8007fa4:	b2d8      	uxtb	r0, r3
 8007fa6:	428d      	cmp	r5, r1
 8007fa8:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007fac:	f240 8093 	bls.w	80080d6 <_svfprintf_r+0x1ad2>
 8007fb0:	1aac      	subs	r4, r5, r2
 8007fb2:	07e4      	lsls	r4, r4, #31
 8007fb4:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 8007fb8:	4613      	mov	r3, r2
 8007fba:	d50d      	bpl.n	8007fd8 <_svfprintf_r+0x19d4>
 8007fbc:	4613      	mov	r3, r2
 8007fbe:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 8007fc2:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 8007fc6:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007fca:	e005      	b.n	8007fd8 <_svfprintf_r+0x19d4>
 8007fcc:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007fd0:	7061      	strb	r1, [r4, #1]
 8007fd2:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007fd6:	1c61      	adds	r1, r4, #1
 8007fd8:	1c4c      	adds	r4, r1, #1
 8007fda:	42ab      	cmp	r3, r5
 8007fdc:	7048      	strb	r0, [r1, #1]
 8007fde:	d1f5      	bne.n	8007fcc <_svfprintf_r+0x19c8>
 8007fe0:	ab42      	add	r3, sp, #264	; 0x108
 8007fe2:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 8007fe6:	3cf6      	subs	r4, #246	; 0xf6
 8007fe8:	e72b      	b.n	8007e42 <_svfprintf_r+0x183e>
 8007fea:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007fec:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007fee:	aa25      	add	r2, sp, #148	; 0x94
 8007ff0:	f002 ff02 	bl	800adf8 <__ssprint_r>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	f47e acc4 	bne.w	8006982 <_svfprintf_r+0x37e>
 8007ffa:	ae32      	add	r6, sp, #200	; 0xc8
 8007ffc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007ffe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008000:	e4db      	b.n	80079ba <_svfprintf_r+0x13b6>
 8008002:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008004:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008006:	aa25      	add	r2, sp, #148	; 0x94
 8008008:	f002 fef6 	bl	800adf8 <__ssprint_r>
 800800c:	2800      	cmp	r0, #0
 800800e:	f47e acb8 	bne.w	8006982 <_svfprintf_r+0x37e>
 8008012:	ae32      	add	r6, sp, #200	; 0xc8
 8008014:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8008016:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008018:	e4e1      	b.n	80079de <_svfprintf_r+0x13da>
 800801a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800801c:	e591      	b.n	8007b42 <_svfprintf_r+0x153e>
 800801e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008020:	1c43      	adds	r3, r0, #1
 8008022:	18d4      	adds	r4, r2, r3
 8008024:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 8008028:	940e      	str	r4, [sp, #56]	; 0x38
 800802a:	910b      	str	r1, [sp, #44]	; 0x2c
 800802c:	e5a7      	b.n	8007b7e <_svfprintf_r+0x157a>
 800802e:	4658      	mov	r0, fp
 8008030:	4621      	mov	r1, r4
 8008032:	2200      	movs	r2, #0
 8008034:	2300      	movs	r3, #0
 8008036:	f8cd c018 	str.w	ip, [sp, #24]
 800803a:	f7fe f94b 	bl	80062d4 <__aeabi_dcmpeq>
 800803e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8008042:	2800      	cmp	r0, #0
 8008044:	f47f af46 	bne.w	8007ed4 <_svfprintf_r+0x18d0>
 8008048:	f1cc 0001 	rsb	r0, ip, #1
 800804c:	901e      	str	r0, [sp, #120]	; 0x78
 800804e:	e742      	b.n	8007ed6 <_svfprintf_r+0x18d2>
 8008050:	1c50      	adds	r0, r2, #1
 8008052:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 8008056:	900e      	str	r0, [sp, #56]	; 0x38
 8008058:	930b      	str	r3, [sp, #44]	; 0x2c
 800805a:	f04f 0867 	mov.w	r8, #103	; 0x67
 800805e:	e58e      	b.n	8007b7e <_svfprintf_r+0x157a>
 8008060:	242d      	movs	r4, #45	; 0x2d
 8008062:	425b      	negs	r3, r3
 8008064:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 8008068:	e6e1      	b.n	8007e2e <_svfprintf_r+0x182a>
 800806a:	9a08      	ldr	r2, [sp, #32]
 800806c:	f012 0101 	ands.w	r1, r2, #1
 8008070:	f47f aef1 	bne.w	8007e56 <_svfprintf_r+0x1852>
 8008074:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008076:	9114      	str	r1, [sp, #80]	; 0x50
 8008078:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 800807c:	940b      	str	r4, [sp, #44]	; 0x2c
 800807e:	e57f      	b.n	8007b80 <_svfprintf_r+0x157c>
 8008080:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008082:	b9c1      	cbnz	r1, 80080b6 <_svfprintf_r+0x1ab2>
 8008084:	9808      	ldr	r0, [sp, #32]
 8008086:	07c4      	lsls	r4, r0, #31
 8008088:	d415      	bmi.n	80080b6 <_svfprintf_r+0x1ab2>
 800808a:	2301      	movs	r3, #1
 800808c:	930b      	str	r3, [sp, #44]	; 0x2c
 800808e:	930e      	str	r3, [sp, #56]	; 0x38
 8008090:	e575      	b.n	8007b7e <_svfprintf_r+0x157a>
 8008092:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008094:	f89a 8001 	ldrb.w	r8, [sl, #1]
 8008098:	681a      	ldr	r2, [r3, #0]
 800809a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800809c:	9209      	str	r2, [sp, #36]	; 0x24
 800809e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080a0:	3304      	adds	r3, #4
 80080a2:	2a00      	cmp	r2, #0
 80080a4:	9310      	str	r3, [sp, #64]	; 0x40
 80080a6:	46a2      	mov	sl, r4
 80080a8:	f6be ab0e 	bge.w	80066c8 <_svfprintf_r+0xc4>
 80080ac:	f04f 33ff 	mov.w	r3, #4294967295
 80080b0:	9309      	str	r3, [sp, #36]	; 0x24
 80080b2:	f7fe bb09 	b.w	80066c8 <_svfprintf_r+0xc4>
 80080b6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80080b8:	1ca1      	adds	r1, r4, #2
 80080ba:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 80080be:	910e      	str	r1, [sp, #56]	; 0x38
 80080c0:	900b      	str	r0, [sp, #44]	; 0x2c
 80080c2:	e55c      	b.n	8007b7e <_svfprintf_r+0x157a>
 80080c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080c6:	210c      	movs	r1, #12
 80080c8:	6011      	str	r1, [r2, #0]
 80080ca:	f04f 30ff 	mov.w	r0, #4294967295
 80080ce:	f7fe bc62 	b.w	8006996 <_svfprintf_r+0x392>
 80080d2:	981e      	ldr	r0, [sp, #120]	; 0x78
 80080d4:	e6a1      	b.n	8007e1a <_svfprintf_r+0x1816>
 80080d6:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 80080da:	e6b2      	b.n	8007e42 <_svfprintf_r+0x183e>
 80080dc:	4625      	mov	r5, r4
 80080de:	e530      	b.n	8007b42 <_svfprintf_r+0x153e>

080080e0 <quorem>:
 80080e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e4:	6903      	ldr	r3, [r0, #16]
 80080e6:	690c      	ldr	r4, [r1, #16]
 80080e8:	429c      	cmp	r4, r3
 80080ea:	b083      	sub	sp, #12
 80080ec:	4606      	mov	r6, r0
 80080ee:	f300 816b 	bgt.w	80083c8 <quorem+0x2e8>
 80080f2:	1ce0      	adds	r0, r4, #3
 80080f4:	0082      	lsls	r2, r0, #2
 80080f6:	188f      	adds	r7, r1, r2
 80080f8:	18b5      	adds	r5, r6, r2
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6868      	ldr	r0, [r5, #4]
 80080fe:	1c5a      	adds	r2, r3, #1
 8008100:	fbb0 f5f2 	udiv	r5, r0, r2
 8008104:	f101 0314 	add.w	r3, r1, #20
 8008108:	9301      	str	r3, [sp, #4]
 800810a:	3c01      	subs	r4, #1
 800810c:	3704      	adds	r7, #4
 800810e:	f106 0814 	add.w	r8, r6, #20
 8008112:	2d00      	cmp	r5, #0
 8008114:	f000 80be 	beq.w	8008294 <quorem+0x1b4>
 8008118:	694a      	ldr	r2, [r1, #20]
 800811a:	f8d8 3000 	ldr.w	r3, [r8]
 800811e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008122:	b290      	uxth	r0, r2
 8008124:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008128:	fb05 f000 	mul.w	r0, r5, r0
 800812c:	fb05 f20c 	mul.w	r2, r5, ip
 8008130:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 8008134:	fa1f fe8c 	uxth.w	lr, ip
 8008138:	b29a      	uxth	r2, r3
 800813a:	b280      	uxth	r0, r0
 800813c:	1a12      	subs	r2, r2, r0
 800813e:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8008142:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8008146:	b292      	uxth	r2, r2
 8008148:	ebc9 0007 	rsb	r0, r9, r7
 800814c:	f106 0318 	add.w	r3, r6, #24
 8008150:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 8008154:	f101 0218 	add.w	r2, r1, #24
 8008158:	4297      	cmp	r7, r2
 800815a:	f843 9c04 	str.w	r9, [r3, #-4]
 800815e:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8008162:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008166:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800816a:	d370      	bcc.n	800824e <quorem+0x16e>
 800816c:	b328      	cbz	r0, 80081ba <quorem+0xda>
 800816e:	6810      	ldr	r0, [r2, #0]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	b282      	uxth	r2, r0
 8008174:	0c00      	lsrs	r0, r0, #16
 8008176:	fb05 cc02 	mla	ip, r5, r2, ip
 800817a:	fb05 f000 	mul.w	r0, r5, r0
 800817e:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 8008182:	fa1e f283 	uxtah	r2, lr, r3
 8008186:	fa1f fc8c 	uxth.w	ip, ip
 800818a:	fa1f fe80 	uxth.w	lr, r0
 800818e:	ebcc 0202 	rsb	r2, ip, r2
 8008192:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8008196:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800819a:	fa1f fc82 	uxth.w	ip, r2
 800819e:	f106 031c 	add.w	r3, r6, #28
 80081a2:	f101 021c 	add.w	r2, r1, #28
 80081a6:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 80081aa:	4297      	cmp	r7, r2
 80081ac:	f843 cc04 	str.w	ip, [r3, #-4]
 80081b0:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 80081b4:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 80081b8:	d349      	bcc.n	800824e <quorem+0x16e>
 80081ba:	4610      	mov	r0, r2
 80081bc:	f8d3 9000 	ldr.w	r9, [r3]
 80081c0:	f850 bb04 	ldr.w	fp, [r0], #4
 80081c4:	fa1f fa8b 	uxth.w	sl, fp
 80081c8:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 80081cc:	fb05 cc0a 	mla	ip, r5, sl, ip
 80081d0:	fb05 fa0b 	mul.w	sl, r5, fp
 80081d4:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 80081d8:	fa1f fa8b 	uxth.w	sl, fp
 80081dc:	fa1e fe89 	uxtah	lr, lr, r9
 80081e0:	fa1f fc8c 	uxth.w	ip, ip
 80081e4:	ebcc 0e0e 	rsb	lr, ip, lr
 80081e8:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 80081ec:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 80081f0:	4699      	mov	r9, r3
 80081f2:	fa1f fe8e 	uxth.w	lr, lr
 80081f6:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 80081fa:	f849 cb04 	str.w	ip, [r9], #4
 80081fe:	6852      	ldr	r2, [r2, #4]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	fa1f fe82 	uxth.w	lr, r2
 8008206:	fb05 fe0e 	mul.w	lr, r5, lr
 800820a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800820e:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 8008212:	fb05 f20c 	mul.w	r2, r5, ip
 8008216:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 800821a:	b29a      	uxth	r2, r3
 800821c:	fa1f fe8c 	uxth.w	lr, ip
 8008220:	eb02 422a 	add.w	r2, r2, sl, asr #16
 8008224:	fa1f fb8b 	uxth.w	fp, fp
 8008228:	ebcb 0202 	rsb	r2, fp, r2
 800822c:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 8008230:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 8008234:	b292      	uxth	r2, r2
 8008236:	464b      	mov	r3, r9
 8008238:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800823c:	1d02      	adds	r2, r0, #4
 800823e:	4297      	cmp	r7, r2
 8008240:	f843 9b04 	str.w	r9, [r3], #4
 8008244:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008248:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800824c:	d2b5      	bcs.n	80081ba <quorem+0xda>
 800824e:	1d20      	adds	r0, r4, #4
 8008250:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 8008254:	685a      	ldr	r2, [r3, #4]
 8008256:	b9ea      	cbnz	r2, 8008294 <quorem+0x1b4>
 8008258:	1d18      	adds	r0, r3, #4
 800825a:	4598      	cmp	r8, r3
 800825c:	d219      	bcs.n	8008292 <quorem+0x1b2>
 800825e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008262:	b9b2      	cbnz	r2, 8008292 <quorem+0x1b2>
 8008264:	3b04      	subs	r3, #4
 8008266:	ebc8 0003 	rsb	r0, r8, r3
 800826a:	1cc2      	adds	r2, r0, #3
 800826c:	0750      	lsls	r0, r2, #29
 800826e:	d50d      	bpl.n	800828c <quorem+0x1ac>
 8008270:	3c01      	subs	r4, #1
 8008272:	4598      	cmp	r8, r3
 8008274:	d20d      	bcs.n	8008292 <quorem+0x1b2>
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	3b04      	subs	r3, #4
 800827a:	b13a      	cbz	r2, 800828c <quorem+0x1ac>
 800827c:	e009      	b.n	8008292 <quorem+0x1b2>
 800827e:	6818      	ldr	r0, [r3, #0]
 8008280:	3b04      	subs	r3, #4
 8008282:	b930      	cbnz	r0, 8008292 <quorem+0x1b2>
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	3c01      	subs	r4, #1
 8008288:	3b04      	subs	r3, #4
 800828a:	b912      	cbnz	r2, 8008292 <quorem+0x1b2>
 800828c:	3c01      	subs	r4, #1
 800828e:	4598      	cmp	r8, r3
 8008290:	d3f5      	bcc.n	800827e <quorem+0x19e>
 8008292:	6134      	str	r4, [r6, #16]
 8008294:	4630      	mov	r0, r6
 8008296:	f002 f97d 	bl	800a594 <__mcmp>
 800829a:	2800      	cmp	r0, #0
 800829c:	f2c0 8083 	blt.w	80083a6 <quorem+0x2c6>
 80082a0:	9a01      	ldr	r2, [sp, #4]
 80082a2:	f8d8 3000 	ldr.w	r3, [r8]
 80082a6:	f852 0b04 	ldr.w	r0, [r2], #4
 80082aa:	fa1f f983 	uxth.w	r9, r3
 80082ae:	b281      	uxth	r1, r0
 80082b0:	0c00      	lsrs	r0, r0, #16
 80082b2:	ebc1 0109 	rsb	r1, r1, r9
 80082b6:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 80082ba:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80082be:	eb03 4021 	add.w	r0, r3, r1, asr #16
 80082c2:	4643      	mov	r3, r8
 80082c4:	b289      	uxth	r1, r1
 80082c6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082ca:	ebc9 0c07 	rsb	ip, r9, r7
 80082ce:	3501      	adds	r5, #1
 80082d0:	1400      	asrs	r0, r0, #16
 80082d2:	4297      	cmp	r7, r2
 80082d4:	f843 1b04 	str.w	r1, [r3], #4
 80082d8:	f3cc 0180 	ubfx	r1, ip, #2, #1
 80082dc:	d34b      	bcc.n	8008376 <quorem+0x296>
 80082de:	b1b9      	cbz	r1, 8008310 <quorem+0x230>
 80082e0:	f852 eb04 	ldr.w	lr, [r2], #4
 80082e4:	6819      	ldr	r1, [r3, #0]
 80082e6:	fa1f f98e 	uxth.w	r9, lr
 80082ea:	fa1f fa81 	uxth.w	sl, r1
 80082ee:	ebc9 090a 	rsb	r9, r9, sl
 80082f2:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 80082f6:	4448      	add	r0, r9
 80082f8:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 80082fc:	eb01 4120 	add.w	r1, r1, r0, asr #16
 8008300:	b280      	uxth	r0, r0
 8008302:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008306:	f843 0b04 	str.w	r0, [r3], #4
 800830a:	1408      	asrs	r0, r1, #16
 800830c:	4297      	cmp	r7, r2
 800830e:	d332      	bcc.n	8008376 <quorem+0x296>
 8008310:	4682      	mov	sl, r0
 8008312:	4611      	mov	r1, r2
 8008314:	f8d3 e000 	ldr.w	lr, [r3]
 8008318:	f851 0b04 	ldr.w	r0, [r1], #4
 800831c:	fa1f fb8e 	uxth.w	fp, lr
 8008320:	fa1f f980 	uxth.w	r9, r0
 8008324:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 8008328:	ebc9 0b0b 	rsb	fp, r9, fp
 800832c:	eb0b 000a 	add.w	r0, fp, sl
 8008330:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 8008334:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 8008338:	469e      	mov	lr, r3
 800833a:	b280      	uxth	r0, r0
 800833c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008340:	f84e 0b04 	str.w	r0, [lr], #4
 8008344:	6850      	ldr	r0, [r2, #4]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	b282      	uxth	r2, r0
 800834a:	fa1f fc83 	uxth.w	ip, r3
 800834e:	0c00      	lsrs	r0, r0, #16
 8008350:	ebc2 020c 	rsb	r2, r2, ip
 8008354:	eb02 4229 	add.w	r2, r2, r9, asr #16
 8008358:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800835c:	eb03 4022 	add.w	r0, r3, r2, asr #16
 8008360:	b292      	uxth	r2, r2
 8008362:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 8008366:	4673      	mov	r3, lr
 8008368:	1d0a      	adds	r2, r1, #4
 800836a:	4297      	cmp	r7, r2
 800836c:	f843 ab04 	str.w	sl, [r3], #4
 8008370:	ea4f 4a20 	mov.w	sl, r0, asr #16
 8008374:	d2cd      	bcs.n	8008312 <quorem+0x232>
 8008376:	1d21      	adds	r1, r4, #4
 8008378:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 800837c:	6858      	ldr	r0, [r3, #4]
 800837e:	b990      	cbnz	r0, 80083a6 <quorem+0x2c6>
 8008380:	1d1a      	adds	r2, r3, #4
 8008382:	4598      	cmp	r8, r3
 8008384:	d20e      	bcs.n	80083a4 <quorem+0x2c4>
 8008386:	f852 1c04 	ldr.w	r1, [r2, #-4]
 800838a:	b959      	cbnz	r1, 80083a4 <quorem+0x2c4>
 800838c:	3b04      	subs	r3, #4
 800838e:	ebc8 0003 	rsb	r0, r8, r3
 8008392:	1cc2      	adds	r2, r0, #3
 8008394:	0752      	lsls	r2, r2, #29
 8008396:	d513      	bpl.n	80083c0 <quorem+0x2e0>
 8008398:	3c01      	subs	r4, #1
 800839a:	4598      	cmp	r8, r3
 800839c:	d202      	bcs.n	80083a4 <quorem+0x2c4>
 800839e:	6818      	ldr	r0, [r3, #0]
 80083a0:	3b04      	subs	r3, #4
 80083a2:	b168      	cbz	r0, 80083c0 <quorem+0x2e0>
 80083a4:	6134      	str	r4, [r6, #16]
 80083a6:	4628      	mov	r0, r5
 80083a8:	b003      	add	sp, #12
 80083aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ae:	681a      	ldr	r2, [r3, #0]
 80083b0:	3b04      	subs	r3, #4
 80083b2:	2a00      	cmp	r2, #0
 80083b4:	d1f6      	bne.n	80083a4 <quorem+0x2c4>
 80083b6:	6819      	ldr	r1, [r3, #0]
 80083b8:	3c01      	subs	r4, #1
 80083ba:	3b04      	subs	r3, #4
 80083bc:	2900      	cmp	r1, #0
 80083be:	d1f1      	bne.n	80083a4 <quorem+0x2c4>
 80083c0:	3c01      	subs	r4, #1
 80083c2:	4598      	cmp	r8, r3
 80083c4:	d3f3      	bcc.n	80083ae <quorem+0x2ce>
 80083c6:	e7ed      	b.n	80083a4 <quorem+0x2c4>
 80083c8:	2000      	movs	r0, #0
 80083ca:	e7ed      	b.n	80083a8 <quorem+0x2c8>
 80083cc:	0000      	movs	r0, r0
	...

080083d0 <_dtoa_r>:
 80083d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80083d6:	b09f      	sub	sp, #124	; 0x7c
 80083d8:	4681      	mov	r9, r0
 80083da:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 80083dc:	4692      	mov	sl, r2
 80083de:	469b      	mov	fp, r3
 80083e0:	b151      	cbz	r1, 80083f8 <_dtoa_r+0x28>
 80083e2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80083e4:	2201      	movs	r2, #1
 80083e6:	fa02 f203 	lsl.w	r2, r2, r3
 80083ea:	604b      	str	r3, [r1, #4]
 80083ec:	608a      	str	r2, [r1, #8]
 80083ee:	f001 fcdf 	bl	8009db0 <_Bfree>
 80083f2:	2000      	movs	r0, #0
 80083f4:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 80083f8:	f1bb 0800 	subs.w	r8, fp, #0
 80083fc:	db39      	blt.n	8008472 <_dtoa_r+0xa2>
 80083fe:	2100      	movs	r1, #0
 8008400:	6021      	str	r1, [r4, #0]
 8008402:	2400      	movs	r4, #0
 8008404:	4622      	mov	r2, r4
 8008406:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 800840a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800840e:	ea08 0004 	and.w	r0, r8, r4
 8008412:	4290      	cmp	r0, r2
 8008414:	d016      	beq.n	8008444 <_dtoa_r+0x74>
 8008416:	4650      	mov	r0, sl
 8008418:	4659      	mov	r1, fp
 800841a:	2200      	movs	r2, #0
 800841c:	2300      	movs	r3, #0
 800841e:	f7fd ff59 	bl	80062d4 <__aeabi_dcmpeq>
 8008422:	2800      	cmp	r0, #0
 8008424:	d02b      	beq.n	800847e <_dtoa_r+0xae>
 8008426:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 8008428:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800842a:	2001      	movs	r0, #1
 800842c:	6028      	str	r0, [r5, #0]
 800842e:	2c00      	cmp	r4, #0
 8008430:	f000 80cf 	beq.w	80085d2 <_dtoa_r+0x202>
 8008434:	49a2      	ldr	r1, [pc, #648]	; (80086c0 <_dtoa_r+0x2f0>)
 8008436:	1e4b      	subs	r3, r1, #1
 8008438:	6021      	str	r1, [r4, #0]
 800843a:	9305      	str	r3, [sp, #20]
 800843c:	9805      	ldr	r0, [sp, #20]
 800843e:	b01f      	add	sp, #124	; 0x7c
 8008440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008444:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8008446:	f242 720f 	movw	r2, #9999	; 0x270f
 800844a:	6022      	str	r2, [r4, #0]
 800844c:	f1ba 0f00 	cmp.w	sl, #0
 8008450:	f000 80a6 	beq.w	80085a0 <_dtoa_r+0x1d0>
 8008454:	4d9b      	ldr	r5, [pc, #620]	; (80086c4 <_dtoa_r+0x2f4>)
 8008456:	9505      	str	r5, [sp, #20]
 8008458:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800845a:	2c00      	cmp	r4, #0
 800845c:	d0ee      	beq.n	800843c <_dtoa_r+0x6c>
 800845e:	9d05      	ldr	r5, [sp, #20]
 8008460:	78eb      	ldrb	r3, [r5, #3]
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 820b 	beq.w	800887e <_dtoa_r+0x4ae>
 8008468:	4628      	mov	r0, r5
 800846a:	3008      	adds	r0, #8
 800846c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800846e:	6020      	str	r0, [r4, #0]
 8008470:	e7e4      	b.n	800843c <_dtoa_r+0x6c>
 8008472:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 8008476:	2301      	movs	r3, #1
 8008478:	6023      	str	r3, [r4, #0]
 800847a:	46c3      	mov	fp, r8
 800847c:	e7c1      	b.n	8008402 <_dtoa_r+0x32>
 800847e:	ae1d      	add	r6, sp, #116	; 0x74
 8008480:	af1c      	add	r7, sp, #112	; 0x70
 8008482:	4652      	mov	r2, sl
 8008484:	9600      	str	r6, [sp, #0]
 8008486:	9701      	str	r7, [sp, #4]
 8008488:	4648      	mov	r0, r9
 800848a:	465b      	mov	r3, fp
 800848c:	f002 fa36 	bl	800a8fc <__d2b>
 8008490:	f3c8 520a 	ubfx	r2, r8, #20, #11
 8008494:	900c      	str	r0, [sp, #48]	; 0x30
 8008496:	2a00      	cmp	r2, #0
 8008498:	f040 808c 	bne.w	80085b4 <_dtoa_r+0x1e4>
 800849c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800849e:	991d      	ldr	r1, [sp, #116]	; 0x74
 80084a0:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 80084a4:	187e      	adds	r6, r7, r1
 80084a6:	429e      	cmp	r6, r3
 80084a8:	f2c0 832d 	blt.w	8008b06 <_dtoa_r+0x736>
 80084ac:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 80084b0:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 80084b4:	1ba9      	subs	r1, r5, r6
 80084b6:	f206 4212 	addw	r2, r6, #1042	; 0x412
 80084ba:	fa08 f301 	lsl.w	r3, r8, r1
 80084be:	fa2a f002 	lsr.w	r0, sl, r2
 80084c2:	4318      	orrs	r0, r3
 80084c4:	f7fd fe3a 	bl	800613c <__aeabi_ui2d>
 80084c8:	2401      	movs	r4, #1
 80084ca:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80084ce:	3e01      	subs	r6, #1
 80084d0:	940d      	str	r4, [sp, #52]	; 0x34
 80084d2:	2300      	movs	r3, #0
 80084d4:	2200      	movs	r2, #0
 80084d6:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80084da:	f7fd fcf1 	bl	8005ec0 <__aeabi_dsub>
 80084de:	a372      	add	r3, pc, #456	; (adr r3, 80086a8 <_dtoa_r+0x2d8>)
 80084e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e4:	f004 f91c 	bl	800c720 <__aeabi_dmul>
 80084e8:	a371      	add	r3, pc, #452	; (adr r3, 80086b0 <_dtoa_r+0x2e0>)
 80084ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ee:	f7fd fce9 	bl	8005ec4 <__adddf3>
 80084f2:	4604      	mov	r4, r0
 80084f4:	4630      	mov	r0, r6
 80084f6:	460d      	mov	r5, r1
 80084f8:	f7fd fe30 	bl	800615c <__aeabi_i2d>
 80084fc:	a36e      	add	r3, pc, #440	; (adr r3, 80086b8 <_dtoa_r+0x2e8>)
 80084fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008502:	f004 f90d 	bl	800c720 <__aeabi_dmul>
 8008506:	4602      	mov	r2, r0
 8008508:	460b      	mov	r3, r1
 800850a:	4620      	mov	r0, r4
 800850c:	4629      	mov	r1, r5
 800850e:	f7fd fcd9 	bl	8005ec4 <__adddf3>
 8008512:	4604      	mov	r4, r0
 8008514:	460d      	mov	r5, r1
 8008516:	f004 fb15 	bl	800cb44 <__aeabi_d2iz>
 800851a:	4629      	mov	r1, r5
 800851c:	9009      	str	r0, [sp, #36]	; 0x24
 800851e:	2200      	movs	r2, #0
 8008520:	4620      	mov	r0, r4
 8008522:	2300      	movs	r3, #0
 8008524:	f7fd fee0 	bl	80062e8 <__aeabi_dcmplt>
 8008528:	2800      	cmp	r0, #0
 800852a:	f040 82bf 	bne.w	8008aac <_dtoa_r+0x6dc>
 800852e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008530:	2816      	cmp	r0, #22
 8008532:	f200 82b8 	bhi.w	8008aa6 <_dtoa_r+0x6d6>
 8008536:	4c64      	ldr	r4, [pc, #400]	; (80086c8 <_dtoa_r+0x2f8>)
 8008538:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 800853c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008540:	4652      	mov	r2, sl
 8008542:	465b      	mov	r3, fp
 8008544:	f7fd feee 	bl	8006324 <__aeabi_dcmpgt>
 8008548:	2800      	cmp	r0, #0
 800854a:	f000 82e4 	beq.w	8008b16 <_dtoa_r+0x746>
 800854e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008550:	2000      	movs	r0, #0
 8008552:	1e4b      	subs	r3, r1, #1
 8008554:	9309      	str	r3, [sp, #36]	; 0x24
 8008556:	9012      	str	r0, [sp, #72]	; 0x48
 8008558:	1bbe      	subs	r6, r7, r6
 800855a:	3e01      	subs	r6, #1
 800855c:	f100 82bd 	bmi.w	8008ada <_dtoa_r+0x70a>
 8008560:	2400      	movs	r4, #0
 8008562:	960a      	str	r6, [sp, #40]	; 0x28
 8008564:	940e      	str	r4, [sp, #56]	; 0x38
 8008566:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008568:	2900      	cmp	r1, #0
 800856a:	f2c0 82ad 	blt.w	8008ac8 <_dtoa_r+0x6f8>
 800856e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008570:	9111      	str	r1, [sp, #68]	; 0x44
 8008572:	186b      	adds	r3, r5, r1
 8008574:	2100      	movs	r1, #0
 8008576:	930a      	str	r3, [sp, #40]	; 0x28
 8008578:	9110      	str	r1, [sp, #64]	; 0x40
 800857a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800857c:	2809      	cmp	r0, #9
 800857e:	d82b      	bhi.n	80085d8 <_dtoa_r+0x208>
 8008580:	2805      	cmp	r0, #5
 8008582:	f341 8046 	ble.w	8009612 <_dtoa_r+0x1242>
 8008586:	1f02      	subs	r2, r0, #4
 8008588:	9228      	str	r2, [sp, #160]	; 0xa0
 800858a:	2500      	movs	r5, #0
 800858c:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800858e:	1ea3      	subs	r3, r4, #2
 8008590:	2b03      	cmp	r3, #3
 8008592:	d823      	bhi.n	80085dc <_dtoa_r+0x20c>
 8008594:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008598:	0529053d 	.word	0x0529053d
 800859c:	053a0342 	.word	0x053a0342
 80085a0:	4848      	ldr	r0, [pc, #288]	; (80086c4 <_dtoa_r+0x2f4>)
 80085a2:	494a      	ldr	r1, [pc, #296]	; (80086cc <_dtoa_r+0x2fc>)
 80085a4:	f3c8 0813 	ubfx	r8, r8, #0, #20
 80085a8:	f1b8 0f00 	cmp.w	r8, #0
 80085ac:	bf18      	it	ne
 80085ae:	4601      	movne	r1, r0
 80085b0:	9105      	str	r1, [sp, #20]
 80085b2:	e751      	b.n	8008458 <_dtoa_r+0x88>
 80085b4:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 80085b8:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 80085bc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80085c0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80085c4:	2200      	movs	r2, #0
 80085c6:	4650      	mov	r0, sl
 80085c8:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 80085cc:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 80085ce:	920d      	str	r2, [sp, #52]	; 0x34
 80085d0:	e77f      	b.n	80084d2 <_dtoa_r+0x102>
 80085d2:	4d3f      	ldr	r5, [pc, #252]	; (80086d0 <_dtoa_r+0x300>)
 80085d4:	9505      	str	r5, [sp, #20]
 80085d6:	e731      	b.n	800843c <_dtoa_r+0x6c>
 80085d8:	2500      	movs	r5, #0
 80085da:	9528      	str	r5, [sp, #160]	; 0xa0
 80085dc:	2400      	movs	r4, #0
 80085de:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 80085e2:	4648      	mov	r0, r9
 80085e4:	4621      	mov	r1, r4
 80085e6:	f001 fbbd 	bl	8009d64 <_Balloc>
 80085ea:	f04f 33ff 	mov.w	r3, #4294967295
 80085ee:	9005      	str	r0, [sp, #20]
 80085f0:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 80085f4:	2001      	movs	r0, #1
 80085f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80085f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80085fa:	9429      	str	r4, [sp, #164]	; 0xa4
 80085fc:	900f      	str	r0, [sp, #60]	; 0x3c
 80085fe:	991d      	ldr	r1, [sp, #116]	; 0x74
 8008600:	2900      	cmp	r1, #0
 8008602:	f2c0 813f 	blt.w	8008884 <_dtoa_r+0x4b4>
 8008606:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008608:	2a0e      	cmp	r2, #14
 800860a:	f300 813b 	bgt.w	8008884 <_dtoa_r+0x4b4>
 800860e:	4d2e      	ldr	r5, [pc, #184]	; (80086c8 <_dtoa_r+0x2f8>)
 8008610:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 8008614:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008618:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800861c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800861e:	2900      	cmp	r1, #0
 8008620:	f2c0 84fa 	blt.w	8009018 <_dtoa_r+0xc48>
 8008624:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008628:	4650      	mov	r0, sl
 800862a:	4659      	mov	r1, fp
 800862c:	f004 f9a2 	bl	800c974 <__aeabi_ddiv>
 8008630:	f004 fa88 	bl	800cb44 <__aeabi_d2iz>
 8008634:	4606      	mov	r6, r0
 8008636:	f7fd fd91 	bl	800615c <__aeabi_i2d>
 800863a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800863e:	f004 f86f 	bl	800c720 <__aeabi_dmul>
 8008642:	4602      	mov	r2, r0
 8008644:	460b      	mov	r3, r1
 8008646:	4650      	mov	r0, sl
 8008648:	4659      	mov	r1, fp
 800864a:	f7fd fc39 	bl	8005ec0 <__aeabi_dsub>
 800864e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008650:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008654:	f106 0230 	add.w	r2, r6, #48	; 0x30
 8008658:	2b01      	cmp	r3, #1
 800865a:	4604      	mov	r4, r0
 800865c:	460d      	mov	r5, r1
 800865e:	f808 2b01 	strb.w	r2, [r8], #1
 8008662:	f000 8091 	beq.w	8008788 <_dtoa_r+0x3b8>
 8008666:	2300      	movs	r3, #0
 8008668:	2200      	movs	r2, #0
 800866a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800866e:	f004 f857 	bl	800c720 <__aeabi_dmul>
 8008672:	2200      	movs	r2, #0
 8008674:	2300      	movs	r3, #0
 8008676:	4604      	mov	r4, r0
 8008678:	460d      	mov	r5, r1
 800867a:	f7fd fe2b 	bl	80062d4 <__aeabi_dcmpeq>
 800867e:	2800      	cmp	r0, #0
 8008680:	f040 80c0 	bne.w	8008804 <_dtoa_r+0x434>
 8008684:	9f05      	ldr	r7, [sp, #20]
 8008686:	9e05      	ldr	r6, [sp, #20]
 8008688:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800868a:	3702      	adds	r7, #2
 800868c:	eb06 0b00 	add.w	fp, r6, r0
 8008690:	ebc7 010b 	rsb	r1, r7, fp
 8008694:	07c9      	lsls	r1, r1, #31
 8008696:	f100 80c7 	bmi.w	8008828 <_dtoa_r+0x458>
 800869a:	f8cd b020 	str.w	fp, [sp, #32]
 800869e:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 80086a2:	e04b      	b.n	800873c <_dtoa_r+0x36c>
 80086a4:	f3af 8000 	nop.w
 80086a8:	636f4361 	.word	0x636f4361
 80086ac:	3fd287a7 	.word	0x3fd287a7
 80086b0:	8b60c8b3 	.word	0x8b60c8b3
 80086b4:	3fc68a28 	.word	0x3fc68a28
 80086b8:	509f79fb 	.word	0x509f79fb
 80086bc:	3fd34413 	.word	0x3fd34413
 80086c0:	0800d365 	.word	0x0800d365
 80086c4:	0800d394 	.word	0x0800d394
 80086c8:	0800d3b8 	.word	0x0800d3b8
 80086cc:	0800d388 	.word	0x0800d388
 80086d0:	0800d364 	.word	0x0800d364
 80086d4:	f004 f824 	bl	800c720 <__aeabi_dmul>
 80086d8:	2200      	movs	r2, #0
 80086da:	2300      	movs	r3, #0
 80086dc:	4604      	mov	r4, r0
 80086de:	460d      	mov	r5, r1
 80086e0:	f7fd fdf8 	bl	80062d4 <__aeabi_dcmpeq>
 80086e4:	4652      	mov	r2, sl
 80086e6:	465b      	mov	r3, fp
 80086e8:	2800      	cmp	r0, #0
 80086ea:	f040 808b 	bne.w	8008804 <_dtoa_r+0x434>
 80086ee:	4620      	mov	r0, r4
 80086f0:	4629      	mov	r1, r5
 80086f2:	f004 f93f 	bl	800c974 <__aeabi_ddiv>
 80086f6:	f004 fa25 	bl	800cb44 <__aeabi_d2iz>
 80086fa:	4606      	mov	r6, r0
 80086fc:	f7fd fd2e 	bl	800615c <__aeabi_i2d>
 8008700:	4652      	mov	r2, sl
 8008702:	465b      	mov	r3, fp
 8008704:	f004 f80c 	bl	800c720 <__aeabi_dmul>
 8008708:	4602      	mov	r2, r0
 800870a:	460b      	mov	r3, r1
 800870c:	4620      	mov	r0, r4
 800870e:	4629      	mov	r1, r5
 8008710:	f7fd fbd6 	bl	8005ec0 <__aeabi_dsub>
 8008714:	3630      	adds	r6, #48	; 0x30
 8008716:	2300      	movs	r3, #0
 8008718:	2200      	movs	r2, #0
 800871a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800871e:	f807 6c01 	strb.w	r6, [r7, #-1]
 8008722:	f003 fffd 	bl	800c720 <__aeabi_dmul>
 8008726:	2200      	movs	r2, #0
 8008728:	2300      	movs	r3, #0
 800872a:	46b8      	mov	r8, r7
 800872c:	4604      	mov	r4, r0
 800872e:	460d      	mov	r5, r1
 8008730:	f107 0701 	add.w	r7, r7, #1
 8008734:	f7fd fdce 	bl	80062d4 <__aeabi_dcmpeq>
 8008738:	2800      	cmp	r0, #0
 800873a:	d163      	bne.n	8008804 <_dtoa_r+0x434>
 800873c:	4652      	mov	r2, sl
 800873e:	465b      	mov	r3, fp
 8008740:	4620      	mov	r0, r4
 8008742:	4629      	mov	r1, r5
 8008744:	f004 f916 	bl	800c974 <__aeabi_ddiv>
 8008748:	f004 f9fc 	bl	800cb44 <__aeabi_d2iz>
 800874c:	4606      	mov	r6, r0
 800874e:	f7fd fd05 	bl	800615c <__aeabi_i2d>
 8008752:	4652      	mov	r2, sl
 8008754:	465b      	mov	r3, fp
 8008756:	f003 ffe3 	bl	800c720 <__aeabi_dmul>
 800875a:	4602      	mov	r2, r0
 800875c:	460b      	mov	r3, r1
 800875e:	4620      	mov	r0, r4
 8008760:	4629      	mov	r1, r5
 8008762:	f7fd fbad 	bl	8005ec0 <__aeabi_dsub>
 8008766:	f8dd c020 	ldr.w	ip, [sp, #32]
 800876a:	2300      	movs	r3, #0
 800876c:	f106 0830 	add.w	r8, r6, #48	; 0x30
 8008770:	2200      	movs	r2, #0
 8008772:	4567      	cmp	r7, ip
 8008774:	f807 8c01 	strb.w	r8, [r7, #-1]
 8008778:	4604      	mov	r4, r0
 800877a:	46b8      	mov	r8, r7
 800877c:	460d      	mov	r5, r1
 800877e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008782:	f107 0701 	add.w	r7, r7, #1
 8008786:	d1a5      	bne.n	80086d4 <_dtoa_r+0x304>
 8008788:	4622      	mov	r2, r4
 800878a:	462b      	mov	r3, r5
 800878c:	4620      	mov	r0, r4
 800878e:	4629      	mov	r1, r5
 8008790:	f7fd fb98 	bl	8005ec4 <__adddf3>
 8008794:	4604      	mov	r4, r0
 8008796:	460d      	mov	r5, r1
 8008798:	4622      	mov	r2, r4
 800879a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800879e:	462b      	mov	r3, r5
 80087a0:	f7fd fda2 	bl	80062e8 <__aeabi_dcmplt>
 80087a4:	b940      	cbnz	r0, 80087b8 <_dtoa_r+0x3e8>
 80087a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80087aa:	4622      	mov	r2, r4
 80087ac:	462b      	mov	r3, r5
 80087ae:	f7fd fd91 	bl	80062d4 <__aeabi_dcmpeq>
 80087b2:	b338      	cbz	r0, 8008804 <_dtoa_r+0x434>
 80087b4:	07f4      	lsls	r4, r6, #31
 80087b6:	d525      	bpl.n	8008804 <_dtoa_r+0x434>
 80087b8:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 80087bc:	9a05      	ldr	r2, [sp, #20]
 80087be:	43d3      	mvns	r3, r2
 80087c0:	eb08 0003 	add.w	r0, r8, r3
 80087c4:	07c0      	lsls	r0, r0, #31
 80087c6:	f100 84fd 	bmi.w	80091c4 <_dtoa_r+0xdf4>
 80087ca:	4614      	mov	r4, r2
 80087cc:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 80087d0:	f108 31ff 	add.w	r1, r8, #4294967295
 80087d4:	d112      	bne.n	80087fc <_dtoa_r+0x42c>
 80087d6:	428c      	cmp	r4, r1
 80087d8:	f000 8537 	beq.w	800924a <_dtoa_r+0xe7a>
 80087dc:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 80087e0:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 80087e4:	4688      	mov	r8, r1
 80087e6:	f101 31ff 	add.w	r1, r1, #4294967295
 80087ea:	d107      	bne.n	80087fc <_dtoa_r+0x42c>
 80087ec:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 80087f0:	4688      	mov	r8, r1
 80087f2:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 80087f6:	f108 31ff 	add.w	r1, r8, #4294967295
 80087fa:	d0ec      	beq.n	80087d6 <_dtoa_r+0x406>
 80087fc:	f10b 0501 	add.w	r5, fp, #1
 8008800:	b2ea      	uxtb	r2, r5
 8008802:	700a      	strb	r2, [r1, #0]
 8008804:	4648      	mov	r0, r9
 8008806:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008808:	f001 fad2 	bl	8009db0 <_Bfree>
 800880c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800880e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8008810:	1c6b      	adds	r3, r5, #1
 8008812:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 8008814:	2200      	movs	r2, #0
 8008816:	f888 2000 	strb.w	r2, [r8]
 800881a:	602b      	str	r3, [r5, #0]
 800881c:	2c00      	cmp	r4, #0
 800881e:	f43f ae0d 	beq.w	800843c <_dtoa_r+0x6c>
 8008822:	f8c4 8000 	str.w	r8, [r4]
 8008826:	e609      	b.n	800843c <_dtoa_r+0x6c>
 8008828:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800882c:	4620      	mov	r0, r4
 800882e:	4629      	mov	r1, r5
 8008830:	f004 f8a0 	bl	800c974 <__aeabi_ddiv>
 8008834:	f004 f986 	bl	800cb44 <__aeabi_d2iz>
 8008838:	4606      	mov	r6, r0
 800883a:	f7fd fc8f 	bl	800615c <__aeabi_i2d>
 800883e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008842:	f003 ff6d 	bl	800c720 <__aeabi_dmul>
 8008846:	4602      	mov	r2, r0
 8008848:	460b      	mov	r3, r1
 800884a:	4620      	mov	r0, r4
 800884c:	4629      	mov	r1, r5
 800884e:	f7fd fb37 	bl	8005ec0 <__aeabi_dsub>
 8008852:	3630      	adds	r6, #48	; 0x30
 8008854:	2300      	movs	r3, #0
 8008856:	2200      	movs	r2, #0
 8008858:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800885c:	f807 6c01 	strb.w	r6, [r7, #-1]
 8008860:	f003 ff5e 	bl	800c720 <__aeabi_dmul>
 8008864:	46b8      	mov	r8, r7
 8008866:	9f05      	ldr	r7, [sp, #20]
 8008868:	2200      	movs	r2, #0
 800886a:	2300      	movs	r3, #0
 800886c:	4604      	mov	r4, r0
 800886e:	460d      	mov	r5, r1
 8008870:	3703      	adds	r7, #3
 8008872:	f7fd fd2f 	bl	80062d4 <__aeabi_dcmpeq>
 8008876:	2800      	cmp	r0, #0
 8008878:	f43f af0f 	beq.w	800869a <_dtoa_r+0x2ca>
 800887c:	e7c2      	b.n	8008804 <_dtoa_r+0x434>
 800887e:	9a05      	ldr	r2, [sp, #20]
 8008880:	1cd0      	adds	r0, r2, #3
 8008882:	e5f3      	b.n	800846c <_dtoa_r+0x9c>
 8008884:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008886:	2f00      	cmp	r7, #0
 8008888:	f000 812c 	beq.w	8008ae4 <_dtoa_r+0x714>
 800888c:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800888e:	2c01      	cmp	r4, #1
 8008890:	f340 83f2 	ble.w	8009078 <_dtoa_r+0xca8>
 8008894:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008896:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008898:	1e41      	subs	r1, r0, #1
 800889a:	428a      	cmp	r2, r1
 800889c:	f2c0 84e0 	blt.w	8009260 <_dtoa_r+0xe90>
 80088a0:	1a55      	subs	r5, r2, r1
 80088a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80088a4:	2800      	cmp	r0, #0
 80088a6:	f2c0 8630 	blt.w	800950a <_dtoa_r+0x113a>
 80088aa:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80088ac:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80088ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088b0:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 80088b4:	19da      	adds	r2, r3, r7
 80088b6:	eb0e 0807 	add.w	r8, lr, r7
 80088ba:	4648      	mov	r0, r9
 80088bc:	2101      	movs	r1, #1
 80088be:	920e      	str	r2, [sp, #56]	; 0x38
 80088c0:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80088c4:	f001 fbe6 	bl	800a094 <__i2b>
 80088c8:	900d      	str	r0, [sp, #52]	; 0x34
 80088ca:	b164      	cbz	r4, 80088e6 <_dtoa_r+0x516>
 80088cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80088ce:	2800      	cmp	r0, #0
 80088d0:	dd09      	ble.n	80088e6 <_dtoa_r+0x516>
 80088d2:	990e      	ldr	r1, [sp, #56]	; 0x38
 80088d4:	4607      	mov	r7, r0
 80088d6:	42a7      	cmp	r7, r4
 80088d8:	bfa8      	it	ge
 80088da:	4627      	movge	r7, r4
 80088dc:	1bcb      	subs	r3, r1, r7
 80088de:	1bc2      	subs	r2, r0, r7
 80088e0:	930e      	str	r3, [sp, #56]	; 0x38
 80088e2:	1be4      	subs	r4, r4, r7
 80088e4:	920a      	str	r2, [sp, #40]	; 0x28
 80088e6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80088e8:	2800      	cmp	r0, #0
 80088ea:	dd1a      	ble.n	8008922 <_dtoa_r+0x552>
 80088ec:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 80088ee:	2f00      	cmp	r7, #0
 80088f0:	f000 84a3 	beq.w	800923a <_dtoa_r+0xe6a>
 80088f4:	2d00      	cmp	r5, #0
 80088f6:	dd10      	ble.n	800891a <_dtoa_r+0x54a>
 80088f8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80088fa:	462a      	mov	r2, r5
 80088fc:	4648      	mov	r0, r9
 80088fe:	f001 fd3b 	bl	800a378 <__pow5mult>
 8008902:	900d      	str	r0, [sp, #52]	; 0x34
 8008904:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008906:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008908:	4648      	mov	r0, r9
 800890a:	f001 fbcd 	bl	800a0a8 <__multiply>
 800890e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008910:	4606      	mov	r6, r0
 8008912:	4648      	mov	r0, r9
 8008914:	f001 fa4c 	bl	8009db0 <_Bfree>
 8008918:	960c      	str	r6, [sp, #48]	; 0x30
 800891a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800891c:	1b4a      	subs	r2, r1, r5
 800891e:	f040 83a5 	bne.w	800906c <_dtoa_r+0xc9c>
 8008922:	2101      	movs	r1, #1
 8008924:	4648      	mov	r0, r9
 8008926:	f001 fbb5 	bl	800a094 <__i2b>
 800892a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800892c:	2d00      	cmp	r5, #0
 800892e:	4607      	mov	r7, r0
 8008930:	dd05      	ble.n	800893e <_dtoa_r+0x56e>
 8008932:	4639      	mov	r1, r7
 8008934:	4648      	mov	r0, r9
 8008936:	462a      	mov	r2, r5
 8008938:	f001 fd1e 	bl	800a378 <__pow5mult>
 800893c:	4607      	mov	r7, r0
 800893e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008940:	2b01      	cmp	r3, #1
 8008942:	f340 8152 	ble.w	8008bea <_dtoa_r+0x81a>
 8008946:	2500      	movs	r5, #0
 8008948:	9911      	ldr	r1, [sp, #68]	; 0x44
 800894a:	2900      	cmp	r1, #0
 800894c:	f040 8413 	bne.w	8009176 <_dtoa_r+0xda6>
 8008950:	2301      	movs	r3, #1
 8008952:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008954:	185b      	adds	r3, r3, r1
 8008956:	f013 001f 	ands.w	r0, r3, #31
 800895a:	f000 80c8 	beq.w	8008aee <_dtoa_r+0x71e>
 800895e:	f1c0 0320 	rsb	r3, r0, #32
 8008962:	2b04      	cmp	r3, #4
 8008964:	f340 8658 	ble.w	8009618 <_dtoa_r+0x1248>
 8008968:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800896a:	f1c0 031c 	rsb	r3, r0, #28
 800896e:	18d0      	adds	r0, r2, r3
 8008970:	18c9      	adds	r1, r1, r3
 8008972:	900e      	str	r0, [sp, #56]	; 0x38
 8008974:	18e4      	adds	r4, r4, r3
 8008976:	910a      	str	r1, [sp, #40]	; 0x28
 8008978:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800897a:	2b00      	cmp	r3, #0
 800897c:	dd05      	ble.n	800898a <_dtoa_r+0x5ba>
 800897e:	4648      	mov	r0, r9
 8008980:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008982:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008984:	f001 fd42 	bl	800a40c <__lshift>
 8008988:	900c      	str	r0, [sp, #48]	; 0x30
 800898a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800898c:	2a00      	cmp	r2, #0
 800898e:	dd04      	ble.n	800899a <_dtoa_r+0x5ca>
 8008990:	4639      	mov	r1, r7
 8008992:	4648      	mov	r0, r9
 8008994:	f001 fd3a 	bl	800a40c <__lshift>
 8008998:	4607      	mov	r7, r0
 800899a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800899c:	2a00      	cmp	r2, #0
 800899e:	f040 83cf 	bne.w	8009140 <_dtoa_r+0xd70>
 80089a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	f340 83f0 	ble.w	800918a <_dtoa_r+0xdba>
 80089aa:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80089ac:	2800      	cmp	r0, #0
 80089ae:	f040 80b4 	bne.w	8008b1a <_dtoa_r+0x74a>
 80089b2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80089b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80089b6:	07e2      	lsls	r2, r4, #31
 80089b8:	f140 83a0 	bpl.w	80090fc <_dtoa_r+0xd2c>
 80089bc:	46a2      	mov	sl, r4
 80089be:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80089c0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80089c4:	e010      	b.n	80089e8 <_dtoa_r+0x618>
 80089c6:	f001 f9fd 	bl	8009dc4 <__multadd>
 80089ca:	4639      	mov	r1, r7
 80089cc:	4606      	mov	r6, r0
 80089ce:	f7ff fb87 	bl	80080e0 <quorem>
 80089d2:	3030      	adds	r0, #48	; 0x30
 80089d4:	f808 0004 	strb.w	r0, [r8, r4]
 80089d8:	4631      	mov	r1, r6
 80089da:	4648      	mov	r0, r9
 80089dc:	220a      	movs	r2, #10
 80089de:	2300      	movs	r3, #0
 80089e0:	f001 f9f0 	bl	8009dc4 <__multadd>
 80089e4:	1c65      	adds	r5, r4, #1
 80089e6:	4606      	mov	r6, r0
 80089e8:	4639      	mov	r1, r7
 80089ea:	4630      	mov	r0, r6
 80089ec:	f7ff fb78 	bl	80080e0 <quorem>
 80089f0:	1c6c      	adds	r4, r5, #1
 80089f2:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 80089f6:	220a      	movs	r2, #10
 80089f8:	2300      	movs	r3, #0
 80089fa:	45a2      	cmp	sl, r4
 80089fc:	4631      	mov	r1, r6
 80089fe:	4648      	mov	r0, r9
 8008a00:	f808 b005 	strb.w	fp, [r8, r5]
 8008a04:	dcdf      	bgt.n	80089c6 <_dtoa_r+0x5f6>
 8008a06:	960c      	str	r6, [sp, #48]	; 0x30
 8008a08:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008a0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a0e:	2500      	movs	r5, #0
 8008a10:	2a01      	cmp	r2, #1
 8008a12:	bfac      	ite	ge
 8008a14:	4490      	addge	r8, r2
 8008a16:	f108 0801 	addlt.w	r8, r8, #1
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008a1e:	4648      	mov	r0, r9
 8008a20:	f001 fcf4 	bl	800a40c <__lshift>
 8008a24:	4639      	mov	r1, r7
 8008a26:	900c      	str	r0, [sp, #48]	; 0x30
 8008a28:	f001 fdb4 	bl	800a594 <__mcmp>
 8008a2c:	2800      	cmp	r0, #0
 8008a2e:	f340 8449 	ble.w	80092c4 <_dtoa_r+0xef4>
 8008a32:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008a36:	9805      	ldr	r0, [sp, #20]
 8008a38:	43c3      	mvns	r3, r0
 8008a3a:	eb08 0103 	add.w	r1, r8, r3
 8008a3e:	07cb      	lsls	r3, r1, #31
 8008a40:	d507      	bpl.n	8008a52 <_dtoa_r+0x682>
 8008a42:	2a39      	cmp	r2, #57	; 0x39
 8008a44:	f108 34ff 	add.w	r4, r8, #4294967295
 8008a48:	d118      	bne.n	8008a7c <_dtoa_r+0x6ac>
 8008a4a:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8008a4e:	9805      	ldr	r0, [sp, #20]
 8008a50:	46a0      	mov	r8, r4
 8008a52:	2a39      	cmp	r2, #57	; 0x39
 8008a54:	f108 34ff 	add.w	r4, r8, #4294967295
 8008a58:	d110      	bne.n	8008a7c <_dtoa_r+0x6ac>
 8008a5a:	42a0      	cmp	r0, r4
 8008a5c:	f000 8369 	beq.w	8009132 <_dtoa_r+0xd62>
 8008a60:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8008a64:	2a39      	cmp	r2, #57	; 0x39
 8008a66:	46a0      	mov	r8, r4
 8008a68:	f104 34ff 	add.w	r4, r4, #4294967295
 8008a6c:	d106      	bne.n	8008a7c <_dtoa_r+0x6ac>
 8008a6e:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8008a72:	46a0      	mov	r8, r4
 8008a74:	2a39      	cmp	r2, #57	; 0x39
 8008a76:	f108 34ff 	add.w	r4, r8, #4294967295
 8008a7a:	d0ee      	beq.n	8008a5a <_dtoa_r+0x68a>
 8008a7c:	3201      	adds	r2, #1
 8008a7e:	7022      	strb	r2, [r4, #0]
 8008a80:	4648      	mov	r0, r9
 8008a82:	4639      	mov	r1, r7
 8008a84:	f001 f994 	bl	8009db0 <_Bfree>
 8008a88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a8a:	2a00      	cmp	r2, #0
 8008a8c:	f43f aeba 	beq.w	8008804 <_dtoa_r+0x434>
 8008a90:	2d00      	cmp	r5, #0
 8008a92:	f000 82e5 	beq.w	8009060 <_dtoa_r+0xc90>
 8008a96:	4295      	cmp	r5, r2
 8008a98:	f000 82e2 	beq.w	8009060 <_dtoa_r+0xc90>
 8008a9c:	4648      	mov	r0, r9
 8008a9e:	4629      	mov	r1, r5
 8008aa0:	f001 f986 	bl	8009db0 <_Bfree>
 8008aa4:	e2dc      	b.n	8009060 <_dtoa_r+0xc90>
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	9212      	str	r2, [sp, #72]	; 0x48
 8008aaa:	e555      	b.n	8008558 <_dtoa_r+0x188>
 8008aac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008aae:	f7fd fb55 	bl	800615c <__aeabi_i2d>
 8008ab2:	4622      	mov	r2, r4
 8008ab4:	462b      	mov	r3, r5
 8008ab6:	f7fd fc0d 	bl	80062d4 <__aeabi_dcmpeq>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	f47f ad37 	bne.w	800852e <_dtoa_r+0x15e>
 8008ac0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ac2:	1e4b      	subs	r3, r1, #1
 8008ac4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ac6:	e532      	b.n	800852e <_dtoa_r+0x15e>
 8008ac8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008aca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008acc:	2400      	movs	r4, #0
 8008ace:	1ae8      	subs	r0, r5, r3
 8008ad0:	425a      	negs	r2, r3
 8008ad2:	900e      	str	r0, [sp, #56]	; 0x38
 8008ad4:	9210      	str	r2, [sp, #64]	; 0x40
 8008ad6:	9411      	str	r4, [sp, #68]	; 0x44
 8008ad8:	e54f      	b.n	800857a <_dtoa_r+0x1aa>
 8008ada:	4276      	negs	r6, r6
 8008adc:	2200      	movs	r2, #0
 8008ade:	960e      	str	r6, [sp, #56]	; 0x38
 8008ae0:	920a      	str	r2, [sp, #40]	; 0x28
 8008ae2:	e540      	b.n	8008566 <_dtoa_r+0x196>
 8008ae4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ae6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008ae8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8008aea:	930d      	str	r3, [sp, #52]	; 0x34
 8008aec:	e6ed      	b.n	80088ca <_dtoa_r+0x4fa>
 8008aee:	221c      	movs	r2, #28
 8008af0:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8008af4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008af6:	eb0c 0e02 	add.w	lr, ip, r2
 8008afa:	1888      	adds	r0, r1, r2
 8008afc:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8008b00:	18a4      	adds	r4, r4, r2
 8008b02:	900a      	str	r0, [sp, #40]	; 0x28
 8008b04:	e738      	b.n	8008978 <_dtoa_r+0x5a8>
 8008b06:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8008b0a:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8008b0e:	1b84      	subs	r4, r0, r6
 8008b10:	fa0a f004 	lsl.w	r0, sl, r4
 8008b14:	e4d6      	b.n	80084c4 <_dtoa_r+0xf4>
 8008b16:	9012      	str	r0, [sp, #72]	; 0x48
 8008b18:	e51e      	b.n	8008558 <_dtoa_r+0x188>
 8008b1a:	2c00      	cmp	r4, #0
 8008b1c:	dd05      	ble.n	8008b2a <_dtoa_r+0x75a>
 8008b1e:	4648      	mov	r0, r9
 8008b20:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008b22:	4622      	mov	r2, r4
 8008b24:	f001 fc72 	bl	800a40c <__lshift>
 8008b28:	900d      	str	r0, [sp, #52]	; 0x34
 8008b2a:	2d00      	cmp	r5, #0
 8008b2c:	f040 8402 	bne.w	8009334 <_dtoa_r+0xf64>
 8008b30:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8008b32:	9d05      	ldr	r5, [sp, #20]
 8008b34:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008b36:	9a05      	ldr	r2, [sp, #20]
 8008b38:	1829      	adds	r1, r5, r0
 8008b3a:	f00a 0301 	and.w	r3, sl, #1
 8008b3e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008b40:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008b44:	910a      	str	r1, [sp, #40]	; 0x28
 8008b46:	1c54      	adds	r4, r2, #1
 8008b48:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	4650      	mov	r0, sl
 8008b4e:	f7ff fac7 	bl	80080e0 <quorem>
 8008b52:	4629      	mov	r1, r5
 8008b54:	4680      	mov	r8, r0
 8008b56:	4650      	mov	r0, sl
 8008b58:	f001 fd1c 	bl	800a594 <__mcmp>
 8008b5c:	4639      	mov	r1, r7
 8008b5e:	4632      	mov	r2, r6
 8008b60:	4683      	mov	fp, r0
 8008b62:	4648      	mov	r0, r9
 8008b64:	f001 fd44 	bl	800a5f0 <__mdiff>
 8008b68:	4602      	mov	r2, r0
 8008b6a:	1e60      	subs	r0, r4, #1
 8008b6c:	68d1      	ldr	r1, [r2, #12]
 8008b6e:	9008      	str	r0, [sp, #32]
 8008b70:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 8008b74:	2900      	cmp	r1, #0
 8008b76:	f000 8288 	beq.w	800908a <_dtoa_r+0xcba>
 8008b7a:	4648      	mov	r0, r9
 8008b7c:	4611      	mov	r1, r2
 8008b7e:	f8cd c00c 	str.w	ip, [sp, #12]
 8008b82:	f001 f915 	bl	8009db0 <_Bfree>
 8008b86:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	f1bb 0f00 	cmp.w	fp, #0
 8008b90:	f2c0 8378 	blt.w	8009284 <_dtoa_r+0xeb4>
 8008b94:	d105      	bne.n	8008ba2 <_dtoa_r+0x7d2>
 8008b96:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8008b98:	b91a      	cbnz	r2, 8008ba2 <_dtoa_r+0x7d2>
 8008b9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008b9c:	2800      	cmp	r0, #0
 8008b9e:	f000 8371 	beq.w	8009284 <_dtoa_r+0xeb4>
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f300 83de 	bgt.w	8009364 <_dtoa_r+0xf94>
 8008ba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008baa:	f804 cc01 	strb.w	ip, [r4, #-1]
 8008bae:	429c      	cmp	r4, r3
 8008bb0:	46a0      	mov	r8, r4
 8008bb2:	f000 83e6 	beq.w	8009382 <_dtoa_r+0xfb2>
 8008bb6:	4651      	mov	r1, sl
 8008bb8:	220a      	movs	r2, #10
 8008bba:	2300      	movs	r3, #0
 8008bbc:	4648      	mov	r0, r9
 8008bbe:	f001 f901 	bl	8009dc4 <__multadd>
 8008bc2:	42b5      	cmp	r5, r6
 8008bc4:	4682      	mov	sl, r0
 8008bc6:	f000 828f 	beq.w	80090e8 <_dtoa_r+0xd18>
 8008bca:	4629      	mov	r1, r5
 8008bcc:	220a      	movs	r2, #10
 8008bce:	2300      	movs	r3, #0
 8008bd0:	4648      	mov	r0, r9
 8008bd2:	f001 f8f7 	bl	8009dc4 <__multadd>
 8008bd6:	4631      	mov	r1, r6
 8008bd8:	4605      	mov	r5, r0
 8008bda:	220a      	movs	r2, #10
 8008bdc:	4648      	mov	r0, r9
 8008bde:	2300      	movs	r3, #0
 8008be0:	f001 f8f0 	bl	8009dc4 <__multadd>
 8008be4:	3401      	adds	r4, #1
 8008be6:	4606      	mov	r6, r0
 8008be8:	e7af      	b.n	8008b4a <_dtoa_r+0x77a>
 8008bea:	f1ba 0f00 	cmp.w	sl, #0
 8008bee:	f47f aeaa 	bne.w	8008946 <_dtoa_r+0x576>
 8008bf2:	f3cb 0213 	ubfx	r2, fp, #0, #20
 8008bf6:	4658      	mov	r0, fp
 8008bf8:	2a00      	cmp	r2, #0
 8008bfa:	f040 8494 	bne.w	8009526 <_dtoa_r+0x1156>
 8008bfe:	2500      	movs	r5, #0
 8008c00:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 8008c04:	4005      	ands	r5, r0
 8008c06:	2d00      	cmp	r5, #0
 8008c08:	f43f ae9e 	beq.w	8008948 <_dtoa_r+0x578>
 8008c0c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8008c0e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008c10:	1c4b      	adds	r3, r1, #1
 8008c12:	1c42      	adds	r2, r0, #1
 8008c14:	930e      	str	r3, [sp, #56]	; 0x38
 8008c16:	920a      	str	r2, [sp, #40]	; 0x28
 8008c18:	2501      	movs	r5, #1
 8008c1a:	e695      	b.n	8008948 <_dtoa_r+0x578>
 8008c1c:	2101      	movs	r1, #1
 8008c1e:	910f      	str	r1, [sp, #60]	; 0x3c
 8008c20:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	f340 8329 	ble.w	800927a <_dtoa_r+0xeaa>
 8008c28:	461c      	mov	r4, r3
 8008c2a:	9313      	str	r3, [sp, #76]	; 0x4c
 8008c2c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c2e:	2100      	movs	r1, #0
 8008c30:	2c17      	cmp	r4, #23
 8008c32:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008c36:	d90a      	bls.n	8008c4e <_dtoa_r+0x87e>
 8008c38:	2201      	movs	r2, #1
 8008c3a:	2304      	movs	r3, #4
 8008c3c:	005b      	lsls	r3, r3, #1
 8008c3e:	f103 0014 	add.w	r0, r3, #20
 8008c42:	4611      	mov	r1, r2
 8008c44:	3201      	adds	r2, #1
 8008c46:	42a0      	cmp	r0, r4
 8008c48:	d9f8      	bls.n	8008c3c <_dtoa_r+0x86c>
 8008c4a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008c4e:	4648      	mov	r0, r9
 8008c50:	f001 f888 	bl	8009d64 <_Balloc>
 8008c54:	2c0e      	cmp	r4, #14
 8008c56:	9005      	str	r0, [sp, #20]
 8008c58:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 8008c5c:	f63f accf 	bhi.w	80085fe <_dtoa_r+0x22e>
 8008c60:	2d00      	cmp	r5, #0
 8008c62:	f43f accc 	beq.w	80085fe <_dtoa_r+0x22e>
 8008c66:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008c68:	2f00      	cmp	r7, #0
 8008c6a:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 8008c6e:	f340 833d 	ble.w	80092ec <_dtoa_r+0xf1c>
 8008c72:	489a      	ldr	r0, [pc, #616]	; (8008edc <_dtoa_r+0xb0c>)
 8008c74:	f007 060f 	and.w	r6, r7, #15
 8008c78:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 8008c7c:	113e      	asrs	r6, r7, #4
 8008c7e:	e9d1 4500 	ldrd	r4, r5, [r1]
 8008c82:	06f1      	lsls	r1, r6, #27
 8008c84:	f140 82f5 	bpl.w	8009272 <_dtoa_r+0xea2>
 8008c88:	4f95      	ldr	r7, [pc, #596]	; (8008ee0 <_dtoa_r+0xb10>)
 8008c8a:	4650      	mov	r0, sl
 8008c8c:	4659      	mov	r1, fp
 8008c8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008c92:	f003 fe6f 	bl	800c974 <__aeabi_ddiv>
 8008c96:	f006 060f 	and.w	r6, r6, #15
 8008c9a:	4682      	mov	sl, r0
 8008c9c:	468b      	mov	fp, r1
 8008c9e:	2703      	movs	r7, #3
 8008ca0:	b186      	cbz	r6, 8008cc4 <_dtoa_r+0x8f4>
 8008ca2:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8008ee0 <_dtoa_r+0xb10>
 8008ca6:	4620      	mov	r0, r4
 8008ca8:	4629      	mov	r1, r5
 8008caa:	07f2      	lsls	r2, r6, #31
 8008cac:	d504      	bpl.n	8008cb8 <_dtoa_r+0x8e8>
 8008cae:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008cb2:	f003 fd35 	bl	800c720 <__aeabi_dmul>
 8008cb6:	3701      	adds	r7, #1
 8008cb8:	1076      	asrs	r6, r6, #1
 8008cba:	f108 0808 	add.w	r8, r8, #8
 8008cbe:	d1f4      	bne.n	8008caa <_dtoa_r+0x8da>
 8008cc0:	4604      	mov	r4, r0
 8008cc2:	460d      	mov	r5, r1
 8008cc4:	4650      	mov	r0, sl
 8008cc6:	4659      	mov	r1, fp
 8008cc8:	4622      	mov	r2, r4
 8008cca:	462b      	mov	r3, r5
 8008ccc:	f003 fe52 	bl	800c974 <__aeabi_ddiv>
 8008cd0:	4682      	mov	sl, r0
 8008cd2:	468b      	mov	fp, r1
 8008cd4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cd6:	b153      	cbz	r3, 8008cee <_dtoa_r+0x91e>
 8008cd8:	2300      	movs	r3, #0
 8008cda:	4650      	mov	r0, sl
 8008cdc:	4659      	mov	r1, fp
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8008ce4:	f7fd fb00 	bl	80062e8 <__aeabi_dcmplt>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	f040 8424 	bne.w	8009536 <_dtoa_r+0x1166>
 8008cee:	4638      	mov	r0, r7
 8008cf0:	f7fd fa34 	bl	800615c <__aeabi_i2d>
 8008cf4:	4652      	mov	r2, sl
 8008cf6:	465b      	mov	r3, fp
 8008cf8:	f003 fd12 	bl	800c720 <__aeabi_dmul>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	2200      	movs	r2, #0
 8008d00:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8008d04:	f7fd f8de 	bl	8005ec4 <__adddf3>
 8008d08:	4604      	mov	r4, r0
 8008d0a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008d0c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8008d10:	2800      	cmp	r0, #0
 8008d12:	f000 8275 	beq.w	8009200 <_dtoa_r+0xe30>
 8008d16:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008d18:	961b      	str	r6, [sp, #108]	; 0x6c
 8008d1a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008d1c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008d1e:	2900      	cmp	r1, #0
 8008d20:	f000 8338 	beq.w	8009394 <_dtoa_r+0xfc4>
 8008d24:	4a6d      	ldr	r2, [pc, #436]	; (8008edc <_dtoa_r+0xb0c>)
 8008d26:	2100      	movs	r1, #0
 8008d28:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 8008d2c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008d30:	2000      	movs	r0, #0
 8008d32:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8008d36:	f003 fe1d 	bl	800c974 <__aeabi_ddiv>
 8008d3a:	462b      	mov	r3, r5
 8008d3c:	4622      	mov	r2, r4
 8008d3e:	f7fd f8bf 	bl	8005ec0 <__aeabi_dsub>
 8008d42:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8008d46:	4659      	mov	r1, fp
 8008d48:	4650      	mov	r0, sl
 8008d4a:	f003 fefb 	bl	800cb44 <__aeabi_d2iz>
 8008d4e:	4605      	mov	r5, r0
 8008d50:	f7fd fa04 	bl	800615c <__aeabi_i2d>
 8008d54:	4602      	mov	r2, r0
 8008d56:	460b      	mov	r3, r1
 8008d58:	4650      	mov	r0, sl
 8008d5a:	4659      	mov	r1, fp
 8008d5c:	f7fd f8b0 	bl	8005ec0 <__aeabi_dsub>
 8008d60:	3530      	adds	r5, #48	; 0x30
 8008d62:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008d66:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8008d6a:	fa5f fb85 	uxtb.w	fp, r5
 8008d6e:	f808 bb01 	strb.w	fp, [r8], #1
 8008d72:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8008d76:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8008d7a:	f7fd fad3 	bl	8006324 <__aeabi_dcmpgt>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	f040 841d 	bne.w	80095be <_dtoa_r+0x11ee>
 8008d84:	2100      	movs	r1, #0
 8008d86:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8008d8a:	2000      	movs	r0, #0
 8008d8c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8008d90:	f7fd f896 	bl	8005ec0 <__aeabi_dsub>
 8008d94:	4602      	mov	r2, r0
 8008d96:	460b      	mov	r3, r1
 8008d98:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8008d9c:	f7fd fac2 	bl	8006324 <__aeabi_dcmpgt>
 8008da0:	2800      	cmp	r0, #0
 8008da2:	f040 8432 	bne.w	800960a <_dtoa_r+0x123a>
 8008da6:	2e01      	cmp	r6, #1
 8008da8:	f340 829c 	ble.w	80092e4 <_dtoa_r+0xf14>
 8008dac:	9905      	ldr	r1, [sp, #20]
 8008dae:	ea6f 0708 	mvn.w	r7, r8
 8008db2:	198e      	adds	r6, r1, r6
 8008db4:	19bc      	adds	r4, r7, r6
 8008db6:	2300      	movs	r3, #0
 8008db8:	f004 0501 	and.w	r5, r4, #1
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008dc2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8008dc6:	961a      	str	r6, [sp, #104]	; 0x68
 8008dc8:	9518      	str	r5, [sp, #96]	; 0x60
 8008dca:	f003 fca9 	bl	800c720 <__aeabi_dmul>
 8008dce:	2300      	movs	r3, #0
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008dd6:	4604      	mov	r4, r0
 8008dd8:	460d      	mov	r5, r1
 8008dda:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8008dde:	f003 fc9f 	bl	800c720 <__aeabi_dmul>
 8008de2:	460f      	mov	r7, r1
 8008de4:	4606      	mov	r6, r0
 8008de6:	f003 fead 	bl	800cb44 <__aeabi_d2iz>
 8008dea:	4683      	mov	fp, r0
 8008dec:	f7fd f9b6 	bl	800615c <__aeabi_i2d>
 8008df0:	4602      	mov	r2, r0
 8008df2:	460b      	mov	r3, r1
 8008df4:	4630      	mov	r0, r6
 8008df6:	4639      	mov	r1, r7
 8008df8:	f7fd f862 	bl	8005ec0 <__aeabi_dsub>
 8008dfc:	46c2      	mov	sl, r8
 8008dfe:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8008e02:	fa5f fb82 	uxtb.w	fp, r2
 8008e06:	f80a bb01 	strb.w	fp, [sl], #1
 8008e0a:	4622      	mov	r2, r4
 8008e0c:	462b      	mov	r3, r5
 8008e0e:	4606      	mov	r6, r0
 8008e10:	460f      	mov	r7, r1
 8008e12:	46d0      	mov	r8, sl
 8008e14:	f7fd fa68 	bl	80062e8 <__aeabi_dcmplt>
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	f040 80e3 	bne.w	8008fe4 <_dtoa_r+0xc14>
 8008e1e:	2100      	movs	r1, #0
 8008e20:	4632      	mov	r2, r6
 8008e22:	463b      	mov	r3, r7
 8008e24:	2000      	movs	r0, #0
 8008e26:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8008e2a:	f7fd f849 	bl	8005ec0 <__aeabi_dsub>
 8008e2e:	4622      	mov	r2, r4
 8008e30:	462b      	mov	r3, r5
 8008e32:	f7fd fa59 	bl	80062e8 <__aeabi_dcmplt>
 8008e36:	2800      	cmp	r0, #0
 8008e38:	f040 83c7 	bne.w	80095ca <_dtoa_r+0x11fa>
 8008e3c:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 8008e40:	45f2      	cmp	sl, lr
 8008e42:	f000 824f 	beq.w	80092e4 <_dtoa_r+0xf14>
 8008e46:	9818      	ldr	r0, [sp, #96]	; 0x60
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	d041      	beq.n	8008ed0 <_dtoa_r+0xb00>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008e54:	4620      	mov	r0, r4
 8008e56:	4629      	mov	r1, r5
 8008e58:	f003 fc62 	bl	800c720 <__aeabi_dmul>
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008e64:	4604      	mov	r4, r0
 8008e66:	460d      	mov	r5, r1
 8008e68:	4630      	mov	r0, r6
 8008e6a:	4639      	mov	r1, r7
 8008e6c:	f003 fc58 	bl	800c720 <__aeabi_dmul>
 8008e70:	460f      	mov	r7, r1
 8008e72:	4606      	mov	r6, r0
 8008e74:	f003 fe66 	bl	800cb44 <__aeabi_d2iz>
 8008e78:	4680      	mov	r8, r0
 8008e7a:	f7fd f96f 	bl	800615c <__aeabi_i2d>
 8008e7e:	4602      	mov	r2, r0
 8008e80:	460b      	mov	r3, r1
 8008e82:	4630      	mov	r0, r6
 8008e84:	4639      	mov	r1, r7
 8008e86:	f7fd f81b 	bl	8005ec0 <__aeabi_dsub>
 8008e8a:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8008e8e:	fa5f fb83 	uxtb.w	fp, r3
 8008e92:	f80a bb01 	strb.w	fp, [sl], #1
 8008e96:	4622      	mov	r2, r4
 8008e98:	462b      	mov	r3, r5
 8008e9a:	4606      	mov	r6, r0
 8008e9c:	460f      	mov	r7, r1
 8008e9e:	46d0      	mov	r8, sl
 8008ea0:	f7fd fa22 	bl	80062e8 <__aeabi_dcmplt>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	f040 809d 	bne.w	8008fe4 <_dtoa_r+0xc14>
 8008eaa:	2100      	movs	r1, #0
 8008eac:	4632      	mov	r2, r6
 8008eae:	463b      	mov	r3, r7
 8008eb0:	2000      	movs	r0, #0
 8008eb2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8008eb6:	f7fd f803 	bl	8005ec0 <__aeabi_dsub>
 8008eba:	4622      	mov	r2, r4
 8008ebc:	462b      	mov	r3, r5
 8008ebe:	f7fd fa13 	bl	80062e8 <__aeabi_dcmplt>
 8008ec2:	2800      	cmp	r0, #0
 8008ec4:	f040 8381 	bne.w	80095ca <_dtoa_r+0x11fa>
 8008ec8:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008eca:	458a      	cmp	sl, r1
 8008ecc:	f000 820a 	beq.w	80092e4 <_dtoa_r+0xf14>
 8008ed0:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 8008ed4:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 8008ed8:	e051      	b.n	8008f7e <_dtoa_r+0xbae>
 8008eda:	bf00      	nop
 8008edc:	0800d3b8 	.word	0x0800d3b8
 8008ee0:	0800d480 	.word	0x0800d480
 8008ee4:	2100      	movs	r1, #0
 8008ee6:	2000      	movs	r0, #0
 8008ee8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8008eec:	f7fc ffe8 	bl	8005ec0 <__aeabi_dsub>
 8008ef0:	4622      	mov	r2, r4
 8008ef2:	462b      	mov	r3, r5
 8008ef4:	f7fd f9f8 	bl	80062e8 <__aeabi_dcmplt>
 8008ef8:	2300      	movs	r3, #0
 8008efa:	2200      	movs	r2, #0
 8008efc:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008f00:	2800      	cmp	r0, #0
 8008f02:	f040 8360 	bne.w	80095c6 <_dtoa_r+0x11f6>
 8008f06:	4620      	mov	r0, r4
 8008f08:	4629      	mov	r1, r5
 8008f0a:	f003 fc09 	bl	800c720 <__aeabi_dmul>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	2200      	movs	r2, #0
 8008f12:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008f16:	4604      	mov	r4, r0
 8008f18:	460d      	mov	r5, r1
 8008f1a:	4630      	mov	r0, r6
 8008f1c:	4639      	mov	r1, r7
 8008f1e:	f003 fbff 	bl	800c720 <__aeabi_dmul>
 8008f22:	460f      	mov	r7, r1
 8008f24:	4606      	mov	r6, r0
 8008f26:	f003 fe0d 	bl	800cb44 <__aeabi_d2iz>
 8008f2a:	4680      	mov	r8, r0
 8008f2c:	f7fd f916 	bl	800615c <__aeabi_i2d>
 8008f30:	4602      	mov	r2, r0
 8008f32:	460b      	mov	r3, r1
 8008f34:	4630      	mov	r0, r6
 8008f36:	4639      	mov	r1, r7
 8008f38:	f7fc ffc2 	bl	8005ec0 <__aeabi_dsub>
 8008f3c:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8008f40:	fa5f fb83 	uxtb.w	fp, r3
 8008f44:	f80a bb01 	strb.w	fp, [sl], #1
 8008f48:	4622      	mov	r2, r4
 8008f4a:	462b      	mov	r3, r5
 8008f4c:	4606      	mov	r6, r0
 8008f4e:	460f      	mov	r7, r1
 8008f50:	f7fd f9ca 	bl	80062e8 <__aeabi_dcmplt>
 8008f54:	46d0      	mov	r8, sl
 8008f56:	4632      	mov	r2, r6
 8008f58:	463b      	mov	r3, r7
 8008f5a:	2800      	cmp	r0, #0
 8008f5c:	d140      	bne.n	8008fe0 <_dtoa_r+0xc10>
 8008f5e:	2100      	movs	r1, #0
 8008f60:	2000      	movs	r0, #0
 8008f62:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8008f66:	f7fc ffab 	bl	8005ec0 <__aeabi_dsub>
 8008f6a:	4622      	mov	r2, r4
 8008f6c:	462b      	mov	r3, r5
 8008f6e:	f7fd f9bb 	bl	80062e8 <__aeabi_dcmplt>
 8008f72:	2800      	cmp	r0, #0
 8008f74:	f040 8327 	bne.w	80095c6 <_dtoa_r+0x11f6>
 8008f78:	45ca      	cmp	sl, r9
 8008f7a:	f000 81b1 	beq.w	80092e0 <_dtoa_r+0xf10>
 8008f7e:	2300      	movs	r3, #0
 8008f80:	4620      	mov	r0, r4
 8008f82:	4629      	mov	r1, r5
 8008f84:	2200      	movs	r2, #0
 8008f86:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008f8a:	f003 fbc9 	bl	800c720 <__aeabi_dmul>
 8008f8e:	2300      	movs	r3, #0
 8008f90:	2200      	movs	r2, #0
 8008f92:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008f96:	4604      	mov	r4, r0
 8008f98:	460d      	mov	r5, r1
 8008f9a:	4630      	mov	r0, r6
 8008f9c:	4639      	mov	r1, r7
 8008f9e:	f003 fbbf 	bl	800c720 <__aeabi_dmul>
 8008fa2:	460f      	mov	r7, r1
 8008fa4:	4606      	mov	r6, r0
 8008fa6:	f003 fdcd 	bl	800cb44 <__aeabi_d2iz>
 8008faa:	4683      	mov	fp, r0
 8008fac:	f7fd f8d6 	bl	800615c <__aeabi_i2d>
 8008fb0:	4602      	mov	r2, r0
 8008fb2:	460b      	mov	r3, r1
 8008fb4:	4630      	mov	r0, r6
 8008fb6:	4639      	mov	r1, r7
 8008fb8:	f7fc ff82 	bl	8005ec0 <__aeabi_dsub>
 8008fbc:	46d0      	mov	r8, sl
 8008fbe:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8008fc2:	fa5f fb82 	uxtb.w	fp, r2
 8008fc6:	f808 bb01 	strb.w	fp, [r8], #1
 8008fca:	4622      	mov	r2, r4
 8008fcc:	462b      	mov	r3, r5
 8008fce:	4606      	mov	r6, r0
 8008fd0:	460f      	mov	r7, r1
 8008fd2:	f7fd f989 	bl	80062e8 <__aeabi_dcmplt>
 8008fd6:	46c2      	mov	sl, r8
 8008fd8:	4632      	mov	r2, r6
 8008fda:	463b      	mov	r3, r7
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	d081      	beq.n	8008ee4 <_dtoa_r+0xb14>
 8008fe0:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 8008fe4:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8008fe6:	9109      	str	r1, [sp, #36]	; 0x24
 8008fe8:	e40c      	b.n	8008804 <_dtoa_r+0x434>
 8008fea:	2000      	movs	r0, #0
 8008fec:	900f      	str	r0, [sp, #60]	; 0x3c
 8008fee:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 8008ff2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ff4:	eb0e 0200 	add.w	r2, lr, r0
 8008ff8:	1c54      	adds	r4, r2, #1
 8008ffa:	2c00      	cmp	r4, #0
 8008ffc:	9213      	str	r2, [sp, #76]	; 0x4c
 8008ffe:	940b      	str	r4, [sp, #44]	; 0x2c
 8009000:	f73f ae15 	bgt.w	8008c2e <_dtoa_r+0x85e>
 8009004:	2100      	movs	r1, #0
 8009006:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800900a:	e620      	b.n	8008c4e <_dtoa_r+0x87e>
 800900c:	2101      	movs	r1, #1
 800900e:	910f      	str	r1, [sp, #60]	; 0x3c
 8009010:	e7ed      	b.n	8008fee <_dtoa_r+0xc1e>
 8009012:	2200      	movs	r2, #0
 8009014:	920f      	str	r2, [sp, #60]	; 0x3c
 8009016:	e603      	b.n	8008c20 <_dtoa_r+0x850>
 8009018:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800901a:	2c00      	cmp	r4, #0
 800901c:	f73f ab02 	bgt.w	8008624 <_dtoa_r+0x254>
 8009020:	f040 82ee 	bne.w	8009600 <_dtoa_r+0x1230>
 8009024:	2300      	movs	r3, #0
 8009026:	2200      	movs	r2, #0
 8009028:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800902c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009030:	f003 fb76 	bl	800c720 <__aeabi_dmul>
 8009034:	4652      	mov	r2, sl
 8009036:	465b      	mov	r3, fp
 8009038:	f7fd f96a 	bl	8006310 <__aeabi_dcmpge>
 800903c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800903e:	970d      	str	r7, [sp, #52]	; 0x34
 8009040:	2800      	cmp	r0, #0
 8009042:	f000 80b6 	beq.w	80091b2 <_dtoa_r+0xde2>
 8009046:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8009048:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800904c:	43c1      	mvns	r1, r0
 800904e:	9109      	str	r1, [sp, #36]	; 0x24
 8009050:	4648      	mov	r0, r9
 8009052:	4639      	mov	r1, r7
 8009054:	f000 feac 	bl	8009db0 <_Bfree>
 8009058:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800905a:	2c00      	cmp	r4, #0
 800905c:	f43f abd2 	beq.w	8008804 <_dtoa_r+0x434>
 8009060:	4648      	mov	r0, r9
 8009062:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009064:	f000 fea4 	bl	8009db0 <_Bfree>
 8009068:	f7ff bbcc 	b.w	8008804 <_dtoa_r+0x434>
 800906c:	4648      	mov	r0, r9
 800906e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009070:	f001 f982 	bl	800a378 <__pow5mult>
 8009074:	900c      	str	r0, [sp, #48]	; 0x30
 8009076:	e454      	b.n	8008922 <_dtoa_r+0x552>
 8009078:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800907a:	2a00      	cmp	r2, #0
 800907c:	f000 824c 	beq.w	8009518 <_dtoa_r+0x1148>
 8009080:	f201 4733 	addw	r7, r1, #1075	; 0x433
 8009084:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009086:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8009088:	e411      	b.n	80088ae <_dtoa_r+0x4de>
 800908a:	4611      	mov	r1, r2
 800908c:	4650      	mov	r0, sl
 800908e:	f8cd c00c 	str.w	ip, [sp, #12]
 8009092:	9204      	str	r2, [sp, #16]
 8009094:	f001 fa7e 	bl	800a594 <__mcmp>
 8009098:	9a04      	ldr	r2, [sp, #16]
 800909a:	4603      	mov	r3, r0
 800909c:	4611      	mov	r1, r2
 800909e:	4648      	mov	r0, r9
 80090a0:	9304      	str	r3, [sp, #16]
 80090a2:	f000 fe85 	bl	8009db0 <_Bfree>
 80090a6:	9b04      	ldr	r3, [sp, #16]
 80090a8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	f47f ad6d 	bne.w	8008b8c <_dtoa_r+0x7bc>
 80090b2:	9828      	ldr	r0, [sp, #160]	; 0xa0
 80090b4:	2800      	cmp	r0, #0
 80090b6:	f47f ad69 	bne.w	8008b8c <_dtoa_r+0x7bc>
 80090ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80090bc:	2900      	cmp	r1, #0
 80090be:	f47f ad65 	bne.w	8008b8c <_dtoa_r+0x7bc>
 80090c2:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80090c6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80090ca:	46da      	mov	sl, fp
 80090cc:	46e3      	mov	fp, ip
 80090ce:	f000 80f1 	beq.w	80092b4 <_dtoa_r+0xee4>
 80090d2:	f1ba 0f00 	cmp.w	sl, #0
 80090d6:	dd01      	ble.n	80090dc <_dtoa_r+0xd0c>
 80090d8:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 80090dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80090e0:	960d      	str	r6, [sp, #52]	; 0x34
 80090e2:	f808 bb01 	strb.w	fp, [r8], #1
 80090e6:	e4cb      	b.n	8008a80 <_dtoa_r+0x6b0>
 80090e8:	4629      	mov	r1, r5
 80090ea:	4648      	mov	r0, r9
 80090ec:	220a      	movs	r2, #10
 80090ee:	2300      	movs	r3, #0
 80090f0:	f000 fe68 	bl	8009dc4 <__multadd>
 80090f4:	3401      	adds	r4, #1
 80090f6:	4605      	mov	r5, r0
 80090f8:	4606      	mov	r6, r0
 80090fa:	e526      	b.n	8008b4a <_dtoa_r+0x77a>
 80090fc:	4639      	mov	r1, r7
 80090fe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009100:	f7fe ffee 	bl	80080e0 <quorem>
 8009104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009106:	9905      	ldr	r1, [sp, #20]
 8009108:	2501      	movs	r5, #1
 800910a:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800910e:	42ab      	cmp	r3, r5
 8009110:	f881 b000 	strb.w	fp, [r1]
 8009114:	f77f ac78 	ble.w	8008a08 <_dtoa_r+0x638>
 8009118:	4648      	mov	r0, r9
 800911a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800911c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800911e:	220a      	movs	r2, #10
 8009120:	f000 fe50 	bl	8009dc4 <__multadd>
 8009124:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8009128:	900c      	str	r0, [sp, #48]	; 0x30
 800912a:	4606      	mov	r6, r0
 800912c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009130:	e45a      	b.n	80089e8 <_dtoa_r+0x618>
 8009132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009134:	9c05      	ldr	r4, [sp, #20]
 8009136:	1c59      	adds	r1, r3, #1
 8009138:	2031      	movs	r0, #49	; 0x31
 800913a:	9109      	str	r1, [sp, #36]	; 0x24
 800913c:	7020      	strb	r0, [r4, #0]
 800913e:	e49f      	b.n	8008a80 <_dtoa_r+0x6b0>
 8009140:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009142:	4639      	mov	r1, r7
 8009144:	f001 fa26 	bl	800a594 <__mcmp>
 8009148:	2800      	cmp	r0, #0
 800914a:	f6bf ac2a 	bge.w	80089a2 <_dtoa_r+0x5d2>
 800914e:	4648      	mov	r0, r9
 8009150:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009152:	220a      	movs	r2, #10
 8009154:	2300      	movs	r3, #0
 8009156:	f000 fe35 	bl	8009dc4 <__multadd>
 800915a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800915e:	900c      	str	r0, [sp, #48]	; 0x30
 8009160:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8009162:	f108 3cff 	add.w	ip, r8, #4294967295
 8009166:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800916a:	2800      	cmp	r0, #0
 800916c:	f040 823d 	bne.w	80095ea <_dtoa_r+0x121a>
 8009170:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009172:	910b      	str	r1, [sp, #44]	; 0x2c
 8009174:	e415      	b.n	80089a2 <_dtoa_r+0x5d2>
 8009176:	6938      	ldr	r0, [r7, #16]
 8009178:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 800917c:	6910      	ldr	r0, [r2, #16]
 800917e:	f000 ff3d 	bl	8009ffc <__hi0bits>
 8009182:	f1c0 0320 	rsb	r3, r0, #32
 8009186:	f7ff bbe4 	b.w	8008952 <_dtoa_r+0x582>
 800918a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800918c:	2a02      	cmp	r2, #2
 800918e:	f77f ac0c 	ble.w	80089aa <_dtoa_r+0x5da>
 8009192:	2b00      	cmp	r3, #0
 8009194:	f47f af57 	bne.w	8009046 <_dtoa_r+0xc76>
 8009198:	4639      	mov	r1, r7
 800919a:	2205      	movs	r2, #5
 800919c:	4648      	mov	r0, r9
 800919e:	f000 fe11 	bl	8009dc4 <__multadd>
 80091a2:	4607      	mov	r7, r0
 80091a4:	4639      	mov	r1, r7
 80091a6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80091a8:	f001 f9f4 	bl	800a594 <__mcmp>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	f77f af4a 	ble.w	8009046 <_dtoa_r+0xc76>
 80091b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091b4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80091b8:	2531      	movs	r5, #49	; 0x31
 80091ba:	1c53      	adds	r3, r2, #1
 80091bc:	f808 5b01 	strb.w	r5, [r8], #1
 80091c0:	9309      	str	r3, [sp, #36]	; 0x24
 80091c2:	e745      	b.n	8009050 <_dtoa_r+0xc80>
 80091c4:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 80091c8:	f108 31ff 	add.w	r1, r8, #4294967295
 80091cc:	f47f ab16 	bne.w	80087fc <_dtoa_r+0x42c>
 80091d0:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 80091d4:	9c05      	ldr	r4, [sp, #20]
 80091d6:	4688      	mov	r8, r1
 80091d8:	f7ff baf8 	b.w	80087cc <_dtoa_r+0x3fc>
 80091dc:	4638      	mov	r0, r7
 80091de:	f7fc ffbd 	bl	800615c <__aeabi_i2d>
 80091e2:	4602      	mov	r2, r0
 80091e4:	460b      	mov	r3, r1
 80091e6:	4650      	mov	r0, sl
 80091e8:	4659      	mov	r1, fp
 80091ea:	f003 fa99 	bl	800c720 <__aeabi_dmul>
 80091ee:	2300      	movs	r3, #0
 80091f0:	2200      	movs	r2, #0
 80091f2:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80091f6:	f7fc fe65 	bl	8005ec4 <__adddf3>
 80091fa:	4604      	mov	r4, r0
 80091fc:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8009200:	2300      	movs	r3, #0
 8009202:	2200      	movs	r2, #0
 8009204:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8009208:	4650      	mov	r0, sl
 800920a:	4659      	mov	r1, fp
 800920c:	f7fc fe58 	bl	8005ec0 <__aeabi_dsub>
 8009210:	4622      	mov	r2, r4
 8009212:	462b      	mov	r3, r5
 8009214:	4682      	mov	sl, r0
 8009216:	468b      	mov	fp, r1
 8009218:	f7fd f884 	bl	8006324 <__aeabi_dcmpgt>
 800921c:	4607      	mov	r7, r0
 800921e:	2800      	cmp	r0, #0
 8009220:	f040 80b5 	bne.w	800938e <_dtoa_r+0xfbe>
 8009224:	4622      	mov	r2, r4
 8009226:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800922a:	4650      	mov	r0, sl
 800922c:	4659      	mov	r1, fp
 800922e:	f7fd f85b 	bl	80062e8 <__aeabi_dcmplt>
 8009232:	2800      	cmp	r0, #0
 8009234:	d056      	beq.n	80092e4 <_dtoa_r+0xf14>
 8009236:	970d      	str	r7, [sp, #52]	; 0x34
 8009238:	e705      	b.n	8009046 <_dtoa_r+0xc76>
 800923a:	4648      	mov	r0, r9
 800923c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800923e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009240:	f001 f89a 	bl	800a378 <__pow5mult>
 8009244:	900c      	str	r0, [sp, #48]	; 0x30
 8009246:	f7ff bb6c 	b.w	8008922 <_dtoa_r+0x552>
 800924a:	9c05      	ldr	r4, [sp, #20]
 800924c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800924e:	2130      	movs	r1, #48	; 0x30
 8009250:	7021      	strb	r1, [r4, #0]
 8009252:	4621      	mov	r1, r4
 8009254:	1c58      	adds	r0, r3, #1
 8009256:	2231      	movs	r2, #49	; 0x31
 8009258:	9009      	str	r0, [sp, #36]	; 0x24
 800925a:	700a      	strb	r2, [r1, #0]
 800925c:	f7ff bad2 	b.w	8008804 <_dtoa_r+0x434>
 8009260:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8009262:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009264:	9110      	str	r1, [sp, #64]	; 0x40
 8009266:	1bcd      	subs	r5, r1, r7
 8009268:	195c      	adds	r4, r3, r5
 800926a:	9411      	str	r4, [sp, #68]	; 0x44
 800926c:	2500      	movs	r5, #0
 800926e:	f7ff bb18 	b.w	80088a2 <_dtoa_r+0x4d2>
 8009272:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8009276:	2702      	movs	r7, #2
 8009278:	e512      	b.n	8008ca0 <_dtoa_r+0x8d0>
 800927a:	2401      	movs	r4, #1
 800927c:	9413      	str	r4, [sp, #76]	; 0x4c
 800927e:	940b      	str	r4, [sp, #44]	; 0x2c
 8009280:	9429      	str	r4, [sp, #164]	; 0xa4
 8009282:	e6bf      	b.n	8009004 <_dtoa_r+0xc34>
 8009284:	2b00      	cmp	r3, #0
 8009286:	46e3      	mov	fp, ip
 8009288:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800928c:	4664      	mov	r4, ip
 800928e:	f77f af25 	ble.w	80090dc <_dtoa_r+0xd0c>
 8009292:	2201      	movs	r2, #1
 8009294:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009296:	4648      	mov	r0, r9
 8009298:	f001 f8b8 	bl	800a40c <__lshift>
 800929c:	4639      	mov	r1, r7
 800929e:	900c      	str	r0, [sp, #48]	; 0x30
 80092a0:	f001 f978 	bl	800a594 <__mcmp>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	f340 8199 	ble.w	80095dc <_dtoa_r+0x120c>
 80092aa:	2c39      	cmp	r4, #57	; 0x39
 80092ac:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 80092b0:	f47f af14 	bne.w	80090dc <_dtoa_r+0xd0c>
 80092b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80092b8:	960d      	str	r6, [sp, #52]	; 0x34
 80092ba:	2239      	movs	r2, #57	; 0x39
 80092bc:	f808 2b01 	strb.w	r2, [r8], #1
 80092c0:	f7ff bbb9 	b.w	8008a36 <_dtoa_r+0x666>
 80092c4:	d103      	bne.n	80092ce <_dtoa_r+0xefe>
 80092c6:	f01b 0f01 	tst.w	fp, #1
 80092ca:	f47f abb2 	bne.w	8008a32 <_dtoa_r+0x662>
 80092ce:	4641      	mov	r1, r8
 80092d0:	4688      	mov	r8, r1
 80092d2:	3901      	subs	r1, #1
 80092d4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80092d8:	2a30      	cmp	r2, #48	; 0x30
 80092da:	d0f9      	beq.n	80092d0 <_dtoa_r+0xf00>
 80092dc:	f7ff bbd0 	b.w	8008a80 <_dtoa_r+0x6b0>
 80092e0:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 80092e4:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 80092e8:	f7ff b989 	b.w	80085fe <_dtoa_r+0x22e>
 80092ec:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80092ee:	426c      	negs	r4, r5
 80092f0:	2c00      	cmp	r4, #0
 80092f2:	f000 811b 	beq.w	800952c <_dtoa_r+0x115c>
 80092f6:	4bb7      	ldr	r3, [pc, #732]	; (80095d4 <_dtoa_r+0x1204>)
 80092f8:	f004 010f 	and.w	r1, r4, #15
 80092fc:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 8009300:	e9d2 2300 	ldrd	r2, r3, [r2]
 8009304:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8009308:	f003 fa0a 	bl	800c720 <__aeabi_dmul>
 800930c:	1124      	asrs	r4, r4, #4
 800930e:	4682      	mov	sl, r0
 8009310:	468b      	mov	fp, r1
 8009312:	f000 8177 	beq.w	8009604 <_dtoa_r+0x1234>
 8009316:	4db0      	ldr	r5, [pc, #704]	; (80095d8 <_dtoa_r+0x1208>)
 8009318:	2702      	movs	r7, #2
 800931a:	07e3      	lsls	r3, r4, #31
 800931c:	d504      	bpl.n	8009328 <_dtoa_r+0xf58>
 800931e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009322:	f003 f9fd 	bl	800c720 <__aeabi_dmul>
 8009326:	3701      	adds	r7, #1
 8009328:	3508      	adds	r5, #8
 800932a:	1064      	asrs	r4, r4, #1
 800932c:	d1f5      	bne.n	800931a <_dtoa_r+0xf4a>
 800932e:	4682      	mov	sl, r0
 8009330:	468b      	mov	fp, r1
 8009332:	e4cf      	b.n	8008cd4 <_dtoa_r+0x904>
 8009334:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009336:	6841      	ldr	r1, [r0, #4]
 8009338:	4648      	mov	r0, r9
 800933a:	f000 fd13 	bl	8009d64 <_Balloc>
 800933e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009340:	6929      	ldr	r1, [r5, #16]
 8009342:	1c8b      	adds	r3, r1, #2
 8009344:	4629      	mov	r1, r5
 8009346:	009a      	lsls	r2, r3, #2
 8009348:	4604      	mov	r4, r0
 800934a:	310c      	adds	r1, #12
 800934c:	f100 000c 	add.w	r0, r0, #12
 8009350:	f7fd f83c 	bl	80063cc <memcpy>
 8009354:	4648      	mov	r0, r9
 8009356:	4621      	mov	r1, r4
 8009358:	2201      	movs	r2, #1
 800935a:	f001 f857 	bl	800a40c <__lshift>
 800935e:	4606      	mov	r6, r0
 8009360:	f7ff bbe7 	b.w	8008b32 <_dtoa_r+0x762>
 8009364:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 8009368:	46e3      	mov	fp, ip
 800936a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800936e:	d0a1      	beq.n	80092b4 <_dtoa_r+0xee4>
 8009370:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009374:	960d      	str	r6, [sp, #52]	; 0x34
 8009376:	f10c 0e01 	add.w	lr, ip, #1
 800937a:	f808 eb01 	strb.w	lr, [r8], #1
 800937e:	f7ff bb7f 	b.w	8008a80 <_dtoa_r+0x6b0>
 8009382:	46e3      	mov	fp, ip
 8009384:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8009388:	960d      	str	r6, [sp, #52]	; 0x34
 800938a:	f7ff bb46 	b.w	8008a1a <_dtoa_r+0x64a>
 800938e:	2700      	movs	r7, #0
 8009390:	970d      	str	r7, [sp, #52]	; 0x34
 8009392:	e70e      	b.n	80091b2 <_dtoa_r+0xde2>
 8009394:	4b8f      	ldr	r3, [pc, #572]	; (80095d4 <_dtoa_r+0x1204>)
 8009396:	f106 38ff 	add.w	r8, r6, #4294967295
 800939a:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 800939e:	4622      	mov	r2, r4
 80093a0:	462b      	mov	r3, r5
 80093a2:	e9d0 0100 	ldrd	r0, r1, [r0]
 80093a6:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80093aa:	f003 f9b9 	bl	800c720 <__aeabi_dmul>
 80093ae:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80093b2:	4659      	mov	r1, fp
 80093b4:	4650      	mov	r0, sl
 80093b6:	f003 fbc5 	bl	800cb44 <__aeabi_d2iz>
 80093ba:	4604      	mov	r4, r0
 80093bc:	f7fc fece 	bl	800615c <__aeabi_i2d>
 80093c0:	4602      	mov	r2, r0
 80093c2:	460b      	mov	r3, r1
 80093c4:	4650      	mov	r0, sl
 80093c6:	4659      	mov	r1, fp
 80093c8:	f7fc fd7a 	bl	8005ec0 <__aeabi_dsub>
 80093cc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80093d0:	3430      	adds	r4, #48	; 0x30
 80093d2:	2e01      	cmp	r6, #1
 80093d4:	4682      	mov	sl, r0
 80093d6:	468b      	mov	fp, r1
 80093d8:	f808 4b01 	strb.w	r4, [r8], #1
 80093dc:	f000 8081 	beq.w	80094e2 <_dtoa_r+0x1112>
 80093e0:	9f05      	ldr	r7, [sp, #20]
 80093e2:	2300      	movs	r3, #0
 80093e4:	1e7d      	subs	r5, r7, #1
 80093e6:	eb05 0a06 	add.w	sl, r5, r6
 80093ea:	2200      	movs	r2, #0
 80093ec:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80093f0:	f8cd a00c 	str.w	sl, [sp, #12]
 80093f4:	f003 f994 	bl	800c720 <__aeabi_dmul>
 80093f8:	43fe      	mvns	r6, r7
 80093fa:	eb06 040a 	add.w	r4, r6, sl
 80093fe:	460f      	mov	r7, r1
 8009400:	4606      	mov	r6, r0
 8009402:	f003 fb9f 	bl	800cb44 <__aeabi_d2iz>
 8009406:	f004 0501 	and.w	r5, r4, #1
 800940a:	4604      	mov	r4, r0
 800940c:	f7fc fea6 	bl	800615c <__aeabi_i2d>
 8009410:	4602      	mov	r2, r0
 8009412:	460b      	mov	r3, r1
 8009414:	4630      	mov	r0, r6
 8009416:	4639      	mov	r1, r7
 8009418:	f7fc fd52 	bl	8005ec0 <__aeabi_dsub>
 800941c:	f8dd c014 	ldr.w	ip, [sp, #20]
 8009420:	3430      	adds	r4, #48	; 0x30
 8009422:	f88c 4001 	strb.w	r4, [ip, #1]
 8009426:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800942a:	45e0      	cmp	r8, ip
 800942c:	4682      	mov	sl, r0
 800942e:	468b      	mov	fp, r1
 8009430:	4647      	mov	r7, r8
 8009432:	d054      	beq.n	80094de <_dtoa_r+0x110e>
 8009434:	b1f5      	cbz	r5, 8009474 <_dtoa_r+0x10a4>
 8009436:	2300      	movs	r3, #0
 8009438:	2200      	movs	r2, #0
 800943a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800943e:	f8cd c00c 	str.w	ip, [sp, #12]
 8009442:	f003 f96d 	bl	800c720 <__aeabi_dmul>
 8009446:	468b      	mov	fp, r1
 8009448:	4682      	mov	sl, r0
 800944a:	f003 fb7b 	bl	800cb44 <__aeabi_d2iz>
 800944e:	4605      	mov	r5, r0
 8009450:	f7fc fe84 	bl	800615c <__aeabi_i2d>
 8009454:	4647      	mov	r7, r8
 8009456:	4602      	mov	r2, r0
 8009458:	460b      	mov	r3, r1
 800945a:	4650      	mov	r0, sl
 800945c:	4659      	mov	r1, fp
 800945e:	3530      	adds	r5, #48	; 0x30
 8009460:	f7fc fd2e 	bl	8005ec0 <__aeabi_dsub>
 8009464:	f807 5f01 	strb.w	r5, [r7, #1]!
 8009468:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800946c:	4567      	cmp	r7, ip
 800946e:	4682      	mov	sl, r0
 8009470:	468b      	mov	fp, r1
 8009472:	d034      	beq.n	80094de <_dtoa_r+0x110e>
 8009474:	4650      	mov	r0, sl
 8009476:	4659      	mov	r1, fp
 8009478:	4666      	mov	r6, ip
 800947a:	2300      	movs	r3, #0
 800947c:	2200      	movs	r2, #0
 800947e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8009482:	f003 f94d 	bl	800c720 <__aeabi_dmul>
 8009486:	460d      	mov	r5, r1
 8009488:	4604      	mov	r4, r0
 800948a:	f003 fb5b 	bl	800cb44 <__aeabi_d2iz>
 800948e:	4682      	mov	sl, r0
 8009490:	f7fc fe64 	bl	800615c <__aeabi_i2d>
 8009494:	4602      	mov	r2, r0
 8009496:	460b      	mov	r3, r1
 8009498:	4620      	mov	r0, r4
 800949a:	4629      	mov	r1, r5
 800949c:	f7fc fd10 	bl	8005ec0 <__aeabi_dsub>
 80094a0:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 80094a4:	2300      	movs	r3, #0
 80094a6:	2200      	movs	r2, #0
 80094a8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80094ac:	f807 4f01 	strb.w	r4, [r7, #1]!
 80094b0:	f003 f936 	bl	800c720 <__aeabi_dmul>
 80094b4:	460d      	mov	r5, r1
 80094b6:	4604      	mov	r4, r0
 80094b8:	f003 fb44 	bl	800cb44 <__aeabi_d2iz>
 80094bc:	4683      	mov	fp, r0
 80094be:	f7fc fe4d 	bl	800615c <__aeabi_i2d>
 80094c2:	4602      	mov	r2, r0
 80094c4:	460b      	mov	r3, r1
 80094c6:	4620      	mov	r0, r4
 80094c8:	4629      	mov	r1, r5
 80094ca:	f7fc fcf9 	bl	8005ec0 <__aeabi_dsub>
 80094ce:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 80094d2:	f807 2f01 	strb.w	r2, [r7, #1]!
 80094d6:	42b7      	cmp	r7, r6
 80094d8:	d1cf      	bne.n	800947a <_dtoa_r+0x10aa>
 80094da:	4682      	mov	sl, r0
 80094dc:	468b      	mov	fp, r1
 80094de:	991a      	ldr	r1, [sp, #104]	; 0x68
 80094e0:	4488      	add	r8, r1
 80094e2:	2300      	movs	r3, #0
 80094e4:	2200      	movs	r2, #0
 80094e6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80094ea:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 80094ee:	f7fc fce9 	bl	8005ec4 <__adddf3>
 80094f2:	4652      	mov	r2, sl
 80094f4:	465b      	mov	r3, fp
 80094f6:	f7fc fef7 	bl	80062e8 <__aeabi_dcmplt>
 80094fa:	2800      	cmp	r0, #0
 80094fc:	d048      	beq.n	8009590 <_dtoa_r+0x11c0>
 80094fe:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8009500:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 8009504:	9409      	str	r4, [sp, #36]	; 0x24
 8009506:	f7ff b959 	b.w	80087bc <_dtoa_r+0x3ec>
 800950a:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800950e:	2700      	movs	r7, #0
 8009510:	ebc0 040c 	rsb	r4, r0, ip
 8009514:	f7ff b9cb 	b.w	80088ae <_dtoa_r+0x4de>
 8009518:	991c      	ldr	r1, [sp, #112]	; 0x70
 800951a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800951c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800951e:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 8009522:	f7ff b9c4 	b.w	80088ae <_dtoa_r+0x4de>
 8009526:	4655      	mov	r5, sl
 8009528:	f7ff ba0e 	b.w	8008948 <_dtoa_r+0x578>
 800952c:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8009530:	2702      	movs	r7, #2
 8009532:	f7ff bbcf 	b.w	8008cd4 <_dtoa_r+0x904>
 8009536:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009538:	2d00      	cmp	r5, #0
 800953a:	f43f ae4f 	beq.w	80091dc <_dtoa_r+0xe0c>
 800953e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009540:	2a00      	cmp	r2, #0
 8009542:	f77f aecf 	ble.w	80092e4 <_dtoa_r+0xf14>
 8009546:	2300      	movs	r3, #0
 8009548:	2200      	movs	r2, #0
 800954a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800954e:	4650      	mov	r0, sl
 8009550:	4659      	mov	r1, fp
 8009552:	f003 f8e5 	bl	800c720 <__aeabi_dmul>
 8009556:	4682      	mov	sl, r0
 8009558:	1c78      	adds	r0, r7, #1
 800955a:	468b      	mov	fp, r1
 800955c:	f7fc fdfe 	bl	800615c <__aeabi_i2d>
 8009560:	4602      	mov	r2, r0
 8009562:	460b      	mov	r3, r1
 8009564:	4650      	mov	r0, sl
 8009566:	4659      	mov	r1, fp
 8009568:	f003 f8da 	bl	800c720 <__aeabi_dmul>
 800956c:	2300      	movs	r3, #0
 800956e:	2200      	movs	r2, #0
 8009570:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8009574:	f7fc fca6 	bl	8005ec4 <__adddf3>
 8009578:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800957c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800957e:	f10c 3eff 	add.w	lr, ip, #4294967295
 8009582:	4604      	mov	r4, r0
 8009584:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 8009588:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800958c:	f7ff bbc6 	b.w	8008d1c <_dtoa_r+0x94c>
 8009590:	2100      	movs	r1, #0
 8009592:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8009596:	2000      	movs	r0, #0
 8009598:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800959c:	f7fc fc90 	bl	8005ec0 <__aeabi_dsub>
 80095a0:	4652      	mov	r2, sl
 80095a2:	465b      	mov	r3, fp
 80095a4:	f7fc febe 	bl	8006324 <__aeabi_dcmpgt>
 80095a8:	2800      	cmp	r0, #0
 80095aa:	f43f ae9b 	beq.w	80092e4 <_dtoa_r+0xf14>
 80095ae:	4643      	mov	r3, r8
 80095b0:	4698      	mov	r8, r3
 80095b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80095b6:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 80095ba:	2830      	cmp	r0, #48	; 0x30
 80095bc:	d0f8      	beq.n	80095b0 <_dtoa_r+0x11e0>
 80095be:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 80095c0:	9409      	str	r4, [sp, #36]	; 0x24
 80095c2:	f7ff b91f 	b.w	8008804 <_dtoa_r+0x434>
 80095c6:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 80095ca:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80095cc:	9009      	str	r0, [sp, #36]	; 0x24
 80095ce:	f7ff b8f5 	b.w	80087bc <_dtoa_r+0x3ec>
 80095d2:	bf00      	nop
 80095d4:	0800d3b8 	.word	0x0800d3b8
 80095d8:	0800d480 	.word	0x0800d480
 80095dc:	f47f ad7e 	bne.w	80090dc <_dtoa_r+0xd0c>
 80095e0:	f01b 0f01 	tst.w	fp, #1
 80095e4:	f43f ad7a 	beq.w	80090dc <_dtoa_r+0xd0c>
 80095e8:	e65f      	b.n	80092aa <_dtoa_r+0xeda>
 80095ea:	2300      	movs	r3, #0
 80095ec:	4648      	mov	r0, r9
 80095ee:	990d      	ldr	r1, [sp, #52]	; 0x34
 80095f0:	220a      	movs	r2, #10
 80095f2:	f000 fbe7 	bl	8009dc4 <__multadd>
 80095f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095f8:	900d      	str	r0, [sp, #52]	; 0x34
 80095fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80095fc:	f7ff b9d1 	b.w	80089a2 <_dtoa_r+0x5d2>
 8009600:	2700      	movs	r7, #0
 8009602:	e618      	b.n	8009236 <_dtoa_r+0xe66>
 8009604:	2702      	movs	r7, #2
 8009606:	f7ff bb65 	b.w	8008cd4 <_dtoa_r+0x904>
 800960a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800960c:	9209      	str	r2, [sp, #36]	; 0x24
 800960e:	f7ff b8d5 	b.w	80087bc <_dtoa_r+0x3ec>
 8009612:	2501      	movs	r5, #1
 8009614:	f7fe bfba 	b.w	800858c <_dtoa_r+0x1bc>
 8009618:	f43f a9ae 	beq.w	8008978 <_dtoa_r+0x5a8>
 800961c:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 8009620:	f7ff ba66 	b.w	8008af0 <_dtoa_r+0x720>
 8009624:	f3af 8000 	nop.w

08009628 <_setlocale_r>:
 8009628:	b510      	push	{r4, lr}
 800962a:	4614      	mov	r4, r2
 800962c:	b122      	cbz	r2, 8009638 <_setlocale_r+0x10>
 800962e:	4610      	mov	r0, r2
 8009630:	490a      	ldr	r1, [pc, #40]	; (800965c <_setlocale_r+0x34>)
 8009632:	f001 faf3 	bl	800ac1c <strcmp>
 8009636:	b908      	cbnz	r0, 800963c <_setlocale_r+0x14>
 8009638:	4809      	ldr	r0, [pc, #36]	; (8009660 <_setlocale_r+0x38>)
 800963a:	bd10      	pop	{r4, pc}
 800963c:	4620      	mov	r0, r4
 800963e:	4908      	ldr	r1, [pc, #32]	; (8009660 <_setlocale_r+0x38>)
 8009640:	f001 faec 	bl	800ac1c <strcmp>
 8009644:	2800      	cmp	r0, #0
 8009646:	d0f7      	beq.n	8009638 <_setlocale_r+0x10>
 8009648:	4620      	mov	r0, r4
 800964a:	4906      	ldr	r1, [pc, #24]	; (8009664 <_setlocale_r+0x3c>)
 800964c:	f001 fae6 	bl	800ac1c <strcmp>
 8009650:	4b03      	ldr	r3, [pc, #12]	; (8009660 <_setlocale_r+0x38>)
 8009652:	2800      	cmp	r0, #0
 8009654:	bf0c      	ite	eq
 8009656:	4618      	moveq	r0, r3
 8009658:	2000      	movne	r0, #0
 800965a:	bd10      	pop	{r4, pc}
 800965c:	0800d3a0 	.word	0x0800d3a0
 8009660:	0800d398 	.word	0x0800d398
 8009664:	0800d344 	.word	0x0800d344

08009668 <__locale_charset>:
 8009668:	f641 50ac 	movw	r0, #7596	; 0x1dac
 800966c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop

08009674 <__locale_mb_cur_max>:
 8009674:	f641 53cc 	movw	r3, #7628	; 0x1dcc
 8009678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800967c:	6818      	ldr	r0, [r3, #0]
 800967e:	4770      	bx	lr

08009680 <__locale_msgcharset>:
 8009680:	f641 5054 	movw	r0, #7508	; 0x1d54
 8009684:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8009688:	4770      	bx	lr
 800968a:	bf00      	nop

0800968c <__locale_cjk_lang>:
 800968c:	2000      	movs	r0, #0
 800968e:	4770      	bx	lr

08009690 <_localeconv_r>:
 8009690:	f641 5074 	movw	r0, #7540	; 0x1d74
 8009694:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop

0800969c <setlocale>:
 800969c:	b410      	push	{r4}
 800969e:	f641 5350 	movw	r3, #7504	; 0x1d50
 80096a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80096a6:	4604      	mov	r4, r0
 80096a8:	6818      	ldr	r0, [r3, #0]
 80096aa:	460a      	mov	r2, r1
 80096ac:	4621      	mov	r1, r4
 80096ae:	bc10      	pop	{r4}
 80096b0:	f7ff bfba 	b.w	8009628 <_setlocale_r>

080096b4 <localeconv>:
 80096b4:	f641 5074 	movw	r0, #7540	; 0x1d74
 80096b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80096bc:	4770      	bx	lr
 80096be:	bf00      	nop

080096c0 <_malloc_r>:
 80096c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c4:	f101 050b 	add.w	r5, r1, #11
 80096c8:	2d16      	cmp	r5, #22
 80096ca:	b083      	sub	sp, #12
 80096cc:	4606      	mov	r6, r0
 80096ce:	d927      	bls.n	8009720 <_malloc_r+0x60>
 80096d0:	f035 0507 	bics.w	r5, r5, #7
 80096d4:	d427      	bmi.n	8009726 <_malloc_r+0x66>
 80096d6:	42a9      	cmp	r1, r5
 80096d8:	d825      	bhi.n	8009726 <_malloc_r+0x66>
 80096da:	4630      	mov	r0, r6
 80096dc:	f000 fb3e 	bl	8009d5c <__malloc_lock>
 80096e0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 80096e4:	d223      	bcs.n	800972e <_malloc_r+0x6e>
 80096e6:	4fba      	ldr	r7, [pc, #744]	; (80099d0 <_malloc_r+0x310>)
 80096e8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 80096ec:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 80096f0:	68d4      	ldr	r4, [r2, #12]
 80096f2:	4294      	cmp	r4, r2
 80096f4:	f000 81de 	beq.w	8009ab4 <_malloc_r+0x3f4>
 80096f8:	6863      	ldr	r3, [r4, #4]
 80096fa:	68e2      	ldr	r2, [r4, #12]
 80096fc:	68a1      	ldr	r1, [r4, #8]
 80096fe:	f023 0003 	bic.w	r0, r3, #3
 8009702:	1823      	adds	r3, r4, r0
 8009704:	60ca      	str	r2, [r1, #12]
 8009706:	6858      	ldr	r0, [r3, #4]
 8009708:	6091      	str	r1, [r2, #8]
 800970a:	f040 0201 	orr.w	r2, r0, #1
 800970e:	605a      	str	r2, [r3, #4]
 8009710:	4630      	mov	r0, r6
 8009712:	f000 fb25 	bl	8009d60 <__malloc_unlock>
 8009716:	3408      	adds	r4, #8
 8009718:	4620      	mov	r0, r4
 800971a:	b003      	add	sp, #12
 800971c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009720:	2510      	movs	r5, #16
 8009722:	42a9      	cmp	r1, r5
 8009724:	d9d9      	bls.n	80096da <_malloc_r+0x1a>
 8009726:	240c      	movs	r4, #12
 8009728:	6034      	str	r4, [r6, #0]
 800972a:	2400      	movs	r4, #0
 800972c:	e7f4      	b.n	8009718 <_malloc_r+0x58>
 800972e:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8009732:	f000 808b 	beq.w	800984c <_malloc_r+0x18c>
 8009736:	f1bc 0f04 	cmp.w	ip, #4
 800973a:	f200 8155 	bhi.w	80099e8 <_malloc_r+0x328>
 800973e:	ea4f 1795 	mov.w	r7, r5, lsr #6
 8009742:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 8009746:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800974a:	4fa1      	ldr	r7, [pc, #644]	; (80099d0 <_malloc_r+0x310>)
 800974c:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8009750:	68cc      	ldr	r4, [r1, #12]
 8009752:	42a1      	cmp	r1, r4
 8009754:	d105      	bne.n	8009762 <_malloc_r+0xa2>
 8009756:	e00c      	b.n	8009772 <_malloc_r+0xb2>
 8009758:	2a00      	cmp	r2, #0
 800975a:	da7c      	bge.n	8009856 <_malloc_r+0x196>
 800975c:	68e4      	ldr	r4, [r4, #12]
 800975e:	42a1      	cmp	r1, r4
 8009760:	d007      	beq.n	8009772 <_malloc_r+0xb2>
 8009762:	6863      	ldr	r3, [r4, #4]
 8009764:	f023 0003 	bic.w	r0, r3, #3
 8009768:	1b42      	subs	r2, r0, r5
 800976a:	2a0f      	cmp	r2, #15
 800976c:	ddf4      	ble.n	8009758 <_malloc_r+0x98>
 800976e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8009772:	f10e 0c01 	add.w	ip, lr, #1
 8009776:	4b96      	ldr	r3, [pc, #600]	; (80099d0 <_malloc_r+0x310>)
 8009778:	693c      	ldr	r4, [r7, #16]
 800977a:	f103 0e08 	add.w	lr, r3, #8
 800977e:	4574      	cmp	r4, lr
 8009780:	f000 8175 	beq.w	8009a6e <_malloc_r+0x3ae>
 8009784:	6861      	ldr	r1, [r4, #4]
 8009786:	f021 0103 	bic.w	r1, r1, #3
 800978a:	1b4a      	subs	r2, r1, r5
 800978c:	2a0f      	cmp	r2, #15
 800978e:	f300 815b 	bgt.w	8009a48 <_malloc_r+0x388>
 8009792:	2a00      	cmp	r2, #0
 8009794:	f8c3 e014 	str.w	lr, [r3, #20]
 8009798:	f8c3 e010 	str.w	lr, [r3, #16]
 800979c:	da69      	bge.n	8009872 <_malloc_r+0x1b2>
 800979e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80097a2:	f080 812f 	bcs.w	8009a04 <_malloc_r+0x344>
 80097a6:	08ca      	lsrs	r2, r1, #3
 80097a8:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 80097ac:	f04f 0901 	mov.w	r9, #1
 80097b0:	1092      	asrs	r2, r2, #2
 80097b2:	fa09 f902 	lsl.w	r9, r9, r2
 80097b6:	685a      	ldr	r2, [r3, #4]
 80097b8:	6888      	ldr	r0, [r1, #8]
 80097ba:	60e1      	str	r1, [r4, #12]
 80097bc:	ea49 0902 	orr.w	r9, r9, r2
 80097c0:	60a0      	str	r0, [r4, #8]
 80097c2:	f8c3 9004 	str.w	r9, [r3, #4]
 80097c6:	608c      	str	r4, [r1, #8]
 80097c8:	60c4      	str	r4, [r0, #12]
 80097ca:	2001      	movs	r0, #1
 80097cc:	ea4f 04ac 	mov.w	r4, ip, asr #2
 80097d0:	fa00 f004 	lsl.w	r0, r0, r4
 80097d4:	4548      	cmp	r0, r9
 80097d6:	d856      	bhi.n	8009886 <_malloc_r+0x1c6>
 80097d8:	ea19 0f00 	tst.w	r9, r0
 80097dc:	d107      	bne.n	80097ee <_malloc_r+0x12e>
 80097de:	f02c 0c03 	bic.w	ip, ip, #3
 80097e2:	0040      	lsls	r0, r0, #1
 80097e4:	ea19 0f00 	tst.w	r9, r0
 80097e8:	f10c 0c04 	add.w	ip, ip, #4
 80097ec:	d0f9      	beq.n	80097e2 <_malloc_r+0x122>
 80097ee:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 80097f2:	464c      	mov	r4, r9
 80097f4:	46e0      	mov	r8, ip
 80097f6:	68e3      	ldr	r3, [r4, #12]
 80097f8:	429c      	cmp	r4, r3
 80097fa:	d107      	bne.n	800980c <_malloc_r+0x14c>
 80097fc:	e13a      	b.n	8009a74 <_malloc_r+0x3b4>
 80097fe:	2a00      	cmp	r2, #0
 8009800:	f280 8162 	bge.w	8009ac8 <_malloc_r+0x408>
 8009804:	68db      	ldr	r3, [r3, #12]
 8009806:	429c      	cmp	r4, r3
 8009808:	f000 8134 	beq.w	8009a74 <_malloc_r+0x3b4>
 800980c:	6859      	ldr	r1, [r3, #4]
 800980e:	f021 0103 	bic.w	r1, r1, #3
 8009812:	1b4a      	subs	r2, r1, r5
 8009814:	2a0f      	cmp	r2, #15
 8009816:	ddf2      	ble.n	80097fe <_malloc_r+0x13e>
 8009818:	461c      	mov	r4, r3
 800981a:	1959      	adds	r1, r3, r5
 800981c:	68d8      	ldr	r0, [r3, #12]
 800981e:	f854 cf08 	ldr.w	ip, [r4, #8]!
 8009822:	508a      	str	r2, [r1, r2]
 8009824:	f045 0501 	orr.w	r5, r5, #1
 8009828:	f042 0201 	orr.w	r2, r2, #1
 800982c:	f8cc 000c 	str.w	r0, [ip, #12]
 8009830:	f8c0 c008 	str.w	ip, [r0, #8]
 8009834:	605d      	str	r5, [r3, #4]
 8009836:	6179      	str	r1, [r7, #20]
 8009838:	6139      	str	r1, [r7, #16]
 800983a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800983e:	f8c1 e008 	str.w	lr, [r1, #8]
 8009842:	604a      	str	r2, [r1, #4]
 8009844:	4630      	mov	r0, r6
 8009846:	f000 fa8b 	bl	8009d60 <__malloc_unlock>
 800984a:	e765      	b.n	8009718 <_malloc_r+0x58>
 800984c:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8009850:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009854:	e779      	b.n	800974a <_malloc_r+0x8a>
 8009856:	1822      	adds	r2, r4, r0
 8009858:	68e3      	ldr	r3, [r4, #12]
 800985a:	6850      	ldr	r0, [r2, #4]
 800985c:	68a1      	ldr	r1, [r4, #8]
 800985e:	f040 0001 	orr.w	r0, r0, #1
 8009862:	6050      	str	r0, [r2, #4]
 8009864:	60cb      	str	r3, [r1, #12]
 8009866:	6099      	str	r1, [r3, #8]
 8009868:	4630      	mov	r0, r6
 800986a:	f000 fa79 	bl	8009d60 <__malloc_unlock>
 800986e:	3408      	adds	r4, #8
 8009870:	e752      	b.n	8009718 <_malloc_r+0x58>
 8009872:	1861      	adds	r1, r4, r1
 8009874:	4630      	mov	r0, r6
 8009876:	684b      	ldr	r3, [r1, #4]
 8009878:	f043 0201 	orr.w	r2, r3, #1
 800987c:	604a      	str	r2, [r1, #4]
 800987e:	f000 fa6f 	bl	8009d60 <__malloc_unlock>
 8009882:	3408      	adds	r4, #8
 8009884:	e748      	b.n	8009718 <_malloc_r+0x58>
 8009886:	68bc      	ldr	r4, [r7, #8]
 8009888:	6860      	ldr	r0, [r4, #4]
 800988a:	f020 0903 	bic.w	r9, r0, #3
 800988e:	45a9      	cmp	r9, r5
 8009890:	d304      	bcc.n	800989c <_malloc_r+0x1dc>
 8009892:	ebc5 0309 	rsb	r3, r5, r9
 8009896:	2b0f      	cmp	r3, #15
 8009898:	f300 808d 	bgt.w	80099b6 <_malloc_r+0x2f6>
 800989c:	4a4d      	ldr	r2, [pc, #308]	; (80099d4 <_malloc_r+0x314>)
 800989e:	4b4e      	ldr	r3, [pc, #312]	; (80099d8 <_malloc_r+0x318>)
 80098a0:	6811      	ldr	r1, [r2, #0]
 80098a2:	6818      	ldr	r0, [r3, #0]
 80098a4:	3101      	adds	r1, #1
 80098a6:	eb04 0b09 	add.w	fp, r4, r9
 80098aa:	eb05 0300 	add.w	r3, r5, r0
 80098ae:	f000 815a 	beq.w	8009b66 <_malloc_r+0x4a6>
 80098b2:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 80098b6:	300f      	adds	r0, #15
 80098b8:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 80098bc:	f021 0c0f 	bic.w	ip, r1, #15
 80098c0:	4661      	mov	r1, ip
 80098c2:	4630      	mov	r0, r6
 80098c4:	e88d 1004 	stmia.w	sp, {r2, ip}
 80098c8:	f001 f996 	bl	800abf8 <_sbrk_r>
 80098cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80098d0:	4680      	mov	r8, r0
 80098d2:	e89d 1004 	ldmia.w	sp, {r2, ip}
 80098d6:	f000 8152 	beq.w	8009b7e <_malloc_r+0x4be>
 80098da:	4583      	cmp	fp, r0
 80098dc:	f200 810f 	bhi.w	8009afe <_malloc_r+0x43e>
 80098e0:	f8df a100 	ldr.w	sl, [pc, #256]	; 80099e4 <_malloc_r+0x324>
 80098e4:	f8da 3000 	ldr.w	r3, [sl]
 80098e8:	45c3      	cmp	fp, r8
 80098ea:	4463      	add	r3, ip
 80098ec:	f8ca 3000 	str.w	r3, [sl]
 80098f0:	f000 814a 	beq.w	8009b88 <_malloc_r+0x4c8>
 80098f4:	6812      	ldr	r2, [r2, #0]
 80098f6:	3201      	adds	r2, #1
 80098f8:	f000 8157 	beq.w	8009baa <_malloc_r+0x4ea>
 80098fc:	ebcb 0b08 	rsb	fp, fp, r8
 8009900:	445b      	add	r3, fp
 8009902:	f8ca 3000 	str.w	r3, [sl]
 8009906:	f018 0107 	ands.w	r1, r8, #7
 800990a:	f000 810b 	beq.w	8009b24 <_malloc_r+0x464>
 800990e:	f1c1 0008 	rsb	r0, r1, #8
 8009912:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 8009916:	4480      	add	r8, r0
 8009918:	f103 0208 	add.w	r2, r3, #8
 800991c:	eb08 010c 	add.w	r1, r8, ip
 8009920:	0508      	lsls	r0, r1, #20
 8009922:	0d03      	lsrs	r3, r0, #20
 8009924:	ebc3 0b02 	rsb	fp, r3, r2
 8009928:	4630      	mov	r0, r6
 800992a:	4659      	mov	r1, fp
 800992c:	f001 f964 	bl	800abf8 <_sbrk_r>
 8009930:	1c43      	adds	r3, r0, #1
 8009932:	f000 8146 	beq.w	8009bc2 <_malloc_r+0x502>
 8009936:	ebc8 0200 	rsb	r2, r8, r0
 800993a:	eb0b 0102 	add.w	r1, fp, r2
 800993e:	f041 0001 	orr.w	r0, r1, #1
 8009942:	f8da 3000 	ldr.w	r3, [sl]
 8009946:	f8c7 8008 	str.w	r8, [r7, #8]
 800994a:	445b      	add	r3, fp
 800994c:	42bc      	cmp	r4, r7
 800994e:	f8ca 3000 	str.w	r3, [sl]
 8009952:	f8c8 0004 	str.w	r0, [r8, #4]
 8009956:	d015      	beq.n	8009984 <_malloc_r+0x2c4>
 8009958:	f1b9 0f0f 	cmp.w	r9, #15
 800995c:	f240 80f2 	bls.w	8009b44 <_malloc_r+0x484>
 8009960:	6861      	ldr	r1, [r4, #4]
 8009962:	f1a9 020c 	sub.w	r2, r9, #12
 8009966:	f022 0207 	bic.w	r2, r2, #7
 800996a:	18a0      	adds	r0, r4, r2
 800996c:	f001 0c01 	and.w	ip, r1, #1
 8009970:	ea42 0e0c 	orr.w	lr, r2, ip
 8009974:	2105      	movs	r1, #5
 8009976:	2a0f      	cmp	r2, #15
 8009978:	f8c4 e004 	str.w	lr, [r4, #4]
 800997c:	6041      	str	r1, [r0, #4]
 800997e:	6081      	str	r1, [r0, #8]
 8009980:	f200 8117 	bhi.w	8009bb2 <_malloc_r+0x4f2>
 8009984:	4a15      	ldr	r2, [pc, #84]	; (80099dc <_malloc_r+0x31c>)
 8009986:	68bc      	ldr	r4, [r7, #8]
 8009988:	6810      	ldr	r0, [r2, #0]
 800998a:	4283      	cmp	r3, r0
 800998c:	bf88      	it	hi
 800998e:	6013      	strhi	r3, [r2, #0]
 8009990:	4a13      	ldr	r2, [pc, #76]	; (80099e0 <_malloc_r+0x320>)
 8009992:	6811      	ldr	r1, [r2, #0]
 8009994:	428b      	cmp	r3, r1
 8009996:	bf88      	it	hi
 8009998:	6013      	strhi	r3, [r2, #0]
 800999a:	6863      	ldr	r3, [r4, #4]
 800999c:	f023 0003 	bic.w	r0, r3, #3
 80099a0:	42a8      	cmp	r0, r5
 80099a2:	ebc5 0300 	rsb	r3, r5, r0
 80099a6:	d301      	bcc.n	80099ac <_malloc_r+0x2ec>
 80099a8:	2b0f      	cmp	r3, #15
 80099aa:	dc04      	bgt.n	80099b6 <_malloc_r+0x2f6>
 80099ac:	4630      	mov	r0, r6
 80099ae:	f000 f9d7 	bl	8009d60 <__malloc_unlock>
 80099b2:	2400      	movs	r4, #0
 80099b4:	e6b0      	b.n	8009718 <_malloc_r+0x58>
 80099b6:	1962      	adds	r2, r4, r5
 80099b8:	f043 0101 	orr.w	r1, r3, #1
 80099bc:	f045 0501 	orr.w	r5, r5, #1
 80099c0:	6065      	str	r5, [r4, #4]
 80099c2:	4630      	mov	r0, r6
 80099c4:	6051      	str	r1, [r2, #4]
 80099c6:	60ba      	str	r2, [r7, #8]
 80099c8:	f000 f9ca 	bl	8009d60 <__malloc_unlock>
 80099cc:	3408      	adds	r4, #8
 80099ce:	e6a3      	b.n	8009718 <_malloc_r+0x58>
 80099d0:	20001dd0 	.word	0x20001dd0
 80099d4:	200021dc 	.word	0x200021dc
 80099d8:	20000850 	.word	0x20000850
 80099dc:	2000084c 	.word	0x2000084c
 80099e0:	20000848 	.word	0x20000848
 80099e4:	20000854 	.word	0x20000854
 80099e8:	f1bc 0f14 	cmp.w	ip, #20
 80099ec:	d97b      	bls.n	8009ae6 <_malloc_r+0x426>
 80099ee:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 80099f2:	f200 808d 	bhi.w	8009b10 <_malloc_r+0x450>
 80099f6:	ea4f 3415 	mov.w	r4, r5, lsr #12
 80099fa:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 80099fe:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009a02:	e6a2      	b.n	800974a <_malloc_r+0x8a>
 8009a04:	0a48      	lsrs	r0, r1, #9
 8009a06:	2804      	cmp	r0, #4
 8009a08:	d972      	bls.n	8009af0 <_malloc_r+0x430>
 8009a0a:	2814      	cmp	r0, #20
 8009a0c:	f200 80ae 	bhi.w	8009b6c <_malloc_r+0x4ac>
 8009a10:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 8009a14:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009a18:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 8009a1c:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8009c10 <_malloc_r+0x550>
 8009a20:	6883      	ldr	r3, [r0, #8]
 8009a22:	4283      	cmp	r3, r0
 8009a24:	f000 8081 	beq.w	8009b2a <_malloc_r+0x46a>
 8009a28:	685a      	ldr	r2, [r3, #4]
 8009a2a:	f022 0203 	bic.w	r2, r2, #3
 8009a2e:	4291      	cmp	r1, r2
 8009a30:	d202      	bcs.n	8009a38 <_malloc_r+0x378>
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	4298      	cmp	r0, r3
 8009a36:	d1f7      	bne.n	8009a28 <_malloc_r+0x368>
 8009a38:	68da      	ldr	r2, [r3, #12]
 8009a3a:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8009a3e:	60e2      	str	r2, [r4, #12]
 8009a40:	60a3      	str	r3, [r4, #8]
 8009a42:	60dc      	str	r4, [r3, #12]
 8009a44:	6094      	str	r4, [r2, #8]
 8009a46:	e6c0      	b.n	80097ca <_malloc_r+0x10a>
 8009a48:	1961      	adds	r1, r4, r5
 8009a4a:	f042 0001 	orr.w	r0, r2, #1
 8009a4e:	f045 0501 	orr.w	r5, r5, #1
 8009a52:	6065      	str	r5, [r4, #4]
 8009a54:	6159      	str	r1, [r3, #20]
 8009a56:	6119      	str	r1, [r3, #16]
 8009a58:	6048      	str	r0, [r1, #4]
 8009a5a:	f8c1 e00c 	str.w	lr, [r1, #12]
 8009a5e:	f8c1 e008 	str.w	lr, [r1, #8]
 8009a62:	508a      	str	r2, [r1, r2]
 8009a64:	4630      	mov	r0, r6
 8009a66:	f000 f97b 	bl	8009d60 <__malloc_unlock>
 8009a6a:	3408      	adds	r4, #8
 8009a6c:	e654      	b.n	8009718 <_malloc_r+0x58>
 8009a6e:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8009a72:	e6aa      	b.n	80097ca <_malloc_r+0x10a>
 8009a74:	f108 0801 	add.w	r8, r8, #1
 8009a78:	3408      	adds	r4, #8
 8009a7a:	f018 0f03 	tst.w	r8, #3
 8009a7e:	f47f aeba 	bne.w	80097f6 <_malloc_r+0x136>
 8009a82:	4649      	mov	r1, r9
 8009a84:	f01c 0f03 	tst.w	ip, #3
 8009a88:	f1a1 0408 	sub.w	r4, r1, #8
 8009a8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009a90:	f000 80b0 	beq.w	8009bf4 <_malloc_r+0x534>
 8009a94:	6809      	ldr	r1, [r1, #0]
 8009a96:	42a1      	cmp	r1, r4
 8009a98:	d0f4      	beq.n	8009a84 <_malloc_r+0x3c4>
 8009a9a:	687c      	ldr	r4, [r7, #4]
 8009a9c:	0040      	lsls	r0, r0, #1
 8009a9e:	42a0      	cmp	r0, r4
 8009aa0:	f63f aef1 	bhi.w	8009886 <_malloc_r+0x1c6>
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	f43f aeee 	beq.w	8009886 <_malloc_r+0x1c6>
 8009aaa:	4204      	tst	r4, r0
 8009aac:	f000 80a7 	beq.w	8009bfe <_malloc_r+0x53e>
 8009ab0:	46c4      	mov	ip, r8
 8009ab2:	e69c      	b.n	80097ee <_malloc_r+0x12e>
 8009ab4:	f104 0308 	add.w	r3, r4, #8
 8009ab8:	6964      	ldr	r4, [r4, #20]
 8009aba:	42a3      	cmp	r3, r4
 8009abc:	bf08      	it	eq
 8009abe:	f10c 0c02 	addeq.w	ip, ip, #2
 8009ac2:	f43f ae58 	beq.w	8009776 <_malloc_r+0xb6>
 8009ac6:	e617      	b.n	80096f8 <_malloc_r+0x38>
 8009ac8:	1859      	adds	r1, r3, r1
 8009aca:	461c      	mov	r4, r3
 8009acc:	6848      	ldr	r0, [r1, #4]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	f854 2f08 	ldr.w	r2, [r4, #8]!
 8009ad4:	f040 0001 	orr.w	r0, r0, #1
 8009ad8:	6048      	str	r0, [r1, #4]
 8009ada:	60d3      	str	r3, [r2, #12]
 8009adc:	609a      	str	r2, [r3, #8]
 8009ade:	4630      	mov	r0, r6
 8009ae0:	f000 f93e 	bl	8009d60 <__malloc_unlock>
 8009ae4:	e618      	b.n	8009718 <_malloc_r+0x58>
 8009ae6:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 8009aea:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009aee:	e62c      	b.n	800974a <_malloc_r+0x8a>
 8009af0:	ea4f 1891 	mov.w	r8, r1, lsr #6
 8009af4:	f108 0938 	add.w	r9, r8, #56	; 0x38
 8009af8:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009afc:	e78c      	b.n	8009a18 <_malloc_r+0x358>
 8009afe:	42bc      	cmp	r4, r7
 8009b00:	f43f aeee 	beq.w	80098e0 <_malloc_r+0x220>
 8009b04:	4c42      	ldr	r4, [pc, #264]	; (8009c10 <_malloc_r+0x550>)
 8009b06:	68a4      	ldr	r4, [r4, #8]
 8009b08:	6862      	ldr	r2, [r4, #4]
 8009b0a:	f022 0003 	bic.w	r0, r2, #3
 8009b0e:	e747      	b.n	80099a0 <_malloc_r+0x2e0>
 8009b10:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8009b14:	d81c      	bhi.n	8009b50 <_malloc_r+0x490>
 8009b16:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 8009b1a:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 8009b1e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009b22:	e612      	b.n	800974a <_malloc_r+0x8a>
 8009b24:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009b28:	e6f8      	b.n	800991c <_malloc_r+0x25c>
 8009b2a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009b2e:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8009b32:	2101      	movs	r1, #1
 8009b34:	fa01 f202 	lsl.w	r2, r1, r2
 8009b38:	ea42 0900 	orr.w	r9, r2, r0
 8009b3c:	f8c8 9004 	str.w	r9, [r8, #4]
 8009b40:	461a      	mov	r2, r3
 8009b42:	e77c      	b.n	8009a3e <_malloc_r+0x37e>
 8009b44:	2201      	movs	r2, #1
 8009b46:	f8c8 2004 	str.w	r2, [r8, #4]
 8009b4a:	4644      	mov	r4, r8
 8009b4c:	2000      	movs	r0, #0
 8009b4e:	e727      	b.n	80099a0 <_malloc_r+0x2e0>
 8009b50:	f240 5354 	movw	r3, #1364	; 0x554
 8009b54:	459c      	cmp	ip, r3
 8009b56:	d824      	bhi.n	8009ba2 <_malloc_r+0x4e2>
 8009b58:	ea4f 4095 	mov.w	r0, r5, lsr #18
 8009b5c:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 8009b60:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8009b64:	e5f1      	b.n	800974a <_malloc_r+0x8a>
 8009b66:	f103 0c10 	add.w	ip, r3, #16
 8009b6a:	e6a9      	b.n	80098c0 <_malloc_r+0x200>
 8009b6c:	2854      	cmp	r0, #84	; 0x54
 8009b6e:	d82c      	bhi.n	8009bca <_malloc_r+0x50a>
 8009b70:	ea4f 3211 	mov.w	r2, r1, lsr #12
 8009b74:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 8009b78:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009b7c:	e74c      	b.n	8009a18 <_malloc_r+0x358>
 8009b7e:	68bc      	ldr	r4, [r7, #8]
 8009b80:	6861      	ldr	r1, [r4, #4]
 8009b82:	f021 0003 	bic.w	r0, r1, #3
 8009b86:	e70b      	b.n	80099a0 <_malloc_r+0x2e0>
 8009b88:	ea4f 500b 	mov.w	r0, fp, lsl #20
 8009b8c:	0d01      	lsrs	r1, r0, #20
 8009b8e:	2900      	cmp	r1, #0
 8009b90:	f47f aeb0 	bne.w	80098f4 <_malloc_r+0x234>
 8009b94:	68b8      	ldr	r0, [r7, #8]
 8009b96:	eb0c 0109 	add.w	r1, ip, r9
 8009b9a:	f041 0401 	orr.w	r4, r1, #1
 8009b9e:	6044      	str	r4, [r0, #4]
 8009ba0:	e6f0      	b.n	8009984 <_malloc_r+0x2c4>
 8009ba2:	21fc      	movs	r1, #252	; 0xfc
 8009ba4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 8009ba8:	e5cf      	b.n	800974a <_malloc_r+0x8a>
 8009baa:	481a      	ldr	r0, [pc, #104]	; (8009c14 <_malloc_r+0x554>)
 8009bac:	f8c0 8000 	str.w	r8, [r0]
 8009bb0:	e6a9      	b.n	8009906 <_malloc_r+0x246>
 8009bb2:	f104 0108 	add.w	r1, r4, #8
 8009bb6:	4c18      	ldr	r4, [pc, #96]	; (8009c18 <_malloc_r+0x558>)
 8009bb8:	4630      	mov	r0, r6
 8009bba:	f002 f909 	bl	800bdd0 <_free_r>
 8009bbe:	6823      	ldr	r3, [r4, #0]
 8009bc0:	e6e0      	b.n	8009984 <_malloc_r+0x2c4>
 8009bc2:	2001      	movs	r0, #1
 8009bc4:	f04f 0b00 	mov.w	fp, #0
 8009bc8:	e6bb      	b.n	8009942 <_malloc_r+0x282>
 8009bca:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 8009bce:	d806      	bhi.n	8009bde <_malloc_r+0x51e>
 8009bd0:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 8009bd4:	f103 0977 	add.w	r9, r3, #119	; 0x77
 8009bd8:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009bdc:	e71c      	b.n	8009a18 <_malloc_r+0x358>
 8009bde:	f240 5354 	movw	r3, #1364	; 0x554
 8009be2:	4298      	cmp	r0, r3
 8009be4:	d80f      	bhi.n	8009c06 <_malloc_r+0x546>
 8009be6:	ea4f 4091 	mov.w	r0, r1, lsr #18
 8009bea:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 8009bee:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8009bf2:	e711      	b.n	8009a18 <_malloc_r+0x358>
 8009bf4:	687c      	ldr	r4, [r7, #4]
 8009bf6:	ea24 0400 	bic.w	r4, r4, r0
 8009bfa:	607c      	str	r4, [r7, #4]
 8009bfc:	e74e      	b.n	8009a9c <_malloc_r+0x3dc>
 8009bfe:	0040      	lsls	r0, r0, #1
 8009c00:	f108 0804 	add.w	r8, r8, #4
 8009c04:	e751      	b.n	8009aaa <_malloc_r+0x3ea>
 8009c06:	22fc      	movs	r2, #252	; 0xfc
 8009c08:	f04f 097e 	mov.w	r9, #126	; 0x7e
 8009c0c:	e704      	b.n	8009a18 <_malloc_r+0x358>
 8009c0e:	bf00      	nop
 8009c10:	20001dd0 	.word	0x20001dd0
 8009c14:	200021dc 	.word	0x200021dc
 8009c18:	20000854 	.word	0x20000854

08009c1c <memchr>:
 8009c1c:	0783      	lsls	r3, r0, #30
 8009c1e:	b4f0      	push	{r4, r5, r6, r7}
 8009c20:	b2c9      	uxtb	r1, r1
 8009c22:	f000 8096 	beq.w	8009d52 <memchr+0x136>
 8009c26:	1e53      	subs	r3, r2, #1
 8009c28:	2a00      	cmp	r2, #0
 8009c2a:	f000 8094 	beq.w	8009d56 <memchr+0x13a>
 8009c2e:	7802      	ldrb	r2, [r0, #0]
 8009c30:	428a      	cmp	r2, r1
 8009c32:	d00b      	beq.n	8009c4c <memchr+0x30>
 8009c34:	1c42      	adds	r2, r0, #1
 8009c36:	07d8      	lsls	r0, r3, #31
 8009c38:	d51a      	bpl.n	8009c70 <memchr+0x54>
 8009c3a:	f012 0f03 	tst.w	r2, #3
 8009c3e:	4610      	mov	r0, r2
 8009c40:	d01c      	beq.n	8009c7c <memchr+0x60>
 8009c42:	7814      	ldrb	r4, [r2, #0]
 8009c44:	3b01      	subs	r3, #1
 8009c46:	3201      	adds	r2, #1
 8009c48:	428c      	cmp	r4, r1
 8009c4a:	d111      	bne.n	8009c70 <memchr+0x54>
 8009c4c:	bcf0      	pop	{r4, r5, r6, r7}
 8009c4e:	4770      	bx	lr
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d07c      	beq.n	8009d4e <memchr+0x132>
 8009c54:	7812      	ldrb	r2, [r2, #0]
 8009c56:	3b01      	subs	r3, #1
 8009c58:	428a      	cmp	r2, r1
 8009c5a:	d0f7      	beq.n	8009c4c <memchr+0x30>
 8009c5c:	f014 0f03 	tst.w	r4, #3
 8009c60:	4620      	mov	r0, r4
 8009c62:	f104 0201 	add.w	r2, r4, #1
 8009c66:	d009      	beq.n	8009c7c <memchr+0x60>
 8009c68:	7824      	ldrb	r4, [r4, #0]
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	428c      	cmp	r4, r1
 8009c6e:	d0ed      	beq.n	8009c4c <memchr+0x30>
 8009c70:	f012 0f03 	tst.w	r2, #3
 8009c74:	4610      	mov	r0, r2
 8009c76:	f102 0401 	add.w	r4, r2, #1
 8009c7a:	d1e9      	bne.n	8009c50 <memchr+0x34>
 8009c7c:	2b03      	cmp	r3, #3
 8009c7e:	d93f      	bls.n	8009d00 <memchr+0xe4>
 8009c80:	6804      	ldr	r4, [r0, #0]
 8009c82:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8009c86:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8009c8a:	ea85 0704 	eor.w	r7, r5, r4
 8009c8e:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 8009c92:	ea22 0207 	bic.w	r2, r2, r7
 8009c96:	1f1e      	subs	r6, r3, #4
 8009c98:	1d04      	adds	r4, r0, #4
 8009c9a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009c9e:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8009ca2:	d12d      	bne.n	8009d00 <memchr+0xe4>
 8009ca4:	2e03      	cmp	r6, #3
 8009ca6:	4633      	mov	r3, r6
 8009ca8:	d929      	bls.n	8009cfe <memchr+0xe2>
 8009caa:	b167      	cbz	r7, 8009cc6 <memchr+0xaa>
 8009cac:	4620      	mov	r0, r4
 8009cae:	3404      	adds	r4, #4
 8009cb0:	6806      	ldr	r6, [r0, #0]
 8009cb2:	ea85 0206 	eor.w	r2, r5, r6
 8009cb6:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 8009cba:	ea26 0202 	bic.w	r2, r6, r2
 8009cbe:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009cc2:	d019      	beq.n	8009cf8 <memchr+0xdc>
 8009cc4:	e01c      	b.n	8009d00 <memchr+0xe4>
 8009cc6:	1d26      	adds	r6, r4, #4
 8009cc8:	4620      	mov	r0, r4
 8009cca:	6824      	ldr	r4, [r4, #0]
 8009ccc:	ea85 0204 	eor.w	r2, r5, r4
 8009cd0:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8009cd4:	ea24 0202 	bic.w	r2, r4, r2
 8009cd8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009cdc:	d110      	bne.n	8009d00 <memchr+0xe4>
 8009cde:	6834      	ldr	r4, [r6, #0]
 8009ce0:	ea85 0204 	eor.w	r2, r5, r4
 8009ce4:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8009ce8:	ea24 0202 	bic.w	r2, r4, r2
 8009cec:	3b04      	subs	r3, #4
 8009cee:	1d34      	adds	r4, r6, #4
 8009cf0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009cf4:	4630      	mov	r0, r6
 8009cf6:	d103      	bne.n	8009d00 <memchr+0xe4>
 8009cf8:	3b04      	subs	r3, #4
 8009cfa:	2b03      	cmp	r3, #3
 8009cfc:	d8e3      	bhi.n	8009cc6 <memchr+0xaa>
 8009cfe:	4620      	mov	r0, r4
 8009d00:	1e5d      	subs	r5, r3, #1
 8009d02:	b323      	cbz	r3, 8009d4e <memchr+0x132>
 8009d04:	7803      	ldrb	r3, [r0, #0]
 8009d06:	428b      	cmp	r3, r1
 8009d08:	d0a0      	beq.n	8009c4c <memchr+0x30>
 8009d0a:	1c43      	adds	r3, r0, #1
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	07e8      	lsls	r0, r5, #31
 8009d10:	d514      	bpl.n	8009d3c <memchr+0x120>
 8009d12:	4618      	mov	r0, r3
 8009d14:	2201      	movs	r2, #1
 8009d16:	7804      	ldrb	r4, [r0, #0]
 8009d18:	3301      	adds	r3, #1
 8009d1a:	428c      	cmp	r4, r1
 8009d1c:	d096      	beq.n	8009c4c <memchr+0x30>
 8009d1e:	4295      	cmp	r5, r2
 8009d20:	4618      	mov	r0, r3
 8009d22:	f103 0401 	add.w	r4, r3, #1
 8009d26:	f102 0202 	add.w	r2, r2, #2
 8009d2a:	d00e      	beq.n	8009d4a <memchr+0x12e>
 8009d2c:	781b      	ldrb	r3, [r3, #0]
 8009d2e:	428b      	cmp	r3, r1
 8009d30:	d08c      	beq.n	8009c4c <memchr+0x30>
 8009d32:	1c63      	adds	r3, r4, #1
 8009d34:	4620      	mov	r0, r4
 8009d36:	7824      	ldrb	r4, [r4, #0]
 8009d38:	428c      	cmp	r4, r1
 8009d3a:	d087      	beq.n	8009c4c <memchr+0x30>
 8009d3c:	4295      	cmp	r5, r2
 8009d3e:	4618      	mov	r0, r3
 8009d40:	f103 0401 	add.w	r4, r3, #1
 8009d44:	f102 0202 	add.w	r2, r2, #2
 8009d48:	d1f0      	bne.n	8009d2c <memchr+0x110>
 8009d4a:	2000      	movs	r0, #0
 8009d4c:	e77e      	b.n	8009c4c <memchr+0x30>
 8009d4e:	4618      	mov	r0, r3
 8009d50:	e77c      	b.n	8009c4c <memchr+0x30>
 8009d52:	4613      	mov	r3, r2
 8009d54:	e792      	b.n	8009c7c <memchr+0x60>
 8009d56:	4610      	mov	r0, r2
 8009d58:	e778      	b.n	8009c4c <memchr+0x30>
 8009d5a:	bf00      	nop

08009d5c <__malloc_lock>:
 8009d5c:	4770      	bx	lr
 8009d5e:	bf00      	nop

08009d60 <__malloc_unlock>:
 8009d60:	4770      	bx	lr
 8009d62:	bf00      	nop

08009d64 <_Balloc>:
 8009d64:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009d66:	b570      	push	{r4, r5, r6, lr}
 8009d68:	4605      	mov	r5, r0
 8009d6a:	460c      	mov	r4, r1
 8009d6c:	b14b      	cbz	r3, 8009d82 <_Balloc+0x1e>
 8009d6e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009d72:	b180      	cbz	r0, 8009d96 <_Balloc+0x32>
 8009d74:	6801      	ldr	r1, [r0, #0]
 8009d76:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	6103      	str	r3, [r0, #16]
 8009d7e:	60c3      	str	r3, [r0, #12]
 8009d80:	bd70      	pop	{r4, r5, r6, pc}
 8009d82:	2104      	movs	r1, #4
 8009d84:	2221      	movs	r2, #33	; 0x21
 8009d86:	f001 ffa7 	bl	800bcd8 <_calloc_r>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009d8e:	2800      	cmp	r0, #0
 8009d90:	d1ed      	bne.n	8009d6e <_Balloc+0xa>
 8009d92:	2000      	movs	r0, #0
 8009d94:	bd70      	pop	{r4, r5, r6, pc}
 8009d96:	2101      	movs	r1, #1
 8009d98:	fa01 f604 	lsl.w	r6, r1, r4
 8009d9c:	1d72      	adds	r2, r6, #5
 8009d9e:	4628      	mov	r0, r5
 8009da0:	0092      	lsls	r2, r2, #2
 8009da2:	f001 ff99 	bl	800bcd8 <_calloc_r>
 8009da6:	2800      	cmp	r0, #0
 8009da8:	d0f3      	beq.n	8009d92 <_Balloc+0x2e>
 8009daa:	6044      	str	r4, [r0, #4]
 8009dac:	6086      	str	r6, [r0, #8]
 8009dae:	e7e4      	b.n	8009d7a <_Balloc+0x16>

08009db0 <_Bfree>:
 8009db0:	b131      	cbz	r1, 8009dc0 <_Bfree+0x10>
 8009db2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009db4:	684a      	ldr	r2, [r1, #4]
 8009db6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009dba:	6008      	str	r0, [r1, #0]
 8009dbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop

08009dc4 <__multadd>:
 8009dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dc8:	460e      	mov	r6, r1
 8009dca:	6949      	ldr	r1, [r1, #20]
 8009dcc:	6937      	ldr	r7, [r6, #16]
 8009dce:	b28c      	uxth	r4, r1
 8009dd0:	0c0d      	lsrs	r5, r1, #16
 8009dd2:	fb02 3304 	mla	r3, r2, r4, r3
 8009dd6:	fb02 f105 	mul.w	r1, r2, r5
 8009dda:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 8009dde:	f106 0418 	add.w	r4, r6, #24
 8009de2:	b29b      	uxth	r3, r3
 8009de4:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 8009de8:	f844 3c04 	str.w	r3, [r4, #-4]
 8009dec:	2301      	movs	r3, #1
 8009dee:	1e79      	subs	r1, r7, #1
 8009df0:	0c2d      	lsrs	r5, r5, #16
 8009df2:	429f      	cmp	r7, r3
 8009df4:	4680      	mov	r8, r0
 8009df6:	f001 0001 	and.w	r0, r1, #1
 8009dfa:	dd39      	ble.n	8009e70 <__multadd+0xac>
 8009dfc:	b198      	cbz	r0, 8009e26 <__multadd+0x62>
 8009dfe:	6824      	ldr	r4, [r4, #0]
 8009e00:	b2a3      	uxth	r3, r4
 8009e02:	0c21      	lsrs	r1, r4, #16
 8009e04:	fb02 5503 	mla	r5, r2, r3, r5
 8009e08:	fb02 f101 	mul.w	r1, r2, r1
 8009e0c:	b2ab      	uxth	r3, r5
 8009e0e:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 8009e12:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 8009e16:	f106 041c 	add.w	r4, r6, #28
 8009e1a:	2302      	movs	r3, #2
 8009e1c:	0c05      	lsrs	r5, r0, #16
 8009e1e:	429f      	cmp	r7, r3
 8009e20:	f844 1c04 	str.w	r1, [r4, #-4]
 8009e24:	dd24      	ble.n	8009e70 <__multadd+0xac>
 8009e26:	6820      	ldr	r0, [r4, #0]
 8009e28:	b281      	uxth	r1, r0
 8009e2a:	0c00      	lsrs	r0, r0, #16
 8009e2c:	fb02 5101 	mla	r1, r2, r1, r5
 8009e30:	fb02 f000 	mul.w	r0, r2, r0
 8009e34:	4625      	mov	r5, r4
 8009e36:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 8009e3a:	b289      	uxth	r1, r1
 8009e3c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009e40:	f845 1b04 	str.w	r1, [r5], #4
 8009e44:	6864      	ldr	r4, [r4, #4]
 8009e46:	fa1f fc84 	uxth.w	ip, r4
 8009e4a:	0c21      	lsrs	r1, r4, #16
 8009e4c:	fb02 fc0c 	mul.w	ip, r2, ip
 8009e50:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 8009e54:	fb02 f101 	mul.w	r1, r2, r1
 8009e58:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 8009e5c:	462c      	mov	r4, r5
 8009e5e:	3302      	adds	r3, #2
 8009e60:	b285      	uxth	r5, r0
 8009e62:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 8009e66:	0c0d      	lsrs	r5, r1, #16
 8009e68:	429f      	cmp	r7, r3
 8009e6a:	f844 0b04 	str.w	r0, [r4], #4
 8009e6e:	dcda      	bgt.n	8009e26 <__multadd+0x62>
 8009e70:	b13d      	cbz	r5, 8009e82 <__multadd+0xbe>
 8009e72:	68b2      	ldr	r2, [r6, #8]
 8009e74:	4297      	cmp	r7, r2
 8009e76:	da07      	bge.n	8009e88 <__multadd+0xc4>
 8009e78:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 8009e7c:	3701      	adds	r7, #1
 8009e7e:	6155      	str	r5, [r2, #20]
 8009e80:	6137      	str	r7, [r6, #16]
 8009e82:	4630      	mov	r0, r6
 8009e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e88:	6873      	ldr	r3, [r6, #4]
 8009e8a:	4640      	mov	r0, r8
 8009e8c:	1c59      	adds	r1, r3, #1
 8009e8e:	f7ff ff69 	bl	8009d64 <_Balloc>
 8009e92:	6931      	ldr	r1, [r6, #16]
 8009e94:	1c8a      	adds	r2, r1, #2
 8009e96:	4604      	mov	r4, r0
 8009e98:	f106 010c 	add.w	r1, r6, #12
 8009e9c:	f100 000c 	add.w	r0, r0, #12
 8009ea0:	0092      	lsls	r2, r2, #2
 8009ea2:	f7fc fa93 	bl	80063cc <memcpy>
 8009ea6:	6870      	ldr	r0, [r6, #4]
 8009ea8:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8009eac:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8009eb0:	6031      	str	r1, [r6, #0]
 8009eb2:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8009eb6:	4626      	mov	r6, r4
 8009eb8:	e7de      	b.n	8009e78 <__multadd+0xb4>
 8009eba:	bf00      	nop

08009ebc <__s2b>:
 8009ebc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec0:	f648 6639 	movw	r6, #36409	; 0x8e39
 8009ec4:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 8009ec8:	461f      	mov	r7, r3
 8009eca:	f103 0308 	add.w	r3, r3, #8
 8009ece:	fb86 4503 	smull	r4, r5, r6, r3
 8009ed2:	17dc      	asrs	r4, r3, #31
 8009ed4:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 8009ed8:	2e01      	cmp	r6, #1
 8009eda:	4605      	mov	r5, r0
 8009edc:	4689      	mov	r9, r1
 8009ede:	4690      	mov	r8, r2
 8009ee0:	f340 808a 	ble.w	8009ff8 <__s2b+0x13c>
 8009ee4:	2401      	movs	r4, #1
 8009ee6:	2100      	movs	r1, #0
 8009ee8:	0064      	lsls	r4, r4, #1
 8009eea:	3101      	adds	r1, #1
 8009eec:	42a6      	cmp	r6, r4
 8009eee:	dcfb      	bgt.n	8009ee8 <__s2b+0x2c>
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	f7ff ff37 	bl	8009d64 <_Balloc>
 8009ef6:	4601      	mov	r1, r0
 8009ef8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009efa:	2201      	movs	r2, #1
 8009efc:	f1b8 0f09 	cmp.w	r8, #9
 8009f00:	6148      	str	r0, [r1, #20]
 8009f02:	610a      	str	r2, [r1, #16]
 8009f04:	dd73      	ble.n	8009fee <__s2b+0x132>
 8009f06:	f109 0609 	add.w	r6, r9, #9
 8009f0a:	eb09 0408 	add.w	r4, r9, r8
 8009f0e:	7833      	ldrb	r3, [r6, #0]
 8009f10:	ea6f 0a06 	mvn.w	sl, r6
 8009f14:	220a      	movs	r2, #10
 8009f16:	eb04 0c0a 	add.w	ip, r4, sl
 8009f1a:	3b30      	subs	r3, #48	; 0x30
 8009f1c:	4628      	mov	r0, r5
 8009f1e:	eb09 0b02 	add.w	fp, r9, r2
 8009f22:	f00c 0a01 	and.w	sl, ip, #1
 8009f26:	f7ff ff4d 	bl	8009dc4 <__multadd>
 8009f2a:	45a3      	cmp	fp, r4
 8009f2c:	4601      	mov	r1, r0
 8009f2e:	d023      	beq.n	8009f78 <__s2b+0xbc>
 8009f30:	f1ba 0f00 	cmp.w	sl, #0
 8009f34:	d00b      	beq.n	8009f4e <__s2b+0x92>
 8009f36:	f89b 3000 	ldrb.w	r3, [fp]
 8009f3a:	220a      	movs	r2, #10
 8009f3c:	3b30      	subs	r3, #48	; 0x30
 8009f3e:	4628      	mov	r0, r5
 8009f40:	f7ff ff40 	bl	8009dc4 <__multadd>
 8009f44:	f109 0b0b 	add.w	fp, r9, #11
 8009f48:	45a3      	cmp	fp, r4
 8009f4a:	4601      	mov	r1, r0
 8009f4c:	d014      	beq.n	8009f78 <__s2b+0xbc>
 8009f4e:	46d9      	mov	r9, fp
 8009f50:	220a      	movs	r2, #10
 8009f52:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009f56:	4628      	mov	r0, r5
 8009f58:	3b30      	subs	r3, #48	; 0x30
 8009f5a:	f7ff ff33 	bl	8009dc4 <__multadd>
 8009f5e:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8009f62:	4601      	mov	r1, r0
 8009f64:	220a      	movs	r2, #10
 8009f66:	3b30      	subs	r3, #48	; 0x30
 8009f68:	4628      	mov	r0, r5
 8009f6a:	f7ff ff2b 	bl	8009dc4 <__multadd>
 8009f6e:	f109 0b01 	add.w	fp, r9, #1
 8009f72:	45a3      	cmp	fp, r4
 8009f74:	4601      	mov	r1, r0
 8009f76:	d1ea      	bne.n	8009f4e <__s2b+0x92>
 8009f78:	eb06 0308 	add.w	r3, r6, r8
 8009f7c:	f1a3 0908 	sub.w	r9, r3, #8
 8009f80:	4547      	cmp	r7, r8
 8009f82:	dd31      	ble.n	8009fe8 <__s2b+0x12c>
 8009f84:	464c      	mov	r4, r9
 8009f86:	220a      	movs	r2, #10
 8009f88:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009f8c:	4628      	mov	r0, r5
 8009f8e:	3b30      	subs	r3, #48	; 0x30
 8009f90:	f7ff ff18 	bl	8009dc4 <__multadd>
 8009f94:	ebc8 0707 	rsb	r7, r8, r7
 8009f98:	444f      	add	r7, r9
 8009f9a:	ea6f 0609 	mvn.w	r6, r9
 8009f9e:	eb07 0906 	add.w	r9, r7, r6
 8009fa2:	42bc      	cmp	r4, r7
 8009fa4:	f009 0601 	and.w	r6, r9, #1
 8009fa8:	4601      	mov	r1, r0
 8009faa:	d01d      	beq.n	8009fe8 <__s2b+0x12c>
 8009fac:	b14e      	cbz	r6, 8009fc2 <__s2b+0x106>
 8009fae:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009fb2:	220a      	movs	r2, #10
 8009fb4:	3b30      	subs	r3, #48	; 0x30
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	f7ff ff04 	bl	8009dc4 <__multadd>
 8009fbc:	42bc      	cmp	r4, r7
 8009fbe:	4601      	mov	r1, r0
 8009fc0:	d012      	beq.n	8009fe8 <__s2b+0x12c>
 8009fc2:	4626      	mov	r6, r4
 8009fc4:	220a      	movs	r2, #10
 8009fc6:	f816 3b01 	ldrb.w	r3, [r6], #1
 8009fca:	4628      	mov	r0, r5
 8009fcc:	3b30      	subs	r3, #48	; 0x30
 8009fce:	f7ff fef9 	bl	8009dc4 <__multadd>
 8009fd2:	7863      	ldrb	r3, [r4, #1]
 8009fd4:	4601      	mov	r1, r0
 8009fd6:	220a      	movs	r2, #10
 8009fd8:	3b30      	subs	r3, #48	; 0x30
 8009fda:	4628      	mov	r0, r5
 8009fdc:	f7ff fef2 	bl	8009dc4 <__multadd>
 8009fe0:	1c74      	adds	r4, r6, #1
 8009fe2:	42bc      	cmp	r4, r7
 8009fe4:	4601      	mov	r1, r0
 8009fe6:	d1ec      	bne.n	8009fc2 <__s2b+0x106>
 8009fe8:	4608      	mov	r0, r1
 8009fea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fee:	f109 090a 	add.w	r9, r9, #10
 8009ff2:	f04f 0809 	mov.w	r8, #9
 8009ff6:	e7c3      	b.n	8009f80 <__s2b+0xc4>
 8009ff8:	2100      	movs	r1, #0
 8009ffa:	e779      	b.n	8009ef0 <__s2b+0x34>

08009ffc <__hi0bits>:
 8009ffc:	0c02      	lsrs	r2, r0, #16
 8009ffe:	4603      	mov	r3, r0
 800a000:	d116      	bne.n	800a030 <__hi0bits+0x34>
 800a002:	0403      	lsls	r3, r0, #16
 800a004:	2010      	movs	r0, #16
 800a006:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a00a:	d101      	bne.n	800a010 <__hi0bits+0x14>
 800a00c:	3008      	adds	r0, #8
 800a00e:	021b      	lsls	r3, r3, #8
 800a010:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a014:	d101      	bne.n	800a01a <__hi0bits+0x1e>
 800a016:	3004      	adds	r0, #4
 800a018:	011b      	lsls	r3, r3, #4
 800a01a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a01e:	d101      	bne.n	800a024 <__hi0bits+0x28>
 800a020:	3002      	adds	r0, #2
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	2b00      	cmp	r3, #0
 800a026:	db02      	blt.n	800a02e <__hi0bits+0x32>
 800a028:	005b      	lsls	r3, r3, #1
 800a02a:	d403      	bmi.n	800a034 <__hi0bits+0x38>
 800a02c:	2020      	movs	r0, #32
 800a02e:	4770      	bx	lr
 800a030:	2000      	movs	r0, #0
 800a032:	e7e8      	b.n	800a006 <__hi0bits+0xa>
 800a034:	3001      	adds	r0, #1
 800a036:	4770      	bx	lr

0800a038 <__lo0bits>:
 800a038:	6803      	ldr	r3, [r0, #0]
 800a03a:	4602      	mov	r2, r0
 800a03c:	f013 0007 	ands.w	r0, r3, #7
 800a040:	d007      	beq.n	800a052 <__lo0bits+0x1a>
 800a042:	07d9      	lsls	r1, r3, #31
 800a044:	d41f      	bmi.n	800a086 <__lo0bits+0x4e>
 800a046:	0798      	lsls	r0, r3, #30
 800a048:	d41f      	bmi.n	800a08a <__lo0bits+0x52>
 800a04a:	0898      	lsrs	r0, r3, #2
 800a04c:	6010      	str	r0, [r2, #0]
 800a04e:	2002      	movs	r0, #2
 800a050:	4770      	bx	lr
 800a052:	b299      	uxth	r1, r3
 800a054:	b909      	cbnz	r1, 800a05a <__lo0bits+0x22>
 800a056:	0c1b      	lsrs	r3, r3, #16
 800a058:	2010      	movs	r0, #16
 800a05a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a05e:	d101      	bne.n	800a064 <__lo0bits+0x2c>
 800a060:	3008      	adds	r0, #8
 800a062:	0a1b      	lsrs	r3, r3, #8
 800a064:	0719      	lsls	r1, r3, #28
 800a066:	d101      	bne.n	800a06c <__lo0bits+0x34>
 800a068:	3004      	adds	r0, #4
 800a06a:	091b      	lsrs	r3, r3, #4
 800a06c:	0799      	lsls	r1, r3, #30
 800a06e:	d101      	bne.n	800a074 <__lo0bits+0x3c>
 800a070:	3002      	adds	r0, #2
 800a072:	089b      	lsrs	r3, r3, #2
 800a074:	07d9      	lsls	r1, r3, #31
 800a076:	d404      	bmi.n	800a082 <__lo0bits+0x4a>
 800a078:	085b      	lsrs	r3, r3, #1
 800a07a:	d101      	bne.n	800a080 <__lo0bits+0x48>
 800a07c:	2020      	movs	r0, #32
 800a07e:	4770      	bx	lr
 800a080:	3001      	adds	r0, #1
 800a082:	6013      	str	r3, [r2, #0]
 800a084:	4770      	bx	lr
 800a086:	2000      	movs	r0, #0
 800a088:	4770      	bx	lr
 800a08a:	0859      	lsrs	r1, r3, #1
 800a08c:	6011      	str	r1, [r2, #0]
 800a08e:	2001      	movs	r0, #1
 800a090:	4770      	bx	lr
 800a092:	bf00      	nop

0800a094 <__i2b>:
 800a094:	b510      	push	{r4, lr}
 800a096:	460c      	mov	r4, r1
 800a098:	2101      	movs	r1, #1
 800a09a:	f7ff fe63 	bl	8009d64 <_Balloc>
 800a09e:	2201      	movs	r2, #1
 800a0a0:	6144      	str	r4, [r0, #20]
 800a0a2:	6102      	str	r2, [r0, #16]
 800a0a4:	bd10      	pop	{r4, pc}
 800a0a6:	bf00      	nop

0800a0a8 <__multiply>:
 800a0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ac:	690c      	ldr	r4, [r1, #16]
 800a0ae:	6917      	ldr	r7, [r2, #16]
 800a0b0:	42bc      	cmp	r4, r7
 800a0b2:	b085      	sub	sp, #20
 800a0b4:	460e      	mov	r6, r1
 800a0b6:	4690      	mov	r8, r2
 800a0b8:	da04      	bge.n	800a0c4 <__multiply+0x1c>
 800a0ba:	4622      	mov	r2, r4
 800a0bc:	4646      	mov	r6, r8
 800a0be:	463c      	mov	r4, r7
 800a0c0:	4688      	mov	r8, r1
 800a0c2:	4617      	mov	r7, r2
 800a0c4:	68b3      	ldr	r3, [r6, #8]
 800a0c6:	6871      	ldr	r1, [r6, #4]
 800a0c8:	19e2      	adds	r2, r4, r7
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	bfc8      	it	gt
 800a0ce:	3101      	addgt	r1, #1
 800a0d0:	9201      	str	r2, [sp, #4]
 800a0d2:	f7ff fe47 	bl	8009d64 <_Balloc>
 800a0d6:	9901      	ldr	r1, [sp, #4]
 800a0d8:	9003      	str	r0, [sp, #12]
 800a0da:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800a0de:	3314      	adds	r3, #20
 800a0e0:	3014      	adds	r0, #20
 800a0e2:	4298      	cmp	r0, r3
 800a0e4:	9302      	str	r3, [sp, #8]
 800a0e6:	d21a      	bcs.n	800a11e <__multiply+0x76>
 800a0e8:	9902      	ldr	r1, [sp, #8]
 800a0ea:	9b03      	ldr	r3, [sp, #12]
 800a0ec:	43c2      	mvns	r2, r0
 800a0ee:	188a      	adds	r2, r1, r2
 800a0f0:	9902      	ldr	r1, [sp, #8]
 800a0f2:	3318      	adds	r3, #24
 800a0f4:	2500      	movs	r5, #0
 800a0f6:	4299      	cmp	r1, r3
 800a0f8:	6005      	str	r5, [r0, #0]
 800a0fa:	f3c2 0080 	ubfx	r0, r2, #2, #1
 800a0fe:	d90e      	bls.n	800a11e <__multiply+0x76>
 800a100:	b128      	cbz	r0, 800a10e <__multiply+0x66>
 800a102:	601d      	str	r5, [r3, #0]
 800a104:	9b03      	ldr	r3, [sp, #12]
 800a106:	9a02      	ldr	r2, [sp, #8]
 800a108:	331c      	adds	r3, #28
 800a10a:	429a      	cmp	r2, r3
 800a10c:	d907      	bls.n	800a11e <__multiply+0x76>
 800a10e:	9802      	ldr	r0, [sp, #8]
 800a110:	4619      	mov	r1, r3
 800a112:	f841 5b04 	str.w	r5, [r1], #4
 800a116:	605d      	str	r5, [r3, #4]
 800a118:	1d0b      	adds	r3, r1, #4
 800a11a:	4298      	cmp	r0, r3
 800a11c:	d8f8      	bhi.n	800a110 <__multiply+0x68>
 800a11e:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 800a122:	3314      	adds	r3, #20
 800a124:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800a128:	f108 0714 	add.w	r7, r8, #20
 800a12c:	3414      	adds	r4, #20
 800a12e:	429f      	cmp	r7, r3
 800a130:	9300      	str	r3, [sp, #0]
 800a132:	f106 0c14 	add.w	ip, r6, #20
 800a136:	f080 80f8 	bcs.w	800a32a <__multiply+0x282>
 800a13a:	9803      	ldr	r0, [sp, #12]
 800a13c:	3018      	adds	r0, #24
 800a13e:	f857 3b04 	ldr.w	r3, [r7], #4
 800a142:	b29a      	uxth	r2, r3
 800a144:	2a00      	cmp	r2, #0
 800a146:	d06e      	beq.n	800a226 <__multiply+0x17e>
 800a148:	4661      	mov	r1, ip
 800a14a:	f850 5c04 	ldr.w	r5, [r0, #-4]
 800a14e:	f851 6b04 	ldr.w	r6, [r1], #4
 800a152:	b2ab      	uxth	r3, r5
 800a154:	fa1f f886 	uxth.w	r8, r6
 800a158:	0c2d      	lsrs	r5, r5, #16
 800a15a:	0c36      	lsrs	r6, r6, #16
 800a15c:	fb02 3308 	mla	r3, r2, r8, r3
 800a160:	fb02 5606 	mla	r6, r2, r6, r5
 800a164:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 800a168:	ea6f 050c 	mvn.w	r5, ip
 800a16c:	b29b      	uxth	r3, r3
 800a16e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800a172:	1965      	adds	r5, r4, r5
 800a174:	0c36      	lsrs	r6, r6, #16
 800a176:	428c      	cmp	r4, r1
 800a178:	f840 3c04 	str.w	r3, [r0, #-4]
 800a17c:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800a180:	4603      	mov	r3, r0
 800a182:	d94d      	bls.n	800a220 <__multiply+0x178>
 800a184:	b1cd      	cbz	r5, 800a1ba <__multiply+0x112>
 800a186:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800a18a:	6803      	ldr	r3, [r0, #0]
 800a18c:	fa1f f985 	uxth.w	r9, r5
 800a190:	fa1f f883 	uxth.w	r8, r3
 800a194:	0c2d      	lsrs	r5, r5, #16
 800a196:	0c1b      	lsrs	r3, r3, #16
 800a198:	fb02 8809 	mla	r8, r2, r9, r8
 800a19c:	4446      	add	r6, r8
 800a19e:	fb02 3505 	mla	r5, r2, r5, r3
 800a1a2:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	b2b6      	uxth	r6, r6
 800a1aa:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800a1ae:	3104      	adds	r1, #4
 800a1b0:	f843 6b04 	str.w	r6, [r3], #4
 800a1b4:	0c2e      	lsrs	r6, r5, #16
 800a1b6:	428c      	cmp	r4, r1
 800a1b8:	d932      	bls.n	800a220 <__multiply+0x178>
 800a1ba:	460d      	mov	r5, r1
 800a1bc:	f8d3 e000 	ldr.w	lr, [r3]
 800a1c0:	f855 9b04 	ldr.w	r9, [r5], #4
 800a1c4:	fa1f fa8e 	uxth.w	sl, lr
 800a1c8:	fa1f fb89 	uxth.w	fp, r9
 800a1cc:	fb02 aa0b 	mla	sl, r2, fp, sl
 800a1d0:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800a1d4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800a1d8:	4456      	add	r6, sl
 800a1da:	fb02 8e09 	mla	lr, r2, r9, r8
 800a1de:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 800a1e2:	4698      	mov	r8, r3
 800a1e4:	b2b6      	uxth	r6, r6
 800a1e6:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 800a1ea:	f848 6b04 	str.w	r6, [r8], #4
 800a1ee:	684e      	ldr	r6, [r1, #4]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	fa1f fa86 	uxth.w	sl, r6
 800a1f6:	b299      	uxth	r1, r3
 800a1f8:	0c36      	lsrs	r6, r6, #16
 800a1fa:	0c1b      	lsrs	r3, r3, #16
 800a1fc:	fb02 110a 	mla	r1, r2, sl, r1
 800a200:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 800a204:	fb02 3606 	mla	r6, r2, r6, r3
 800a208:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 800a20c:	b289      	uxth	r1, r1
 800a20e:	4643      	mov	r3, r8
 800a210:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 800a214:	1d29      	adds	r1, r5, #4
 800a216:	0c36      	lsrs	r6, r6, #16
 800a218:	428c      	cmp	r4, r1
 800a21a:	f843 8b04 	str.w	r8, [r3], #4
 800a21e:	d8cc      	bhi.n	800a1ba <__multiply+0x112>
 800a220:	601e      	str	r6, [r3, #0]
 800a222:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800a226:	0c1a      	lsrs	r2, r3, #16
 800a228:	d07a      	beq.n	800a320 <__multiply+0x278>
 800a22a:	f850 6c04 	ldr.w	r6, [r0, #-4]
 800a22e:	f8bc 5000 	ldrh.w	r5, [ip]
 800a232:	0c31      	lsrs	r1, r6, #16
 800a234:	fb02 1505 	mla	r5, r2, r5, r1
 800a238:	b2b3      	uxth	r3, r6
 800a23a:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 800a23e:	46e1      	mov	r9, ip
 800a240:	4603      	mov	r3, r0
 800a242:	f840 6c04 	str.w	r6, [r0, #-4]
 800a246:	f859 1b04 	ldr.w	r1, [r9], #4
 800a24a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a24e:	0c09      	lsrs	r1, r1, #16
 800a250:	fa1f fa86 	uxth.w	sl, r6
 800a254:	fb02 a101 	mla	r1, r2, r1, sl
 800a258:	ea6f 0e0c 	mvn.w	lr, ip
 800a25c:	eb04 080e 	add.w	r8, r4, lr
 800a260:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 800a264:	454c      	cmp	r4, r9
 800a266:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 800a26a:	4605      	mov	r5, r0
 800a26c:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800a270:	d955      	bls.n	800a31e <__multiply+0x276>
 800a272:	f1ba 0f00 	cmp.w	sl, #0
 800a276:	d01b      	beq.n	800a2b0 <__multiply+0x208>
 800a278:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 800a27c:	0c36      	lsrs	r6, r6, #16
 800a27e:	fb02 6505 	mla	r5, r2, r5, r6
 800a282:	eb05 0e08 	add.w	lr, r5, r8
 800a286:	b289      	uxth	r1, r1
 800a288:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 800a28c:	f843 6c04 	str.w	r6, [r3, #-4]
 800a290:	f859 1b04 	ldr.w	r1, [r9], #4
 800a294:	461d      	mov	r5, r3
 800a296:	f853 6b04 	ldr.w	r6, [r3], #4
 800a29a:	0c09      	lsrs	r1, r1, #16
 800a29c:	fa1f fa86 	uxth.w	sl, r6
 800a2a0:	fb02 a101 	mla	r1, r2, r1, sl
 800a2a4:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 800a2a8:	454c      	cmp	r4, r9
 800a2aa:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800a2ae:	d936      	bls.n	800a31e <__multiply+0x276>
 800a2b0:	f8b9 b000 	ldrh.w	fp, [r9]
 800a2b4:	0c35      	lsrs	r5, r6, #16
 800a2b6:	fb02 5a0b 	mla	sl, r2, fp, r5
 800a2ba:	44c2      	add	sl, r8
 800a2bc:	b289      	uxth	r1, r1
 800a2be:	461d      	mov	r5, r3
 800a2c0:	464e      	mov	r6, r9
 800a2c2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a2c6:	f843 1c04 	str.w	r1, [r3, #-4]
 800a2ca:	f856 eb04 	ldr.w	lr, [r6], #4
 800a2ce:	f855 1b04 	ldr.w	r1, [r5], #4
 800a2d2:	f8d9 8004 	ldr.w	r8, [r9, #4]
 800a2d6:	fa1f fb81 	uxth.w	fp, r1
 800a2da:	ea4f 491e 	mov.w	r9, lr, lsr #16
 800a2de:	0c09      	lsrs	r1, r1, #16
 800a2e0:	fb02 be09 	mla	lr, r2, r9, fp
 800a2e4:	fa1f f888 	uxth.w	r8, r8
 800a2e8:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 800a2ec:	fb02 1e08 	mla	lr, r2, r8, r1
 800a2f0:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 800a2f4:	fa1f f189 	uxth.w	r1, r9
 800a2f8:	46b1      	mov	r9, r6
 800a2fa:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 800a2fe:	f845 6c04 	str.w	r6, [r5, #-4]
 800a302:	f859 1b04 	ldr.w	r1, [r9], #4
 800a306:	685e      	ldr	r6, [r3, #4]
 800a308:	0c09      	lsrs	r1, r1, #16
 800a30a:	b2b3      	uxth	r3, r6
 800a30c:	fb02 3301 	mla	r3, r2, r1, r3
 800a310:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 800a314:	1d2b      	adds	r3, r5, #4
 800a316:	454c      	cmp	r4, r9
 800a318:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800a31c:	d8c8      	bhi.n	800a2b0 <__multiply+0x208>
 800a31e:	6029      	str	r1, [r5, #0]
 800a320:	9a00      	ldr	r2, [sp, #0]
 800a322:	3004      	adds	r0, #4
 800a324:	42ba      	cmp	r2, r7
 800a326:	f63f af0a 	bhi.w	800a13e <__multiply+0x96>
 800a32a:	9901      	ldr	r1, [sp, #4]
 800a32c:	2900      	cmp	r1, #0
 800a32e:	dd1a      	ble.n	800a366 <__multiply+0x2be>
 800a330:	9b02      	ldr	r3, [sp, #8]
 800a332:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a336:	3b04      	subs	r3, #4
 800a338:	b9a8      	cbnz	r0, 800a366 <__multiply+0x2be>
 800a33a:	9901      	ldr	r1, [sp, #4]
 800a33c:	1e4a      	subs	r2, r1, #1
 800a33e:	07d0      	lsls	r0, r2, #31
 800a340:	d517      	bpl.n	800a372 <__multiply+0x2ca>
 800a342:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 800a346:	9201      	str	r2, [sp, #4]
 800a348:	b968      	cbnz	r0, 800a366 <__multiply+0x2be>
 800a34a:	9a01      	ldr	r2, [sp, #4]
 800a34c:	e008      	b.n	800a360 <__multiply+0x2b8>
 800a34e:	f853 1c04 	ldr.w	r1, [r3, #-4]
 800a352:	3b04      	subs	r3, #4
 800a354:	b931      	cbnz	r1, 800a364 <__multiply+0x2bc>
 800a356:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a35a:	3a01      	subs	r2, #1
 800a35c:	3b04      	subs	r3, #4
 800a35e:	b908      	cbnz	r0, 800a364 <__multiply+0x2bc>
 800a360:	3a01      	subs	r2, #1
 800a362:	d1f4      	bne.n	800a34e <__multiply+0x2a6>
 800a364:	9201      	str	r2, [sp, #4]
 800a366:	9901      	ldr	r1, [sp, #4]
 800a368:	9803      	ldr	r0, [sp, #12]
 800a36a:	6101      	str	r1, [r0, #16]
 800a36c:	b005      	add	sp, #20
 800a36e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a372:	460a      	mov	r2, r1
 800a374:	e7f4      	b.n	800a360 <__multiply+0x2b8>
 800a376:	bf00      	nop

0800a378 <__pow5mult>:
 800a378:	f012 0303 	ands.w	r3, r2, #3
 800a37c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a380:	4614      	mov	r4, r2
 800a382:	4680      	mov	r8, r0
 800a384:	460f      	mov	r7, r1
 800a386:	d12b      	bne.n	800a3e0 <__pow5mult+0x68>
 800a388:	10a4      	asrs	r4, r4, #2
 800a38a:	d01b      	beq.n	800a3c4 <__pow5mult+0x4c>
 800a38c:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 800a390:	b92e      	cbnz	r6, 800a39e <__pow5mult+0x26>
 800a392:	e02e      	b.n	800a3f2 <__pow5mult+0x7a>
 800a394:	1064      	asrs	r4, r4, #1
 800a396:	d015      	beq.n	800a3c4 <__pow5mult+0x4c>
 800a398:	6835      	ldr	r5, [r6, #0]
 800a39a:	b1b5      	cbz	r5, 800a3ca <__pow5mult+0x52>
 800a39c:	462e      	mov	r6, r5
 800a39e:	07e3      	lsls	r3, r4, #31
 800a3a0:	d5f8      	bpl.n	800a394 <__pow5mult+0x1c>
 800a3a2:	4639      	mov	r1, r7
 800a3a4:	4632      	mov	r2, r6
 800a3a6:	4640      	mov	r0, r8
 800a3a8:	f7ff fe7e 	bl	800a0a8 <__multiply>
 800a3ac:	b1b7      	cbz	r7, 800a3dc <__pow5mult+0x64>
 800a3ae:	687a      	ldr	r2, [r7, #4]
 800a3b0:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800a3b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3b8:	1064      	asrs	r4, r4, #1
 800a3ba:	6039      	str	r1, [r7, #0]
 800a3bc:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 800a3c0:	4607      	mov	r7, r0
 800a3c2:	d1e9      	bne.n	800a398 <__pow5mult+0x20>
 800a3c4:	4638      	mov	r0, r7
 800a3c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3ca:	4631      	mov	r1, r6
 800a3cc:	4632      	mov	r2, r6
 800a3ce:	4640      	mov	r0, r8
 800a3d0:	f7ff fe6a 	bl	800a0a8 <__multiply>
 800a3d4:	6030      	str	r0, [r6, #0]
 800a3d6:	6005      	str	r5, [r0, #0]
 800a3d8:	4606      	mov	r6, r0
 800a3da:	e7e0      	b.n	800a39e <__pow5mult+0x26>
 800a3dc:	4607      	mov	r7, r0
 800a3de:	e7d9      	b.n	800a394 <__pow5mult+0x1c>
 800a3e0:	1e5d      	subs	r5, r3, #1
 800a3e2:	4a09      	ldr	r2, [pc, #36]	; (800a408 <__pow5mult+0x90>)
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 800a3ea:	f7ff fceb 	bl	8009dc4 <__multadd>
 800a3ee:	4607      	mov	r7, r0
 800a3f0:	e7ca      	b.n	800a388 <__pow5mult+0x10>
 800a3f2:	4640      	mov	r0, r8
 800a3f4:	f240 2171 	movw	r1, #625	; 0x271
 800a3f8:	f7ff fe4c 	bl	800a094 <__i2b>
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 800a402:	2000      	movs	r0, #0
 800a404:	6030      	str	r0, [r6, #0]
 800a406:	e7ca      	b.n	800a39e <__pow5mult+0x26>
 800a408:	0800d3ac 	.word	0x0800d3ac

0800a40c <__lshift>:
 800a40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a410:	4617      	mov	r7, r2
 800a412:	690a      	ldr	r2, [r1, #16]
 800a414:	688b      	ldr	r3, [r1, #8]
 800a416:	117e      	asrs	r6, r7, #5
 800a418:	b083      	sub	sp, #12
 800a41a:	18b4      	adds	r4, r6, r2
 800a41c:	9401      	str	r4, [sp, #4]
 800a41e:	3401      	adds	r4, #1
 800a420:	429c      	cmp	r4, r3
 800a422:	460d      	mov	r5, r1
 800a424:	4680      	mov	r8, r0
 800a426:	6849      	ldr	r1, [r1, #4]
 800a428:	dd03      	ble.n	800a432 <__lshift+0x26>
 800a42a:	005b      	lsls	r3, r3, #1
 800a42c:	3101      	adds	r1, #1
 800a42e:	429c      	cmp	r4, r3
 800a430:	dcfb      	bgt.n	800a42a <__lshift+0x1e>
 800a432:	4640      	mov	r0, r8
 800a434:	f7ff fc96 	bl	8009d64 <_Balloc>
 800a438:	2e00      	cmp	r6, #0
 800a43a:	f100 0114 	add.w	r1, r0, #20
 800a43e:	dd1f      	ble.n	800a480 <__lshift+0x74>
 800a440:	2301      	movs	r3, #1
 800a442:	1e72      	subs	r2, r6, #1
 800a444:	f04f 0c00 	mov.w	ip, #0
 800a448:	42b3      	cmp	r3, r6
 800a44a:	f8c1 c000 	str.w	ip, [r1]
 800a44e:	ea02 0103 	and.w	r1, r2, r3
 800a452:	f100 0218 	add.w	r2, r0, #24
 800a456:	d010      	beq.n	800a47a <__lshift+0x6e>
 800a458:	b131      	cbz	r1, 800a468 <__lshift+0x5c>
 800a45a:	2302      	movs	r3, #2
 800a45c:	42b3      	cmp	r3, r6
 800a45e:	f8c2 c000 	str.w	ip, [r2]
 800a462:	f100 021c 	add.w	r2, r0, #28
 800a466:	d008      	beq.n	800a47a <__lshift+0x6e>
 800a468:	4611      	mov	r1, r2
 800a46a:	3302      	adds	r3, #2
 800a46c:	f841 cb04 	str.w	ip, [r1], #4
 800a470:	f8c2 c004 	str.w	ip, [r2, #4]
 800a474:	1d0a      	adds	r2, r1, #4
 800a476:	42b3      	cmp	r3, r6
 800a478:	d1f6      	bne.n	800a468 <__lshift+0x5c>
 800a47a:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 800a47e:	3114      	adds	r1, #20
 800a480:	692e      	ldr	r6, [r5, #16]
 800a482:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800a486:	3614      	adds	r6, #20
 800a488:	f017 071f 	ands.w	r7, r7, #31
 800a48c:	f105 0e14 	add.w	lr, r5, #20
 800a490:	9700      	str	r7, [sp, #0]
 800a492:	d05b      	beq.n	800a54c <__lshift+0x140>
 800a494:	f8de 2000 	ldr.w	r2, [lr]
 800a498:	fa02 f207 	lsl.w	r2, r2, r7
 800a49c:	f105 0318 	add.w	r3, r5, #24
 800a4a0:	f841 2b04 	str.w	r2, [r1], #4
 800a4a4:	ea6f 090e 	mvn.w	r9, lr
 800a4a8:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800a4ac:	eb06 0a09 	add.w	sl, r6, r9
 800a4b0:	f1c7 0e20 	rsb	lr, r7, #32
 800a4b4:	429e      	cmp	r6, r3
 800a4b6:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 800a4ba:	fa22 f90e 	lsr.w	r9, r2, lr
 800a4be:	d931      	bls.n	800a524 <__lshift+0x118>
 800a4c0:	f1ba 0f00 	cmp.w	sl, #0
 800a4c4:	d00f      	beq.n	800a4e6 <__lshift+0xda>
 800a4c6:	681f      	ldr	r7, [r3, #0]
 800a4c8:	9b00      	ldr	r3, [sp, #0]
 800a4ca:	fa07 f703 	lsl.w	r7, r7, r3
 800a4ce:	ea49 0207 	orr.w	r2, r9, r7
 800a4d2:	f105 031c 	add.w	r3, r5, #28
 800a4d6:	f841 2b04 	str.w	r2, [r1], #4
 800a4da:	f853 7c04 	ldr.w	r7, [r3, #-4]
 800a4de:	429e      	cmp	r6, r3
 800a4e0:	fa27 f90e 	lsr.w	r9, r7, lr
 800a4e4:	d91e      	bls.n	800a524 <__lshift+0x118>
 800a4e6:	681a      	ldr	r2, [r3, #0]
 800a4e8:	f8dd b000 	ldr.w	fp, [sp]
 800a4ec:	460f      	mov	r7, r1
 800a4ee:	fa02 fc0b 	lsl.w	ip, r2, fp
 800a4f2:	ea49 090c 	orr.w	r9, r9, ip
 800a4f6:	f847 9b04 	str.w	r9, [r7], #4
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800a500:	f852 3b04 	ldr.w	r3, [r2], #4
 800a504:	fa0a fc0b 	lsl.w	ip, sl, fp
 800a508:	fa23 fb0e 	lsr.w	fp, r3, lr
 800a50c:	ea4b 0a0c 	orr.w	sl, fp, ip
 800a510:	4613      	mov	r3, r2
 800a512:	f8c1 a004 	str.w	sl, [r1, #4]
 800a516:	f853 9b04 	ldr.w	r9, [r3], #4
 800a51a:	1d39      	adds	r1, r7, #4
 800a51c:	429e      	cmp	r6, r3
 800a51e:	fa29 f90e 	lsr.w	r9, r9, lr
 800a522:	d8e0      	bhi.n	800a4e6 <__lshift+0xda>
 800a524:	f8c1 9000 	str.w	r9, [r1]
 800a528:	f1b9 0f00 	cmp.w	r9, #0
 800a52c:	d001      	beq.n	800a532 <__lshift+0x126>
 800a52e:	9c01      	ldr	r4, [sp, #4]
 800a530:	3402      	adds	r4, #2
 800a532:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800a536:	686a      	ldr	r2, [r5, #4]
 800a538:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a53c:	3c01      	subs	r4, #1
 800a53e:	6104      	str	r4, [r0, #16]
 800a540:	6029      	str	r1, [r5, #0]
 800a542:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a546:	b003      	add	sp, #12
 800a548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a54c:	ea6f 030e 	mvn.w	r3, lr
 800a550:	f8de 7000 	ldr.w	r7, [lr]
 800a554:	f105 0218 	add.w	r2, r5, #24
 800a558:	18f3      	adds	r3, r6, r3
 800a55a:	4296      	cmp	r6, r2
 800a55c:	f841 7b04 	str.w	r7, [r1], #4
 800a560:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a564:	d9e5      	bls.n	800a532 <__lshift+0x126>
 800a566:	b133      	cbz	r3, 800a576 <__lshift+0x16a>
 800a568:	6813      	ldr	r3, [r2, #0]
 800a56a:	f105 021c 	add.w	r2, r5, #28
 800a56e:	4296      	cmp	r6, r2
 800a570:	f841 3b04 	str.w	r3, [r1], #4
 800a574:	d9dd      	bls.n	800a532 <__lshift+0x126>
 800a576:	4694      	mov	ip, r2
 800a578:	460f      	mov	r7, r1
 800a57a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a57e:	f847 3b04 	str.w	r3, [r7], #4
 800a582:	6853      	ldr	r3, [r2, #4]
 800a584:	f10c 0204 	add.w	r2, ip, #4
 800a588:	604b      	str	r3, [r1, #4]
 800a58a:	1d39      	adds	r1, r7, #4
 800a58c:	4296      	cmp	r6, r2
 800a58e:	d8f2      	bhi.n	800a576 <__lshift+0x16a>
 800a590:	e7cf      	b.n	800a532 <__lshift+0x126>
 800a592:	bf00      	nop

0800a594 <__mcmp>:
 800a594:	b4f0      	push	{r4, r5, r6, r7}
 800a596:	690b      	ldr	r3, [r1, #16]
 800a598:	4605      	mov	r5, r0
 800a59a:	6900      	ldr	r0, [r0, #16]
 800a59c:	1ac0      	subs	r0, r0, r3
 800a59e:	d124      	bne.n	800a5ea <__mcmp+0x56>
 800a5a0:	1d1a      	adds	r2, r3, #4
 800a5a2:	0094      	lsls	r4, r2, #2
 800a5a4:	192b      	adds	r3, r5, r4
 800a5a6:	1d1e      	adds	r6, r3, #4
 800a5a8:	1909      	adds	r1, r1, r4
 800a5aa:	3514      	adds	r5, #20
 800a5ac:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800a5b0:	680a      	ldr	r2, [r1, #0]
 800a5b2:	43ef      	mvns	r7, r5
 800a5b4:	19be      	adds	r6, r7, r6
 800a5b6:	4294      	cmp	r4, r2
 800a5b8:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800a5bc:	d110      	bne.n	800a5e0 <__mcmp+0x4c>
 800a5be:	429d      	cmp	r5, r3
 800a5c0:	d213      	bcs.n	800a5ea <__mcmp+0x56>
 800a5c2:	b13e      	cbz	r6, 800a5d4 <__mcmp+0x40>
 800a5c4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800a5c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a5cc:	4294      	cmp	r4, r2
 800a5ce:	d107      	bne.n	800a5e0 <__mcmp+0x4c>
 800a5d0:	429d      	cmp	r5, r3
 800a5d2:	d20a      	bcs.n	800a5ea <__mcmp+0x56>
 800a5d4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800a5d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a5dc:	4294      	cmp	r4, r2
 800a5de:	d0f1      	beq.n	800a5c4 <__mcmp+0x30>
 800a5e0:	42a2      	cmp	r2, r4
 800a5e2:	bf94      	ite	ls
 800a5e4:	2001      	movls	r0, #1
 800a5e6:	f04f 30ff 	movhi.w	r0, #4294967295
 800a5ea:	bcf0      	pop	{r4, r5, r6, r7}
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop

0800a5f0 <__mdiff>:
 800a5f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f4:	460f      	mov	r7, r1
 800a5f6:	4605      	mov	r5, r0
 800a5f8:	4611      	mov	r1, r2
 800a5fa:	4638      	mov	r0, r7
 800a5fc:	4693      	mov	fp, r2
 800a5fe:	f7ff ffc9 	bl	800a594 <__mcmp>
 800a602:	1e04      	subs	r4, r0, #0
 800a604:	f000 80f1 	beq.w	800a7ea <__mdiff+0x1fa>
 800a608:	f2c0 80ea 	blt.w	800a7e0 <__mdiff+0x1f0>
 800a60c:	2400      	movs	r4, #0
 800a60e:	4628      	mov	r0, r5
 800a610:	6879      	ldr	r1, [r7, #4]
 800a612:	f7ff fba7 	bl	8009d64 <_Balloc>
 800a616:	f8db 6014 	ldr.w	r6, [fp, #20]
 800a61a:	697a      	ldr	r2, [r7, #20]
 800a61c:	f8db 5010 	ldr.w	r5, [fp, #16]
 800a620:	60c4      	str	r4, [r0, #12]
 800a622:	fa1f fc82 	uxth.w	ip, r2
 800a626:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 800a62a:	b2b4      	uxth	r4, r6
 800a62c:	ebc4 060c 	rsb	r6, r4, ip
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800a636:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a63a:	f10b 0114 	add.w	r1, fp, #20
 800a63e:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 800a642:	f105 0814 	add.w	r8, r5, #20
 800a646:	43c9      	mvns	r1, r1
 800a648:	b2b4      	uxth	r4, r6
 800a64a:	f10b 0618 	add.w	r6, fp, #24
 800a64e:	eb08 0201 	add.w	r2, r8, r1
 800a652:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a656:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 800a65a:	f100 0518 	add.w	r5, r0, #24
 800a65e:	45b0      	cmp	r8, r6
 800a660:	f3c2 0180 	ubfx	r1, r2, #2, #1
 800a664:	6144      	str	r4, [r0, #20]
 800a666:	f109 0914 	add.w	r9, r9, #20
 800a66a:	f107 0c18 	add.w	ip, r7, #24
 800a66e:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800a672:	462a      	mov	r2, r5
 800a674:	d952      	bls.n	800a71c <__mdiff+0x12c>
 800a676:	b1d9      	cbz	r1, 800a6b0 <__mdiff+0xc0>
 800a678:	f8dc 2000 	ldr.w	r2, [ip]
 800a67c:	6836      	ldr	r6, [r6, #0]
 800a67e:	fa1a fe82 	uxtah	lr, sl, r2
 800a682:	0c31      	lsrs	r1, r6, #16
 800a684:	b2b4      	uxth	r4, r6
 800a686:	ebc4 060e 	rsb	r6, r4, lr
 800a68a:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 800a68e:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 800a692:	b2b2      	uxth	r2, r6
 800a694:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 800a698:	f10b 061c 	add.w	r6, fp, #28
 800a69c:	602c      	str	r4, [r5, #0]
 800a69e:	45b0      	cmp	r8, r6
 800a6a0:	f100 051c 	add.w	r5, r0, #28
 800a6a4:	f107 0c1c 	add.w	ip, r7, #28
 800a6a8:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800a6ac:	462a      	mov	r2, r5
 800a6ae:	d935      	bls.n	800a71c <__mdiff+0x12c>
 800a6b0:	4662      	mov	r2, ip
 800a6b2:	4637      	mov	r7, r6
 800a6b4:	f852 1b04 	ldr.w	r1, [r2], #4
 800a6b8:	f857 4b04 	ldr.w	r4, [r7], #4
 800a6bc:	fa1a fe81 	uxtah	lr, sl, r1
 800a6c0:	fa1f fb84 	uxth.w	fp, r4
 800a6c4:	0c24      	lsrs	r4, r4, #16
 800a6c6:	ebcb 0a0e 	rsb	sl, fp, lr
 800a6ca:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 800a6ce:	eb01 442a 	add.w	r4, r1, sl, asr #16
 800a6d2:	fa1f fe8a 	uxth.w	lr, sl
 800a6d6:	4629      	mov	r1, r5
 800a6d8:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 800a6dc:	f841 bb04 	str.w	fp, [r1], #4
 800a6e0:	f8dc c004 	ldr.w	ip, [ip, #4]
 800a6e4:	6876      	ldr	r6, [r6, #4]
 800a6e6:	fa1f fa8c 	uxth.w	sl, ip
 800a6ea:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 800a6ee:	fa1f fb86 	uxth.w	fp, r6
 800a6f2:	ea4f 4616 	mov.w	r6, r6, lsr #16
 800a6f6:	ebcb 0404 	rsb	r4, fp, r4
 800a6fa:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 800a6fe:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 800a702:	b2a6      	uxth	r6, r4
 800a704:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 800a708:	1d3e      	adds	r6, r7, #4
 800a70a:	606c      	str	r4, [r5, #4]
 800a70c:	1d0d      	adds	r5, r1, #4
 800a70e:	45b0      	cmp	r8, r6
 800a710:	f102 0c04 	add.w	ip, r2, #4
 800a714:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 800a718:	462a      	mov	r2, r5
 800a71a:	d8c9      	bhi.n	800a6b0 <__mdiff+0xc0>
 800a71c:	45e1      	cmp	r9, ip
 800a71e:	d955      	bls.n	800a7cc <__mdiff+0x1dc>
 800a720:	4662      	mov	r2, ip
 800a722:	ea6f 040c 	mvn.w	r4, ip
 800a726:	f852 1b04 	ldr.w	r1, [r2], #4
 800a72a:	fa1a fe81 	uxtah	lr, sl, r1
 800a72e:	ea4f 4811 	mov.w	r8, r1, lsr #16
 800a732:	eb08 482e 	add.w	r8, r8, lr, asr #16
 800a736:	fa1f fa8e 	uxth.w	sl, lr
 800a73a:	4629      	mov	r1, r5
 800a73c:	eb09 0604 	add.w	r6, r9, r4
 800a740:	4591      	cmp	r9, r2
 800a742:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 800a746:	f841 4b04 	str.w	r4, [r1], #4
 800a74a:	f3c6 0680 	ubfx	r6, r6, #2, #1
 800a74e:	ea4f 4828 	mov.w	r8, r8, asr #16
 800a752:	d933      	bls.n	800a7bc <__mdiff+0x1cc>
 800a754:	b186      	cbz	r6, 800a778 <__mdiff+0x188>
 800a756:	f852 4b04 	ldr.w	r4, [r2], #4
 800a75a:	fa18 fe84 	uxtah	lr, r8, r4
 800a75e:	0c26      	lsrs	r6, r4, #16
 800a760:	eb06 462e 	add.w	r6, r6, lr, asr #16
 800a764:	fa1f f88e 	uxth.w	r8, lr
 800a768:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 800a76c:	4591      	cmp	r9, r2
 800a76e:	f841 4b04 	str.w	r4, [r1], #4
 800a772:	ea4f 4826 	mov.w	r8, r6, asr #16
 800a776:	d921      	bls.n	800a7bc <__mdiff+0x1cc>
 800a778:	4617      	mov	r7, r2
 800a77a:	460e      	mov	r6, r1
 800a77c:	f857 4b04 	ldr.w	r4, [r7], #4
 800a780:	fa18 fe84 	uxtah	lr, r8, r4
 800a784:	0c24      	lsrs	r4, r4, #16
 800a786:	eb04 442e 	add.w	r4, r4, lr, asr #16
 800a78a:	fa1f f88e 	uxth.w	r8, lr
 800a78e:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 800a792:	f846 eb04 	str.w	lr, [r6], #4
 800a796:	6852      	ldr	r2, [r2, #4]
 800a798:	fa1f f882 	uxth.w	r8, r2
 800a79c:	eb08 4424 	add.w	r4, r8, r4, asr #16
 800a7a0:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a7a4:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 800a7a8:	b2a4      	uxth	r4, r4
 800a7aa:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800a7ae:	1d3a      	adds	r2, r7, #4
 800a7b0:	604c      	str	r4, [r1, #4]
 800a7b2:	1d31      	adds	r1, r6, #4
 800a7b4:	4591      	cmp	r9, r2
 800a7b6:	ea4f 482e 	mov.w	r8, lr, asr #16
 800a7ba:	d8dd      	bhi.n	800a778 <__mdiff+0x188>
 800a7bc:	ea6f 010c 	mvn.w	r1, ip
 800a7c0:	eb01 0209 	add.w	r2, r1, r9
 800a7c4:	f022 0103 	bic.w	r1, r2, #3
 800a7c8:	1d0a      	adds	r2, r1, #4
 800a7ca:	18aa      	adds	r2, r5, r2
 800a7cc:	3a04      	subs	r2, #4
 800a7ce:	b924      	cbnz	r4, 800a7da <__mdiff+0x1ea>
 800a7d0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a7d4:	3b01      	subs	r3, #1
 800a7d6:	2900      	cmp	r1, #0
 800a7d8:	d0fa      	beq.n	800a7d0 <__mdiff+0x1e0>
 800a7da:	6103      	str	r3, [r0, #16]
 800a7dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7e0:	463b      	mov	r3, r7
 800a7e2:	2401      	movs	r4, #1
 800a7e4:	465f      	mov	r7, fp
 800a7e6:	469b      	mov	fp, r3
 800a7e8:	e711      	b.n	800a60e <__mdiff+0x1e>
 800a7ea:	4628      	mov	r0, r5
 800a7ec:	4621      	mov	r1, r4
 800a7ee:	f7ff fab9 	bl	8009d64 <_Balloc>
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	6102      	str	r2, [r0, #16]
 800a7f6:	6144      	str	r4, [r0, #20]
 800a7f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a7fc <__ulp>:
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800a802:	400b      	ands	r3, r1
 800a804:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 800a808:	2800      	cmp	r0, #0
 800a80a:	dd02      	ble.n	800a812 <__ulp+0x16>
 800a80c:	4601      	mov	r1, r0
 800a80e:	2000      	movs	r0, #0
 800a810:	4770      	bx	lr
 800a812:	4241      	negs	r1, r0
 800a814:	150b      	asrs	r3, r1, #20
 800a816:	2100      	movs	r1, #0
 800a818:	2b13      	cmp	r3, #19
 800a81a:	dd0b      	ble.n	800a834 <__ulp+0x38>
 800a81c:	2b32      	cmp	r3, #50	; 0x32
 800a81e:	dd02      	ble.n	800a826 <__ulp+0x2a>
 800a820:	2201      	movs	r2, #1
 800a822:	4610      	mov	r0, r2
 800a824:	4770      	bx	lr
 800a826:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 800a82a:	2301      	movs	r3, #1
 800a82c:	fa03 f200 	lsl.w	r2, r3, r0
 800a830:	4610      	mov	r0, r2
 800a832:	4770      	bx	lr
 800a834:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a838:	fa41 f103 	asr.w	r1, r1, r3
 800a83c:	2000      	movs	r0, #0
 800a83e:	4770      	bx	lr

0800a840 <__b2d>:
 800a840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a844:	6906      	ldr	r6, [r0, #16]
 800a846:	4688      	mov	r8, r1
 800a848:	1d31      	adds	r1, r6, #4
 800a84a:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 800a84e:	4634      	mov	r4, r6
 800a850:	f100 0714 	add.w	r7, r0, #20
 800a854:	f854 5b04 	ldr.w	r5, [r4], #4
 800a858:	4628      	mov	r0, r5
 800a85a:	f7ff fbcf 	bl	8009ffc <__hi0bits>
 800a85e:	f1c0 0320 	rsb	r3, r0, #32
 800a862:	280a      	cmp	r0, #10
 800a864:	f8c8 3000 	str.w	r3, [r8]
 800a868:	4632      	mov	r2, r6
 800a86a:	dc17      	bgt.n	800a89c <__b2d+0x5c>
 800a86c:	42b7      	cmp	r7, r6
 800a86e:	f1c0 020b 	rsb	r2, r0, #11
 800a872:	bf38      	it	cc
 800a874:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800a878:	fa25 f302 	lsr.w	r3, r5, r2
 800a87c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a880:	bf34      	ite	cc
 800a882:	fa24 f202 	lsrcc.w	r2, r4, r2
 800a886:	2200      	movcs	r2, #0
 800a888:	3015      	adds	r0, #21
 800a88a:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 800a88e:	fa05 f500 	lsl.w	r5, r5, r0
 800a892:	ea42 0005 	orr.w	r0, r2, r5
 800a896:	4619      	mov	r1, r3
 800a898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a89c:	42b7      	cmp	r7, r6
 800a89e:	d31f      	bcc.n	800a8e0 <__b2d+0xa0>
 800a8a0:	2400      	movs	r4, #0
 800a8a2:	f1b0 060b 	subs.w	r6, r0, #11
 800a8a6:	d021      	beq.n	800a8ec <__b2d+0xac>
 800a8a8:	42ba      	cmp	r2, r7
 800a8aa:	fa05 f506 	lsl.w	r5, r5, r6
 800a8ae:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 800a8b2:	bf88      	it	hi
 800a8b4:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 800a8b8:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800a8bc:	fa24 fc01 	lsr.w	ip, r4, r1
 800a8c0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a8c4:	bf88      	it	hi
 800a8c6:	fa22 f101 	lsrhi.w	r1, r2, r1
 800a8ca:	ea45 030c 	orr.w	r3, r5, ip
 800a8ce:	bf98      	it	ls
 800a8d0:	2100      	movls	r1, #0
 800a8d2:	fa04 f406 	lsl.w	r4, r4, r6
 800a8d6:	ea41 0004 	orr.w	r0, r1, r4
 800a8da:	4619      	mov	r1, r3
 800a8dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8e0:	1f32      	subs	r2, r6, #4
 800a8e2:	f1b0 060b 	subs.w	r6, r0, #11
 800a8e6:	f854 4c08 	ldr.w	r4, [r4, #-8]
 800a8ea:	d1dd      	bne.n	800a8a8 <__b2d+0x68>
 800a8ec:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800a8f0:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	4619      	mov	r1, r3
 800a8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a8fc <__d2b>:
 800a8fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a900:	b083      	sub	sp, #12
 800a902:	2101      	movs	r1, #1
 800a904:	461d      	mov	r5, r3
 800a906:	4614      	mov	r4, r2
 800a908:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a90a:	f7ff fa2b 	bl	8009d64 <_Balloc>
 800a90e:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800a912:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 800a916:	4680      	mov	r8, r0
 800a918:	46a9      	mov	r9, r5
 800a91a:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 800a91e:	b10e      	cbz	r6, 800a924 <__d2b+0x28>
 800a920:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 800a924:	9001      	str	r0, [sp, #4]
 800a926:	2c00      	cmp	r4, #0
 800a928:	d024      	beq.n	800a974 <__d2b+0x78>
 800a92a:	aa02      	add	r2, sp, #8
 800a92c:	4668      	mov	r0, sp
 800a92e:	f842 4d08 	str.w	r4, [r2, #-8]!
 800a932:	f7ff fb81 	bl	800a038 <__lo0bits>
 800a936:	9b01      	ldr	r3, [sp, #4]
 800a938:	2800      	cmp	r0, #0
 800a93a:	d131      	bne.n	800a9a0 <__d2b+0xa4>
 800a93c:	9c00      	ldr	r4, [sp, #0]
 800a93e:	f8c8 4014 	str.w	r4, [r8, #20]
 800a942:	2b00      	cmp	r3, #0
 800a944:	bf0c      	ite	eq
 800a946:	2401      	moveq	r4, #1
 800a948:	2402      	movne	r4, #2
 800a94a:	f8c8 3018 	str.w	r3, [r8, #24]
 800a94e:	f8c8 4010 	str.w	r4, [r8, #16]
 800a952:	b9de      	cbnz	r6, 800a98c <__d2b+0x90>
 800a954:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 800a958:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800a95c:	6910      	ldr	r0, [r2, #16]
 800a95e:	603b      	str	r3, [r7, #0]
 800a960:	f7ff fb4c 	bl	8009ffc <__hi0bits>
 800a964:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a966:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800a96a:	6008      	str	r0, [r1, #0]
 800a96c:	4640      	mov	r0, r8
 800a96e:	b003      	add	sp, #12
 800a970:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a974:	a801      	add	r0, sp, #4
 800a976:	f7ff fb5f 	bl	800a038 <__lo0bits>
 800a97a:	9901      	ldr	r1, [sp, #4]
 800a97c:	2401      	movs	r4, #1
 800a97e:	f8c8 1014 	str.w	r1, [r8, #20]
 800a982:	f8c8 4010 	str.w	r4, [r8, #16]
 800a986:	3020      	adds	r0, #32
 800a988:	2e00      	cmp	r6, #0
 800a98a:	d0e3      	beq.n	800a954 <__d2b+0x58>
 800a98c:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 800a990:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a992:	eb09 0200 	add.w	r2, r9, r0
 800a996:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a99a:	603a      	str	r2, [r7, #0]
 800a99c:	6018      	str	r0, [r3, #0]
 800a99e:	e7e5      	b.n	800a96c <__d2b+0x70>
 800a9a0:	f1c0 0120 	rsb	r1, r0, #32
 800a9a4:	9a00      	ldr	r2, [sp, #0]
 800a9a6:	fa03 f401 	lsl.w	r4, r3, r1
 800a9aa:	ea44 0102 	orr.w	r1, r4, r2
 800a9ae:	fa23 f300 	lsr.w	r3, r3, r0
 800a9b2:	f8c8 1014 	str.w	r1, [r8, #20]
 800a9b6:	9301      	str	r3, [sp, #4]
 800a9b8:	e7c3      	b.n	800a942 <__d2b+0x46>
 800a9ba:	bf00      	nop

0800a9bc <__ratio>:
 800a9bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9be:	b083      	sub	sp, #12
 800a9c0:	460e      	mov	r6, r1
 800a9c2:	4669      	mov	r1, sp
 800a9c4:	4607      	mov	r7, r0
 800a9c6:	f7ff ff3b 	bl	800a840 <__b2d>
 800a9ca:	4604      	mov	r4, r0
 800a9cc:	460d      	mov	r5, r1
 800a9ce:	4630      	mov	r0, r6
 800a9d0:	a901      	add	r1, sp, #4
 800a9d2:	f7ff ff35 	bl	800a840 <__b2d>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	460b      	mov	r3, r1
 800a9da:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800a9de:	693f      	ldr	r7, [r7, #16]
 800a9e0:	6936      	ldr	r6, [r6, #16]
 800a9e2:	1a41      	subs	r1, r0, r1
 800a9e4:	ebc6 0e07 	rsb	lr, r6, r7
 800a9e8:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 800a9ec:	f1bc 0f00 	cmp.w	ip, #0
 800a9f0:	4616      	mov	r6, r2
 800a9f2:	461f      	mov	r7, r3
 800a9f4:	dd07      	ble.n	800aa06 <__ratio+0x4a>
 800a9f6:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	4629      	mov	r1, r5
 800a9fe:	f001 ffb9 	bl	800c974 <__aeabi_ddiv>
 800aa02:	b003      	add	sp, #12
 800aa04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa06:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 800aa0a:	463b      	mov	r3, r7
 800aa0c:	e7f5      	b.n	800a9fa <__ratio+0x3e>
 800aa0e:	bf00      	nop

0800aa10 <_mprec_log10>:
 800aa10:	2817      	cmp	r0, #23
 800aa12:	b538      	push	{r3, r4, r5, lr}
 800aa14:	dd27      	ble.n	800aa66 <_mprec_log10+0x56>
 800aa16:	2100      	movs	r1, #0
 800aa18:	2300      	movs	r3, #0
 800aa1a:	1e45      	subs	r5, r0, #1
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800aa22:	2000      	movs	r0, #0
 800aa24:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800aa28:	f001 fe7a 	bl	800c720 <__aeabi_dmul>
 800aa2c:	462c      	mov	r4, r5
 800aa2e:	4602      	mov	r2, r0
 800aa30:	460b      	mov	r3, r1
 800aa32:	f005 0501 	and.w	r5, r5, #1
 800aa36:	b19c      	cbz	r4, 800aa60 <_mprec_log10+0x50>
 800aa38:	b965      	cbnz	r5, 800aa54 <_mprec_log10+0x44>
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	4610      	mov	r0, r2
 800aa40:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800aa44:	2200      	movs	r2, #0
 800aa46:	f001 fe6b 	bl	800c720 <__aeabi_dmul>
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	3c01      	subs	r4, #1
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800aa54:	f001 fe64 	bl	800c720 <__aeabi_dmul>
 800aa58:	3c01      	subs	r4, #1
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	460b      	mov	r3, r1
 800aa5e:	d1ec      	bne.n	800aa3a <_mprec_log10+0x2a>
 800aa60:	4610      	mov	r0, r2
 800aa62:	4619      	mov	r1, r3
 800aa64:	bd38      	pop	{r3, r4, r5, pc}
 800aa66:	4b03      	ldr	r3, [pc, #12]	; (800aa74 <_mprec_log10+0x64>)
 800aa68:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800aa6c:	e9d0 2300 	ldrd	r2, r3, [r0]
 800aa70:	e7f6      	b.n	800aa60 <_mprec_log10+0x50>
 800aa72:	bf00      	nop
 800aa74:	0800d3b8 	.word	0x0800d3b8

0800aa78 <__copybits>:
 800aa78:	b4f0      	push	{r4, r5, r6, r7}
 800aa7a:	6916      	ldr	r6, [r2, #16]
 800aa7c:	4694      	mov	ip, r2
 800aa7e:	3901      	subs	r1, #1
 800aa80:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aa84:	114f      	asrs	r7, r1, #5
 800aa86:	f10c 0314 	add.w	r3, ip, #20
 800aa8a:	3614      	adds	r6, #20
 800aa8c:	1c7a      	adds	r2, r7, #1
 800aa8e:	42b3      	cmp	r3, r6
 800aa90:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 800aa94:	d227      	bcs.n	800aae6 <__copybits+0x6e>
 800aa96:	43da      	mvns	r2, r3
 800aa98:	f8dc 4014 	ldr.w	r4, [ip, #20]
 800aa9c:	4601      	mov	r1, r0
 800aa9e:	f10c 0318 	add.w	r3, ip, #24
 800aaa2:	18b2      	adds	r2, r6, r2
 800aaa4:	429e      	cmp	r6, r3
 800aaa6:	f841 4b04 	str.w	r4, [r1], #4
 800aaaa:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800aaae:	d913      	bls.n	800aad8 <__copybits+0x60>
 800aab0:	b132      	cbz	r2, 800aac0 <__copybits+0x48>
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	f10c 031c 	add.w	r3, ip, #28
 800aab8:	429e      	cmp	r6, r3
 800aaba:	f841 2b04 	str.w	r2, [r1], #4
 800aabe:	d90b      	bls.n	800aad8 <__copybits+0x60>
 800aac0:	461d      	mov	r5, r3
 800aac2:	460c      	mov	r4, r1
 800aac4:	f855 2b04 	ldr.w	r2, [r5], #4
 800aac8:	f844 2b04 	str.w	r2, [r4], #4
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	604b      	str	r3, [r1, #4]
 800aad0:	1d2b      	adds	r3, r5, #4
 800aad2:	1d21      	adds	r1, r4, #4
 800aad4:	429e      	cmp	r6, r3
 800aad6:	d8f3      	bhi.n	800aac0 <__copybits+0x48>
 800aad8:	ebcc 0106 	rsb	r1, ip, r6
 800aadc:	3915      	subs	r1, #21
 800aade:	f021 0203 	bic.w	r2, r1, #3
 800aae2:	1d13      	adds	r3, r2, #4
 800aae4:	18c0      	adds	r0, r0, r3
 800aae6:	4287      	cmp	r7, r0
 800aae8:	d915      	bls.n	800ab16 <__copybits+0x9e>
 800aaea:	4603      	mov	r3, r0
 800aaec:	2100      	movs	r1, #0
 800aaee:	f843 1b04 	str.w	r1, [r3], #4
 800aaf2:	43c0      	mvns	r0, r0
 800aaf4:	183a      	adds	r2, r7, r0
 800aaf6:	429f      	cmp	r7, r3
 800aaf8:	f3c2 0080 	ubfx	r0, r2, #2, #1
 800aafc:	d90b      	bls.n	800ab16 <__copybits+0x9e>
 800aafe:	b118      	cbz	r0, 800ab08 <__copybits+0x90>
 800ab00:	f843 1b04 	str.w	r1, [r3], #4
 800ab04:	429f      	cmp	r7, r3
 800ab06:	d906      	bls.n	800ab16 <__copybits+0x9e>
 800ab08:	461a      	mov	r2, r3
 800ab0a:	f842 1b04 	str.w	r1, [r2], #4
 800ab0e:	6059      	str	r1, [r3, #4]
 800ab10:	1d13      	adds	r3, r2, #4
 800ab12:	429f      	cmp	r7, r3
 800ab14:	d8f8      	bhi.n	800ab08 <__copybits+0x90>
 800ab16:	bcf0      	pop	{r4, r5, r6, r7}
 800ab18:	4770      	bx	lr
 800ab1a:	bf00      	nop

0800ab1c <__any_on>:
 800ab1c:	b430      	push	{r4, r5}
 800ab1e:	6904      	ldr	r4, [r0, #16]
 800ab20:	114a      	asrs	r2, r1, #5
 800ab22:	4294      	cmp	r4, r2
 800ab24:	f100 0314 	add.w	r3, r0, #20
 800ab28:	da22      	bge.n	800ab70 <__any_on+0x54>
 800ab2a:	4622      	mov	r2, r4
 800ab2c:	3204      	adds	r2, #4
 800ab2e:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800ab32:	1d01      	adds	r1, r0, #4
 800ab34:	428b      	cmp	r3, r1
 800ab36:	d229      	bcs.n	800ab8c <__any_on+0x70>
 800ab38:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800ab3c:	b972      	cbnz	r2, 800ab5c <__any_on+0x40>
 800ab3e:	1ac1      	subs	r1, r0, r3
 800ab40:	1cca      	adds	r2, r1, #3
 800ab42:	0752      	lsls	r2, r2, #29
 800ab44:	d40d      	bmi.n	800ab62 <__any_on+0x46>
 800ab46:	4283      	cmp	r3, r0
 800ab48:	d220      	bcs.n	800ab8c <__any_on+0x70>
 800ab4a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ab4e:	3804      	subs	r0, #4
 800ab50:	b922      	cbnz	r2, 800ab5c <__any_on+0x40>
 800ab52:	f850 1c04 	ldr.w	r1, [r0, #-4]
 800ab56:	3804      	subs	r0, #4
 800ab58:	2900      	cmp	r1, #0
 800ab5a:	d0f4      	beq.n	800ab46 <__any_on+0x2a>
 800ab5c:	2001      	movs	r0, #1
 800ab5e:	bc30      	pop	{r4, r5}
 800ab60:	4770      	bx	lr
 800ab62:	4283      	cmp	r3, r0
 800ab64:	d212      	bcs.n	800ab8c <__any_on+0x70>
 800ab66:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 800ab6a:	2900      	cmp	r1, #0
 800ab6c:	d0eb      	beq.n	800ab46 <__any_on+0x2a>
 800ab6e:	e7f5      	b.n	800ab5c <__any_on+0x40>
 800ab70:	dddc      	ble.n	800ab2c <__any_on+0x10>
 800ab72:	f011 011f 	ands.w	r1, r1, #31
 800ab76:	d0d9      	beq.n	800ab2c <__any_on+0x10>
 800ab78:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 800ab7c:	6964      	ldr	r4, [r4, #20]
 800ab7e:	fa24 f501 	lsr.w	r5, r4, r1
 800ab82:	fa05 f101 	lsl.w	r1, r5, r1
 800ab86:	42a1      	cmp	r1, r4
 800ab88:	d1e8      	bne.n	800ab5c <__any_on+0x40>
 800ab8a:	e7cf      	b.n	800ab2c <__any_on+0x10>
 800ab8c:	2000      	movs	r0, #0
 800ab8e:	e7e6      	b.n	800ab5e <__any_on+0x42>

0800ab90 <__fpclassifyd>:
 800ab90:	460b      	mov	r3, r1
 800ab92:	b161      	cbz	r1, 800abae <__fpclassifyd+0x1e>
 800ab94:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800ab98:	d009      	beq.n	800abae <__fpclassifyd+0x1e>
 800ab9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab9e:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 800aba2:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 800aba6:	4291      	cmp	r1, r2
 800aba8:	d805      	bhi.n	800abb6 <__fpclassifyd+0x26>
 800abaa:	2004      	movs	r0, #4
 800abac:	4770      	bx	lr
 800abae:	2800      	cmp	r0, #0
 800abb0:	d1f3      	bne.n	800ab9a <__fpclassifyd+0xa>
 800abb2:	2002      	movs	r0, #2
 800abb4:	4770      	bx	lr
 800abb6:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 800abba:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800abbe:	4291      	cmp	r1, r2
 800abc0:	d9f3      	bls.n	800abaa <__fpclassifyd+0x1a>
 800abc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800abc6:	f2c0 020f 	movt	r2, #15
 800abca:	4293      	cmp	r3, r2
 800abcc:	d801      	bhi.n	800abd2 <__fpclassifyd+0x42>
 800abce:	2003      	movs	r0, #3
 800abd0:	4770      	bx	lr
 800abd2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800abd6:	4291      	cmp	r1, r2
 800abd8:	d9f9      	bls.n	800abce <__fpclassifyd+0x3e>
 800abda:	2200      	movs	r2, #0
 800abdc:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d004      	beq.n	800abee <__fpclassifyd+0x5e>
 800abe4:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 800abe8:	d001      	beq.n	800abee <__fpclassifyd+0x5e>
 800abea:	2000      	movs	r0, #0
 800abec:	4770      	bx	lr
 800abee:	f1d0 0001 	rsbs	r0, r0, #1
 800abf2:	bf38      	it	cc
 800abf4:	2000      	movcc	r0, #0
 800abf6:	4770      	bx	lr

0800abf8 <_sbrk_r>:
 800abf8:	b538      	push	{r3, r4, r5, lr}
 800abfa:	4c07      	ldr	r4, [pc, #28]	; (800ac18 <_sbrk_r+0x20>)
 800abfc:	2300      	movs	r3, #0
 800abfe:	4605      	mov	r5, r0
 800ac00:	4608      	mov	r0, r1
 800ac02:	6023      	str	r3, [r4, #0]
 800ac04:	f7f7 ffb2 	bl	8002b6c <_sbrk>
 800ac08:	1c43      	adds	r3, r0, #1
 800ac0a:	d000      	beq.n	800ac0e <_sbrk_r+0x16>
 800ac0c:	bd38      	pop	{r3, r4, r5, pc}
 800ac0e:	6821      	ldr	r1, [r4, #0]
 800ac10:	2900      	cmp	r1, #0
 800ac12:	d0fb      	beq.n	800ac0c <_sbrk_r+0x14>
 800ac14:	6029      	str	r1, [r5, #0]
 800ac16:	bd38      	pop	{r3, r4, r5, pc}
 800ac18:	20000e90 	.word	0x20000e90

0800ac1c <strcmp>:
 800ac1c:	ea80 0201 	eor.w	r2, r0, r1
 800ac20:	f012 0f03 	tst.w	r2, #3
 800ac24:	f040 803a 	bne.w	800ac9c <strcmp_unaligned>
 800ac28:	f010 0203 	ands.w	r2, r0, #3
 800ac2c:	f020 0003 	bic.w	r0, r0, #3
 800ac30:	f021 0103 	bic.w	r1, r1, #3
 800ac34:	f850 cb04 	ldr.w	ip, [r0], #4
 800ac38:	bf08      	it	eq
 800ac3a:	f851 3b04 	ldreq.w	r3, [r1], #4
 800ac3e:	d00d      	beq.n	800ac5c <strcmp+0x40>
 800ac40:	f082 0203 	eor.w	r2, r2, #3
 800ac44:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800ac48:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800ac4c:	fa23 f202 	lsr.w	r2, r3, r2
 800ac50:	f851 3b04 	ldr.w	r3, [r1], #4
 800ac54:	ea4c 0c02 	orr.w	ip, ip, r2
 800ac58:	ea43 0302 	orr.w	r3, r3, r2
 800ac5c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 800ac60:	459c      	cmp	ip, r3
 800ac62:	bf01      	itttt	eq
 800ac64:	ea22 020c 	biceq.w	r2, r2, ip
 800ac68:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 800ac6c:	f850 cb04 	ldreq.w	ip, [r0], #4
 800ac70:	f851 3b04 	ldreq.w	r3, [r1], #4
 800ac74:	d0f2      	beq.n	800ac5c <strcmp+0x40>
 800ac76:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800ac7a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 800ac7e:	2801      	cmp	r0, #1
 800ac80:	bf28      	it	cs
 800ac82:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 800ac86:	bf08      	it	eq
 800ac88:	0a1b      	lsreq	r3, r3, #8
 800ac8a:	d0f4      	beq.n	800ac76 <strcmp+0x5a>
 800ac8c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 800ac90:	ea4f 6010 	mov.w	r0, r0, lsr #24
 800ac94:	eba0 0003 	sub.w	r0, r0, r3
 800ac98:	4770      	bx	lr
 800ac9a:	bf00      	nop

0800ac9c <strcmp_unaligned>:
 800ac9c:	f010 0f03 	tst.w	r0, #3
 800aca0:	d00a      	beq.n	800acb8 <strcmp_unaligned+0x1c>
 800aca2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aca6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acaa:	2a01      	cmp	r2, #1
 800acac:	bf28      	it	cs
 800acae:	429a      	cmpcs	r2, r3
 800acb0:	d0f4      	beq.n	800ac9c <strcmp_unaligned>
 800acb2:	eba2 0003 	sub.w	r0, r2, r3
 800acb6:	4770      	bx	lr
 800acb8:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800acbc:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800acc0:	f04f 0201 	mov.w	r2, #1
 800acc4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 800acc8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 800accc:	f001 0c03 	and.w	ip, r1, #3
 800acd0:	f021 0103 	bic.w	r1, r1, #3
 800acd4:	f850 4b04 	ldr.w	r4, [r0], #4
 800acd8:	f851 5b04 	ldr.w	r5, [r1], #4
 800acdc:	f1bc 0f02 	cmp.w	ip, #2
 800ace0:	d026      	beq.n	800ad30 <strcmp_unaligned+0x94>
 800ace2:	d84b      	bhi.n	800ad7c <strcmp_unaligned+0xe0>
 800ace4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 800ace8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 800acec:	eba4 0302 	sub.w	r3, r4, r2
 800acf0:	ea23 0304 	bic.w	r3, r3, r4
 800acf4:	d10d      	bne.n	800ad12 <strcmp_unaligned+0x76>
 800acf6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800acfa:	bf08      	it	eq
 800acfc:	f851 5b04 	ldreq.w	r5, [r1], #4
 800ad00:	d10a      	bne.n	800ad18 <strcmp_unaligned+0x7c>
 800ad02:	ea8c 0c04 	eor.w	ip, ip, r4
 800ad06:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 800ad0a:	d10c      	bne.n	800ad26 <strcmp_unaligned+0x8a>
 800ad0c:	f850 4b04 	ldr.w	r4, [r0], #4
 800ad10:	e7e8      	b.n	800ace4 <strcmp_unaligned+0x48>
 800ad12:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800ad16:	e05c      	b.n	800add2 <strcmp_unaligned+0x136>
 800ad18:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 800ad1c:	d152      	bne.n	800adc4 <strcmp_unaligned+0x128>
 800ad1e:	780d      	ldrb	r5, [r1, #0]
 800ad20:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800ad24:	e055      	b.n	800add2 <strcmp_unaligned+0x136>
 800ad26:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800ad2a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 800ad2e:	e050      	b.n	800add2 <strcmp_unaligned+0x136>
 800ad30:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 800ad34:	eba4 0302 	sub.w	r3, r4, r2
 800ad38:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ad3c:	ea23 0304 	bic.w	r3, r3, r4
 800ad40:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 800ad44:	d117      	bne.n	800ad76 <strcmp_unaligned+0xda>
 800ad46:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800ad4a:	bf08      	it	eq
 800ad4c:	f851 5b04 	ldreq.w	r5, [r1], #4
 800ad50:	d107      	bne.n	800ad62 <strcmp_unaligned+0xc6>
 800ad52:	ea8c 0c04 	eor.w	ip, ip, r4
 800ad56:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 800ad5a:	d108      	bne.n	800ad6e <strcmp_unaligned+0xd2>
 800ad5c:	f850 4b04 	ldr.w	r4, [r0], #4
 800ad60:	e7e6      	b.n	800ad30 <strcmp_unaligned+0x94>
 800ad62:	041b      	lsls	r3, r3, #16
 800ad64:	d12e      	bne.n	800adc4 <strcmp_unaligned+0x128>
 800ad66:	880d      	ldrh	r5, [r1, #0]
 800ad68:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800ad6c:	e031      	b.n	800add2 <strcmp_unaligned+0x136>
 800ad6e:	ea4f 4505 	mov.w	r5, r5, lsl #16
 800ad72:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800ad76:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800ad7a:	e02a      	b.n	800add2 <strcmp_unaligned+0x136>
 800ad7c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 800ad80:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 800ad84:	eba4 0302 	sub.w	r3, r4, r2
 800ad88:	ea23 0304 	bic.w	r3, r3, r4
 800ad8c:	d10d      	bne.n	800adaa <strcmp_unaligned+0x10e>
 800ad8e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800ad92:	bf08      	it	eq
 800ad94:	f851 5b04 	ldreq.w	r5, [r1], #4
 800ad98:	d10a      	bne.n	800adb0 <strcmp_unaligned+0x114>
 800ad9a:	ea8c 0c04 	eor.w	ip, ip, r4
 800ad9e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 800ada2:	d10a      	bne.n	800adba <strcmp_unaligned+0x11e>
 800ada4:	f850 4b04 	ldr.w	r4, [r0], #4
 800ada8:	e7e8      	b.n	800ad7c <strcmp_unaligned+0xe0>
 800adaa:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800adae:	e010      	b.n	800add2 <strcmp_unaligned+0x136>
 800adb0:	f014 0fff 	tst.w	r4, #255	; 0xff
 800adb4:	d006      	beq.n	800adc4 <strcmp_unaligned+0x128>
 800adb6:	f851 5b04 	ldr.w	r5, [r1], #4
 800adba:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 800adbe:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 800adc2:	e006      	b.n	800add2 <strcmp_unaligned+0x136>
 800adc4:	f04f 0000 	mov.w	r0, #0
 800adc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adcc:	f85d 5b04 	ldr.w	r5, [sp], #4
 800add0:	4770      	bx	lr
 800add2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 800add6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 800adda:	2801      	cmp	r0, #1
 800addc:	bf28      	it	cs
 800adde:	4290      	cmpcs	r0, r2
 800ade0:	bf04      	itt	eq
 800ade2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 800ade6:	0a2d      	lsreq	r5, r5, #8
 800ade8:	d0f3      	beq.n	800add2 <strcmp_unaligned+0x136>
 800adea:	eba2 0000 	sub.w	r0, r2, r0
 800adee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adf2:	f85d 5b04 	ldr.w	r5, [sp], #4
 800adf6:	4770      	bx	lr

0800adf8 <__ssprint_r>:
 800adf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adfc:	6894      	ldr	r4, [r2, #8]
 800adfe:	6817      	ldr	r7, [r2, #0]
 800ae00:	b083      	sub	sp, #12
 800ae02:	4692      	mov	sl, r2
 800ae04:	4681      	mov	r9, r0
 800ae06:	460d      	mov	r5, r1
 800ae08:	2c00      	cmp	r4, #0
 800ae0a:	d06e      	beq.n	800aeea <__ssprint_r+0xf2>
 800ae0c:	f04f 0b00 	mov.w	fp, #0
 800ae10:	6808      	ldr	r0, [r1, #0]
 800ae12:	688e      	ldr	r6, [r1, #8]
 800ae14:	465c      	mov	r4, fp
 800ae16:	2c00      	cmp	r4, #0
 800ae18:	d047      	beq.n	800aeaa <__ssprint_r+0xb2>
 800ae1a:	42b4      	cmp	r4, r6
 800ae1c:	46b0      	mov	r8, r6
 800ae1e:	d349      	bcc.n	800aeb4 <__ssprint_r+0xbc>
 800ae20:	89ab      	ldrh	r3, [r5, #12]
 800ae22:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800ae26:	d030      	beq.n	800ae8a <__ssprint_r+0x92>
 800ae28:	696e      	ldr	r6, [r5, #20]
 800ae2a:	6929      	ldr	r1, [r5, #16]
 800ae2c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800ae30:	ebc1 0800 	rsb	r8, r1, r0
 800ae34:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 800ae38:	1c60      	adds	r0, r4, #1
 800ae3a:	1076      	asrs	r6, r6, #1
 800ae3c:	4440      	add	r0, r8
 800ae3e:	4286      	cmp	r6, r0
 800ae40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae44:	4632      	mov	r2, r6
 800ae46:	b21b      	sxth	r3, r3
 800ae48:	bf3c      	itt	cc
 800ae4a:	4606      	movcc	r6, r0
 800ae4c:	4632      	movcc	r2, r6
 800ae4e:	4648      	mov	r0, r9
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d032      	beq.n	800aeba <__ssprint_r+0xc2>
 800ae54:	4611      	mov	r1, r2
 800ae56:	f7fe fc33 	bl	80096c0 <_malloc_r>
 800ae5a:	2800      	cmp	r0, #0
 800ae5c:	d036      	beq.n	800aecc <__ssprint_r+0xd4>
 800ae5e:	6929      	ldr	r1, [r5, #16]
 800ae60:	9001      	str	r0, [sp, #4]
 800ae62:	4642      	mov	r2, r8
 800ae64:	f7fb fab2 	bl	80063cc <memcpy>
 800ae68:	89aa      	ldrh	r2, [r5, #12]
 800ae6a:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 800ae6e:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 800ae72:	81a9      	strh	r1, [r5, #12]
 800ae74:	9901      	ldr	r1, [sp, #4]
 800ae76:	ebc8 0306 	rsb	r3, r8, r6
 800ae7a:	eb01 0008 	add.w	r0, r1, r8
 800ae7e:	616e      	str	r6, [r5, #20]
 800ae80:	6129      	str	r1, [r5, #16]
 800ae82:	6028      	str	r0, [r5, #0]
 800ae84:	4626      	mov	r6, r4
 800ae86:	60ab      	str	r3, [r5, #8]
 800ae88:	46a0      	mov	r8, r4
 800ae8a:	4659      	mov	r1, fp
 800ae8c:	4642      	mov	r2, r8
 800ae8e:	f001 f869 	bl	800bf64 <memmove>
 800ae92:	f8da 1008 	ldr.w	r1, [sl, #8]
 800ae96:	68aa      	ldr	r2, [r5, #8]
 800ae98:	6828      	ldr	r0, [r5, #0]
 800ae9a:	1b96      	subs	r6, r2, r6
 800ae9c:	4440      	add	r0, r8
 800ae9e:	1b0c      	subs	r4, r1, r4
 800aea0:	60ae      	str	r6, [r5, #8]
 800aea2:	6028      	str	r0, [r5, #0]
 800aea4:	f8ca 4008 	str.w	r4, [sl, #8]
 800aea8:	b1fc      	cbz	r4, 800aeea <__ssprint_r+0xf2>
 800aeaa:	f8d7 b000 	ldr.w	fp, [r7]
 800aeae:	687c      	ldr	r4, [r7, #4]
 800aeb0:	3708      	adds	r7, #8
 800aeb2:	e7b0      	b.n	800ae16 <__ssprint_r+0x1e>
 800aeb4:	4626      	mov	r6, r4
 800aeb6:	46a0      	mov	r8, r4
 800aeb8:	e7e7      	b.n	800ae8a <__ssprint_r+0x92>
 800aeba:	f001 f9b5 	bl	800c228 <_realloc_r>
 800aebe:	4601      	mov	r1, r0
 800aec0:	2800      	cmp	r0, #0
 800aec2:	d1d8      	bne.n	800ae76 <__ssprint_r+0x7e>
 800aec4:	4648      	mov	r0, r9
 800aec6:	6929      	ldr	r1, [r5, #16]
 800aec8:	f000 ff82 	bl	800bdd0 <_free_r>
 800aecc:	89aa      	ldrh	r2, [r5, #12]
 800aece:	2100      	movs	r1, #0
 800aed0:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 800aed4:	230c      	movs	r3, #12
 800aed6:	f8c9 3000 	str.w	r3, [r9]
 800aeda:	81a8      	strh	r0, [r5, #12]
 800aedc:	f04f 30ff 	mov.w	r0, #4294967295
 800aee0:	f8ca 1008 	str.w	r1, [sl, #8]
 800aee4:	f8ca 1004 	str.w	r1, [sl, #4]
 800aee8:	e002      	b.n	800aef0 <__ssprint_r+0xf8>
 800aeea:	f8ca 4004 	str.w	r4, [sl, #4]
 800aeee:	4620      	mov	r0, r4
 800aef0:	b003      	add	sp, #12
 800aef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aef6:	bf00      	nop

0800aef8 <_svfiprintf_r>:
 800aef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aefc:	b0af      	sub	sp, #188	; 0xbc
 800aefe:	9103      	str	r1, [sp, #12]
 800af00:	8989      	ldrh	r1, [r1, #12]
 800af02:	9005      	str	r0, [sp, #20]
 800af04:	f001 0480 	and.w	r4, r1, #128	; 0x80
 800af08:	b221      	sxth	r1, r4
 800af0a:	9309      	str	r3, [sp, #36]	; 0x24
 800af0c:	b121      	cbz	r1, 800af18 <_svfiprintf_r+0x20>
 800af0e:	9c03      	ldr	r4, [sp, #12]
 800af10:	6923      	ldr	r3, [r4, #16]
 800af12:	2b00      	cmp	r3, #0
 800af14:	f000 8690 	beq.w	800bc38 <_svfiprintf_r+0xd40>
 800af18:	2600      	movs	r6, #0
 800af1a:	ac1e      	add	r4, sp, #120	; 0x78
 800af1c:	4d9f      	ldr	r5, [pc, #636]	; (800b19c <_svfiprintf_r+0x2a4>)
 800af1e:	9401      	str	r4, [sp, #4]
 800af20:	960b      	str	r6, [sp, #44]	; 0x2c
 800af22:	9411      	str	r4, [sp, #68]	; 0x44
 800af24:	9613      	str	r6, [sp, #76]	; 0x4c
 800af26:	9612      	str	r6, [sp, #72]	; 0x48
 800af28:	4691      	mov	r9, r2
 800af2a:	9607      	str	r6, [sp, #28]
 800af2c:	f899 2000 	ldrb.w	r2, [r9]
 800af30:	2a00      	cmp	r2, #0
 800af32:	f000 8403 	beq.w	800b73c <_svfiprintf_r+0x844>
 800af36:	2a25      	cmp	r2, #37	; 0x25
 800af38:	f000 8400 	beq.w	800b73c <_svfiprintf_r+0x844>
 800af3c:	f109 0701 	add.w	r7, r9, #1
 800af40:	e001      	b.n	800af46 <_svfiprintf_r+0x4e>
 800af42:	2925      	cmp	r1, #37	; 0x25
 800af44:	d004      	beq.n	800af50 <_svfiprintf_r+0x58>
 800af46:	463e      	mov	r6, r7
 800af48:	3701      	adds	r7, #1
 800af4a:	7831      	ldrb	r1, [r6, #0]
 800af4c:	2900      	cmp	r1, #0
 800af4e:	d1f8      	bne.n	800af42 <_svfiprintf_r+0x4a>
 800af50:	ebc9 0706 	rsb	r7, r9, r6
 800af54:	b17f      	cbz	r7, 800af76 <_svfiprintf_r+0x7e>
 800af56:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800af5a:	f8c4 9000 	str.w	r9, [r4]
 800af5e:	1c51      	adds	r1, r2, #1
 800af60:	19d8      	adds	r0, r3, r7
 800af62:	2907      	cmp	r1, #7
 800af64:	6067      	str	r7, [r4, #4]
 800af66:	9013      	str	r0, [sp, #76]	; 0x4c
 800af68:	9112      	str	r1, [sp, #72]	; 0x48
 800af6a:	f300 84d7 	bgt.w	800b91c <_svfiprintf_r+0xa24>
 800af6e:	3408      	adds	r4, #8
 800af70:	9b07      	ldr	r3, [sp, #28]
 800af72:	19d8      	adds	r0, r3, r7
 800af74:	9007      	str	r0, [sp, #28]
 800af76:	7832      	ldrb	r2, [r6, #0]
 800af78:	2a00      	cmp	r2, #0
 800af7a:	f000 8418 	beq.w	800b7ae <_svfiprintf_r+0x8b6>
 800af7e:	2100      	movs	r1, #0
 800af80:	f04f 30ff 	mov.w	r0, #4294967295
 800af84:	7873      	ldrb	r3, [r6, #1]
 800af86:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 800af8a:	460a      	mov	r2, r1
 800af8c:	f106 0901 	add.w	r9, r6, #1
 800af90:	9002      	str	r0, [sp, #8]
 800af92:	9108      	str	r1, [sp, #32]
 800af94:	4688      	mov	r8, r1
 800af96:	f109 0901 	add.w	r9, r9, #1
 800af9a:	f1a3 0120 	sub.w	r1, r3, #32
 800af9e:	2958      	cmp	r1, #88	; 0x58
 800afa0:	f200 81fb 	bhi.w	800b39a <_svfiprintf_r+0x4a2>
 800afa4:	e8df f011 	tbh	[pc, r1, lsl #1]
 800afa8:	01f901f2 	.word	0x01f901f2
 800afac:	01ed01f9 	.word	0x01ed01f9
 800afb0:	01f901f9 	.word	0x01f901f9
 800afb4:	01f901f9 	.word	0x01f901f9
 800afb8:	01f901f9 	.word	0x01f901f9
 800afbc:	025a00a8 	.word	0x025a00a8
 800afc0:	00b501f9 	.word	0x00b501f9
 800afc4:	01f9025e 	.word	0x01f9025e
 800afc8:	02440255 	.word	0x02440255
 800afcc:	02440244 	.word	0x02440244
 800afd0:	02440244 	.word	0x02440244
 800afd4:	02440244 	.word	0x02440244
 800afd8:	02440244 	.word	0x02440244
 800afdc:	01f901f9 	.word	0x01f901f9
 800afe0:	01f901f9 	.word	0x01f901f9
 800afe4:	01f901f9 	.word	0x01f901f9
 800afe8:	01f901f9 	.word	0x01f901f9
 800afec:	01f901f9 	.word	0x01f901f9
 800aff0:	01f90220 	.word	0x01f90220
 800aff4:	01f901f9 	.word	0x01f901f9
 800aff8:	01f901f9 	.word	0x01f901f9
 800affc:	01f901f9 	.word	0x01f901f9
 800b000:	01f901f9 	.word	0x01f901f9
 800b004:	009601f9 	.word	0x009601f9
 800b008:	01f901f9 	.word	0x01f901f9
 800b00c:	01f901f9 	.word	0x01f901f9
 800b010:	005901f9 	.word	0x005901f9
 800b014:	01f901f9 	.word	0x01f901f9
 800b018:	01f901cb 	.word	0x01f901cb
 800b01c:	01f901f9 	.word	0x01f901f9
 800b020:	01f901f9 	.word	0x01f901f9
 800b024:	01f901f9 	.word	0x01f901f9
 800b028:	01f901f9 	.word	0x01f901f9
 800b02c:	012901f9 	.word	0x012901f9
 800b030:	01f90110 	.word	0x01f90110
 800b034:	01f901f9 	.word	0x01f901f9
 800b038:	0110010b 	.word	0x0110010b
 800b03c:	01f901f9 	.word	0x01f901f9
 800b040:	01f900fe 	.word	0x01f900fe
 800b044:	009801b7 	.word	0x009801b7
 800b048:	00e200e7 	.word	0x00e200e7
 800b04c:	00ba01f9 	.word	0x00ba01f9
 800b050:	005b01f9 	.word	0x005b01f9
 800b054:	01f901f9 	.word	0x01f901f9
 800b058:	0208      	.short	0x0208
 800b05a:	f048 0810 	orr.w	r8, r8, #16
 800b05e:	f018 0f20 	tst.w	r8, #32
 800b062:	f000 84f0 	beq.w	800ba46 <_svfiprintf_r+0xb4e>
 800b066:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b068:	1df2      	adds	r2, r6, #7
 800b06a:	f022 0107 	bic.w	r1, r2, #7
 800b06e:	e9d1 6700 	ldrd	r6, r7, [r1]
 800b072:	f101 0c08 	add.w	ip, r1, #8
 800b076:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800b07a:	2301      	movs	r3, #1
 800b07c:	f04f 0b00 	mov.w	fp, #0
 800b080:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 800b084:	9a02      	ldr	r2, [sp, #8]
 800b086:	2a00      	cmp	r2, #0
 800b088:	bfa8      	it	ge
 800b08a:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 800b08e:	ea56 0a07 	orrs.w	sl, r6, r7
 800b092:	f040 8360 	bne.w	800b756 <_svfiprintf_r+0x85e>
 800b096:	9902      	ldr	r1, [sp, #8]
 800b098:	2900      	cmp	r1, #0
 800b09a:	f040 835c 	bne.w	800b756 <_svfiprintf_r+0x85e>
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	f040 84cb 	bne.w	800ba3a <_svfiprintf_r+0xb42>
 800b0a4:	f018 0f01 	tst.w	r8, #1
 800b0a8:	f000 8516 	beq.w	800bad8 <_svfiprintf_r+0xbe0>
 800b0ac:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 800b0b0:	2730      	movs	r7, #48	; 0x30
 800b0b2:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 800b0b6:	9901      	ldr	r1, [sp, #4]
 800b0b8:	ebca 0201 	rsb	r2, sl, r1
 800b0bc:	9204      	str	r2, [sp, #16]
 800b0be:	9f04      	ldr	r7, [sp, #16]
 800b0c0:	9b02      	ldr	r3, [sp, #8]
 800b0c2:	429f      	cmp	r7, r3
 800b0c4:	bfb8      	it	lt
 800b0c6:	461f      	movlt	r7, r3
 800b0c8:	f1bb 0f00 	cmp.w	fp, #0
 800b0cc:	f000 80a7 	beq.w	800b21e <_svfiprintf_r+0x326>
 800b0d0:	3701      	adds	r7, #1
 800b0d2:	e0a4      	b.n	800b21e <_svfiprintf_r+0x326>
 800b0d4:	f048 0810 	orr.w	r8, r8, #16
 800b0d8:	f018 0320 	ands.w	r3, r8, #32
 800b0dc:	f000 84d1 	beq.w	800ba82 <_svfiprintf_r+0xb8a>
 800b0e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0e2:	1ddf      	adds	r7, r3, #7
 800b0e4:	f027 0207 	bic.w	r2, r7, #7
 800b0e8:	f102 0c08 	add.w	ip, r2, #8
 800b0ec:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800b0f0:	e9d2 6700 	ldrd	r6, r7, [r2]
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	e7c1      	b.n	800b07c <_svfiprintf_r+0x184>
 800b0f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b0fc:	6819      	ldr	r1, [r3, #0]
 800b0fe:	9108      	str	r1, [sp, #32]
 800b100:	9b08      	ldr	r3, [sp, #32]
 800b102:	1d01      	adds	r1, r0, #4
 800b104:	2b00      	cmp	r3, #0
 800b106:	f280 84e2 	bge.w	800bace <_svfiprintf_r+0xbd6>
 800b10a:	9808      	ldr	r0, [sp, #32]
 800b10c:	9109      	str	r1, [sp, #36]	; 0x24
 800b10e:	4243      	negs	r3, r0
 800b110:	9308      	str	r3, [sp, #32]
 800b112:	f048 0804 	orr.w	r8, r8, #4
 800b116:	f899 3000 	ldrb.w	r3, [r9]
 800b11a:	e73c      	b.n	800af96 <_svfiprintf_r+0x9e>
 800b11c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800b120:	f8db a000 	ldr.w	sl, [fp]
 800b124:	2600      	movs	r6, #0
 800b126:	465f      	mov	r7, fp
 800b128:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 800b12c:	1d3b      	adds	r3, r7, #4
 800b12e:	f1ba 0f00 	cmp.w	sl, #0
 800b132:	f000 8575 	beq.w	800bc20 <_svfiprintf_r+0xd28>
 800b136:	9a02      	ldr	r2, [sp, #8]
 800b138:	2a00      	cmp	r2, #0
 800b13a:	4650      	mov	r0, sl
 800b13c:	f2c0 853f 	blt.w	800bbbe <_svfiprintf_r+0xcc6>
 800b140:	4631      	mov	r1, r6
 800b142:	9a02      	ldr	r2, [sp, #8]
 800b144:	9300      	str	r3, [sp, #0]
 800b146:	f7fe fd69 	bl	8009c1c <memchr>
 800b14a:	9900      	ldr	r1, [sp, #0]
 800b14c:	2800      	cmp	r0, #0
 800b14e:	f000 859b 	beq.w	800bc88 <_svfiprintf_r+0xd90>
 800b152:	9a02      	ldr	r2, [sp, #8]
 800b154:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800b158:	9109      	str	r1, [sp, #36]	; 0x24
 800b15a:	ebca 0300 	rsb	r3, sl, r0
 800b15e:	4293      	cmp	r3, r2
 800b160:	9304      	str	r3, [sp, #16]
 800b162:	f340 8534 	ble.w	800bbce <_svfiprintf_r+0xcd6>
 800b166:	9204      	str	r2, [sp, #16]
 800b168:	9602      	str	r6, [sp, #8]
 800b16a:	e7a8      	b.n	800b0be <_svfiprintf_r+0x1c6>
 800b16c:	f048 0820 	orr.w	r8, r8, #32
 800b170:	f899 3000 	ldrb.w	r3, [r9]
 800b174:	e70f      	b.n	800af96 <_svfiprintf_r+0x9e>
 800b176:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800b178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b17a:	6831      	ldr	r1, [r6, #0]
 800b17c:	460e      	mov	r6, r1
 800b17e:	4908      	ldr	r1, [pc, #32]	; (800b1a0 <_svfiprintf_r+0x2a8>)
 800b180:	2730      	movs	r7, #48	; 0x30
 800b182:	2378      	movs	r3, #120	; 0x78
 800b184:	1d10      	adds	r0, r2, #4
 800b186:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 800b18a:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 800b18e:	9009      	str	r0, [sp, #36]	; 0x24
 800b190:	2700      	movs	r7, #0
 800b192:	f048 0802 	orr.w	r8, r8, #2
 800b196:	910b      	str	r1, [sp, #44]	; 0x2c
 800b198:	2302      	movs	r3, #2
 800b19a:	e76f      	b.n	800b07c <_svfiprintf_r+0x184>
 800b19c:	0800d4d0 	.word	0x0800d4d0
 800b1a0:	0800d348 	.word	0x0800d348
 800b1a4:	f899 3000 	ldrb.w	r3, [r9]
 800b1a8:	4648      	mov	r0, r9
 800b1aa:	2b6c      	cmp	r3, #108	; 0x6c
 800b1ac:	bf03      	ittte	eq
 800b1ae:	f109 0901 	addeq.w	r9, r9, #1
 800b1b2:	f048 0820 	orreq.w	r8, r8, #32
 800b1b6:	7843      	ldrbeq	r3, [r0, #1]
 800b1b8:	f048 0810 	orrne.w	r8, r8, #16
 800b1bc:	e6eb      	b.n	800af96 <_svfiprintf_r+0x9e>
 800b1be:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 800b1c2:	f899 3000 	ldrb.w	r3, [r9]
 800b1c6:	e6e6      	b.n	800af96 <_svfiprintf_r+0x9e>
 800b1c8:	f018 0f20 	tst.w	r8, #32
 800b1cc:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800b1d0:	f000 8112 	beq.w	800b3f8 <_svfiprintf_r+0x500>
 800b1d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1d6:	1ddf      	adds	r7, r3, #7
 800b1d8:	f027 0607 	bic.w	r6, r7, #7
 800b1dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b1e0:	3608      	adds	r6, #8
 800b1e2:	2a00      	cmp	r2, #0
 800b1e4:	f173 0100 	sbcs.w	r1, r3, #0
 800b1e8:	9609      	str	r6, [sp, #36]	; 0x24
 800b1ea:	461f      	mov	r7, r3
 800b1ec:	4616      	mov	r6, r2
 800b1ee:	f2c0 8116 	blt.w	800b41e <_svfiprintf_r+0x526>
 800b1f2:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	e744      	b.n	800b084 <_svfiprintf_r+0x18c>
 800b1fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b1fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1fe:	683b      	ldr	r3, [r7, #0]
 800b200:	2200      	movs	r2, #0
 800b202:	2701      	movs	r7, #1
 800b204:	1d08      	adds	r0, r1, #4
 800b206:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800b20a:	9009      	str	r0, [sp, #36]	; 0x24
 800b20c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800b210:	9704      	str	r7, [sp, #16]
 800b212:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800b216:	f04f 0b00 	mov.w	fp, #0
 800b21a:	f8cd b008 	str.w	fp, [sp, #8]
 800b21e:	f018 0102 	ands.w	r1, r8, #2
 800b222:	bf18      	it	ne
 800b224:	3702      	addne	r7, #2
 800b226:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 800b22a:	9106      	str	r1, [sp, #24]
 800b22c:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800b230:	f040 815a 	bne.w	800b4e8 <_svfiprintf_r+0x5f0>
 800b234:	9808      	ldr	r0, [sp, #32]
 800b236:	ebc7 0b00 	rsb	fp, r7, r0
 800b23a:	f1bb 0f00 	cmp.w	fp, #0
 800b23e:	f340 8153 	ble.w	800b4e8 <_svfiprintf_r+0x5f0>
 800b242:	f1bb 0f10 	cmp.w	fp, #16
 800b246:	f340 8512 	ble.w	800bc6e <_svfiprintf_r+0xd76>
 800b24a:	f24d 46e0 	movw	r6, #54496	; 0xd4e0
 800b24e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b250:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b252:	4ba2      	ldr	r3, [pc, #648]	; (800b4dc <_svfiprintf_r+0x5e4>)
 800b254:	f6c0 0600 	movt	r6, #2048	; 0x800
 800b258:	6026      	str	r6, [r4, #0]
 800b25a:	2610      	movs	r6, #16
 800b25c:	1991      	adds	r1, r2, r6
 800b25e:	1c42      	adds	r2, r0, #1
 800b260:	f1ab 0c11 	sub.w	ip, fp, #17
 800b264:	2a07      	cmp	r2, #7
 800b266:	930c      	str	r3, [sp, #48]	; 0x30
 800b268:	6066      	str	r6, [r4, #4]
 800b26a:	9113      	str	r1, [sp, #76]	; 0x4c
 800b26c:	9212      	str	r2, [sp, #72]	; 0x48
 800b26e:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800b272:	f300 83c8 	bgt.w	800ba06 <_svfiprintf_r+0xb0e>
 800b276:	3408      	adds	r4, #8
 800b278:	f1ab 0b10 	sub.w	fp, fp, #16
 800b27c:	f1bb 0f10 	cmp.w	fp, #16
 800b280:	f340 8120 	ble.w	800b4c4 <_svfiprintf_r+0x5cc>
 800b284:	b19b      	cbz	r3, 800b2ae <_svfiprintf_r+0x3b6>
 800b286:	3201      	adds	r2, #1
 800b288:	f24d 43e0 	movw	r3, #54496	; 0xd4e0
 800b28c:	3110      	adds	r1, #16
 800b28e:	f6c0 0300 	movt	r3, #2048	; 0x800
 800b292:	2a07      	cmp	r2, #7
 800b294:	e884 0048 	stmia.w	r4, {r3, r6}
 800b298:	9113      	str	r1, [sp, #76]	; 0x4c
 800b29a:	9212      	str	r2, [sp, #72]	; 0x48
 800b29c:	f300 83c1 	bgt.w	800ba22 <_svfiprintf_r+0xb2a>
 800b2a0:	3408      	adds	r4, #8
 800b2a2:	f1ab 0b10 	sub.w	fp, fp, #16
 800b2a6:	f1bb 0f10 	cmp.w	fp, #16
 800b2aa:	f340 810b 	ble.w	800b4c4 <_svfiprintf_r+0x5cc>
 800b2ae:	4623      	mov	r3, r4
 800b2b0:	970d      	str	r7, [sp, #52]	; 0x34
 800b2b2:	9c03      	ldr	r4, [sp, #12]
 800b2b4:	9f05      	ldr	r7, [sp, #20]
 800b2b6:	e016      	b.n	800b2e6 <_svfiprintf_r+0x3ee>
 800b2b8:	3308      	adds	r3, #8
 800b2ba:	3201      	adds	r2, #1
 800b2bc:	f24d 40e0 	movw	r0, #54496	; 0xd4e0
 800b2c0:	3110      	adds	r1, #16
 800b2c2:	f6c0 0000 	movt	r0, #2048	; 0x800
 800b2c6:	2a07      	cmp	r2, #7
 800b2c8:	e883 0041 	stmia.w	r3, {r0, r6}
 800b2cc:	9113      	str	r1, [sp, #76]	; 0x4c
 800b2ce:	9212      	str	r2, [sp, #72]	; 0x48
 800b2d0:	f1ab 0b10 	sub.w	fp, fp, #16
 800b2d4:	f300 80e3 	bgt.w	800b49e <_svfiprintf_r+0x5a6>
 800b2d8:	f1ab 0b10 	sub.w	fp, fp, #16
 800b2dc:	3308      	adds	r3, #8
 800b2de:	f1bb 0f10 	cmp.w	fp, #16
 800b2e2:	f340 80ed 	ble.w	800b4c0 <_svfiprintf_r+0x5c8>
 800b2e6:	3201      	adds	r2, #1
 800b2e8:	f24d 40e0 	movw	r0, #54496	; 0xd4e0
 800b2ec:	3110      	adds	r1, #16
 800b2ee:	f6c0 0000 	movt	r0, #2048	; 0x800
 800b2f2:	2a07      	cmp	r2, #7
 800b2f4:	9113      	str	r1, [sp, #76]	; 0x4c
 800b2f6:	9212      	str	r2, [sp, #72]	; 0x48
 800b2f8:	e883 0041 	stmia.w	r3, {r0, r6}
 800b2fc:	dddc      	ble.n	800b2b8 <_svfiprintf_r+0x3c0>
 800b2fe:	4638      	mov	r0, r7
 800b300:	4621      	mov	r1, r4
 800b302:	aa11      	add	r2, sp, #68	; 0x44
 800b304:	f7ff fd78 	bl	800adf8 <__ssprint_r>
 800b308:	2800      	cmp	r0, #0
 800b30a:	f040 8257 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b30e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b310:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b312:	ab1e      	add	r3, sp, #120	; 0x78
 800b314:	e7d1      	b.n	800b2ba <_svfiprintf_r+0x3c2>
 800b316:	f018 0f20 	tst.w	r8, #32
 800b31a:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800b31e:	f040 840f 	bne.w	800bb40 <_svfiprintf_r+0xc48>
 800b322:	f018 0f10 	tst.w	r8, #16
 800b326:	f000 846b 	beq.w	800bc00 <_svfiprintf_r+0xd08>
 800b32a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800b32e:	9e07      	ldr	r6, [sp, #28]
 800b330:	f8da 3000 	ldr.w	r3, [sl]
 800b334:	4650      	mov	r0, sl
 800b336:	1d01      	adds	r1, r0, #4
 800b338:	9109      	str	r1, [sp, #36]	; 0x24
 800b33a:	601e      	str	r6, [r3, #0]
 800b33c:	e5f6      	b.n	800af2c <_svfiprintf_r+0x34>
 800b33e:	4e68      	ldr	r6, [pc, #416]	; (800b4e0 <_svfiprintf_r+0x5e8>)
 800b340:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800b344:	f018 0f20 	tst.w	r8, #32
 800b348:	960b      	str	r6, [sp, #44]	; 0x2c
 800b34a:	d03c      	beq.n	800b3c6 <_svfiprintf_r+0x4ce>
 800b34c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b34e:	1dc7      	adds	r7, r0, #7
 800b350:	f027 0607 	bic.w	r6, r7, #7
 800b354:	f106 0c08 	add.w	ip, r6, #8
 800b358:	e9d6 6700 	ldrd	r6, r7, [r6]
 800b35c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800b360:	f018 0f01 	tst.w	r8, #1
 800b364:	f000 8099 	beq.w	800b49a <_svfiprintf_r+0x5a2>
 800b368:	ea56 0107 	orrs.w	r1, r6, r7
 800b36c:	f000 8095 	beq.w	800b49a <_svfiprintf_r+0x5a2>
 800b370:	2230      	movs	r2, #48	; 0x30
 800b372:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 800b376:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 800b37a:	f048 0802 	orr.w	r8, r8, #2
 800b37e:	2302      	movs	r3, #2
 800b380:	e67c      	b.n	800b07c <_svfiprintf_r+0x184>
 800b382:	f048 0801 	orr.w	r8, r8, #1
 800b386:	f899 3000 	ldrb.w	r3, [r9]
 800b38a:	e604      	b.n	800af96 <_svfiprintf_r+0x9e>
 800b38c:	f899 3000 	ldrb.w	r3, [r9]
 800b390:	2a00      	cmp	r2, #0
 800b392:	f47f ae00 	bne.w	800af96 <_svfiprintf_r+0x9e>
 800b396:	2220      	movs	r2, #32
 800b398:	e5fd      	b.n	800af96 <_svfiprintf_r+0x9e>
 800b39a:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	f000 8205 	beq.w	800b7ae <_svfiprintf_r+0x8b6>
 800b3a4:	2701      	movs	r7, #1
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800b3ac:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800b3b0:	9704      	str	r7, [sp, #16]
 800b3b2:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800b3b6:	e72e      	b.n	800b216 <_svfiprintf_r+0x31e>
 800b3b8:	4e4a      	ldr	r6, [pc, #296]	; (800b4e4 <_svfiprintf_r+0x5ec>)
 800b3ba:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800b3be:	f018 0f20 	tst.w	r8, #32
 800b3c2:	960b      	str	r6, [sp, #44]	; 0x2c
 800b3c4:	d1c2      	bne.n	800b34c <_svfiprintf_r+0x454>
 800b3c6:	f018 0f10 	tst.w	r8, #16
 800b3ca:	f040 83b0 	bne.w	800bb2e <_svfiprintf_r+0xc36>
 800b3ce:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b3d2:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800b3d6:	f000 840a 	beq.w	800bbee <_svfiprintf_r+0xcf6>
 800b3da:	4658      	mov	r0, fp
 800b3dc:	1d07      	adds	r7, r0, #4
 800b3de:	9709      	str	r7, [sp, #36]	; 0x24
 800b3e0:	f8bb 6000 	ldrh.w	r6, [fp]
 800b3e4:	2700      	movs	r7, #0
 800b3e6:	e7bb      	b.n	800b360 <_svfiprintf_r+0x468>
 800b3e8:	f048 0810 	orr.w	r8, r8, #16
 800b3ec:	f018 0f20 	tst.w	r8, #32
 800b3f0:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 800b3f4:	f47f aeee 	bne.w	800b1d4 <_svfiprintf_r+0x2dc>
 800b3f8:	f018 0f10 	tst.w	r8, #16
 800b3fc:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800b400:	f000 8370 	beq.w	800bae4 <_svfiprintf_r+0xbec>
 800b404:	f8db 6000 	ldr.w	r6, [fp]
 800b408:	17f7      	asrs	r7, r6, #31
 800b40a:	4659      	mov	r1, fp
 800b40c:	4632      	mov	r2, r6
 800b40e:	463b      	mov	r3, r7
 800b410:	1d08      	adds	r0, r1, #4
 800b412:	2a00      	cmp	r2, #0
 800b414:	f173 0100 	sbcs.w	r1, r3, #0
 800b418:	9009      	str	r0, [sp, #36]	; 0x24
 800b41a:	f6bf aeea 	bge.w	800b1f2 <_svfiprintf_r+0x2fa>
 800b41e:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 800b422:	4276      	negs	r6, r6
 800b424:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800b428:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 800b42c:	2301      	movs	r3, #1
 800b42e:	e629      	b.n	800b084 <_svfiprintf_r+0x18c>
 800b430:	4648      	mov	r0, r9
 800b432:	2100      	movs	r1, #0
 800b434:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800b438:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b43c:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800b440:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800b444:	2e09      	cmp	r6, #9
 800b446:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 800b44a:	4681      	mov	r9, r0
 800b44c:	d9f2      	bls.n	800b434 <_svfiprintf_r+0x53c>
 800b44e:	9108      	str	r1, [sp, #32]
 800b450:	e5a3      	b.n	800af9a <_svfiprintf_r+0xa2>
 800b452:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800b456:	f899 3000 	ldrb.w	r3, [r9]
 800b45a:	e59c      	b.n	800af96 <_svfiprintf_r+0x9e>
 800b45c:	f899 3000 	ldrb.w	r3, [r9]
 800b460:	222b      	movs	r2, #43	; 0x2b
 800b462:	e598      	b.n	800af96 <_svfiprintf_r+0x9e>
 800b464:	464e      	mov	r6, r9
 800b466:	f816 3b01 	ldrb.w	r3, [r6], #1
 800b46a:	2b2a      	cmp	r3, #42	; 0x2a
 800b46c:	f000 8414 	beq.w	800bc98 <_svfiprintf_r+0xda0>
 800b470:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b474:	2000      	movs	r0, #0
 800b476:	2909      	cmp	r1, #9
 800b478:	f200 8401 	bhi.w	800bc7e <_svfiprintf_r+0xd86>
 800b47c:	f816 3b01 	ldrb.w	r3, [r6], #1
 800b480:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800b484:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800b488:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b48c:	2909      	cmp	r1, #9
 800b48e:	46b1      	mov	r9, r6
 800b490:	d9f4      	bls.n	800b47c <_svfiprintf_r+0x584>
 800b492:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 800b496:	9002      	str	r0, [sp, #8]
 800b498:	e57f      	b.n	800af9a <_svfiprintf_r+0xa2>
 800b49a:	2302      	movs	r3, #2
 800b49c:	e5ee      	b.n	800b07c <_svfiprintf_r+0x184>
 800b49e:	4638      	mov	r0, r7
 800b4a0:	4621      	mov	r1, r4
 800b4a2:	aa11      	add	r2, sp, #68	; 0x44
 800b4a4:	f7ff fca8 	bl	800adf8 <__ssprint_r>
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	f040 8187 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b4ae:	f1ab 0b10 	sub.w	fp, fp, #16
 800b4b2:	f1bb 0f10 	cmp.w	fp, #16
 800b4b6:	ab1e      	add	r3, sp, #120	; 0x78
 800b4b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b4ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4bc:	f73f af13 	bgt.w	800b2e6 <_svfiprintf_r+0x3ee>
 800b4c0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b4c2:	461c      	mov	r4, r3
 800b4c4:	3201      	adds	r2, #1
 800b4c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b4c8:	9212      	str	r2, [sp, #72]	; 0x48
 800b4ca:	4459      	add	r1, fp
 800b4cc:	2a07      	cmp	r2, #7
 800b4ce:	e884 0808 	stmia.w	r4, {r3, fp}
 800b4d2:	9113      	str	r1, [sp, #76]	; 0x4c
 800b4d4:	f300 82c9 	bgt.w	800ba6a <_svfiprintf_r+0xb72>
 800b4d8:	3408      	adds	r4, #8
 800b4da:	e007      	b.n	800b4ec <_svfiprintf_r+0x5f4>
 800b4dc:	0800d4e0 	.word	0x0800d4e0
 800b4e0:	0800d334 	.word	0x0800d334
 800b4e4:	0800d348 	.word	0x0800d348
 800b4e8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b4ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b4ec:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 800b4f0:	b160      	cbz	r0, 800b50c <_svfiprintf_r+0x614>
 800b4f2:	3201      	adds	r2, #1
 800b4f4:	3101      	adds	r1, #1
 800b4f6:	2001      	movs	r0, #1
 800b4f8:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 800b4fc:	2a07      	cmp	r2, #7
 800b4fe:	6023      	str	r3, [r4, #0]
 800b500:	6060      	str	r0, [r4, #4]
 800b502:	9113      	str	r1, [sp, #76]	; 0x4c
 800b504:	9212      	str	r2, [sp, #72]	; 0x48
 800b506:	f300 8266 	bgt.w	800b9d6 <_svfiprintf_r+0xade>
 800b50a:	3408      	adds	r4, #8
 800b50c:	9b06      	ldr	r3, [sp, #24]
 800b50e:	b15b      	cbz	r3, 800b528 <_svfiprintf_r+0x630>
 800b510:	3201      	adds	r2, #1
 800b512:	3102      	adds	r1, #2
 800b514:	2302      	movs	r3, #2
 800b516:	a810      	add	r0, sp, #64	; 0x40
 800b518:	2a07      	cmp	r2, #7
 800b51a:	6020      	str	r0, [r4, #0]
 800b51c:	6063      	str	r3, [r4, #4]
 800b51e:	9113      	str	r1, [sp, #76]	; 0x4c
 800b520:	9212      	str	r2, [sp, #72]	; 0x48
 800b522:	f300 8264 	bgt.w	800b9ee <_svfiprintf_r+0xaf6>
 800b526:	3408      	adds	r4, #8
 800b528:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b52a:	2e80      	cmp	r6, #128	; 0x80
 800b52c:	f000 815a 	beq.w	800b7e4 <_svfiprintf_r+0x8ec>
 800b530:	f8dd b008 	ldr.w	fp, [sp, #8]
 800b534:	9e04      	ldr	r6, [sp, #16]
 800b536:	ebc6 060b 	rsb	r6, r6, fp
 800b53a:	2e00      	cmp	r6, #0
 800b53c:	dd67      	ble.n	800b60e <_svfiprintf_r+0x716>
 800b53e:	2e10      	cmp	r6, #16
 800b540:	f340 8348 	ble.w	800bbd4 <_svfiprintf_r+0xcdc>
 800b544:	f04f 0b10 	mov.w	fp, #16
 800b548:	3201      	adds	r2, #1
 800b54a:	4ba4      	ldr	r3, [pc, #656]	; (800b7dc <_svfiprintf_r+0x8e4>)
 800b54c:	9212      	str	r2, [sp, #72]	; 0x48
 800b54e:	f1a6 0c11 	sub.w	ip, r6, #17
 800b552:	4459      	add	r1, fp
 800b554:	2a07      	cmp	r2, #7
 800b556:	9302      	str	r3, [sp, #8]
 800b558:	e884 0820 	stmia.w	r4, {r5, fp}
 800b55c:	9113      	str	r1, [sp, #76]	; 0x4c
 800b55e:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800b562:	f300 81c1 	bgt.w	800b8e8 <_svfiprintf_r+0x9f0>
 800b566:	3408      	adds	r4, #8
 800b568:	3e10      	subs	r6, #16
 800b56a:	2e10      	cmp	r6, #16
 800b56c:	dd44      	ble.n	800b5f8 <_svfiprintf_r+0x700>
 800b56e:	b163      	cbz	r3, 800b58a <_svfiprintf_r+0x692>
 800b570:	3201      	adds	r2, #1
 800b572:	3110      	adds	r1, #16
 800b574:	2a07      	cmp	r2, #7
 800b576:	e884 0820 	stmia.w	r4, {r5, fp}
 800b57a:	9113      	str	r1, [sp, #76]	; 0x4c
 800b57c:	9212      	str	r2, [sp, #72]	; 0x48
 800b57e:	f300 81c1 	bgt.w	800b904 <_svfiprintf_r+0xa0c>
 800b582:	3408      	adds	r4, #8
 800b584:	3e10      	subs	r6, #16
 800b586:	2e10      	cmp	r6, #16
 800b588:	dd36      	ble.n	800b5f8 <_svfiprintf_r+0x700>
 800b58a:	4620      	mov	r0, r4
 800b58c:	9706      	str	r7, [sp, #24]
 800b58e:	9c03      	ldr	r4, [sp, #12]
 800b590:	9f05      	ldr	r7, [sp, #20]
 800b592:	e00d      	b.n	800b5b0 <_svfiprintf_r+0x6b8>
 800b594:	3008      	adds	r0, #8
 800b596:	3201      	adds	r2, #1
 800b598:	3110      	adds	r1, #16
 800b59a:	3e10      	subs	r6, #16
 800b59c:	2a07      	cmp	r2, #7
 800b59e:	e880 0820 	stmia.w	r0, {r5, fp}
 800b5a2:	9113      	str	r1, [sp, #76]	; 0x4c
 800b5a4:	9212      	str	r2, [sp, #72]	; 0x48
 800b5a6:	dc17      	bgt.n	800b5d8 <_svfiprintf_r+0x6e0>
 800b5a8:	3e10      	subs	r6, #16
 800b5aa:	3008      	adds	r0, #8
 800b5ac:	2e10      	cmp	r6, #16
 800b5ae:	dd21      	ble.n	800b5f4 <_svfiprintf_r+0x6fc>
 800b5b0:	3201      	adds	r2, #1
 800b5b2:	3110      	adds	r1, #16
 800b5b4:	2a07      	cmp	r2, #7
 800b5b6:	9113      	str	r1, [sp, #76]	; 0x4c
 800b5b8:	9212      	str	r2, [sp, #72]	; 0x48
 800b5ba:	e880 0820 	stmia.w	r0, {r5, fp}
 800b5be:	dde9      	ble.n	800b594 <_svfiprintf_r+0x69c>
 800b5c0:	4638      	mov	r0, r7
 800b5c2:	4621      	mov	r1, r4
 800b5c4:	aa11      	add	r2, sp, #68	; 0x44
 800b5c6:	f7ff fc17 	bl	800adf8 <__ssprint_r>
 800b5ca:	2800      	cmp	r0, #0
 800b5cc:	f040 80f6 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b5d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b5d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b5d4:	a81e      	add	r0, sp, #120	; 0x78
 800b5d6:	e7de      	b.n	800b596 <_svfiprintf_r+0x69e>
 800b5d8:	4638      	mov	r0, r7
 800b5da:	4621      	mov	r1, r4
 800b5dc:	aa11      	add	r2, sp, #68	; 0x44
 800b5de:	f7ff fc0b 	bl	800adf8 <__ssprint_r>
 800b5e2:	2800      	cmp	r0, #0
 800b5e4:	f040 80ea 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b5e8:	3e10      	subs	r6, #16
 800b5ea:	2e10      	cmp	r6, #16
 800b5ec:	a81e      	add	r0, sp, #120	; 0x78
 800b5ee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b5f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b5f2:	dcdd      	bgt.n	800b5b0 <_svfiprintf_r+0x6b8>
 800b5f4:	9f06      	ldr	r7, [sp, #24]
 800b5f6:	4604      	mov	r4, r0
 800b5f8:	3201      	adds	r2, #1
 800b5fa:	9b02      	ldr	r3, [sp, #8]
 800b5fc:	9212      	str	r2, [sp, #72]	; 0x48
 800b5fe:	1989      	adds	r1, r1, r6
 800b600:	2a07      	cmp	r2, #7
 800b602:	e884 0048 	stmia.w	r4, {r3, r6}
 800b606:	9113      	str	r1, [sp, #76]	; 0x4c
 800b608:	f300 8193 	bgt.w	800b932 <_svfiprintf_r+0xa3a>
 800b60c:	3408      	adds	r4, #8
 800b60e:	9b04      	ldr	r3, [sp, #16]
 800b610:	f8c4 a000 	str.w	sl, [r4]
 800b614:	3201      	adds	r2, #1
 800b616:	18c9      	adds	r1, r1, r3
 800b618:	2a07      	cmp	r2, #7
 800b61a:	6063      	str	r3, [r4, #4]
 800b61c:	9113      	str	r1, [sp, #76]	; 0x4c
 800b61e:	9212      	str	r2, [sp, #72]	; 0x48
 800b620:	f300 814e 	bgt.w	800b8c0 <_svfiprintf_r+0x9c8>
 800b624:	f104 0208 	add.w	r2, r4, #8
 800b628:	f018 0f04 	tst.w	r8, #4
 800b62c:	d074      	beq.n	800b718 <_svfiprintf_r+0x820>
 800b62e:	9e08      	ldr	r6, [sp, #32]
 800b630:	1bf6      	subs	r6, r6, r7
 800b632:	2e00      	cmp	r6, #0
 800b634:	dd70      	ble.n	800b718 <_svfiprintf_r+0x820>
 800b636:	2e10      	cmp	r6, #16
 800b638:	dd5a      	ble.n	800b6f0 <_svfiprintf_r+0x7f8>
 800b63a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b63c:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 800b7e0 <_svfiprintf_r+0x8e8>
 800b640:	f24d 44e0 	movw	r4, #54496	; 0xd4e0
 800b644:	f6c0 0400 	movt	r4, #2048	; 0x800
 800b648:	1c43      	adds	r3, r0, #1
 800b64a:	6014      	str	r4, [r2, #0]
 800b64c:	2410      	movs	r4, #16
 800b64e:	f1a6 0811 	sub.w	r8, r6, #17
 800b652:	1909      	adds	r1, r1, r4
 800b654:	2b07      	cmp	r3, #7
 800b656:	6054      	str	r4, [r2, #4]
 800b658:	9113      	str	r1, [sp, #76]	; 0x4c
 800b65a:	9312      	str	r3, [sp, #72]	; 0x48
 800b65c:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800b660:	f300 821e 	bgt.w	800baa0 <_svfiprintf_r+0xba8>
 800b664:	3208      	adds	r2, #8
 800b666:	3e10      	subs	r6, #16
 800b668:	2e10      	cmp	r6, #16
 800b66a:	dd44      	ble.n	800b6f6 <_svfiprintf_r+0x7fe>
 800b66c:	f1b8 0f00 	cmp.w	r8, #0
 800b670:	d010      	beq.n	800b694 <_svfiprintf_r+0x79c>
 800b672:	3301      	adds	r3, #1
 800b674:	f24d 40e0 	movw	r0, #54496	; 0xd4e0
 800b678:	3110      	adds	r1, #16
 800b67a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800b67e:	2b07      	cmp	r3, #7
 800b680:	e882 0011 	stmia.w	r2, {r0, r4}
 800b684:	9113      	str	r1, [sp, #76]	; 0x4c
 800b686:	9312      	str	r3, [sp, #72]	; 0x48
 800b688:	f300 8267 	bgt.w	800bb5a <_svfiprintf_r+0xc62>
 800b68c:	3208      	adds	r2, #8
 800b68e:	3e10      	subs	r6, #16
 800b690:	2e10      	cmp	r6, #16
 800b692:	dd30      	ble.n	800b6f6 <_svfiprintf_r+0x7fe>
 800b694:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b698:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b69c:	e011      	b.n	800b6c2 <_svfiprintf_r+0x7ca>
 800b69e:	3208      	adds	r2, #8
 800b6a0:	3301      	adds	r3, #1
 800b6a2:	f24d 40e0 	movw	r0, #54496	; 0xd4e0
 800b6a6:	3110      	adds	r1, #16
 800b6a8:	f6c0 0000 	movt	r0, #2048	; 0x800
 800b6ac:	3e10      	subs	r6, #16
 800b6ae:	2b07      	cmp	r3, #7
 800b6b0:	e882 0011 	stmia.w	r2, {r0, r4}
 800b6b4:	9113      	str	r1, [sp, #76]	; 0x4c
 800b6b6:	9312      	str	r3, [sp, #72]	; 0x48
 800b6b8:	dc42      	bgt.n	800b740 <_svfiprintf_r+0x848>
 800b6ba:	3208      	adds	r2, #8
 800b6bc:	3e10      	subs	r6, #16
 800b6be:	2e10      	cmp	r6, #16
 800b6c0:	dd19      	ble.n	800b6f6 <_svfiprintf_r+0x7fe>
 800b6c2:	3301      	adds	r3, #1
 800b6c4:	f24d 40e0 	movw	r0, #54496	; 0xd4e0
 800b6c8:	3110      	adds	r1, #16
 800b6ca:	f6c0 0000 	movt	r0, #2048	; 0x800
 800b6ce:	2b07      	cmp	r3, #7
 800b6d0:	e882 0011 	stmia.w	r2, {r0, r4}
 800b6d4:	9113      	str	r1, [sp, #76]	; 0x4c
 800b6d6:	9312      	str	r3, [sp, #72]	; 0x48
 800b6d8:	dde1      	ble.n	800b69e <_svfiprintf_r+0x7a6>
 800b6da:	4640      	mov	r0, r8
 800b6dc:	4659      	mov	r1, fp
 800b6de:	aa11      	add	r2, sp, #68	; 0x44
 800b6e0:	f7ff fb8a 	bl	800adf8 <__ssprint_r>
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	d169      	bne.n	800b7bc <_svfiprintf_r+0x8c4>
 800b6e8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b6ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6ec:	aa1e      	add	r2, sp, #120	; 0x78
 800b6ee:	e7d7      	b.n	800b6a0 <_svfiprintf_r+0x7a8>
 800b6f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6f2:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 800b7e0 <_svfiprintf_r+0x8e8>
 800b6f6:	1c5c      	adds	r4, r3, #1
 800b6f8:	1871      	adds	r1, r6, r1
 800b6fa:	2c07      	cmp	r4, #7
 800b6fc:	f8c2 a000 	str.w	sl, [r2]
 800b700:	6056      	str	r6, [r2, #4]
 800b702:	9113      	str	r1, [sp, #76]	; 0x4c
 800b704:	9412      	str	r4, [sp, #72]	; 0x48
 800b706:	dd07      	ble.n	800b718 <_svfiprintf_r+0x820>
 800b708:	9805      	ldr	r0, [sp, #20]
 800b70a:	9903      	ldr	r1, [sp, #12]
 800b70c:	aa11      	add	r2, sp, #68	; 0x44
 800b70e:	f7ff fb73 	bl	800adf8 <__ssprint_r>
 800b712:	2800      	cmp	r0, #0
 800b714:	d152      	bne.n	800b7bc <_svfiprintf_r+0x8c4>
 800b716:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b718:	9a07      	ldr	r2, [sp, #28]
 800b71a:	9808      	ldr	r0, [sp, #32]
 800b71c:	4287      	cmp	r7, r0
 800b71e:	bfac      	ite	ge
 800b720:	19d2      	addge	r2, r2, r7
 800b722:	1812      	addlt	r2, r2, r0
 800b724:	9207      	str	r2, [sp, #28]
 800b726:	2900      	cmp	r1, #0
 800b728:	f040 80d5 	bne.w	800b8d6 <_svfiprintf_r+0x9de>
 800b72c:	f899 2000 	ldrb.w	r2, [r9]
 800b730:	2600      	movs	r6, #0
 800b732:	9612      	str	r6, [sp, #72]	; 0x48
 800b734:	ac1e      	add	r4, sp, #120	; 0x78
 800b736:	2a00      	cmp	r2, #0
 800b738:	f47f abfd 	bne.w	800af36 <_svfiprintf_r+0x3e>
 800b73c:	464e      	mov	r6, r9
 800b73e:	e41a      	b.n	800af76 <_svfiprintf_r+0x7e>
 800b740:	4640      	mov	r0, r8
 800b742:	4659      	mov	r1, fp
 800b744:	aa11      	add	r2, sp, #68	; 0x44
 800b746:	f7ff fb57 	bl	800adf8 <__ssprint_r>
 800b74a:	2800      	cmp	r0, #0
 800b74c:	d136      	bne.n	800b7bc <_svfiprintf_r+0x8c4>
 800b74e:	aa1e      	add	r2, sp, #120	; 0x78
 800b750:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b752:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b754:	e7b2      	b.n	800b6bc <_svfiprintf_r+0x7c4>
 800b756:	2b01      	cmp	r3, #1
 800b758:	f000 8117 	beq.w	800b98a <_svfiprintf_r+0xa92>
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 800b762:	f000 80f2 	beq.w	800b94a <_svfiprintf_r+0xa52>
 800b766:	46dc      	mov	ip, fp
 800b768:	f04f 0a07 	mov.w	sl, #7
 800b76c:	08f0      	lsrs	r0, r6, #3
 800b76e:	ea06 020a 	and.w	r2, r6, sl
 800b772:	08fb      	lsrs	r3, r7, #3
 800b774:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 800b778:	3230      	adds	r2, #48	; 0x30
 800b77a:	461f      	mov	r7, r3
 800b77c:	b2d0      	uxtb	r0, r2
 800b77e:	ea56 0b07 	orrs.w	fp, r6, r7
 800b782:	468a      	mov	sl, r1
 800b784:	7008      	strb	r0, [r1, #0]
 800b786:	f101 31ff 	add.w	r1, r1, #4294967295
 800b78a:	d1ed      	bne.n	800b768 <_svfiprintf_r+0x870>
 800b78c:	f018 0f01 	tst.w	r8, #1
 800b790:	46e3      	mov	fp, ip
 800b792:	4657      	mov	r7, sl
 800b794:	f43f ac8f 	beq.w	800b0b6 <_svfiprintf_r+0x1be>
 800b798:	2830      	cmp	r0, #48	; 0x30
 800b79a:	f43f ac8c 	beq.w	800b0b6 <_svfiprintf_r+0x1be>
 800b79e:	9801      	ldr	r0, [sp, #4]
 800b7a0:	2330      	movs	r3, #48	; 0x30
 800b7a2:	f807 3c01 	strb.w	r3, [r7, #-1]
 800b7a6:	1a47      	subs	r7, r0, r1
 800b7a8:	468a      	mov	sl, r1
 800b7aa:	9704      	str	r7, [sp, #16]
 800b7ac:	e487      	b.n	800b0be <_svfiprintf_r+0x1c6>
 800b7ae:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b7b0:	b121      	cbz	r1, 800b7bc <_svfiprintf_r+0x8c4>
 800b7b2:	9805      	ldr	r0, [sp, #20]
 800b7b4:	9903      	ldr	r1, [sp, #12]
 800b7b6:	aa11      	add	r2, sp, #68	; 0x44
 800b7b8:	f7ff fb1e 	bl	800adf8 <__ssprint_r>
 800b7bc:	9c03      	ldr	r4, [sp, #12]
 800b7be:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b7c2:	89a3      	ldrh	r3, [r4, #12]
 800b7c4:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800b7c8:	b210      	sxth	r0, r2
 800b7ca:	2800      	cmp	r0, #0
 800b7cc:	bf18      	it	ne
 800b7ce:	f04f 3aff 	movne.w	sl, #4294967295
 800b7d2:	4650      	mov	r0, sl
 800b7d4:	b02f      	add	sp, #188	; 0xbc
 800b7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7da:	bf00      	nop
 800b7dc:	0800d4d0 	.word	0x0800d4d0
 800b7e0:	0800d4e0 	.word	0x0800d4e0
 800b7e4:	9808      	ldr	r0, [sp, #32]
 800b7e6:	1bc6      	subs	r6, r0, r7
 800b7e8:	2e00      	cmp	r6, #0
 800b7ea:	f77f aea1 	ble.w	800b530 <_svfiprintf_r+0x638>
 800b7ee:	2e10      	cmp	r6, #16
 800b7f0:	f340 8242 	ble.w	800bc78 <_svfiprintf_r+0xd80>
 800b7f4:	f04f 0b10 	mov.w	fp, #16
 800b7f8:	3201      	adds	r2, #1
 800b7fa:	48a8      	ldr	r0, [pc, #672]	; (800ba9c <_svfiprintf_r+0xba4>)
 800b7fc:	9212      	str	r2, [sp, #72]	; 0x48
 800b7fe:	f1a6 0311 	sub.w	r3, r6, #17
 800b802:	4459      	add	r1, fp
 800b804:	2a07      	cmp	r2, #7
 800b806:	e884 0820 	stmia.w	r4, {r5, fp}
 800b80a:	9113      	str	r1, [sp, #76]	; 0x4c
 800b80c:	9006      	str	r0, [sp, #24]
 800b80e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800b812:	f300 81ae 	bgt.w	800bb72 <_svfiprintf_r+0xc7a>
 800b816:	3408      	adds	r4, #8
 800b818:	3e10      	subs	r6, #16
 800b81a:	2e10      	cmp	r6, #16
 800b81c:	dd44      	ble.n	800b8a8 <_svfiprintf_r+0x9b0>
 800b81e:	b163      	cbz	r3, 800b83a <_svfiprintf_r+0x942>
 800b820:	3201      	adds	r2, #1
 800b822:	3110      	adds	r1, #16
 800b824:	2a07      	cmp	r2, #7
 800b826:	e884 0820 	stmia.w	r4, {r5, fp}
 800b82a:	9113      	str	r1, [sp, #76]	; 0x4c
 800b82c:	9212      	str	r2, [sp, #72]	; 0x48
 800b82e:	f300 81ae 	bgt.w	800bb8e <_svfiprintf_r+0xc96>
 800b832:	3408      	adds	r4, #8
 800b834:	3e10      	subs	r6, #16
 800b836:	2e10      	cmp	r6, #16
 800b838:	dd36      	ble.n	800b8a8 <_svfiprintf_r+0x9b0>
 800b83a:	970a      	str	r7, [sp, #40]	; 0x28
 800b83c:	4613      	mov	r3, r2
 800b83e:	9f03      	ldr	r7, [sp, #12]
 800b840:	4622      	mov	r2, r4
 800b842:	9c05      	ldr	r4, [sp, #20]
 800b844:	e00d      	b.n	800b862 <_svfiprintf_r+0x96a>
 800b846:	3208      	adds	r2, #8
 800b848:	1c43      	adds	r3, r0, #1
 800b84a:	3110      	adds	r1, #16
 800b84c:	3e10      	subs	r6, #16
 800b84e:	2b07      	cmp	r3, #7
 800b850:	e882 0820 	stmia.w	r2, {r5, fp}
 800b854:	9113      	str	r1, [sp, #76]	; 0x4c
 800b856:	9312      	str	r3, [sp, #72]	; 0x48
 800b858:	dc16      	bgt.n	800b888 <_svfiprintf_r+0x990>
 800b85a:	3e10      	subs	r6, #16
 800b85c:	3208      	adds	r2, #8
 800b85e:	2e10      	cmp	r6, #16
 800b860:	dd1f      	ble.n	800b8a2 <_svfiprintf_r+0x9aa>
 800b862:	1c58      	adds	r0, r3, #1
 800b864:	3110      	adds	r1, #16
 800b866:	2807      	cmp	r0, #7
 800b868:	9113      	str	r1, [sp, #76]	; 0x4c
 800b86a:	9012      	str	r0, [sp, #72]	; 0x48
 800b86c:	e882 0820 	stmia.w	r2, {r5, fp}
 800b870:	dde9      	ble.n	800b846 <_svfiprintf_r+0x94e>
 800b872:	4620      	mov	r0, r4
 800b874:	4639      	mov	r1, r7
 800b876:	aa11      	add	r2, sp, #68	; 0x44
 800b878:	f7ff fabe 	bl	800adf8 <__ssprint_r>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	d19d      	bne.n	800b7bc <_svfiprintf_r+0x8c4>
 800b880:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b882:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b884:	aa1e      	add	r2, sp, #120	; 0x78
 800b886:	e7df      	b.n	800b848 <_svfiprintf_r+0x950>
 800b888:	4620      	mov	r0, r4
 800b88a:	4639      	mov	r1, r7
 800b88c:	aa11      	add	r2, sp, #68	; 0x44
 800b88e:	f7ff fab3 	bl	800adf8 <__ssprint_r>
 800b892:	2800      	cmp	r0, #0
 800b894:	d192      	bne.n	800b7bc <_svfiprintf_r+0x8c4>
 800b896:	3e10      	subs	r6, #16
 800b898:	2e10      	cmp	r6, #16
 800b89a:	aa1e      	add	r2, sp, #120	; 0x78
 800b89c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b89e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b8a0:	dcdf      	bgt.n	800b862 <_svfiprintf_r+0x96a>
 800b8a2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800b8a4:	4614      	mov	r4, r2
 800b8a6:	461a      	mov	r2, r3
 800b8a8:	3201      	adds	r2, #1
 800b8aa:	9b06      	ldr	r3, [sp, #24]
 800b8ac:	9212      	str	r2, [sp, #72]	; 0x48
 800b8ae:	1989      	adds	r1, r1, r6
 800b8b0:	2a07      	cmp	r2, #7
 800b8b2:	e884 0048 	stmia.w	r4, {r3, r6}
 800b8b6:	9113      	str	r1, [sp, #76]	; 0x4c
 800b8b8:	f300 8175 	bgt.w	800bba6 <_svfiprintf_r+0xcae>
 800b8bc:	3408      	adds	r4, #8
 800b8be:	e637      	b.n	800b530 <_svfiprintf_r+0x638>
 800b8c0:	9805      	ldr	r0, [sp, #20]
 800b8c2:	9903      	ldr	r1, [sp, #12]
 800b8c4:	aa11      	add	r2, sp, #68	; 0x44
 800b8c6:	f7ff fa97 	bl	800adf8 <__ssprint_r>
 800b8ca:	2800      	cmp	r0, #0
 800b8cc:	f47f af76 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b8d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b8d2:	aa1e      	add	r2, sp, #120	; 0x78
 800b8d4:	e6a8      	b.n	800b628 <_svfiprintf_r+0x730>
 800b8d6:	9805      	ldr	r0, [sp, #20]
 800b8d8:	9903      	ldr	r1, [sp, #12]
 800b8da:	aa11      	add	r2, sp, #68	; 0x44
 800b8dc:	f7ff fa8c 	bl	800adf8 <__ssprint_r>
 800b8e0:	2800      	cmp	r0, #0
 800b8e2:	f43f af23 	beq.w	800b72c <_svfiprintf_r+0x834>
 800b8e6:	e769      	b.n	800b7bc <_svfiprintf_r+0x8c4>
 800b8e8:	9805      	ldr	r0, [sp, #20]
 800b8ea:	9903      	ldr	r1, [sp, #12]
 800b8ec:	9300      	str	r3, [sp, #0]
 800b8ee:	aa11      	add	r2, sp, #68	; 0x44
 800b8f0:	f7ff fa82 	bl	800adf8 <__ssprint_r>
 800b8f4:	9b00      	ldr	r3, [sp, #0]
 800b8f6:	2800      	cmp	r0, #0
 800b8f8:	f47f af60 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b8fc:	ac1e      	add	r4, sp, #120	; 0x78
 800b8fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b900:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b902:	e631      	b.n	800b568 <_svfiprintf_r+0x670>
 800b904:	9805      	ldr	r0, [sp, #20]
 800b906:	9903      	ldr	r1, [sp, #12]
 800b908:	aa11      	add	r2, sp, #68	; 0x44
 800b90a:	f7ff fa75 	bl	800adf8 <__ssprint_r>
 800b90e:	2800      	cmp	r0, #0
 800b910:	f47f af54 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b914:	ac1e      	add	r4, sp, #120	; 0x78
 800b916:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b918:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b91a:	e633      	b.n	800b584 <_svfiprintf_r+0x68c>
 800b91c:	9805      	ldr	r0, [sp, #20]
 800b91e:	9903      	ldr	r1, [sp, #12]
 800b920:	aa11      	add	r2, sp, #68	; 0x44
 800b922:	f7ff fa69 	bl	800adf8 <__ssprint_r>
 800b926:	2800      	cmp	r0, #0
 800b928:	f47f af48 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b92c:	ac1e      	add	r4, sp, #120	; 0x78
 800b92e:	f7ff bb1f 	b.w	800af70 <_svfiprintf_r+0x78>
 800b932:	9805      	ldr	r0, [sp, #20]
 800b934:	9903      	ldr	r1, [sp, #12]
 800b936:	aa11      	add	r2, sp, #68	; 0x44
 800b938:	f7ff fa5e 	bl	800adf8 <__ssprint_r>
 800b93c:	2800      	cmp	r0, #0
 800b93e:	f47f af3d 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b942:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b944:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b946:	ac1e      	add	r4, sp, #120	; 0x78
 800b948:	e661      	b.n	800b60e <_svfiprintf_r+0x716>
 800b94a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b94c:	f8cd b010 	str.w	fp, [sp, #16]
 800b950:	f04f 0b0f 	mov.w	fp, #15
 800b954:	ea06 020b 	and.w	r2, r6, fp
 800b958:	1883      	adds	r3, r0, r2
 800b95a:	0936      	lsrs	r6, r6, #4
 800b95c:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 800b960:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 800b964:	468a      	mov	sl, r1
 800b966:	4616      	mov	r6, r2
 800b968:	7819      	ldrb	r1, [r3, #0]
 800b96a:	4667      	mov	r7, ip
 800b96c:	ea56 0b07 	orrs.w	fp, r6, r7
 800b970:	f88a 1000 	strb.w	r1, [sl]
 800b974:	f10a 31ff 	add.w	r1, sl, #4294967295
 800b978:	d1ea      	bne.n	800b950 <_svfiprintf_r+0xa58>
 800b97a:	9f01      	ldr	r7, [sp, #4]
 800b97c:	f8dd b010 	ldr.w	fp, [sp, #16]
 800b980:	ebca 0007 	rsb	r0, sl, r7
 800b984:	9004      	str	r0, [sp, #16]
 800b986:	f7ff bb9a 	b.w	800b0be <_svfiprintf_r+0x1c6>
 800b98a:	2f00      	cmp	r7, #0
 800b98c:	bf08      	it	eq
 800b98e:	2e0a      	cmpeq	r6, #10
 800b990:	f0c0 8092 	bcc.w	800bab8 <_svfiprintf_r+0xbc0>
 800b994:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 800b998:	9404      	str	r4, [sp, #16]
 800b99a:	461c      	mov	r4, r3
 800b99c:	4630      	mov	r0, r6
 800b99e:	4639      	mov	r1, r7
 800b9a0:	220a      	movs	r2, #10
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	f001 f8f6 	bl	800cb94 <__aeabi_uldivmod>
 800b9a8:	3230      	adds	r2, #48	; 0x30
 800b9aa:	7022      	strb	r2, [r4, #0]
 800b9ac:	4630      	mov	r0, r6
 800b9ae:	4639      	mov	r1, r7
 800b9b0:	220a      	movs	r2, #10
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	f001 f8ee 	bl	800cb94 <__aeabi_uldivmod>
 800b9b8:	4606      	mov	r6, r0
 800b9ba:	460f      	mov	r7, r1
 800b9bc:	ea56 0007 	orrs.w	r0, r6, r7
 800b9c0:	46a2      	mov	sl, r4
 800b9c2:	f104 34ff 	add.w	r4, r4, #4294967295
 800b9c6:	d1e9      	bne.n	800b99c <_svfiprintf_r+0xaa4>
 800b9c8:	9a01      	ldr	r2, [sp, #4]
 800b9ca:	9c04      	ldr	r4, [sp, #16]
 800b9cc:	ebca 0102 	rsb	r1, sl, r2
 800b9d0:	9104      	str	r1, [sp, #16]
 800b9d2:	f7ff bb74 	b.w	800b0be <_svfiprintf_r+0x1c6>
 800b9d6:	9805      	ldr	r0, [sp, #20]
 800b9d8:	9903      	ldr	r1, [sp, #12]
 800b9da:	aa11      	add	r2, sp, #68	; 0x44
 800b9dc:	f7ff fa0c 	bl	800adf8 <__ssprint_r>
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	f47f aeeb 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b9e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b9e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b9ea:	ac1e      	add	r4, sp, #120	; 0x78
 800b9ec:	e58e      	b.n	800b50c <_svfiprintf_r+0x614>
 800b9ee:	9805      	ldr	r0, [sp, #20]
 800b9f0:	9903      	ldr	r1, [sp, #12]
 800b9f2:	aa11      	add	r2, sp, #68	; 0x44
 800b9f4:	f7ff fa00 	bl	800adf8 <__ssprint_r>
 800b9f8:	2800      	cmp	r0, #0
 800b9fa:	f47f aedf 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800b9fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ba00:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba02:	ac1e      	add	r4, sp, #120	; 0x78
 800ba04:	e590      	b.n	800b528 <_svfiprintf_r+0x630>
 800ba06:	9805      	ldr	r0, [sp, #20]
 800ba08:	9903      	ldr	r1, [sp, #12]
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	aa11      	add	r2, sp, #68	; 0x44
 800ba0e:	f7ff f9f3 	bl	800adf8 <__ssprint_r>
 800ba12:	9b00      	ldr	r3, [sp, #0]
 800ba14:	2800      	cmp	r0, #0
 800ba16:	f47f aed1 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800ba1a:	ac1e      	add	r4, sp, #120	; 0x78
 800ba1c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ba1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba20:	e42a      	b.n	800b278 <_svfiprintf_r+0x380>
 800ba22:	9805      	ldr	r0, [sp, #20]
 800ba24:	9903      	ldr	r1, [sp, #12]
 800ba26:	aa11      	add	r2, sp, #68	; 0x44
 800ba28:	f7ff f9e6 	bl	800adf8 <__ssprint_r>
 800ba2c:	2800      	cmp	r0, #0
 800ba2e:	f47f aec5 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800ba32:	ac1e      	add	r4, sp, #120	; 0x78
 800ba34:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ba36:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba38:	e433      	b.n	800b2a2 <_svfiprintf_r+0x3aa>
 800ba3a:	9802      	ldr	r0, [sp, #8]
 800ba3c:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 800ba40:	9004      	str	r0, [sp, #16]
 800ba42:	f7ff bb3c 	b.w	800b0be <_svfiprintf_r+0x1c6>
 800ba46:	f018 0f10 	tst.w	r8, #16
 800ba4a:	d152      	bne.n	800baf2 <_svfiprintf_r+0xbfa>
 800ba4c:	f018 0f40 	tst.w	r8, #64	; 0x40
 800ba50:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800ba54:	f000 80c1 	beq.w	800bbda <_svfiprintf_r+0xce2>
 800ba58:	465a      	mov	r2, fp
 800ba5a:	1d11      	adds	r1, r2, #4
 800ba5c:	f8bb 6000 	ldrh.w	r6, [fp]
 800ba60:	9109      	str	r1, [sp, #36]	; 0x24
 800ba62:	2301      	movs	r3, #1
 800ba64:	2700      	movs	r7, #0
 800ba66:	f7ff bb09 	b.w	800b07c <_svfiprintf_r+0x184>
 800ba6a:	9805      	ldr	r0, [sp, #20]
 800ba6c:	9903      	ldr	r1, [sp, #12]
 800ba6e:	aa11      	add	r2, sp, #68	; 0x44
 800ba70:	f7ff f9c2 	bl	800adf8 <__ssprint_r>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	f47f aea1 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800ba7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ba7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba7e:	ac1e      	add	r4, sp, #120	; 0x78
 800ba80:	e534      	b.n	800b4ec <_svfiprintf_r+0x5f4>
 800ba82:	f018 0710 	ands.w	r7, r8, #16
 800ba86:	d040      	beq.n	800bb0a <_svfiprintf_r+0xc12>
 800ba88:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ba8c:	4651      	mov	r1, sl
 800ba8e:	1d08      	adds	r0, r1, #4
 800ba90:	f8da 6000 	ldr.w	r6, [sl]
 800ba94:	9009      	str	r0, [sp, #36]	; 0x24
 800ba96:	2700      	movs	r7, #0
 800ba98:	f7ff baf0 	b.w	800b07c <_svfiprintf_r+0x184>
 800ba9c:	0800d4d0 	.word	0x0800d4d0
 800baa0:	9805      	ldr	r0, [sp, #20]
 800baa2:	9903      	ldr	r1, [sp, #12]
 800baa4:	aa11      	add	r2, sp, #68	; 0x44
 800baa6:	f7ff f9a7 	bl	800adf8 <__ssprint_r>
 800baaa:	2800      	cmp	r0, #0
 800baac:	f47f ae86 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800bab0:	aa1e      	add	r2, sp, #120	; 0x78
 800bab2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800bab4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bab6:	e5d6      	b.n	800b666 <_svfiprintf_r+0x76e>
 800bab8:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 800babc:	3630      	adds	r6, #48	; 0x30
 800babe:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 800bac2:	9f01      	ldr	r7, [sp, #4]
 800bac4:	ebca 0007 	rsb	r0, sl, r7
 800bac8:	9004      	str	r0, [sp, #16]
 800baca:	f7ff baf8 	b.w	800b0be <_svfiprintf_r+0x1c6>
 800bace:	f899 3000 	ldrb.w	r3, [r9]
 800bad2:	9109      	str	r1, [sp, #36]	; 0x24
 800bad4:	f7ff ba5f 	b.w	800af96 <_svfiprintf_r+0x9e>
 800bad8:	9b02      	ldr	r3, [sp, #8]
 800bada:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 800bade:	9304      	str	r3, [sp, #16]
 800bae0:	f7ff baed 	b.w	800b0be <_svfiprintf_r+0x1c6>
 800bae4:	f018 0f40 	tst.w	r8, #64	; 0x40
 800bae8:	f43f ac8c 	beq.w	800b404 <_svfiprintf_r+0x50c>
 800baec:	f9bb 6000 	ldrsh.w	r6, [fp]
 800baf0:	e48a      	b.n	800b408 <_svfiprintf_r+0x510>
 800baf2:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800baf6:	f8da 7000 	ldr.w	r7, [sl]
 800bafa:	4650      	mov	r0, sl
 800bafc:	1d03      	adds	r3, r0, #4
 800bafe:	463e      	mov	r6, r7
 800bb00:	9309      	str	r3, [sp, #36]	; 0x24
 800bb02:	2700      	movs	r7, #0
 800bb04:	2301      	movs	r3, #1
 800bb06:	f7ff bab9 	b.w	800b07c <_svfiprintf_r+0x184>
 800bb0a:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800bb0e:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800bb12:	bf0c      	ite	eq
 800bb14:	f8db 7000 	ldreq.w	r7, [fp]
 800bb18:	f8bb 6000 	ldrhne.w	r6, [fp]
 800bb1c:	4658      	mov	r0, fp
 800bb1e:	bf14      	ite	ne
 800bb20:	463b      	movne	r3, r7
 800bb22:	463e      	moveq	r6, r7
 800bb24:	1d02      	adds	r2, r0, #4
 800bb26:	2700      	movs	r7, #0
 800bb28:	9209      	str	r2, [sp, #36]	; 0x24
 800bb2a:	f7ff baa7 	b.w	800b07c <_svfiprintf_r+0x184>
 800bb2e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800bb32:	4652      	mov	r2, sl
 800bb34:	1d11      	adds	r1, r2, #4
 800bb36:	f8da 6000 	ldr.w	r6, [sl]
 800bb3a:	9109      	str	r1, [sp, #36]	; 0x24
 800bb3c:	2700      	movs	r7, #0
 800bb3e:	e40f      	b.n	800b360 <_svfiprintf_r+0x468>
 800bb40:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800bb44:	9a07      	ldr	r2, [sp, #28]
 800bb46:	f8dc 3000 	ldr.w	r3, [ip]
 800bb4a:	4661      	mov	r1, ip
 800bb4c:	17d0      	asrs	r0, r2, #31
 800bb4e:	1d0e      	adds	r6, r1, #4
 800bb50:	601a      	str	r2, [r3, #0]
 800bb52:	6058      	str	r0, [r3, #4]
 800bb54:	9609      	str	r6, [sp, #36]	; 0x24
 800bb56:	f7ff b9e9 	b.w	800af2c <_svfiprintf_r+0x34>
 800bb5a:	9805      	ldr	r0, [sp, #20]
 800bb5c:	9903      	ldr	r1, [sp, #12]
 800bb5e:	aa11      	add	r2, sp, #68	; 0x44
 800bb60:	f7ff f94a 	bl	800adf8 <__ssprint_r>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	f47f ae29 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800bb6a:	aa1e      	add	r2, sp, #120	; 0x78
 800bb6c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800bb6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bb70:	e58d      	b.n	800b68e <_svfiprintf_r+0x796>
 800bb72:	9805      	ldr	r0, [sp, #20]
 800bb74:	9903      	ldr	r1, [sp, #12]
 800bb76:	9300      	str	r3, [sp, #0]
 800bb78:	aa11      	add	r2, sp, #68	; 0x44
 800bb7a:	f7ff f93d 	bl	800adf8 <__ssprint_r>
 800bb7e:	9b00      	ldr	r3, [sp, #0]
 800bb80:	2800      	cmp	r0, #0
 800bb82:	f47f ae1b 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800bb86:	ac1e      	add	r4, sp, #120	; 0x78
 800bb88:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800bb8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bb8c:	e644      	b.n	800b818 <_svfiprintf_r+0x920>
 800bb8e:	9805      	ldr	r0, [sp, #20]
 800bb90:	9903      	ldr	r1, [sp, #12]
 800bb92:	aa11      	add	r2, sp, #68	; 0x44
 800bb94:	f7ff f930 	bl	800adf8 <__ssprint_r>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	f47f ae0f 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800bb9e:	ac1e      	add	r4, sp, #120	; 0x78
 800bba0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800bba2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bba4:	e646      	b.n	800b834 <_svfiprintf_r+0x93c>
 800bba6:	9805      	ldr	r0, [sp, #20]
 800bba8:	9903      	ldr	r1, [sp, #12]
 800bbaa:	aa11      	add	r2, sp, #68	; 0x44
 800bbac:	f7ff f924 	bl	800adf8 <__ssprint_r>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	f47f ae03 	bne.w	800b7bc <_svfiprintf_r+0x8c4>
 800bbb6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800bbb8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bbba:	ac1e      	add	r4, sp, #120	; 0x78
 800bbbc:	e4b8      	b.n	800b530 <_svfiprintf_r+0x638>
 800bbbe:	9300      	str	r3, [sp, #0]
 800bbc0:	f7fa fcf0 	bl	80065a4 <strlen>
 800bbc4:	9004      	str	r0, [sp, #16]
 800bbc6:	9800      	ldr	r0, [sp, #0]
 800bbc8:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800bbcc:	9009      	str	r0, [sp, #36]	; 0x24
 800bbce:	9602      	str	r6, [sp, #8]
 800bbd0:	f7ff ba75 	b.w	800b0be <_svfiprintf_r+0x1c6>
 800bbd4:	483d      	ldr	r0, [pc, #244]	; (800bccc <_svfiprintf_r+0xdd4>)
 800bbd6:	9002      	str	r0, [sp, #8]
 800bbd8:	e50e      	b.n	800b5f8 <_svfiprintf_r+0x700>
 800bbda:	f8db 1000 	ldr.w	r1, [fp]
 800bbde:	4658      	mov	r0, fp
 800bbe0:	1d03      	adds	r3, r0, #4
 800bbe2:	9309      	str	r3, [sp, #36]	; 0x24
 800bbe4:	460e      	mov	r6, r1
 800bbe6:	2700      	movs	r7, #0
 800bbe8:	2301      	movs	r3, #1
 800bbea:	f7ff ba47 	b.w	800b07c <_svfiprintf_r+0x184>
 800bbee:	f8db 7000 	ldr.w	r7, [fp]
 800bbf2:	465a      	mov	r2, fp
 800bbf4:	1d11      	adds	r1, r2, #4
 800bbf6:	463e      	mov	r6, r7
 800bbf8:	9109      	str	r1, [sp, #36]	; 0x24
 800bbfa:	2700      	movs	r7, #0
 800bbfc:	f7ff bbb0 	b.w	800b360 <_svfiprintf_r+0x468>
 800bc00:	f018 0f40 	tst.w	r8, #64	; 0x40
 800bc04:	d028      	beq.n	800bc58 <_svfiprintf_r+0xd60>
 800bc06:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800bc0a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800bc0e:	f8da 1000 	ldr.w	r1, [sl]
 800bc12:	4656      	mov	r6, sl
 800bc14:	1d32      	adds	r2, r6, #4
 800bc16:	9209      	str	r2, [sp, #36]	; 0x24
 800bc18:	f8a1 c000 	strh.w	ip, [r1]
 800bc1c:	f7ff b986 	b.w	800af2c <_svfiprintf_r+0x34>
 800bc20:	9802      	ldr	r0, [sp, #8]
 800bc22:	9309      	str	r3, [sp, #36]	; 0x24
 800bc24:	2806      	cmp	r0, #6
 800bc26:	bf28      	it	cs
 800bc28:	2006      	movcs	r0, #6
 800bc2a:	9004      	str	r0, [sp, #16]
 800bc2c:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 800bc30:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 800bcd4 <_svfiprintf_r+0xddc>
 800bc34:	f7ff baef 	b.w	800b216 <_svfiprintf_r+0x31e>
 800bc38:	2140      	movs	r1, #64	; 0x40
 800bc3a:	9200      	str	r2, [sp, #0]
 800bc3c:	f7fd fd40 	bl	80096c0 <_malloc_r>
 800bc40:	9a00      	ldr	r2, [sp, #0]
 800bc42:	6020      	str	r0, [r4, #0]
 800bc44:	6120      	str	r0, [r4, #16]
 800bc46:	2800      	cmp	r0, #0
 800bc48:	d037      	beq.n	800bcba <_svfiprintf_r+0xdc2>
 800bc4a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bc4e:	2040      	movs	r0, #64	; 0x40
 800bc50:	f8cb 0014 	str.w	r0, [fp, #20]
 800bc54:	f7ff b960 	b.w	800af18 <_svfiprintf_r+0x20>
 800bc58:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800bc5c:	9b07      	ldr	r3, [sp, #28]
 800bc5e:	f8db 6000 	ldr.w	r6, [fp]
 800bc62:	465a      	mov	r2, fp
 800bc64:	1d10      	adds	r0, r2, #4
 800bc66:	9009      	str	r0, [sp, #36]	; 0x24
 800bc68:	6033      	str	r3, [r6, #0]
 800bc6a:	f7ff b95f 	b.w	800af2c <_svfiprintf_r+0x34>
 800bc6e:	4b18      	ldr	r3, [pc, #96]	; (800bcd0 <_svfiprintf_r+0xdd8>)
 800bc70:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800bc72:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bc74:	930c      	str	r3, [sp, #48]	; 0x30
 800bc76:	e425      	b.n	800b4c4 <_svfiprintf_r+0x5cc>
 800bc78:	4b14      	ldr	r3, [pc, #80]	; (800bccc <_svfiprintf_r+0xdd4>)
 800bc7a:	9306      	str	r3, [sp, #24]
 800bc7c:	e614      	b.n	800b8a8 <_svfiprintf_r+0x9b0>
 800bc7e:	2000      	movs	r0, #0
 800bc80:	46b1      	mov	r9, r6
 800bc82:	9002      	str	r0, [sp, #8]
 800bc84:	f7ff b989 	b.w	800af9a <_svfiprintf_r+0xa2>
 800bc88:	9f02      	ldr	r7, [sp, #8]
 800bc8a:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 800bc8e:	9109      	str	r1, [sp, #36]	; 0x24
 800bc90:	9704      	str	r7, [sp, #16]
 800bc92:	9002      	str	r0, [sp, #8]
 800bc94:	f7ff ba13 	b.w	800b0be <_svfiprintf_r+0x1c6>
 800bc98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bc9c:	6818      	ldr	r0, [r3, #0]
 800bc9e:	f899 3001 	ldrb.w	r3, [r9, #1]
 800bca2:	9002      	str	r0, [sp, #8]
 800bca4:	3104      	adds	r1, #4
 800bca6:	2800      	cmp	r0, #0
 800bca8:	9109      	str	r1, [sp, #36]	; 0x24
 800bcaa:	46b1      	mov	r9, r6
 800bcac:	f6bf a973 	bge.w	800af96 <_svfiprintf_r+0x9e>
 800bcb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb4:	9002      	str	r0, [sp, #8]
 800bcb6:	f7ff b96e 	b.w	800af96 <_svfiprintf_r+0x9e>
 800bcba:	f8dd a014 	ldr.w	sl, [sp, #20]
 800bcbe:	210c      	movs	r1, #12
 800bcc0:	f8ca 1000 	str.w	r1, [sl]
 800bcc4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcc8:	e584      	b.n	800b7d4 <_svfiprintf_r+0x8dc>
 800bcca:	bf00      	nop
 800bccc:	0800d4d0 	.word	0x0800d4d0
 800bcd0:	0800d4e0 	.word	0x0800d4e0
 800bcd4:	0800d35c 	.word	0x0800d35c

0800bcd8 <_calloc_r>:
 800bcd8:	b510      	push	{r4, lr}
 800bcda:	fb01 f102 	mul.w	r1, r1, r2
 800bcde:	f7fd fcef 	bl	80096c0 <_malloc_r>
 800bce2:	4604      	mov	r4, r0
 800bce4:	b168      	cbz	r0, 800bd02 <_calloc_r+0x2a>
 800bce6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800bcea:	f022 0103 	bic.w	r1, r2, #3
 800bcee:	1f0a      	subs	r2, r1, #4
 800bcf0:	2a24      	cmp	r2, #36	; 0x24
 800bcf2:	d818      	bhi.n	800bd26 <_calloc_r+0x4e>
 800bcf4:	2a13      	cmp	r2, #19
 800bcf6:	d806      	bhi.n	800bd06 <_calloc_r+0x2e>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	2000      	movs	r0, #0
 800bcfc:	6018      	str	r0, [r3, #0]
 800bcfe:	6058      	str	r0, [r3, #4]
 800bd00:	6098      	str	r0, [r3, #8]
 800bd02:	4620      	mov	r0, r4
 800bd04:	bd10      	pop	{r4, pc}
 800bd06:	2300      	movs	r3, #0
 800bd08:	2a1b      	cmp	r2, #27
 800bd0a:	6003      	str	r3, [r0, #0]
 800bd0c:	6043      	str	r3, [r0, #4]
 800bd0e:	d90f      	bls.n	800bd30 <_calloc_r+0x58>
 800bd10:	2a24      	cmp	r2, #36	; 0x24
 800bd12:	6083      	str	r3, [r0, #8]
 800bd14:	60c3      	str	r3, [r0, #12]
 800bd16:	bf05      	ittet	eq
 800bd18:	6103      	streq	r3, [r0, #16]
 800bd1a:	6143      	streq	r3, [r0, #20]
 800bd1c:	f100 0310 	addne.w	r3, r0, #16
 800bd20:	f100 0318 	addeq.w	r3, r0, #24
 800bd24:	e7e9      	b.n	800bcfa <_calloc_r+0x22>
 800bd26:	2100      	movs	r1, #0
 800bd28:	f000 f9e8 	bl	800c0fc <memset>
 800bd2c:	4620      	mov	r0, r4
 800bd2e:	bd10      	pop	{r4, pc}
 800bd30:	f100 0308 	add.w	r3, r0, #8
 800bd34:	e7e1      	b.n	800bcfa <_calloc_r+0x22>
 800bd36:	bf00      	nop

0800bd38 <_malloc_trim_r>:
 800bd38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd3a:	4d22      	ldr	r5, [pc, #136]	; (800bdc4 <_malloc_trim_r+0x8c>)
 800bd3c:	460f      	mov	r7, r1
 800bd3e:	4604      	mov	r4, r0
 800bd40:	f7fe f80c 	bl	8009d5c <__malloc_lock>
 800bd44:	68ab      	ldr	r3, [r5, #8]
 800bd46:	685e      	ldr	r6, [r3, #4]
 800bd48:	f026 0603 	bic.w	r6, r6, #3
 800bd4c:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 800bd50:	1bc1      	subs	r1, r0, r7
 800bd52:	0b0a      	lsrs	r2, r1, #12
 800bd54:	1e57      	subs	r7, r2, #1
 800bd56:	033f      	lsls	r7, r7, #12
 800bd58:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800bd5c:	db07      	blt.n	800bd6e <_malloc_trim_r+0x36>
 800bd5e:	2100      	movs	r1, #0
 800bd60:	4620      	mov	r0, r4
 800bd62:	f7fe ff49 	bl	800abf8 <_sbrk_r>
 800bd66:	68ab      	ldr	r3, [r5, #8]
 800bd68:	1999      	adds	r1, r3, r6
 800bd6a:	4288      	cmp	r0, r1
 800bd6c:	d004      	beq.n	800bd78 <_malloc_trim_r+0x40>
 800bd6e:	4620      	mov	r0, r4
 800bd70:	f7fd fff6 	bl	8009d60 <__malloc_unlock>
 800bd74:	2000      	movs	r0, #0
 800bd76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd78:	4279      	negs	r1, r7
 800bd7a:	4620      	mov	r0, r4
 800bd7c:	f7fe ff3c 	bl	800abf8 <_sbrk_r>
 800bd80:	3001      	adds	r0, #1
 800bd82:	d00d      	beq.n	800bda0 <_malloc_trim_r+0x68>
 800bd84:	4b10      	ldr	r3, [pc, #64]	; (800bdc8 <_malloc_trim_r+0x90>)
 800bd86:	68a8      	ldr	r0, [r5, #8]
 800bd88:	681a      	ldr	r2, [r3, #0]
 800bd8a:	1bf6      	subs	r6, r6, r7
 800bd8c:	f046 0601 	orr.w	r6, r6, #1
 800bd90:	1bd7      	subs	r7, r2, r7
 800bd92:	6046      	str	r6, [r0, #4]
 800bd94:	4620      	mov	r0, r4
 800bd96:	601f      	str	r7, [r3, #0]
 800bd98:	f7fd ffe2 	bl	8009d60 <__malloc_unlock>
 800bd9c:	2001      	movs	r0, #1
 800bd9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bda0:	2100      	movs	r1, #0
 800bda2:	4620      	mov	r0, r4
 800bda4:	f7fe ff28 	bl	800abf8 <_sbrk_r>
 800bda8:	68ab      	ldr	r3, [r5, #8]
 800bdaa:	1ac2      	subs	r2, r0, r3
 800bdac:	2a0f      	cmp	r2, #15
 800bdae:	ddde      	ble.n	800bd6e <_malloc_trim_r+0x36>
 800bdb0:	4906      	ldr	r1, [pc, #24]	; (800bdcc <_malloc_trim_r+0x94>)
 800bdb2:	6809      	ldr	r1, [r1, #0]
 800bdb4:	1a40      	subs	r0, r0, r1
 800bdb6:	4904      	ldr	r1, [pc, #16]	; (800bdc8 <_malloc_trim_r+0x90>)
 800bdb8:	f042 0201 	orr.w	r2, r2, #1
 800bdbc:	6008      	str	r0, [r1, #0]
 800bdbe:	605a      	str	r2, [r3, #4]
 800bdc0:	e7d5      	b.n	800bd6e <_malloc_trim_r+0x36>
 800bdc2:	bf00      	nop
 800bdc4:	20001dd0 	.word	0x20001dd0
 800bdc8:	20000854 	.word	0x20000854
 800bdcc:	200021dc 	.word	0x200021dc

0800bdd0 <_free_r>:
 800bdd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdd4:	460d      	mov	r5, r1
 800bdd6:	4606      	mov	r6, r0
 800bdd8:	2900      	cmp	r1, #0
 800bdda:	d055      	beq.n	800be88 <_free_r+0xb8>
 800bddc:	f7fd ffbe 	bl	8009d5c <__malloc_lock>
 800bde0:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800bde4:	f8df c16c 	ldr.w	ip, [pc, #364]	; 800bf54 <_free_r+0x184>
 800bde8:	f1a5 0408 	sub.w	r4, r5, #8
 800bdec:	f021 0301 	bic.w	r3, r1, #1
 800bdf0:	18e2      	adds	r2, r4, r3
 800bdf2:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800bdf6:	6857      	ldr	r7, [r2, #4]
 800bdf8:	4290      	cmp	r0, r2
 800bdfa:	f027 0703 	bic.w	r7, r7, #3
 800bdfe:	d065      	beq.n	800becc <_free_r+0xfc>
 800be00:	f011 0101 	ands.w	r1, r1, #1
 800be04:	6057      	str	r7, [r2, #4]
 800be06:	d032      	beq.n	800be6e <_free_r+0x9e>
 800be08:	2100      	movs	r1, #0
 800be0a:	19d0      	adds	r0, r2, r7
 800be0c:	6840      	ldr	r0, [r0, #4]
 800be0e:	07c0      	lsls	r0, r0, #31
 800be10:	d406      	bmi.n	800be20 <_free_r+0x50>
 800be12:	19db      	adds	r3, r3, r7
 800be14:	6890      	ldr	r0, [r2, #8]
 800be16:	2900      	cmp	r1, #0
 800be18:	d04a      	beq.n	800beb0 <_free_r+0xe0>
 800be1a:	68d2      	ldr	r2, [r2, #12]
 800be1c:	60c2      	str	r2, [r0, #12]
 800be1e:	6090      	str	r0, [r2, #8]
 800be20:	f043 0001 	orr.w	r0, r3, #1
 800be24:	6060      	str	r0, [r4, #4]
 800be26:	50e3      	str	r3, [r4, r3]
 800be28:	b9e1      	cbnz	r1, 800be64 <_free_r+0x94>
 800be2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be2e:	d32d      	bcc.n	800be8c <_free_r+0xbc>
 800be30:	0a5a      	lsrs	r2, r3, #9
 800be32:	2a04      	cmp	r2, #4
 800be34:	d866      	bhi.n	800bf04 <_free_r+0x134>
 800be36:	0998      	lsrs	r0, r3, #6
 800be38:	3038      	adds	r0, #56	; 0x38
 800be3a:	0042      	lsls	r2, r0, #1
 800be3c:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 800be40:	4944      	ldr	r1, [pc, #272]	; (800bf54 <_free_r+0x184>)
 800be42:	f8de 2008 	ldr.w	r2, [lr, #8]
 800be46:	4572      	cmp	r2, lr
 800be48:	d062      	beq.n	800bf10 <_free_r+0x140>
 800be4a:	6850      	ldr	r0, [r2, #4]
 800be4c:	f020 0103 	bic.w	r1, r0, #3
 800be50:	428b      	cmp	r3, r1
 800be52:	d202      	bcs.n	800be5a <_free_r+0x8a>
 800be54:	6892      	ldr	r2, [r2, #8]
 800be56:	4596      	cmp	lr, r2
 800be58:	d1f7      	bne.n	800be4a <_free_r+0x7a>
 800be5a:	68d0      	ldr	r0, [r2, #12]
 800be5c:	60e0      	str	r0, [r4, #12]
 800be5e:	60a2      	str	r2, [r4, #8]
 800be60:	60d4      	str	r4, [r2, #12]
 800be62:	6084      	str	r4, [r0, #8]
 800be64:	4630      	mov	r0, r6
 800be66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be6a:	f7fd bf79 	b.w	8009d60 <__malloc_unlock>
 800be6e:	f855 5c08 	ldr.w	r5, [r5, #-8]
 800be72:	1b64      	subs	r4, r4, r5
 800be74:	f10c 0808 	add.w	r8, ip, #8
 800be78:	68a0      	ldr	r0, [r4, #8]
 800be7a:	4540      	cmp	r0, r8
 800be7c:	442b      	add	r3, r5
 800be7e:	d03f      	beq.n	800bf00 <_free_r+0x130>
 800be80:	68e5      	ldr	r5, [r4, #12]
 800be82:	60c5      	str	r5, [r0, #12]
 800be84:	60a8      	str	r0, [r5, #8]
 800be86:	e7c0      	b.n	800be0a <_free_r+0x3a>
 800be88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be8c:	08dd      	lsrs	r5, r3, #3
 800be8e:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 800be92:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800be96:	6891      	ldr	r1, [r2, #8]
 800be98:	60e2      	str	r2, [r4, #12]
 800be9a:	10ab      	asrs	r3, r5, #2
 800be9c:	2501      	movs	r5, #1
 800be9e:	fa05 f303 	lsl.w	r3, r5, r3
 800bea2:	4318      	orrs	r0, r3
 800bea4:	60a1      	str	r1, [r4, #8]
 800bea6:	f8cc 0004 	str.w	r0, [ip, #4]
 800beaa:	6094      	str	r4, [r2, #8]
 800beac:	60cc      	str	r4, [r1, #12]
 800beae:	e7d9      	b.n	800be64 <_free_r+0x94>
 800beb0:	4d29      	ldr	r5, [pc, #164]	; (800bf58 <_free_r+0x188>)
 800beb2:	42a8      	cmp	r0, r5
 800beb4:	d1b1      	bne.n	800be1a <_free_r+0x4a>
 800beb6:	f043 0201 	orr.w	r2, r3, #1
 800beba:	f8cc 4014 	str.w	r4, [ip, #20]
 800bebe:	f8cc 4010 	str.w	r4, [ip, #16]
 800bec2:	60e0      	str	r0, [r4, #12]
 800bec4:	60a0      	str	r0, [r4, #8]
 800bec6:	6062      	str	r2, [r4, #4]
 800bec8:	50e3      	str	r3, [r4, r3]
 800beca:	e7cb      	b.n	800be64 <_free_r+0x94>
 800becc:	18ff      	adds	r7, r7, r3
 800bece:	07cb      	lsls	r3, r1, #31
 800bed0:	d407      	bmi.n	800bee2 <_free_r+0x112>
 800bed2:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800bed6:	1a64      	subs	r4, r4, r1
 800bed8:	187f      	adds	r7, r7, r1
 800beda:	68e3      	ldr	r3, [r4, #12]
 800bedc:	68a0      	ldr	r0, [r4, #8]
 800bede:	60c3      	str	r3, [r0, #12]
 800bee0:	6098      	str	r0, [r3, #8]
 800bee2:	4a1e      	ldr	r2, [pc, #120]	; (800bf5c <_free_r+0x18c>)
 800bee4:	f8cc 4008 	str.w	r4, [ip, #8]
 800bee8:	6811      	ldr	r1, [r2, #0]
 800beea:	f047 0301 	orr.w	r3, r7, #1
 800beee:	428f      	cmp	r7, r1
 800bef0:	6063      	str	r3, [r4, #4]
 800bef2:	d3b7      	bcc.n	800be64 <_free_r+0x94>
 800bef4:	4a1a      	ldr	r2, [pc, #104]	; (800bf60 <_free_r+0x190>)
 800bef6:	4630      	mov	r0, r6
 800bef8:	6811      	ldr	r1, [r2, #0]
 800befa:	f7ff ff1d 	bl	800bd38 <_malloc_trim_r>
 800befe:	e7b1      	b.n	800be64 <_free_r+0x94>
 800bf00:	2101      	movs	r1, #1
 800bf02:	e782      	b.n	800be0a <_free_r+0x3a>
 800bf04:	2a14      	cmp	r2, #20
 800bf06:	d80c      	bhi.n	800bf22 <_free_r+0x152>
 800bf08:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 800bf0c:	0042      	lsls	r2, r0, #1
 800bf0e:	e795      	b.n	800be3c <_free_r+0x6c>
 800bf10:	684b      	ldr	r3, [r1, #4]
 800bf12:	1080      	asrs	r0, r0, #2
 800bf14:	2501      	movs	r5, #1
 800bf16:	fa05 f000 	lsl.w	r0, r5, r0
 800bf1a:	4303      	orrs	r3, r0
 800bf1c:	604b      	str	r3, [r1, #4]
 800bf1e:	4610      	mov	r0, r2
 800bf20:	e79c      	b.n	800be5c <_free_r+0x8c>
 800bf22:	2a54      	cmp	r2, #84	; 0x54
 800bf24:	d803      	bhi.n	800bf2e <_free_r+0x15e>
 800bf26:	0b18      	lsrs	r0, r3, #12
 800bf28:	306e      	adds	r0, #110	; 0x6e
 800bf2a:	0042      	lsls	r2, r0, #1
 800bf2c:	e786      	b.n	800be3c <_free_r+0x6c>
 800bf2e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800bf32:	d803      	bhi.n	800bf3c <_free_r+0x16c>
 800bf34:	0bd8      	lsrs	r0, r3, #15
 800bf36:	3077      	adds	r0, #119	; 0x77
 800bf38:	0042      	lsls	r2, r0, #1
 800bf3a:	e77f      	b.n	800be3c <_free_r+0x6c>
 800bf3c:	f240 5154 	movw	r1, #1364	; 0x554
 800bf40:	428a      	cmp	r2, r1
 800bf42:	d803      	bhi.n	800bf4c <_free_r+0x17c>
 800bf44:	0c98      	lsrs	r0, r3, #18
 800bf46:	307c      	adds	r0, #124	; 0x7c
 800bf48:	0042      	lsls	r2, r0, #1
 800bf4a:	e777      	b.n	800be3c <_free_r+0x6c>
 800bf4c:	22fc      	movs	r2, #252	; 0xfc
 800bf4e:	207e      	movs	r0, #126	; 0x7e
 800bf50:	e774      	b.n	800be3c <_free_r+0x6c>
 800bf52:	bf00      	nop
 800bf54:	20001dd0 	.word	0x20001dd0
 800bf58:	20001dd8 	.word	0x20001dd8
 800bf5c:	200021d8 	.word	0x200021d8
 800bf60:	20000850 	.word	0x20000850

0800bf64 <memmove>:
 800bf64:	4288      	cmp	r0, r1
 800bf66:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800bf6a:	d926      	bls.n	800bfba <memmove+0x56>
 800bf6c:	188c      	adds	r4, r1, r2
 800bf6e:	42a0      	cmp	r0, r4
 800bf70:	d223      	bcs.n	800bfba <memmove+0x56>
 800bf72:	1883      	adds	r3, r0, r2
 800bf74:	1e55      	subs	r5, r2, #1
 800bf76:	b1ea      	cbz	r2, 800bfb4 <memmove+0x50>
 800bf78:	4622      	mov	r2, r4
 800bf7a:	f005 0401 	and.w	r4, r5, #1
 800bf7e:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 800bf82:	f803 1d01 	strb.w	r1, [r3, #-1]!
 800bf86:	1e69      	subs	r1, r5, #1
 800bf88:	b1a5      	cbz	r5, 800bfb4 <memmove+0x50>
 800bf8a:	b13c      	cbz	r4, 800bf9c <memmove+0x38>
 800bf8c:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800bf90:	3901      	subs	r1, #1
 800bf92:	f1b1 3fff 	cmp.w	r1, #4294967295
 800bf96:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800bf9a:	d00b      	beq.n	800bfb4 <memmove+0x50>
 800bf9c:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800bfa0:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800bfa4:	3902      	subs	r1, #2
 800bfa6:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 800bfaa:	f1b1 3fff 	cmp.w	r1, #4294967295
 800bfae:	f803 4d01 	strb.w	r4, [r3, #-1]!
 800bfb2:	d1f3      	bne.n	800bf9c <memmove+0x38>
 800bfb4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800bfb8:	4770      	bx	lr
 800bfba:	2a0f      	cmp	r2, #15
 800bfbc:	f240 8096 	bls.w	800c0ec <memmove+0x188>
 800bfc0:	ea41 0300 	orr.w	r3, r1, r0
 800bfc4:	079b      	lsls	r3, r3, #30
 800bfc6:	f040 8093 	bne.w	800c0f0 <memmove+0x18c>
 800bfca:	680c      	ldr	r4, [r1, #0]
 800bfcc:	6004      	str	r4, [r0, #0]
 800bfce:	684d      	ldr	r5, [r1, #4]
 800bfd0:	6045      	str	r5, [r0, #4]
 800bfd2:	688e      	ldr	r6, [r1, #8]
 800bfd4:	f1a2 0310 	sub.w	r3, r2, #16
 800bfd8:	6086      	str	r6, [r0, #8]
 800bfda:	68cc      	ldr	r4, [r1, #12]
 800bfdc:	461d      	mov	r5, r3
 800bfde:	2d0f      	cmp	r5, #15
 800bfe0:	60c4      	str	r4, [r0, #12]
 800bfe2:	f3c3 1600 	ubfx	r6, r3, #4, #1
 800bfe6:	f101 0410 	add.w	r4, r1, #16
 800bfea:	f100 0310 	add.w	r3, r0, #16
 800bfee:	d922      	bls.n	800c036 <memmove+0xd2>
 800bff0:	b166      	cbz	r6, 800c00c <memmove+0xa8>
 800bff2:	6826      	ldr	r6, [r4, #0]
 800bff4:	601e      	str	r6, [r3, #0]
 800bff6:	6866      	ldr	r6, [r4, #4]
 800bff8:	605e      	str	r6, [r3, #4]
 800bffa:	68a6      	ldr	r6, [r4, #8]
 800bffc:	609e      	str	r6, [r3, #8]
 800bffe:	68e6      	ldr	r6, [r4, #12]
 800c000:	3d10      	subs	r5, #16
 800c002:	60de      	str	r6, [r3, #12]
 800c004:	3410      	adds	r4, #16
 800c006:	3310      	adds	r3, #16
 800c008:	2d0f      	cmp	r5, #15
 800c00a:	d914      	bls.n	800c036 <memmove+0xd2>
 800c00c:	6826      	ldr	r6, [r4, #0]
 800c00e:	601e      	str	r6, [r3, #0]
 800c010:	6866      	ldr	r6, [r4, #4]
 800c012:	605e      	str	r6, [r3, #4]
 800c014:	68a6      	ldr	r6, [r4, #8]
 800c016:	609e      	str	r6, [r3, #8]
 800c018:	68e6      	ldr	r6, [r4, #12]
 800c01a:	60de      	str	r6, [r3, #12]
 800c01c:	6926      	ldr	r6, [r4, #16]
 800c01e:	611e      	str	r6, [r3, #16]
 800c020:	6966      	ldr	r6, [r4, #20]
 800c022:	615e      	str	r6, [r3, #20]
 800c024:	69a6      	ldr	r6, [r4, #24]
 800c026:	619e      	str	r6, [r3, #24]
 800c028:	69e6      	ldr	r6, [r4, #28]
 800c02a:	3d20      	subs	r5, #32
 800c02c:	61de      	str	r6, [r3, #28]
 800c02e:	3420      	adds	r4, #32
 800c030:	3320      	adds	r3, #32
 800c032:	2d0f      	cmp	r5, #15
 800c034:	d8ea      	bhi.n	800c00c <memmove+0xa8>
 800c036:	f1a2 0310 	sub.w	r3, r2, #16
 800c03a:	f023 040f 	bic.w	r4, r3, #15
 800c03e:	f002 030f 	and.w	r3, r2, #15
 800c042:	3410      	adds	r4, #16
 800c044:	2b03      	cmp	r3, #3
 800c046:	eb00 0804 	add.w	r8, r0, r4
 800c04a:	4421      	add	r1, r4
 800c04c:	d952      	bls.n	800c0f4 <memmove+0x190>
 800c04e:	f1a3 0904 	sub.w	r9, r3, #4
 800c052:	460b      	mov	r3, r1
 800c054:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800c058:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 800c05c:	f853 6b04 	ldr.w	r6, [r3], #4
 800c060:	ebc1 050c 	rsb	r5, r1, ip
 800c064:	4644      	mov	r4, r8
 800c066:	f10c 0c04 	add.w	ip, ip, #4
 800c06a:	4563      	cmp	r3, ip
 800c06c:	f844 6b04 	str.w	r6, [r4], #4
 800c070:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800c074:	d012      	beq.n	800c09c <memmove+0x138>
 800c076:	b12d      	cbz	r5, 800c084 <memmove+0x120>
 800c078:	f853 5b04 	ldr.w	r5, [r3], #4
 800c07c:	4563      	cmp	r3, ip
 800c07e:	f844 5b04 	str.w	r5, [r4], #4
 800c082:	d00b      	beq.n	800c09c <memmove+0x138>
 800c084:	461e      	mov	r6, r3
 800c086:	4625      	mov	r5, r4
 800c088:	f856 7b04 	ldr.w	r7, [r6], #4
 800c08c:	f845 7b04 	str.w	r7, [r5], #4
 800c090:	685f      	ldr	r7, [r3, #4]
 800c092:	1d33      	adds	r3, r6, #4
 800c094:	6067      	str	r7, [r4, #4]
 800c096:	1d2c      	adds	r4, r5, #4
 800c098:	4563      	cmp	r3, ip
 800c09a:	d1f3      	bne.n	800c084 <memmove+0x120>
 800c09c:	f109 0301 	add.w	r3, r9, #1
 800c0a0:	009c      	lsls	r4, r3, #2
 800c0a2:	1909      	adds	r1, r1, r4
 800c0a4:	f002 0203 	and.w	r2, r2, #3
 800c0a8:	4444      	add	r4, r8
 800c0aa:	2a00      	cmp	r2, #0
 800c0ac:	d082      	beq.n	800bfb4 <memmove+0x50>
 800c0ae:	4623      	mov	r3, r4
 800c0b0:	780d      	ldrb	r5, [r1, #0]
 800c0b2:	f803 5b01 	strb.w	r5, [r3], #1
 800c0b6:	18a2      	adds	r2, r4, r2
 800c0b8:	43e4      	mvns	r4, r4
 800c0ba:	1914      	adds	r4, r2, r4
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	f004 0401 	and.w	r4, r4, #1
 800c0c2:	f43f af77 	beq.w	800bfb4 <memmove+0x50>
 800c0c6:	b134      	cbz	r4, 800c0d6 <memmove+0x172>
 800c0c8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c0cc:	f803 4b01 	strb.w	r4, [r3], #1
 800c0d0:	4293      	cmp	r3, r2
 800c0d2:	f43f af6f 	beq.w	800bfb4 <memmove+0x50>
 800c0d6:	784d      	ldrb	r5, [r1, #1]
 800c0d8:	461c      	mov	r4, r3
 800c0da:	f804 5b01 	strb.w	r5, [r4], #1
 800c0de:	788d      	ldrb	r5, [r1, #2]
 800c0e0:	705d      	strb	r5, [r3, #1]
 800c0e2:	1c63      	adds	r3, r4, #1
 800c0e4:	3102      	adds	r1, #2
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d1f5      	bne.n	800c0d6 <memmove+0x172>
 800c0ea:	e763      	b.n	800bfb4 <memmove+0x50>
 800c0ec:	4604      	mov	r4, r0
 800c0ee:	e7dc      	b.n	800c0aa <memmove+0x146>
 800c0f0:	4604      	mov	r4, r0
 800c0f2:	e7dc      	b.n	800c0ae <memmove+0x14a>
 800c0f4:	4644      	mov	r4, r8
 800c0f6:	461a      	mov	r2, r3
 800c0f8:	e7d7      	b.n	800c0aa <memmove+0x146>
 800c0fa:	bf00      	nop

0800c0fc <memset>:
 800c0fc:	b4f0      	push	{r4, r5, r6, r7}
 800c0fe:	0784      	lsls	r4, r0, #30
 800c100:	4603      	mov	r3, r0
 800c102:	f000 808e 	beq.w	800c222 <memset+0x126>
 800c106:	1e54      	subs	r4, r2, #1
 800c108:	2a00      	cmp	r2, #0
 800c10a:	f000 8088 	beq.w	800c21e <memset+0x122>
 800c10e:	07e5      	lsls	r5, r4, #31
 800c110:	b2ce      	uxtb	r6, r1
 800c112:	d411      	bmi.n	800c138 <memset+0x3c>
 800c114:	461a      	mov	r2, r3
 800c116:	1e67      	subs	r7, r4, #1
 800c118:	f802 6b01 	strb.w	r6, [r2], #1
 800c11c:	4613      	mov	r3, r2
 800c11e:	4615      	mov	r5, r2
 800c120:	0792      	lsls	r2, r2, #30
 800c122:	d00f      	beq.n	800c144 <memset+0x48>
 800c124:	2c00      	cmp	r4, #0
 800c126:	d07a      	beq.n	800c21e <memset+0x122>
 800c128:	f803 6b01 	strb.w	r6, [r3], #1
 800c12c:	079a      	lsls	r2, r3, #30
 800c12e:	463c      	mov	r4, r7
 800c130:	461d      	mov	r5, r3
 800c132:	d007      	beq.n	800c144 <memset+0x48>
 800c134:	3c01      	subs	r4, #1
 800c136:	e7ed      	b.n	800c114 <memset+0x18>
 800c138:	4603      	mov	r3, r0
 800c13a:	f803 6b01 	strb.w	r6, [r3], #1
 800c13e:	079a      	lsls	r2, r3, #30
 800c140:	461d      	mov	r5, r3
 800c142:	d1f7      	bne.n	800c134 <memset+0x38>
 800c144:	2c03      	cmp	r4, #3
 800c146:	d952      	bls.n	800c1ee <memset+0xf2>
 800c148:	b2ce      	uxtb	r6, r1
 800c14a:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 800c14e:	2c0f      	cmp	r4, #15
 800c150:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 800c154:	d92d      	bls.n	800c1b2 <memset+0xb6>
 800c156:	f1a4 0210 	sub.w	r2, r4, #16
 800c15a:	4617      	mov	r7, r2
 800c15c:	2f0f      	cmp	r7, #15
 800c15e:	f3c2 1600 	ubfx	r6, r2, #4, #1
 800c162:	602b      	str	r3, [r5, #0]
 800c164:	606b      	str	r3, [r5, #4]
 800c166:	60ab      	str	r3, [r5, #8]
 800c168:	60eb      	str	r3, [r5, #12]
 800c16a:	f105 0210 	add.w	r2, r5, #16
 800c16e:	d916      	bls.n	800c19e <memset+0xa2>
 800c170:	b13e      	cbz	r6, 800c182 <memset+0x86>
 800c172:	3f10      	subs	r7, #16
 800c174:	6013      	str	r3, [r2, #0]
 800c176:	6053      	str	r3, [r2, #4]
 800c178:	6093      	str	r3, [r2, #8]
 800c17a:	60d3      	str	r3, [r2, #12]
 800c17c:	3210      	adds	r2, #16
 800c17e:	2f0f      	cmp	r7, #15
 800c180:	d90d      	bls.n	800c19e <memset+0xa2>
 800c182:	3f20      	subs	r7, #32
 800c184:	f102 0610 	add.w	r6, r2, #16
 800c188:	6013      	str	r3, [r2, #0]
 800c18a:	6053      	str	r3, [r2, #4]
 800c18c:	6093      	str	r3, [r2, #8]
 800c18e:	60d3      	str	r3, [r2, #12]
 800c190:	6113      	str	r3, [r2, #16]
 800c192:	6153      	str	r3, [r2, #20]
 800c194:	6193      	str	r3, [r2, #24]
 800c196:	61d3      	str	r3, [r2, #28]
 800c198:	3220      	adds	r2, #32
 800c19a:	2f0f      	cmp	r7, #15
 800c19c:	d8f1      	bhi.n	800c182 <memset+0x86>
 800c19e:	f1a4 0210 	sub.w	r2, r4, #16
 800c1a2:	f022 020f 	bic.w	r2, r2, #15
 800c1a6:	f004 040f 	and.w	r4, r4, #15
 800c1aa:	3210      	adds	r2, #16
 800c1ac:	2c03      	cmp	r4, #3
 800c1ae:	4415      	add	r5, r2
 800c1b0:	d91d      	bls.n	800c1ee <memset+0xf2>
 800c1b2:	1f27      	subs	r7, r4, #4
 800c1b4:	463e      	mov	r6, r7
 800c1b6:	462a      	mov	r2, r5
 800c1b8:	2e03      	cmp	r6, #3
 800c1ba:	f842 3b04 	str.w	r3, [r2], #4
 800c1be:	f3c7 0780 	ubfx	r7, r7, #2, #1
 800c1c2:	d90d      	bls.n	800c1e0 <memset+0xe4>
 800c1c4:	b127      	cbz	r7, 800c1d0 <memset+0xd4>
 800c1c6:	3e04      	subs	r6, #4
 800c1c8:	2e03      	cmp	r6, #3
 800c1ca:	f842 3b04 	str.w	r3, [r2], #4
 800c1ce:	d907      	bls.n	800c1e0 <memset+0xe4>
 800c1d0:	4617      	mov	r7, r2
 800c1d2:	3e08      	subs	r6, #8
 800c1d4:	f847 3b04 	str.w	r3, [r7], #4
 800c1d8:	6053      	str	r3, [r2, #4]
 800c1da:	1d3a      	adds	r2, r7, #4
 800c1dc:	2e03      	cmp	r6, #3
 800c1de:	d8f7      	bhi.n	800c1d0 <memset+0xd4>
 800c1e0:	1f23      	subs	r3, r4, #4
 800c1e2:	f023 0203 	bic.w	r2, r3, #3
 800c1e6:	1d13      	adds	r3, r2, #4
 800c1e8:	f004 0403 	and.w	r4, r4, #3
 800c1ec:	18ed      	adds	r5, r5, r3
 800c1ee:	b1b4      	cbz	r4, 800c21e <memset+0x122>
 800c1f0:	462b      	mov	r3, r5
 800c1f2:	b2c9      	uxtb	r1, r1
 800c1f4:	f803 1b01 	strb.w	r1, [r3], #1
 800c1f8:	192c      	adds	r4, r5, r4
 800c1fa:	43ed      	mvns	r5, r5
 800c1fc:	1962      	adds	r2, r4, r5
 800c1fe:	42a3      	cmp	r3, r4
 800c200:	f002 0501 	and.w	r5, r2, #1
 800c204:	d00b      	beq.n	800c21e <memset+0x122>
 800c206:	b11d      	cbz	r5, 800c210 <memset+0x114>
 800c208:	f803 1b01 	strb.w	r1, [r3], #1
 800c20c:	42a3      	cmp	r3, r4
 800c20e:	d006      	beq.n	800c21e <memset+0x122>
 800c210:	461a      	mov	r2, r3
 800c212:	f802 1b01 	strb.w	r1, [r2], #1
 800c216:	7059      	strb	r1, [r3, #1]
 800c218:	1c53      	adds	r3, r2, #1
 800c21a:	42a3      	cmp	r3, r4
 800c21c:	d1f8      	bne.n	800c210 <memset+0x114>
 800c21e:	bcf0      	pop	{r4, r5, r6, r7}
 800c220:	4770      	bx	lr
 800c222:	4605      	mov	r5, r0
 800c224:	4614      	mov	r4, r2
 800c226:	e78d      	b.n	800c144 <memset+0x48>

0800c228 <_realloc_r>:
 800c228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c22c:	460c      	mov	r4, r1
 800c22e:	b083      	sub	sp, #12
 800c230:	4681      	mov	r9, r0
 800c232:	4617      	mov	r7, r2
 800c234:	2900      	cmp	r1, #0
 800c236:	f000 80c5 	beq.w	800c3c4 <_realloc_r+0x19c>
 800c23a:	f7fd fd8f 	bl	8009d5c <__malloc_lock>
 800c23e:	f107 050b 	add.w	r5, r7, #11
 800c242:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c246:	2d16      	cmp	r5, #22
 800c248:	f1a4 0a08 	sub.w	sl, r4, #8
 800c24c:	f023 0603 	bic.w	r6, r3, #3
 800c250:	d84f      	bhi.n	800c2f2 <_realloc_r+0xca>
 800c252:	2110      	movs	r1, #16
 800c254:	460d      	mov	r5, r1
 800c256:	42af      	cmp	r7, r5
 800c258:	d850      	bhi.n	800c2fc <_realloc_r+0xd4>
 800c25a:	428e      	cmp	r6, r1
 800c25c:	da53      	bge.n	800c306 <_realloc_r+0xde>
 800c25e:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 800c600 <_realloc_r+0x3d8>
 800c262:	f8dc 0008 	ldr.w	r0, [ip, #8]
 800c266:	eb0a 0206 	add.w	r2, sl, r6
 800c26a:	4290      	cmp	r0, r2
 800c26c:	f000 80b0 	beq.w	800c3d0 <_realloc_r+0x1a8>
 800c270:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800c274:	f02e 0801 	bic.w	r8, lr, #1
 800c278:	4490      	add	r8, r2
 800c27a:	f8d8 8004 	ldr.w	r8, [r8, #4]
 800c27e:	f018 0f01 	tst.w	r8, #1
 800c282:	d059      	beq.n	800c338 <_realloc_r+0x110>
 800c284:	f04f 0e00 	mov.w	lr, #0
 800c288:	4672      	mov	r2, lr
 800c28a:	07db      	lsls	r3, r3, #31
 800c28c:	d476      	bmi.n	800c37c <_realloc_r+0x154>
 800c28e:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800c292:	ebc3 0b0a 	rsb	fp, r3, sl
 800c296:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c29a:	f023 0303 	bic.w	r3, r3, #3
 800c29e:	199b      	adds	r3, r3, r6
 800c2a0:	9301      	str	r3, [sp, #4]
 800c2a2:	2a00      	cmp	r2, #0
 800c2a4:	d067      	beq.n	800c376 <_realloc_r+0x14e>
 800c2a6:	4282      	cmp	r2, r0
 800c2a8:	eb0e 0803 	add.w	r8, lr, r3
 800c2ac:	f000 80f1 	beq.w	800c492 <_realloc_r+0x26a>
 800c2b0:	4588      	cmp	r8, r1
 800c2b2:	db60      	blt.n	800c376 <_realloc_r+0x14e>
 800c2b4:	68d1      	ldr	r1, [r2, #12]
 800c2b6:	6890      	ldr	r0, [r2, #8]
 800c2b8:	465f      	mov	r7, fp
 800c2ba:	60c1      	str	r1, [r0, #12]
 800c2bc:	6088      	str	r0, [r1, #8]
 800c2be:	f8db 300c 	ldr.w	r3, [fp, #12]
 800c2c2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800c2c6:	1f32      	subs	r2, r6, #4
 800c2c8:	2a24      	cmp	r2, #36	; 0x24
 800c2ca:	60cb      	str	r3, [r1, #12]
 800c2cc:	6099      	str	r1, [r3, #8]
 800c2ce:	f200 812a 	bhi.w	800c526 <_realloc_r+0x2fe>
 800c2d2:	2a13      	cmp	r2, #19
 800c2d4:	f240 80b9 	bls.w	800c44a <_realloc_r+0x222>
 800c2d8:	6823      	ldr	r3, [r4, #0]
 800c2da:	f8cb 3008 	str.w	r3, [fp, #8]
 800c2de:	6861      	ldr	r1, [r4, #4]
 800c2e0:	2a1b      	cmp	r2, #27
 800c2e2:	f8cb 100c 	str.w	r1, [fp, #12]
 800c2e6:	f200 8134 	bhi.w	800c552 <_realloc_r+0x32a>
 800c2ea:	f10b 0010 	add.w	r0, fp, #16
 800c2ee:	3408      	adds	r4, #8
 800c2f0:	e0ac      	b.n	800c44c <_realloc_r+0x224>
 800c2f2:	f025 0507 	bic.w	r5, r5, #7
 800c2f6:	2d00      	cmp	r5, #0
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	daac      	bge.n	800c256 <_realloc_r+0x2e>
 800c2fc:	270c      	movs	r7, #12
 800c2fe:	f8c9 7000 	str.w	r7, [r9]
 800c302:	2700      	movs	r7, #0
 800c304:	e014      	b.n	800c330 <_realloc_r+0x108>
 800c306:	46b0      	mov	r8, r6
 800c308:	ebc5 0708 	rsb	r7, r5, r8
 800c30c:	2f0f      	cmp	r7, #15
 800c30e:	d81e      	bhi.n	800c34e <_realloc_r+0x126>
 800c310:	f003 0301 	and.w	r3, r3, #1
 800c314:	eb0a 0108 	add.w	r1, sl, r8
 800c318:	ea43 0008 	orr.w	r0, r3, r8
 800c31c:	f8ca 0004 	str.w	r0, [sl, #4]
 800c320:	684a      	ldr	r2, [r1, #4]
 800c322:	f042 0701 	orr.w	r7, r2, #1
 800c326:	604f      	str	r7, [r1, #4]
 800c328:	4648      	mov	r0, r9
 800c32a:	f7fd fd19 	bl	8009d60 <__malloc_unlock>
 800c32e:	4627      	mov	r7, r4
 800c330:	4638      	mov	r0, r7
 800c332:	b003      	add	sp, #12
 800c334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c338:	f02e 0e03 	bic.w	lr, lr, #3
 800c33c:	eb0e 0806 	add.w	r8, lr, r6
 800c340:	4588      	cmp	r8, r1
 800c342:	dba2      	blt.n	800c28a <_realloc_r+0x62>
 800c344:	68d7      	ldr	r7, [r2, #12]
 800c346:	6892      	ldr	r2, [r2, #8]
 800c348:	60d7      	str	r7, [r2, #12]
 800c34a:	60ba      	str	r2, [r7, #8]
 800c34c:	e7dc      	b.n	800c308 <_realloc_r+0xe0>
 800c34e:	eb0a 0105 	add.w	r1, sl, r5
 800c352:	f003 0301 	and.w	r3, r3, #1
 800c356:	19c8      	adds	r0, r1, r7
 800c358:	431d      	orrs	r5, r3
 800c35a:	f047 0201 	orr.w	r2, r7, #1
 800c35e:	f8ca 5004 	str.w	r5, [sl, #4]
 800c362:	604a      	str	r2, [r1, #4]
 800c364:	6847      	ldr	r7, [r0, #4]
 800c366:	f047 0301 	orr.w	r3, r7, #1
 800c36a:	6043      	str	r3, [r0, #4]
 800c36c:	3108      	adds	r1, #8
 800c36e:	4648      	mov	r0, r9
 800c370:	f7ff fd2e 	bl	800bdd0 <_free_r>
 800c374:	e7d8      	b.n	800c328 <_realloc_r+0x100>
 800c376:	9b01      	ldr	r3, [sp, #4]
 800c378:	428b      	cmp	r3, r1
 800c37a:	da34      	bge.n	800c3e6 <_realloc_r+0x1be>
 800c37c:	4639      	mov	r1, r7
 800c37e:	4648      	mov	r0, r9
 800c380:	f7fd f99e 	bl	80096c0 <_malloc_r>
 800c384:	4607      	mov	r7, r0
 800c386:	b1c8      	cbz	r0, 800c3bc <_realloc_r+0x194>
 800c388:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c38c:	f023 0201 	bic.w	r2, r3, #1
 800c390:	f1a0 0108 	sub.w	r1, r0, #8
 800c394:	4452      	add	r2, sl
 800c396:	4291      	cmp	r1, r2
 800c398:	f000 80be 	beq.w	800c518 <_realloc_r+0x2f0>
 800c39c:	1f32      	subs	r2, r6, #4
 800c39e:	2a24      	cmp	r2, #36	; 0x24
 800c3a0:	d873      	bhi.n	800c48a <_realloc_r+0x262>
 800c3a2:	2a13      	cmp	r2, #19
 800c3a4:	d846      	bhi.n	800c434 <_realloc_r+0x20c>
 800c3a6:	4623      	mov	r3, r4
 800c3a8:	6819      	ldr	r1, [r3, #0]
 800c3aa:	6001      	str	r1, [r0, #0]
 800c3ac:	685a      	ldr	r2, [r3, #4]
 800c3ae:	6042      	str	r2, [r0, #4]
 800c3b0:	689b      	ldr	r3, [r3, #8]
 800c3b2:	6083      	str	r3, [r0, #8]
 800c3b4:	4648      	mov	r0, r9
 800c3b6:	4621      	mov	r1, r4
 800c3b8:	f7ff fd0a 	bl	800bdd0 <_free_r>
 800c3bc:	4648      	mov	r0, r9
 800c3be:	f7fd fccf 	bl	8009d60 <__malloc_unlock>
 800c3c2:	e7b5      	b.n	800c330 <_realloc_r+0x108>
 800c3c4:	4611      	mov	r1, r2
 800c3c6:	b003      	add	sp, #12
 800c3c8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3cc:	f7fd b978 	b.w	80096c0 <_malloc_r>
 800c3d0:	6842      	ldr	r2, [r0, #4]
 800c3d2:	f022 0e03 	bic.w	lr, r2, #3
 800c3d6:	eb0e 0206 	add.w	r2, lr, r6
 800c3da:	f105 0810 	add.w	r8, r5, #16
 800c3de:	4542      	cmp	r2, r8
 800c3e0:	da3f      	bge.n	800c462 <_realloc_r+0x23a>
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	e751      	b.n	800c28a <_realloc_r+0x62>
 800c3e6:	465f      	mov	r7, fp
 800c3e8:	f8db 000c 	ldr.w	r0, [fp, #12]
 800c3ec:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800c3f0:	1f32      	subs	r2, r6, #4
 800c3f2:	2a24      	cmp	r2, #36	; 0x24
 800c3f4:	60c8      	str	r0, [r1, #12]
 800c3f6:	6081      	str	r1, [r0, #8]
 800c3f8:	f200 80a0 	bhi.w	800c53c <_realloc_r+0x314>
 800c3fc:	2a13      	cmp	r2, #19
 800c3fe:	f240 809b 	bls.w	800c538 <_realloc_r+0x310>
 800c402:	6820      	ldr	r0, [r4, #0]
 800c404:	f8cb 0008 	str.w	r0, [fp, #8]
 800c408:	6861      	ldr	r1, [r4, #4]
 800c40a:	2a1b      	cmp	r2, #27
 800c40c:	f8cb 100c 	str.w	r1, [fp, #12]
 800c410:	f200 80b4 	bhi.w	800c57c <_realloc_r+0x354>
 800c414:	f10b 0310 	add.w	r3, fp, #16
 800c418:	3408      	adds	r4, #8
 800c41a:	6820      	ldr	r0, [r4, #0]
 800c41c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c420:	6018      	str	r0, [r3, #0]
 800c422:	6862      	ldr	r2, [r4, #4]
 800c424:	605a      	str	r2, [r3, #4]
 800c426:	68a4      	ldr	r4, [r4, #8]
 800c428:	609c      	str	r4, [r3, #8]
 800c42a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c42e:	463c      	mov	r4, r7
 800c430:	46da      	mov	sl, fp
 800c432:	e769      	b.n	800c308 <_realloc_r+0xe0>
 800c434:	6821      	ldr	r1, [r4, #0]
 800c436:	6001      	str	r1, [r0, #0]
 800c438:	6860      	ldr	r0, [r4, #4]
 800c43a:	2a1b      	cmp	r2, #27
 800c43c:	6078      	str	r0, [r7, #4]
 800c43e:	d860      	bhi.n	800c502 <_realloc_r+0x2da>
 800c440:	f107 0008 	add.w	r0, r7, #8
 800c444:	f104 0308 	add.w	r3, r4, #8
 800c448:	e7ae      	b.n	800c3a8 <_realloc_r+0x180>
 800c44a:	4638      	mov	r0, r7
 800c44c:	6823      	ldr	r3, [r4, #0]
 800c44e:	6003      	str	r3, [r0, #0]
 800c450:	6862      	ldr	r2, [r4, #4]
 800c452:	6042      	str	r2, [r0, #4]
 800c454:	68a4      	ldr	r4, [r4, #8]
 800c456:	6084      	str	r4, [r0, #8]
 800c458:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c45c:	463c      	mov	r4, r7
 800c45e:	46da      	mov	sl, fp
 800c460:	e752      	b.n	800c308 <_realloc_r+0xe0>
 800c462:	eb0a 0705 	add.w	r7, sl, r5
 800c466:	1b50      	subs	r0, r2, r5
 800c468:	f040 0201 	orr.w	r2, r0, #1
 800c46c:	607a      	str	r2, [r7, #4]
 800c46e:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800c472:	f8cc 7008 	str.w	r7, [ip, #8]
 800c476:	f001 0301 	and.w	r3, r1, #1
 800c47a:	431d      	orrs	r5, r3
 800c47c:	f844 5c04 	str.w	r5, [r4, #-4]
 800c480:	4648      	mov	r0, r9
 800c482:	f7fd fc6d 	bl	8009d60 <__malloc_unlock>
 800c486:	4627      	mov	r7, r4
 800c488:	e752      	b.n	800c330 <_realloc_r+0x108>
 800c48a:	4621      	mov	r1, r4
 800c48c:	f7ff fd6a 	bl	800bf64 <memmove>
 800c490:	e790      	b.n	800c3b4 <_realloc_r+0x18c>
 800c492:	f105 0010 	add.w	r0, r5, #16
 800c496:	4580      	cmp	r8, r0
 800c498:	f6ff af6d 	blt.w	800c376 <_realloc_r+0x14e>
 800c49c:	465f      	mov	r7, fp
 800c49e:	f8db 000c 	ldr.w	r0, [fp, #12]
 800c4a2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800c4a6:	1f32      	subs	r2, r6, #4
 800c4a8:	2a24      	cmp	r2, #36	; 0x24
 800c4aa:	60c8      	str	r0, [r1, #12]
 800c4ac:	6081      	str	r1, [r0, #8]
 800c4ae:	f200 8087 	bhi.w	800c5c0 <_realloc_r+0x398>
 800c4b2:	2a13      	cmp	r2, #19
 800c4b4:	d978      	bls.n	800c5a8 <_realloc_r+0x380>
 800c4b6:	6820      	ldr	r0, [r4, #0]
 800c4b8:	f8cb 0008 	str.w	r0, [fp, #8]
 800c4bc:	6861      	ldr	r1, [r4, #4]
 800c4be:	2a1b      	cmp	r2, #27
 800c4c0:	f8cb 100c 	str.w	r1, [fp, #12]
 800c4c4:	f200 8085 	bhi.w	800c5d2 <_realloc_r+0x3aa>
 800c4c8:	f10b 0310 	add.w	r3, fp, #16
 800c4cc:	3408      	adds	r4, #8
 800c4ce:	6820      	ldr	r0, [r4, #0]
 800c4d0:	6018      	str	r0, [r3, #0]
 800c4d2:	6862      	ldr	r2, [r4, #4]
 800c4d4:	605a      	str	r2, [r3, #4]
 800c4d6:	68a1      	ldr	r1, [r4, #8]
 800c4d8:	6099      	str	r1, [r3, #8]
 800c4da:	eb0b 0305 	add.w	r3, fp, r5
 800c4de:	ebc5 0008 	rsb	r0, r5, r8
 800c4e2:	f040 0201 	orr.w	r2, r0, #1
 800c4e6:	605a      	str	r2, [r3, #4]
 800c4e8:	f8db 1004 	ldr.w	r1, [fp, #4]
 800c4ec:	f8cc 3008 	str.w	r3, [ip, #8]
 800c4f0:	f001 0301 	and.w	r3, r1, #1
 800c4f4:	431d      	orrs	r5, r3
 800c4f6:	f8cb 5004 	str.w	r5, [fp, #4]
 800c4fa:	4648      	mov	r0, r9
 800c4fc:	f7fd fc30 	bl	8009d60 <__malloc_unlock>
 800c500:	e716      	b.n	800c330 <_realloc_r+0x108>
 800c502:	68a3      	ldr	r3, [r4, #8]
 800c504:	60bb      	str	r3, [r7, #8]
 800c506:	68e1      	ldr	r1, [r4, #12]
 800c508:	2a24      	cmp	r2, #36	; 0x24
 800c50a:	60f9      	str	r1, [r7, #12]
 800c50c:	d02d      	beq.n	800c56a <_realloc_r+0x342>
 800c50e:	f107 0010 	add.w	r0, r7, #16
 800c512:	f104 0310 	add.w	r3, r4, #16
 800c516:	e747      	b.n	800c3a8 <_realloc_r+0x180>
 800c518:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c51c:	f027 0c03 	bic.w	ip, r7, #3
 800c520:	eb0c 0806 	add.w	r8, ip, r6
 800c524:	e6f0      	b.n	800c308 <_realloc_r+0xe0>
 800c526:	4621      	mov	r1, r4
 800c528:	4638      	mov	r0, r7
 800c52a:	f7ff fd1b 	bl	800bf64 <memmove>
 800c52e:	463c      	mov	r4, r7
 800c530:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c534:	46da      	mov	sl, fp
 800c536:	e6e7      	b.n	800c308 <_realloc_r+0xe0>
 800c538:	463b      	mov	r3, r7
 800c53a:	e76e      	b.n	800c41a <_realloc_r+0x1f2>
 800c53c:	4621      	mov	r1, r4
 800c53e:	4638      	mov	r0, r7
 800c540:	f7ff fd10 	bl	800bf64 <memmove>
 800c544:	463c      	mov	r4, r7
 800c546:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c54a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c54e:	46da      	mov	sl, fp
 800c550:	e6da      	b.n	800c308 <_realloc_r+0xe0>
 800c552:	68a0      	ldr	r0, [r4, #8]
 800c554:	f8cb 0010 	str.w	r0, [fp, #16]
 800c558:	68e3      	ldr	r3, [r4, #12]
 800c55a:	2a24      	cmp	r2, #36	; 0x24
 800c55c:	f8cb 3014 	str.w	r3, [fp, #20]
 800c560:	d018      	beq.n	800c594 <_realloc_r+0x36c>
 800c562:	f10b 0018 	add.w	r0, fp, #24
 800c566:	3410      	adds	r4, #16
 800c568:	e770      	b.n	800c44c <_realloc_r+0x224>
 800c56a:	6922      	ldr	r2, [r4, #16]
 800c56c:	613a      	str	r2, [r7, #16]
 800c56e:	6963      	ldr	r3, [r4, #20]
 800c570:	f107 0018 	add.w	r0, r7, #24
 800c574:	617b      	str	r3, [r7, #20]
 800c576:	f104 0318 	add.w	r3, r4, #24
 800c57a:	e715      	b.n	800c3a8 <_realloc_r+0x180>
 800c57c:	68a3      	ldr	r3, [r4, #8]
 800c57e:	f8cb 3010 	str.w	r3, [fp, #16]
 800c582:	68e0      	ldr	r0, [r4, #12]
 800c584:	2a24      	cmp	r2, #36	; 0x24
 800c586:	f8cb 0014 	str.w	r0, [fp, #20]
 800c58a:	d00f      	beq.n	800c5ac <_realloc_r+0x384>
 800c58c:	f10b 0318 	add.w	r3, fp, #24
 800c590:	3410      	adds	r4, #16
 800c592:	e742      	b.n	800c41a <_realloc_r+0x1f2>
 800c594:	6922      	ldr	r2, [r4, #16]
 800c596:	f8cb 2018 	str.w	r2, [fp, #24]
 800c59a:	6961      	ldr	r1, [r4, #20]
 800c59c:	f10b 0020 	add.w	r0, fp, #32
 800c5a0:	f8cb 101c 	str.w	r1, [fp, #28]
 800c5a4:	3418      	adds	r4, #24
 800c5a6:	e751      	b.n	800c44c <_realloc_r+0x224>
 800c5a8:	463b      	mov	r3, r7
 800c5aa:	e790      	b.n	800c4ce <_realloc_r+0x2a6>
 800c5ac:	6922      	ldr	r2, [r4, #16]
 800c5ae:	f8cb 2018 	str.w	r2, [fp, #24]
 800c5b2:	6961      	ldr	r1, [r4, #20]
 800c5b4:	f10b 0320 	add.w	r3, fp, #32
 800c5b8:	f8cb 101c 	str.w	r1, [fp, #28]
 800c5bc:	3418      	adds	r4, #24
 800c5be:	e72c      	b.n	800c41a <_realloc_r+0x1f2>
 800c5c0:	4638      	mov	r0, r7
 800c5c2:	4621      	mov	r1, r4
 800c5c4:	f8cd c000 	str.w	ip, [sp]
 800c5c8:	f7ff fccc 	bl	800bf64 <memmove>
 800c5cc:	f8dd c000 	ldr.w	ip, [sp]
 800c5d0:	e783      	b.n	800c4da <_realloc_r+0x2b2>
 800c5d2:	68a3      	ldr	r3, [r4, #8]
 800c5d4:	f8cb 3010 	str.w	r3, [fp, #16]
 800c5d8:	68e0      	ldr	r0, [r4, #12]
 800c5da:	2a24      	cmp	r2, #36	; 0x24
 800c5dc:	f8cb 0014 	str.w	r0, [fp, #20]
 800c5e0:	d003      	beq.n	800c5ea <_realloc_r+0x3c2>
 800c5e2:	f10b 0318 	add.w	r3, fp, #24
 800c5e6:	3410      	adds	r4, #16
 800c5e8:	e771      	b.n	800c4ce <_realloc_r+0x2a6>
 800c5ea:	6922      	ldr	r2, [r4, #16]
 800c5ec:	f8cb 2018 	str.w	r2, [fp, #24]
 800c5f0:	6961      	ldr	r1, [r4, #20]
 800c5f2:	f10b 0320 	add.w	r3, fp, #32
 800c5f6:	f8cb 101c 	str.w	r1, [fp, #28]
 800c5fa:	3418      	adds	r4, #24
 800c5fc:	e767      	b.n	800c4ce <_realloc_r+0x2a6>
 800c5fe:	bf00      	nop
 800c600:	20001dd0 	.word	0x20001dd0

0800c604 <cleanup_glue>:
 800c604:	b538      	push	{r3, r4, r5, lr}
 800c606:	460c      	mov	r4, r1
 800c608:	6809      	ldr	r1, [r1, #0]
 800c60a:	4605      	mov	r5, r0
 800c60c:	b109      	cbz	r1, 800c612 <cleanup_glue+0xe>
 800c60e:	f7ff fff9 	bl	800c604 <cleanup_glue>
 800c612:	4628      	mov	r0, r5
 800c614:	4621      	mov	r1, r4
 800c616:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c61a:	f7ff bbd9 	b.w	800bdd0 <_free_r>
 800c61e:	bf00      	nop

0800c620 <_reclaim_reent>:
 800c620:	4b21      	ldr	r3, [pc, #132]	; (800c6a8 <_reclaim_reent+0x88>)
 800c622:	6819      	ldr	r1, [r3, #0]
 800c624:	4288      	cmp	r0, r1
 800c626:	b570      	push	{r4, r5, r6, lr}
 800c628:	4605      	mov	r5, r0
 800c62a:	d030      	beq.n	800c68e <_reclaim_reent+0x6e>
 800c62c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800c62e:	b1a2      	cbz	r2, 800c65a <_reclaim_reent+0x3a>
 800c630:	2000      	movs	r0, #0
 800c632:	4606      	mov	r6, r0
 800c634:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 800c638:	b139      	cbz	r1, 800c64a <_reclaim_reent+0x2a>
 800c63a:	680c      	ldr	r4, [r1, #0]
 800c63c:	4628      	mov	r0, r5
 800c63e:	f7ff fbc7 	bl	800bdd0 <_free_r>
 800c642:	4621      	mov	r1, r4
 800c644:	2c00      	cmp	r4, #0
 800c646:	d1f8      	bne.n	800c63a <_reclaim_reent+0x1a>
 800c648:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 800c64a:	3601      	adds	r6, #1
 800c64c:	2e20      	cmp	r6, #32
 800c64e:	4630      	mov	r0, r6
 800c650:	d1f0      	bne.n	800c634 <_reclaim_reent+0x14>
 800c652:	4628      	mov	r0, r5
 800c654:	4611      	mov	r1, r2
 800c656:	f7ff fbbb 	bl	800bdd0 <_free_r>
 800c65a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800c65c:	b111      	cbz	r1, 800c664 <_reclaim_reent+0x44>
 800c65e:	4628      	mov	r0, r5
 800c660:	f7ff fbb6 	bl	800bdd0 <_free_r>
 800c664:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 800c668:	b151      	cbz	r1, 800c680 <_reclaim_reent+0x60>
 800c66a:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 800c66e:	42b1      	cmp	r1, r6
 800c670:	d006      	beq.n	800c680 <_reclaim_reent+0x60>
 800c672:	680c      	ldr	r4, [r1, #0]
 800c674:	4628      	mov	r0, r5
 800c676:	f7ff fbab 	bl	800bdd0 <_free_r>
 800c67a:	42a6      	cmp	r6, r4
 800c67c:	4621      	mov	r1, r4
 800c67e:	d1f8      	bne.n	800c672 <_reclaim_reent+0x52>
 800c680:	6d69      	ldr	r1, [r5, #84]	; 0x54
 800c682:	b111      	cbz	r1, 800c68a <_reclaim_reent+0x6a>
 800c684:	4628      	mov	r0, r5
 800c686:	f7ff fba3 	bl	800bdd0 <_free_r>
 800c68a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800c68c:	b903      	cbnz	r3, 800c690 <_reclaim_reent+0x70>
 800c68e:	bd70      	pop	{r4, r5, r6, pc}
 800c690:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800c692:	4628      	mov	r0, r5
 800c694:	4788      	blx	r1
 800c696:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 800c69a:	2900      	cmp	r1, #0
 800c69c:	d0f7      	beq.n	800c68e <_reclaim_reent+0x6e>
 800c69e:	4628      	mov	r0, r5
 800c6a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c6a4:	f7ff bfae 	b.w	800c604 <cleanup_glue>
 800c6a8:	20001d50 	.word	0x20001d50

0800c6ac <_wrapup_reent>:
 800c6ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6b0:	4680      	mov	r8, r0
 800c6b2:	2800      	cmp	r0, #0
 800c6b4:	d02e      	beq.n	800c714 <_wrapup_reent+0x68>
 800c6b6:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 800c6ba:	b317      	cbz	r7, 800c702 <_wrapup_reent+0x56>
 800c6bc:	687c      	ldr	r4, [r7, #4]
 800c6be:	1e65      	subs	r5, r4, #1
 800c6c0:	d41c      	bmi.n	800c6fc <_wrapup_reent+0x50>
 800c6c2:	3402      	adds	r4, #2
 800c6c4:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 800c6c8:	f005 0901 	and.w	r9, r5, #1
 800c6cc:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 800c6d0:	4780      	blx	r0
 800c6d2:	1e6e      	subs	r6, r5, #1
 800c6d4:	b195      	cbz	r5, 800c6fc <_wrapup_reent+0x50>
 800c6d6:	f1b9 0f00 	cmp.w	r9, #0
 800c6da:	d005      	beq.n	800c6e8 <_wrapup_reent+0x3c>
 800c6dc:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 800c6e0:	3e01      	subs	r6, #1
 800c6e2:	4788      	blx	r1
 800c6e4:	1c73      	adds	r3, r6, #1
 800c6e6:	d009      	beq.n	800c6fc <_wrapup_reent+0x50>
 800c6e8:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 800c6ec:	4790      	blx	r2
 800c6ee:	1e75      	subs	r5, r6, #1
 800c6f0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 800c6f4:	4798      	blx	r3
 800c6f6:	3e02      	subs	r6, #2
 800c6f8:	2d00      	cmp	r5, #0
 800c6fa:	d1f5      	bne.n	800c6e8 <_wrapup_reent+0x3c>
 800c6fc:	683f      	ldr	r7, [r7, #0]
 800c6fe:	2f00      	cmp	r7, #0
 800c700:	d1dc      	bne.n	800c6bc <_wrapup_reent+0x10>
 800c702:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 800c706:	b119      	cbz	r1, 800c710 <_wrapup_reent+0x64>
 800c708:	4640      	mov	r0, r8
 800c70a:	4788      	blx	r1
 800c70c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c714:	4b01      	ldr	r3, [pc, #4]	; (800c71c <_wrapup_reent+0x70>)
 800c716:	f8d3 8000 	ldr.w	r8, [r3]
 800c71a:	e7cc      	b.n	800c6b6 <_wrapup_reent+0xa>
 800c71c:	20001d50 	.word	0x20001d50

0800c720 <__aeabi_dmul>:
 800c720:	b570      	push	{r4, r5, r6, lr}
 800c722:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c726:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c72a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c72e:	bf1d      	ittte	ne
 800c730:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c734:	ea94 0f0c 	teqne	r4, ip
 800c738:	ea95 0f0c 	teqne	r5, ip
 800c73c:	f000 f8de 	bleq	800c8fc <__aeabi_dmul+0x1dc>
 800c740:	442c      	add	r4, r5
 800c742:	ea81 0603 	eor.w	r6, r1, r3
 800c746:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c74a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c74e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c752:	bf18      	it	ne
 800c754:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c758:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c75c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c760:	d038      	beq.n	800c7d4 <__aeabi_dmul+0xb4>
 800c762:	fba0 ce02 	umull	ip, lr, r0, r2
 800c766:	f04f 0500 	mov.w	r5, #0
 800c76a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c76e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800c772:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c776:	f04f 0600 	mov.w	r6, #0
 800c77a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c77e:	f09c 0f00 	teq	ip, #0
 800c782:	bf18      	it	ne
 800c784:	f04e 0e01 	orrne.w	lr, lr, #1
 800c788:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800c78c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800c790:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800c794:	d204      	bcs.n	800c7a0 <__aeabi_dmul+0x80>
 800c796:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c79a:	416d      	adcs	r5, r5
 800c79c:	eb46 0606 	adc.w	r6, r6, r6
 800c7a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800c7a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800c7a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800c7ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800c7b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800c7b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c7b8:	bf88      	it	hi
 800c7ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c7be:	d81e      	bhi.n	800c7fe <__aeabi_dmul+0xde>
 800c7c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800c7c4:	bf08      	it	eq
 800c7c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c7ca:	f150 0000 	adcs.w	r0, r0, #0
 800c7ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c7d2:	bd70      	pop	{r4, r5, r6, pc}
 800c7d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800c7d8:	ea46 0101 	orr.w	r1, r6, r1
 800c7dc:	ea40 0002 	orr.w	r0, r0, r2
 800c7e0:	ea81 0103 	eor.w	r1, r1, r3
 800c7e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c7e8:	bfc2      	ittt	gt
 800c7ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c7ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c7f2:	bd70      	popgt	{r4, r5, r6, pc}
 800c7f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c7f8:	f04f 0e00 	mov.w	lr, #0
 800c7fc:	3c01      	subs	r4, #1
 800c7fe:	f300 80ab 	bgt.w	800c958 <__aeabi_dmul+0x238>
 800c802:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800c806:	bfde      	ittt	le
 800c808:	2000      	movle	r0, #0
 800c80a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800c80e:	bd70      	pople	{r4, r5, r6, pc}
 800c810:	f1c4 0400 	rsb	r4, r4, #0
 800c814:	3c20      	subs	r4, #32
 800c816:	da35      	bge.n	800c884 <__aeabi_dmul+0x164>
 800c818:	340c      	adds	r4, #12
 800c81a:	dc1b      	bgt.n	800c854 <__aeabi_dmul+0x134>
 800c81c:	f104 0414 	add.w	r4, r4, #20
 800c820:	f1c4 0520 	rsb	r5, r4, #32
 800c824:	fa00 f305 	lsl.w	r3, r0, r5
 800c828:	fa20 f004 	lsr.w	r0, r0, r4
 800c82c:	fa01 f205 	lsl.w	r2, r1, r5
 800c830:	ea40 0002 	orr.w	r0, r0, r2
 800c834:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800c838:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c83c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c840:	fa21 f604 	lsr.w	r6, r1, r4
 800c844:	eb42 0106 	adc.w	r1, r2, r6
 800c848:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c84c:	bf08      	it	eq
 800c84e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c852:	bd70      	pop	{r4, r5, r6, pc}
 800c854:	f1c4 040c 	rsb	r4, r4, #12
 800c858:	f1c4 0520 	rsb	r5, r4, #32
 800c85c:	fa00 f304 	lsl.w	r3, r0, r4
 800c860:	fa20 f005 	lsr.w	r0, r0, r5
 800c864:	fa01 f204 	lsl.w	r2, r1, r4
 800c868:	ea40 0002 	orr.w	r0, r0, r2
 800c86c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c870:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c874:	f141 0100 	adc.w	r1, r1, #0
 800c878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c87c:	bf08      	it	eq
 800c87e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c882:	bd70      	pop	{r4, r5, r6, pc}
 800c884:	f1c4 0520 	rsb	r5, r4, #32
 800c888:	fa00 f205 	lsl.w	r2, r0, r5
 800c88c:	ea4e 0e02 	orr.w	lr, lr, r2
 800c890:	fa20 f304 	lsr.w	r3, r0, r4
 800c894:	fa01 f205 	lsl.w	r2, r1, r5
 800c898:	ea43 0302 	orr.w	r3, r3, r2
 800c89c:	fa21 f004 	lsr.w	r0, r1, r4
 800c8a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c8a4:	fa21 f204 	lsr.w	r2, r1, r4
 800c8a8:	ea20 0002 	bic.w	r0, r0, r2
 800c8ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c8b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c8b4:	bf08      	it	eq
 800c8b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c8ba:	bd70      	pop	{r4, r5, r6, pc}
 800c8bc:	f094 0f00 	teq	r4, #0
 800c8c0:	d10f      	bne.n	800c8e2 <__aeabi_dmul+0x1c2>
 800c8c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800c8c6:	0040      	lsls	r0, r0, #1
 800c8c8:	eb41 0101 	adc.w	r1, r1, r1
 800c8cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c8d0:	bf08      	it	eq
 800c8d2:	3c01      	subeq	r4, #1
 800c8d4:	d0f7      	beq.n	800c8c6 <__aeabi_dmul+0x1a6>
 800c8d6:	ea41 0106 	orr.w	r1, r1, r6
 800c8da:	f095 0f00 	teq	r5, #0
 800c8de:	bf18      	it	ne
 800c8e0:	4770      	bxne	lr
 800c8e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800c8e6:	0052      	lsls	r2, r2, #1
 800c8e8:	eb43 0303 	adc.w	r3, r3, r3
 800c8ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800c8f0:	bf08      	it	eq
 800c8f2:	3d01      	subeq	r5, #1
 800c8f4:	d0f7      	beq.n	800c8e6 <__aeabi_dmul+0x1c6>
 800c8f6:	ea43 0306 	orr.w	r3, r3, r6
 800c8fa:	4770      	bx	lr
 800c8fc:	ea94 0f0c 	teq	r4, ip
 800c900:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c904:	bf18      	it	ne
 800c906:	ea95 0f0c 	teqne	r5, ip
 800c90a:	d00c      	beq.n	800c926 <__aeabi_dmul+0x206>
 800c90c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c910:	bf18      	it	ne
 800c912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c916:	d1d1      	bne.n	800c8bc <__aeabi_dmul+0x19c>
 800c918:	ea81 0103 	eor.w	r1, r1, r3
 800c91c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c920:	f04f 0000 	mov.w	r0, #0
 800c924:	bd70      	pop	{r4, r5, r6, pc}
 800c926:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c92a:	bf06      	itte	eq
 800c92c:	4610      	moveq	r0, r2
 800c92e:	4619      	moveq	r1, r3
 800c930:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c934:	d019      	beq.n	800c96a <__aeabi_dmul+0x24a>
 800c936:	ea94 0f0c 	teq	r4, ip
 800c93a:	d102      	bne.n	800c942 <__aeabi_dmul+0x222>
 800c93c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c940:	d113      	bne.n	800c96a <__aeabi_dmul+0x24a>
 800c942:	ea95 0f0c 	teq	r5, ip
 800c946:	d105      	bne.n	800c954 <__aeabi_dmul+0x234>
 800c948:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c94c:	bf1c      	itt	ne
 800c94e:	4610      	movne	r0, r2
 800c950:	4619      	movne	r1, r3
 800c952:	d10a      	bne.n	800c96a <__aeabi_dmul+0x24a>
 800c954:	ea81 0103 	eor.w	r1, r1, r3
 800c958:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c95c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c960:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c964:	f04f 0000 	mov.w	r0, #0
 800c968:	bd70      	pop	{r4, r5, r6, pc}
 800c96a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c96e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800c972:	bd70      	pop	{r4, r5, r6, pc}

0800c974 <__aeabi_ddiv>:
 800c974:	b570      	push	{r4, r5, r6, lr}
 800c976:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c97a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c97e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c982:	bf1d      	ittte	ne
 800c984:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c988:	ea94 0f0c 	teqne	r4, ip
 800c98c:	ea95 0f0c 	teqne	r5, ip
 800c990:	f000 f8a7 	bleq	800cae2 <__aeabi_ddiv+0x16e>
 800c994:	eba4 0405 	sub.w	r4, r4, r5
 800c998:	ea81 0e03 	eor.w	lr, r1, r3
 800c99c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c9a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c9a4:	f000 8088 	beq.w	800cab8 <__aeabi_ddiv+0x144>
 800c9a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c9ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800c9b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800c9b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800c9b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800c9bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800c9c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800c9c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800c9c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800c9cc:	429d      	cmp	r5, r3
 800c9ce:	bf08      	it	eq
 800c9d0:	4296      	cmpeq	r6, r2
 800c9d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800c9d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800c9da:	d202      	bcs.n	800c9e2 <__aeabi_ddiv+0x6e>
 800c9dc:	085b      	lsrs	r3, r3, #1
 800c9de:	ea4f 0232 	mov.w	r2, r2, rrx
 800c9e2:	1ab6      	subs	r6, r6, r2
 800c9e4:	eb65 0503 	sbc.w	r5, r5, r3
 800c9e8:	085b      	lsrs	r3, r3, #1
 800c9ea:	ea4f 0232 	mov.w	r2, r2, rrx
 800c9ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800c9f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800c9f6:	ebb6 0e02 	subs.w	lr, r6, r2
 800c9fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c9fe:	bf22      	ittt	cs
 800ca00:	1ab6      	subcs	r6, r6, r2
 800ca02:	4675      	movcs	r5, lr
 800ca04:	ea40 000c 	orrcs.w	r0, r0, ip
 800ca08:	085b      	lsrs	r3, r3, #1
 800ca0a:	ea4f 0232 	mov.w	r2, r2, rrx
 800ca0e:	ebb6 0e02 	subs.w	lr, r6, r2
 800ca12:	eb75 0e03 	sbcs.w	lr, r5, r3
 800ca16:	bf22      	ittt	cs
 800ca18:	1ab6      	subcs	r6, r6, r2
 800ca1a:	4675      	movcs	r5, lr
 800ca1c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800ca20:	085b      	lsrs	r3, r3, #1
 800ca22:	ea4f 0232 	mov.w	r2, r2, rrx
 800ca26:	ebb6 0e02 	subs.w	lr, r6, r2
 800ca2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800ca2e:	bf22      	ittt	cs
 800ca30:	1ab6      	subcs	r6, r6, r2
 800ca32:	4675      	movcs	r5, lr
 800ca34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800ca38:	085b      	lsrs	r3, r3, #1
 800ca3a:	ea4f 0232 	mov.w	r2, r2, rrx
 800ca3e:	ebb6 0e02 	subs.w	lr, r6, r2
 800ca42:	eb75 0e03 	sbcs.w	lr, r5, r3
 800ca46:	bf22      	ittt	cs
 800ca48:	1ab6      	subcs	r6, r6, r2
 800ca4a:	4675      	movcs	r5, lr
 800ca4c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800ca50:	ea55 0e06 	orrs.w	lr, r5, r6
 800ca54:	d018      	beq.n	800ca88 <__aeabi_ddiv+0x114>
 800ca56:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800ca5a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800ca5e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800ca62:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800ca66:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800ca6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800ca6e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800ca72:	d1c0      	bne.n	800c9f6 <__aeabi_ddiv+0x82>
 800ca74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ca78:	d10b      	bne.n	800ca92 <__aeabi_ddiv+0x11e>
 800ca7a:	ea41 0100 	orr.w	r1, r1, r0
 800ca7e:	f04f 0000 	mov.w	r0, #0
 800ca82:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800ca86:	e7b6      	b.n	800c9f6 <__aeabi_ddiv+0x82>
 800ca88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ca8c:	bf04      	itt	eq
 800ca8e:	4301      	orreq	r1, r0
 800ca90:	2000      	moveq	r0, #0
 800ca92:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800ca96:	bf88      	it	hi
 800ca98:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800ca9c:	f63f aeaf 	bhi.w	800c7fe <__aeabi_dmul+0xde>
 800caa0:	ebb5 0c03 	subs.w	ip, r5, r3
 800caa4:	bf04      	itt	eq
 800caa6:	ebb6 0c02 	subseq.w	ip, r6, r2
 800caaa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800caae:	f150 0000 	adcs.w	r0, r0, #0
 800cab2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800cab6:	bd70      	pop	{r4, r5, r6, pc}
 800cab8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800cabc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800cac0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800cac4:	bfc2      	ittt	gt
 800cac6:	ebd4 050c 	rsbsgt	r5, r4, ip
 800caca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800cace:	bd70      	popgt	{r4, r5, r6, pc}
 800cad0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800cad4:	f04f 0e00 	mov.w	lr, #0
 800cad8:	3c01      	subs	r4, #1
 800cada:	e690      	b.n	800c7fe <__aeabi_dmul+0xde>
 800cadc:	ea45 0e06 	orr.w	lr, r5, r6
 800cae0:	e68d      	b.n	800c7fe <__aeabi_dmul+0xde>
 800cae2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800cae6:	ea94 0f0c 	teq	r4, ip
 800caea:	bf08      	it	eq
 800caec:	ea95 0f0c 	teqeq	r5, ip
 800caf0:	f43f af3b 	beq.w	800c96a <__aeabi_dmul+0x24a>
 800caf4:	ea94 0f0c 	teq	r4, ip
 800caf8:	d10a      	bne.n	800cb10 <__aeabi_ddiv+0x19c>
 800cafa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800cafe:	f47f af34 	bne.w	800c96a <__aeabi_dmul+0x24a>
 800cb02:	ea95 0f0c 	teq	r5, ip
 800cb06:	f47f af25 	bne.w	800c954 <__aeabi_dmul+0x234>
 800cb0a:	4610      	mov	r0, r2
 800cb0c:	4619      	mov	r1, r3
 800cb0e:	e72c      	b.n	800c96a <__aeabi_dmul+0x24a>
 800cb10:	ea95 0f0c 	teq	r5, ip
 800cb14:	d106      	bne.n	800cb24 <__aeabi_ddiv+0x1b0>
 800cb16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800cb1a:	f43f aefd 	beq.w	800c918 <__aeabi_dmul+0x1f8>
 800cb1e:	4610      	mov	r0, r2
 800cb20:	4619      	mov	r1, r3
 800cb22:	e722      	b.n	800c96a <__aeabi_dmul+0x24a>
 800cb24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800cb28:	bf18      	it	ne
 800cb2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800cb2e:	f47f aec5 	bne.w	800c8bc <__aeabi_dmul+0x19c>
 800cb32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800cb36:	f47f af0d 	bne.w	800c954 <__aeabi_dmul+0x234>
 800cb3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800cb3e:	f47f aeeb 	bne.w	800c918 <__aeabi_dmul+0x1f8>
 800cb42:	e712      	b.n	800c96a <__aeabi_dmul+0x24a>

0800cb44 <__aeabi_d2iz>:
 800cb44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800cb48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800cb4c:	d215      	bcs.n	800cb7a <__aeabi_d2iz+0x36>
 800cb4e:	d511      	bpl.n	800cb74 <__aeabi_d2iz+0x30>
 800cb50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800cb54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800cb58:	d912      	bls.n	800cb80 <__aeabi_d2iz+0x3c>
 800cb5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800cb5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cb62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800cb66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800cb6a:	fa23 f002 	lsr.w	r0, r3, r2
 800cb6e:	bf18      	it	ne
 800cb70:	4240      	negne	r0, r0
 800cb72:	4770      	bx	lr
 800cb74:	f04f 0000 	mov.w	r0, #0
 800cb78:	4770      	bx	lr
 800cb7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800cb7e:	d105      	bne.n	800cb8c <__aeabi_d2iz+0x48>
 800cb80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800cb84:	bf08      	it	eq
 800cb86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800cb8a:	4770      	bx	lr
 800cb8c:	f04f 0000 	mov.w	r0, #0
 800cb90:	4770      	bx	lr
 800cb92:	bf00      	nop

0800cb94 <__aeabi_uldivmod>:
 800cb94:	b94b      	cbnz	r3, 800cbaa <__aeabi_uldivmod+0x16>
 800cb96:	b942      	cbnz	r2, 800cbaa <__aeabi_uldivmod+0x16>
 800cb98:	2900      	cmp	r1, #0
 800cb9a:	bf08      	it	eq
 800cb9c:	2800      	cmpeq	r0, #0
 800cb9e:	d002      	beq.n	800cba6 <__aeabi_uldivmod+0x12>
 800cba0:	f04f 31ff 	mov.w	r1, #4294967295
 800cba4:	4608      	mov	r0, r1
 800cba6:	f000 b837 	b.w	800cc18 <__aeabi_idiv0>
 800cbaa:	b082      	sub	sp, #8
 800cbac:	46ec      	mov	ip, sp
 800cbae:	e92d 5000 	stmdb	sp!, {ip, lr}
 800cbb2:	f000 f81b 	bl	800cbec <__gnu_uldivmod_helper>
 800cbb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 800cbba:	b002      	add	sp, #8
 800cbbc:	bc0c      	pop	{r2, r3}
 800cbbe:	4770      	bx	lr

0800cbc0 <__gnu_ldivmod_helper>:
 800cbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbc2:	4616      	mov	r6, r2
 800cbc4:	4604      	mov	r4, r0
 800cbc6:	460d      	mov	r5, r1
 800cbc8:	461f      	mov	r7, r3
 800cbca:	f000 f827 	bl	800cc1c <__divdi3>
 800cbce:	fb06 f301 	mul.w	r3, r6, r1
 800cbd2:	fb00 3707 	mla	r7, r0, r7, r3
 800cbd6:	fba6 2300 	umull	r2, r3, r6, r0
 800cbda:	18fb      	adds	r3, r7, r3
 800cbdc:	1aa2      	subs	r2, r4, r2
 800cbde:	eb65 0303 	sbc.w	r3, r5, r3
 800cbe2:	9c06      	ldr	r4, [sp, #24]
 800cbe4:	e9c4 2300 	strd	r2, r3, [r4]
 800cbe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbea:	bf00      	nop

0800cbec <__gnu_uldivmod_helper>:
 800cbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbee:	4616      	mov	r6, r2
 800cbf0:	4604      	mov	r4, r0
 800cbf2:	460d      	mov	r5, r1
 800cbf4:	461f      	mov	r7, r3
 800cbf6:	f000 f96f 	bl	800ced8 <__udivdi3>
 800cbfa:	fb00 f707 	mul.w	r7, r0, r7
 800cbfe:	fba0 2306 	umull	r2, r3, r0, r6
 800cc02:	fb06 7701 	mla	r7, r6, r1, r7
 800cc06:	18fb      	adds	r3, r7, r3
 800cc08:	1aa2      	subs	r2, r4, r2
 800cc0a:	eb65 0303 	sbc.w	r3, r5, r3
 800cc0e:	9c06      	ldr	r4, [sp, #24]
 800cc10:	e9c4 2300 	strd	r2, r3, [r4]
 800cc14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc16:	bf00      	nop

0800cc18 <__aeabi_idiv0>:
 800cc18:	4770      	bx	lr
 800cc1a:	bf00      	nop

0800cc1c <__divdi3>:
 800cc1c:	2900      	cmp	r1, #0
 800cc1e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800cc22:	461d      	mov	r5, r3
 800cc24:	f2c0 809d 	blt.w	800cd62 <__divdi3+0x146>
 800cc28:	2400      	movs	r4, #0
 800cc2a:	2d00      	cmp	r5, #0
 800cc2c:	f2c0 8094 	blt.w	800cd58 <__divdi3+0x13c>
 800cc30:	4680      	mov	r8, r0
 800cc32:	460f      	mov	r7, r1
 800cc34:	4694      	mov	ip, r2
 800cc36:	461e      	mov	r6, r3
 800cc38:	bbe3      	cbnz	r3, 800ccb4 <__divdi3+0x98>
 800cc3a:	428a      	cmp	r2, r1
 800cc3c:	d955      	bls.n	800ccea <__divdi3+0xce>
 800cc3e:	fab2 f782 	clz	r7, r2
 800cc42:	b147      	cbz	r7, 800cc56 <__divdi3+0x3a>
 800cc44:	f1c7 0520 	rsb	r5, r7, #32
 800cc48:	fa20 f605 	lsr.w	r6, r0, r5
 800cc4c:	fa01 f107 	lsl.w	r1, r1, r7
 800cc50:	40ba      	lsls	r2, r7
 800cc52:	4331      	orrs	r1, r6
 800cc54:	40b8      	lsls	r0, r7
 800cc56:	0c17      	lsrs	r7, r2, #16
 800cc58:	fbb1 f6f7 	udiv	r6, r1, r7
 800cc5c:	0c03      	lsrs	r3, r0, #16
 800cc5e:	fa1f fc82 	uxth.w	ip, r2
 800cc62:	fb07 1116 	mls	r1, r7, r6, r1
 800cc66:	fb0c f506 	mul.w	r5, ip, r6
 800cc6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cc6e:	429d      	cmp	r5, r3
 800cc70:	d908      	bls.n	800cc84 <__divdi3+0x68>
 800cc72:	1e71      	subs	r1, r6, #1
 800cc74:	189b      	adds	r3, r3, r2
 800cc76:	f080 8113 	bcs.w	800cea0 <__divdi3+0x284>
 800cc7a:	429d      	cmp	r5, r3
 800cc7c:	f240 8110 	bls.w	800cea0 <__divdi3+0x284>
 800cc80:	3e02      	subs	r6, #2
 800cc82:	189b      	adds	r3, r3, r2
 800cc84:	1b59      	subs	r1, r3, r5
 800cc86:	fbb1 f5f7 	udiv	r5, r1, r7
 800cc8a:	fb07 1315 	mls	r3, r7, r5, r1
 800cc8e:	b280      	uxth	r0, r0
 800cc90:	fb0c fc05 	mul.w	ip, ip, r5
 800cc94:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 800cc98:	458c      	cmp	ip, r1
 800cc9a:	d907      	bls.n	800ccac <__divdi3+0x90>
 800cc9c:	1e6b      	subs	r3, r5, #1
 800cc9e:	188a      	adds	r2, r1, r2
 800cca0:	f080 8100 	bcs.w	800cea4 <__divdi3+0x288>
 800cca4:	4594      	cmp	ip, r2
 800cca6:	f240 80fd 	bls.w	800cea4 <__divdi3+0x288>
 800ccaa:	3d02      	subs	r5, #2
 800ccac:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 800ccb0:	2500      	movs	r5, #0
 800ccb2:	e003      	b.n	800ccbc <__divdi3+0xa0>
 800ccb4:	428b      	cmp	r3, r1
 800ccb6:	d90c      	bls.n	800ccd2 <__divdi3+0xb6>
 800ccb8:	2500      	movs	r5, #0
 800ccba:	4629      	mov	r1, r5
 800ccbc:	460a      	mov	r2, r1
 800ccbe:	462b      	mov	r3, r5
 800ccc0:	b114      	cbz	r4, 800ccc8 <__divdi3+0xac>
 800ccc2:	4252      	negs	r2, r2
 800ccc4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800ccc8:	4610      	mov	r0, r2
 800ccca:	4619      	mov	r1, r3
 800cccc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ccd0:	4770      	bx	lr
 800ccd2:	fab3 f583 	clz	r5, r3
 800ccd6:	2d00      	cmp	r5, #0
 800ccd8:	f040 8087 	bne.w	800cdea <__divdi3+0x1ce>
 800ccdc:	428b      	cmp	r3, r1
 800ccde:	d301      	bcc.n	800cce4 <__divdi3+0xc8>
 800cce0:	4282      	cmp	r2, r0
 800cce2:	d8ea      	bhi.n	800ccba <__divdi3+0x9e>
 800cce4:	2500      	movs	r5, #0
 800cce6:	2101      	movs	r1, #1
 800cce8:	e7e8      	b.n	800ccbc <__divdi3+0xa0>
 800ccea:	b912      	cbnz	r2, 800ccf2 <__divdi3+0xd6>
 800ccec:	2601      	movs	r6, #1
 800ccee:	fbb6 f2f2 	udiv	r2, r6, r2
 800ccf2:	fab2 f682 	clz	r6, r2
 800ccf6:	2e00      	cmp	r6, #0
 800ccf8:	d139      	bne.n	800cd6e <__divdi3+0x152>
 800ccfa:	1a8e      	subs	r6, r1, r2
 800ccfc:	0c13      	lsrs	r3, r2, #16
 800ccfe:	fa1f fc82 	uxth.w	ip, r2
 800cd02:	2501      	movs	r5, #1
 800cd04:	fbb6 f7f3 	udiv	r7, r6, r3
 800cd08:	fb03 6117 	mls	r1, r3, r7, r6
 800cd0c:	ea4f 4910 	mov.w	r9, r0, lsr #16
 800cd10:	fb0c f807 	mul.w	r8, ip, r7
 800cd14:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 800cd18:	45b0      	cmp	r8, r6
 800cd1a:	d906      	bls.n	800cd2a <__divdi3+0x10e>
 800cd1c:	1e79      	subs	r1, r7, #1
 800cd1e:	18b6      	adds	r6, r6, r2
 800cd20:	d202      	bcs.n	800cd28 <__divdi3+0x10c>
 800cd22:	45b0      	cmp	r8, r6
 800cd24:	f200 80d3 	bhi.w	800cece <__divdi3+0x2b2>
 800cd28:	460f      	mov	r7, r1
 800cd2a:	ebc8 0606 	rsb	r6, r8, r6
 800cd2e:	fbb6 f1f3 	udiv	r1, r6, r3
 800cd32:	fb03 6311 	mls	r3, r3, r1, r6
 800cd36:	b280      	uxth	r0, r0
 800cd38:	fb0c fc01 	mul.w	ip, ip, r1
 800cd3c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800cd40:	459c      	cmp	ip, r3
 800cd42:	d906      	bls.n	800cd52 <__divdi3+0x136>
 800cd44:	1e4e      	subs	r6, r1, #1
 800cd46:	189a      	adds	r2, r3, r2
 800cd48:	d202      	bcs.n	800cd50 <__divdi3+0x134>
 800cd4a:	4594      	cmp	ip, r2
 800cd4c:	f200 80c2 	bhi.w	800ced4 <__divdi3+0x2b8>
 800cd50:	4631      	mov	r1, r6
 800cd52:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800cd56:	e7b1      	b.n	800ccbc <__divdi3+0xa0>
 800cd58:	43e4      	mvns	r4, r4
 800cd5a:	4252      	negs	r2, r2
 800cd5c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800cd60:	e766      	b.n	800cc30 <__divdi3+0x14>
 800cd62:	4240      	negs	r0, r0
 800cd64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800cd68:	f04f 34ff 	mov.w	r4, #4294967295
 800cd6c:	e75d      	b.n	800cc2a <__divdi3+0xe>
 800cd6e:	40b2      	lsls	r2, r6
 800cd70:	f1c6 0920 	rsb	r9, r6, #32
 800cd74:	fa21 f709 	lsr.w	r7, r1, r9
 800cd78:	fa20 f509 	lsr.w	r5, r0, r9
 800cd7c:	0c13      	lsrs	r3, r2, #16
 800cd7e:	fa01 f106 	lsl.w	r1, r1, r6
 800cd82:	fbb7 f8f3 	udiv	r8, r7, r3
 800cd86:	ea45 0901 	orr.w	r9, r5, r1
 800cd8a:	fa1f fc82 	uxth.w	ip, r2
 800cd8e:	fb03 7718 	mls	r7, r3, r8, r7
 800cd92:	ea4f 4119 	mov.w	r1, r9, lsr #16
 800cd96:	fb0c f508 	mul.w	r5, ip, r8
 800cd9a:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 800cd9e:	40b0      	lsls	r0, r6
 800cda0:	42bd      	cmp	r5, r7
 800cda2:	d90a      	bls.n	800cdba <__divdi3+0x19e>
 800cda4:	18bf      	adds	r7, r7, r2
 800cda6:	f108 36ff 	add.w	r6, r8, #4294967295
 800cdaa:	f080 808e 	bcs.w	800ceca <__divdi3+0x2ae>
 800cdae:	42bd      	cmp	r5, r7
 800cdb0:	f240 808b 	bls.w	800ceca <__divdi3+0x2ae>
 800cdb4:	f1a8 0802 	sub.w	r8, r8, #2
 800cdb8:	18bf      	adds	r7, r7, r2
 800cdba:	1b79      	subs	r1, r7, r5
 800cdbc:	fbb1 f5f3 	udiv	r5, r1, r3
 800cdc0:	fb03 1715 	mls	r7, r3, r5, r1
 800cdc4:	fa1f f989 	uxth.w	r9, r9
 800cdc8:	fb0c f605 	mul.w	r6, ip, r5
 800cdcc:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 800cdd0:	428e      	cmp	r6, r1
 800cdd2:	d906      	bls.n	800cde2 <__divdi3+0x1c6>
 800cdd4:	1e6f      	subs	r7, r5, #1
 800cdd6:	1889      	adds	r1, r1, r2
 800cdd8:	d271      	bcs.n	800cebe <__divdi3+0x2a2>
 800cdda:	428e      	cmp	r6, r1
 800cddc:	d96f      	bls.n	800cebe <__divdi3+0x2a2>
 800cdde:	3d02      	subs	r5, #2
 800cde0:	1889      	adds	r1, r1, r2
 800cde2:	1b8e      	subs	r6, r1, r6
 800cde4:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 800cde8:	e78c      	b.n	800cd04 <__divdi3+0xe8>
 800cdea:	f1c5 0120 	rsb	r1, r5, #32
 800cdee:	fa22 f301 	lsr.w	r3, r2, r1
 800cdf2:	fa06 f605 	lsl.w	r6, r6, r5
 800cdf6:	431e      	orrs	r6, r3
 800cdf8:	fa27 f201 	lsr.w	r2, r7, r1
 800cdfc:	ea4f 4916 	mov.w	r9, r6, lsr #16
 800ce00:	fa07 f705 	lsl.w	r7, r7, r5
 800ce04:	fa20 f101 	lsr.w	r1, r0, r1
 800ce08:	fbb2 f8f9 	udiv	r8, r2, r9
 800ce0c:	430f      	orrs	r7, r1
 800ce0e:	0c3b      	lsrs	r3, r7, #16
 800ce10:	fa1f fa86 	uxth.w	sl, r6
 800ce14:	fb09 2218 	mls	r2, r9, r8, r2
 800ce18:	fb0a fb08 	mul.w	fp, sl, r8
 800ce1c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800ce20:	4593      	cmp	fp, r2
 800ce22:	fa0c fc05 	lsl.w	ip, ip, r5
 800ce26:	d908      	bls.n	800ce3a <__divdi3+0x21e>
 800ce28:	1992      	adds	r2, r2, r6
 800ce2a:	f108 31ff 	add.w	r1, r8, #4294967295
 800ce2e:	d24a      	bcs.n	800cec6 <__divdi3+0x2aa>
 800ce30:	4593      	cmp	fp, r2
 800ce32:	d948      	bls.n	800cec6 <__divdi3+0x2aa>
 800ce34:	f1a8 0802 	sub.w	r8, r8, #2
 800ce38:	1992      	adds	r2, r2, r6
 800ce3a:	ebcb 0302 	rsb	r3, fp, r2
 800ce3e:	fbb3 f1f9 	udiv	r1, r3, r9
 800ce42:	fb09 3211 	mls	r2, r9, r1, r3
 800ce46:	b2bf      	uxth	r7, r7
 800ce48:	fb0a fa01 	mul.w	sl, sl, r1
 800ce4c:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 800ce50:	459a      	cmp	sl, r3
 800ce52:	d906      	bls.n	800ce62 <__divdi3+0x246>
 800ce54:	1e4a      	subs	r2, r1, #1
 800ce56:	199b      	adds	r3, r3, r6
 800ce58:	d233      	bcs.n	800cec2 <__divdi3+0x2a6>
 800ce5a:	459a      	cmp	sl, r3
 800ce5c:	d931      	bls.n	800cec2 <__divdi3+0x2a6>
 800ce5e:	3902      	subs	r1, #2
 800ce60:	199b      	adds	r3, r3, r6
 800ce62:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800ce66:	0c0f      	lsrs	r7, r1, #16
 800ce68:	fa1f f88c 	uxth.w	r8, ip
 800ce6c:	fb08 f607 	mul.w	r6, r8, r7
 800ce70:	b28a      	uxth	r2, r1
 800ce72:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ce76:	fb08 f802 	mul.w	r8, r8, r2
 800ce7a:	fb0c 6202 	mla	r2, ip, r2, r6
 800ce7e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ce82:	fb0c fc07 	mul.w	ip, ip, r7
 800ce86:	4296      	cmp	r6, r2
 800ce88:	bf88      	it	hi
 800ce8a:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 800ce8e:	ebca 0303 	rsb	r3, sl, r3
 800ce92:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 800ce96:	4563      	cmp	r3, ip
 800ce98:	d30e      	bcc.n	800ceb8 <__divdi3+0x29c>
 800ce9a:	d005      	beq.n	800cea8 <__divdi3+0x28c>
 800ce9c:	2500      	movs	r5, #0
 800ce9e:	e70d      	b.n	800ccbc <__divdi3+0xa0>
 800cea0:	460e      	mov	r6, r1
 800cea2:	e6ef      	b.n	800cc84 <__divdi3+0x68>
 800cea4:	461d      	mov	r5, r3
 800cea6:	e701      	b.n	800ccac <__divdi3+0x90>
 800cea8:	fa1f f888 	uxth.w	r8, r8
 800ceac:	fa00 f005 	lsl.w	r0, r0, r5
 800ceb0:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 800ceb4:	42a8      	cmp	r0, r5
 800ceb6:	d2f1      	bcs.n	800ce9c <__divdi3+0x280>
 800ceb8:	3901      	subs	r1, #1
 800ceba:	2500      	movs	r5, #0
 800cebc:	e6fe      	b.n	800ccbc <__divdi3+0xa0>
 800cebe:	463d      	mov	r5, r7
 800cec0:	e78f      	b.n	800cde2 <__divdi3+0x1c6>
 800cec2:	4611      	mov	r1, r2
 800cec4:	e7cd      	b.n	800ce62 <__divdi3+0x246>
 800cec6:	4688      	mov	r8, r1
 800cec8:	e7b7      	b.n	800ce3a <__divdi3+0x21e>
 800ceca:	46b0      	mov	r8, r6
 800cecc:	e775      	b.n	800cdba <__divdi3+0x19e>
 800cece:	3f02      	subs	r7, #2
 800ced0:	18b6      	adds	r6, r6, r2
 800ced2:	e72a      	b.n	800cd2a <__divdi3+0x10e>
 800ced4:	3902      	subs	r1, #2
 800ced6:	e73c      	b.n	800cd52 <__divdi3+0x136>

0800ced8 <__udivdi3>:
 800ced8:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800cedc:	4614      	mov	r4, r2
 800cede:	4605      	mov	r5, r0
 800cee0:	460e      	mov	r6, r1
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d13d      	bne.n	800cf62 <__udivdi3+0x8a>
 800cee6:	428a      	cmp	r2, r1
 800cee8:	d949      	bls.n	800cf7e <__udivdi3+0xa6>
 800ceea:	fab2 f782 	clz	r7, r2
 800ceee:	b147      	cbz	r7, 800cf02 <__udivdi3+0x2a>
 800cef0:	f1c7 0120 	rsb	r1, r7, #32
 800cef4:	fa20 f201 	lsr.w	r2, r0, r1
 800cef8:	fa06 f607 	lsl.w	r6, r6, r7
 800cefc:	40bc      	lsls	r4, r7
 800cefe:	4316      	orrs	r6, r2
 800cf00:	40bd      	lsls	r5, r7
 800cf02:	0c22      	lsrs	r2, r4, #16
 800cf04:	fbb6 f0f2 	udiv	r0, r6, r2
 800cf08:	0c2f      	lsrs	r7, r5, #16
 800cf0a:	b2a1      	uxth	r1, r4
 800cf0c:	fb02 6610 	mls	r6, r2, r0, r6
 800cf10:	fb01 f300 	mul.w	r3, r1, r0
 800cf14:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 800cf18:	42b3      	cmp	r3, r6
 800cf1a:	d908      	bls.n	800cf2e <__udivdi3+0x56>
 800cf1c:	1e47      	subs	r7, r0, #1
 800cf1e:	1936      	adds	r6, r6, r4
 800cf20:	f080 80f8 	bcs.w	800d114 <__udivdi3+0x23c>
 800cf24:	42b3      	cmp	r3, r6
 800cf26:	f240 80f5 	bls.w	800d114 <__udivdi3+0x23c>
 800cf2a:	3802      	subs	r0, #2
 800cf2c:	1936      	adds	r6, r6, r4
 800cf2e:	1af6      	subs	r6, r6, r3
 800cf30:	fbb6 f3f2 	udiv	r3, r6, r2
 800cf34:	fb02 6213 	mls	r2, r2, r3, r6
 800cf38:	b2ad      	uxth	r5, r5
 800cf3a:	fb01 f103 	mul.w	r1, r1, r3
 800cf3e:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 800cf42:	4291      	cmp	r1, r2
 800cf44:	d907      	bls.n	800cf56 <__udivdi3+0x7e>
 800cf46:	1e5e      	subs	r6, r3, #1
 800cf48:	1912      	adds	r2, r2, r4
 800cf4a:	f080 80e5 	bcs.w	800d118 <__udivdi3+0x240>
 800cf4e:	4291      	cmp	r1, r2
 800cf50:	f240 80e2 	bls.w	800d118 <__udivdi3+0x240>
 800cf54:	3b02      	subs	r3, #2
 800cf56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800cf5a:	2100      	movs	r1, #0
 800cf5c:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800cf60:	4770      	bx	lr
 800cf62:	428b      	cmp	r3, r1
 800cf64:	d843      	bhi.n	800cfee <__udivdi3+0x116>
 800cf66:	fab3 f483 	clz	r4, r3
 800cf6a:	2c00      	cmp	r4, #0
 800cf6c:	d142      	bne.n	800cff4 <__udivdi3+0x11c>
 800cf6e:	428b      	cmp	r3, r1
 800cf70:	d302      	bcc.n	800cf78 <__udivdi3+0xa0>
 800cf72:	4282      	cmp	r2, r0
 800cf74:	f200 80df 	bhi.w	800d136 <__udivdi3+0x25e>
 800cf78:	2100      	movs	r1, #0
 800cf7a:	2001      	movs	r0, #1
 800cf7c:	e7ee      	b.n	800cf5c <__udivdi3+0x84>
 800cf7e:	b912      	cbnz	r2, 800cf86 <__udivdi3+0xae>
 800cf80:	2701      	movs	r7, #1
 800cf82:	fbb7 f4f2 	udiv	r4, r7, r2
 800cf86:	fab4 f284 	clz	r2, r4
 800cf8a:	2a00      	cmp	r2, #0
 800cf8c:	f040 8088 	bne.w	800d0a0 <__udivdi3+0x1c8>
 800cf90:	1b0a      	subs	r2, r1, r4
 800cf92:	0c23      	lsrs	r3, r4, #16
 800cf94:	b2a7      	uxth	r7, r4
 800cf96:	2101      	movs	r1, #1
 800cf98:	fbb2 f6f3 	udiv	r6, r2, r3
 800cf9c:	fb03 2216 	mls	r2, r3, r6, r2
 800cfa0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 800cfa4:	fb07 f006 	mul.w	r0, r7, r6
 800cfa8:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 800cfac:	4290      	cmp	r0, r2
 800cfae:	d907      	bls.n	800cfc0 <__udivdi3+0xe8>
 800cfb0:	1912      	adds	r2, r2, r4
 800cfb2:	f106 3cff 	add.w	ip, r6, #4294967295
 800cfb6:	d202      	bcs.n	800cfbe <__udivdi3+0xe6>
 800cfb8:	4290      	cmp	r0, r2
 800cfba:	f200 80ce 	bhi.w	800d15a <__udivdi3+0x282>
 800cfbe:	4666      	mov	r6, ip
 800cfc0:	1a12      	subs	r2, r2, r0
 800cfc2:	fbb2 f0f3 	udiv	r0, r2, r3
 800cfc6:	fb03 2310 	mls	r3, r3, r0, r2
 800cfca:	b2ad      	uxth	r5, r5
 800cfcc:	fb07 f700 	mul.w	r7, r7, r0
 800cfd0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800cfd4:	429f      	cmp	r7, r3
 800cfd6:	d907      	bls.n	800cfe8 <__udivdi3+0x110>
 800cfd8:	1e42      	subs	r2, r0, #1
 800cfda:	191b      	adds	r3, r3, r4
 800cfdc:	f080 809e 	bcs.w	800d11c <__udivdi3+0x244>
 800cfe0:	429f      	cmp	r7, r3
 800cfe2:	f240 809b 	bls.w	800d11c <__udivdi3+0x244>
 800cfe6:	3802      	subs	r0, #2
 800cfe8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800cfec:	e7b6      	b.n	800cf5c <__udivdi3+0x84>
 800cfee:	2100      	movs	r1, #0
 800cff0:	4608      	mov	r0, r1
 800cff2:	e7b3      	b.n	800cf5c <__udivdi3+0x84>
 800cff4:	f1c4 0620 	rsb	r6, r4, #32
 800cff8:	fa22 f506 	lsr.w	r5, r2, r6
 800cffc:	fa03 f304 	lsl.w	r3, r3, r4
 800d000:	432b      	orrs	r3, r5
 800d002:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800d006:	fa21 f506 	lsr.w	r5, r1, r6
 800d00a:	fa01 f104 	lsl.w	r1, r1, r4
 800d00e:	fa20 f606 	lsr.w	r6, r0, r6
 800d012:	fbb5 f7fc 	udiv	r7, r5, ip
 800d016:	ea46 0a01 	orr.w	sl, r6, r1
 800d01a:	fa1f f883 	uxth.w	r8, r3
 800d01e:	fb0c 5517 	mls	r5, ip, r7, r5
 800d022:	ea4f 411a 	mov.w	r1, sl, lsr #16
 800d026:	fb08 f907 	mul.w	r9, r8, r7
 800d02a:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800d02e:	45a9      	cmp	r9, r5
 800d030:	fa02 f204 	lsl.w	r2, r2, r4
 800d034:	d903      	bls.n	800d03e <__udivdi3+0x166>
 800d036:	1e7e      	subs	r6, r7, #1
 800d038:	18ed      	adds	r5, r5, r3
 800d03a:	d37f      	bcc.n	800d13c <__udivdi3+0x264>
 800d03c:	4637      	mov	r7, r6
 800d03e:	ebc9 0105 	rsb	r1, r9, r5
 800d042:	fbb1 f6fc 	udiv	r6, r1, ip
 800d046:	fb0c 1516 	mls	r5, ip, r6, r1
 800d04a:	fa1f fa8a 	uxth.w	sl, sl
 800d04e:	fb08 f806 	mul.w	r8, r8, r6
 800d052:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 800d056:	4588      	cmp	r8, r1
 800d058:	d903      	bls.n	800d062 <__udivdi3+0x18a>
 800d05a:	1e75      	subs	r5, r6, #1
 800d05c:	18c9      	adds	r1, r1, r3
 800d05e:	d373      	bcc.n	800d148 <__udivdi3+0x270>
 800d060:	462e      	mov	r6, r5
 800d062:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 800d066:	0c37      	lsrs	r7, r6, #16
 800d068:	fa1f fc82 	uxth.w	ip, r2
 800d06c:	fb0c f507 	mul.w	r5, ip, r7
 800d070:	0c12      	lsrs	r2, r2, #16
 800d072:	b2b3      	uxth	r3, r6
 800d074:	fb0c fc03 	mul.w	ip, ip, r3
 800d078:	fb02 5303 	mla	r3, r2, r3, r5
 800d07c:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 800d080:	fb02 f207 	mul.w	r2, r2, r7
 800d084:	429d      	cmp	r5, r3
 800d086:	bf88      	it	hi
 800d088:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 800d08c:	ebc8 0101 	rsb	r1, r8, r1
 800d090:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d094:	4291      	cmp	r1, r2
 800d096:	d34b      	bcc.n	800d130 <__udivdi3+0x258>
 800d098:	d042      	beq.n	800d120 <__udivdi3+0x248>
 800d09a:	4630      	mov	r0, r6
 800d09c:	2100      	movs	r1, #0
 800d09e:	e75d      	b.n	800cf5c <__udivdi3+0x84>
 800d0a0:	4094      	lsls	r4, r2
 800d0a2:	f1c2 0520 	rsb	r5, r2, #32
 800d0a6:	fa21 f605 	lsr.w	r6, r1, r5
 800d0aa:	0c23      	lsrs	r3, r4, #16
 800d0ac:	fa20 f705 	lsr.w	r7, r0, r5
 800d0b0:	fa01 f102 	lsl.w	r1, r1, r2
 800d0b4:	fbb6 fcf3 	udiv	ip, r6, r3
 800d0b8:	4339      	orrs	r1, r7
 800d0ba:	0c0d      	lsrs	r5, r1, #16
 800d0bc:	b2a7      	uxth	r7, r4
 800d0be:	fb03 661c 	mls	r6, r3, ip, r6
 800d0c2:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800d0c6:	fb07 f80c 	mul.w	r8, r7, ip
 800d0ca:	45b0      	cmp	r8, r6
 800d0cc:	fa00 f502 	lsl.w	r5, r0, r2
 800d0d0:	d908      	bls.n	800d0e4 <__udivdi3+0x20c>
 800d0d2:	1936      	adds	r6, r6, r4
 800d0d4:	f10c 30ff 	add.w	r0, ip, #4294967295
 800d0d8:	d23d      	bcs.n	800d156 <__udivdi3+0x27e>
 800d0da:	45b0      	cmp	r8, r6
 800d0dc:	d93b      	bls.n	800d156 <__udivdi3+0x27e>
 800d0de:	f1ac 0c02 	sub.w	ip, ip, #2
 800d0e2:	1936      	adds	r6, r6, r4
 800d0e4:	ebc8 0206 	rsb	r2, r8, r6
 800d0e8:	fbb2 f0f3 	udiv	r0, r2, r3
 800d0ec:	fb03 2610 	mls	r6, r3, r0, r2
 800d0f0:	b28a      	uxth	r2, r1
 800d0f2:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800d0f6:	fb07 f100 	mul.w	r1, r7, r0
 800d0fa:	4291      	cmp	r1, r2
 800d0fc:	d906      	bls.n	800d10c <__udivdi3+0x234>
 800d0fe:	1e46      	subs	r6, r0, #1
 800d100:	1912      	adds	r2, r2, r4
 800d102:	d226      	bcs.n	800d152 <__udivdi3+0x27a>
 800d104:	4291      	cmp	r1, r2
 800d106:	d924      	bls.n	800d152 <__udivdi3+0x27a>
 800d108:	3802      	subs	r0, #2
 800d10a:	1912      	adds	r2, r2, r4
 800d10c:	1a52      	subs	r2, r2, r1
 800d10e:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 800d112:	e741      	b.n	800cf98 <__udivdi3+0xc0>
 800d114:	4638      	mov	r0, r7
 800d116:	e70a      	b.n	800cf2e <__udivdi3+0x56>
 800d118:	4633      	mov	r3, r6
 800d11a:	e71c      	b.n	800cf56 <__udivdi3+0x7e>
 800d11c:	4610      	mov	r0, r2
 800d11e:	e763      	b.n	800cfe8 <__udivdi3+0x110>
 800d120:	fa1f fc8c 	uxth.w	ip, ip
 800d124:	fa00 f004 	lsl.w	r0, r0, r4
 800d128:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 800d12c:	4298      	cmp	r0, r3
 800d12e:	d2b4      	bcs.n	800d09a <__udivdi3+0x1c2>
 800d130:	1e70      	subs	r0, r6, #1
 800d132:	2100      	movs	r1, #0
 800d134:	e712      	b.n	800cf5c <__udivdi3+0x84>
 800d136:	4621      	mov	r1, r4
 800d138:	4620      	mov	r0, r4
 800d13a:	e70f      	b.n	800cf5c <__udivdi3+0x84>
 800d13c:	45a9      	cmp	r9, r5
 800d13e:	f67f af7d 	bls.w	800d03c <__udivdi3+0x164>
 800d142:	3f02      	subs	r7, #2
 800d144:	18ed      	adds	r5, r5, r3
 800d146:	e77a      	b.n	800d03e <__udivdi3+0x166>
 800d148:	4588      	cmp	r8, r1
 800d14a:	d989      	bls.n	800d060 <__udivdi3+0x188>
 800d14c:	3e02      	subs	r6, #2
 800d14e:	18c9      	adds	r1, r1, r3
 800d150:	e787      	b.n	800d062 <__udivdi3+0x18a>
 800d152:	4630      	mov	r0, r6
 800d154:	e7da      	b.n	800d10c <__udivdi3+0x234>
 800d156:	4684      	mov	ip, r0
 800d158:	e7c4      	b.n	800d0e4 <__udivdi3+0x20c>
 800d15a:	3e02      	subs	r6, #2
 800d15c:	1912      	adds	r2, r2, r4
 800d15e:	e72f      	b.n	800cfc0 <__udivdi3+0xe8>
