// Seed: 17485943
module module_0 ();
  parameter id_1 = -1 & 1;
  wire id_2;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input wand id_6,
    input supply1 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    output wire id_14,
    output tri id_15,
    input tri id_16,
    input wand id_17,
    output wor id_18,
    input supply1 id_19,
    output tri0 id_20,
    output wor id_21,
    input tri0 id_22,
    input wire id_23,
    output wire id_24,
    input wire id_25,
    output wire id_26,
    input tri0 id_27,
    output supply0 id_28
);
  initial assert (1);
  module_0 modCall_1 ();
endmodule
