#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 17 04:34:23 2020
# Process ID: 16151
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1
# Command line: vivado project_1.xpr
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.log
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width {32} CONFIG.c_include_s2mm_dre {1} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
endgroup
delete_bd_objs [get_bd_intf_nets SEND2MMAP_AXIS_1]
delete_bd_objs [get_bd_intf_ports SEND2MMAP_AXIS]
undo
redo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
endgroup
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv user.org:user:sample_generator:1.0 sample_generator_0
endgroup
delete_bd_objs [get_bd_intf_nets S_AXIS_S2MM_0_1]
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_ports S_AXIS_S2MM_0]
connect_bd_net [get_bd_pins sample_generator_0/s_axis_aresetn] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins sample_generator_0/m_axis_aresetn] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins sample_generator_0/m_axis_aclk] [get_bd_pins sample_generator_0/s_axis_aclk]
connect_bd_net [get_bd_pins sample_generator_0/s_axis_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
validate_bd_design
connect_bd_net [get_bd_pins sample_generator_0/AXI_En] [get_bd_pins sample_generator_0/En]
connect_bd_net [get_bd_pins sample_generator_0/En] [get_bd_pins sample_generator_0/FrameSize]
validate_bd_design
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_intf_nets sample_generator_0_M_AXIS] [get_bd_cells sample_generator_0]
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 SEND2MMAP_AXIS
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]] CONFIG.HAS_TKEEP [get_property CONFIG.HAS_TKEEP [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]] CONFIG.HAS_TLAST [get_property CONFIG.HAS_TLAST [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]]] [get_bd_intf_ports SEND2MMAP_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_ports SEND2MMAP_AXIS]
endgroup
validate_bd_design
set_property -dict [list CONFIG.CLK_DOMAIN {design_1_zynq_ultra_ps_e_0_0_pl_clk0}] [get_bd_intf_ports SEND2MMAP_AXIS]
validate_bd_design
set_property CONFIG.ASSOCIATED_BUSIF {SEND2MMAP_AXIS} [get_bd_ports /CLK]
validate_bd_design
save_bd_design
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.HAS_TKEEP {0} CONFIG.HAS_TSTRB {1}] [get_bd_intf_ports SEND2MMAP_AXIS]
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
validate_bd_design -force
make_wrapper -files [get_files /home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property -dict [list CONFIG.HAS_TKEEP {1} CONFIG.HAS_TSTRB {0}] [get_bd_intf_ports SEND2MMAP_AXIS]
startgroup
set_property -dict [list CONFIG.c_include_s2mm_dre {0}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_s2mm_burst_size {16}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_micro_dma {0}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
