 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Fri Apr 29 16:18:09 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: x2_node2[0]
              (input port clocked by clk)
  Endpoint: node3/mul7_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x2_node2[0] (in)                                        0.00       0.25 f
  U10212/ZN (INVD1BWP)                                    0.02 *     0.27 r
  U10223/ZN (NR2XD0BWP)                                   0.02 *     0.28 f
  U90/S (FA1D0BWP)                                        0.05 *     0.34 r
  U112/S (FA1D0BWP)                                       0.07 *     0.41 f
  U754/ZN (CKND2D1BWP)                                    0.02 *     0.43 r
  U755/ZN (ND2D1BWP)                                      0.05 *     0.48 f
  U8584/ZN (CKND2D0BWP)                                   0.04 *     0.52 r
  U365/Z (XOR2D0BWP)                                      0.05 *     0.58 r
  node3/mult_85/S2_2_1/CO (FA1D0BWP)                      0.05 *     0.62 r
  node3/mult_85/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.69 r
  node3/mult_85/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.76 r
  node3/mult_85/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.83 r
  node3/mult_85/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.89 r
  node3/mult_85/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.96 r
  node3/mult_85/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.02 r
  node3/mult_85/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.09 r
  node3/mult_85/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.15 r
  node3/mult_85/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.22 r
  node3/mult_85/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.29 r
  node3/mult_85/S2_13_1/S (FA1D0BWP)                      0.08 *     1.36 f
  node3/mult_85/S4_0/S (FA1D0BWP)                         0.06 *     1.42 r
  U1184/ZN (XNR2D0BWP)                                    0.06 *     1.48 f
  U6443/ZN (INR2D0BWP)                                    0.03 *     1.51 f
  U6046/ZN (AOI21D1BWP)                                   0.03 *     1.54 r
  U6052/ZN (OAI21D1BWP)                                   0.02 *     1.56 f
  U8134/Z (AO221D0BWP)                                    0.06 *     1.62 f
  U8133/Z (XOR3D1BWP)                                     0.07 *     1.69 r
  node3/mul7_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node3/mul7_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node0[1]
              (input port clocked by clk)
  Endpoint: node0/mul7_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x2_node0[1] (in)                                        0.00       0.25 f
  U62/CO (FA1D0BWP)                                       0.07 *     0.32 f
  U60/CO (FA1D0BWP)                                       0.04 *     0.35 f
  U116/CO (FA1D0BWP)                                      0.04 *     0.39 f
  U144/CO (FA1D0BWP)                                      0.04 *     0.43 f
  U172/Z (XOR3D0BWP)                                      0.09 *     0.52 r
  U180/CO (FA1D0BWP)                                      0.08 *     0.60 r
  U204/Z (XOR3D0BWP)                                      0.04 *     0.64 r
  U10250/ZN (CKND2D2BWP)                                  0.06 *     0.69 f
  U452/ZN (INVD2BWP)                                      0.05 *     0.75 r
  U9935/ZN (AOI21D2BWP)                                   0.03 *     0.78 f
  U7323/ZN (NR2D0BWP)                                     0.04 *     0.82 r
  node0/mult_85/S2_6_1/CO (FA1D0BWP)                      0.08 *     0.90 r
  node0/mult_85/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.97 r
  node0/mult_85/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.03 r
  node0/mult_85/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.10 r
  node0/mult_85/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.17 r
  node0/mult_85/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.23 r
  node0/mult_85/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.31 r
  node0/mult_85/S2_13_1/CO (FA1D0BWP)                     0.08 *     1.38 r
  node0/mult_85/S4_1/S (FA1D0BWP)                         0.08 *     1.46 r
  U4489/Z (XOR2D0BWP)                                     0.04 *     1.50 f
  U6336/ZN (NR2D1BWP)                                     0.02 *     1.52 r
  U5941/ZN (CKND0BWP)                                     0.01 *     1.54 f
  U5940/ZN (AOI21D0BWP)                                   0.03 *     1.57 r
  U5960/ZN (OAI21D0BWP)                                   0.03 *     1.60 f
  U7410/Z (AO221D0BWP)                                    0.06 *     1.66 f
  U7409/Z (XOR3D0BWP)                                     0.05 *     1.71 r
  node0/mul7_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node0/mul7_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x0_node0[1]
              (input port clocked by clk)
  Endpoint: node0/mul5_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x0_node0[1] (in)                                        0.00       0.25 f
  U71/CO (FA1D0BWP)                                       0.07 *     0.32 f
  U69/S (FA1D0BWP)                                        0.06 *     0.38 r
  U75/S (FA1D0BWP)                                        0.07 *     0.45 r
  U738/Z (AN2XD1BWP)                                      0.02 *     0.47 r
  U739/ZN (NR2XD1BWP)                                     0.03 *     0.50 f
  U7277/ZN (NR2D0BWP)                                     0.04 *     0.54 r
  node0/mult_83/S2_2_1/CO (FA1D0BWP)                      0.08 *     0.62 r
  node0/mult_83/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.69 r
  node0/mult_83/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.76 r
  node0/mult_83/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.83 r
  node0/mult_83/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.90 r
  node0/mult_83/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.97 r
  node0/mult_83/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.03 r
  node0/mult_83/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.10 r
  node0/mult_83/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.17 r
  node0/mult_83/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.24 r
  node0/mult_83/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.31 r
  node0/mult_83/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.37 r
  node0/mult_83/S4_1/S (FA1D0BWP)                         0.07 *     1.45 r
  U4605/Z (XOR2D0BWP)                                     0.04 *     1.49 f
  U6294/Z (CKAN2D0BWP)                                    0.03 *     1.52 f
  U5938/ZN (AOI21D1BWP)                                   0.03 *     1.55 r
  U5958/ZN (OAI21D0BWP)                                   0.02 *     1.58 f
  U7398/Z (AO221D0BWP)                                    0.07 *     1.64 f
  U7397/Z (XOR3D2BWP)                                     0.06 *     1.70 r
  node0/mul5_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node0/mul5_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node2[0]
              (input port clocked by clk)
  Endpoint: node2/mul3_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x2_node2[0] (in)                                        0.00       0.25 r
  U10212/ZN (INVD1BWP)                                    0.01 *     0.26 f
  U10219/ZN (NR2D1BWP)                                    0.02 *     0.28 r
  U88/S (FA1D0BWP)                                        0.05 *     0.33 f
  U108/S (FA1D0BWP)                                       0.07 *     0.40 r
  U5707/Z (AO22D1BWP)                                     0.07 *     0.47 r
  U9089/ZN (CKND2D0BWP)                                   0.04 *     0.51 f
  U8285/ZN (NR3D0BWP)                                     0.03 *     0.55 r
  node2/mult_80/S1_2_0/CO (FA1D0BWP)                      0.07 *     0.62 r
  node2/mult_80/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.68 r
  node2/mult_80/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.75 r
  node2/mult_80/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.82 r
  node2/mult_80/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.89 r
  node2/mult_80/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.95 r
  node2/mult_80/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.02 r
  node2/mult_80/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.09 r
  node2/mult_80/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.15 r
  node2/mult_80/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.22 r
  node2/mult_80/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.28 r
  node2/mult_80/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.35 r
  node2/mult_80/S4_0/S (FA1D0BWP)                         0.07 *     1.42 f
  U2093/ZN (XNR2D0BWP)                                    0.05 *     1.47 f
  U6433/ZN (INR2D0BWP)                                    0.03 *     1.50 f
  U6014/ZN (AOI21D1BWP)                                   0.03 *     1.53 r
  U6030/ZN (OAI21D0BWP)                                   0.02 *     1.55 f
  U8086/Z (AO221D0BWP)                                    0.06 *     1.61 f
  U8085/Z (XOR3D2BWP)                                     0.08 *     1.69 r
  node2/mul3_out_reg[18]/D (EDFQD1BWP)                    0.01 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node2/mul3_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul8_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x3_node1[0] (in)                                        0.00       0.25 f
  U10230/ZN (CKND1BWP)                                    0.02 *     0.27 r
  U10208/ZN (NR2XD0BWP)                                   0.01 *     0.29 f
  U63/S (FA1D0BWP)                                        0.06 *     0.35 r
  U83/S (FA1D0BWP)                                        0.08 *     0.43 r
  U5690/Z (AO22D2BWP)                                     0.05 *     0.48 r
  U9103/ZN (CKND2D0BWP)                                   0.03 *     0.51 f
  U7654/ZN (NR3D0BWP)                                     0.03 *     0.54 r
  node0/mult_86/S1_2_0/CO (FA1D0BWP)                      0.07 *     0.61 r
  node0/mult_86/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.69 r
  node0/mult_86/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.76 r
  node0/mult_86/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.83 r
  node0/mult_86/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.90 r
  node0/mult_86/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.97 r
  node0/mult_86/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.04 r
  node0/mult_86/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.11 r
  node0/mult_86/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.18 r
  node0/mult_86/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node0/mult_86/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.33 r
  node0/mult_86/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node0/mult_86/S4_0/S (FA1D0BWP)                         0.08 *     1.47 f
  U4441/ZN (XNR2D1BWP)                                    0.05 *     1.52 r
  U6355/ZN (INR2D0BWP)                                    0.04 *     1.56 r
  U5942/ZN (AOI21D1BWP)                                   0.02 *     1.58 f
  U5962/ZN (OAI21D0BWP)                                   0.03 *     1.61 r
  U7413/Z (AO221D1BWP)                                    0.04 *     1.65 r
  U7412/Z (XOR3D1BWP)                                     0.06 *     1.71 f
  node0/mul8_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.71 f
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node0/mul8_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node2[0]
              (input port clocked by clk)
  Endpoint: node3/mul3_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x2_node2[0] (in)                                        0.00       0.25 f
  U10212/ZN (INVD1BWP)                                    0.02 *     0.27 r
  U10223/ZN (NR2XD0BWP)                                   0.02 *     0.28 f
  U90/CO (FA1D0BWP)                                       0.04 *     0.32 f
  U86/S (FA1D0BWP)                                        0.06 *     0.38 r
  U94/S (FA1D0BWP)                                        0.07 *     0.45 r
  U748/ZN (CKND2D1BWP)                                    0.02 *     0.46 f
  U749/Z (AN2XD1BWP)                                      0.04 *     0.50 f
  U8521/ZN (NR2D0BWP)                                     0.03 *     0.54 r
  node3/mult_80/S2_2_2/CO (FA1D0BWP)                      0.08 *     0.62 r
  node3/mult_80/S2_3_2/CO (FA1D0BWP)                      0.07 *     0.69 r
  node3/mult_80/S2_4_2/CO (FA1D0BWP)                      0.07 *     0.76 r
  node3/mult_80/S2_5_2/CO (FA1D0BWP)                      0.07 *     0.82 r
  node3/mult_80/S2_6_2/CO (FA1D0BWP)                      0.07 *     0.89 r
  node3/mult_80/S2_7_2/CO (FA1D0BWP)                      0.07 *     0.95 r
  node3/mult_80/S2_8_2/CO (FA1D0BWP)                      0.07 *     1.02 r
  node3/mult_80/S2_9_2/CO (FA1D0BWP)                      0.07 *     1.09 r
  node3/mult_80/S2_10_2/CO (FA1D0BWP)                     0.07 *     1.15 r
  node3/mult_80/S2_11_2/CO (FA1D0BWP)                     0.07 *     1.22 r
  node3/mult_80/S2_12_2/CO (FA1D0BWP)                     0.08 *     1.29 r
  node3/mult_80/S2_13_2/CO (FA1D0BWP)                     0.08 *     1.38 r
  node3/mult_80/S4_2/S (FA1D0BWP)                         0.08 *     1.46 r
  U987/Z (XOR2D0BWP)                                      0.05 *     1.50 f
  U6098/ZN (CKND2D0BWP)                                   0.03 *     1.53 r
  U6065/ZN (OAI21D1BWP)                                   0.02 *     1.56 f
  U8188/Z (AO221D0BWP)                                    0.06 *     1.62 f
  U8187/Z (XOR3D1BWP)                                     0.08 *     1.69 r
  node3/mul3_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node3/mul3_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul6_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U10242/ZN (CKND0BWP)                                    0.02 *     0.27 f
  U10209/ZN (NR2D1BWP)                                    0.02 *     0.29 r
  U70/CO (FA1D0BWP)                                       0.04 *     0.33 r
  U68/CO (FA1D0BWP)                                       0.04 *     0.37 r
  U122/CO (FA1D0BWP)                                      0.04 *     0.40 r
  U145/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U173/Z (XOR3D1BWP)                                      0.06 *     0.51 f
  U181/CO (FA1D0BWP)                                      0.06 *     0.57 f
  U205/Z (XOR3D1BWP)                                      0.04 *     0.61 r
  U10249/ZN (CKND2D2BWP)                                  0.05 *     0.67 f
  U450/ZN (CKND1BWP)                                      0.07 *     0.73 r
  U9936/ZN (AOI21D2BWP)                                   0.04 *     0.77 f
  U7579/ZN (NR2D0BWP)                                     0.04 *     0.81 r
  node0/mult_84/S1_6_0/CO (FA1D0BWP)                      0.08 *     0.89 r
  node0/mult_84/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.96 r
  node0/mult_84/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.03 r
  node0/mult_84/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.11 r
  node0/mult_84/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.18 r
  node0/mult_84/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node0/mult_84/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.32 r
  node0/mult_84/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node0/mult_84/S4_0/CO (FA1D0BWP)                        0.07 *     1.46 r
  U4547/Z (CKXOR2D1BWP)                                   0.05 *     1.50 f
  U6340/ZN (NR2D0BWP)                                     0.03 *     1.53 r
  U5949/ZN (CKND0BWP)                                     0.02 *     1.55 f
  U5948/ZN (AOI21D1BWP)                                   0.02 *     1.57 r
  U5968/ZN (OAI21D1BWP)                                   0.02 *     1.59 f
  U7404/Z (AO221D1BWP)                                    0.05 *     1.64 f
  U7403/Z (XOR3D0BWP)                                     0.06 *     1.70 r
  node0/mul6_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node0/mul6_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node1[0]
              (input port clocked by clk)
  Endpoint: node1/mul7_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x2_node1[0] (in)                                        0.00       0.25 f
  U10229/ZN (CKND0BWP)                                    0.01 *     0.26 r
  U10207/ZN (NR2D1BWP)                                    0.01 *     0.28 f
  U62/S (FA1D0BWP)                                        0.06 *     0.34 r
  U76/S (FA1D0BWP)                                        0.07 *     0.41 r
  U5688/Z (AO22D1BWP)                                     0.07 *     0.48 r
  U9064/ZN (CKND2D0BWP)                                   0.04 *     0.52 f
  U7430/ZN (NR3D0BWP)                                     0.03 *     0.56 r
  node1/mult_85/S2_2_1/CO (FA1D0BWP)                      0.07 *     0.63 r
  node1/mult_85/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.70 r
  node1/mult_85/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.77 r
  node1/mult_85/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.84 r
  node1/mult_85/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.91 r
  node1/mult_85/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.97 r
  node1/mult_85/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.04 r
  node1/mult_85/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.11 r
  node1/mult_85/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.18 r
  node1/mult_85/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.25 r
  node1/mult_85/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.31 r
  node1/mult_85/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.38 r
  node1/mult_85/S4_1/S (FA1D0BWP)                         0.07 *     1.45 r
  U3367/Z (CKXOR2D1BWP)                                   0.04 *     1.49 f
  U6344/ZN (NR2D0BWP)                                     0.03 *     1.52 r
  U5977/ZN (CKND0BWP)                                     0.01 *     1.53 f
  U5976/ZN (AOI21D0BWP)                                   0.03 *     1.56 r
  U5988/ZN (OAI21D0BWP)                                   0.03 *     1.59 f
  U7512/Z (AO221D0BWP)                                    0.06 *     1.65 f
  U7511/Z (XOR3D0BWP)                                     0.05 *     1.70 r
  node1/mul7_out_reg[18]/D (EDFQD2BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node1/mul7_out_reg[18]/CP (EDFQD2BWP)                   0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node0[1]
              (input port clocked by clk)
  Endpoint: node1/mul8_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x3_node0[1] (in)                                        0.00       0.25 f
  U63/CO (FA1D0BWP)                                       0.07 *     0.32 f
  U61/CO (FA1D0BWP)                                       0.04 *     0.36 f
  U117/S (FA1D0BWP)                                       0.07 *     0.43 r
  U119/S (FA1D0BWP)                                       0.08 *     0.51 r
  U9921/ZN (AOI22D2BWP)                                   0.05 *     0.56 f
  U7640/ZN (NR2D0BWP)                                     0.05 *     0.61 r
  node1/mult_86/S1_3_0/CO (FA1D0BWP)                      0.08 *     0.69 r
  node1/mult_86/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.76 r
  node1/mult_86/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.83 r
  node1/mult_86/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.90 r
  node1/mult_86/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.98 r
  node1/mult_86/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.05 r
  node1/mult_86/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.12 r
  node1/mult_86/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.19 r
  node1/mult_86/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node1/mult_86/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.32 r
  node1/mult_86/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node1/mult_86/S4_0/CO (FA1D0BWP)                        0.07 *     1.46 r
  U3316/Z (XOR2D0BWP)                                     0.05 *     1.51 f
  U6290/Z (CKAN2D0BWP)                                    0.03 *     1.54 f
  U5930/ZN (AOI21D1BWP)                                   0.03 *     1.57 r
  U5950/ZN (OAI21D0BWP)                                   0.02 *     1.59 f
  U7389/Z (AO221D1BWP)                                    0.05 *     1.65 f
  U7388/Z (XOR3D1BWP)                                     0.05 *     1.70 r
  node1/mul8_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node1/mul8_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul5_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x0_node0[0] (in)                                        0.00       0.25 f
  U10239/ZN (CKND1BWP)                                    0.01 *     0.26 r
  U10206/ZN (NR2XD0BWP)                                   0.01 *     0.28 f
  U71/S (FA1D0BWP)                                        0.06 *     0.34 r
  U78/S (FA1D0BWP)                                        0.07 *     0.41 r
  U5693/Z (AO22D1BWP)                                     0.07 *     0.47 r
  U9056/ZN (CKND2D0BWP)                                   0.04 *     0.52 f
  U7428/ZN (NR3D0BWP)                                     0.04 *     0.56 r
  node1/mult_83/S2_2_1/CO (FA1D0BWP)                      0.08 *     0.64 r
  node1/mult_83/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.70 r
  node1/mult_83/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.77 r
  node1/mult_83/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.84 r
  node1/mult_83/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.90 r
  node1/mult_83/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.97 r
  node1/mult_83/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.04 r
  node1/mult_83/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.10 r
  node1/mult_83/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.17 r
  node1/mult_83/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.24 r
  node1/mult_83/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.30 r
  node1/mult_83/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.37 r
  node1/mult_83/S4_1/S (FA1D0BWP)                         0.07 *     1.44 r
  U3477/Z (XOR2D0BWP)                                     0.05 *     1.49 f
  U6343/ZN (NR2XD0BWP)                                    0.02 *     1.51 r
  U5975/ZN (CKND1BWP)                                     0.01 *     1.52 f
  U5974/ZN (AOI21D0BWP)                                   0.03 *     1.55 r
  U5986/ZN (OAI21D0BWP)                                   0.03 *     1.57 f
  U7500/Z (AO221D0BWP)                                    0.06 *     1.64 f
  U7499/Z (XOR3D0BWP)                                     0.06 *     1.70 r
  node1/mul5_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node1/mul5_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: dnn_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul5_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[2]/CP (DFSND1BWP)                         0.00       0.00 r
  dnn_state_reg[2]/QN (DFSND1BWP)                         0.10       0.10 r
  U4635/ZN (CKND2D8BWP)                                   0.06 *     0.16 f
  U10272/ZN (NR2XD1BWP)                                   0.02 *     0.18 r
  U37/Z (BUFFD3BWP)                                       0.06 *     0.24 r
  U39/Z (BUFFD6BWP)                                       0.05 *     0.29 r
  U10270/ZN (AOI222D1BWP)                                 0.05 *     0.34 f
  U271/Z (BUFFD6BWP)                                      0.05 *     0.39 f
  U272/ZN (INVD2BWP)                                      0.09 *     0.48 r
  U9094/ZN (CKND2D0BWP)                                   0.03 *     0.51 f
  U8295/ZN (NR3D0BWP)                                     0.03 *     0.54 r
  node2/mult_83/S1_2_0/CO (FA1D0BWP)                      0.07 *     0.62 r
  node2/mult_83/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.68 r
  node2/mult_83/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.75 r
  node2/mult_83/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.83 r
  node2/mult_83/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.89 r
  node2/mult_83/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.96 r
  node2/mult_83/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.03 r
  node2/mult_83/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.09 r
  node2/mult_83/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.16 r
  node2/mult_83/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.23 r
  node2/mult_83/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.29 r
  node2/mult_83/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.36 r
  node2/mult_83/S4_0/CO (FA1D0BWP)                        0.07 *     1.43 r
  U2383/Z (XOR2D0BWP)                                     0.05 *     1.48 f
  U6420/ZN (NR2D0BWP)                                     0.03 *     1.50 r
  U6017/ZN (CKND0BWP)                                     0.01 *     1.52 f
  U6016/ZN (AOI21D0BWP)                                   0.03 *     1.55 r
  U6032/ZN (OAI21D0BWP)                                   0.03 *     1.58 f
  U8077/Z (AO221D0BWP)                                    0.06 *     1.64 f
  U8076/Z (XOR3D0BWP)                                     0.06 *     1.70 r
  node2/mul5_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node2/mul5_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: dnn_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node2/mul4_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[2]/CP (DFSND1BWP)                         0.00       0.00 r
  dnn_state_reg[2]/QN (DFSND1BWP)                         0.10       0.10 r
  U4635/ZN (CKND2D8BWP)                                   0.06 *     0.16 f
  U10066/ZN (NR2XD3BWP)                                   0.07 *     0.23 r
  U55/Z (BUFFD6BWP)                                       0.07 *     0.29 r
  U5342/Z (AO222D1BWP)                                    0.09 *     0.38 r
  U329/Z (BUFFD2BWP)                                      0.06 *     0.45 r
  U330/ZN (INVD3BWP)                                      0.06 *     0.51 f
  U7989/ZN (NR3D0BWP)                                     0.05 *     0.55 r
  node2/mult_81/S2_2_1/CO (FA1D0BWP)                      0.08 *     0.63 r
  node2/mult_81/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.70 r
  node2/mult_81/S2_4_1/S (FA1D0BWP)                       0.08 *     0.78 r
  node2/mult_81/S1_5_0/CO (FA1D0BWP)                      0.05 *     0.83 r
  node2/mult_81/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.90 r
  node2/mult_81/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.97 r
  node2/mult_81/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.04 r
  node2/mult_81/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.11 r
  node2/mult_81/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.18 r
  node2/mult_81/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node2/mult_81/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.32 r
  node2/mult_81/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node2/mult_81/S4_0/S (FA1D0BWP)                         0.08 *     1.46 f
  U2047/ZN (XNR2D0BWP)                                    0.05 *     1.52 f
  U6438/ZN (INR2D0BWP)                                    0.03 *     1.54 f
  U6024/ZN (AOI21D1BWP)                                   0.03 *     1.57 r
  U6040/ZN (OAI21D0BWP)                                   0.02 *     1.59 f
  U8095/Z (AO221D0BWP)                                    0.06 *     1.66 f
  U8094/Z (XOR3D0BWP)                                     0.05 *     1.71 r
  node2/mul4_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node2/mul4_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node2/mul2_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x1_node0[0] (in)                                        0.00       0.25 f
  U10242/ZN (CKND0BWP)                                    0.02 *     0.27 r
  U10221/ZN (NR2XD0BWP)                                   0.02 *     0.29 f
  U100/S (FA1D0BWP)                                       0.05 *     0.34 r
  U109/S (FA1D0BWP)                                       0.07 *     0.41 r
  U5708/Z (AO22D0BWP)                                     0.08 *     0.48 r
  U9091/ZN (CKND2D0BWP)                                   0.03 *     0.52 f
  U8289/ZN (NR3D0BWP)                                     0.03 *     0.55 r
  node2/mult_79/S1_2_0/CO (FA1D0BWP)                      0.07 *     0.63 r
  node2/mult_79/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.70 r
  node2/mult_79/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.76 r
  node2/mult_79/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.84 r
  node2/mult_79/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.91 r
  node2/mult_79/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.98 r
  node2/mult_79/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.05 r
  node2/mult_79/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.12 r
  node2/mult_79/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.19 r
  node2/mult_79/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.26 r
  node2/mult_79/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.33 r
  node2/mult_79/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node2/mult_79/S4_0/S (FA1D0BWP)                         0.07 *     1.46 r
  U2139/ZN (XNR2D1BWP)                                    0.04 *     1.51 f
  U6437/ZN (INR2D0BWP)                                    0.03 *     1.54 f
  U6022/ZN (AOI21D0BWP)                                   0.04 *     1.57 r
  U6038/ZN (OAI21D0BWP)                                   0.03 *     1.60 f
  U8080/Z (AO221D0BWP)                                    0.06 *     1.66 f
  U8079/Z (XOR3D0BWP)                                     0.05 *     1.71 r
  node2/mul2_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node2/mul2_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node2[0]
              (input port clocked by clk)
  Endpoint: node2/mul7_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x2_node2[0] (in)                                        0.00       0.25 r
  U10212/ZN (INVD1BWP)                                    0.01 *     0.26 f
  U10219/ZN (NR2D1BWP)                                    0.02 *     0.28 r
  U88/CO (FA1D0BWP)                                       0.04 *     0.32 r
  U84/CO (FA1D0BWP)                                       0.04 *     0.36 r
  U128/CO (FA1D0BWP)                                      0.04 *     0.40 r
  U156/CO (FA1D0BWP)                                      0.04 *     0.43 r
  U184/Z (XOR3D0BWP)                                      0.07 *     0.50 f
  U192/CO (FA1D0BWP)                                      0.06 *     0.57 f
  U208/Z (XOR3D0BWP)                                      0.05 *     0.62 r
  U10252/ZN (CKND2D2BWP)                                  0.05 *     0.67 f
  U435/ZN (CKND1BWP)                                      0.07 *     0.74 r
  U9938/ZN (AOI21D2BWP)                                   0.04 *     0.78 f
  U8420/ZN (NR2D0BWP)                                     0.04 *     0.82 r
  node2/mult_85/S2_6_2/CO (FA1D0BWP)                      0.08 *     0.90 r
  node2/mult_85/S2_7_2/CO (FA1D0BWP)                      0.07 *     0.96 r
  node2/mult_85/S2_8_2/CO (FA1D0BWP)                      0.07 *     1.03 r
  node2/mult_85/S2_9_2/CO (FA1D0BWP)                      0.07 *     1.09 r
  node2/mult_85/S2_10_2/CO (FA1D0BWP)                     0.07 *     1.16 r
  node2/mult_85/S2_11_2/CO (FA1D0BWP)                     0.07 *     1.23 r
  node2/mult_85/S2_12_2/CO (FA1D0BWP)                     0.07 *     1.30 r
  node2/mult_85/S2_13_2/CO (FA1D0BWP)                     0.07 *     1.37 r
  node2/mult_85/S4_2/S (FA1D0BWP)                         0.08 *     1.44 r
  U2266/Z (XOR2D0BWP)                                     0.05 *     1.49 f
  U6072/ZN (CKND2D0BWP)                                   0.03 *     1.52 r
  U6034/ZN (OAI21D1BWP)                                   0.03 *     1.55 f
  U8089/Z (AO221D1BWP)                                    0.05 *     1.60 f
  U8088/Z (XOR3D1BWP)                                     0.09 *     1.69 r
  node2/mul7_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node2/mul7_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.06       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node0[1]
              (input port clocked by clk)
  Endpoint: node1/mul3_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x2_node0[1] (in)                                        0.00       0.25 f
  U62/CO (FA1D0BWP)                                       0.07 *     0.32 f
  U60/S (FA1D0BWP)                                        0.06 *     0.38 r
  U64/S (FA1D0BWP)                                        0.07 *     0.45 r
  U745/ZN (CKND2D1BWP)                                    0.01 *     0.46 f
  U746/Z (AN2D1BWP)                                       0.06 *     0.51 f
  U7737/ZN (NR2D0BWP)                                     0.04 *     0.55 r
  node1/mult_80/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.63 r
  node1/mult_80/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.71 r
  node1/mult_80/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.78 r
  node1/mult_80/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.85 r
  node1/mult_80/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.91 r
  node1/mult_80/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.99 r
  node1/mult_80/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.05 r
  node1/mult_80/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.12 r
  node1/mult_80/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.19 r
  node1/mult_80/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node1/mult_80/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.32 r
  node1/mult_80/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.38 r
  node1/mult_80/S4_0/S (FA1D0BWP)                         0.07 *     1.45 f
  U3187/ZN (XNR2D0BWP)                                    0.05 *     1.50 f
  U6360/ZN (INR2D0BWP)                                    0.03 *     1.53 f
  U5972/ZN (AOI21D1BWP)                                   0.03 *     1.56 r
  U5984/ZN (OAI21D1BWP)                                   0.02 *     1.58 f
  U7509/Z (AO221D0BWP)                                    0.06 *     1.64 f
  U7508/Z (XOR3D0BWP)                                     0.06 *     1.70 r
  node1/mul3_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node1/mul3_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node2[0]
              (input port clocked by clk)
  Endpoint: node3/mul6_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x1_node2[0] (in)                                        0.00       0.25 f
  U10203/ZN (CKND1BWP)                                    0.02 *     0.27 r
  U10204/ZN (NR2XD0BWP)                                   0.02 *     0.28 f
  U102/CO (FA1D0BWP)                                      0.04 *     0.32 f
  U98/S (FA1D0BWP)                                        0.05 *     0.37 r
  U106/S (FA1D0BWP)                                       0.07 *     0.45 r
  U743/ZN (AOI22D2BWP)                                    0.04 *     0.48 f
  U7215/ZN (NR2D0BWP)                                     0.04 *     0.53 r
  node3/mult_84/S2_2_1/CO (FA1D0BWP)                      0.08 *     0.61 r
  node3/mult_84/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.68 r
  node3/mult_84/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.75 r
  node3/mult_84/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.82 r
  node3/mult_84/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.89 r
  node3/mult_84/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.96 r
  node3/mult_84/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.02 r
  node3/mult_84/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.09 r
  node3/mult_84/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.16 r
  node3/mult_84/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.23 r
  node3/mult_84/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.30 r
  node3/mult_84/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.37 r
  node3/mult_84/S4_1/S (FA1D0BWP)                         0.08 *     1.44 r
  U1234/Z (XOR2D0BWP)                                     0.04 *     1.49 f
  U6276/ZN (NR2D0BWP)                                     0.03 *     1.52 r
  U5923/ZN (CKND0BWP)                                     0.01 *     1.53 f
  U5922/ZN (AOI21D0BWP)                                   0.03 *     1.56 r
  U5924/ZN (OAI21D0BWP)                                   0.03 *     1.59 f
  U7227/Z (AO221D0BWP)                                    0.06 *     1.65 f
  U7226/Z (XOR3D1BWP)                                     0.05 *     1.70 r
  node3/mul6_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 r
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node3/mul6_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.05       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node2/mul6_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U10242/ZN (CKND0BWP)                                    0.02 *     0.27 f
  U10221/ZN (NR2XD0BWP)                                   0.02 *     0.29 r
  U100/CO (FA1D0BWP)                                      0.04 *     0.32 r
  U96/CO (FA1D0BWP)                                       0.04 *     0.36 r
  U136/CO (FA1D0BWP)                                      0.04 *     0.40 r
  U157/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U185/Z (XOR3D0BWP)                                      0.06 *     0.50 f
  U193/CO (FA1D0BWP)                                      0.06 *     0.56 f
  U209/Z (XOR3D0BWP)                                      0.06 *     0.62 r
  U10253/ZN (CKND2D2BWP)                                  0.06 *     0.68 f
  U436/ZN (CKND1BWP)                                      0.07 *     0.75 r
  U9940/ZN (AOI21D2BWP)                                   0.04 *     0.78 f
  U8224/ZN (NR2XD0BWP)                                    0.03 *     0.82 r
  node2/mult_84/S1_6_0/CO (FA1D0BWP)                      0.09 *     0.90 r
  node2/mult_84/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.97 r
  node2/mult_84/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.05 r
  node2/mult_84/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.12 r
  node2/mult_84/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.18 r
  node2/mult_84/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node2/mult_84/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.32 r
  node2/mult_84/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.38 r
  node2/mult_84/S4_0/CO (FA1D0BWP)                        0.07 *     1.45 r
  U2328/Z (XOR2D0BWP)                                     0.05 *     1.50 f
  U6425/ZN (NR2D0BWP)                                     0.03 *     1.52 r
  U6027/ZN (CKND0BWP)                                     0.01 *     1.54 f
  U6026/ZN (AOI21D0BWP)                                   0.03 *     1.57 r
  U6042/ZN (OAI21D0BWP)                                   0.03 *     1.59 f
  U8083/Z (AO221D0BWP)                                    0.06 *     1.66 f
  U8082/Z (XOR3D0BWP)                                     0.05 *     1.71 r
  node2/mul6_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node2/mul6_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul8_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x3_node1[0] (in)                                        0.00       0.25 f
  U10230/ZN (CKND1BWP)                                    0.02 *     0.27 r
  U10208/ZN (NR2XD0BWP)                                   0.01 *     0.29 f
  U63/S (FA1D0BWP)                                        0.06 *     0.35 r
  U83/S (FA1D0BWP)                                        0.08 *     0.43 r
  U5690/Z (AO22D2BWP)                                     0.05 *     0.48 r
  U9103/ZN (CKND2D0BWP)                                   0.03 *     0.51 f
  U7654/ZN (NR3D0BWP)                                     0.03 *     0.54 r
  node0/mult_86/S1_2_0/CO (FA1D0BWP)                      0.07 *     0.61 r
  node0/mult_86/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.69 r
  node0/mult_86/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.76 r
  node0/mult_86/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.83 r
  node0/mult_86/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.90 r
  node0/mult_86/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.97 r
  node0/mult_86/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.04 r
  node0/mult_86/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.11 r
  node0/mult_86/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.18 r
  node0/mult_86/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node0/mult_86/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.33 r
  node0/mult_86/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node0/mult_86/S4_0/S (FA1D0BWP)                         0.08 *     1.47 f
  U4441/ZN (XNR2D1BWP)                                    0.05 *     1.52 r
  U6355/ZN (INR2D0BWP)                                    0.04 *     1.56 r
  U5942/ZN (AOI21D1BWP)                                   0.02 *     1.58 f
  U5962/ZN (OAI21D0BWP)                                   0.03 *     1.61 r
  U4420/Z (XOR2D0BWP)                                     0.08 *     1.69 r
  node0/mul8_out_reg[17]/D (EDFQD1BWP)                    0.00 *     1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node0/mul8_out_reg[17]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.06       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node0[1]
              (input port clocked by clk)
  Endpoint: node1/mul4_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x3_node0[1] (in)                                        0.00       0.25 f
  U63/CO (FA1D0BWP)                                       0.07 *     0.32 f
  U61/S (FA1D0BWP)                                        0.07 *     0.39 r
  U65/S (FA1D0BWP)                                        0.07 *     0.46 r
  U15/ZN (CKND2D1BWP)                                     0.01 *     0.48 f
  U20/Z (AN2D2BWP)                                        0.04 *     0.52 f
  U7645/ZN (NR2XD0BWP)                                    0.03 *     0.55 r
  node1/mult_81/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.63 r
  node1/mult_81/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.70 r
  node1/mult_81/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.77 r
  node1/mult_81/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.84 r
  node1/mult_81/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.90 r
  node1/mult_81/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.98 r
  node1/mult_81/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.04 r
  node1/mult_81/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.11 r
  node1/mult_81/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.18 r
  node1/mult_81/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.24 r
  node1/mult_81/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.31 r
  node1/mult_81/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.38 r
  node1/mult_81/S4_0/S (FA1D0BWP)                         0.08 *     1.46 f
  U3141/ZN (XNR2D0BWP)                                    0.05 *     1.51 f
  U6350/ZN (INR2D1BWP)                                    0.03 *     1.54 f
  U5932/ZN (AOI21D0BWP)                                   0.03 *     1.57 r
  U5952/ZN (OAI21D0BWP)                                   0.03 *     1.60 f
  U7392/Z (AO221D0BWP)                                    0.06 *     1.66 f
  U7391/Z (XOR3D0BWP)                                     0.05 *     1.71 r
  node1/mul4_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node1/mul4_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node2[0]
              (input port clocked by clk)
  Endpoint: node2/mul8_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node2[0] (in)                                        0.00       0.25 r
  U10213/ZN (CKND1BWP)                                    0.03 *     0.28 f
  U10220/ZN (NR2D1BWP)                                    0.02 *     0.30 r
  U89/S (FA1D0BWP)                                        0.05 *     0.35 f
  U111/CO (FA1D0BWP)                                      0.06 *     0.41 f
  U93/S (FA1D0BWP)                                        0.05 *     0.45 r
  U741/ZN (CKND2D1BWP)                                    0.01 *     0.47 f
  U742/Z (AN2XD1BWP)                                      0.04 *     0.50 f
  U8282/ZN (NR2D0BWP)                                     0.03 *     0.54 r
  node2/mult_86/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.62 r
  node2/mult_86/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.69 r
  node2/mult_86/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.75 r
  node2/mult_86/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.82 r
  node2/mult_86/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.89 r
  node2/mult_86/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.96 r
  node2/mult_86/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.03 r
  node2/mult_86/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.10 r
  node2/mult_86/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.17 r
  node2/mult_86/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.24 r
  node2/mult_86/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.30 r
  node2/mult_86/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.37 r
  node2/mult_86/S4_0/S (FA1D0BWP)                         0.08 *     1.45 f
  U2227/ZN (XNR2D0BWP)                                    0.05 *     1.50 f
  U6436/ZN (INR2D0BWP)                                    0.03 *     1.53 f
  U6020/ZN (AOI21D0BWP)                                   0.04 *     1.57 r
  U6036/ZN (OAI21D0BWP)                                   0.03 *     1.60 f
  U8092/Z (AO221D0BWP)                                    0.06 *     1.66 f
  U8091/Z (XOR3D0BWP)                                     0.05 *     1.71 r
  node2/mul8_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.71 r
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (ideal)                             0.00       1.90
  clock uncertainty                                      -0.15       1.75
  node2/mul8_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.75 r
  library setup time                                     -0.04       1.71
  data required time                                                 1.71
  --------------------------------------------------------------------------
  data required time                                                 1.71
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
