
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version J-2014.09-SP3 for RHEL64 -- Jan 19, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
Starting shell in Topographical mode...
source dc_setup.tcl
set_app_var target_library saed32rvt_tt1p05v25c.db  
Start to load technology file /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf.
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/techfile/techfile.tf has been loaded successfully.

#BEGIN_XCHECK_LIBRARY

Logic Library:    saed32rvt_tt1p05v25c 
Physical Library: /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/mw/cells_rvt.mw 
check_library options: 	
Version: 				J-2014.09-SP3
Check date and time:	Sun Apr 19 17:05:58 2015

          List of logic library and file names
------------------------------------------------------------------------------
Logic library name           Logic library file name
------------------------------------------------------------------------------
saed32rvt_tt1p05v25c         /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db
------------------------------------------------------------------------------

#BEGIN_XCHECK_LOGICCELLS

Number of cells missing in logic library:	56 (out of 294)

Information: List of cells missing in logic library (LIBCHK-210)
-------------------------------------------------------------------------
Cell name                  Cell type             Physical library
-------------------------------------------------------------------------
LSUPX1_RVT                 Core                  cells_rvt.mw
LSUPX2_RVT                 Core                  cells_rvt.mw
LSUPX4_RVT                 Core                  cells_rvt.mw
LSUPX8_RVT                 Core                  cells_rvt.mw
LSDNSSX8_RVT               Core                  cells_rvt.mw
LSDNX1_RVT                 Core                  cells_rvt.mw
LSDNX2_RVT                 Core                  cells_rvt.mw
LSDNX4_RVT                 Core                  cells_rvt.mw
LSDNX8_RVT                 Core                  cells_rvt.mw
LSUPENCLX1_RVT             Core                  cells_rvt.mw
LSUPENCLX2_RVT             Core                  cells_rvt.mw
LSUPENCLX4_RVT             Core                  cells_rvt.mw
LSUPENCLX8_RVT             Core                  cells_rvt.mw
LSUPENX1_RVT               Core                  cells_rvt.mw
LSUPENX2_RVT               Core                  cells_rvt.mw
LSUPENX4_RVT               Core                  cells_rvt.mw
LSUPENX8_RVT               Core                  cells_rvt.mw
LSDNENCLX4_RVT             Core                  cells_rvt.mw
LSDNENCLX8_RVT             Core                  cells_rvt.mw
LSDNENSSX1_RVT             Core                  cells_rvt.mw
LSDNENSSX2_RVT             Core                  cells_rvt.mw
LSDNENSSX4_RVT             Core                  cells_rvt.mw
LSDNENSSX8_RVT             Core                  cells_rvt.mw
LSDNENX1_RVT               Core                  cells_rvt.mw
LSDNENX2_RVT               Core                  cells_rvt.mw
LSDNENX4_RVT               Core                  cells_rvt.mw
LSDNENX8_RVT               Core                  cells_rvt.mw
LSDNSSX1_RVT               Core                  cells_rvt.mw
LSDNSSX2_RVT               Core                  cells_rvt.mw
LSDNSSX4_RVT               Core                  cells_rvt.mw
LSDNENCLSSX1_RVT           Core                  cells_rvt.mw
LSDNENCLSSX2_RVT           Core                  cells_rvt.mw
LSDNENCLSSX4_RVT           Core                  cells_rvt.mw
LSDNENCLSSX8_RVT           Core                  cells_rvt.mw
LSDNENCLX1_RVT             Core                  cells_rvt.mw
LSDNENCLX2_RVT             Core                  cells_rvt.mw
HEADX2_RVT                 Core                  cells_rvt.mw
HEADX32_RVT                Core                  cells_rvt.mw
HEADX4_RVT                 Core                  cells_rvt.mw
HEADX8_RVT                 Core                  cells_rvt.mw
FOOTX16_RVT                Core                  cells_rvt.mw
FOOTX2_RVT                 Core                  cells_rvt.mw
FOOTX32_RVT                Core                  cells_rvt.mw
FOOTX4_RVT                 Core                  cells_rvt.mw
FOOTX8_RVT                 Core                  cells_rvt.mw
HEAD2X16_RVT               Core                  cells_rvt.mw
HEAD2X2_RVT                Core                  cells_rvt.mw
HEAD2X32_RVT               Core                  cells_rvt.mw
HEAD2X4_RVT                Core                  cells_rvt.mw
HEAD2X8_RVT                Core                  cells_rvt.mw
HEADX16_RVT                Core                  cells_rvt.mw
FOOT2X16_RVT               Core                  cells_rvt.mw
FOOT2X2_RVT                Core                  cells_rvt.mw
FOOT2X32_RVT               Core                  cells_rvt.mw
FOOT2X4_RVT                Core                  cells_rvt.mw
FOOT2X8_RVT                Core                  cells_rvt.mw
-------------------------------------------------------------------------

#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_PHYSICALCELLS

Number of cells missing in physical library:	0 (out of 350)

#END_XCHECK_PHYSICALCELLS

#BEGIN_XCHECK_PINS

Number of cells with missing or mismatched pins in libraries:	0

#END_XCHECK_PINS

#BEGIN_XCHECK_CELLANTENNADIODETYPE

Number of cells with inconsistent antenna_diode_type:	0

#END_XCHECK_CELLANTENNADIODETYPE

Logic vs. physical library check summary:
Number of cells missing in logic library:	56 
Information: Logic library is INCONSISTENT with physical library (LIBCHK-220)

#END_XCHECK_LIBRARY


#BEGIN_XCHECK_LIBRARY

Logic Library #1:
    Library name              saed32rvt_tt1p05v25c
    File name                 /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db
    Library type              pg_pin based db
    Library Version           1.0000000
    Tool Created              F-2011.09-SP1
    Data Created              [2010 APRIL 28]
    Time unit                 1ns
    Capacitance unit          1ff
    Leakage power unit        1pW
    Current unit              1uA
check_library options         
Version                       J-2014.09-SP3
Check date and time           Sun Apr 19 17:05:58 2015


#BEGIN_LIBSCREEN_UPF

Library#1 (saed32rvt_tt1p05v25c):
Power management cell checking passed.

#END_LIBSCREEN_UPF

#BEGIN_XCHECK_LOGICCELLS


#END_XCHECK_LOGICCELLS

#BEGIN_XCHECK_LOGICPINS



#END_XCHECK_LOGICPINS

#BEGIN_XCHECK_LOGICPGPINS

Number of cells missing pg_pins in library 1:   0 (out of 294)

#END_XCHECK_LOGICPGPINS

#BEGIN_XCHECK_ARCS


#END_XCHECK_ARCS


#END_XCHECK_LIBRARY


Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/tluplus/max.tluplus
 min_tlu+: /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/tluplus/min.tluplus
 mapping_file: /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/techfile/tech2itf.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: enc_top_LIB

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
#################################################################################
# Setup for Formality verification
#################################################################################
set_svf ${RESULTS_DIR}/${DCRM_SVF_OUTPUT_FILE}
1
#################################################################################
# Read in the RTL Design
#################################################################################
define_design_lib WORK -path ./WORK
1
analyze -format verilog ${RTL_SOURCE_FILES}
Running PRESTO HDLC
Searching for ./enc_top.v
Searching for /home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/enc_top.v
Searching for ../../../src/enc_top.v
Compiling source file ../../../src/enc_top.v
Warning:  ../../../src/enc_top.v:17: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/home/ff/ee241/stdcells/synopsys-32nm/multi_vt/db/saed32rvt_tt1p05v25c.db'
Loading db file '/share/instsww/synopsys/J-2014.09-SP3/libraries/syn/dw_foundation.sldb'
1
elaborate ${DESIGN_NAME}
Loading db file '/share/instsww/synopsys/J-2014.09-SP3/libraries/syn/gtech.db'
Loading db file '/share/instsww/synopsys/J-2014.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Error: Cannot find the design 'enc_top' in the library 'WORK'. (LBR-0)
0
write -hierarchy -format ddc -output ${RESULTS_DIR}/${DCRM_ELABORATED_DESIGN_DDC_OUTPUT_FILE}
Error: No files or designs were specified. (UID-22)
0
#################################################################################
# Apply Logical Design Constraints
#################################################################################
source -echo ${DCRM_CONSTRAINTS_INPUT_FILE}
# create clock
# ${CLOCK_PERIOD} is defined in build/Makefrag, so change it
# there to set the maximum period
create_clock clk -name ideal_clock1 -period ${CLOCK_PERIOD}
Error: Current design is not defined. (UID-4)
Error: Can't find object 'clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
# Load cap in fF
set_load -pin_load 0.01 [all_outputs]
Error: Current design is not defined. (UID-4)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
# set drive strength for inputs
set_driving_cell -lib_cell INVX1_RVT [all_inputs]
Error: Current design is not defined. (UID-4)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
# Set timing contraints for the input and output I/O ports
set_input_delay -clock ideal_clock1  0 [all_inputs]
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ideal_clock1'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
set_output_delay -clock [get_clocks ideal_clock1] 0 [all_outputs]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ideal_clock1'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
0
#################################################################################
# Apply The Operating Conditions
#################################################################################
# Set operating condition on top level
#set_operating_conditions   -analysis_type bc_wc   -max ss0p95v125c -max_library saed32rvt_ss0p95v125c   -min ff1p16vn40c -min_library saed32rvt_ff1p16vn40c
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
Error: Current design is not defined. (UID-4)
Error: Can't find clocks matching '*'. (UID-109)
group_path -name REGOUT -to [all_outputs]
Error: Current design is not defined. (UID-4)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
group_path -name REGIN -from [remove_from_collection [all_inputs] $ports_clock_root]
Error: Current design is not defined. (UID-4)
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] $ports_clock_root] -to [all_outputs]
Error: Current design is not defined. (UID-4)
Error: Current design is not defined. (UID-4)
Error: Value for list '-from' must have 1 elements. (CMD-036)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
# multi-vt flow
set_leakage_optimization true
Error: Current design is not defined. (UID-4)
1
##################################################################################
# Specify ignored layers for routing to improve correlation
# Use the same ignored layers that will be used during place and route
##################################################################################
if { ${MIN_ROUTING_LAYER} != ""} {
  set_ignored_layers -min_routing_layer ${MIN_ROUTING_LAYER}
}
Error: Current design is not defined. (UID-4)
0
if { ${MAX_ROUTING_LAYER} != ""} {
  set_ignored_layers -max_routing_layer ${MAX_ROUTING_LAYER}
}
Error: Current design is not defined. (UID-4)
0
report_ignored_layers
Error: Current design is not defined. (UID-4)
0
#################################################################################
# Apply Additional Optimization Constraints
#################################################################################
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
Error: Current design is not defined. (UID-4)
0
#################################################################################
# Compile the Design
#################################################################################
#compile_ultra -gate_clock -no_autoungroup
compile_ultra -gate_clock
Error: Current design is not defined. (UID-4)
0
check_design
Error: Current design is not defined. (UID-4)
0
#################################################################################
# Write Out Final Design and Reports
#
#        .ddc:   Recommended binary format used for subsequent Design Compiler sessions
#        .v  :   Verilog netlist for ASCII flow (Formality, PrimeTime, VCS)
#        .sdf:   SDF backannotated topographical mode timing for PrimeTime
#        .sdc:   SDC constraints for ASCII flow
#
#################################################################################
change_names -rules verilog -hierarchy
Error: Current design is not defined. (UID-4)
0
set_svf -off
1
write -format ddc -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_DDC_OUTPUT_FILE}
Error: No files or designs were specified. (UID-22)
0
write -f verilog -hierarchy -output ${RESULTS_DIR}/${DCRM_FINAL_VERILOG_OUTPUT_FILE}
Error: No files or designs were specified. (UID-22)
0
write_sdc -nosplit ${RESULTS_DIR}/${DCRM_FINAL_SDC_OUTPUT_FILE}
Error: Current design is not defined. (UID-4)
0
source find_regs.tcl
find_regs ${STRIP_PATH}
Error: Current design is not defined. (UID-4)
#################################################################################
# Generate Final Reports
#################################################################################
report_qor > ${REPORTS_DIR}/${DCRM_FINAL_QOR_REPORT}
report_timing -input_pins -capacitance -transition_time -nets -significant_digits 4 -nosplit -nworst 10 -max_paths 10 > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.timing.rpt
report_area -hierarchy -physical -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
report_area -hierarchy -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_AREA_REPORT}
report_power -nosplit -hier > ${REPORTS_DIR}/${DCRM_FINAL_POWER_REPORT}
report_clock_gating -nosplit > ${REPORTS_DIR}/${DCRM_FINAL_CLOCK_GATING_REPORT}
report_reference -nosplit -hierarchy > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.reference.rpt
report_resources -nosplit -hierarchy > ${REPORTS_DIR}/${DESIGN_NAME}.mapped.resources.rpt
exit

Thank you...
