// Seed: 114482493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  type_4(
      1, id_4, 1
  ); type_5(
      1, 1'b0, id_1
  );
  always @(posedge id_4) begin
    id_2 <= 1;
  end
endmodule
