

================================================================
== Vitis HLS Report for 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2'
================================================================
* Date:           Mon Jun 23 18:38:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    16387|  40.000 ns|  0.164 ms|    4|  16387|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_36_2  |        2|    16385|         3|          1|          1|  1 ~ 16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      29|    104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_100_p2         |         +|   0|  0|  23|          16|           1|
    |icmp_ln34_fu_94_p2         |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          34|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |in_img_data_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten_fu_58                  |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   36|         72|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_133           |   8|   0|    8|          0|
    |indvar_flatten_fu_58              |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  29|   0|   29|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|    8|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|    8|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   11|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                                       gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                                       gmem0|       pointer|
|in_img_data_din       |  out|    8|     ap_fifo|                                                 in_img_data|       pointer|
|in_img_data_full_n    |   in|    1|     ap_fifo|                                                 in_img_data|       pointer|
|in_img_data_write     |  out|    1|     ap_fifo|                                                 in_img_data|       pointer|
|bound                 |   in|   16|     ap_none|                                                       bound|        scalar|
|in_data               |   in|   64|     ap_none|                                                     in_data|        scalar|
+----------------------+-----+-----+------------+------------------------------------------------------------+--------------+

