Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L secureip --snapshot NunchuckTest_func_impl --prj Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.sim/sim_1/impl/func/NunchuckTest.prj xil_defaultlib.NunchuckTest xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-165] Analyzing Verilog file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.sim/sim_1/impl/func/NunchuckTest_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockGenerator
INFO: [VRFC 10-311] analyzing module FSMAddress
INFO: [VRFC 10-311] analyzing module FSMI2CTransitions
INFO: [VRFC 10-311] analyzing module FSMRead
INFO: [VRFC 10-311] analyzing module FSMWrite
INFO: [VRFC 10-311] analyzing module I2CController
INFO: [VRFC 10-311] analyzing module Nunchuck
INFO: [VRFC 10-311] analyzing module SCLGenerator
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/SCLGeneratorTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/I2CControllerTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMWriteTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMReadTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/FSMAddressTest.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sim_1/new/NunchuckTest.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.ClockGenerator
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.FSMAddress
Compiling module xil_defaultlib.FSMI2CTransitions
Compiling module xil_defaultlib.FSMRead
Compiling module xil_defaultlib.FSMWrite
Compiling module xil_defaultlib.SCLGenerator
Compiling module xil_defaultlib.I2CController
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Nunchuck
Compiling architecture behavioral of entity xil_defaultlib.nunchucktest
Built simulation snapshot NunchuckTest_func_impl
