# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"sim_time_synth.v" \
"../../../../../TP1.srcs/sources_1/new/alu.v" \
"../../../../../TP1.srcs/sim_1/new/sim.v" \

# Do not sort compile order
nosort
