![Build Status]([http](https://github.com/quesi-human/Monkey_house/new/main?filename=README.md))

This project is doing 32bit RISC_V programming that made verilog. It made by 3 part, verilog module file, verilog TestBench file, XDC(by xilinx).

If you want this project, you used to Xilinx Vivado. 

*Thanks to*
