// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GN_inference_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config14_s (
        ap_ready,
        p_read,
        ap_return
);


output   ap_ready;
input  [7:0] p_read;
output  [7:0] ap_return;

wire  signed [7:0] sext_ln1270_fu_36_p0;
wire  signed [7:0] p_shl_fu_40_p1;
wire  signed [10:0] sext_ln1270_fu_36_p1;
wire   [10:0] p_shl_fu_40_p3;
wire   [10:0] sub_ln1270_fu_48_p2;
wire   [7:0] trunc_ln_fu_54_p4;

assign ap_ready = 1'b1;

assign p_shl_fu_40_p3 = {{p_shl_fu_40_p1}, {3'd0}};

assign sext_ln1270_fu_36_p1 = sext_ln1270_fu_36_p0;

assign sub_ln1270_fu_48_p2 = ($signed(sext_ln1270_fu_36_p1) - $signed(p_shl_fu_40_p3));

assign trunc_ln_fu_54_p4 = {{sub_ln1270_fu_48_p2[10:3]}};

assign ap_return = (trunc_ln_fu_54_p4 + 8'd2);

assign p_shl_fu_40_p1 = p_read;

assign sext_ln1270_fu_36_p0 = p_read;

endmodule //GN_inference_dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config14_s
