-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    outp_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    outp_V_ce0 : OUT STD_LOGIC;
    outp_V_we0 : OUT STD_LOGIC;
    outp_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    outp_V_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    outp_V_1_ce0 : OUT STD_LOGIC;
    outp_V_1_we0 : OUT STD_LOGIC;
    outp_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    outp_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    outp_V_2_ce0 : OUT STD_LOGIC;
    outp_V_2_we0 : OUT STD_LOGIC;
    outp_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    outp_V_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    outp_V_3_ce0 : OUT STD_LOGIC;
    outp_V_3_we0 : OUT STD_LOGIC;
    outp_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of Bert_layer_Self_attention_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln49_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal trunc_ln49_fu_228_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln49_reg_294 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln51_fu_236_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln51_reg_298 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln51_2_fu_263_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal v26_fu_60 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln50_fu_242_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_v26_load : STD_LOGIC_VECTOR (3 downto 0);
    signal v25_fu_64 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln49_1_fu_184_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_v25_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten9_fu_68 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_1_fu_152_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_indvar_flatten9_load : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln50_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_fu_164_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_cast6_mid2_v_fu_192_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_210_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_202_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln51_fu_218_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln49_fu_176_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln51_fu_222_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln51_1_fu_232_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Bert_layer_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten9_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln49_fu_146_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten9_fu_68 <= add_ln49_1_fu_152_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten9_fu_68 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    v25_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln49_fu_146_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    v25_fu_64 <= select_ln49_1_fu_184_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    v25_fu_64 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    v26_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln49_fu_146_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    v26_fu_60 <= add_ln50_fu_242_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    v26_fu_60 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln49_fu_146_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln51_reg_298 <= add_ln51_fu_236_p2;
                trunc_ln49_reg_294 <= trunc_ln49_fu_228_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln49_1_fu_152_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten9_load) + unsigned(ap_const_lv8_1));
    add_ln49_fu_164_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_v25_load) + unsigned(ap_const_lv4_1));
    add_ln50_fu_242_p2 <= std_logic_vector(unsigned(select_ln49_fu_176_p3) + unsigned(ap_const_lv4_1));
    add_ln51_fu_236_p2 <= std_logic_vector(unsigned(sub_ln51_fu_222_p2) + unsigned(zext_ln51_1_fu_232_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln49_fu_146_p2)
    begin
        if (((icmp_ln49_fu_146_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten9_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten9_fu_68)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten9_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_indvar_flatten9_load <= indvar_flatten9_fu_68;
        end if; 
    end process;


    ap_sig_allocacmp_v25_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, v25_fu_64)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_v25_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_v25_load <= v25_fu_64;
        end if; 
    end process;


    ap_sig_allocacmp_v26_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, v26_fu_60, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_v26_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_v26_load <= v26_fu_60;
        end if; 
    end process;

    icmp_ln49_fu_146_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten9_load = ap_const_lv8_90) else "0";
    icmp_ln50_fu_170_p2 <= "1" when (ap_sig_allocacmp_v26_load = ap_const_lv4_C) else "0";
    outp_V_1_address0 <= zext_ln51_2_fu_263_p1(6 - 1 downto 0);

    outp_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_1_ce0 <= ap_const_logic_1;
        else 
            outp_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_1_d0 <= ap_const_lv24_0;

    outp_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln49_reg_294, ap_block_pp0_stage0_11001)
    begin
        if (((trunc_ln49_reg_294 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_1_we0 <= ap_const_logic_1;
        else 
            outp_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_2_address0 <= zext_ln51_2_fu_263_p1(6 - 1 downto 0);

    outp_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_2_ce0 <= ap_const_logic_1;
        else 
            outp_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_2_d0 <= ap_const_lv24_0;

    outp_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln49_reg_294, ap_block_pp0_stage0_11001)
    begin
        if (((trunc_ln49_reg_294 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_2_we0 <= ap_const_logic_1;
        else 
            outp_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_3_address0 <= zext_ln51_2_fu_263_p1(6 - 1 downto 0);

    outp_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_3_ce0 <= ap_const_logic_1;
        else 
            outp_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_3_d0 <= ap_const_lv24_0;

    outp_V_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln49_reg_294, ap_block_pp0_stage0_11001)
    begin
        if (((trunc_ln49_reg_294 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_3_we0 <= ap_const_logic_1;
        else 
            outp_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_address0 <= zext_ln51_2_fu_263_p1(6 - 1 downto 0);

    outp_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_ce0 <= ap_const_logic_1;
        else 
            outp_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outp_V_d0 <= ap_const_lv24_0;

    outp_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, trunc_ln49_reg_294, ap_block_pp0_stage0_11001)
    begin
        if (((trunc_ln49_reg_294 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outp_V_we0 <= ap_const_logic_1;
        else 
            outp_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast6_mid2_v_fu_192_p4 <= select_ln49_1_fu_184_p3(3 downto 2);
    select_ln49_1_fu_184_p3 <= 
        add_ln49_fu_164_p2 when (icmp_ln50_fu_170_p2(0) = '1') else 
        ap_sig_allocacmp_v25_load;
    select_ln49_fu_176_p3 <= 
        ap_const_lv4_0 when (icmp_ln50_fu_170_p2(0) = '1') else 
        ap_sig_allocacmp_v26_load;
    sub_ln51_fu_222_p2 <= std_logic_vector(unsigned(tmp_s_fu_202_p3) - unsigned(zext_ln51_fu_218_p1));
    tmp_27_fu_210_p3 <= (p_cast6_mid2_v_fu_192_p4 & ap_const_lv2_0);
    tmp_s_fu_202_p3 <= (p_cast6_mid2_v_fu_192_p4 & ap_const_lv4_0);
    trunc_ln49_fu_228_p1 <= select_ln49_1_fu_184_p3(2 - 1 downto 0);
    zext_ln51_1_fu_232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_fu_176_p3),6));
    zext_ln51_2_fu_263_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln51_reg_298),64));
    zext_ln51_fu_218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_210_p3),6));
end behav;
