Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: U:/Soroush/ProgramFiles/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9bbd6677f08e4fef96268d8432bcf4f2 --incr --debug typical --relax --mt 2 -L util_vector_logic_v2_0_1 -L xil_defaultlib -L xlconstant_v1_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BCDAWOC_tb_behav xil_defaultlib.BCDAWOC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.HA_util_vector_logic_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.HA_util_vector_logic_0_1
Compiling module xil_defaultlib.HA
Compiling module xil_defaultlib.FA_HA_0_0
Compiling module xil_defaultlib.FA_HA_0_1
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.FA_util_vector_logic_0_0
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.binadd4b_FA_0_0
Compiling module xil_defaultlib.binadd4b_FA_0_1
Compiling module xil_defaultlib.binadd4b_FA_0_2
Compiling module xil_defaultlib.binadd4b_FA_0_3
Compiling module xil_defaultlib.binadd4b
Compiling module xil_defaultlib.BCDAWOC_binadd4b_0_0
Compiling module xil_defaultlib.BCDAWOC_binadd4b_0_1
Compiling module xil_defaultlib.BCDAWOC_util_vector_logic_0_0
Compiling module xil_defaultlib.BCDAWOC_util_vector_logic_0_1
Compiling module xil_defaultlib.BCDAWOC_util_vector_logic_1_0
Compiling module xil_defaultlib.BCDAWOC_util_vector_logic_2_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.BCDAWOC_xlconstant_0_0
Compiling module xil_defaultlib.BCDAWOC
Compiling module xil_defaultlib.BCDAWOC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCDAWOC_tb_behav
