{
  "module_name": "qla_tmpl.h",
  "hash_id": "ef3b141795e011121c06e525f932876ae837060e249496300a57a9f018ed90bb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/qla2xxx/qla_tmpl.h",
  "human_readable_source": " \n \n\n#ifndef __QLA_DMP27_H__\n#define\t__QLA_DMP27_H__\n\n#define IOBASE_ADDR\toffsetof(struct device_reg_24xx, iobase_addr)\n\nstruct __packed qla27xx_fwdt_template {\n\t__le32 template_type;\n\t__le32 entry_offset;\n\t__le32 template_size;\n\tuint32_t count;\t\t \n\n\t__le32 entry_count;\n\tuint32_t template_version;\n\t__le32 capture_timestamp;\n\tuint32_t template_checksum;\n\n\tuint32_t reserved_2;\n\t__le32 driver_info[3];\n\n\tuint32_t saved_state[16];\n\n\tuint32_t reserved_3[8];\n\t__le32 firmware_version[5];\n};\n\n#define TEMPLATE_TYPE_FWDUMP\t\t99\n\n#define ENTRY_TYPE_NOP\t\t\t0\n#define ENTRY_TYPE_TMP_END\t\t255\n#define ENTRY_TYPE_RD_IOB_T1\t\t256\n#define ENTRY_TYPE_WR_IOB_T1\t\t257\n#define ENTRY_TYPE_RD_IOB_T2\t\t258\n#define ENTRY_TYPE_WR_IOB_T2\t\t259\n#define ENTRY_TYPE_RD_PCI\t\t260\n#define ENTRY_TYPE_WR_PCI\t\t261\n#define ENTRY_TYPE_RD_RAM\t\t262\n#define ENTRY_TYPE_GET_QUEUE\t\t263\n#define ENTRY_TYPE_GET_FCE\t\t264\n#define ENTRY_TYPE_PSE_RISC\t\t265\n#define ENTRY_TYPE_RST_RISC\t\t266\n#define ENTRY_TYPE_DIS_INTR\t\t267\n#define ENTRY_TYPE_GET_HBUF\t\t268\n#define ENTRY_TYPE_SCRATCH\t\t269\n#define ENTRY_TYPE_RDREMREG\t\t270\n#define ENTRY_TYPE_WRREMREG\t\t271\n#define ENTRY_TYPE_RDREMRAM\t\t272\n#define ENTRY_TYPE_PCICFG\t\t273\n#define ENTRY_TYPE_GET_SHADOW\t\t274\n#define ENTRY_TYPE_WRITE_BUF\t\t275\n#define ENTRY_TYPE_CONDITIONAL\t\t276\n#define ENTRY_TYPE_RDPEPREG\t\t277\n#define ENTRY_TYPE_WRPEPREG\t\t278\n\n#define CAPTURE_FLAG_PHYS_ONLY\t\tBIT_0\n#define CAPTURE_FLAG_PHYS_VIRT\t\tBIT_1\n\n#define DRIVER_FLAG_SKIP_ENTRY\t\tBIT_7\n\nstruct __packed qla27xx_fwdt_entry {\n\tstruct __packed {\n\t\t__le32 type;\n\t\t__le32 size;\n\t\tuint32_t reserved_1;\n\n\t\tuint8_t  capture_flags;\n\t\tuint8_t  reserved_2[2];\n\t\tuint8_t  driver_flags;\n\t} hdr;\n\tunion __packed {\n\t\tstruct __packed {\n\t\t} t0;\n\n\t\tstruct __packed {\n\t\t} t255;\n\n\t\tstruct __packed {\n\t\t\t__le32 base_addr;\n\t\t\tuint8_t  reg_width;\n\t\t\t__le16 reg_count;\n\t\t\tuint8_t  pci_offset;\n\t\t} t256;\n\n\t\tstruct __packed {\n\t\t\t__le32 base_addr;\n\t\t\t__le32 write_data;\n\t\t\tuint8_t  pci_offset;\n\t\t\tuint8_t  reserved[3];\n\t\t} t257;\n\n\t\tstruct __packed {\n\t\t\t__le32 base_addr;\n\t\t\tuint8_t  reg_width;\n\t\t\t__le16 reg_count;\n\t\t\tuint8_t  pci_offset;\n\t\t\tuint8_t  banksel_offset;\n\t\t\tuint8_t  reserved[3];\n\t\t\t__le32 bank;\n\t\t} t258;\n\n\t\tstruct __packed {\n\t\t\t__le32 base_addr;\n\t\t\t__le32 write_data;\n\t\t\tuint8_t  reserved[2];\n\t\t\tuint8_t  pci_offset;\n\t\t\tuint8_t  banksel_offset;\n\t\t\t__le32 bank;\n\t\t} t259;\n\n\t\tstruct __packed {\n\t\t\tuint8_t pci_offset;\n\t\t\tuint8_t reserved[3];\n\t\t} t260;\n\n\t\tstruct __packed {\n\t\t\tuint8_t pci_offset;\n\t\t\tuint8_t reserved[3];\n\t\t\t__le32 write_data;\n\t\t} t261;\n\n\t\tstruct __packed {\n\t\t\tuint8_t  ram_area;\n\t\t\tuint8_t  reserved[3];\n\t\t\t__le32 start_addr;\n\t\t\t__le32 end_addr;\n\t\t} t262;\n\n\t\tstruct __packed {\n\t\t\tuint32_t num_queues;\n\t\t\tuint8_t  queue_type;\n\t\t\tuint8_t  reserved[3];\n\t\t} t263;\n\n\t\tstruct __packed {\n\t\t\tuint32_t fce_trace_size;\n\t\t\tuint64_t write_pointer;\n\t\t\tuint64_t base_pointer;\n\t\t\tuint32_t fce_enable_mb0;\n\t\t\tuint32_t fce_enable_mb2;\n\t\t\tuint32_t fce_enable_mb3;\n\t\t\tuint32_t fce_enable_mb4;\n\t\t\tuint32_t fce_enable_mb5;\n\t\t\tuint32_t fce_enable_mb6;\n\t\t} t264;\n\n\t\tstruct __packed {\n\t\t} t265;\n\n\t\tstruct __packed {\n\t\t} t266;\n\n\t\tstruct __packed {\n\t\t\tuint8_t  pci_offset;\n\t\t\tuint8_t  reserved[3];\n\t\t\t__le32 data;\n\t\t} t267;\n\n\t\tstruct __packed {\n\t\t\tuint8_t  buf_type;\n\t\t\tuint8_t  reserved[3];\n\t\t\tuint32_t buf_size;\n\t\t\tuint64_t start_addr;\n\t\t} t268;\n\n\t\tstruct __packed {\n\t\t\tuint32_t scratch_size;\n\t\t} t269;\n\n\t\tstruct __packed {\n\t\t\t__le32 addr;\n\t\t\t__le32 count;\n\t\t} t270;\n\n\t\tstruct __packed {\n\t\t\t__le32 addr;\n\t\t\t__le32 data;\n\t\t} t271;\n\n\t\tstruct __packed {\n\t\t\t__le32 addr;\n\t\t\t__le32 count;\n\t\t} t272;\n\n\t\tstruct __packed {\n\t\t\t__le32 addr;\n\t\t\t__le32 count;\n\t\t} t273;\n\n\t\tstruct __packed {\n\t\t\tuint32_t num_queues;\n\t\t\tuint8_t  queue_type;\n\t\t\tuint8_t  reserved[3];\n\t\t} t274;\n\n\t\tstruct __packed {\n\t\t\t__le32 length;\n\t\t\tuint8_t  buffer[];\n\t\t} t275;\n\n\t\tstruct __packed {\n\t\t\t__le32 cond1;\n\t\t\t__le32 cond2;\n\t\t} t276;\n\n\t\tstruct __packed {\n\t\t\t__le32 cmd_addr;\n\t\t\t__le32 wr_cmd_data;\n\t\t\t__le32 data_addr;\n\t\t} t277;\n\n\t\tstruct __packed {\n\t\t\t__le32 cmd_addr;\n\t\t\t__le32 wr_cmd_data;\n\t\t\t__le32 data_addr;\n\t\t\t__le32 wr_data;\n\t\t} t278;\n\t};\n};\n\n#define T262_RAM_AREA_CRITICAL_RAM\t1\n#define T262_RAM_AREA_EXTERNAL_RAM\t2\n#define T262_RAM_AREA_SHARED_RAM\t3\n#define T262_RAM_AREA_DDR_RAM\t\t4\n#define T262_RAM_AREA_MISC\t\t5\n\n#define T263_QUEUE_TYPE_REQ\t\t1\n#define T263_QUEUE_TYPE_RSP\t\t2\n#define T263_QUEUE_TYPE_ATIO\t\t3\n\n#define T268_BUF_TYPE_EXTD_TRACE\t1\n#define T268_BUF_TYPE_EXCH_BUFOFF\t2\n#define T268_BUF_TYPE_EXTD_LOGIN\t3\n#define T268_BUF_TYPE_REQ_MIRROR\t4\n#define T268_BUF_TYPE_RSP_MIRROR\t5\n\n#define T274_QUEUE_TYPE_REQ_SHAD\t1\n#define T274_QUEUE_TYPE_RSP_SHAD\t2\n#define T274_QUEUE_TYPE_ATIO_SHAD\t3\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}