-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Thu Jul 23 14:20:00 2020
-- Host        : LAPTOP-URFJDTFC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               d:/zyhwork/Lab_9/Lab_9.srcs/sources_1/ip/clk_division_0/clk_division_0_stub.vhdl
-- Design      : clk_division_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity clk_division_0 is
  Port ( 
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_clk_mode : in STD_LOGIC_VECTOR ( 30 downto 0 );
    o_clk_out : out STD_LOGIC
  );

end clk_division_0;

architecture stub of clk_division_0 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "i_clk,i_rst,i_clk_mode[30:0],o_clk_out";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "clk_division,Vivado 2018.3";
begin
end;
