{"vcs1":{"timestamp_begin":1727083681.897695760, "rt":1.79, "ut":0.91, "st":0.30}}
{"vcselab":{"timestamp_begin":1727083683.821055881, "rt":1.38, "ut":0.48, "st":0.18}}
{"link":{"timestamp_begin":1727083685.299849427, "rt":0.51, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727083681.005241885}
{"VCS_COMP_START_TIME": 1727083681.005241885}
{"VCS_COMP_END_TIME": 1727083687.591819028}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+prog0 +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 353816}}
{"vcselab": {"peak_mem": 225892}}
