*********************************************************************************
Commit: ab4b2f27ab2b6a16fbfe5d41f21ee36ec9d8af8d 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSilicon/Smbus: [pch SMBus] Change BIOS code and customer documentation for Inclusive Language support
  
  Changes:  Master/Slave must be replaced with Host/Device
  
  Hsd-es-id: 22012511092
  Change-Id: I0893421085380af16453efcb47f3d11d0f552ae6
  Original commit hash: a75325ec41cc06dd2488af74ed6d51cdb41d3f8f
  
  ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusArp.c
  ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.h
  ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusEntry.c
  ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/SmbusCommonLib.h
  ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Register/SmbusRegs.h
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/BaseSmbusLib/BaseSmbusLib.c
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiDxeSmmSmbusCommonLib/SmbusExec.c
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusArp.c
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
  ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusArpDisabled.c
  ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusEntry.c
  ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.h
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsSmbus.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 40ac55826463e7efec41e4545ead6ed529e564dc 
*********************************************************************************

[CPU]

  Revert "[PSS][C1S] BIOS WA removal of AVX3 Disable for PSS platforms"
  
  This reverts commit 782cb5da302e6f540d9333519fa2de416a42ab41.
  
  Hsd-es-id: 22012784485
  Change-Id: I74c660dd569399ac52ebabbed1f429d64e4f4270
  Original commit hash: 826a0f71069a93eefdf8e5c16ccfb24958171fae
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ce8408f0dde69966755f166430ea5424876a76c8 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg:DMI: BIOS to program AECR2G3 bit8 to 1 when PCH sku is having Gen3 x4 DMI
  
  This change applies WA to limit number of DLLPs request lines to 1 DLLP per clock on TX.
  
  Hsd-es-id: 18015488718
  Change-Id: I9de1bfe95ecd2affbdb9d9f6c9c34b3fa45062d2
  Original commit hash: ccf1e967a2592b600d00c07e2395dd9ebf167a74
  
  ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 99bc228f8741e70f417f238ea6d5286a1bfb2f98 
*********************************************************************************

[SiliconPkg]

  MRC OverClock: Work around incorrect CAS Latency mask
  
  [Title]
  Work around incorrect CAS Latency mask
  
  [Issue/Feature Description]
  Some XMP memory reports weird CAS Latency mask.
  Lower tCL can pass, but bigger tCL can't.
  
  [Resolution]
  Work around it.
  
  [Impacted Platform]
  ADL-S.
  
  Hsd-es-id: 1508971349
  Change-Id: I25bc663bfea09b180a6bc5885a161bf5b133c0e0
  Original commit hash: 6aba7428bfec8ae1d46160fb7cde9444a95102aa
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around

*********************************************************************************
Commit: 565069da75dea0ca978e84dd4007420d4ad093d5 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/PeiVtdInitLib: BIOS needs to program vtden in CPU PSF registers
  
  Vtden bit will force all upstream transaction to go to IOMMU so will no bypass
  vtd logic. This has been necessary since PSF 2.0.
  
  Changes:
  1. Implement function CpuPsfEnableVtd which programs vtden bit for CPU PSFs
  (programming doesn't take place in the Simics environment).
  2. CpuPsfEnableVtd is called in VtdInit if VT-d is supported and enabled.
  
  Hsd-es-id: 18014799750
  Change-Id: I6e76761bb7fd6a3bc87461e1a54f1b7daccf6d77
  Original commit hash: 33f950a835e5fa31cfba6005d7b59c337b7a98f6
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuSbInfo.h
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPsfRegs.h
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.inf
  ClientOneSiliconPkg/IncludePrivate/Library/PeiCpuPsfInitFruLib.h
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: dca15f9c5d9adcf407c25842617c328b56a3016e 
*********************************************************************************

[SiliconPkg]

  [ADL-S RVP] External BIOS v2081 once any PCIe device attached at PEG port, CPU is limited at PC3, but internal BIOS v2081 is good to PC10
  
  Hsd-es-id: 16013036272
  Change-Id: I05da392eed7cedffe478b9dd63963fb4cb59f7ec
  Original commit hash: ac39fe917e948ac53060485404b0be98d8e37381
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d5bfec177dabd178d1ea4ef7fd18607a8a877ad7 
*********************************************************************************

[BoardPkg]

  Revert "[ADLP] Temporary WA for LP5 to put DDR Frequency to 3200Mhz"
  
  This reverts commit e8352c282c70432e67399d16b5bb0ff6b9e209ed.
  
  Reverting this WA as uCode Patch 0x16 available.
  
  Hsd-es-id: N/A
  Change-Id: I676ad1405f91d8d6031f791a1d04ed46c60c217a
  Original commit hash: 08980b894bc555179225ced410bde2e128b4ab61
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f216d33439a23000e00e8652927c29b249781cc8 
*********************************************************************************

[BoardPkg], [ASL]

  ADL-S Sku8: Support onboard foxville I225 RTD3
  
  Ported from rocketlake_permanent Commit
  0511d2ae5c5998f7b740c8adedc8b10c70d2d2a6
  
  Hsd-es-id: 16012832867
  Change-Id: I66d0b7c6f142d25e3496697a550c75f1873f784c
  Original commit hash: 8e8116146d82dff8108c1d2b2293c695bfb4e8c4
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 7fa200a78885a88ba3472e8a1b68c0b9c07b6741 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg:PCIe: Clear DCTL2.AEB as a workaround
  
  Douglas PCIe controller need to program AtomicOP Egress Blocking to 0,
  regardless of upstream direction support, due to bug 1508865536.
  
  Hsd-es-id: 1508899593
  Change-Id: I84c80cf1ecd77b2ebb941ce9b833a75b75ad625f
  Original commit hash: 293dec339c7113354b422cd8d0121d15dea53df2
  
  ClientOneSiliconPkg/Include/PcieRegs.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 151fb2b9a2b25c29c24e25fbada342f52ea77066 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Vtd: Updated VT-d enabling flow
  
  Background:
  BIOS stucks after enabling pre-boot DMA protection with DE/IPU IOMMUs fused off.
  
  Change:
  For IGD and IPU IOMMUs BIOS must verify if there are not fused off. If there are
  fused off, then BIOS must clean their VT-d BAR values from MCHBAR.
  
  Hsd-es-id: 18015408304
  Change-Id: Iea66f19591f1280cb5ca53e3b861adbb5e08c11f
  Original commit hash: 2e9e36d1ca3f337cb6e14705b6bf2c57757ae36c
  
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 59b655caa8cd279525ed9db21bbc7a2909100d36 
*********************************************************************************

[PlatformPkg]

  OverClocking : [ADLP] Limit overclocking support on ADL-P to CPU and Graphics.
  
  ADL-P BIOS to support above OC features accordingly.
  Memory and BCLK overclocking are resource intensive efforts. With availability of S-BGA
  Overclocking scope of P SKU can be reduced.
  
  Hsd-es-id: 16012910704
  Change-Id: I582669e9cabf1c7ee07983717e527b11c881a175
  Original commit hash: 7d2a954942d61353ac7a3bfbbc147aaae3428ec1
  
  AlderLakePlatSamplePkg/Include/OemSetup.h
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
  AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
  AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 967efea190ec1458adc1b837488868acc2a765b0 
*********************************************************************************

[SiliconPkg]

  [ise][1508973836][RPL][Add RPL CPUIDs in MRC]
  
  Changes:
  1. Add csRplA0 and csRplDtHaloLast in MrcCpuStepping.
  2. Add RPL A0 support in function MrcSetCpuInformation.
  
  [
  Hsd-es-id: 1508973836
  Change-Id: I15ba56a41426082e21bd079f0b6811b003e51107
  Original commit hash: 88fce17f3b20fa83dbc8ac9602ce016033fd062b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: a7f5024c409749b8822920d59aac05f6ac1179cd 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/Fru/Ebg EBG IO Expander - PSF code update - Support VTd
  
  - PSF API change to call FRU from IIO instead directly to FRU IP block
  This allow override call to IP in FRU
  - Moved and corrected file name for IOE library
  - Added IOE internal config structure to allow pass params from ServerSiliconPkg
  - Implemented IOE caller for enabling VTd
  
  Hsd-es-id: 22011889659
  Change-Id: I141fa74268e495b870c06f1d314337fce1819930
  Original commit hash: a07d4b6995f01bb04c8b8d40774301484d535539
  
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlS.c
  ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e6422ad3a498d93167c8ec493c14679619dd0c82 
*********************************************************************************

[BoardPkg]

  Client: Add SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.inf in CoreDxeInclude.dsc
  
  In MinPlatform, Tcg2Smm.inf is added to CoreSecurityLateInclude.fdf, so
  Tcg2Smm.inf should be added to corresponding dsc files.
  
  Hsd-es-id: N/A
  Change-Id: Iba8c5bc5a3b7ae7243d0ca5dcd74784c509d8274
  Original commit hash: 1513b1a981e7ffd56669f7a77fc9cf9526654409
  
  AlderLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 6154200011741b10363942beeb7e3bc47fc7c1c5 
*********************************************************************************

[SiliconPkg]

  [ise][ADL-S | DDR4 DDR5][Add support for C0 stepping]
  
  Add support for ADL-S C0 stepping.
  Registers are same as Q0 stepping, with very minor updates.
  Additional changes:
  - DqsDccWaQ0: This is need for G0 and Q0 only
  - MiniBios: Add C0 ucode patch 0x82000001
  
  Hsd-es-id: 22012702996
  Change-Id: Ieec61075534ebe971560f75149e883ac8b168c72
  Original commit hash: 2bdf06098a5bfe5526efe9692521c8765de7dc17
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl2xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl8xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl9xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl0xxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/Pci000Adl.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 30f257a9be540b40a3d4d2223eb4969d93839061 
*********************************************************************************

[SiliconPkg]

  [ise][1308557118][ADL-S][C0][DDR5][SAGV] Disable WA: MRS FSM send ACT instead of NOP
  
  Issue:
  Remove MRS FSM send ACT instead of NOP bug WA for C0/G0/Q0 and later.
  W/A is needed on A0/B0/J0.
  
  Solution:
  Keep TC_RFP.HPRefOnMRS at default value ('1).
  
  [
  Hsd-es-id: 1308557118
  Change-Id: Iec5ef8acdbc544c9689833cd5b05587b92b92b8d
  Original commit hash: 090362884ee41af1b0594748bb28f678211c34b7
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 4d89d3bb3eac680a1e0e3f89f6f5f68922225a99 
*********************************************************************************

[SiliconPkg]

  C1S/PMC: Remove workaround for vGPIO BAR implementation in Simics model
  
  We had missing Virtual GPIO implementation in Simics BlackBox model.
  This results some workarounds in BIOS to allow platform to be bootable.
  This change removes workaround for vGPIO BAR reading.
  
  Hsd-es-id: 18015544624
  Change-Id: I8c9305bc92ce09573d193622c8e07c0e877103a9
  Original commit hash: a34c08eeeea4e4866ce5db2bf71e5967c25d42b7
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 57ea42d12cfc3208271c9e03927ae18ddcfaa140 
*********************************************************************************

[BoardPkg]

  [ADL-N] Skipping ADLN specific code in External source
  
  Few of the ADLN specific code is exposed to external source.
  skipping the changes by adding InternalOnly tag
  
  Hsd-es-id: N/A
  Change-Id: I55bc243b4106f527f2405613a72790c9050c3894
  Original commit hash: 7d23e6cd71413e42a01b44185a93216eec6dcaa6
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakeFspPkg/BuildFv.cmd
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0ea122c4dd1058c488029842da2038c7d843e2a0 
*********************************************************************************

[PlatformPkg]

  [ADL] Security - FirmwareManagementProtocol test fail with Self Certification tool
  
  [Description]
  1. Change FmpDeviceGetSize () and FmpDeviceGetImage ()
  as EFI_UNSUPPORTED in FmpDeviceLibBios and FmpDeviceLibEc
  to prevent SCT test fail.
  2. Update the copyright year to 2021.
  
  Hsd-es-id: 22012125324
  Change-Id: I2ed65de070847d11f3e3c3e4607749b07d55aae6
  Original commit hash: 01ea7cfb6fa67e1f3390c93c872eebf1bd364554
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLibEc.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 391beec73694ce4ee2a8f54bf777d0b3fa725fe2 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [CPU], [PCH]

  SyncScript: Revert override commits.
  
  Mon Apr 5 23:13:56 2021 -0700
  Original commit hash: 4ea171155535a266746569beb2d7dc5cb7b884da
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
  AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
  AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
  AlderLakeBoardPkg/bld.bat
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
  AlderLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
  AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
  AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
  AlderLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
  AlderLakePlatSamplePkg/Include/OemSetup.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
  AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 20 suspect commits for review 

Warnings Found:
  Commit: ab4b2f2    --Commit Message Contains Key Word: internal
  Commit: 40ac558    --Commit Message Contains Key Word: revert
  Commit: ce8408f    --Commit Message Contains Key Word: sku
  Commit: 99bc228    --Commit Message Contains Key Word: work around
  Commit: 565069d    --Commit Message Contains Key Word: bypass
  Commit: 565069d    --Commit Message Contains Oem: NEC
  Commit: dca15f9    --Commit Message Contains Key Word: internal
  Commit: d5bfec1    --Commit Message Contains Key Word: revert
  Commit: f216d33    --Commit Message Contains Key Word: sku
  Commit: 7fa200a    --Commit Message Contains Key Word: Workaround
  Commit: 151fb2b    --Commit Message Contains Key Word: fuse
  Commit: 59b655c    --Commit Message Contains Key Word: sku
  Commit: 967efea    --Commit Message Contains Key Word: stepping
  Commit: a7f5024    --Commit Message Contains Key Word: internal
  Commit: e6422ad    --Commit Message Contains Key Word: security
  Commit: 6154200    --Commit Message Contains Key Word: step
  Commit: 6154200    --Commit Message Contains Key Word: stepping
  Commit: 30f257a    --Commit Message Contains Oem: HP
  Commit: 4d89d3b    --Commit Message Contains Key Word: Workaround
  Commit: 57ea42d    --Commit Message Contains Key Word: internal
  Commit: 0ea122c    --Commit Message Contains Key Word: security
  Commit: 391beec    --Commit Message Contains Key Word: revert
