<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>CoreMark® Report - PQR5 v1.0.1</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            margin: 40px;
            background-color: #f9f9f9;
            color: #333;
        }
        h1 {
            color: #004080;
        }
        .section {
            background: #ffffff;
            border-radius: 8px;
            padding: 20px;
            margin-bottom: 30px;
            box-shadow: 0 2px 5px rgba(0,0,0,0.1);
        }
        table {
            width: 75%;
            border-collapse: collapse;
            margin-top: 10px;
        }
        th, td {
            padding: 10px 15px;
            border: 1px solid #ccc;
            text-align: left;
        }
        th {
            background-color: #e6f0ff;
        }
        img {
            max-width: 100%;
            border: 1px solid #ccc;
            margin-top: 15px;
        }
        code {
            background: #eef;
            padding: 2px 4px;
            border-radius: 3px;
        }
        a {
            color: #0040aa;
            text-decoration: none;
        }
        a:hover {
            text-decoration: underline;
        }
    </style>
</head>
<body>

    <h1>CoreMark® Benchmark Report</h1>

    <div class="section">
        <h2>Platform Overview</h2>
        <table>
            <tr><th>Processor</th><td>Pequeno RISC-V (PQR5), <a href="https://github.com/iammituraj/pequeno_riscv/tree/main" target="_blank""><code>pqr5 v1.1_beta</code></a></td></tr>
            <tr><th>Pipeline</th><td>5-stage, inorder, single-issue</td></tr>            
            <tr><th>ISA</th><td>RV32I (no extensions)</td></tr>
            <tr><th>Target</th><td>FPGA, <code>CMOD A7-35T Board, Artix-7, xc7a35tcpg236-1</code></td></tr>
            <tr><th>Core clock speed</th><td>12 MHz</td></tr>
            <tr><th>Compiler</th><td>riscv64-unknown-elf-gcc (GCC 14.2.0)</td></tr>
            <tr><th>Compiler flags</th><td><code>-O3 -march=rv32i -mabi=ilp32 -ffreestanding -fno-builtin -fno-stack-protector -static -nostartfiles</code></td></tr>
            <tr><th>Baremetal/OS</th><td>Baremetal</td></tr>
            <tr><th>Memory</th><td>FPGA BRAMs for Instruction & Data, no cache</td></tr>
        </table>
    </div>

    <div class="section">
        <h2>Linker Memory Layout</h2>
        <table style="width: 24%;">
            <tr><th>Instruction RAM size</th><td>32 kB</td></tr>
            <tr><th>Data RAM size</th><td>8 kB</td></tr>
        </table>
        <table>
            <br><b>IRAM</b>            
            <tr><th>.TEXT&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp</th><td>0x00000000--0x80005894&nbsp;&nbsp;&nbsp;&nbsp</td><td>22676 Bytes</td></tr>
        </table>
        <table>
            <br><b>DRAM</b>            
            <tr><th>.RODATA</th><td>0x80000000--0x80000794</td><td>1940 Bytes</td></tr>
            <tr><th>.DATA</th><td>0x80000794--0x800007B8</td><td>36 Bytes</td></tr>
            <tr><th>.BSS</th><td>0x800007B8--0x000007C0</td><td>8 Bytes</td></tr>
            <tr><th>Stack</th><td>0x800007C0--0x80002000</td><td>6208 Bytes</td></tr>
        </table>
    </div>

    <div class="section">
        <h2>CoreMark® Performance Metrics</h2>
        <table>
            <tr><th>CoreMark iterations</th><td>400</td></tr>
            <tr><th>Execution time</th><td>44 seconds</td></tr>
            <tr><th>Iterations per second</th><td>9</td></tr>
            <tr><th>CoreMark score</th><td>0.75 CoreMark/MHz</td></tr>
        </table>
        <p style="font-size: small; color: #666;">Report date: <code>May 15 2025</code></p>
    </div>

    <div class="section">
        <h2>CoreMark® Results on Board</h2>
        <!-- Replace with actual path or image name -->
        <img src="coremark_run.png" alt="Pequeno CoreMark" width="50%">
        <p style="font-size: small; color: #666;">Report date: <code>May 15 2025</code></p>
        <p style="font-size: small; color: #666;">Image path : <code>coremark_run.png</code></p>
    </div>

    <div class="section">
        <h2>Useful URLs</h2>
        <ul>
            <li>How to build & run CoreMark® ? - <a href="../build_notes.txt" target="_blank""><code>../build_notes.txt</code></a></li>
            <li>For details on EEMBC CoreMark® - <a href="https://www.eembc.org/coremark/" target="_blank">Visit the website</a></li>
        </ul>
    </div>

</body>
</html>
