{'out': {'CDeps': [[], [], [], []],
         'CLines': [[], [], [], []],
         'Clocked': False,
         'DDeps': [['sel', 'a'],
                   ['sel', 'a'],
                   ['sel', 'a'],
                   ['sel', 'a'],
                   ['sel', 'a']],
         'DLines': ['8:D', '9:D', '10:D', '11:D', '12:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb56d156910>,
                         <pyverilog.vparser.ast.Assign object at 0x7fb56d1a3210>,
                         <pyverilog.vparser.ast.Assign object at 0x7fb56d1b1450>,
                         <pyverilog.vparser.ast.Assign object at 0x7fb56d1a6e90>,
                         <pyverilog.vparser.ast.Assign object at 0x7fb56d1a6290>]}}
