INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SignExtender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Mux2to1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder32bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Adder4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/HalfAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/F - ECE 4612/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SignExtender_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtender_tb
