Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan 19 17:26:45 2023
| Host         : fpga-Standard-PC-Q35-ICH9-2009 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             106 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | debouncer_inst/button_filtered_flag       |                                              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | debouncer_inst/v_changed14_out            | debouncer_inst/v_changed16_out               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_wariant_inst/ready_flag_reg[0]     | change_wariant_inst/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_wariant_inst/ready_flag_reg[1]     | change_wariant_inst/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_wariant_inst/ready_flag_reg[2]     | change_wariant_inst/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_wariant_inst/ready_flag_reg[3]     | change_wariant_inst/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_wariant_inst/ready_flag_reg[4]     | change_wariant_inst/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_wariant_inst/ready_flag_reg[5]     | change_wariant_inst/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_wariant_inst/ready_flag_reg[7]     | change_wariant_inst/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | change_wariant_inst/ready_flag_reg[6]     | change_wariant_inst/SR[0]                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | debouncer_inst/a                          |                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | change_wariant_inst/E[0]                  | change_wariant_inst/wariant_changed_reg_0[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                           |                                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                                           | debouncer_inst/a                             |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG | p_3_in                                    | v_controller_inst/SR[0]                      |               12 |             31 |         2.58 |
|  clk_IBUF_BUFG | change_wariant_inst/power_flag_reg_inv[0] | change_wariant_inst/wariant_changed_reg_0[0] |               21 |             62 |         2.95 |
+----------------+-------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


