// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/25/2025 17:36:31"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module data_path (
	clk,
	mclk,
	wen,
	en,
	clr_A,
	ld_A,
	clr_B,
	ld_B,
	clr_C,
	ld_C,
	clr_Z,
	ld_Z,
	clr_PC,
	ld_PC,
	clr_IR,
	ld_IR,
	inc_PC,
	data_mux,
	im_mux2,
	im_mux1,
	a_mux,
	b_mux,
	reg_mux,
	alu_op,
	out_A,
	out_B,
	out_C,
	out_Z,
	out_PC,
	out_IR,
	addr_out,
	mem_out,
	mem_in,
	mem_addr,
	data_in);
input 	clk;
input 	mclk;
input 	wen;
input 	en;
input 	clr_A;
input 	ld_A;
input 	clr_B;
input 	ld_B;
input 	clr_C;
input 	ld_C;
input 	clr_Z;
input 	ld_Z;
input 	clr_PC;
input 	ld_PC;
input 	clr_IR;
input 	ld_IR;
input 	inc_PC;
input 	[1:0] data_mux;
input 	[1:0] im_mux2;
input 	im_mux1;
input 	a_mux;
input 	b_mux;
input 	reg_mux;
input 	[2:0] alu_op;
output 	[31:0] out_A;
output 	[31:0] out_B;
output 	out_C;
output 	out_Z;
output 	[31:0] out_PC;
output 	[31:0] out_IR;
output 	[31:0] addr_out;
output 	[31:0] mem_out;
output 	[31:0] mem_in;
output 	[7:0] mem_addr;
input 	[31:0] data_in;

// Design Ports Information
// clr_C	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ld_C	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr_Z	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ld_Z	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[1]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[3]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[5]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[6]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[8]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[9]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[10]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[11]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[12]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[13]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[14]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[15]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[16]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[17]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[18]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[19]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[20]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[21]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[22]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[23]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[24]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[25]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[26]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[27]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[28]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[29]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[30]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_A[31]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[0]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[4]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[5]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[6]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[7]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[8]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[9]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[10]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[11]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[12]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[13]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[14]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[15]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[16]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[17]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[18]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[19]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[20]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[21]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[22]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[23]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[24]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[25]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[26]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[27]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[28]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[29]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[30]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_B[31]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_C	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_Z	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[1]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[2]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[4]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[5]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[6]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[7]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[8]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[9]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[10]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[11]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[12]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[13]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[14]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[15]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[16]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[17]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[18]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[19]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[20]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[21]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[22]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[23]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[24]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[25]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[26]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[27]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[28]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[29]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[30]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_PC[31]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[3]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[4]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[6]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[8]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[9]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[10]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[11]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[12]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[13]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[14]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[15]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[16]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[17]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[18]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[19]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[20]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[21]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[22]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[23]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[24]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[25]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[26]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[27]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[28]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[29]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[30]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_IR[31]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[0]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[2]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[3]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[4]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[5]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[6]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[7]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[8]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[9]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[10]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[11]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[12]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[13]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[15]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[16]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[17]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[18]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[19]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[20]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[21]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[22]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[23]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[24]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[25]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[26]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[27]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[28]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[29]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[30]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_out[31]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[1]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[2]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[5]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[8]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[9]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[10]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[11]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[12]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[13]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[14]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[15]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[16]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[17]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[18]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[19]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[20]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[21]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[22]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[23]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[24]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[25]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[26]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[27]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[28]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[29]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[30]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out[31]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[0]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[4]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[6]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[7]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[8]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[9]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[10]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[11]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[12]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[13]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[14]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[15]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[16]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[17]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[18]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[19]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[20]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[21]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[22]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[23]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[24]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[25]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[26]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[27]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[28]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[29]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[30]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_in[31]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[4]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[5]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[6]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[7]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op[0]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op[1]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// im_mux1	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_mux	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a_mux	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr_A	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ld_A	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b_mux	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr_B	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ld_B	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// im_mux2[0]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// im_mux2[1]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr_IR	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ld_IR	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr_PC	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inc_PC	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ld_PC	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wen	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mclk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_mux[1]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_mux[0]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[8]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[9]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[10]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[11]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[13]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[14]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[15]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[16]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[17]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[18]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[19]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[20]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[21]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[22]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[23]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[24]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[25]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[26]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[27]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[28]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[29]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[30]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[31]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DataPath_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \clr_C~input_o ;
wire \ld_C~input_o ;
wire \clr_Z~input_o ;
wire \ld_Z~input_o ;
wire \out_A[0]~output_o ;
wire \out_A[1]~output_o ;
wire \out_A[2]~output_o ;
wire \out_A[3]~output_o ;
wire \out_A[4]~output_o ;
wire \out_A[5]~output_o ;
wire \out_A[6]~output_o ;
wire \out_A[7]~output_o ;
wire \out_A[8]~output_o ;
wire \out_A[9]~output_o ;
wire \out_A[10]~output_o ;
wire \out_A[11]~output_o ;
wire \out_A[12]~output_o ;
wire \out_A[13]~output_o ;
wire \out_A[14]~output_o ;
wire \out_A[15]~output_o ;
wire \out_A[16]~output_o ;
wire \out_A[17]~output_o ;
wire \out_A[18]~output_o ;
wire \out_A[19]~output_o ;
wire \out_A[20]~output_o ;
wire \out_A[21]~output_o ;
wire \out_A[22]~output_o ;
wire \out_A[23]~output_o ;
wire \out_A[24]~output_o ;
wire \out_A[25]~output_o ;
wire \out_A[26]~output_o ;
wire \out_A[27]~output_o ;
wire \out_A[28]~output_o ;
wire \out_A[29]~output_o ;
wire \out_A[30]~output_o ;
wire \out_A[31]~output_o ;
wire \out_B[0]~output_o ;
wire \out_B[1]~output_o ;
wire \out_B[2]~output_o ;
wire \out_B[3]~output_o ;
wire \out_B[4]~output_o ;
wire \out_B[5]~output_o ;
wire \out_B[6]~output_o ;
wire \out_B[7]~output_o ;
wire \out_B[8]~output_o ;
wire \out_B[9]~output_o ;
wire \out_B[10]~output_o ;
wire \out_B[11]~output_o ;
wire \out_B[12]~output_o ;
wire \out_B[13]~output_o ;
wire \out_B[14]~output_o ;
wire \out_B[15]~output_o ;
wire \out_B[16]~output_o ;
wire \out_B[17]~output_o ;
wire \out_B[18]~output_o ;
wire \out_B[19]~output_o ;
wire \out_B[20]~output_o ;
wire \out_B[21]~output_o ;
wire \out_B[22]~output_o ;
wire \out_B[23]~output_o ;
wire \out_B[24]~output_o ;
wire \out_B[25]~output_o ;
wire \out_B[26]~output_o ;
wire \out_B[27]~output_o ;
wire \out_B[28]~output_o ;
wire \out_B[29]~output_o ;
wire \out_B[30]~output_o ;
wire \out_B[31]~output_o ;
wire \out_C~output_o ;
wire \out_Z~output_o ;
wire \out_PC[0]~output_o ;
wire \out_PC[1]~output_o ;
wire \out_PC[2]~output_o ;
wire \out_PC[3]~output_o ;
wire \out_PC[4]~output_o ;
wire \out_PC[5]~output_o ;
wire \out_PC[6]~output_o ;
wire \out_PC[7]~output_o ;
wire \out_PC[8]~output_o ;
wire \out_PC[9]~output_o ;
wire \out_PC[10]~output_o ;
wire \out_PC[11]~output_o ;
wire \out_PC[12]~output_o ;
wire \out_PC[13]~output_o ;
wire \out_PC[14]~output_o ;
wire \out_PC[15]~output_o ;
wire \out_PC[16]~output_o ;
wire \out_PC[17]~output_o ;
wire \out_PC[18]~output_o ;
wire \out_PC[19]~output_o ;
wire \out_PC[20]~output_o ;
wire \out_PC[21]~output_o ;
wire \out_PC[22]~output_o ;
wire \out_PC[23]~output_o ;
wire \out_PC[24]~output_o ;
wire \out_PC[25]~output_o ;
wire \out_PC[26]~output_o ;
wire \out_PC[27]~output_o ;
wire \out_PC[28]~output_o ;
wire \out_PC[29]~output_o ;
wire \out_PC[30]~output_o ;
wire \out_PC[31]~output_o ;
wire \out_IR[0]~output_o ;
wire \out_IR[1]~output_o ;
wire \out_IR[2]~output_o ;
wire \out_IR[3]~output_o ;
wire \out_IR[4]~output_o ;
wire \out_IR[5]~output_o ;
wire \out_IR[6]~output_o ;
wire \out_IR[7]~output_o ;
wire \out_IR[8]~output_o ;
wire \out_IR[9]~output_o ;
wire \out_IR[10]~output_o ;
wire \out_IR[11]~output_o ;
wire \out_IR[12]~output_o ;
wire \out_IR[13]~output_o ;
wire \out_IR[14]~output_o ;
wire \out_IR[15]~output_o ;
wire \out_IR[16]~output_o ;
wire \out_IR[17]~output_o ;
wire \out_IR[18]~output_o ;
wire \out_IR[19]~output_o ;
wire \out_IR[20]~output_o ;
wire \out_IR[21]~output_o ;
wire \out_IR[22]~output_o ;
wire \out_IR[23]~output_o ;
wire \out_IR[24]~output_o ;
wire \out_IR[25]~output_o ;
wire \out_IR[26]~output_o ;
wire \out_IR[27]~output_o ;
wire \out_IR[28]~output_o ;
wire \out_IR[29]~output_o ;
wire \out_IR[30]~output_o ;
wire \out_IR[31]~output_o ;
wire \addr_out[0]~output_o ;
wire \addr_out[1]~output_o ;
wire \addr_out[2]~output_o ;
wire \addr_out[3]~output_o ;
wire \addr_out[4]~output_o ;
wire \addr_out[5]~output_o ;
wire \addr_out[6]~output_o ;
wire \addr_out[7]~output_o ;
wire \addr_out[8]~output_o ;
wire \addr_out[9]~output_o ;
wire \addr_out[10]~output_o ;
wire \addr_out[11]~output_o ;
wire \addr_out[12]~output_o ;
wire \addr_out[13]~output_o ;
wire \addr_out[14]~output_o ;
wire \addr_out[15]~output_o ;
wire \addr_out[16]~output_o ;
wire \addr_out[17]~output_o ;
wire \addr_out[18]~output_o ;
wire \addr_out[19]~output_o ;
wire \addr_out[20]~output_o ;
wire \addr_out[21]~output_o ;
wire \addr_out[22]~output_o ;
wire \addr_out[23]~output_o ;
wire \addr_out[24]~output_o ;
wire \addr_out[25]~output_o ;
wire \addr_out[26]~output_o ;
wire \addr_out[27]~output_o ;
wire \addr_out[28]~output_o ;
wire \addr_out[29]~output_o ;
wire \addr_out[30]~output_o ;
wire \addr_out[31]~output_o ;
wire \mem_out[0]~output_o ;
wire \mem_out[1]~output_o ;
wire \mem_out[2]~output_o ;
wire \mem_out[3]~output_o ;
wire \mem_out[4]~output_o ;
wire \mem_out[5]~output_o ;
wire \mem_out[6]~output_o ;
wire \mem_out[7]~output_o ;
wire \mem_out[8]~output_o ;
wire \mem_out[9]~output_o ;
wire \mem_out[10]~output_o ;
wire \mem_out[11]~output_o ;
wire \mem_out[12]~output_o ;
wire \mem_out[13]~output_o ;
wire \mem_out[14]~output_o ;
wire \mem_out[15]~output_o ;
wire \mem_out[16]~output_o ;
wire \mem_out[17]~output_o ;
wire \mem_out[18]~output_o ;
wire \mem_out[19]~output_o ;
wire \mem_out[20]~output_o ;
wire \mem_out[21]~output_o ;
wire \mem_out[22]~output_o ;
wire \mem_out[23]~output_o ;
wire \mem_out[24]~output_o ;
wire \mem_out[25]~output_o ;
wire \mem_out[26]~output_o ;
wire \mem_out[27]~output_o ;
wire \mem_out[28]~output_o ;
wire \mem_out[29]~output_o ;
wire \mem_out[30]~output_o ;
wire \mem_out[31]~output_o ;
wire \mem_in[0]~output_o ;
wire \mem_in[1]~output_o ;
wire \mem_in[2]~output_o ;
wire \mem_in[3]~output_o ;
wire \mem_in[4]~output_o ;
wire \mem_in[5]~output_o ;
wire \mem_in[6]~output_o ;
wire \mem_in[7]~output_o ;
wire \mem_in[8]~output_o ;
wire \mem_in[9]~output_o ;
wire \mem_in[10]~output_o ;
wire \mem_in[11]~output_o ;
wire \mem_in[12]~output_o ;
wire \mem_in[13]~output_o ;
wire \mem_in[14]~output_o ;
wire \mem_in[15]~output_o ;
wire \mem_in[16]~output_o ;
wire \mem_in[17]~output_o ;
wire \mem_in[18]~output_o ;
wire \mem_in[19]~output_o ;
wire \mem_in[20]~output_o ;
wire \mem_in[21]~output_o ;
wire \mem_in[22]~output_o ;
wire \mem_in[23]~output_o ;
wire \mem_in[24]~output_o ;
wire \mem_in[25]~output_o ;
wire \mem_in[26]~output_o ;
wire \mem_in[27]~output_o ;
wire \mem_in[28]~output_o ;
wire \mem_in[29]~output_o ;
wire \mem_in[30]~output_o ;
wire \mem_in[31]~output_o ;
wire \mem_addr[0]~output_o ;
wire \mem_addr[1]~output_o ;
wire \mem_addr[2]~output_o ;
wire \mem_addr[3]~output_o ;
wire \mem_addr[4]~output_o ;
wire \mem_addr[5]~output_o ;
wire \mem_addr[6]~output_o ;
wire \mem_addr[7]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \a_mux~input_o ;
wire \data_mux[1]~input_o ;
wire \alu_op[2]~input_o ;
wire \im_mux2[1]~input_o ;
wire \im_mux2[0]~input_o ;
wire \b_mux~input_o ;
wire \bMux|out[0]~0_combout ;
wire \clr_B~input_o ;
wire \clr_B~inputclkctrl_outclk ;
wire \ld_B~input_o ;
wire \ALUMux2|Mux0~0_combout ;
wire \ALUMux2|Mux32~0_combout ;
wire \ALUMux2|Mux32~0clkctrl_outclk ;
wire \alu_op[1]~input_o ;
wire \im_mux1~input_o ;
wire \clr_IR~input_o ;
wire \clr_IR~inputclkctrl_outclk ;
wire \ld_IR~input_o ;
wire \ALUMux1|out[0]~0_combout ;
wire \alu_op[0]~input_o ;
wire \alu|mux1|Mux31~1_combout ;
wire \alu|mux1|Mux4~0_combout ;
wire \alu|mux1|Mux4~2_combout ;
wire \alu|mux1|Mux4~1_combout ;
wire \alu|Equal0~0_combout ;
wire \bMux|out[1]~1_combout ;
wire \ALUMux2|Mux1~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|sum~0_combout ;
wire \data_mux[0]~input_o ;
wire \mclk~input_o ;
wire \mclk~inputclkctrl_outclk ;
wire \datamemory|M~0feeder_combout ;
wire \datamemory|M~0_q ;
wire \en~input_o ;
wire \wen~input_o ;
wire \datamemory|data_out[0]~0_combout ;
wire \bMux|out[2]~2_combout ;
wire \aMux|out[2]~2_combout ;
wire \clr_A~input_o ;
wire \clr_A~inputclkctrl_outclk ;
wire \ld_A~input_o ;
wire \reg_mux~input_o ;
wire \MemMux|out[2]~2_combout ;
wire \datamemory|M~33_combout ;
wire \data_in[7]~input_o ;
wire \aMux|out[7]~7_combout ;
wire \bMux|out[7]~7_combout ;
wire \ALUMux2|Mux7~0_combout ;
wire \aMux|out[6]~6_combout ;
wire \bMux|out[6]~6_combout ;
wire \MemMux|out[6]~6_combout ;
wire \datamemory|M~7feeder_combout ;
wire \datamemory|M~7_q ;
wire \MemMux|out[0]~0_combout ;
wire \data_in[3]~input_o ;
wire \aMux|out[3]~3_combout ;
wire \bMux|out[3]~3_combout ;
wire \ALUMux2|Mux3~0_combout ;
wire \ALUMux1|out[2]~2_combout ;
wire \bMux|out[4]~4_combout ;
wire \ALUMux2|Mux4~0_combout ;
wire \ALUMux1|out[3]~3_combout ;
wire \ALUMux2|Mux2~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0_combout ;
wire \reg_IR|Q[4]~feeder_combout ;
wire \ALUMux1|out[4]~4_combout ;
wire \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|sum~combout ;
wire \aMux|out[5]~5_combout ;
wire \bMux|out[5]~5_combout ;
wire \ALUMux2|Mux5~0_combout ;
wire \alu|mux1|Mux26~0_combout ;
wire \ALUMux1|out[5]~5_combout ;
wire \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|sum~combout ;
wire \alu|mux1|Mux26~1_combout ;
wire \alu|mux1|Mux26~2_combout ;
wire \data_in[5]~input_o ;
wire \DataMux|Mux5~0_combout ;
wire \MemMux|out[5]~5_combout ;
wire \datamemory|M~6feeder_combout ;
wire \datamemory|M~6_q ;
wire \MemMux|out[1]~1_combout ;
wire \MemMux|out[3]~3_combout ;
wire \MemMux|out[4]~4_combout ;
wire \MemMux|out[7]~7_combout ;
wire \data_in[8]~input_o ;
wire \bMux|out[9]~9_combout ;
wire \ALUMux2|Mux9~0_combout ;
wire \aMux|out[8]~8_combout ;
wire \ALUMux1|out[8]~8_combout ;
wire \data_in[10]~input_o ;
wire \data_in[11]~input_o ;
wire \MemMux|out[9]~9_combout ;
wire \bMux|out[10]~10_combout ;
wire \MemMux|out[10]~10_combout ;
wire \aMux|out[11]~11_combout ;
wire \bMux|out[11]~11_combout ;
wire \MemMux|out[11]~11_combout ;
wire \data_in[12]~input_o ;
wire \data_in[13]~input_o ;
wire \datamemory|M~14feeder_combout ;
wire \datamemory|M~14_q ;
wire \data_in[14]~input_o ;
wire \datamemory|M~15feeder_combout ;
wire \datamemory|M~15_q ;
wire \data_in[15]~input_o ;
wire \data_in[16]~input_o ;
wire \data_in[17]~input_o ;
wire \data_in[18]~input_o ;
wire \bMux|out[19]~19_combout ;
wire \ALUMux2|Mux19~0_combout ;
wire \aMux|out[18]~18_combout ;
wire \ALUMux1|out[18]~18_combout ;
wire \ALUMux1|out[19]~19_combout ;
wire \ALUMux2|Mux18~0_combout ;
wire \ALUMux2|Mux17~0_combout ;
wire \aMux|out[17]~17_combout ;
wire \ALUMux1|out[17]~17_combout ;
wire \bMux|out[16]~16_combout ;
wire \ALUMux2|Mux16~0_combout ;
wire \ALUMux1|out[16]~16_combout ;
wire \aMux|out[15]~15_combout ;
wire \ALUMux1|out[15]~15_combout ;
wire \ALUMux2|Mux15~0_combout ;
wire \ALUMux2|Mux14~0_combout ;
wire \aMux|out[14]~14_combout ;
wire \ALUMux1|out[14]~14_combout ;
wire \aMux|out[13]~13_combout ;
wire \ALUMux1|out[13]~13_combout ;
wire \ALUMux2|Mux13~0_combout ;
wire \ALUMux2|Mux12~0_combout ;
wire \aMux|out[12]~12_combout ;
wire \ALUMux1|out[12]~12_combout ;
wire \ALUMux2|Mux11~0_combout ;
wire \ALUMux1|out[11]~11_combout ;
wire \ALUMux1|out[10]~10_combout ;
wire \ALUMux2|Mux10~0_combout ;
wire \ALUMux1|out[9]~9_combout ;
wire \ALUMux2|Mux8~0_combout ;
wire \ALUMux1|out[7]~7_combout ;
wire \ALUMux2|Mux6~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|sum~combout ;
wire \data_in[20]~input_o ;
wire \bMux|out[20]~20_combout ;
wire \MemMux|out[20]~20_combout ;
wire \DataMux|Mux32~0_combout ;
wire \DataMux|Mux32~0clkctrl_outclk ;
wire \data_in[21]~input_o ;
wire \data_in[22]~input_o ;
wire \data_in[23]~input_o ;
wire \datamemory|M~24feeder_combout ;
wire \datamemory|M~24_q ;
wire \data_in[24]~input_o ;
wire \ALUMux2|Mux25~0_combout ;
wire \aMux|out[25]~25_combout ;
wire \aMux|out[24]~24_combout ;
wire \ALUMux1|out[24]~24_combout ;
wire \data_in[26]~input_o ;
wire \bMux|out[26]~26_combout ;
wire \MemMux|out[26]~26_combout ;
wire \datamemory|M~27feeder_combout ;
wire \datamemory|M~27_q ;
wire \ALUMux2|Mux27~0_combout ;
wire \aMux|out[27]~27_combout ;
wire \ALUMux1|out[26]~26_combout ;
wire \data_in[28]~input_o ;
wire \bMux|out[28]~28_combout ;
wire \MemMux|out[28]~28_combout ;
wire \data_in[29]~input_o ;
wire \data_in[30]~input_o ;
wire \data_in[31]~input_o ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a31 ;
wire \datamemory|M~32_q ;
wire \datamemory|data_out~32_combout ;
wire \DataMux|Mux31~0_combout ;
wire \aMux|out[31]~31_combout ;
wire \ALUMux1|out[31]~31_combout ;
wire \ALUMux1|out[30]~30_combout ;
wire \ALUMux2|Mux31~0_combout ;
wire \alu|mux1|Mux0~5_combout ;
wire \alu|mux1|Mux0~7_combout ;
wire \alu|mux1|Mux0~6_combout ;
wire \bMux|out[30]~30_combout ;
wire \ALUMux2|Mux30~0_combout ;
wire \bMux|out[29]~29_combout ;
wire \ALUMux2|Mux29~0_combout ;
wire \ALUMux1|out[29]~29_combout ;
wire \ALUMux2|Mux28~0_combout ;
wire \ALUMux1|out[28]~28_combout ;
wire \ALUMux1|out[27]~27_combout ;
wire \ALUMux2|Mux26~0_combout ;
wire \ALUMux1|out[25]~25_combout ;
wire \ALUMux2|Mux24~0_combout ;
wire \ALUMux1|out[23]~23_combout ;
wire \bMux|out[23]~23_combout ;
wire \ALUMux2|Mux23~0_combout ;
wire \ALUMux2|Mux22~0_combout ;
wire \aMux|out[22]~22_combout ;
wire \ALUMux1|out[22]~22_combout ;
wire \aMux|out[21]~21_combout ;
wire \ALUMux1|out[21]~21_combout ;
wire \ALUMux2|Mux21~0_combout ;
wire \ALUMux2|Mux20~0_combout ;
wire \ALUMux1|out[20]~20_combout ;
wire \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0_combout ;
wire \alu|mux1|Mux0~4_combout ;
wire \DataMux|Mux31~1_combout ;
wire \bMux|out[31]~31_combout ;
wire \MemMux|out[31]~31_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a30 ;
wire \datamemory|M~31feeder_combout ;
wire \datamemory|M~31_q ;
wire \datamemory|data_out~31_combout ;
wire \DataMux|Mux30~0_combout ;
wire \alu|mux1|Mux1~1_combout ;
wire \alu|mux1|Mux1~0_combout ;
wire \alu|mux1|Mux1~2_combout ;
wire \alu|mux1|Mux1~3_combout ;
wire \DataMux|Mux30~1_combout ;
wire \aMux|out[30]~30_combout ;
wire \MemMux|out[30]~30_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a29 ;
wire \datamemory|M~30feeder_combout ;
wire \datamemory|M~30_q ;
wire \datamemory|data_out~30_combout ;
wire \DataMux|Mux29~0_combout ;
wire \alu|mux1|Mux2~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|sum~combout ;
wire \alu|mux1|Mux2~1_combout ;
wire \alu|mux1|Mux2~2_combout ;
wire \DataMux|Mux29~1_combout ;
wire \aMux|out[29]~29_combout ;
wire \MemMux|out[29]~29_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a28 ;
wire \datamemory|M~29feeder_combout ;
wire \datamemory|M~29_q ;
wire \datamemory|data_out~29_combout ;
wire \DataMux|Mux28~0_combout ;
wire \alu|mux1|Mux3~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|sum~combout ;
wire \alu|mux1|Mux3~1_combout ;
wire \alu|mux1|Mux3~2_combout ;
wire \DataMux|Mux28~1_combout ;
wire \aMux|out[28]~28_combout ;
wire \alu|mux1|Mux4~3_combout ;
wire \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|sum~combout ;
wire \alu|mux1|Mux4~4_combout ;
wire \alu|mux1|Mux4~5_combout ;
wire \data_in[27]~input_o ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a27 ;
wire \datamemory|M~28feeder_combout ;
wire \datamemory|M~28_q ;
wire \datamemory|data_out~28_combout ;
wire \DataMux|Mux27~0_combout ;
wire \DataMux|Mux27~1_combout ;
wire \bMux|out[27]~27_combout ;
wire \MemMux|out[27]~27_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a26 ;
wire \datamemory|data_out~27_combout ;
wire \DataMux|Mux26~0_combout ;
wire \alu|mux1|Mux5~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|sum~combout ;
wire \alu|mux1|Mux5~1_combout ;
wire \alu|mux1|Mux5~2_combout ;
wire \DataMux|Mux26~1_combout ;
wire \aMux|out[26]~26_combout ;
wire \alu|mux1|Mux6~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|sum~combout ;
wire \alu|mux1|Mux6~1_combout ;
wire \alu|mux1|Mux6~2_combout ;
wire \data_in[25]~input_o ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a25 ;
wire \datamemory|M~26feeder_combout ;
wire \datamemory|M~26_q ;
wire \datamemory|data_out~26_combout ;
wire \DataMux|Mux25~0_combout ;
wire \DataMux|Mux25~1_combout ;
wire \bMux|out[25]~25_combout ;
wire \MemMux|out[25]~25_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a24 ;
wire \datamemory|M~25feeder_combout ;
wire \datamemory|M~25_q ;
wire \datamemory|data_out~25_combout ;
wire \DataMux|Mux24~0_combout ;
wire \alu|mux1|Mux7~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|sum~combout ;
wire \alu|mux1|Mux7~1_combout ;
wire \alu|mux1|Mux7~2_combout ;
wire \DataMux|Mux24~1_combout ;
wire \bMux|out[24]~24_combout ;
wire \MemMux|out[24]~24_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a23 ;
wire \datamemory|data_out~24_combout ;
wire \DataMux|Mux23~0_combout ;
wire \alu|mux1|Mux8~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|sum~combout ;
wire \alu|mux1|Mux8~1_combout ;
wire \alu|mux1|Mux8~2_combout ;
wire \DataMux|Mux23~1_combout ;
wire \aMux|out[23]~23_combout ;
wire \MemMux|out[23]~23_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a22 ;
wire \datamemory|M~23feeder_combout ;
wire \datamemory|M~23_q ;
wire \datamemory|data_out~23_combout ;
wire \DataMux|Mux22~0_combout ;
wire \alu|mux1|Mux9~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|sum~combout ;
wire \alu|mux1|Mux9~1_combout ;
wire \alu|mux1|Mux9~2_combout ;
wire \DataMux|Mux22~1_combout ;
wire \bMux|out[22]~22_combout ;
wire \MemMux|out[22]~22_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a21 ;
wire \datamemory|M~22_q ;
wire \datamemory|data_out~22_combout ;
wire \DataMux|Mux21~0_combout ;
wire \alu|mux1|Mux10~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|sum~combout ;
wire \alu|mux1|Mux10~1_combout ;
wire \alu|mux1|Mux10~2_combout ;
wire \DataMux|Mux21~1_combout ;
wire \bMux|out[21]~21_combout ;
wire \MemMux|out[21]~21_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a20 ;
wire \datamemory|M~21feeder_combout ;
wire \datamemory|M~21_q ;
wire \datamemory|data_out~21_combout ;
wire \DataMux|Mux20~0_combout ;
wire \alu|mux1|Mux11~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|sum~combout ;
wire \alu|mux1|Mux11~1_combout ;
wire \alu|mux1|Mux11~2_combout ;
wire \DataMux|Mux20~1_combout ;
wire \aMux|out[20]~20_combout ;
wire \alu|mux1|Mux12~0_combout ;
wire \alu|mux1|Mux12~1_combout ;
wire \alu|mux1|Mux12~2_combout ;
wire \data_in[19]~input_o ;
wire \datamemory|M~20feeder_combout ;
wire \datamemory|M~20_q ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a19 ;
wire \datamemory|data_out~20_combout ;
wire \DataMux|Mux19~0_combout ;
wire \DataMux|Mux19~1_combout ;
wire \aMux|out[19]~19_combout ;
wire \MemMux|out[19]~19_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a18 ;
wire \datamemory|M~19feeder_combout ;
wire \datamemory|M~19_q ;
wire \datamemory|data_out~19_combout ;
wire \DataMux|Mux18~0_combout ;
wire \alu|mux1|Mux13~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|sum~combout ;
wire \alu|mux1|Mux13~1_combout ;
wire \alu|mux1|Mux13~2_combout ;
wire \DataMux|Mux18~1_combout ;
wire \bMux|out[18]~18_combout ;
wire \MemMux|out[18]~18_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a17 ;
wire \datamemory|M~18feeder_combout ;
wire \datamemory|M~18_q ;
wire \datamemory|data_out~18_combout ;
wire \DataMux|Mux17~0_combout ;
wire \alu|mux1|Mux14~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|sum~combout ;
wire \alu|mux1|Mux14~1_combout ;
wire \alu|mux1|Mux14~2_combout ;
wire \DataMux|Mux17~1_combout ;
wire \bMux|out[17]~17_combout ;
wire \MemMux|out[17]~17_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a16 ;
wire \datamemory|M~17feeder_combout ;
wire \datamemory|M~17_q ;
wire \datamemory|data_out~17_combout ;
wire \DataMux|Mux16~0_combout ;
wire \alu|mux1|Mux15~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|sum~combout ;
wire \alu|mux1|Mux15~1_combout ;
wire \alu|mux1|Mux15~2_combout ;
wire \DataMux|Mux16~1_combout ;
wire \aMux|out[16]~16_combout ;
wire \MemMux|out[16]~16_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a15 ;
wire \datamemory|M~16feeder_combout ;
wire \datamemory|M~16_q ;
wire \datamemory|data_out~16_combout ;
wire \DataMux|Mux15~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|sum~combout ;
wire \alu|mux1|Mux16~0_combout ;
wire \alu|mux1|Mux16~1_combout ;
wire \alu|mux1|Mux16~2_combout ;
wire \DataMux|Mux15~1_combout ;
wire \bMux|out[15]~15_combout ;
wire \MemMux|out[15]~15_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a14 ;
wire \datamemory|data_out~15_combout ;
wire \DataMux|Mux14~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|sum~combout ;
wire \alu|mux1|Mux17~0_combout ;
wire \alu|mux1|Mux17~1_combout ;
wire \alu|mux1|Mux17~2_combout ;
wire \DataMux|Mux14~1_combout ;
wire \bMux|out[14]~14_combout ;
wire \MemMux|out[14]~14_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a13 ;
wire \datamemory|data_out~14_combout ;
wire \DataMux|Mux13~0_combout ;
wire \alu|mux1|Mux18~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|sum~combout ;
wire \alu|mux1|Mux18~1_combout ;
wire \alu|mux1|Mux18~2_combout ;
wire \DataMux|Mux13~1_combout ;
wire \bMux|out[13]~13_combout ;
wire \MemMux|out[13]~13_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a12 ;
wire \datamemory|M~13feeder_combout ;
wire \datamemory|M~13_q ;
wire \datamemory|data_out~13_combout ;
wire \DataMux|Mux12~0_combout ;
wire \alu|mux1|Mux19~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|sum~combout ;
wire \alu|mux1|Mux19~1_combout ;
wire \alu|mux1|Mux19~2_combout ;
wire \DataMux|Mux12~1_combout ;
wire \bMux|out[12]~12_combout ;
wire \MemMux|out[12]~12_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a11 ;
wire \datamemory|M~12feeder_combout ;
wire \datamemory|M~12_q ;
wire \datamemory|data_out~12_combout ;
wire \DataMux|Mux11~0_combout ;
wire \alu|mux1|Mux20~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|sum~combout ;
wire \alu|mux1|Mux20~1_combout ;
wire \alu|mux1|Mux20~2_combout ;
wire \DataMux|Mux11~1_combout ;
wire \alu|mux1|Mux21~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|sum~combout ;
wire \alu|mux1|Mux21~1_combout ;
wire \alu|mux1|Mux21~2_combout ;
wire \DataMux|Mux10~0_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a10 ;
wire \datamemory|M~11feeder_combout ;
wire \datamemory|M~11_q ;
wire \datamemory|data_out~11_combout ;
wire \DataMux|Mux10~1_combout ;
wire \aMux|out[10]~10_combout ;
wire \alu|mux1|Mux22~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|sum~combout ;
wire \alu|mux1|Mux22~1_combout ;
wire \alu|mux1|Mux22~2_combout ;
wire \data_in[9]~input_o ;
wire \DataMux|Mux9~0_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a9 ;
wire \datamemory|M~10feeder_combout ;
wire \datamemory|M~10_q ;
wire \datamemory|data_out~10_combout ;
wire \DataMux|Mux9~1_combout ;
wire \aMux|out[9]~9_combout ;
wire \alu|mux1|Mux23~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|sum~combout ;
wire \alu|mux1|Mux23~1_combout ;
wire \alu|mux1|Mux23~2_combout ;
wire \DataMux|Mux8~0_combout ;
wire \datamemory|M~9feeder_combout ;
wire \datamemory|M~9_q ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a8 ;
wire \datamemory|data_out~9_combout ;
wire \DataMux|Mux8~1_combout ;
wire \bMux|out[8]~8_combout ;
wire \MemMux|out[8]~8_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a5 ;
wire \datamemory|data_out~6_combout ;
wire \DataMux|Mux5~1_combout ;
wire \alu|mux1|Mux27~0_combout ;
wire \alu|mux1|Mux27~1_combout ;
wire \alu|mux1|Mux27~2_combout ;
wire \data_in[4]~input_o ;
wire \DataMux|Mux4~0_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a4 ;
wire \datamemory|M~5_q ;
wire \datamemory|data_out~5_combout ;
wire \DataMux|Mux4~1_combout ;
wire \aMux|out[4]~4_combout ;
wire \alu|mux1|Mux28~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|sum~combout ;
wire \alu|mux1|Mux28~1_combout ;
wire \alu|mux1|Mux28~2_combout ;
wire \DataMux|Mux3~0_combout ;
wire \datamemory|M~4_q ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a3 ;
wire \datamemory|data_out~4_combout ;
wire \DataMux|Mux3~1_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a6 ;
wire \datamemory|data_out~7_combout ;
wire \data_in[6]~input_o ;
wire \alu|mux1|Mux25~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|sum~combout ;
wire \alu|mux1|Mux25~1_combout ;
wire \alu|mux1|Mux25~2_combout ;
wire \DataMux|Mux6~0_combout ;
wire \DataMux|Mux6~1_combout ;
wire \ALUMux1|out[6]~6_combout ;
wire \alu|mux1|Mux24~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|sum~combout ;
wire \alu|mux1|Mux24~1_combout ;
wire \alu|mux1|Mux24~2_combout ;
wire \DataMux|Mux7~0_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a7 ;
wire \datamemory|M~8feeder_combout ;
wire \datamemory|M~8_q ;
wire \datamemory|data_out~8_combout ;
wire \DataMux|Mux7~1_combout ;
wire \datamemory|M~35_combout ;
wire \datamemory|M~34_combout ;
wire \datamemory|M~36_combout ;
wire \datamemory|M~3_q ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a2 ;
wire \datamemory|data_out~3_combout ;
wire \data_in[2]~input_o ;
wire \alu|mux1|Mux29~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|sum~combout ;
wire \alu|mux1|Mux29~1_combout ;
wire \alu|mux1|Mux29~2_combout ;
wire \DataMux|Mux2~0_combout ;
wire \DataMux|Mux2~1_combout ;
wire \alu|mux1|Mux30~0_combout ;
wire \alu|mux1|Mux30~1_combout ;
wire \alu|mux1|Mux30~2_combout ;
wire \data_in[1]~input_o ;
wire \DataMux|Mux1~0_combout ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a1 ;
wire \datamemory|M~2feeder_combout ;
wire \datamemory|M~2_q ;
wire \datamemory|data_out~2_combout ;
wire \DataMux|Mux1~1_combout ;
wire \aMux|out[1]~1_combout ;
wire \ALUMux1|out[1]~1_combout ;
wire \alu|mux1|Mux31~0_combout ;
wire \alu|mux1|Mux31~2_combout ;
wire \data_in[0]~input_o ;
wire \DataMux|Mux0~0_combout ;
wire \datamemory|M~1feeder_combout ;
wire \datamemory|M~1_q ;
wire \datamemory|M_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \datamemory|data_out~1_combout ;
wire \DataMux|Mux0~1_combout ;
wire \aMux|out[0]~0_combout ;
wire \alu|Adder_32Bit|fulladd_stage[31].FullAdder32|cout~0_combout ;
wire \alu|WideNor0~0_combout ;
wire \alu|WideNor0~6_combout ;
wire \alu|WideNor0~7_combout ;
wire \alu|WideNor0~8_combout ;
wire \alu|WideNor0~9_combout ;
wire \alu|WideNor0~4_combout ;
wire \alu|WideNor0~1_combout ;
wire \alu|WideNor0~3_combout ;
wire \alu|WideNor0~2_combout ;
wire \alu|WideNor0~5_combout ;
wire \alu|WideNor0~10_combout ;
wire \PC|pc[2]~30_combout ;
wire \~GND~combout ;
wire \clr_PC~input_o ;
wire \clr_PC~inputclkctrl_outclk ;
wire \inc_PC~input_o ;
wire \ld_PC~input_o ;
wire \PC|pc[2]~31 ;
wire \PC|pc[3]~32_combout ;
wire \PC|pc[3]~33 ;
wire \PC|pc[4]~34_combout ;
wire \PC|pc[4]~35 ;
wire \PC|pc[5]~36_combout ;
wire \PC|pc[5]~37 ;
wire \PC|pc[6]~38_combout ;
wire \PC|pc[6]~39 ;
wire \PC|pc[7]~40_combout ;
wire \PC|pc[7]~41 ;
wire \PC|pc[8]~42_combout ;
wire \PC|pc[8]~43 ;
wire \PC|pc[9]~44_combout ;
wire \PC|pc[9]~45 ;
wire \PC|pc[10]~46_combout ;
wire \PC|pc[10]~47 ;
wire \PC|pc[11]~48_combout ;
wire \PC|pc[11]~49 ;
wire \PC|pc[12]~50_combout ;
wire \PC|pc[12]~51 ;
wire \PC|pc[13]~52_combout ;
wire \PC|pc[13]~53 ;
wire \PC|pc[14]~54_combout ;
wire \PC|pc[14]~55 ;
wire \PC|pc[15]~56_combout ;
wire \PC|pc[15]~57 ;
wire \PC|pc[16]~58_combout ;
wire \PC|pc[16]~59 ;
wire \PC|pc[17]~60_combout ;
wire \PC|pc[17]~61 ;
wire \PC|pc[18]~62_combout ;
wire \PC|pc[18]~63 ;
wire \PC|pc[19]~64_combout ;
wire \PC|pc[19]~65 ;
wire \PC|pc[20]~66_combout ;
wire \PC|pc[20]~67 ;
wire \PC|pc[21]~68_combout ;
wire \PC|pc[21]~69 ;
wire \PC|pc[22]~70_combout ;
wire \PC|pc[22]~71 ;
wire \PC|pc[23]~72_combout ;
wire \PC|pc[23]~73 ;
wire \PC|pc[24]~74_combout ;
wire \PC|pc[24]~75 ;
wire \PC|pc[25]~76_combout ;
wire \PC|pc[25]~77 ;
wire \PC|pc[26]~78_combout ;
wire \PC|pc[26]~79 ;
wire \PC|pc[27]~80_combout ;
wire \PC|pc[27]~81 ;
wire \PC|pc[28]~82_combout ;
wire \PC|pc[28]~83 ;
wire \PC|pc[29]~84_combout ;
wire \PC|pc[29]~85 ;
wire \PC|pc[30]~86_combout ;
wire \PC|pc[30]~87 ;
wire \PC|pc[31]~88_combout ;
wire \reg_IR|Q[18]~feeder_combout ;
wire \reg_IR|Q[22]~feeder_combout ;
wire [31:0] \DataMux|out ;
wire [31:0] \ALUMux2|out ;
wire [31:0] \reg_B|Q ;
wire [31:0] \PC|pc ;
wire [31:0] \reg_IR|Q ;
wire [31:0] \reg_A|Q ;
wire [31:0] \alu|OR_32|result ;
wire [31:0] \datamemory|data_out ;

wire [35:0] \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \datamemory|M_rtl_0|auto_generated|ram_block1a0~portbdataout  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a1  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a2  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a3  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a4  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a5  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a6  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a7  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a8  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a9  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a10  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a11  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a12  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a13  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a14  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a15  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a16  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a17  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a18  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a19  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a20  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a21  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a22  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a23  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a24  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a25  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a26  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a27  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a28  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a29  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a30  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \datamemory|M_rtl_0|auto_generated|ram_block1a31  = \datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \out_A[0]~output (
	.i(\reg_A|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[0]~output .bus_hold = "false";
defparam \out_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \out_A[1]~output (
	.i(\reg_A|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[1]~output .bus_hold = "false";
defparam \out_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \out_A[2]~output (
	.i(\reg_A|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[2]~output .bus_hold = "false";
defparam \out_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \out_A[3]~output (
	.i(\reg_A|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[3]~output .bus_hold = "false";
defparam \out_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \out_A[4]~output (
	.i(\reg_A|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[4]~output .bus_hold = "false";
defparam \out_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \out_A[5]~output (
	.i(\reg_A|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[5]~output .bus_hold = "false";
defparam \out_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \out_A[6]~output (
	.i(\reg_A|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[6]~output .bus_hold = "false";
defparam \out_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \out_A[7]~output (
	.i(\reg_A|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[7]~output .bus_hold = "false";
defparam \out_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \out_A[8]~output (
	.i(\reg_A|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[8]~output .bus_hold = "false";
defparam \out_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \out_A[9]~output (
	.i(\reg_A|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[9]~output .bus_hold = "false";
defparam \out_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \out_A[10]~output (
	.i(\reg_A|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[10]~output .bus_hold = "false";
defparam \out_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \out_A[11]~output (
	.i(\reg_A|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[11]~output .bus_hold = "false";
defparam \out_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \out_A[12]~output (
	.i(\reg_A|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[12]~output .bus_hold = "false";
defparam \out_A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \out_A[13]~output (
	.i(\reg_A|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[13]~output .bus_hold = "false";
defparam \out_A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \out_A[14]~output (
	.i(\reg_A|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[14]~output .bus_hold = "false";
defparam \out_A[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \out_A[15]~output (
	.i(\reg_A|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[15]~output .bus_hold = "false";
defparam \out_A[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \out_A[16]~output (
	.i(\reg_A|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[16]~output .bus_hold = "false";
defparam \out_A[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \out_A[17]~output (
	.i(\reg_A|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[17]~output .bus_hold = "false";
defparam \out_A[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \out_A[18]~output (
	.i(\reg_A|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[18]~output .bus_hold = "false";
defparam \out_A[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \out_A[19]~output (
	.i(\reg_A|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[19]~output .bus_hold = "false";
defparam \out_A[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \out_A[20]~output (
	.i(\reg_A|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[20]~output .bus_hold = "false";
defparam \out_A[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \out_A[21]~output (
	.i(\reg_A|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[21]~output .bus_hold = "false";
defparam \out_A[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \out_A[22]~output (
	.i(\reg_A|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[22]~output .bus_hold = "false";
defparam \out_A[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \out_A[23]~output (
	.i(\reg_A|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[23]~output .bus_hold = "false";
defparam \out_A[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \out_A[24]~output (
	.i(\reg_A|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[24]~output .bus_hold = "false";
defparam \out_A[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \out_A[25]~output (
	.i(\reg_A|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[25]~output .bus_hold = "false";
defparam \out_A[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \out_A[26]~output (
	.i(\reg_A|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[26]~output .bus_hold = "false";
defparam \out_A[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \out_A[27]~output (
	.i(\reg_A|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[27]~output .bus_hold = "false";
defparam \out_A[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \out_A[28]~output (
	.i(\reg_A|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[28]~output .bus_hold = "false";
defparam \out_A[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \out_A[29]~output (
	.i(\reg_A|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[29]~output .bus_hold = "false";
defparam \out_A[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \out_A[30]~output (
	.i(\reg_A|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[30]~output .bus_hold = "false";
defparam \out_A[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \out_A[31]~output (
	.i(\reg_A|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_A[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_A[31]~output .bus_hold = "false";
defparam \out_A[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \out_B[0]~output (
	.i(\reg_B|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[0]~output .bus_hold = "false";
defparam \out_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \out_B[1]~output (
	.i(\reg_B|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[1]~output .bus_hold = "false";
defparam \out_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \out_B[2]~output (
	.i(\reg_B|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[2]~output .bus_hold = "false";
defparam \out_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \out_B[3]~output (
	.i(\reg_B|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[3]~output .bus_hold = "false";
defparam \out_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \out_B[4]~output (
	.i(\reg_B|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[4]~output .bus_hold = "false";
defparam \out_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \out_B[5]~output (
	.i(\reg_B|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[5]~output .bus_hold = "false";
defparam \out_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \out_B[6]~output (
	.i(\reg_B|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[6]~output .bus_hold = "false";
defparam \out_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \out_B[7]~output (
	.i(\reg_B|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[7]~output .bus_hold = "false";
defparam \out_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \out_B[8]~output (
	.i(\reg_B|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[8]~output .bus_hold = "false";
defparam \out_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \out_B[9]~output (
	.i(\reg_B|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[9]~output .bus_hold = "false";
defparam \out_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \out_B[10]~output (
	.i(\reg_B|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[10]~output .bus_hold = "false";
defparam \out_B[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \out_B[11]~output (
	.i(\reg_B|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[11]~output .bus_hold = "false";
defparam \out_B[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \out_B[12]~output (
	.i(\reg_B|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[12]~output .bus_hold = "false";
defparam \out_B[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \out_B[13]~output (
	.i(\reg_B|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[13]~output .bus_hold = "false";
defparam \out_B[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \out_B[14]~output (
	.i(\reg_B|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[14]~output .bus_hold = "false";
defparam \out_B[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \out_B[15]~output (
	.i(\reg_B|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[15]~output .bus_hold = "false";
defparam \out_B[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \out_B[16]~output (
	.i(\reg_B|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[16]~output .bus_hold = "false";
defparam \out_B[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \out_B[17]~output (
	.i(\reg_B|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[17]~output .bus_hold = "false";
defparam \out_B[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \out_B[18]~output (
	.i(\reg_B|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[18]~output .bus_hold = "false";
defparam \out_B[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \out_B[19]~output (
	.i(\reg_B|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[19]~output .bus_hold = "false";
defparam \out_B[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \out_B[20]~output (
	.i(\reg_B|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[20]~output .bus_hold = "false";
defparam \out_B[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \out_B[21]~output (
	.i(\reg_B|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[21]~output .bus_hold = "false";
defparam \out_B[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \out_B[22]~output (
	.i(\reg_B|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[22]~output .bus_hold = "false";
defparam \out_B[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \out_B[23]~output (
	.i(\reg_B|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[23]~output .bus_hold = "false";
defparam \out_B[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \out_B[24]~output (
	.i(\reg_B|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[24]~output .bus_hold = "false";
defparam \out_B[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \out_B[25]~output (
	.i(\reg_B|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[25]~output .bus_hold = "false";
defparam \out_B[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \out_B[26]~output (
	.i(\reg_B|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[26]~output .bus_hold = "false";
defparam \out_B[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \out_B[27]~output (
	.i(\reg_B|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[27]~output .bus_hold = "false";
defparam \out_B[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \out_B[28]~output (
	.i(\reg_B|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[28]~output .bus_hold = "false";
defparam \out_B[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \out_B[29]~output (
	.i(\reg_B|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[29]~output .bus_hold = "false";
defparam \out_B[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \out_B[30]~output (
	.i(\reg_B|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[30]~output .bus_hold = "false";
defparam \out_B[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \out_B[31]~output (
	.i(\reg_B|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_B[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_B[31]~output .bus_hold = "false";
defparam \out_B[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \out_C~output (
	.i(\alu|Adder_32Bit|fulladd_stage[31].FullAdder32|cout~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_C~output_o ),
	.obar());
// synopsys translate_off
defparam \out_C~output .bus_hold = "false";
defparam \out_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \out_Z~output (
	.i(!\alu|WideNor0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_Z~output_o ),
	.obar());
// synopsys translate_off
defparam \out_Z~output .bus_hold = "false";
defparam \out_Z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \out_PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[0]~output .bus_hold = "false";
defparam \out_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \out_PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[1]~output .bus_hold = "false";
defparam \out_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \out_PC[2]~output (
	.i(\PC|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[2]~output .bus_hold = "false";
defparam \out_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \out_PC[3]~output (
	.i(\PC|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[3]~output .bus_hold = "false";
defparam \out_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \out_PC[4]~output (
	.i(\PC|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[4]~output .bus_hold = "false";
defparam \out_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \out_PC[5]~output (
	.i(\PC|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[5]~output .bus_hold = "false";
defparam \out_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \out_PC[6]~output (
	.i(\PC|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[6]~output .bus_hold = "false";
defparam \out_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \out_PC[7]~output (
	.i(\PC|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[7]~output .bus_hold = "false";
defparam \out_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \out_PC[8]~output (
	.i(\PC|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[8]~output .bus_hold = "false";
defparam \out_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \out_PC[9]~output (
	.i(\PC|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[9]~output .bus_hold = "false";
defparam \out_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \out_PC[10]~output (
	.i(\PC|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[10]~output .bus_hold = "false";
defparam \out_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \out_PC[11]~output (
	.i(\PC|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[11]~output .bus_hold = "false";
defparam \out_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \out_PC[12]~output (
	.i(\PC|pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[12]~output .bus_hold = "false";
defparam \out_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \out_PC[13]~output (
	.i(\PC|pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[13]~output .bus_hold = "false";
defparam \out_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \out_PC[14]~output (
	.i(\PC|pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[14]~output .bus_hold = "false";
defparam \out_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \out_PC[15]~output (
	.i(\PC|pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[15]~output .bus_hold = "false";
defparam \out_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \out_PC[16]~output (
	.i(\PC|pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[16]~output .bus_hold = "false";
defparam \out_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \out_PC[17]~output (
	.i(\PC|pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[17]~output .bus_hold = "false";
defparam \out_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \out_PC[18]~output (
	.i(\PC|pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[18]~output .bus_hold = "false";
defparam \out_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \out_PC[19]~output (
	.i(\PC|pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[19]~output .bus_hold = "false";
defparam \out_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \out_PC[20]~output (
	.i(\PC|pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[20]~output .bus_hold = "false";
defparam \out_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \out_PC[21]~output (
	.i(\PC|pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[21]~output .bus_hold = "false";
defparam \out_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \out_PC[22]~output (
	.i(\PC|pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[22]~output .bus_hold = "false";
defparam \out_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \out_PC[23]~output (
	.i(\PC|pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[23]~output .bus_hold = "false";
defparam \out_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \out_PC[24]~output (
	.i(\PC|pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[24]~output .bus_hold = "false";
defparam \out_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \out_PC[25]~output (
	.i(\PC|pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[25]~output .bus_hold = "false";
defparam \out_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \out_PC[26]~output (
	.i(\PC|pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[26]~output .bus_hold = "false";
defparam \out_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \out_PC[27]~output (
	.i(\PC|pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[27]~output .bus_hold = "false";
defparam \out_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \out_PC[28]~output (
	.i(\PC|pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[28]~output .bus_hold = "false";
defparam \out_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \out_PC[29]~output (
	.i(\PC|pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[29]~output .bus_hold = "false";
defparam \out_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \out_PC[30]~output (
	.i(\PC|pc [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[30]~output .bus_hold = "false";
defparam \out_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \out_PC[31]~output (
	.i(\PC|pc [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_PC[31]~output .bus_hold = "false";
defparam \out_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \out_IR[0]~output (
	.i(\reg_IR|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[0]~output .bus_hold = "false";
defparam \out_IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \out_IR[1]~output (
	.i(\reg_IR|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[1]~output .bus_hold = "false";
defparam \out_IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \out_IR[2]~output (
	.i(\reg_IR|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[2]~output .bus_hold = "false";
defparam \out_IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \out_IR[3]~output (
	.i(\reg_IR|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[3]~output .bus_hold = "false";
defparam \out_IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \out_IR[4]~output (
	.i(\reg_IR|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[4]~output .bus_hold = "false";
defparam \out_IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \out_IR[5]~output (
	.i(\reg_IR|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[5]~output .bus_hold = "false";
defparam \out_IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \out_IR[6]~output (
	.i(\reg_IR|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[6]~output .bus_hold = "false";
defparam \out_IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \out_IR[7]~output (
	.i(\reg_IR|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[7]~output .bus_hold = "false";
defparam \out_IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \out_IR[8]~output (
	.i(\reg_IR|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[8]~output .bus_hold = "false";
defparam \out_IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \out_IR[9]~output (
	.i(\reg_IR|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[9]~output .bus_hold = "false";
defparam \out_IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \out_IR[10]~output (
	.i(\reg_IR|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[10]~output .bus_hold = "false";
defparam \out_IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \out_IR[11]~output (
	.i(\reg_IR|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[11]~output .bus_hold = "false";
defparam \out_IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \out_IR[12]~output (
	.i(\reg_IR|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[12]~output .bus_hold = "false";
defparam \out_IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \out_IR[13]~output (
	.i(\reg_IR|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[13]~output .bus_hold = "false";
defparam \out_IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \out_IR[14]~output (
	.i(\reg_IR|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[14]~output .bus_hold = "false";
defparam \out_IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \out_IR[15]~output (
	.i(\reg_IR|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[15]~output .bus_hold = "false";
defparam \out_IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \out_IR[16]~output (
	.i(\reg_IR|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[16]~output .bus_hold = "false";
defparam \out_IR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \out_IR[17]~output (
	.i(\reg_IR|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[17]~output .bus_hold = "false";
defparam \out_IR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \out_IR[18]~output (
	.i(\reg_IR|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[18]~output .bus_hold = "false";
defparam \out_IR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \out_IR[19]~output (
	.i(\reg_IR|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[19]~output .bus_hold = "false";
defparam \out_IR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \out_IR[20]~output (
	.i(\reg_IR|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[20]~output .bus_hold = "false";
defparam \out_IR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \out_IR[21]~output (
	.i(\reg_IR|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[21]~output .bus_hold = "false";
defparam \out_IR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \out_IR[22]~output (
	.i(\reg_IR|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[22]~output .bus_hold = "false";
defparam \out_IR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \out_IR[23]~output (
	.i(\reg_IR|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[23]~output .bus_hold = "false";
defparam \out_IR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \out_IR[24]~output (
	.i(\reg_IR|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[24]~output .bus_hold = "false";
defparam \out_IR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \out_IR[25]~output (
	.i(\reg_IR|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[25]~output .bus_hold = "false";
defparam \out_IR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \out_IR[26]~output (
	.i(\reg_IR|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[26]~output .bus_hold = "false";
defparam \out_IR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \out_IR[27]~output (
	.i(\reg_IR|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[27]~output .bus_hold = "false";
defparam \out_IR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \out_IR[28]~output (
	.i(\reg_IR|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[28]~output .bus_hold = "false";
defparam \out_IR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \out_IR[29]~output (
	.i(\reg_IR|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[29]~output .bus_hold = "false";
defparam \out_IR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \out_IR[30]~output (
	.i(\reg_IR|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[30]~output .bus_hold = "false";
defparam \out_IR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \out_IR[31]~output (
	.i(\reg_IR|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_IR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \out_IR[31]~output .bus_hold = "false";
defparam \out_IR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \addr_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[0]~output .bus_hold = "false";
defparam \addr_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \addr_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[1]~output .bus_hold = "false";
defparam \addr_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \addr_out[2]~output (
	.i(\PC|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[2]~output .bus_hold = "false";
defparam \addr_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \addr_out[3]~output (
	.i(\PC|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[3]~output .bus_hold = "false";
defparam \addr_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \addr_out[4]~output (
	.i(\PC|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[4]~output .bus_hold = "false";
defparam \addr_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \addr_out[5]~output (
	.i(\PC|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[5]~output .bus_hold = "false";
defparam \addr_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \addr_out[6]~output (
	.i(\PC|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[6]~output .bus_hold = "false";
defparam \addr_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \addr_out[7]~output (
	.i(\PC|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[7]~output .bus_hold = "false";
defparam \addr_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \addr_out[8]~output (
	.i(\PC|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[8]~output .bus_hold = "false";
defparam \addr_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \addr_out[9]~output (
	.i(\PC|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[9]~output .bus_hold = "false";
defparam \addr_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \addr_out[10]~output (
	.i(\PC|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[10]~output .bus_hold = "false";
defparam \addr_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \addr_out[11]~output (
	.i(\PC|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[11]~output .bus_hold = "false";
defparam \addr_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \addr_out[12]~output (
	.i(\PC|pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[12]~output .bus_hold = "false";
defparam \addr_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \addr_out[13]~output (
	.i(\PC|pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[13]~output .bus_hold = "false";
defparam \addr_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \addr_out[14]~output (
	.i(\PC|pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[14]~output .bus_hold = "false";
defparam \addr_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \addr_out[15]~output (
	.i(\PC|pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[15]~output .bus_hold = "false";
defparam \addr_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \addr_out[16]~output (
	.i(\PC|pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[16]~output .bus_hold = "false";
defparam \addr_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \addr_out[17]~output (
	.i(\PC|pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[17]~output .bus_hold = "false";
defparam \addr_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \addr_out[18]~output (
	.i(\PC|pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[18]~output .bus_hold = "false";
defparam \addr_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \addr_out[19]~output (
	.i(\PC|pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[19]~output .bus_hold = "false";
defparam \addr_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \addr_out[20]~output (
	.i(\PC|pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[20]~output .bus_hold = "false";
defparam \addr_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \addr_out[21]~output (
	.i(\PC|pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[21]~output .bus_hold = "false";
defparam \addr_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \addr_out[22]~output (
	.i(\PC|pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[22]~output .bus_hold = "false";
defparam \addr_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \addr_out[23]~output (
	.i(\PC|pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[23]~output .bus_hold = "false";
defparam \addr_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \addr_out[24]~output (
	.i(\PC|pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[24]~output .bus_hold = "false";
defparam \addr_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \addr_out[25]~output (
	.i(\PC|pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[25]~output .bus_hold = "false";
defparam \addr_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \addr_out[26]~output (
	.i(\PC|pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[26]~output .bus_hold = "false";
defparam \addr_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \addr_out[27]~output (
	.i(\PC|pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[27]~output .bus_hold = "false";
defparam \addr_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \addr_out[28]~output (
	.i(\PC|pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[28]~output .bus_hold = "false";
defparam \addr_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \addr_out[29]~output (
	.i(\PC|pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[29]~output .bus_hold = "false";
defparam \addr_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \addr_out[30]~output (
	.i(\PC|pc [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[30]~output .bus_hold = "false";
defparam \addr_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \addr_out[31]~output (
	.i(\PC|pc [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_out[31]~output .bus_hold = "false";
defparam \addr_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \mem_out[0]~output (
	.i(\datamemory|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[0]~output .bus_hold = "false";
defparam \mem_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \mem_out[1]~output (
	.i(\datamemory|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[1]~output .bus_hold = "false";
defparam \mem_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \mem_out[2]~output (
	.i(\datamemory|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[2]~output .bus_hold = "false";
defparam \mem_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \mem_out[3]~output (
	.i(\datamemory|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[3]~output .bus_hold = "false";
defparam \mem_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \mem_out[4]~output (
	.i(\datamemory|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[4]~output .bus_hold = "false";
defparam \mem_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \mem_out[5]~output (
	.i(\datamemory|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[5]~output .bus_hold = "false";
defparam \mem_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \mem_out[6]~output (
	.i(\datamemory|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[6]~output .bus_hold = "false";
defparam \mem_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \mem_out[7]~output (
	.i(\datamemory|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[7]~output .bus_hold = "false";
defparam \mem_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \mem_out[8]~output (
	.i(\datamemory|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[8]~output .bus_hold = "false";
defparam \mem_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \mem_out[9]~output (
	.i(\datamemory|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[9]~output .bus_hold = "false";
defparam \mem_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \mem_out[10]~output (
	.i(\datamemory|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[10]~output .bus_hold = "false";
defparam \mem_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \mem_out[11]~output (
	.i(\datamemory|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[11]~output .bus_hold = "false";
defparam \mem_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \mem_out[12]~output (
	.i(\datamemory|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[12]~output .bus_hold = "false";
defparam \mem_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \mem_out[13]~output (
	.i(\datamemory|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[13]~output .bus_hold = "false";
defparam \mem_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \mem_out[14]~output (
	.i(\datamemory|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[14]~output .bus_hold = "false";
defparam \mem_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \mem_out[15]~output (
	.i(\datamemory|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[15]~output .bus_hold = "false";
defparam \mem_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \mem_out[16]~output (
	.i(\datamemory|data_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[16]~output .bus_hold = "false";
defparam \mem_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \mem_out[17]~output (
	.i(\datamemory|data_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[17]~output .bus_hold = "false";
defparam \mem_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \mem_out[18]~output (
	.i(\datamemory|data_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[18]~output .bus_hold = "false";
defparam \mem_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \mem_out[19]~output (
	.i(\datamemory|data_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[19]~output .bus_hold = "false";
defparam \mem_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \mem_out[20]~output (
	.i(\datamemory|data_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[20]~output .bus_hold = "false";
defparam \mem_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \mem_out[21]~output (
	.i(\datamemory|data_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[21]~output .bus_hold = "false";
defparam \mem_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \mem_out[22]~output (
	.i(\datamemory|data_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[22]~output .bus_hold = "false";
defparam \mem_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \mem_out[23]~output (
	.i(\datamemory|data_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[23]~output .bus_hold = "false";
defparam \mem_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \mem_out[24]~output (
	.i(\datamemory|data_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[24]~output .bus_hold = "false";
defparam \mem_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \mem_out[25]~output (
	.i(\datamemory|data_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[25]~output .bus_hold = "false";
defparam \mem_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \mem_out[26]~output (
	.i(\datamemory|data_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[26]~output .bus_hold = "false";
defparam \mem_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \mem_out[27]~output (
	.i(\datamemory|data_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[27]~output .bus_hold = "false";
defparam \mem_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \mem_out[28]~output (
	.i(\datamemory|data_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[28]~output .bus_hold = "false";
defparam \mem_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \mem_out[29]~output (
	.i(\datamemory|data_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[29]~output .bus_hold = "false";
defparam \mem_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \mem_out[30]~output (
	.i(\datamemory|data_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[30]~output .bus_hold = "false";
defparam \mem_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \mem_out[31]~output (
	.i(\datamemory|data_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out[31]~output .bus_hold = "false";
defparam \mem_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \mem_in[0]~output (
	.i(\MemMux|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[0]~output .bus_hold = "false";
defparam \mem_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \mem_in[1]~output (
	.i(\MemMux|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[1]~output .bus_hold = "false";
defparam \mem_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \mem_in[2]~output (
	.i(\MemMux|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[2]~output .bus_hold = "false";
defparam \mem_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \mem_in[3]~output (
	.i(\MemMux|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[3]~output .bus_hold = "false";
defparam \mem_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \mem_in[4]~output (
	.i(\MemMux|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[4]~output .bus_hold = "false";
defparam \mem_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \mem_in[5]~output (
	.i(\MemMux|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[5]~output .bus_hold = "false";
defparam \mem_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \mem_in[6]~output (
	.i(\MemMux|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[6]~output .bus_hold = "false";
defparam \mem_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \mem_in[7]~output (
	.i(\MemMux|out[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[7]~output .bus_hold = "false";
defparam \mem_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \mem_in[8]~output (
	.i(\MemMux|out[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[8]~output .bus_hold = "false";
defparam \mem_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \mem_in[9]~output (
	.i(\MemMux|out[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[9]~output .bus_hold = "false";
defparam \mem_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \mem_in[10]~output (
	.i(\MemMux|out[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[10]~output .bus_hold = "false";
defparam \mem_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \mem_in[11]~output (
	.i(\MemMux|out[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[11]~output .bus_hold = "false";
defparam \mem_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \mem_in[12]~output (
	.i(\MemMux|out[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[12]~output .bus_hold = "false";
defparam \mem_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \mem_in[13]~output (
	.i(\MemMux|out[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[13]~output .bus_hold = "false";
defparam \mem_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \mem_in[14]~output (
	.i(\MemMux|out[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[14]~output .bus_hold = "false";
defparam \mem_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \mem_in[15]~output (
	.i(\MemMux|out[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[15]~output .bus_hold = "false";
defparam \mem_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \mem_in[16]~output (
	.i(\MemMux|out[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[16]~output .bus_hold = "false";
defparam \mem_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \mem_in[17]~output (
	.i(\MemMux|out[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[17]~output .bus_hold = "false";
defparam \mem_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \mem_in[18]~output (
	.i(\MemMux|out[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[18]~output .bus_hold = "false";
defparam \mem_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \mem_in[19]~output (
	.i(\MemMux|out[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[19]~output .bus_hold = "false";
defparam \mem_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \mem_in[20]~output (
	.i(\MemMux|out[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[20]~output .bus_hold = "false";
defparam \mem_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \mem_in[21]~output (
	.i(\MemMux|out[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[21]~output .bus_hold = "false";
defparam \mem_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \mem_in[22]~output (
	.i(\MemMux|out[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[22]~output .bus_hold = "false";
defparam \mem_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \mem_in[23]~output (
	.i(\MemMux|out[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[23]~output .bus_hold = "false";
defparam \mem_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \mem_in[24]~output (
	.i(\MemMux|out[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[24]~output .bus_hold = "false";
defparam \mem_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \mem_in[25]~output (
	.i(\MemMux|out[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[25]~output .bus_hold = "false";
defparam \mem_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \mem_in[26]~output (
	.i(\MemMux|out[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[26]~output .bus_hold = "false";
defparam \mem_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \mem_in[27]~output (
	.i(\MemMux|out[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[27]~output .bus_hold = "false";
defparam \mem_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \mem_in[28]~output (
	.i(\MemMux|out[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[28]~output .bus_hold = "false";
defparam \mem_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \mem_in[29]~output (
	.i(\MemMux|out[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[29]~output .bus_hold = "false";
defparam \mem_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \mem_in[30]~output (
	.i(\MemMux|out[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[30]~output .bus_hold = "false";
defparam \mem_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \mem_in[31]~output (
	.i(\MemMux|out[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_in[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_in[31]~output .bus_hold = "false";
defparam \mem_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \mem_addr[0]~output (
	.i(\reg_IR|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[0]~output .bus_hold = "false";
defparam \mem_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \mem_addr[1]~output (
	.i(\reg_IR|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[1]~output .bus_hold = "false";
defparam \mem_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \mem_addr[2]~output (
	.i(\reg_IR|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[2]~output .bus_hold = "false";
defparam \mem_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \mem_addr[3]~output (
	.i(\reg_IR|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[3]~output .bus_hold = "false";
defparam \mem_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \mem_addr[4]~output (
	.i(\reg_IR|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[4]~output .bus_hold = "false";
defparam \mem_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \mem_addr[5]~output (
	.i(\reg_IR|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[5]~output .bus_hold = "false";
defparam \mem_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \mem_addr[6]~output (
	.i(\reg_IR|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[6]~output .bus_hold = "false";
defparam \mem_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \mem_addr[7]~output (
	.i(\reg_IR|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[7]~output .bus_hold = "false";
defparam \mem_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \a_mux~input (
	.i(a_mux),
	.ibar(gnd),
	.o(\a_mux~input_o ));
// synopsys translate_off
defparam \a_mux~input .bus_hold = "false";
defparam \a_mux~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \data_mux[1]~input (
	.i(data_mux[1]),
	.ibar(gnd),
	.o(\data_mux[1]~input_o ));
// synopsys translate_off
defparam \data_mux[1]~input .bus_hold = "false";
defparam \data_mux[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y19_N8
cycloneive_io_ibuf \alu_op[2]~input (
	.i(alu_op[2]),
	.ibar(gnd),
	.o(\alu_op[2]~input_o ));
// synopsys translate_off
defparam \alu_op[2]~input .bus_hold = "false";
defparam \alu_op[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \im_mux2[1]~input (
	.i(im_mux2[1]),
	.ibar(gnd),
	.o(\im_mux2[1]~input_o ));
// synopsys translate_off
defparam \im_mux2[1]~input .bus_hold = "false";
defparam \im_mux2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N1
cycloneive_io_ibuf \im_mux2[0]~input (
	.i(im_mux2[0]),
	.ibar(gnd),
	.o(\im_mux2[0]~input_o ));
// synopsys translate_off
defparam \im_mux2[0]~input .bus_hold = "false";
defparam \im_mux2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \b_mux~input (
	.i(b_mux),
	.ibar(gnd),
	.o(\b_mux~input_o ));
// synopsys translate_off
defparam \b_mux~input .bus_hold = "false";
defparam \b_mux~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N20
cycloneive_lcell_comb \bMux|out[0]~0 (
// Equation(s):
// \bMux|out[0]~0_combout  = (!\b_mux~input_o  & \DataMux|out [0])

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DataMux|out [0]),
	.cin(gnd),
	.combout(\bMux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[0]~0 .lut_mask = 16'h5500;
defparam \bMux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \clr_B~input (
	.i(clr_B),
	.ibar(gnd),
	.o(\clr_B~input_o ));
// synopsys translate_off
defparam \clr_B~input .bus_hold = "false";
defparam \clr_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \clr_B~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clr_B~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clr_B~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clr_B~inputclkctrl .clock_type = "global clock";
defparam \clr_B~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y25_N22
cycloneive_io_ibuf \ld_B~input (
	.i(ld_B),
	.ibar(gnd),
	.o(\ld_B~input_o ));
// synopsys translate_off
defparam \ld_B~input .bus_hold = "false";
defparam \ld_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y23_N21
dffeas \reg_B|Q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[0] .is_wysiwyg = "true";
defparam \reg_B|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N2
cycloneive_lcell_comb \ALUMux2|Mux0~0 (
// Equation(s):
// \ALUMux2|Mux0~0_combout  = (\im_mux2[1]~input_o ) # ((!\im_mux2[0]~input_o  & \reg_B|Q [0]))

	.dataa(\im_mux2[1]~input_o ),
	.datab(gnd),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_B|Q [0]),
	.cin(gnd),
	.combout(\ALUMux2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux0~0 .lut_mask = 16'hAFAA;
defparam \ALUMux2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y24_N16
cycloneive_lcell_comb \ALUMux2|Mux32~0 (
// Equation(s):
// \ALUMux2|Mux32~0_combout  = (\im_mux2[0]~input_o ) # (!\im_mux2[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\im_mux2[1]~input_o ),
	.datad(\im_mux2[0]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux32~0 .lut_mask = 16'hFF0F;
defparam \ALUMux2|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \ALUMux2|Mux32~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ALUMux2|Mux32~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ALUMux2|Mux32~0clkctrl_outclk ));
// synopsys translate_off
defparam \ALUMux2|Mux32~0clkctrl .clock_type = "global clock";
defparam \ALUMux2|Mux32~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N10
cycloneive_lcell_comb \ALUMux2|out[0] (
// Equation(s):
// \ALUMux2|out [0] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux0~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [0]))

	.dataa(\ALUMux2|out [0]),
	.datab(gnd),
	.datac(\ALUMux2|Mux0~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [0]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[0] .lut_mask = 16'hF0AA;
defparam \ALUMux2|out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \alu_op[1]~input (
	.i(alu_op[1]),
	.ibar(gnd),
	.o(\alu_op[1]~input_o ));
// synopsys translate_off
defparam \alu_op[1]~input .bus_hold = "false";
defparam \alu_op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y21_N15
cycloneive_io_ibuf \im_mux1~input (
	.i(im_mux1),
	.ibar(gnd),
	.o(\im_mux1~input_o ));
// synopsys translate_off
defparam \im_mux1~input .bus_hold = "false";
defparam \im_mux1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \clr_IR~input (
	.i(clr_IR),
	.ibar(gnd),
	.o(\clr_IR~input_o ));
// synopsys translate_off
defparam \clr_IR~input .bus_hold = "false";
defparam \clr_IR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \clr_IR~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clr_IR~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clr_IR~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clr_IR~inputclkctrl .clock_type = "global clock";
defparam \clr_IR~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N15
cycloneive_io_ibuf \ld_IR~input (
	.i(ld_IR),
	.ibar(gnd),
	.o(\ld_IR~input_o ));
// synopsys translate_off
defparam \ld_IR~input .bus_hold = "false";
defparam \ld_IR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y24_N15
dffeas \reg_IR|Q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [0]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[0] .is_wysiwyg = "true";
defparam \reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N8
cycloneive_lcell_comb \ALUMux1|out[0]~0 (
// Equation(s):
// \ALUMux1|out[0]~0_combout  = (\im_mux1~input_o  & (\reg_IR|Q [0])) # (!\im_mux1~input_o  & ((\reg_A|Q [0])))

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(\reg_IR|Q [0]),
	.datad(\reg_A|Q [0]),
	.cin(gnd),
	.combout(\ALUMux1|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[0]~0 .lut_mask = 16'hF5A0;
defparam \ALUMux1|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N1
cycloneive_io_ibuf \alu_op[0]~input (
	.i(alu_op[0]),
	.ibar(gnd),
	.o(\alu_op[0]~input_o ));
// synopsys translate_off
defparam \alu_op[0]~input .bus_hold = "false";
defparam \alu_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N14
cycloneive_lcell_comb \alu|mux1|Mux31~1 (
// Equation(s):
// \alu|mux1|Mux31~1_combout  = (\ALUMux2|out [0] & ((\alu_op[1]~input_o  & (!\ALUMux1|out[0]~0_combout )) # (!\alu_op[1]~input_o  & ((\ALUMux1|out[0]~0_combout ) # (\alu_op[0]~input_o ))))) # (!\ALUMux2|out [0] & (\ALUMux1|out[0]~0_combout  & 
// ((\alu_op[1]~input_o ) # (\alu_op[0]~input_o ))))

	.dataa(\ALUMux2|out [0]),
	.datab(\alu_op[1]~input_o ),
	.datac(\ALUMux1|out[0]~0_combout ),
	.datad(\alu_op[0]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux31~1 .lut_mask = 16'h7A68;
defparam \alu|mux1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N6
cycloneive_lcell_comb \alu|mux1|Mux4~0 (
// Equation(s):
// \alu|mux1|Mux4~0_combout  = (!\alu_op[1]~input_o  & \alu_op[0]~input_o )

	.dataa(gnd),
	.datab(\alu_op[1]~input_o ),
	.datac(\alu_op[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|mux1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux4~0 .lut_mask = 16'h3030;
defparam \alu|mux1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N10
cycloneive_lcell_comb \alu|mux1|Mux4~2 (
// Equation(s):
// \alu|mux1|Mux4~2_combout  = (\alu_op[1]~input_o ) # ((\alu_op[0]~input_o  & \alu_op[2]~input_o ))

	.dataa(\alu_op[0]~input_o ),
	.datab(\alu_op[1]~input_o ),
	.datac(gnd),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux4~2 .lut_mask = 16'hEECC;
defparam \alu|mux1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N16
cycloneive_lcell_comb \alu|mux1|Mux4~1 (
// Equation(s):
// \alu|mux1|Mux4~1_combout  = (\alu_op[1]~input_o  & ((!\alu_op[2]~input_o ))) # (!\alu_op[1]~input_o  & (!\alu_op[0]~input_o ))

	.dataa(\alu_op[0]~input_o ),
	.datab(\alu_op[1]~input_o ),
	.datac(gnd),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux4~1 .lut_mask = 16'h11DD;
defparam \alu|mux1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N2
cycloneive_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (\alu_op[0]~input_o  & (\alu_op[1]~input_o  & !\alu_op[2]~input_o ))

	.dataa(\alu_op[0]~input_o ),
	.datab(\alu_op[1]~input_o ),
	.datac(gnd),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~0 .lut_mask = 16'h0088;
defparam \alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N28
cycloneive_lcell_comb \bMux|out[1]~1 (
// Equation(s):
// \bMux|out[1]~1_combout  = (\DataMux|out [1] & !\b_mux~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [1]),
	.datad(\b_mux~input_o ),
	.cin(gnd),
	.combout(\bMux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[1]~1 .lut_mask = 16'h00F0;
defparam \bMux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y24_N29
dffeas \reg_B|Q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[1] .is_wysiwyg = "true";
defparam \reg_B|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N20
cycloneive_lcell_comb \ALUMux2|Mux1~0 (
// Equation(s):
// \ALUMux2|Mux1~0_combout  = (!\im_mux2[0]~input_o  & (!\im_mux2[1]~input_o  & \reg_B|Q [1]))

	.dataa(\im_mux2[0]~input_o ),
	.datab(\im_mux2[1]~input_o ),
	.datac(gnd),
	.datad(\reg_B|Q [1]),
	.cin(gnd),
	.combout(\ALUMux2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux1~0 .lut_mask = 16'h1100;
defparam \ALUMux2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N4
cycloneive_lcell_comb \ALUMux2|out[1] (
// Equation(s):
// \ALUMux2|out [1] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux1~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [1]))

	.dataa(gnd),
	.datab(\ALUMux2|out [1]),
	.datac(\ALUMux2|Mux1~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [1]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[1] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N26
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0_combout  = (\ALUMux2|out [0] & ((\ALUMux1|out[0]~0_combout ))) # (!\ALUMux2|out [0] & (\alu|Equal0~0_combout ))

	.dataa(\alu|Equal0~0_combout ),
	.datab(gnd),
	.datac(\ALUMux1|out[0]~0_combout ),
	.datad(\ALUMux2|out [0]),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0 .lut_mask = 16'hF0AA;
defparam \alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N30
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|sum~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|sum~0_combout  = \ALUMux1|out[1]~1_combout  $ (\alu|Equal0~0_combout  $ (\ALUMux2|out [1] $ (\alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux1|out[1]~1_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux2|out [1]),
	.datad(\alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[1].FullAdder32|sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|sum~0 .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N1
cycloneive_io_ibuf \data_mux[0]~input (
	.i(data_mux[0]),
	.ibar(gnd),
	.o(\data_mux[0]~input_o ));
// synopsys translate_off
defparam \data_mux[0]~input .bus_hold = "false";
defparam \data_mux[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \mclk~input (
	.i(mclk),
	.ibar(gnd),
	.o(\mclk~input_o ));
// synopsys translate_off
defparam \mclk~input .bus_hold = "false";
defparam \mclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \mclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \mclk~inputclkctrl .clock_type = "global clock";
defparam \mclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N22
cycloneive_lcell_comb \datamemory|M~0feeder (
// Equation(s):
// \datamemory|M~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|M~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~0feeder .lut_mask = 16'hFFFF;
defparam \datamemory|M~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N23
dffeas \datamemory|M~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\datamemory|M~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~0 .is_wysiwyg = "true";
defparam \datamemory|M~0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \wen~input (
	.i(wen),
	.ibar(gnd),
	.o(\wen~input_o ));
// synopsys translate_off
defparam \wen~input .bus_hold = "false";
defparam \wen~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N26
cycloneive_lcell_comb \datamemory|data_out[0]~0 (
// Equation(s):
// \datamemory|data_out[0]~0_combout  = (\wen~input_o ) # (!\en~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\en~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\datamemory|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out[0]~0 .lut_mask = 16'hFF0F;
defparam \datamemory|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N10
cycloneive_lcell_comb \bMux|out[2]~2 (
// Equation(s):
// \bMux|out[2]~2_combout  = (\DataMux|out [2] & !\b_mux~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [2]),
	.datad(\b_mux~input_o ),
	.cin(gnd),
	.combout(\bMux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[2]~2 .lut_mask = 16'h00F0;
defparam \bMux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y22_N11
dffeas \reg_B|Q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[2] .is_wysiwyg = "true";
defparam \reg_B|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N8
cycloneive_lcell_comb \aMux|out[2]~2 (
// Equation(s):
// \aMux|out[2]~2_combout  = (!\a_mux~input_o  & \DataMux|out [2])

	.dataa(gnd),
	.datab(\a_mux~input_o ),
	.datac(\DataMux|out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\aMux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[2]~2 .lut_mask = 16'h3030;
defparam \aMux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \clr_A~input (
	.i(clr_A),
	.ibar(gnd),
	.o(\clr_A~input_o ));
// synopsys translate_off
defparam \clr_A~input .bus_hold = "false";
defparam \clr_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clr_A~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clr_A~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clr_A~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clr_A~inputclkctrl .clock_type = "global clock";
defparam \clr_A~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y20_N8
cycloneive_io_ibuf \ld_A~input (
	.i(ld_A),
	.ibar(gnd),
	.o(\ld_A~input_o ));
// synopsys translate_off
defparam \ld_A~input .bus_hold = "false";
defparam \ld_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y22_N9
dffeas \reg_A|Q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y20_N1
cycloneive_io_ibuf \reg_mux~input (
	.i(reg_mux),
	.ibar(gnd),
	.o(\reg_mux~input_o ));
// synopsys translate_off
defparam \reg_mux~input .bus_hold = "false";
defparam \reg_mux~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N22
cycloneive_lcell_comb \MemMux|out[2]~2 (
// Equation(s):
// \MemMux|out[2]~2_combout  = (\reg_mux~input_o  & (\reg_B|Q [2])) # (!\reg_mux~input_o  & ((\reg_A|Q [2])))

	.dataa(gnd),
	.datab(\reg_B|Q [2]),
	.datac(\reg_A|Q [2]),
	.datad(\reg_mux~input_o ),
	.cin(gnd),
	.combout(\MemMux|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[2]~2 .lut_mask = 16'hCCF0;
defparam \MemMux|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N12
cycloneive_lcell_comb \datamemory|M~33 (
// Equation(s):
// \datamemory|M~33_combout  = (\en~input_o  & \wen~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\en~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\datamemory|M~33_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~33 .lut_mask = 16'hF000;
defparam \datamemory|M~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N14
cycloneive_lcell_comb \aMux|out[7]~7 (
// Equation(s):
// \aMux|out[7]~7_combout  = (!\a_mux~input_o  & \DataMux|out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [7]),
	.cin(gnd),
	.combout(\aMux|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[7]~7 .lut_mask = 16'h0F00;
defparam \aMux|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N15
dffeas \reg_A|Q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N22
cycloneive_lcell_comb \bMux|out[7]~7 (
// Equation(s):
// \bMux|out[7]~7_combout  = (!\b_mux~input_o  & \DataMux|out [7])

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DataMux|out [7]),
	.cin(gnd),
	.combout(\bMux|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[7]~7 .lut_mask = 16'h5500;
defparam \bMux|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y23_N23
dffeas \reg_B|Q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[7] .is_wysiwyg = "true";
defparam \reg_B|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N24
cycloneive_lcell_comb \ALUMux2|Mux7~0 (
// Equation(s):
// \ALUMux2|Mux7~0_combout  = (!\im_mux2[1]~input_o  & (!\im_mux2[0]~input_o  & \reg_B|Q [7]))

	.dataa(\im_mux2[1]~input_o ),
	.datab(gnd),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_B|Q [7]),
	.cin(gnd),
	.combout(\ALUMux2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux7~0 .lut_mask = 16'h0500;
defparam \ALUMux2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N4
cycloneive_lcell_comb \ALUMux2|out[7] (
// Equation(s):
// \ALUMux2|out [7] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux7~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [7])))

	.dataa(gnd),
	.datab(\ALUMux2|Mux7~0_combout ),
	.datac(\ALUMux2|out [7]),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [7]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[7] .lut_mask = 16'hCCF0;
defparam \ALUMux2|out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N24
cycloneive_lcell_comb \alu|OR_32|result[7] (
// Equation(s):
// \alu|OR_32|result [7] = (\ALUMux2|out [7]) # ((\im_mux1~input_o  & ((\reg_IR|Q [7]))) # (!\im_mux1~input_o  & (\reg_A|Q [7])))

	.dataa(\reg_A|Q [7]),
	.datab(\ALUMux2|out [7]),
	.datac(\reg_IR|Q [7]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|OR_32|result [7]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[7] .lut_mask = 16'hFCEE;
defparam \alu|OR_32|result[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N20
cycloneive_lcell_comb \aMux|out[6]~6 (
// Equation(s):
// \aMux|out[6]~6_combout  = (\DataMux|out [6] & !\a_mux~input_o )

	.dataa(\DataMux|out [6]),
	.datab(gnd),
	.datac(\a_mux~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aMux|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[6]~6 .lut_mask = 16'h0A0A;
defparam \aMux|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N21
dffeas \reg_A|Q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N4
cycloneive_lcell_comb \bMux|out[6]~6 (
// Equation(s):
// \bMux|out[6]~6_combout  = (!\b_mux~input_o  & \DataMux|out [6])

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DataMux|out [6]),
	.cin(gnd),
	.combout(\bMux|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[6]~6 .lut_mask = 16'h5500;
defparam \bMux|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y23_N5
dffeas \reg_B|Q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[6] .is_wysiwyg = "true";
defparam \reg_B|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N10
cycloneive_lcell_comb \MemMux|out[6]~6 (
// Equation(s):
// \MemMux|out[6]~6_combout  = (\reg_mux~input_o  & ((\reg_B|Q [6]))) # (!\reg_mux~input_o  & (\reg_A|Q [6]))

	.dataa(\reg_A|Q [6]),
	.datab(gnd),
	.datac(\reg_mux~input_o ),
	.datad(\reg_B|Q [6]),
	.cin(gnd),
	.combout(\MemMux|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[6]~6 .lut_mask = 16'hFA0A;
defparam \MemMux|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N14
cycloneive_lcell_comb \datamemory|M~7feeder (
// Equation(s):
// \datamemory|M~7feeder_combout  = \MemMux|out[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[6]~6_combout ),
	.cin(gnd),
	.combout(\datamemory|M~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~7feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N15
dffeas \datamemory|M~7 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~7 .is_wysiwyg = "true";
defparam \datamemory|M~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N16
cycloneive_lcell_comb \MemMux|out[0]~0 (
// Equation(s):
// \MemMux|out[0]~0_combout  = (\reg_mux~input_o  & (\reg_B|Q [0])) # (!\reg_mux~input_o  & ((\reg_A|Q [0])))

	.dataa(\reg_B|Q [0]),
	.datab(gnd),
	.datac(\reg_mux~input_o ),
	.datad(\reg_A|Q [0]),
	.cin(gnd),
	.combout(\MemMux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[0]~0 .lut_mask = 16'hAFA0;
defparam \MemMux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N29
dffeas \reg_IR|Q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [1]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[1] .is_wysiwyg = "true";
defparam \reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N24
cycloneive_lcell_comb \aMux|out[3]~3 (
// Equation(s):
// \aMux|out[3]~3_combout  = (\DataMux|out [3] & !\a_mux~input_o )

	.dataa(gnd),
	.datab(\DataMux|out [3]),
	.datac(\a_mux~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aMux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[3]~3 .lut_mask = 16'h0C0C;
defparam \aMux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y23_N25
dffeas \reg_A|Q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N8
cycloneive_lcell_comb \bMux|out[3]~3 (
// Equation(s):
// \bMux|out[3]~3_combout  = (\DataMux|out [3] & !\b_mux~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [3]),
	.datad(\b_mux~input_o ),
	.cin(gnd),
	.combout(\bMux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[3]~3 .lut_mask = 16'h00F0;
defparam \bMux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N9
dffeas \reg_B|Q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[3] .is_wysiwyg = "true";
defparam \reg_B|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N14
cycloneive_lcell_comb \ALUMux2|Mux3~0 (
// Equation(s):
// \ALUMux2|Mux3~0_combout  = (!\im_mux2[1]~input_o  & (!\im_mux2[0]~input_o  & \reg_B|Q [3]))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\im_mux2[0]~input_o ),
	.datac(gnd),
	.datad(\reg_B|Q [3]),
	.cin(gnd),
	.combout(\ALUMux2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux3~0 .lut_mask = 16'h1100;
defparam \ALUMux2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N14
cycloneive_lcell_comb \ALUMux2|out[3] (
// Equation(s):
// \ALUMux2|out [3] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux3~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [3]))

	.dataa(gnd),
	.datab(\ALUMux2|out [3]),
	.datac(\ALUMux2|Mux3~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [3]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[3] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N22
cycloneive_lcell_comb \alu|OR_32|result[3] (
// Equation(s):
// \alu|OR_32|result [3] = (\ALUMux2|out [3]) # ((\im_mux1~input_o  & ((\reg_IR|Q [3]))) # (!\im_mux1~input_o  & (\reg_A|Q [3])))

	.dataa(\reg_A|Q [3]),
	.datab(\im_mux1~input_o ),
	.datac(\ALUMux2|out [3]),
	.datad(\reg_IR|Q [3]),
	.cin(gnd),
	.combout(\alu|OR_32|result [3]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[3] .lut_mask = 16'hFEF2;
defparam \alu|OR_32|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N16
cycloneive_lcell_comb \ALUMux1|out[2]~2 (
// Equation(s):
// \ALUMux1|out[2]~2_combout  = (\im_mux1~input_o  & ((\reg_IR|Q [2]))) # (!\im_mux1~input_o  & (\reg_A|Q [2]))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\reg_A|Q [2]),
	.datad(\reg_IR|Q [2]),
	.cin(gnd),
	.combout(\ALUMux1|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[2]~2 .lut_mask = 16'hFC30;
defparam \ALUMux1|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N6
cycloneive_lcell_comb \bMux|out[4]~4 (
// Equation(s):
// \bMux|out[4]~4_combout  = (\DataMux|out [4] & !\b_mux~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [4]),
	.datad(\b_mux~input_o ),
	.cin(gnd),
	.combout(\bMux|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[4]~4 .lut_mask = 16'h00F0;
defparam \bMux|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N7
dffeas \reg_B|Q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[4] .is_wysiwyg = "true";
defparam \reg_B|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N30
cycloneive_lcell_comb \ALUMux2|Mux4~0 (
// Equation(s):
// \ALUMux2|Mux4~0_combout  = (!\im_mux2[1]~input_o  & (!\im_mux2[0]~input_o  & \reg_B|Q [4]))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\im_mux2[0]~input_o ),
	.datac(gnd),
	.datad(\reg_B|Q [4]),
	.cin(gnd),
	.combout(\ALUMux2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux4~0 .lut_mask = 16'h1100;
defparam \ALUMux2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N14
cycloneive_lcell_comb \ALUMux2|out[4] (
// Equation(s):
// \ALUMux2|out [4] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux4~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [4]))

	.dataa(\ALUMux2|out [4]),
	.datab(\ALUMux2|Mux32~0clkctrl_outclk ),
	.datac(gnd),
	.datad(\ALUMux2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALUMux2|out [4]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[4] .lut_mask = 16'hEE22;
defparam \ALUMux2|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N0
cycloneive_lcell_comb \ALUMux1|out[3]~3 (
// Equation(s):
// \ALUMux1|out[3]~3_combout  = (\im_mux1~input_o  & (\reg_IR|Q [3])) # (!\im_mux1~input_o  & ((\reg_A|Q [3])))

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(\reg_IR|Q [3]),
	.datad(\reg_A|Q [3]),
	.cin(gnd),
	.combout(\ALUMux1|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[3]~3 .lut_mask = 16'hF5A0;
defparam \ALUMux1|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N14
cycloneive_lcell_comb \ALUMux2|Mux2~0 (
// Equation(s):
// \ALUMux2|Mux2~0_combout  = (!\im_mux2[1]~input_o  & (!\im_mux2[0]~input_o  & \reg_B|Q [2]))

	.dataa(gnd),
	.datab(\im_mux2[1]~input_o ),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_B|Q [2]),
	.cin(gnd),
	.combout(\ALUMux2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux2~0 .lut_mask = 16'h0300;
defparam \ALUMux2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N30
cycloneive_lcell_comb \ALUMux2|out[2] (
// Equation(s):
// \ALUMux2|out [2] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux2~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [2]))

	.dataa(\ALUMux2|out [2]),
	.datab(gnd),
	.datac(\ALUMux2|Mux2~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [2]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[2] .lut_mask = 16'hF0AA;
defparam \ALUMux2|out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N28
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0_combout  = (\alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0_combout  & ((\ALUMux1|out[1]~1_combout ) # (\alu|Equal0~0_combout  $ (\ALUMux2|out [1])))) # 
// (!\alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0_combout  & (\ALUMux1|out[1]~1_combout  & (\alu|Equal0~0_combout  $ (\ALUMux2|out [1]))))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux2|out [1]),
	.datac(\alu|Adder_32Bit|fulladd_stage[0].FullAdder32|cout~0_combout ),
	.datad(\ALUMux1|out[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N18
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0_combout  = (\ALUMux1|out[2]~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0_combout ) # (\ALUMux2|out [2] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[2]~2_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0_combout  & (\ALUMux2|out [2] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [2]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[2]~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N12
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0_combout  = (\ALUMux1|out[3]~3_combout  & ((\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0_combout ) # (\ALUMux2|out [3] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[3]~3_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0_combout  & (\ALUMux2|out [3] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [3]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[3]~3_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N12
cycloneive_lcell_comb \reg_IR|Q[4]~feeder (
// Equation(s):
// \reg_IR|Q[4]~feeder_combout  = \DataMux|out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_IR|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N13
dffeas \reg_IR|Q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_IR|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[4] .is_wysiwyg = "true";
defparam \reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N12
cycloneive_lcell_comb \ALUMux1|out[4]~4 (
// Equation(s):
// \ALUMux1|out[4]~4_combout  = (\im_mux1~input_o  & ((\reg_IR|Q [4]))) # (!\im_mux1~input_o  & (\reg_A|Q [4]))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_A|Q [4]),
	.datac(gnd),
	.datad(\reg_IR|Q [4]),
	.cin(gnd),
	.combout(\ALUMux1|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[4]~4 .lut_mask = 16'hEE44;
defparam \ALUMux1|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N8
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|sum~combout  = \alu|Equal0~0_combout  $ (\ALUMux2|out [4] $ (\alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0_combout  $ (\ALUMux1|out[4]~4_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux2|out [4]),
	.datac(\alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0_combout ),
	.datad(\ALUMux1|out[4]~4_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N6
cycloneive_lcell_comb \aMux|out[5]~5 (
// Equation(s):
// \aMux|out[5]~5_combout  = (!\a_mux~input_o  & \DataMux|out [5])

	.dataa(gnd),
	.datab(\a_mux~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [5]),
	.cin(gnd),
	.combout(\aMux|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[5]~5 .lut_mask = 16'h3300;
defparam \aMux|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y24_N7
dffeas \reg_A|Q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N22
cycloneive_lcell_comb \bMux|out[5]~5 (
// Equation(s):
// \bMux|out[5]~5_combout  = (!\b_mux~input_o  & \DataMux|out [5])

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [5]),
	.cin(gnd),
	.combout(\bMux|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[5]~5 .lut_mask = 16'h3300;
defparam \bMux|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y24_N23
dffeas \reg_B|Q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[5] .is_wysiwyg = "true";
defparam \reg_B|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N10
cycloneive_lcell_comb \ALUMux2|Mux5~0 (
// Equation(s):
// \ALUMux2|Mux5~0_combout  = (!\im_mux2[0]~input_o  & (!\im_mux2[1]~input_o  & \reg_B|Q [5]))

	.dataa(\im_mux2[0]~input_o ),
	.datab(\im_mux2[1]~input_o ),
	.datac(gnd),
	.datad(\reg_B|Q [5]),
	.cin(gnd),
	.combout(\ALUMux2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux5~0 .lut_mask = 16'h1100;
defparam \ALUMux2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N16
cycloneive_lcell_comb \ALUMux2|out[5] (
// Equation(s):
// \ALUMux2|out [5] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux5~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [5]))

	.dataa(\ALUMux2|out [5]),
	.datab(\ALUMux2|Mux5~0_combout ),
	.datac(gnd),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [5]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[5] .lut_mask = 16'hCCAA;
defparam \ALUMux2|out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N16
cycloneive_lcell_comb \alu|OR_32|result[5] (
// Equation(s):
// \alu|OR_32|result [5] = (\ALUMux2|out [5]) # ((\im_mux1~input_o  & ((\reg_IR|Q [5]))) # (!\im_mux1~input_o  & (\reg_A|Q [5])))

	.dataa(\reg_A|Q [5]),
	.datab(\reg_IR|Q [5]),
	.datac(\im_mux1~input_o ),
	.datad(\ALUMux2|out [5]),
	.cin(gnd),
	.combout(\alu|OR_32|result [5]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[5] .lut_mask = 16'hFFCA;
defparam \alu|OR_32|result[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N0
cycloneive_lcell_comb \alu|mux1|Mux26~0 (
// Equation(s):
// \alu|mux1|Mux26~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & ((\reg_IR|Q [6]))) # (!\im_mux1~input_o  & (\reg_A|Q [6]))))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_A|Q [6]),
	.datac(\reg_IR|Q [6]),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux26~0 .lut_mask = 16'hE400;
defparam \alu|mux1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N26
cycloneive_lcell_comb \ALUMux1|out[5]~5 (
// Equation(s):
// \ALUMux1|out[5]~5_combout  = (\im_mux1~input_o  & (\reg_IR|Q [5])) # (!\im_mux1~input_o  & ((\reg_A|Q [5])))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_IR|Q [5]),
	.datac(gnd),
	.datad(\reg_A|Q [5]),
	.cin(gnd),
	.combout(\ALUMux1|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[5]~5 .lut_mask = 16'hDD88;
defparam \ALUMux1|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N6
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0_combout  = (\ALUMux1|out[4]~4_combout  & ((\alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0_combout ) # (\ALUMux2|out [4] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[4]~4_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0_combout  & (\ALUMux2|out [4] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [4]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[4]~4_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[3].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N18
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|sum~combout  = \alu|Equal0~0_combout  $ (\ALUMux2|out [5] $ (\ALUMux1|out[5]~5_combout  $ (\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux2|out [5]),
	.datac(\ALUMux1|out[5]~5_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[5].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N24
cycloneive_lcell_comb \alu|mux1|Mux26~1 (
// Equation(s):
// \alu|mux1|Mux26~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & ((\alu|Adder_32Bit|fulladd_stage[5].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux26~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux26~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[5].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux26~1 .lut_mask = 16'hD951;
defparam \alu|mux1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N2
cycloneive_lcell_comb \alu|mux1|Mux26~2 (
// Equation(s):
// \alu|mux1|Mux26~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux26~1_combout  & ((\alu|OR_32|result [5]))) # (!\alu|mux1|Mux26~1_combout  & (\ALUMux1|out[4]~4_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux26~1_combout ))))

	.dataa(\ALUMux1|out[4]~4_combout ),
	.datab(\alu|OR_32|result [5]),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|mux1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux26~2 .lut_mask = 16'hCFA0;
defparam \alu|mux1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N18
cycloneive_lcell_comb \DataMux|Mux5~0 (
// Equation(s):
// \DataMux|Mux5~0_combout  = (\data_mux[1]~input_o  & (\alu|mux1|Mux26~2_combout )) # (!\data_mux[1]~input_o  & ((\data_in[5]~input_o )))

	.dataa(\alu|mux1|Mux26~2_combout ),
	.datab(\data_in[5]~input_o ),
	.datac(gnd),
	.datad(\data_mux[1]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux5~0 .lut_mask = 16'hAACC;
defparam \DataMux|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N22
cycloneive_lcell_comb \MemMux|out[5]~5 (
// Equation(s):
// \MemMux|out[5]~5_combout  = (\reg_mux~input_o  & (\reg_B|Q [5])) # (!\reg_mux~input_o  & ((\reg_A|Q [5])))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_B|Q [5]),
	.datad(\reg_A|Q [5]),
	.cin(gnd),
	.combout(\MemMux|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[5]~5 .lut_mask = 16'hF3C0;
defparam \MemMux|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N8
cycloneive_lcell_comb \datamemory|M~6feeder (
// Equation(s):
// \datamemory|M~6feeder_combout  = \MemMux|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|out[5]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|M~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~6feeder .lut_mask = 16'hF0F0;
defparam \datamemory|M~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N9
dffeas \datamemory|M~6 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~6 .is_wysiwyg = "true";
defparam \datamemory|M~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N28
cycloneive_lcell_comb \MemMux|out[1]~1 (
// Equation(s):
// \MemMux|out[1]~1_combout  = (\reg_mux~input_o  & ((\reg_B|Q [1]))) # (!\reg_mux~input_o  & (\reg_A|Q [1]))

	.dataa(gnd),
	.datab(\reg_A|Q [1]),
	.datac(\reg_mux~input_o ),
	.datad(\reg_B|Q [1]),
	.cin(gnd),
	.combout(\MemMux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[1]~1 .lut_mask = 16'hFC0C;
defparam \MemMux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N22
cycloneive_lcell_comb \MemMux|out[3]~3 (
// Equation(s):
// \MemMux|out[3]~3_combout  = (\reg_mux~input_o  & (\reg_B|Q [3])) # (!\reg_mux~input_o  & ((\reg_A|Q [3])))

	.dataa(\reg_B|Q [3]),
	.datab(\reg_mux~input_o ),
	.datac(\reg_A|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemMux|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[3]~3 .lut_mask = 16'hB8B8;
defparam \MemMux|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N10
cycloneive_lcell_comb \MemMux|out[4]~4 (
// Equation(s):
// \MemMux|out[4]~4_combout  = (\reg_mux~input_o  & ((\reg_B|Q [4]))) # (!\reg_mux~input_o  & (\reg_A|Q [4]))

	.dataa(\reg_A|Q [4]),
	.datab(\reg_mux~input_o ),
	.datac(gnd),
	.datad(\reg_B|Q [4]),
	.cin(gnd),
	.combout(\MemMux|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[4]~4 .lut_mask = 16'hEE22;
defparam \MemMux|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N24
cycloneive_lcell_comb \MemMux|out[7]~7 (
// Equation(s):
// \MemMux|out[7]~7_combout  = (\reg_mux~input_o  & (\reg_B|Q [7])) # (!\reg_mux~input_o  & ((\reg_A|Q [7])))

	.dataa(\reg_B|Q [7]),
	.datab(\reg_mux~input_o ),
	.datac(gnd),
	.datad(\reg_A|Q [7]),
	.cin(gnd),
	.combout(\MemMux|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[7]~7 .lut_mask = 16'hBB88;
defparam \MemMux|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \data_in[8]~input (
	.i(data_in[8]),
	.ibar(gnd),
	.o(\data_in[8]~input_o ));
// synopsys translate_off
defparam \data_in[8]~input .bus_hold = "false";
defparam \data_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X92_Y24_N1
dffeas \reg_IR|Q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [9]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[9] .is_wysiwyg = "true";
defparam \reg_IR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N16
cycloneive_lcell_comb \bMux|out[9]~9 (
// Equation(s):
// \bMux|out[9]~9_combout  = (!\b_mux~input_o  & \DataMux|out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b_mux~input_o ),
	.datad(\DataMux|out [9]),
	.cin(gnd),
	.combout(\bMux|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[9]~9 .lut_mask = 16'h0F00;
defparam \bMux|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N17
dffeas \reg_B|Q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[9] .is_wysiwyg = "true";
defparam \reg_B|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N8
cycloneive_lcell_comb \ALUMux2|Mux9~0 (
// Equation(s):
// \ALUMux2|Mux9~0_combout  = (!\im_mux2[0]~input_o  & (\reg_B|Q [9] & !\im_mux2[1]~input_o ))

	.dataa(gnd),
	.datab(\im_mux2[0]~input_o ),
	.datac(\reg_B|Q [9]),
	.datad(\im_mux2[1]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux9~0 .lut_mask = 16'h0030;
defparam \ALUMux2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N18
cycloneive_lcell_comb \ALUMux2|out[9] (
// Equation(s):
// \ALUMux2|out [9] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux9~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [9]))

	.dataa(gnd),
	.datab(\ALUMux2|out [9]),
	.datac(\ALUMux2|Mux9~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [9]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[9] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N0
cycloneive_lcell_comb \alu|OR_32|result[9] (
// Equation(s):
// \alu|OR_32|result [9] = (\ALUMux2|out [9]) # ((\im_mux1~input_o  & (\reg_IR|Q [9])) # (!\im_mux1~input_o  & ((\reg_A|Q [9]))))

	.dataa(\reg_IR|Q [9]),
	.datab(\reg_A|Q [9]),
	.datac(\im_mux1~input_o ),
	.datad(\ALUMux2|out [9]),
	.cin(gnd),
	.combout(\alu|OR_32|result [9]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[9] .lut_mask = 16'hFFAC;
defparam \alu|OR_32|result[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N29
dffeas \reg_IR|Q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [8]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[8] .is_wysiwyg = "true";
defparam \reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N20
cycloneive_lcell_comb \aMux|out[8]~8 (
// Equation(s):
// \aMux|out[8]~8_combout  = (!\a_mux~input_o  & \DataMux|out [8])

	.dataa(gnd),
	.datab(\a_mux~input_o ),
	.datac(\DataMux|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\aMux|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[8]~8 .lut_mask = 16'h3030;
defparam \aMux|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N21
dffeas \reg_A|Q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N10
cycloneive_lcell_comb \ALUMux1|out[8]~8 (
// Equation(s):
// \ALUMux1|out[8]~8_combout  = (\im_mux1~input_o  & (\reg_IR|Q [8])) # (!\im_mux1~input_o  & ((\reg_A|Q [8])))

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(\reg_IR|Q [8]),
	.datad(\reg_A|Q [8]),
	.cin(gnd),
	.combout(\ALUMux1|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[8]~8 .lut_mask = 16'hF5A0;
defparam \ALUMux1|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \data_in[10]~input (
	.i(data_in[10]),
	.ibar(gnd),
	.o(\data_in[10]~input_o ));
// synopsys translate_off
defparam \data_in[10]~input .bus_hold = "false";
defparam \data_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \data_in[11]~input (
	.i(data_in[11]),
	.ibar(gnd),
	.o(\data_in[11]~input_o ));
// synopsys translate_off
defparam \data_in[11]~input .bus_hold = "false";
defparam \data_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X90_Y22_N24
cycloneive_lcell_comb \MemMux|out[9]~9 (
// Equation(s):
// \MemMux|out[9]~9_combout  = (\reg_mux~input_o  & (\reg_B|Q [9])) # (!\reg_mux~input_o  & ((\reg_A|Q [9])))

	.dataa(\reg_mux~input_o ),
	.datab(gnd),
	.datac(\reg_B|Q [9]),
	.datad(\reg_A|Q [9]),
	.cin(gnd),
	.combout(\MemMux|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[9]~9 .lut_mask = 16'hF5A0;
defparam \MemMux|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N20
cycloneive_lcell_comb \bMux|out[10]~10 (
// Equation(s):
// \bMux|out[10]~10_combout  = (!\b_mux~input_o  & \DataMux|out [10])

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(\DataMux|out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bMux|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[10]~10 .lut_mask = 16'h5050;
defparam \bMux|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y24_N21
dffeas \reg_B|Q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[10] .is_wysiwyg = "true";
defparam \reg_B|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N20
cycloneive_lcell_comb \MemMux|out[10]~10 (
// Equation(s):
// \MemMux|out[10]~10_combout  = (\reg_mux~input_o  & (\reg_B|Q [10])) # (!\reg_mux~input_o  & ((\reg_A|Q [10])))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_B|Q [10]),
	.datad(\reg_A|Q [10]),
	.cin(gnd),
	.combout(\MemMux|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[10]~10 .lut_mask = 16'hF3C0;
defparam \MemMux|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N16
cycloneive_lcell_comb \aMux|out[11]~11 (
// Equation(s):
// \aMux|out[11]~11_combout  = (!\a_mux~input_o  & \DataMux|out [11])

	.dataa(\a_mux~input_o ),
	.datab(gnd),
	.datac(\DataMux|out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\aMux|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[11]~11 .lut_mask = 16'h5050;
defparam \aMux|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N17
dffeas \reg_A|Q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[11] .is_wysiwyg = "true";
defparam \reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N0
cycloneive_lcell_comb \bMux|out[11]~11 (
// Equation(s):
// \bMux|out[11]~11_combout  = (!\b_mux~input_o  & \DataMux|out [11])

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [11]),
	.cin(gnd),
	.combout(\bMux|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[11]~11 .lut_mask = 16'h3300;
defparam \bMux|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N1
dffeas \reg_B|Q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[11] .is_wysiwyg = "true";
defparam \reg_B|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N18
cycloneive_lcell_comb \MemMux|out[11]~11 (
// Equation(s):
// \MemMux|out[11]~11_combout  = (\reg_mux~input_o  & ((\reg_B|Q [11]))) # (!\reg_mux~input_o  & (\reg_A|Q [11]))

	.dataa(\reg_A|Q [11]),
	.datab(\reg_B|Q [11]),
	.datac(\reg_mux~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemMux|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[11]~11 .lut_mask = 16'hCACA;
defparam \MemMux|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y30_N8
cycloneive_io_ibuf \data_in[12]~input (
	.i(data_in[12]),
	.ibar(gnd),
	.o(\data_in[12]~input_o ));
// synopsys translate_off
defparam \data_in[12]~input .bus_hold = "false";
defparam \data_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \data_in[13]~input (
	.i(data_in[13]),
	.ibar(gnd),
	.o(\data_in[13]~input_o ));
// synopsys translate_off
defparam \data_in[13]~input .bus_hold = "false";
defparam \data_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N26
cycloneive_lcell_comb \datamemory|M~14feeder (
// Equation(s):
// \datamemory|M~14feeder_combout  = \MemMux|out[13]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|out[13]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|M~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~14feeder .lut_mask = 16'hF0F0;
defparam \datamemory|M~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N27
dffeas \datamemory|M~14 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~14 .is_wysiwyg = "true";
defparam \datamemory|M~14 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \data_in[14]~input (
	.i(data_in[14]),
	.ibar(gnd),
	.o(\data_in[14]~input_o ));
// synopsys translate_off
defparam \data_in[14]~input .bus_hold = "false";
defparam \data_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N8
cycloneive_lcell_comb \datamemory|M~15feeder (
// Equation(s):
// \datamemory|M~15feeder_combout  = \MemMux|out[14]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[14]~14_combout ),
	.cin(gnd),
	.combout(\datamemory|M~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~15feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N9
dffeas \datamemory|M~15 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~15 .is_wysiwyg = "true";
defparam \datamemory|M~15 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N15
cycloneive_io_ibuf \data_in[15]~input (
	.i(data_in[15]),
	.ibar(gnd),
	.o(\data_in[15]~input_o ));
// synopsys translate_off
defparam \data_in[15]~input .bus_hold = "false";
defparam \data_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \data_in[16]~input (
	.i(data_in[16]),
	.ibar(gnd),
	.o(\data_in[16]~input_o ));
// synopsys translate_off
defparam \data_in[16]~input .bus_hold = "false";
defparam \data_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \data_in[17]~input (
	.i(data_in[17]),
	.ibar(gnd),
	.o(\data_in[17]~input_o ));
// synopsys translate_off
defparam \data_in[17]~input .bus_hold = "false";
defparam \data_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y30_N1
cycloneive_io_ibuf \data_in[18]~input (
	.i(data_in[18]),
	.ibar(gnd),
	.o(\data_in[18]~input_o ));
// synopsys translate_off
defparam \data_in[18]~input .bus_hold = "false";
defparam \data_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N2
cycloneive_lcell_comb \bMux|out[19]~19 (
// Equation(s):
// \bMux|out[19]~19_combout  = (\b_mux~input_o  & (\reg_IR|Q [3])) # (!\b_mux~input_o  & ((\DataMux|out [19])))

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(\reg_IR|Q [3]),
	.datad(\DataMux|out [19]),
	.cin(gnd),
	.combout(\bMux|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[19]~19 .lut_mask = 16'hF5A0;
defparam \bMux|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y23_N3
dffeas \reg_B|Q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[19] .is_wysiwyg = "true";
defparam \reg_B|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N26
cycloneive_lcell_comb \ALUMux2|Mux19~0 (
// Equation(s):
// \ALUMux2|Mux19~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [3])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [19])))))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\im_mux2[0]~input_o ),
	.datac(\reg_IR|Q [3]),
	.datad(\reg_B|Q [19]),
	.cin(gnd),
	.combout(\ALUMux2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux19~0 .lut_mask = 16'h5140;
defparam \ALUMux2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N10
cycloneive_lcell_comb \ALUMux2|out[19] (
// Equation(s):
// \ALUMux2|out [19] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux19~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [19]))

	.dataa(\ALUMux2|out [19]),
	.datab(\ALUMux2|Mux19~0_combout ),
	.datac(gnd),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [19]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[19] .lut_mask = 16'hCCAA;
defparam \ALUMux2|out[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N24
cycloneive_lcell_comb \alu|OR_32|result[19] (
// Equation(s):
// \alu|OR_32|result [19] = (\ALUMux2|out [19]) # ((\reg_A|Q [19] & !\im_mux1~input_o ))

	.dataa(\reg_A|Q [19]),
	.datab(gnd),
	.datac(\ALUMux2|out [19]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|OR_32|result [19]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[19] .lut_mask = 16'hF0FA;
defparam \alu|OR_32|result[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N12
cycloneive_lcell_comb \aMux|out[18]~18 (
// Equation(s):
// \aMux|out[18]~18_combout  = (\a_mux~input_o  & (\reg_IR|Q [2])) # (!\a_mux~input_o  & ((\DataMux|out [18])))

	.dataa(\a_mux~input_o ),
	.datab(\reg_IR|Q [2]),
	.datac(gnd),
	.datad(\DataMux|out [18]),
	.cin(gnd),
	.combout(\aMux|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[18]~18 .lut_mask = 16'hDD88;
defparam \aMux|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y23_N13
dffeas \reg_A|Q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[18] .is_wysiwyg = "true";
defparam \reg_A|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N4
cycloneive_lcell_comb \ALUMux1|out[18]~18 (
// Equation(s):
// \ALUMux1|out[18]~18_combout  = (\reg_A|Q [18] & !\im_mux1~input_o )

	.dataa(\reg_A|Q [18]),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux1|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[18]~18 .lut_mask = 16'h0A0A;
defparam \ALUMux1|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N18
cycloneive_lcell_comb \ALUMux1|out[19]~19 (
// Equation(s):
// \ALUMux1|out[19]~19_combout  = (\reg_A|Q [19] & !\im_mux1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_A|Q [19]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\ALUMux1|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[19]~19 .lut_mask = 16'h00F0;
defparam \ALUMux1|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N24
cycloneive_lcell_comb \ALUMux2|Mux18~0 (
// Equation(s):
// \ALUMux2|Mux18~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [2])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [18])))))

	.dataa(\reg_IR|Q [2]),
	.datab(\im_mux2[1]~input_o ),
	.datac(\reg_B|Q [18]),
	.datad(\im_mux2[0]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux18~0 .lut_mask = 16'h2230;
defparam \ALUMux2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N18
cycloneive_lcell_comb \ALUMux2|out[18] (
// Equation(s):
// \ALUMux2|out [18] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux18~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [18]))

	.dataa(gnd),
	.datab(\ALUMux2|out [18]),
	.datac(\ALUMux2|Mux18~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [18]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[18] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N14
cycloneive_lcell_comb \ALUMux2|Mux17~0 (
// Equation(s):
// \ALUMux2|Mux17~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & ((\reg_IR|Q [1]))) # (!\im_mux2[0]~input_o  & (\reg_B|Q [17]))))

	.dataa(\reg_B|Q [17]),
	.datab(\im_mux2[1]~input_o ),
	.datac(\reg_IR|Q [1]),
	.datad(\im_mux2[0]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux17~0 .lut_mask = 16'h3022;
defparam \ALUMux2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N16
cycloneive_lcell_comb \ALUMux2|out[17] (
// Equation(s):
// \ALUMux2|out [17] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux17~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [17]))

	.dataa(gnd),
	.datab(\ALUMux2|out [17]),
	.datac(\ALUMux2|Mux17~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [17]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[17] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N22
cycloneive_lcell_comb \aMux|out[17]~17 (
// Equation(s):
// \aMux|out[17]~17_combout  = (\a_mux~input_o  & (\reg_IR|Q [1])) # (!\a_mux~input_o  & ((\DataMux|out [17])))

	.dataa(gnd),
	.datab(\reg_IR|Q [1]),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [17]),
	.cin(gnd),
	.combout(\aMux|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[17]~17 .lut_mask = 16'hCFC0;
defparam \aMux|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y23_N23
dffeas \reg_A|Q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[17] .is_wysiwyg = "true";
defparam \reg_A|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N30
cycloneive_lcell_comb \ALUMux1|out[17]~17 (
// Equation(s):
// \ALUMux1|out[17]~17_combout  = (!\im_mux1~input_o  & \reg_A|Q [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [17]),
	.cin(gnd),
	.combout(\ALUMux1|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[17]~17 .lut_mask = 16'h0F00;
defparam \ALUMux1|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N4
cycloneive_lcell_comb \bMux|out[16]~16 (
// Equation(s):
// \bMux|out[16]~16_combout  = (\b_mux~input_o  & (\reg_IR|Q [0])) # (!\b_mux~input_o  & ((\DataMux|out [16])))

	.dataa(\reg_IR|Q [0]),
	.datab(gnd),
	.datac(\b_mux~input_o ),
	.datad(\DataMux|out [16]),
	.cin(gnd),
	.combout(\bMux|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[16]~16 .lut_mask = 16'hAFA0;
defparam \bMux|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y24_N5
dffeas \reg_B|Q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[16] .is_wysiwyg = "true";
defparam \reg_B|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N24
cycloneive_lcell_comb \ALUMux2|Mux16~0 (
// Equation(s):
// \ALUMux2|Mux16~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & ((\reg_IR|Q [0]))) # (!\im_mux2[0]~input_o  & (\reg_B|Q [16]))))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\reg_B|Q [16]),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_IR|Q [0]),
	.cin(gnd),
	.combout(\ALUMux2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux16~0 .lut_mask = 16'h5404;
defparam \ALUMux2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N26
cycloneive_lcell_comb \ALUMux2|out[16] (
// Equation(s):
// \ALUMux2|out [16] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux16~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [16])))

	.dataa(gnd),
	.datab(\ALUMux2|Mux16~0_combout ),
	.datac(\ALUMux2|out [16]),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [16]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[16] .lut_mask = 16'hCCF0;
defparam \ALUMux2|out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N24
cycloneive_lcell_comb \ALUMux1|out[16]~16 (
// Equation(s):
// \ALUMux1|out[16]~16_combout  = (!\im_mux1~input_o  & \reg_A|Q [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [16]),
	.cin(gnd),
	.combout(\ALUMux1|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[16]~16 .lut_mask = 16'h0F00;
defparam \ALUMux1|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N9
dffeas \reg_IR|Q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [15]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[15] .is_wysiwyg = "true";
defparam \reg_IR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N4
cycloneive_lcell_comb \aMux|out[15]~15 (
// Equation(s):
// \aMux|out[15]~15_combout  = (!\a_mux~input_o  & \DataMux|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [15]),
	.cin(gnd),
	.combout(\aMux|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[15]~15 .lut_mask = 16'h0F00;
defparam \aMux|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N5
dffeas \reg_A|Q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[15] .is_wysiwyg = "true";
defparam \reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N2
cycloneive_lcell_comb \ALUMux1|out[15]~15 (
// Equation(s):
// \ALUMux1|out[15]~15_combout  = (\im_mux1~input_o  & (\reg_IR|Q [15])) # (!\im_mux1~input_o  & ((\reg_A|Q [15])))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\reg_IR|Q [15]),
	.datad(\reg_A|Q [15]),
	.cin(gnd),
	.combout(\ALUMux1|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[15]~15 .lut_mask = 16'hF3C0;
defparam \ALUMux1|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N30
cycloneive_lcell_comb \ALUMux2|Mux15~0 (
// Equation(s):
// \ALUMux2|Mux15~0_combout  = (!\im_mux2[1]~input_o  & (!\im_mux2[0]~input_o  & \reg_B|Q [15]))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\im_mux2[0]~input_o ),
	.datac(\reg_B|Q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux15~0 .lut_mask = 16'h1010;
defparam \ALUMux2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N6
cycloneive_lcell_comb \ALUMux2|out[15] (
// Equation(s):
// \ALUMux2|out [15] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux15~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [15]))

	.dataa(\ALUMux2|out [15]),
	.datab(gnd),
	.datac(\ALUMux2|Mux15~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [15]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[15] .lut_mask = 16'hF0AA;
defparam \ALUMux2|out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N6
cycloneive_lcell_comb \ALUMux2|Mux14~0 (
// Equation(s):
// \ALUMux2|Mux14~0_combout  = (!\im_mux2[1]~input_o  & (\reg_B|Q [14] & !\im_mux2[0]~input_o ))

	.dataa(gnd),
	.datab(\im_mux2[1]~input_o ),
	.datac(\reg_B|Q [14]),
	.datad(\im_mux2[0]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux14~0 .lut_mask = 16'h0030;
defparam \ALUMux2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N0
cycloneive_lcell_comb \ALUMux2|out[14] (
// Equation(s):
// \ALUMux2|out [14] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux14~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [14]))

	.dataa(gnd),
	.datab(\ALUMux2|out [14]),
	.datac(\ALUMux2|Mux14~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [14]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[14] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N28
cycloneive_lcell_comb \aMux|out[14]~14 (
// Equation(s):
// \aMux|out[14]~14_combout  = (!\a_mux~input_o  & \DataMux|out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [14]),
	.cin(gnd),
	.combout(\aMux|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[14]~14 .lut_mask = 16'h0F00;
defparam \aMux|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y20_N29
dffeas \reg_A|Q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[14] .is_wysiwyg = "true";
defparam \reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y20_N19
dffeas \reg_IR|Q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [14]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[14] .is_wysiwyg = "true";
defparam \reg_IR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N12
cycloneive_lcell_comb \ALUMux1|out[14]~14 (
// Equation(s):
// \ALUMux1|out[14]~14_combout  = (\im_mux1~input_o  & ((\reg_IR|Q [14]))) # (!\im_mux1~input_o  & (\reg_A|Q [14]))

	.dataa(gnd),
	.datab(\reg_A|Q [14]),
	.datac(\im_mux1~input_o ),
	.datad(\reg_IR|Q [14]),
	.cin(gnd),
	.combout(\ALUMux1|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[14]~14 .lut_mask = 16'hFC0C;
defparam \ALUMux1|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N15
dffeas \reg_IR|Q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [13]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[13] .is_wysiwyg = "true";
defparam \reg_IR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N6
cycloneive_lcell_comb \aMux|out[13]~13 (
// Equation(s):
// \aMux|out[13]~13_combout  = (!\a_mux~input_o  & \DataMux|out [13])

	.dataa(gnd),
	.datab(\a_mux~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [13]),
	.cin(gnd),
	.combout(\aMux|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[13]~13 .lut_mask = 16'h3300;
defparam \aMux|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y23_N7
dffeas \reg_A|Q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[13] .is_wysiwyg = "true";
defparam \reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N30
cycloneive_lcell_comb \ALUMux1|out[13]~13 (
// Equation(s):
// \ALUMux1|out[13]~13_combout  = (\im_mux1~input_o  & (\reg_IR|Q [13])) # (!\im_mux1~input_o  & ((\reg_A|Q [13])))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\reg_IR|Q [13]),
	.datad(\reg_A|Q [13]),
	.cin(gnd),
	.combout(\ALUMux1|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[13]~13 .lut_mask = 16'hF3C0;
defparam \ALUMux1|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N20
cycloneive_lcell_comb \ALUMux2|Mux13~0 (
// Equation(s):
// \ALUMux2|Mux13~0_combout  = (!\im_mux2[1]~input_o  & (!\im_mux2[0]~input_o  & \reg_B|Q [13]))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\im_mux2[0]~input_o ),
	.datac(\reg_B|Q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux13~0 .lut_mask = 16'h1010;
defparam \ALUMux2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N28
cycloneive_lcell_comb \ALUMux2|out[13] (
// Equation(s):
// \ALUMux2|out [13] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux13~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [13]))

	.dataa(gnd),
	.datab(\ALUMux2|out [13]),
	.datac(\ALUMux2|Mux13~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [13]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[13] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N10
cycloneive_lcell_comb \ALUMux2|Mux12~0 (
// Equation(s):
// \ALUMux2|Mux12~0_combout  = (!\im_mux2[0]~input_o  & (!\im_mux2[1]~input_o  & \reg_B|Q [12]))

	.dataa(\im_mux2[0]~input_o ),
	.datab(\im_mux2[1]~input_o ),
	.datac(\reg_B|Q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux12~0 .lut_mask = 16'h1010;
defparam \ALUMux2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N20
cycloneive_lcell_comb \ALUMux2|out[12] (
// Equation(s):
// \ALUMux2|out [12] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux12~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [12]))

	.dataa(gnd),
	.datab(\ALUMux2|out [12]),
	.datac(\ALUMux2|Mux12~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [12]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[12] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N4
cycloneive_lcell_comb \aMux|out[12]~12 (
// Equation(s):
// \aMux|out[12]~12_combout  = (!\a_mux~input_o  & \DataMux|out [12])

	.dataa(gnd),
	.datab(\a_mux~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [12]),
	.cin(gnd),
	.combout(\aMux|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[12]~12 .lut_mask = 16'h3300;
defparam \aMux|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y23_N5
dffeas \reg_A|Q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[12] .is_wysiwyg = "true";
defparam \reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N25
dffeas \reg_IR|Q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [12]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[12] .is_wysiwyg = "true";
defparam \reg_IR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N22
cycloneive_lcell_comb \ALUMux1|out[12]~12 (
// Equation(s):
// \ALUMux1|out[12]~12_combout  = (\im_mux1~input_o  & ((\reg_IR|Q [12]))) # (!\im_mux1~input_o  & (\reg_A|Q [12]))

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(\reg_A|Q [12]),
	.datad(\reg_IR|Q [12]),
	.cin(gnd),
	.combout(\ALUMux1|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[12]~12 .lut_mask = 16'hFA50;
defparam \ALUMux1|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N30
cycloneive_lcell_comb \ALUMux2|Mux11~0 (
// Equation(s):
// \ALUMux2|Mux11~0_combout  = (!\im_mux2[1]~input_o  & (!\im_mux2[0]~input_o  & \reg_B|Q [11]))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\im_mux2[0]~input_o ),
	.datac(gnd),
	.datad(\reg_B|Q [11]),
	.cin(gnd),
	.combout(\ALUMux2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux11~0 .lut_mask = 16'h1100;
defparam \ALUMux2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N8
cycloneive_lcell_comb \ALUMux2|out[11] (
// Equation(s):
// \ALUMux2|out [11] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux11~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [11])))

	.dataa(\ALUMux2|Mux11~0_combout ),
	.datab(gnd),
	.datac(\ALUMux2|out [11]),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [11]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[11] .lut_mask = 16'hAAF0;
defparam \ALUMux2|out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N2
cycloneive_lcell_comb \ALUMux1|out[11]~11 (
// Equation(s):
// \ALUMux1|out[11]~11_combout  = (\im_mux1~input_o  & (\reg_IR|Q [11])) # (!\im_mux1~input_o  & ((\reg_A|Q [11])))

	.dataa(gnd),
	.datab(\reg_IR|Q [11]),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [11]),
	.cin(gnd),
	.combout(\ALUMux1|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[11]~11 .lut_mask = 16'hCFC0;
defparam \ALUMux1|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y24_N13
dffeas \reg_IR|Q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [10]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[10] .is_wysiwyg = "true";
defparam \reg_IR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N26
cycloneive_lcell_comb \ALUMux1|out[10]~10 (
// Equation(s):
// \ALUMux1|out[10]~10_combout  = (\im_mux1~input_o  & ((\reg_IR|Q [10]))) # (!\im_mux1~input_o  & (\reg_A|Q [10]))

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(\reg_A|Q [10]),
	.datad(\reg_IR|Q [10]),
	.cin(gnd),
	.combout(\ALUMux1|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[10]~10 .lut_mask = 16'hFA50;
defparam \ALUMux1|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N24
cycloneive_lcell_comb \ALUMux2|Mux10~0 (
// Equation(s):
// \ALUMux2|Mux10~0_combout  = (!\im_mux2[1]~input_o  & (\reg_B|Q [10] & !\im_mux2[0]~input_o ))

	.dataa(\im_mux2[1]~input_o ),
	.datab(gnd),
	.datac(\reg_B|Q [10]),
	.datad(\im_mux2[0]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux10~0 .lut_mask = 16'h0050;
defparam \ALUMux2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N22
cycloneive_lcell_comb \ALUMux2|out[10] (
// Equation(s):
// \ALUMux2|out [10] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux10~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [10])))

	.dataa(\ALUMux2|Mux10~0_combout ),
	.datab(gnd),
	.datac(\ALUMux2|out [10]),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [10]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[10] .lut_mask = 16'hAAF0;
defparam \ALUMux2|out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N2
cycloneive_lcell_comb \ALUMux1|out[9]~9 (
// Equation(s):
// \ALUMux1|out[9]~9_combout  = (\im_mux1~input_o  & (\reg_IR|Q [9])) # (!\im_mux1~input_o  & ((\reg_A|Q [9])))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\reg_IR|Q [9]),
	.datad(\reg_A|Q [9]),
	.cin(gnd),
	.combout(\ALUMux1|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[9]~9 .lut_mask = 16'hF3C0;
defparam \ALUMux1|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N6
cycloneive_lcell_comb \ALUMux2|Mux8~0 (
// Equation(s):
// \ALUMux2|Mux8~0_combout  = (!\im_mux2[0]~input_o  & (\reg_B|Q [8] & !\im_mux2[1]~input_o ))

	.dataa(gnd),
	.datab(\im_mux2[0]~input_o ),
	.datac(\reg_B|Q [8]),
	.datad(\im_mux2[1]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux8~0 .lut_mask = 16'h0030;
defparam \ALUMux2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N24
cycloneive_lcell_comb \ALUMux2|out[8] (
// Equation(s):
// \ALUMux2|out [8] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux8~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [8]))

	.dataa(gnd),
	.datab(\ALUMux2|out [8]),
	.datac(\ALUMux2|Mux8~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [8]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[8] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N10
cycloneive_lcell_comb \ALUMux1|out[7]~7 (
// Equation(s):
// \ALUMux1|out[7]~7_combout  = (\im_mux1~input_o  & (\reg_IR|Q [7])) # (!\im_mux1~input_o  & ((\reg_A|Q [7])))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\reg_IR|Q [7]),
	.datad(\reg_A|Q [7]),
	.cin(gnd),
	.combout(\ALUMux1|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[7]~7 .lut_mask = 16'hF3C0;
defparam \ALUMux1|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N26
cycloneive_lcell_comb \ALUMux2|Mux6~0 (
// Equation(s):
// \ALUMux2|Mux6~0_combout  = (!\im_mux2[0]~input_o  & (\reg_B|Q [6] & !\im_mux2[1]~input_o ))

	.dataa(\im_mux2[0]~input_o ),
	.datab(gnd),
	.datac(\reg_B|Q [6]),
	.datad(\im_mux2[1]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux6~0 .lut_mask = 16'h0050;
defparam \ALUMux2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N6
cycloneive_lcell_comb \ALUMux2|out[6] (
// Equation(s):
// \ALUMux2|out [6] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux6~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [6]))

	.dataa(\ALUMux2|out [6]),
	.datab(gnd),
	.datac(\ALUMux2|Mux32~0clkctrl_outclk ),
	.datad(\ALUMux2|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ALUMux2|out [6]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[6] .lut_mask = 16'hFA0A;
defparam \ALUMux2|out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N0
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0_combout  = (\ALUMux1|out[5]~5_combout  & ((\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0_combout ) # (\ALUMux2|out [5] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[5]~5_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0_combout  & (\ALUMux2|out [5] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [5]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[5]~5_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N2
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0_combout  = (\ALUMux1|out[6]~6_combout  & ((\alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0_combout ) # (\ALUMux2|out [6] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[6]~6_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0_combout  & (\ALUMux2|out [6] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux1|out[6]~6_combout ),
	.datab(\ALUMux2|out [6]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0 .lut_mask = 16'hBE28;
defparam \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N20
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0_combout  = (\ALUMux1|out[7]~7_combout  & ((\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0_combout ) # (\alu|Equal0~0_combout  $ (\ALUMux2|out [7])))) # (!\ALUMux1|out[7]~7_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0_combout  & (\alu|Equal0~0_combout  $ (\ALUMux2|out [7]))))

	.dataa(\ALUMux1|out[7]~7_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux2|out [7]),
	.datad(\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0 .lut_mask = 16'hBE28;
defparam \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N22
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0_combout  = (\ALUMux1|out[8]~8_combout  & ((\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0_combout ) # (\ALUMux2|out [8] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[8]~8_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0_combout  & (\ALUMux2|out [8] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [8]),
	.datab(\ALUMux1|out[8]~8_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y24_N24
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0_combout  = (\ALUMux1|out[9]~9_combout  & ((\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0_combout ) # (\ALUMux2|out [9] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[9]~9_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0_combout  & (\ALUMux2|out [9] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [9]),
	.datab(\ALUMux1|out[9]~9_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0 .lut_mask = 16'hD4E8;
defparam \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N0
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0_combout  = (\ALUMux1|out[10]~10_combout  & ((\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0_combout ) # (\alu|Equal0~0_combout  $ (\ALUMux2|out [10])))) # (!\ALUMux1|out[10]~10_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0_combout  & (\alu|Equal0~0_combout  $ (\ALUMux2|out [10]))))

	.dataa(\ALUMux1|out[10]~10_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux2|out [10]),
	.datad(\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0 .lut_mask = 16'hBE28;
defparam \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N2
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0_combout  = (\ALUMux1|out[11]~11_combout  & ((\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0_combout ) # (\ALUMux2|out [11] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[11]~11_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0_combout  & (\ALUMux2|out [11] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [11]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[11]~11_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N16
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0_combout  = (\ALUMux1|out[12]~12_combout  & ((\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0_combout ) # (\ALUMux2|out [12] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[12]~12_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0_combout  & (\ALUMux2|out [12] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [12]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[12]~12_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N28
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0_combout  = (\ALUMux1|out[13]~13_combout  & ((\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0_combout ) # (\ALUMux2|out [13] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[13]~13_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0_combout  & (\ALUMux2|out [13] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux1|out[13]~13_combout ),
	.datab(\ALUMux2|out [13]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0 .lut_mask = 16'hBE28;
defparam \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N14
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0_combout  = (\ALUMux1|out[14]~14_combout  & ((\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0_combout ) # (\ALUMux2|out [14] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[14]~14_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0_combout  & (\ALUMux2|out [14] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [14]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[14]~14_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N18
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0_combout  = (\ALUMux1|out[15]~15_combout  & ((\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0_combout ) # (\ALUMux2|out [15] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[15]~15_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0_combout  & (\ALUMux2|out [15] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux1|out[15]~15_combout ),
	.datab(\ALUMux2|out [15]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0 .lut_mask = 16'hBE28;
defparam \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N12
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0_combout  = (\ALUMux1|out[16]~16_combout  & ((\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0_combout ) # (\ALUMux2|out [16] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[16]~16_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0_combout  & (\ALUMux2|out [16] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [16]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[16]~16_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N2
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0_combout  = (\ALUMux1|out[17]~17_combout  & ((\alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0_combout ) # (\ALUMux2|out [17] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[17]~17_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0_combout  & (\ALUMux2|out [17] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [17]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[17]~17_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N16
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0_combout  = (\ALUMux1|out[18]~18_combout  & ((\alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0_combout ) # (\ALUMux2|out [18] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[18]~18_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0_combout  & (\ALUMux2|out [18] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [18]),
	.datab(\ALUMux1|out[18]~18_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N14
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|sum~combout  = \alu|Equal0~0_combout  $ (\ALUMux1|out[19]~19_combout  $ (\ALUMux2|out [19] $ (\alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux1|out[19]~19_combout ),
	.datac(\ALUMux2|out [19]),
	.datad(\alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \data_in[20]~input (
	.i(data_in[20]),
	.ibar(gnd),
	.o(\data_in[20]~input_o ));
// synopsys translate_off
defparam \data_in[20]~input .bus_hold = "false";
defparam \data_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N22
cycloneive_lcell_comb \bMux|out[20]~20 (
// Equation(s):
// \bMux|out[20]~20_combout  = (\b_mux~input_o  & (\reg_IR|Q [4])) # (!\b_mux~input_o  & ((\DataMux|out [20])))

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(\reg_IR|Q [4]),
	.datad(\DataMux|out [20]),
	.cin(gnd),
	.combout(\bMux|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[20]~20 .lut_mask = 16'hF3C0;
defparam \bMux|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y23_N23
dffeas \reg_B|Q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[20] .is_wysiwyg = "true";
defparam \reg_B|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N30
cycloneive_lcell_comb \MemMux|out[20]~20 (
// Equation(s):
// \MemMux|out[20]~20_combout  = (\reg_mux~input_o  & (\reg_B|Q [20])) # (!\reg_mux~input_o  & ((\reg_A|Q [20])))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_B|Q [20]),
	.datad(\reg_A|Q [20]),
	.cin(gnd),
	.combout(\MemMux|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[20]~20 .lut_mask = 16'hF3C0;
defparam \MemMux|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \DataMux|Mux32~0 (
// Equation(s):
// \DataMux|Mux32~0_combout  = (\data_mux[0]~input_o ) # (!\data_mux[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_mux[1]~input_o ),
	.datad(\data_mux[0]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux32~0 .lut_mask = 16'hFF0F;
defparam \DataMux|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \DataMux|Mux32~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\DataMux|Mux32~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\DataMux|Mux32~0clkctrl_outclk ));
// synopsys translate_off
defparam \DataMux|Mux32~0clkctrl .clock_type = "global clock";
defparam \DataMux|Mux32~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \data_in[21]~input (
	.i(data_in[21]),
	.ibar(gnd),
	.o(\data_in[21]~input_o ));
// synopsys translate_off
defparam \data_in[21]~input .bus_hold = "false";
defparam \data_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \data_in[22]~input (
	.i(data_in[22]),
	.ibar(gnd),
	.o(\data_in[22]~input_o ));
// synopsys translate_off
defparam \data_in[22]~input .bus_hold = "false";
defparam \data_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \data_in[23]~input (
	.i(data_in[23]),
	.ibar(gnd),
	.o(\data_in[23]~input_o ));
// synopsys translate_off
defparam \data_in[23]~input .bus_hold = "false";
defparam \data_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N26
cycloneive_lcell_comb \datamemory|M~24feeder (
// Equation(s):
// \datamemory|M~24feeder_combout  = \MemMux|out[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|out[23]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|M~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~24feeder .lut_mask = 16'hF0F0;
defparam \datamemory|M~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N27
dffeas \datamemory|M~24 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~24 .is_wysiwyg = "true";
defparam \datamemory|M~24 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \data_in[24]~input (
	.i(data_in[24]),
	.ibar(gnd),
	.o(\data_in[24]~input_o ));
// synopsys translate_off
defparam \data_in[24]~input .bus_hold = "false";
defparam \data_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N30
cycloneive_lcell_comb \ALUMux2|Mux25~0 (
// Equation(s):
// \ALUMux2|Mux25~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [9])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [25])))))

	.dataa(\reg_IR|Q [9]),
	.datab(\im_mux2[1]~input_o ),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_B|Q [25]),
	.cin(gnd),
	.combout(\ALUMux2|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux25~0 .lut_mask = 16'h2320;
defparam \ALUMux2|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N8
cycloneive_lcell_comb \ALUMux2|out[25] (
// Equation(s):
// \ALUMux2|out [25] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux25~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [25])))

	.dataa(gnd),
	.datab(\ALUMux2|Mux25~0_combout ),
	.datac(\ALUMux2|out [25]),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [25]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[25] .lut_mask = 16'hCCF0;
defparam \ALUMux2|out[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N30
cycloneive_lcell_comb \aMux|out[25]~25 (
// Equation(s):
// \aMux|out[25]~25_combout  = (\a_mux~input_o  & ((\reg_IR|Q [9]))) # (!\a_mux~input_o  & (\DataMux|out [25]))

	.dataa(\a_mux~input_o ),
	.datab(gnd),
	.datac(\DataMux|out [25]),
	.datad(\reg_IR|Q [9]),
	.cin(gnd),
	.combout(\aMux|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[25]~25 .lut_mask = 16'hFA50;
defparam \aMux|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y24_N31
dffeas \reg_A|Q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[25] .is_wysiwyg = "true";
defparam \reg_A|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N12
cycloneive_lcell_comb \alu|OR_32|result[25] (
// Equation(s):
// \alu|OR_32|result [25] = (\ALUMux2|out [25]) # ((!\im_mux1~input_o  & \reg_A|Q [25]))

	.dataa(\ALUMux2|out [25]),
	.datab(\im_mux1~input_o ),
	.datac(gnd),
	.datad(\reg_A|Q [25]),
	.cin(gnd),
	.combout(\alu|OR_32|result [25]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[25] .lut_mask = 16'hBBAA;
defparam \alu|OR_32|result[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N22
cycloneive_lcell_comb \aMux|out[24]~24 (
// Equation(s):
// \aMux|out[24]~24_combout  = (\a_mux~input_o  & (\reg_IR|Q [8])) # (!\a_mux~input_o  & ((\DataMux|out [24])))

	.dataa(\reg_IR|Q [8]),
	.datab(gnd),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [24]),
	.cin(gnd),
	.combout(\aMux|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[24]~24 .lut_mask = 16'hAFA0;
defparam \aMux|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y21_N23
dffeas \reg_A|Q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[24] .is_wysiwyg = "true";
defparam \reg_A|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N2
cycloneive_lcell_comb \ALUMux1|out[24]~24 (
// Equation(s):
// \ALUMux1|out[24]~24_combout  = (\reg_A|Q [24] & !\im_mux1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_A|Q [24]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\ALUMux1|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[24]~24 .lut_mask = 16'h00F0;
defparam \ALUMux1|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \data_in[26]~input (
	.i(data_in[26]),
	.ibar(gnd),
	.o(\data_in[26]~input_o ));
// synopsys translate_off
defparam \data_in[26]~input .bus_hold = "false";
defparam \data_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N22
cycloneive_lcell_comb \bMux|out[26]~26 (
// Equation(s):
// \bMux|out[26]~26_combout  = (\b_mux~input_o  & (\reg_IR|Q [10])) # (!\b_mux~input_o  & ((\DataMux|out [26])))

	.dataa(\reg_IR|Q [10]),
	.datab(gnd),
	.datac(\b_mux~input_o ),
	.datad(\DataMux|out [26]),
	.cin(gnd),
	.combout(\bMux|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[26]~26 .lut_mask = 16'hAFA0;
defparam \bMux|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y24_N23
dffeas \reg_B|Q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[26] .is_wysiwyg = "true";
defparam \reg_B|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N10
cycloneive_lcell_comb \MemMux|out[26]~26 (
// Equation(s):
// \MemMux|out[26]~26_combout  = (\reg_mux~input_o  & (\reg_B|Q [26])) # (!\reg_mux~input_o  & ((\reg_A|Q [26])))

	.dataa(\reg_mux~input_o ),
	.datab(gnd),
	.datac(\reg_B|Q [26]),
	.datad(\reg_A|Q [26]),
	.cin(gnd),
	.combout(\MemMux|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[26]~26 .lut_mask = 16'hF5A0;
defparam \MemMux|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N4
cycloneive_lcell_comb \datamemory|M~27feeder (
// Equation(s):
// \datamemory|M~27feeder_combout  = \MemMux|out[26]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[26]~26_combout ),
	.cin(gnd),
	.combout(\datamemory|M~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~27feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N5
dffeas \datamemory|M~27 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~27 .is_wysiwyg = "true";
defparam \datamemory|M~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N4
cycloneive_lcell_comb \ALUMux2|Mux27~0 (
// Equation(s):
// \ALUMux2|Mux27~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & ((\reg_IR|Q [11]))) # (!\im_mux2[0]~input_o  & (\reg_B|Q [27]))))

	.dataa(\reg_B|Q [27]),
	.datab(\im_mux2[0]~input_o ),
	.datac(\im_mux2[1]~input_o ),
	.datad(\reg_IR|Q [11]),
	.cin(gnd),
	.combout(\ALUMux2|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux27~0 .lut_mask = 16'h0E02;
defparam \ALUMux2|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N30
cycloneive_lcell_comb \ALUMux2|out[27] (
// Equation(s):
// \ALUMux2|out [27] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux27~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [27])))

	.dataa(\ALUMux2|Mux27~0_combout ),
	.datab(gnd),
	.datac(\ALUMux2|out [27]),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [27]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[27] .lut_mask = 16'hAAF0;
defparam \ALUMux2|out[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N26
cycloneive_lcell_comb \aMux|out[27]~27 (
// Equation(s):
// \aMux|out[27]~27_combout  = (\a_mux~input_o  & (\reg_IR|Q [11])) # (!\a_mux~input_o  & ((\DataMux|out [27])))

	.dataa(gnd),
	.datab(\reg_IR|Q [11]),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [27]),
	.cin(gnd),
	.combout(\aMux|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[27]~27 .lut_mask = 16'hCFC0;
defparam \aMux|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N27
dffeas \reg_A|Q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[27] .is_wysiwyg = "true";
defparam \reg_A|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N28
cycloneive_lcell_comb \alu|OR_32|result[27] (
// Equation(s):
// \alu|OR_32|result [27] = (\ALUMux2|out [27]) # ((!\im_mux1~input_o  & \reg_A|Q [27]))

	.dataa(\im_mux1~input_o ),
	.datab(\ALUMux2|out [27]),
	.datac(gnd),
	.datad(\reg_A|Q [27]),
	.cin(gnd),
	.combout(\alu|OR_32|result [27]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[27] .lut_mask = 16'hDDCC;
defparam \alu|OR_32|result[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N0
cycloneive_lcell_comb \ALUMux1|out[26]~26 (
// Equation(s):
// \ALUMux1|out[26]~26_combout  = (!\im_mux1~input_o  & \reg_A|Q [26])

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(gnd),
	.datad(\reg_A|Q [26]),
	.cin(gnd),
	.combout(\ALUMux1|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[26]~26 .lut_mask = 16'h3300;
defparam \ALUMux1|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \data_in[28]~input (
	.i(data_in[28]),
	.ibar(gnd),
	.o(\data_in[28]~input_o ));
// synopsys translate_off
defparam \data_in[28]~input .bus_hold = "false";
defparam \data_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N16
cycloneive_lcell_comb \bMux|out[28]~28 (
// Equation(s):
// \bMux|out[28]~28_combout  = (\b_mux~input_o  & (\reg_IR|Q [12])) # (!\b_mux~input_o  & ((\DataMux|out [28])))

	.dataa(gnd),
	.datab(\reg_IR|Q [12]),
	.datac(\b_mux~input_o ),
	.datad(\DataMux|out [28]),
	.cin(gnd),
	.combout(\bMux|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[28]~28 .lut_mask = 16'hCFC0;
defparam \bMux|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y23_N17
dffeas \reg_B|Q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[28] .is_wysiwyg = "true";
defparam \reg_B|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N2
cycloneive_lcell_comb \MemMux|out[28]~28 (
// Equation(s):
// \MemMux|out[28]~28_combout  = (\reg_mux~input_o  & (\reg_B|Q [28])) # (!\reg_mux~input_o  & ((\reg_A|Q [28])))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_B|Q [28]),
	.datad(\reg_A|Q [28]),
	.cin(gnd),
	.combout(\MemMux|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[28]~28 .lut_mask = 16'hF3C0;
defparam \MemMux|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \data_in[29]~input (
	.i(data_in[29]),
	.ibar(gnd),
	.o(\data_in[29]~input_o ));
// synopsys translate_off
defparam \data_in[29]~input .bus_hold = "false";
defparam \data_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \data_in[30]~input (
	.i(data_in[30]),
	.ibar(gnd),
	.o(\data_in[30]~input_o ));
// synopsys translate_off
defparam \data_in[30]~input .bus_hold = "false";
defparam \data_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \data_in[31]~input (
	.i(data_in[31]),
	.ibar(gnd),
	.o(\data_in[31]~input_o ));
// synopsys translate_off
defparam \data_in[31]~input .bus_hold = "false";
defparam \data_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \datamemory|M_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\datamemory|M~33_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\ld_IR~input_o ),
	.clk0(!\mclk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\datamemory|M~33_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\MemMux|out[31]~31_combout ,\MemMux|out[30]~30_combout ,\MemMux|out[29]~29_combout ,\MemMux|out[28]~28_combout ,\MemMux|out[27]~27_combout ,\MemMux|out[26]~26_combout ,\MemMux|out[25]~25_combout ,\MemMux|out[24]~24_combout ,\MemMux|out[23]~23_combout ,
\MemMux|out[22]~22_combout ,\MemMux|out[21]~21_combout ,\MemMux|out[20]~20_combout ,\MemMux|out[19]~19_combout ,\MemMux|out[18]~18_combout ,\MemMux|out[17]~17_combout ,\MemMux|out[16]~16_combout ,\MemMux|out[15]~15_combout ,\MemMux|out[14]~14_combout ,
\MemMux|out[13]~13_combout ,\MemMux|out[12]~12_combout ,\MemMux|out[11]~11_combout ,\MemMux|out[10]~10_combout ,\MemMux|out[9]~9_combout ,\MemMux|out[8]~8_combout ,\MemMux|out[7]~7_combout ,\MemMux|out[6]~6_combout ,\MemMux|out[5]~5_combout ,
\MemMux|out[4]~4_combout ,\MemMux|out[3]~3_combout ,\MemMux|out[2]~2_combout ,\MemMux|out[1]~1_combout ,\MemMux|out[0]~0_combout }),
	.portaaddr({\reg_IR|Q [7],\reg_IR|Q [6],\reg_IR|Q [5],\reg_IR|Q [4],\reg_IR|Q [3],\reg_IR|Q [2],\reg_IR|Q [1],\reg_IR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\DataMux|out [7],\DataMux|out [6],\DataMux|out [5],\DataMux|out [4],\DataMux|out [3],\DataMux|out [2],\DataMux|out [1],\DataMux|out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datamemory|M_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataMem:datamemory|altsyncram:M_rtl_0|altsyncram_hie1:auto_generated|ALTSYNCRAM";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \datamemory|M_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X81_Y22_N11
dffeas \datamemory|M~32 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~32 .is_wysiwyg = "true";
defparam \datamemory|M~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N26
cycloneive_lcell_comb \datamemory|data_out~32 (
// Equation(s):
// \datamemory|data_out~32_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a31 )) # (!\datamemory|M~0_q  & ((\datamemory|M~32_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|M_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\datamemory|data_out[0]~0_combout ),
	.datad(\datamemory|M~32_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~32 .lut_mask = 16'h0D08;
defparam \datamemory|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N27
dffeas \datamemory|data_out[31] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[31] .is_wysiwyg = "true";
defparam \datamemory|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N28
cycloneive_lcell_comb \DataMux|Mux31~0 (
// Equation(s):
// \DataMux|Mux31~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [31]))) # (!\data_mux[0]~input_o  & (\data_in[31]~input_o ))))

	.dataa(\data_mux[0]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_in[31]~input_o ),
	.datad(\datamemory|data_out [31]),
	.cin(gnd),
	.combout(\DataMux|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux31~0 .lut_mask = 16'h3210;
defparam \DataMux|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N8
cycloneive_lcell_comb \aMux|out[31]~31 (
// Equation(s):
// \aMux|out[31]~31_combout  = (\a_mux~input_o  & (\reg_IR|Q [15])) # (!\a_mux~input_o  & ((\DataMux|out [31])))

	.dataa(gnd),
	.datab(\reg_IR|Q [15]),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [31]),
	.cin(gnd),
	.combout(\aMux|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[31]~31 .lut_mask = 16'hCFC0;
defparam \aMux|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N9
dffeas \reg_A|Q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[31] .is_wysiwyg = "true";
defparam \reg_A|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N22
cycloneive_lcell_comb \ALUMux1|out[31]~31 (
// Equation(s):
// \ALUMux1|out[31]~31_combout  = (!\im_mux1~input_o  & \reg_A|Q [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [31]),
	.cin(gnd),
	.combout(\ALUMux1|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[31]~31 .lut_mask = 16'h0F00;
defparam \ALUMux1|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N28
cycloneive_lcell_comb \ALUMux1|out[30]~30 (
// Equation(s):
// \ALUMux1|out[30]~30_combout  = (\reg_A|Q [30] & !\im_mux1~input_o )

	.dataa(\reg_A|Q [30]),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux1|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[30]~30 .lut_mask = 16'h0A0A;
defparam \ALUMux1|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N4
cycloneive_lcell_comb \ALUMux2|Mux31~0 (
// Equation(s):
// \ALUMux2|Mux31~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [15])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [31])))))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\reg_IR|Q [15]),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_B|Q [31]),
	.cin(gnd),
	.combout(\ALUMux2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux31~0 .lut_mask = 16'h4540;
defparam \ALUMux2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N12
cycloneive_lcell_comb \ALUMux2|out[31] (
// Equation(s):
// \ALUMux2|out [31] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux31~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [31]))

	.dataa(\ALUMux2|out [31]),
	.datab(gnd),
	.datac(\ALUMux2|Mux31~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [31]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[31] .lut_mask = 16'hF0AA;
defparam \ALUMux2|out[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N8
cycloneive_lcell_comb \alu|mux1|Mux0~5 (
// Equation(s):
// \alu|mux1|Mux0~5_combout  = (\alu_op[2]~input_o  & (((\ALUMux1|out[30]~30_combout )))) # (!\alu_op[2]~input_o  & ((\ALUMux1|out[31]~31_combout ) # ((\ALUMux2|out [31]))))

	.dataa(\ALUMux1|out[31]~31_combout ),
	.datab(\ALUMux1|out[30]~30_combout ),
	.datac(\alu_op[2]~input_o ),
	.datad(\ALUMux2|out [31]),
	.cin(gnd),
	.combout(\alu|mux1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux0~5 .lut_mask = 16'hCFCA;
defparam \alu|mux1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N14
cycloneive_lcell_comb \alu|mux1|Mux0~7 (
// Equation(s):
// \alu|mux1|Mux0~7_combout  = (\alu|mux1|Mux0~5_combout  & (!\alu_op[1]~input_o  & \alu_op[0]~input_o ))

	.dataa(gnd),
	.datab(\alu|mux1|Mux0~5_combout ),
	.datac(\alu_op[1]~input_o ),
	.datad(\alu_op[0]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux0~7 .lut_mask = 16'h0C00;
defparam \alu|mux1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N28
cycloneive_lcell_comb \alu|mux1|Mux0~6 (
// Equation(s):
// \alu|mux1|Mux0~6_combout  = \alu_op[0]~input_o  $ (\ALUMux2|out [31] $ (((\reg_A|Q [31] & !\im_mux1~input_o ))))

	.dataa(\reg_A|Q [31]),
	.datab(\alu_op[0]~input_o ),
	.datac(\ALUMux2|out [31]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux0~6 .lut_mask = 16'h3C96;
defparam \alu|mux1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N24
cycloneive_lcell_comb \bMux|out[30]~30 (
// Equation(s):
// \bMux|out[30]~30_combout  = (\b_mux~input_o  & (\reg_IR|Q [14])) # (!\b_mux~input_o  & ((\DataMux|out [30])))

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(\reg_IR|Q [14]),
	.datad(\DataMux|out [30]),
	.cin(gnd),
	.combout(\bMux|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[30]~30 .lut_mask = 16'hF5A0;
defparam \bMux|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N25
dffeas \reg_B|Q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[30] .is_wysiwyg = "true";
defparam \reg_B|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N24
cycloneive_lcell_comb \ALUMux2|Mux30~0 (
// Equation(s):
// \ALUMux2|Mux30~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [14])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [30])))))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\im_mux2[0]~input_o ),
	.datac(\reg_IR|Q [14]),
	.datad(\reg_B|Q [30]),
	.cin(gnd),
	.combout(\ALUMux2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux30~0 .lut_mask = 16'h5140;
defparam \ALUMux2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N2
cycloneive_lcell_comb \ALUMux2|out[30] (
// Equation(s):
// \ALUMux2|out [30] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux30~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [30])))

	.dataa(gnd),
	.datab(\ALUMux2|Mux30~0_combout ),
	.datac(\ALUMux2|out [30]),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [30]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[30] .lut_mask = 16'hCCF0;
defparam \ALUMux2|out[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N28
cycloneive_lcell_comb \bMux|out[29]~29 (
// Equation(s):
// \bMux|out[29]~29_combout  = (\b_mux~input_o  & (\reg_IR|Q [13])) # (!\b_mux~input_o  & ((\DataMux|out [29])))

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(\reg_IR|Q [13]),
	.datad(\DataMux|out [29]),
	.cin(gnd),
	.combout(\bMux|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[29]~29 .lut_mask = 16'hF3C0;
defparam \bMux|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N29
dffeas \reg_B|Q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[29] .is_wysiwyg = "true";
defparam \reg_B|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N22
cycloneive_lcell_comb \ALUMux2|Mux29~0 (
// Equation(s):
// \ALUMux2|Mux29~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [13])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [29])))))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\reg_IR|Q [13]),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_B|Q [29]),
	.cin(gnd),
	.combout(\ALUMux2|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux29~0 .lut_mask = 16'h4540;
defparam \ALUMux2|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N28
cycloneive_lcell_comb \ALUMux2|out[29] (
// Equation(s):
// \ALUMux2|out [29] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux29~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [29]))

	.dataa(gnd),
	.datab(\ALUMux2|out [29]),
	.datac(\ALUMux2|Mux29~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [29]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[29] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N24
cycloneive_lcell_comb \ALUMux1|out[29]~29 (
// Equation(s):
// \ALUMux1|out[29]~29_combout  = (\reg_A|Q [29] & !\im_mux1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_A|Q [29]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\ALUMux1|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[29]~29 .lut_mask = 16'h00F0;
defparam \ALUMux1|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N6
cycloneive_lcell_comb \ALUMux2|Mux28~0 (
// Equation(s):
// \ALUMux2|Mux28~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & ((\reg_IR|Q [12]))) # (!\im_mux2[0]~input_o  & (\reg_B|Q [28]))))

	.dataa(\im_mux2[0]~input_o ),
	.datab(\reg_B|Q [28]),
	.datac(\im_mux2[1]~input_o ),
	.datad(\reg_IR|Q [12]),
	.cin(gnd),
	.combout(\ALUMux2|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux28~0 .lut_mask = 16'h0E04;
defparam \ALUMux2|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N12
cycloneive_lcell_comb \ALUMux2|out[28] (
// Equation(s):
// \ALUMux2|out [28] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux28~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [28]))

	.dataa(\ALUMux2|out [28]),
	.datab(gnd),
	.datac(\ALUMux2|Mux28~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [28]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[28] .lut_mask = 16'hF0AA;
defparam \ALUMux2|out[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N14
cycloneive_lcell_comb \ALUMux1|out[28]~28 (
// Equation(s):
// \ALUMux1|out[28]~28_combout  = (\reg_A|Q [28] & !\im_mux1~input_o )

	.dataa(\reg_A|Q [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\ALUMux1|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[28]~28 .lut_mask = 16'h00AA;
defparam \ALUMux1|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N0
cycloneive_lcell_comb \ALUMux1|out[27]~27 (
// Equation(s):
// \ALUMux1|out[27]~27_combout  = (\reg_A|Q [27] & !\im_mux1~input_o )

	.dataa(\reg_A|Q [27]),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux1|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[27]~27 .lut_mask = 16'h0A0A;
defparam \ALUMux1|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N24
cycloneive_lcell_comb \ALUMux2|Mux26~0 (
// Equation(s):
// \ALUMux2|Mux26~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [10])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [26])))))

	.dataa(\reg_IR|Q [10]),
	.datab(\im_mux2[1]~input_o ),
	.datac(\reg_B|Q [26]),
	.datad(\im_mux2[0]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux26~0 .lut_mask = 16'h2230;
defparam \ALUMux2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N14
cycloneive_lcell_comb \ALUMux2|out[26] (
// Equation(s):
// \ALUMux2|out [26] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux26~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [26]))

	.dataa(gnd),
	.datab(\ALUMux2|out [26]),
	.datac(\ALUMux2|Mux26~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [26]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[26] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N6
cycloneive_lcell_comb \ALUMux1|out[25]~25 (
// Equation(s):
// \ALUMux1|out[25]~25_combout  = (!\im_mux1~input_o  & \reg_A|Q [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [25]),
	.cin(gnd),
	.combout(\ALUMux1|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[25]~25 .lut_mask = 16'h0F00;
defparam \ALUMux1|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N16
cycloneive_lcell_comb \ALUMux2|Mux24~0 (
// Equation(s):
// \ALUMux2|Mux24~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & ((\reg_IR|Q [8]))) # (!\im_mux2[0]~input_o  & (\reg_B|Q [24]))))

	.dataa(\reg_B|Q [24]),
	.datab(\reg_IR|Q [8]),
	.datac(\im_mux2[1]~input_o ),
	.datad(\im_mux2[0]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux24~0 .lut_mask = 16'h0C0A;
defparam \ALUMux2|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N22
cycloneive_lcell_comb \ALUMux2|out[24] (
// Equation(s):
// \ALUMux2|out [24] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux24~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [24]))

	.dataa(\ALUMux2|out [24]),
	.datab(gnd),
	.datac(\ALUMux2|Mux24~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [24]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[24] .lut_mask = 16'hF0AA;
defparam \ALUMux2|out[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N8
cycloneive_lcell_comb \ALUMux1|out[23]~23 (
// Equation(s):
// \ALUMux1|out[23]~23_combout  = (\reg_A|Q [23] & !\im_mux1~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_A|Q [23]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\ALUMux1|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[23]~23 .lut_mask = 16'h00F0;
defparam \ALUMux1|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N12
cycloneive_lcell_comb \bMux|out[23]~23 (
// Equation(s):
// \bMux|out[23]~23_combout  = (\b_mux~input_o  & (\reg_IR|Q [7])) # (!\b_mux~input_o  & ((\DataMux|out [23])))

	.dataa(gnd),
	.datab(\reg_IR|Q [7]),
	.datac(\DataMux|out [23]),
	.datad(\b_mux~input_o ),
	.cin(gnd),
	.combout(\bMux|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[23]~23 .lut_mask = 16'hCCF0;
defparam \bMux|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N13
dffeas \reg_B|Q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[23] .is_wysiwyg = "true";
defparam \reg_B|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N24
cycloneive_lcell_comb \ALUMux2|Mux23~0 (
// Equation(s):
// \ALUMux2|Mux23~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [7])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [23])))))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\im_mux2[0]~input_o ),
	.datac(\reg_IR|Q [7]),
	.datad(\reg_B|Q [23]),
	.cin(gnd),
	.combout(\ALUMux2|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux23~0 .lut_mask = 16'h5140;
defparam \ALUMux2|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N0
cycloneive_lcell_comb \ALUMux2|out[23] (
// Equation(s):
// \ALUMux2|out [23] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux23~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [23]))

	.dataa(gnd),
	.datab(\ALUMux2|out [23]),
	.datac(\ALUMux2|Mux23~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [23]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[23] .lut_mask = 16'hF0CC;
defparam \ALUMux2|out[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N10
cycloneive_lcell_comb \ALUMux2|Mux22~0 (
// Equation(s):
// \ALUMux2|Mux22~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [6])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [22])))))

	.dataa(\reg_IR|Q [6]),
	.datab(\im_mux2[0]~input_o ),
	.datac(\reg_B|Q [22]),
	.datad(\im_mux2[1]~input_o ),
	.cin(gnd),
	.combout(\ALUMux2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux22~0 .lut_mask = 16'h00B8;
defparam \ALUMux2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N12
cycloneive_lcell_comb \ALUMux2|out[22] (
// Equation(s):
// \ALUMux2|out [22] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|Mux22~0_combout ))) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|out [22]))

	.dataa(\ALUMux2|out [22]),
	.datab(gnd),
	.datac(\ALUMux2|Mux22~0_combout ),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [22]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[22] .lut_mask = 16'hF0AA;
defparam \ALUMux2|out[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y21_N8
cycloneive_lcell_comb \aMux|out[22]~22 (
// Equation(s):
// \aMux|out[22]~22_combout  = (\a_mux~input_o  & (\reg_IR|Q [6])) # (!\a_mux~input_o  & ((\DataMux|out [22])))

	.dataa(\reg_IR|Q [6]),
	.datab(gnd),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [22]),
	.cin(gnd),
	.combout(\aMux|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[22]~22 .lut_mask = 16'hAFA0;
defparam \aMux|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y21_N9
dffeas \reg_A|Q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[22] .is_wysiwyg = "true";
defparam \reg_A|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N6
cycloneive_lcell_comb \ALUMux1|out[22]~22 (
// Equation(s):
// \ALUMux1|out[22]~22_combout  = (!\im_mux1~input_o  & \reg_A|Q [22])

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_A|Q [22]),
	.cin(gnd),
	.combout(\ALUMux1|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[22]~22 .lut_mask = 16'h5500;
defparam \ALUMux1|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N30
cycloneive_lcell_comb \aMux|out[21]~21 (
// Equation(s):
// \aMux|out[21]~21_combout  = (\a_mux~input_o  & (\reg_IR|Q [5])) # (!\a_mux~input_o  & ((\DataMux|out [21])))

	.dataa(gnd),
	.datab(\a_mux~input_o ),
	.datac(\reg_IR|Q [5]),
	.datad(\DataMux|out [21]),
	.cin(gnd),
	.combout(\aMux|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[21]~21 .lut_mask = 16'hF3C0;
defparam \aMux|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y23_N31
dffeas \reg_A|Q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[21] .is_wysiwyg = "true";
defparam \reg_A|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N26
cycloneive_lcell_comb \ALUMux1|out[21]~21 (
// Equation(s):
// \ALUMux1|out[21]~21_combout  = (!\im_mux1~input_o  & \reg_A|Q [21])

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\reg_A|Q [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALUMux1|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[21]~21 .lut_mask = 16'h3030;
defparam \ALUMux1|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N22
cycloneive_lcell_comb \ALUMux2|Mux21~0 (
// Equation(s):
// \ALUMux2|Mux21~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [5])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [21])))))

	.dataa(\reg_IR|Q [5]),
	.datab(\im_mux2[1]~input_o ),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_B|Q [21]),
	.cin(gnd),
	.combout(\ALUMux2|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux21~0 .lut_mask = 16'h2320;
defparam \ALUMux2|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N18
cycloneive_lcell_comb \ALUMux2|out[21] (
// Equation(s):
// \ALUMux2|out [21] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux21~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [21])))

	.dataa(\ALUMux2|Mux21~0_combout ),
	.datab(\ALUMux2|out [21]),
	.datac(gnd),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [21]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[21] .lut_mask = 16'hAACC;
defparam \ALUMux2|out[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N4
cycloneive_lcell_comb \ALUMux2|Mux20~0 (
// Equation(s):
// \ALUMux2|Mux20~0_combout  = (!\im_mux2[1]~input_o  & ((\im_mux2[0]~input_o  & (\reg_IR|Q [4])) # (!\im_mux2[0]~input_o  & ((\reg_B|Q [20])))))

	.dataa(\im_mux2[1]~input_o ),
	.datab(\reg_IR|Q [4]),
	.datac(\im_mux2[0]~input_o ),
	.datad(\reg_B|Q [20]),
	.cin(gnd),
	.combout(\ALUMux2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux2|Mux20~0 .lut_mask = 16'h4540;
defparam \ALUMux2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N20
cycloneive_lcell_comb \ALUMux2|out[20] (
// Equation(s):
// \ALUMux2|out [20] = (GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & (\ALUMux2|Mux20~0_combout )) # (!GLOBAL(\ALUMux2|Mux32~0clkctrl_outclk ) & ((\ALUMux2|out [20])))

	.dataa(\ALUMux2|Mux20~0_combout ),
	.datab(\ALUMux2|out [20]),
	.datac(gnd),
	.datad(\ALUMux2|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUMux2|out [20]),
	.cout());
// synopsys translate_off
defparam \ALUMux2|out[20] .lut_mask = 16'hAACC;
defparam \ALUMux2|out[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N0
cycloneive_lcell_comb \ALUMux1|out[20]~20 (
// Equation(s):
// \ALUMux1|out[20]~20_combout  = (!\im_mux1~input_o  & \reg_A|Q [20])

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(gnd),
	.datad(\reg_A|Q [20]),
	.cin(gnd),
	.combout(\ALUMux1|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[20]~20 .lut_mask = 16'h3300;
defparam \ALUMux1|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N30
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0_combout  = (\ALUMux1|out[19]~19_combout  & ((\alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0_combout ) # (\ALUMux2|out [19] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[19]~19_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0_combout  & (\ALUMux2|out [19] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [19]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[19]~19_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[18].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0 .lut_mask = 16'hF660;
defparam \alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N0
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0_combout  = (\ALUMux1|out[20]~20_combout  & ((\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0_combout ) # (\ALUMux2|out [20] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[20]~20_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0_combout  & (\ALUMux2|out [20] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [20]),
	.datab(\ALUMux1|out[20]~20_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0 .lut_mask = 16'hD4E8;
defparam \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N6
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0_combout  = (\ALUMux1|out[21]~21_combout  & ((\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0_combout ) # (\ALUMux2|out [21] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[21]~21_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0_combout  & (\ALUMux2|out [21] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux1|out[21]~21_combout ),
	.datab(\ALUMux2|out [21]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0 .lut_mask = 16'hBE28;
defparam \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N28
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0_combout  = (\ALUMux1|out[22]~22_combout  & ((\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0_combout ) # (\ALUMux2|out [22] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[22]~22_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0_combout  & (\ALUMux2|out [22] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [22]),
	.datab(\ALUMux1|out[22]~22_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N10
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0_combout  = (\ALUMux1|out[23]~23_combout  & ((\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0_combout ) # (\alu|Equal0~0_combout  $ (\ALUMux2|out [23])))) # (!\ALUMux1|out[23]~23_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0_combout  & (\alu|Equal0~0_combout  $ (\ALUMux2|out [23]))))

	.dataa(\ALUMux1|out[23]~23_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux2|out [23]),
	.datad(\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0 .lut_mask = 16'hBE28;
defparam \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N20
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0_combout  = (\ALUMux1|out[24]~24_combout  & ((\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0_combout ) # (\ALUMux2|out [24] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[24]~24_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0_combout  & (\ALUMux2|out [24] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux1|out[24]~24_combout ),
	.datab(\ALUMux2|out [24]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0 .lut_mask = 16'hBE28;
defparam \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N24
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0_combout  = (\ALUMux1|out[25]~25_combout  & ((\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0_combout ) # (\ALUMux2|out [25] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[25]~25_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0_combout  & (\ALUMux2|out [25] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [25]),
	.datab(\ALUMux1|out[25]~25_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N6
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0_combout  = (\ALUMux1|out[26]~26_combout  & ((\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0_combout ) # (\ALUMux2|out [26] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[26]~26_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0_combout  & (\ALUMux2|out [26] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [26]),
	.datab(\ALUMux1|out[26]~26_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N12
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0_combout  = (\ALUMux1|out[27]~27_combout  & ((\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0_combout ) # (\ALUMux2|out [27] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[27]~27_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0_combout  & (\ALUMux2|out [27] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [27]),
	.datab(\ALUMux1|out[27]~27_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N18
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0_combout  = (\ALUMux1|out[28]~28_combout  & ((\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0_combout ) # (\ALUMux2|out [28] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[28]~28_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0_combout  & (\ALUMux2|out [28] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [28]),
	.datab(\ALUMux1|out[28]~28_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N28
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0_combout  = (\ALUMux1|out[29]~29_combout  & ((\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0_combout ) # (\ALUMux2|out [29] $ (\alu|Equal0~0_combout )))) # (!\ALUMux1|out[29]~29_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0_combout  & (\ALUMux2|out [29] $ (\alu|Equal0~0_combout ))))

	.dataa(\ALUMux2|out [29]),
	.datab(\ALUMux1|out[29]~29_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N6
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0_combout  = (\ALUMux1|out[30]~30_combout  & ((\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0_combout ) # (\alu|Equal0~0_combout  $ (\ALUMux2|out [30])))) # (!\ALUMux1|out[30]~30_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0_combout  & (\alu|Equal0~0_combout  $ (\ALUMux2|out [30]))))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux1|out[30]~30_combout ),
	.datac(\ALUMux2|out [30]),
	.datad(\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0 .lut_mask = 16'hDE48;
defparam \alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N16
cycloneive_lcell_comb \alu|mux1|Mux0~4 (
// Equation(s):
// \alu|mux1|Mux0~4_combout  = (!\alu_op[2]~input_o  & (\alu_op[1]~input_o  & (\alu|mux1|Mux0~6_combout  $ (\alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0_combout ))))

	.dataa(\alu_op[2]~input_o ),
	.datab(\alu|mux1|Mux0~6_combout ),
	.datac(\alu_op[1]~input_o ),
	.datad(\alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux0~4 .lut_mask = 16'h1040;
defparam \alu|mux1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N30
cycloneive_lcell_comb \DataMux|Mux31~1 (
// Equation(s):
// \DataMux|Mux31~1_combout  = (\DataMux|Mux31~0_combout ) # ((\data_mux[1]~input_o  & ((\alu|mux1|Mux0~7_combout ) # (\alu|mux1|Mux0~4_combout ))))

	.dataa(\DataMux|Mux31~0_combout ),
	.datab(\alu|mux1|Mux0~7_combout ),
	.datac(\data_mux[1]~input_o ),
	.datad(\alu|mux1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux31~1 .lut_mask = 16'hFAEA;
defparam \DataMux|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N24
cycloneive_lcell_comb \DataMux|out[31] (
// Equation(s):
// \DataMux|out [31] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux31~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [31]))

	.dataa(gnd),
	.datab(\DataMux|out [31]),
	.datac(\DataMux|Mux31~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [31]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[31] .lut_mask = 16'hF0CC;
defparam \DataMux|out[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N22
cycloneive_lcell_comb \bMux|out[31]~31 (
// Equation(s):
// \bMux|out[31]~31_combout  = (\b_mux~input_o  & (\reg_IR|Q [15])) # (!\b_mux~input_o  & ((\DataMux|out [31])))

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(\reg_IR|Q [15]),
	.datad(\DataMux|out [31]),
	.cin(gnd),
	.combout(\bMux|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[31]~31 .lut_mask = 16'hF5A0;
defparam \bMux|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N23
dffeas \reg_B|Q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[31] .is_wysiwyg = "true";
defparam \reg_B|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N24
cycloneive_lcell_comb \MemMux|out[31]~31 (
// Equation(s):
// \MemMux|out[31]~31_combout  = (\reg_mux~input_o  & (\reg_B|Q [31])) # (!\reg_mux~input_o  & ((\reg_A|Q [31])))

	.dataa(\reg_B|Q [31]),
	.datab(\reg_mux~input_o ),
	.datac(gnd),
	.datad(\reg_A|Q [31]),
	.cin(gnd),
	.combout(\MemMux|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[31]~31 .lut_mask = 16'hBB88;
defparam \MemMux|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N24
cycloneive_lcell_comb \datamemory|M~31feeder (
// Equation(s):
// \datamemory|M~31feeder_combout  = \MemMux|out[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|out[30]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|M~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~31feeder .lut_mask = 16'hF0F0;
defparam \datamemory|M~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N25
dffeas \datamemory|M~31 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~31 .is_wysiwyg = "true";
defparam \datamemory|M~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N16
cycloneive_lcell_comb \datamemory|data_out~31 (
// Equation(s):
// \datamemory|data_out~31_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a30 )) # (!\datamemory|M~0_q  & ((\datamemory|M~31_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\datamemory|M~31_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~31 .lut_mask = 16'h3120;
defparam \datamemory|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N17
dffeas \datamemory|data_out[30] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[30] .is_wysiwyg = "true";
defparam \datamemory|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N22
cycloneive_lcell_comb \DataMux|Mux30~0 (
// Equation(s):
// \DataMux|Mux30~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [30]))) # (!\data_mux[0]~input_o  & (\data_in[30]~input_o ))))

	.dataa(\data_in[30]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [30]),
	.cin(gnd),
	.combout(\DataMux|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux30~0 .lut_mask = 16'h3202;
defparam \DataMux|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N10
cycloneive_lcell_comb \alu|OR_32|result[30] (
// Equation(s):
// \alu|OR_32|result [30] = (\ALUMux2|out [30]) # ((\reg_A|Q [30] & !\im_mux1~input_o ))

	.dataa(gnd),
	.datab(\ALUMux2|out [30]),
	.datac(\reg_A|Q [30]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|OR_32|result [30]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[30] .lut_mask = 16'hCCFC;
defparam \alu|OR_32|result[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N0
cycloneive_lcell_comb \alu|mux1|Mux1~1 (
// Equation(s):
// \alu|mux1|Mux1~1_combout  = (\alu_op[2]~input_o  & (!\im_mux1~input_o  & \reg_A|Q [31]))

	.dataa(gnd),
	.datab(\alu_op[2]~input_o ),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [31]),
	.cin(gnd),
	.combout(\alu|mux1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux1~1 .lut_mask = 16'h0C00;
defparam \alu|mux1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N20
cycloneive_lcell_comb \alu|mux1|Mux1~0 (
// Equation(s):
// \alu|mux1|Mux1~0_combout  = \alu|Equal0~0_combout  $ (\ALUMux1|out[30]~30_combout  $ (\ALUMux2|out [30] $ (\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux1|out[30]~30_combout ),
	.datac(\ALUMux2|out [30]),
	.datad(\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux1~0 .lut_mask = 16'h6996;
defparam \alu|mux1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N18
cycloneive_lcell_comb \alu|mux1|Mux1~2 (
// Equation(s):
// \alu|mux1|Mux1~2_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux1~0_combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux1~1_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux1~1_combout ),
	.datad(\alu|mux1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux1~2 .lut_mask = 16'hD951;
defparam \alu|mux1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N12
cycloneive_lcell_comb \alu|mux1|Mux1~3 (
// Equation(s):
// \alu|mux1|Mux1~3_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux1~2_combout  & (\alu|OR_32|result [30])) # (!\alu|mux1|Mux1~2_combout  & ((\ALUMux1|out[29]~29_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux1~2_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|OR_32|result [30]),
	.datac(\ALUMux1|out[29]~29_combout ),
	.datad(\alu|mux1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux1~3 .lut_mask = 16'hDDA0;
defparam \alu|mux1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N0
cycloneive_lcell_comb \DataMux|Mux30~1 (
// Equation(s):
// \DataMux|Mux30~1_combout  = (\DataMux|Mux30~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux1~3_combout ))

	.dataa(\DataMux|Mux30~0_combout ),
	.datab(gnd),
	.datac(\data_mux[1]~input_o ),
	.datad(\alu|mux1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux30~1 .lut_mask = 16'hFAAA;
defparam \DataMux|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N2
cycloneive_lcell_comb \DataMux|out[30] (
// Equation(s):
// \DataMux|out [30] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux30~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [30])))

	.dataa(\DataMux|Mux30~1_combout ),
	.datab(\DataMux|out [30]),
	.datac(gnd),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [30]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[30] .lut_mask = 16'hAACC;
defparam \DataMux|out[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y20_N26
cycloneive_lcell_comb \aMux|out[30]~30 (
// Equation(s):
// \aMux|out[30]~30_combout  = (\a_mux~input_o  & (\reg_IR|Q [14])) # (!\a_mux~input_o  & ((\DataMux|out [30])))

	.dataa(gnd),
	.datab(\a_mux~input_o ),
	.datac(\reg_IR|Q [14]),
	.datad(\DataMux|out [30]),
	.cin(gnd),
	.combout(\aMux|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[30]~30 .lut_mask = 16'hF3C0;
defparam \aMux|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y20_N27
dffeas \reg_A|Q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[30] .is_wysiwyg = "true";
defparam \reg_A|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N30
cycloneive_lcell_comb \MemMux|out[30]~30 (
// Equation(s):
// \MemMux|out[30]~30_combout  = (\reg_mux~input_o  & ((\reg_B|Q [30]))) # (!\reg_mux~input_o  & (\reg_A|Q [30]))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_A|Q [30]),
	.datad(\reg_B|Q [30]),
	.cin(gnd),
	.combout(\MemMux|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[30]~30 .lut_mask = 16'hFC30;
defparam \MemMux|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N6
cycloneive_lcell_comb \datamemory|M~30feeder (
// Equation(s):
// \datamemory|M~30feeder_combout  = \MemMux|out[29]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[29]~29_combout ),
	.cin(gnd),
	.combout(\datamemory|M~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~30feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N7
dffeas \datamemory|M~30 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~30 .is_wysiwyg = "true";
defparam \datamemory|M~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N2
cycloneive_lcell_comb \datamemory|data_out~30 (
// Equation(s):
// \datamemory|data_out~30_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a29 )) # (!\datamemory|M~0_q  & ((\datamemory|M~30_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\datamemory|M~30_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~30 .lut_mask = 16'h3120;
defparam \datamemory|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N3
dffeas \datamemory|data_out[29] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[29] .is_wysiwyg = "true";
defparam \datamemory|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N8
cycloneive_lcell_comb \DataMux|Mux29~0 (
// Equation(s):
// \DataMux|Mux29~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [29]))) # (!\data_mux[0]~input_o  & (\data_in[29]~input_o ))))

	.dataa(\data_mux[0]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_in[29]~input_o ),
	.datad(\datamemory|data_out [29]),
	.cin(gnd),
	.combout(\DataMux|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux29~0 .lut_mask = 16'h3210;
defparam \DataMux|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N18
cycloneive_lcell_comb \alu|OR_32|result[29] (
// Equation(s):
// \alu|OR_32|result [29] = (\ALUMux2|out [29]) # ((\reg_A|Q [29] & !\im_mux1~input_o ))

	.dataa(\reg_A|Q [29]),
	.datab(\ALUMux2|out [29]),
	.datac(gnd),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|OR_32|result [29]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[29] .lut_mask = 16'hCCEE;
defparam \alu|OR_32|result[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N18
cycloneive_lcell_comb \alu|mux1|Mux2~0 (
// Equation(s):
// \alu|mux1|Mux2~0_combout  = (\reg_A|Q [30] & (\alu_op[2]~input_o  & !\im_mux1~input_o ))

	.dataa(\reg_A|Q [30]),
	.datab(\alu_op[2]~input_o ),
	.datac(\im_mux1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|mux1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux2~0 .lut_mask = 16'h0808;
defparam \alu|mux1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N30
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|sum~combout  = \ALUMux2|out [29] $ (\ALUMux1|out[29]~29_combout  $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux2|out [29]),
	.datab(\ALUMux1|out[29]~29_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[29].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N16
cycloneive_lcell_comb \alu|mux1|Mux2~1 (
// Equation(s):
// \alu|mux1|Mux2~1_combout  = (\alu|mux1|Mux4~2_combout  & (((\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|sum~combout  & \alu|mux1|Mux4~1_combout )))) # (!\alu|mux1|Mux4~2_combout  & ((\alu|mux1|Mux2~0_combout ) # ((!\alu|mux1|Mux4~1_combout ))))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux2~0_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[29].FullAdder32|sum~combout ),
	.datad(\alu|mux1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux2~1 .lut_mask = 16'hE455;
defparam \alu|mux1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N6
cycloneive_lcell_comb \alu|mux1|Mux2~2 (
// Equation(s):
// \alu|mux1|Mux2~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux2~1_combout  & (\alu|OR_32|result [29])) # (!\alu|mux1|Mux2~1_combout  & ((\ALUMux1|out[28]~28_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux2~1_combout ))))

	.dataa(\alu|OR_32|result [29]),
	.datab(\ALUMux1|out[28]~28_combout ),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|mux1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux2~2 .lut_mask = 16'hAFC0;
defparam \alu|mux1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N30
cycloneive_lcell_comb \DataMux|Mux29~1 (
// Equation(s):
// \DataMux|Mux29~1_combout  = (\DataMux|Mux29~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux2~2_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\DataMux|Mux29~0_combout ),
	.datad(\alu|mux1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux29~1 .lut_mask = 16'hFCF0;
defparam \DataMux|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N4
cycloneive_lcell_comb \DataMux|out[29] (
// Equation(s):
// \DataMux|out [29] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux29~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [29]))

	.dataa(gnd),
	.datab(\DataMux|out [29]),
	.datac(\DataMux|Mux29~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [29]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[29] .lut_mask = 16'hF0CC;
defparam \DataMux|out[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N20
cycloneive_lcell_comb \aMux|out[29]~29 (
// Equation(s):
// \aMux|out[29]~29_combout  = (\a_mux~input_o  & (\reg_IR|Q [13])) # (!\a_mux~input_o  & ((\DataMux|out [29])))

	.dataa(\reg_IR|Q [13]),
	.datab(gnd),
	.datac(\DataMux|out [29]),
	.datad(\a_mux~input_o ),
	.cin(gnd),
	.combout(\aMux|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[29]~29 .lut_mask = 16'hAAF0;
defparam \aMux|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y23_N21
dffeas \reg_A|Q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[29] .is_wysiwyg = "true";
defparam \reg_A|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N12
cycloneive_lcell_comb \MemMux|out[29]~29 (
// Equation(s):
// \MemMux|out[29]~29_combout  = (\reg_mux~input_o  & ((\reg_B|Q [29]))) # (!\reg_mux~input_o  & (\reg_A|Q [29]))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_A|Q [29]),
	.datad(\reg_B|Q [29]),
	.cin(gnd),
	.combout(\MemMux|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[29]~29 .lut_mask = 16'hFC30;
defparam \MemMux|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N18
cycloneive_lcell_comb \datamemory|M~29feeder (
// Equation(s):
// \datamemory|M~29feeder_combout  = \MemMux|out[28]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[28]~28_combout ),
	.cin(gnd),
	.combout(\datamemory|M~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~29feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N19
dffeas \datamemory|M~29 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~29 .is_wysiwyg = "true";
defparam \datamemory|M~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N10
cycloneive_lcell_comb \datamemory|data_out~29 (
// Equation(s):
// \datamemory|data_out~29_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a28 )) # (!\datamemory|M~0_q  & ((\datamemory|M~29_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\datamemory|M~29_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~29 .lut_mask = 16'h3120;
defparam \datamemory|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N11
dffeas \datamemory|data_out[28] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[28] .is_wysiwyg = "true";
defparam \datamemory|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N14
cycloneive_lcell_comb \DataMux|Mux28~0 (
// Equation(s):
// \DataMux|Mux28~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [28]))) # (!\data_mux[0]~input_o  & (\data_in[28]~input_o ))))

	.dataa(\data_in[28]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [28]),
	.cin(gnd),
	.combout(\DataMux|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux28~0 .lut_mask = 16'h3202;
defparam \DataMux|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N24
cycloneive_lcell_comb \alu|OR_32|result[28] (
// Equation(s):
// \alu|OR_32|result [28] = (\ALUMux2|out [28]) # ((\reg_A|Q [28] & !\im_mux1~input_o ))

	.dataa(\ALUMux2|out [28]),
	.datab(\reg_A|Q [28]),
	.datac(gnd),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|OR_32|result [28]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[28] .lut_mask = 16'hAAEE;
defparam \alu|OR_32|result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N16
cycloneive_lcell_comb \alu|mux1|Mux3~0 (
// Equation(s):
// \alu|mux1|Mux3~0_combout  = (\alu_op[2]~input_o  & (\reg_A|Q [29] & !\im_mux1~input_o ))

	.dataa(gnd),
	.datab(\alu_op[2]~input_o ),
	.datac(\reg_A|Q [29]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux3~0 .lut_mask = 16'h00C0;
defparam \alu|mux1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N0
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|sum~combout  = \ALUMux2|out [28] $ (\ALUMux1|out[28]~28_combout  $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux2|out [28]),
	.datab(\ALUMux1|out[28]~28_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[28].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N26
cycloneive_lcell_comb \alu|mux1|Mux3~1 (
// Equation(s):
// \alu|mux1|Mux3~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & ((\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux3~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux3~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[28].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux3~1 .lut_mask = 16'hD951;
defparam \alu|mux1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N10
cycloneive_lcell_comb \alu|mux1|Mux3~2 (
// Equation(s):
// \alu|mux1|Mux3~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux3~1_combout  & ((\alu|OR_32|result [28]))) # (!\alu|mux1|Mux3~1_combout  & (\ALUMux1|out[27]~27_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux3~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\ALUMux1|out[27]~27_combout ),
	.datac(\alu|OR_32|result [28]),
	.datad(\alu|mux1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux3~2 .lut_mask = 16'hF588;
defparam \alu|mux1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N0
cycloneive_lcell_comb \DataMux|Mux28~1 (
// Equation(s):
// \DataMux|Mux28~1_combout  = (\DataMux|Mux28~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux3~2_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\DataMux|Mux28~0_combout ),
	.datad(\alu|mux1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux28~1 .lut_mask = 16'hFCF0;
defparam \DataMux|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N28
cycloneive_lcell_comb \DataMux|out[28] (
// Equation(s):
// \DataMux|out [28] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux28~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [28]))

	.dataa(gnd),
	.datab(\DataMux|out [28]),
	.datac(\DataMux|Mux28~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [28]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[28] .lut_mask = 16'hF0CC;
defparam \DataMux|out[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N2
cycloneive_lcell_comb \aMux|out[28]~28 (
// Equation(s):
// \aMux|out[28]~28_combout  = (\a_mux~input_o  & (\reg_IR|Q [12])) # (!\a_mux~input_o  & ((\DataMux|out [28])))

	.dataa(\a_mux~input_o ),
	.datab(\reg_IR|Q [12]),
	.datac(gnd),
	.datad(\DataMux|out [28]),
	.cin(gnd),
	.combout(\aMux|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[28]~28 .lut_mask = 16'hDD88;
defparam \aMux|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y23_N3
dffeas \reg_A|Q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[28] .is_wysiwyg = "true";
defparam \reg_A|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N30
cycloneive_lcell_comb \alu|mux1|Mux4~3 (
// Equation(s):
// \alu|mux1|Mux4~3_combout  = (\reg_A|Q [28] & (!\im_mux1~input_o  & \alu_op[2]~input_o ))

	.dataa(\reg_A|Q [28]),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux4~3 .lut_mask = 16'h0A00;
defparam \alu|mux1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N8
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|sum~combout  = \ALUMux2|out [27] $ (\ALUMux1|out[27]~27_combout  $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux2|out [27]),
	.datab(\ALUMux1|out[27]~27_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[27].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N12
cycloneive_lcell_comb \alu|mux1|Mux4~4 (
// Equation(s):
// \alu|mux1|Mux4~4_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & ((\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux4~3_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux4~3_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[27].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux4~4 .lut_mask = 16'hD951;
defparam \alu|mux1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N22
cycloneive_lcell_comb \alu|mux1|Mux4~5 (
// Equation(s):
// \alu|mux1|Mux4~5_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux4~4_combout  & (\alu|OR_32|result [27])) # (!\alu|mux1|Mux4~4_combout  & ((\ALUMux1|out[26]~26_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux4~4_combout ))))

	.dataa(\alu|OR_32|result [27]),
	.datab(\ALUMux1|out[26]~26_combout ),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|mux1|Mux4~4_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux4~5 .lut_mask = 16'hAFC0;
defparam \alu|mux1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \data_in[27]~input (
	.i(data_in[27]),
	.ibar(gnd),
	.o(\data_in[27]~input_o ));
// synopsys translate_off
defparam \data_in[27]~input .bus_hold = "false";
defparam \data_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N10
cycloneive_lcell_comb \datamemory|M~28feeder (
// Equation(s):
// \datamemory|M~28feeder_combout  = \MemMux|out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|out[27]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|M~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~28feeder .lut_mask = 16'hF0F0;
defparam \datamemory|M~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N11
dffeas \datamemory|M~28 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~28 .is_wysiwyg = "true";
defparam \datamemory|M~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N6
cycloneive_lcell_comb \datamemory|data_out~28 (
// Equation(s):
// \datamemory|data_out~28_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a27 )) # (!\datamemory|M~0_q  & ((\datamemory|M~28_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\datamemory|M~28_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~28 .lut_mask = 16'h3120;
defparam \datamemory|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N7
dffeas \datamemory|data_out[27] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[27] .is_wysiwyg = "true";
defparam \datamemory|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N18
cycloneive_lcell_comb \DataMux|Mux27~0 (
// Equation(s):
// \DataMux|Mux27~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [27]))) # (!\data_mux[0]~input_o  & (\data_in[27]~input_o ))))

	.dataa(\data_in[27]~input_o ),
	.datab(\data_mux[0]~input_o ),
	.datac(\data_mux[1]~input_o ),
	.datad(\datamemory|data_out [27]),
	.cin(gnd),
	.combout(\DataMux|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux27~0 .lut_mask = 16'h0E02;
defparam \DataMux|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N4
cycloneive_lcell_comb \DataMux|Mux27~1 (
// Equation(s):
// \DataMux|Mux27~1_combout  = (\DataMux|Mux27~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux4~5_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\alu|mux1|Mux4~5_combout ),
	.datad(\DataMux|Mux27~0_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux27~1 .lut_mask = 16'hFFC0;
defparam \DataMux|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N24
cycloneive_lcell_comb \DataMux|out[27] (
// Equation(s):
// \DataMux|out [27] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux27~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [27]))

	.dataa(gnd),
	.datab(\DataMux|out [27]),
	.datac(\DataMux|Mux27~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [27]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[27] .lut_mask = 16'hF0CC;
defparam \DataMux|out[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y23_N26
cycloneive_lcell_comb \bMux|out[27]~27 (
// Equation(s):
// \bMux|out[27]~27_combout  = (\b_mux~input_o  & (\reg_IR|Q [11])) # (!\b_mux~input_o  & ((\DataMux|out [27])))

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(\reg_IR|Q [11]),
	.datad(\DataMux|out [27]),
	.cin(gnd),
	.combout(\bMux|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[27]~27 .lut_mask = 16'hF3C0;
defparam \bMux|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y23_N27
dffeas \reg_B|Q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[27] .is_wysiwyg = "true";
defparam \reg_B|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N16
cycloneive_lcell_comb \MemMux|out[27]~27 (
// Equation(s):
// \MemMux|out[27]~27_combout  = (\reg_mux~input_o  & (\reg_B|Q [27])) # (!\reg_mux~input_o  & ((\reg_A|Q [27])))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_B|Q [27]),
	.datad(\reg_A|Q [27]),
	.cin(gnd),
	.combout(\MemMux|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[27]~27 .lut_mask = 16'hF3C0;
defparam \MemMux|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N20
cycloneive_lcell_comb \datamemory|data_out~27 (
// Equation(s):
// \datamemory|data_out~27_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a26 ))) # (!\datamemory|M~0_q  & (\datamemory|M~27_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~27_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\datamemory|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~27 .lut_mask = 16'h3210;
defparam \datamemory|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N21
dffeas \datamemory|data_out[26] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[26] .is_wysiwyg = "true";
defparam \datamemory|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N16
cycloneive_lcell_comb \DataMux|Mux26~0 (
// Equation(s):
// \DataMux|Mux26~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [26]))) # (!\data_mux[0]~input_o  & (\data_in[26]~input_o ))))

	.dataa(\data_mux[0]~input_o ),
	.datab(\data_in[26]~input_o ),
	.datac(\data_mux[1]~input_o ),
	.datad(\datamemory|data_out [26]),
	.cin(gnd),
	.combout(\DataMux|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux26~0 .lut_mask = 16'h0E04;
defparam \DataMux|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N16
cycloneive_lcell_comb \alu|OR_32|result[26] (
// Equation(s):
// \alu|OR_32|result [26] = (\ALUMux2|out [26]) # ((!\im_mux1~input_o  & \reg_A|Q [26]))

	.dataa(gnd),
	.datab(\ALUMux2|out [26]),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [26]),
	.cin(gnd),
	.combout(\alu|OR_32|result [26]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[26] .lut_mask = 16'hCFCC;
defparam \alu|OR_32|result[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N14
cycloneive_lcell_comb \alu|mux1|Mux5~0 (
// Equation(s):
// \alu|mux1|Mux5~0_combout  = (\alu_op[2]~input_o  & (!\im_mux1~input_o  & \reg_A|Q [27]))

	.dataa(gnd),
	.datab(\alu_op[2]~input_o ),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [27]),
	.cin(gnd),
	.combout(\alu|mux1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux5~0 .lut_mask = 16'h0C00;
defparam \alu|mux1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N20
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|sum~combout  = \ALUMux2|out [26] $ (\ALUMux1|out[26]~26_combout  $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux2|out [26]),
	.datab(\ALUMux1|out[26]~26_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[26].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N10
cycloneive_lcell_comb \alu|mux1|Mux5~1 (
// Equation(s):
// \alu|mux1|Mux5~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux5~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux5~0_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux4~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[26].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux5~1 .lut_mask = 16'hCB0B;
defparam \alu|mux1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N4
cycloneive_lcell_comb \alu|mux1|Mux5~2 (
// Equation(s):
// \alu|mux1|Mux5~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux5~1_combout  & (\alu|OR_32|result [26])) # (!\alu|mux1|Mux5~1_combout  & ((\ALUMux1|out[25]~25_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux5~1_combout ))))

	.dataa(\alu|OR_32|result [26]),
	.datab(\alu|mux1|Mux4~0_combout ),
	.datac(\ALUMux1|out[25]~25_combout ),
	.datad(\alu|mux1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux5~2 .lut_mask = 16'hBBC0;
defparam \alu|mux1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N14
cycloneive_lcell_comb \DataMux|Mux26~1 (
// Equation(s):
// \DataMux|Mux26~1_combout  = (\DataMux|Mux26~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux5~2_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\DataMux|Mux26~0_combout ),
	.datad(\alu|mux1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux26~1 .lut_mask = 16'hFCF0;
defparam \DataMux|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N2
cycloneive_lcell_comb \DataMux|out[26] (
// Equation(s):
// \DataMux|out [26] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux26~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [26]))

	.dataa(gnd),
	.datab(\DataMux|out [26]),
	.datac(\DataMux|Mux26~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [26]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[26] .lut_mask = 16'hF0CC;
defparam \DataMux|out[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N20
cycloneive_lcell_comb \aMux|out[26]~26 (
// Equation(s):
// \aMux|out[26]~26_combout  = (\a_mux~input_o  & (\reg_IR|Q [10])) # (!\a_mux~input_o  & ((\DataMux|out [26])))

	.dataa(gnd),
	.datab(\reg_IR|Q [10]),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [26]),
	.cin(gnd),
	.combout(\aMux|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[26]~26 .lut_mask = 16'hCFC0;
defparam \aMux|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y24_N21
dffeas \reg_A|Q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[26] .is_wysiwyg = "true";
defparam \reg_A|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N2
cycloneive_lcell_comb \alu|mux1|Mux6~0 (
// Equation(s):
// \alu|mux1|Mux6~0_combout  = (\reg_A|Q [26] & (!\im_mux1~input_o  & \alu_op[2]~input_o ))

	.dataa(gnd),
	.datab(\reg_A|Q [26]),
	.datac(\im_mux1~input_o ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux6~0 .lut_mask = 16'h0C00;
defparam \alu|mux1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y24_N22
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|sum~combout  = \ALUMux2|out [25] $ (\ALUMux1|out[25]~25_combout  $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux2|out [25]),
	.datab(\ALUMux1|out[25]~25_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[25].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N0
cycloneive_lcell_comb \alu|mux1|Mux6~1 (
// Equation(s):
// \alu|mux1|Mux6~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux6~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux4~1_combout ),
	.datab(\alu|mux1|Mux6~0_combout ),
	.datac(\alu|mux1|Mux4~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[25].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux6~1 .lut_mask = 16'hAD0D;
defparam \alu|mux1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N26
cycloneive_lcell_comb \alu|mux1|Mux6~2 (
// Equation(s):
// \alu|mux1|Mux6~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux6~1_combout  & (\alu|OR_32|result [25])) # (!\alu|mux1|Mux6~1_combout  & ((\ALUMux1|out[24]~24_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux6~1_combout ))))

	.dataa(\alu|OR_32|result [25]),
	.datab(\ALUMux1|out[24]~24_combout ),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|mux1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux6~2 .lut_mask = 16'hAFC0;
defparam \alu|mux1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \data_in[25]~input (
	.i(data_in[25]),
	.ibar(gnd),
	.o(\data_in[25]~input_o ));
// synopsys translate_off
defparam \data_in[25]~input .bus_hold = "false";
defparam \data_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N14
cycloneive_lcell_comb \datamemory|M~26feeder (
// Equation(s):
// \datamemory|M~26feeder_combout  = \MemMux|out[25]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[25]~25_combout ),
	.cin(gnd),
	.combout(\datamemory|M~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~26feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N15
dffeas \datamemory|M~26 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~26 .is_wysiwyg = "true";
defparam \datamemory|M~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N2
cycloneive_lcell_comb \datamemory|data_out~26 (
// Equation(s):
// \datamemory|data_out~26_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a25 )) # (!\datamemory|M~0_q  & ((\datamemory|M~26_q )))))

	.dataa(\datamemory|M_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~26_q ),
	.datad(\datamemory|M~0_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~26 .lut_mask = 16'h2230;
defparam \datamemory|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N3
dffeas \datamemory|data_out[25] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[25] .is_wysiwyg = "true";
defparam \datamemory|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N12
cycloneive_lcell_comb \DataMux|Mux25~0 (
// Equation(s):
// \DataMux|Mux25~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [25]))) # (!\data_mux[0]~input_o  & (\data_in[25]~input_o ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_in[25]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [25]),
	.cin(gnd),
	.combout(\DataMux|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux25~0 .lut_mask = 16'h5404;
defparam \DataMux|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N6
cycloneive_lcell_comb \DataMux|Mux25~1 (
// Equation(s):
// \DataMux|Mux25~1_combout  = (\DataMux|Mux25~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux6~2_combout ))

	.dataa(\data_mux[1]~input_o ),
	.datab(gnd),
	.datac(\alu|mux1|Mux6~2_combout ),
	.datad(\DataMux|Mux25~0_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux25~1 .lut_mask = 16'hFFA0;
defparam \DataMux|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N14
cycloneive_lcell_comb \DataMux|out[25] (
// Equation(s):
// \DataMux|out [25] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux25~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [25]))

	.dataa(gnd),
	.datab(\DataMux|out [25]),
	.datac(\DataMux|Mux25~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [25]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[25] .lut_mask = 16'hF0CC;
defparam \DataMux|out[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N24
cycloneive_lcell_comb \bMux|out[25]~25 (
// Equation(s):
// \bMux|out[25]~25_combout  = (\b_mux~input_o  & (\reg_IR|Q [9])) # (!\b_mux~input_o  & ((\DataMux|out [25])))

	.dataa(\reg_IR|Q [9]),
	.datab(gnd),
	.datac(\b_mux~input_o ),
	.datad(\DataMux|out [25]),
	.cin(gnd),
	.combout(\bMux|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[25]~25 .lut_mask = 16'hAFA0;
defparam \bMux|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y24_N25
dffeas \reg_B|Q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[25] .is_wysiwyg = "true";
defparam \reg_B|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N4
cycloneive_lcell_comb \MemMux|out[25]~25 (
// Equation(s):
// \MemMux|out[25]~25_combout  = (\reg_mux~input_o  & (\reg_B|Q [25])) # (!\reg_mux~input_o  & ((\reg_A|Q [25])))

	.dataa(gnd),
	.datab(\reg_B|Q [25]),
	.datac(\reg_mux~input_o ),
	.datad(\reg_A|Q [25]),
	.cin(gnd),
	.combout(\MemMux|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[25]~25 .lut_mask = 16'hCFC0;
defparam \MemMux|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N12
cycloneive_lcell_comb \datamemory|M~25feeder (
// Equation(s):
// \datamemory|M~25feeder_combout  = \MemMux|out[24]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[24]~24_combout ),
	.cin(gnd),
	.combout(\datamemory|M~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~25feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N13
dffeas \datamemory|M~25 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~25 .is_wysiwyg = "true";
defparam \datamemory|M~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N8
cycloneive_lcell_comb \datamemory|data_out~25 (
// Equation(s):
// \datamemory|data_out~25_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a24 )) # (!\datamemory|M~0_q  & ((\datamemory|M~25_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\datamemory|M~25_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~25 .lut_mask = 16'h3120;
defparam \datamemory|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N9
dffeas \datamemory|data_out[24] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[24] .is_wysiwyg = "true";
defparam \datamemory|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N2
cycloneive_lcell_comb \DataMux|Mux24~0 (
// Equation(s):
// \DataMux|Mux24~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [24]))) # (!\data_mux[0]~input_o  & (\data_in[24]~input_o ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_in[24]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [24]),
	.cin(gnd),
	.combout(\DataMux|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux24~0 .lut_mask = 16'h5404;
defparam \DataMux|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N12
cycloneive_lcell_comb \alu|mux1|Mux7~0 (
// Equation(s):
// \alu|mux1|Mux7~0_combout  = (!\im_mux1~input_o  & (\alu_op[2]~input_o  & \reg_A|Q [25]))

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(\alu_op[2]~input_o ),
	.datad(\reg_A|Q [25]),
	.cin(gnd),
	.combout(\alu|mux1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux7~0 .lut_mask = 16'h5000;
defparam \alu|mux1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N4
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|sum~combout  = \ALUMux1|out[24]~24_combout  $ (\alu|Equal0~0_combout  $ (\ALUMux2|out [24] $ (\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux1|out[24]~24_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux2|out [24]),
	.datad(\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[24].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N10
cycloneive_lcell_comb \alu|mux1|Mux7~1 (
// Equation(s):
// \alu|mux1|Mux7~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux7~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux4~1_combout ),
	.datab(\alu|mux1|Mux7~0_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[24].FullAdder32|sum~combout ),
	.datad(\alu|mux1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux7~1 .lut_mask = 16'hA0DD;
defparam \alu|mux1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N26
cycloneive_lcell_comb \alu|OR_32|result[24] (
// Equation(s):
// \alu|OR_32|result [24] = (\ALUMux2|out [24]) # ((!\im_mux1~input_o  & \reg_A|Q [24]))

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(\ALUMux2|out [24]),
	.datad(\reg_A|Q [24]),
	.cin(gnd),
	.combout(\alu|OR_32|result [24]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[24] .lut_mask = 16'hF5F0;
defparam \alu|OR_32|result[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N20
cycloneive_lcell_comb \alu|mux1|Mux7~2 (
// Equation(s):
// \alu|mux1|Mux7~2_combout  = (\alu|mux1|Mux7~1_combout  & (((\alu|OR_32|result [24]) # (!\alu|mux1|Mux4~0_combout )))) # (!\alu|mux1|Mux7~1_combout  & (\ALUMux1|out[23]~23_combout  & (\alu|mux1|Mux4~0_combout )))

	.dataa(\alu|mux1|Mux7~1_combout ),
	.datab(\ALUMux1|out[23]~23_combout ),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|OR_32|result [24]),
	.cin(gnd),
	.combout(\alu|mux1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux7~2 .lut_mask = 16'hEA4A;
defparam \alu|mux1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N24
cycloneive_lcell_comb \DataMux|Mux24~1 (
// Equation(s):
// \DataMux|Mux24~1_combout  = (\DataMux|Mux24~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux7~2_combout ))

	.dataa(\data_mux[1]~input_o ),
	.datab(gnd),
	.datac(\DataMux|Mux24~0_combout ),
	.datad(\alu|mux1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux24~1 .lut_mask = 16'hFAF0;
defparam \DataMux|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N14
cycloneive_lcell_comb \DataMux|out[24] (
// Equation(s):
// \DataMux|out [24] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux24~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [24]))

	.dataa(gnd),
	.datab(\DataMux|out [24]),
	.datac(\DataMux|Mux24~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [24]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[24] .lut_mask = 16'hF0CC;
defparam \DataMux|out[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N6
cycloneive_lcell_comb \bMux|out[24]~24 (
// Equation(s):
// \bMux|out[24]~24_combout  = (\b_mux~input_o  & ((\reg_IR|Q [8]))) # (!\b_mux~input_o  & (\DataMux|out [24]))

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(\DataMux|out [24]),
	.datad(\reg_IR|Q [8]),
	.cin(gnd),
	.combout(\bMux|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[24]~24 .lut_mask = 16'hFC30;
defparam \bMux|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y21_N7
dffeas \reg_B|Q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[24] .is_wysiwyg = "true";
defparam \reg_B|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y22_N28
cycloneive_lcell_comb \MemMux|out[24]~24 (
// Equation(s):
// \MemMux|out[24]~24_combout  = (\reg_mux~input_o  & (\reg_B|Q [24])) # (!\reg_mux~input_o  & ((\reg_A|Q [24])))

	.dataa(\reg_B|Q [24]),
	.datab(gnd),
	.datac(\reg_mux~input_o ),
	.datad(\reg_A|Q [24]),
	.cin(gnd),
	.combout(\MemMux|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[24]~24 .lut_mask = 16'hAFA0;
defparam \MemMux|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N30
cycloneive_lcell_comb \datamemory|data_out~24 (
// Equation(s):
// \datamemory|data_out~24_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a23 ))) # (!\datamemory|M~0_q  & (\datamemory|M~24_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~24_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\datamemory|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~24 .lut_mask = 16'h3210;
defparam \datamemory|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N31
dffeas \datamemory|data_out[23] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[23] .is_wysiwyg = "true";
defparam \datamemory|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N26
cycloneive_lcell_comb \DataMux|Mux23~0 (
// Equation(s):
// \DataMux|Mux23~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [23]))) # (!\data_mux[0]~input_o  & (\data_in[23]~input_o ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_in[23]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [23]),
	.cin(gnd),
	.combout(\DataMux|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux23~0 .lut_mask = 16'h5404;
defparam \DataMux|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N4
cycloneive_lcell_comb \alu|mux1|Mux8~0 (
// Equation(s):
// \alu|mux1|Mux8~0_combout  = (\alu_op[2]~input_o  & (\reg_A|Q [24] & !\im_mux1~input_o ))

	.dataa(gnd),
	.datab(\alu_op[2]~input_o ),
	.datac(\reg_A|Q [24]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux8~0 .lut_mask = 16'h00C0;
defparam \alu|mux1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N18
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|sum~combout  = \alu|Equal0~0_combout  $ (\ALUMux1|out[23]~23_combout  $ (\ALUMux2|out [23] $ (\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux1|out[23]~23_combout ),
	.datac(\ALUMux2|out [23]),
	.datad(\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[23].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N10
cycloneive_lcell_comb \alu|mux1|Mux8~1 (
// Equation(s):
// \alu|mux1|Mux8~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & ((\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux8~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux8~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[23].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux8~1 .lut_mask = 16'hD951;
defparam \alu|mux1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N20
cycloneive_lcell_comb \alu|OR_32|result[23] (
// Equation(s):
// \alu|OR_32|result [23] = (\ALUMux2|out [23]) # ((\reg_A|Q [23] & !\im_mux1~input_o ))

	.dataa(\reg_A|Q [23]),
	.datab(gnd),
	.datac(\ALUMux2|out [23]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|OR_32|result [23]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[23] .lut_mask = 16'hF0FA;
defparam \alu|OR_32|result[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N18
cycloneive_lcell_comb \alu|mux1|Mux8~2 (
// Equation(s):
// \alu|mux1|Mux8~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux8~1_combout  & ((\alu|OR_32|result [23]))) # (!\alu|mux1|Mux8~1_combout  & (\ALUMux1|out[22]~22_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux8~1_combout ))))

	.dataa(\ALUMux1|out[22]~22_combout ),
	.datab(\alu|mux1|Mux4~0_combout ),
	.datac(\alu|mux1|Mux8~1_combout ),
	.datad(\alu|OR_32|result [23]),
	.cin(gnd),
	.combout(\alu|mux1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux8~2 .lut_mask = 16'hF838;
defparam \alu|mux1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N0
cycloneive_lcell_comb \DataMux|Mux23~1 (
// Equation(s):
// \DataMux|Mux23~1_combout  = (\DataMux|Mux23~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux8~2_combout ))

	.dataa(\data_mux[1]~input_o ),
	.datab(gnd),
	.datac(\DataMux|Mux23~0_combout ),
	.datad(\alu|mux1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux23~1 .lut_mask = 16'hFAF0;
defparam \DataMux|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N8
cycloneive_lcell_comb \DataMux|out[23] (
// Equation(s):
// \DataMux|out [23] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux23~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [23]))

	.dataa(gnd),
	.datab(\DataMux|out [23]),
	.datac(\DataMux|Mux23~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [23]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[23] .lut_mask = 16'hF0CC;
defparam \DataMux|out[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N0
cycloneive_lcell_comb \aMux|out[23]~23 (
// Equation(s):
// \aMux|out[23]~23_combout  = (\a_mux~input_o  & (\reg_IR|Q [7])) # (!\a_mux~input_o  & ((\DataMux|out [23])))

	.dataa(gnd),
	.datab(\a_mux~input_o ),
	.datac(\reg_IR|Q [7]),
	.datad(\DataMux|out [23]),
	.cin(gnd),
	.combout(\aMux|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[23]~23 .lut_mask = 16'hF3C0;
defparam \aMux|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y21_N1
dffeas \reg_A|Q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[23] .is_wysiwyg = "true";
defparam \reg_A|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N28
cycloneive_lcell_comb \MemMux|out[23]~23 (
// Equation(s):
// \MemMux|out[23]~23_combout  = (\reg_mux~input_o  & ((\reg_B|Q [23]))) # (!\reg_mux~input_o  & (\reg_A|Q [23]))

	.dataa(\reg_mux~input_o ),
	.datab(\reg_A|Q [23]),
	.datac(gnd),
	.datad(\reg_B|Q [23]),
	.cin(gnd),
	.combout(\MemMux|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[23]~23 .lut_mask = 16'hEE44;
defparam \MemMux|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N12
cycloneive_lcell_comb \datamemory|M~23feeder (
// Equation(s):
// \datamemory|M~23feeder_combout  = \MemMux|out[22]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[22]~22_combout ),
	.cin(gnd),
	.combout(\datamemory|M~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~23feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N13
dffeas \datamemory|M~23 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~23 .is_wysiwyg = "true";
defparam \datamemory|M~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N28
cycloneive_lcell_comb \datamemory|data_out~23 (
// Equation(s):
// \datamemory|data_out~23_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a22 )) # (!\datamemory|M~0_q  & ((\datamemory|M~23_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\datamemory|M~23_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~23 .lut_mask = 16'h3120;
defparam \datamemory|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N29
dffeas \datamemory|data_out[22] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[22] .is_wysiwyg = "true";
defparam \datamemory|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N28
cycloneive_lcell_comb \DataMux|Mux22~0 (
// Equation(s):
// \DataMux|Mux22~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [22]))) # (!\data_mux[0]~input_o  & (\data_in[22]~input_o ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_in[22]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [22]),
	.cin(gnd),
	.combout(\DataMux|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux22~0 .lut_mask = 16'h5404;
defparam \DataMux|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y21_N30
cycloneive_lcell_comb \alu|mux1|Mux9~0 (
// Equation(s):
// \alu|mux1|Mux9~0_combout  = (\alu_op[2]~input_o  & (\reg_A|Q [23] & !\im_mux1~input_o ))

	.dataa(gnd),
	.datab(\alu_op[2]~input_o ),
	.datac(\reg_A|Q [23]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux9~0 .lut_mask = 16'h00C0;
defparam \alu|mux1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N24
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|sum~combout  = \ALUMux1|out[22]~22_combout  $ (\ALUMux2|out [22] $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux1|out[22]~22_combout ),
	.datab(\ALUMux2|out [22]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[22].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N26
cycloneive_lcell_comb \alu|mux1|Mux9~1 (
// Equation(s):
// \alu|mux1|Mux9~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux9~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux4~1_combout ),
	.datab(\alu|mux1|Mux9~0_combout ),
	.datac(\alu|mux1|Mux4~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[22].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux9~1 .lut_mask = 16'hAD0D;
defparam \alu|mux1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N2
cycloneive_lcell_comb \alu|OR_32|result[22] (
// Equation(s):
// \alu|OR_32|result [22] = (\ALUMux2|out [22]) # ((\reg_A|Q [22] & !\im_mux1~input_o ))

	.dataa(\reg_A|Q [22]),
	.datab(gnd),
	.datac(\ALUMux2|out [22]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|OR_32|result [22]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[22] .lut_mask = 16'hF0FA;
defparam \alu|OR_32|result[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N16
cycloneive_lcell_comb \alu|mux1|Mux9~2 (
// Equation(s):
// \alu|mux1|Mux9~2_combout  = (\alu|mux1|Mux9~1_combout  & (((\alu|OR_32|result [22])) # (!\alu|mux1|Mux4~0_combout ))) # (!\alu|mux1|Mux9~1_combout  & (\alu|mux1|Mux4~0_combout  & ((\ALUMux1|out[21]~21_combout ))))

	.dataa(\alu|mux1|Mux9~1_combout ),
	.datab(\alu|mux1|Mux4~0_combout ),
	.datac(\alu|OR_32|result [22]),
	.datad(\ALUMux1|out[21]~21_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux9~2 .lut_mask = 16'hE6A2;
defparam \alu|mux1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N14
cycloneive_lcell_comb \DataMux|Mux22~1 (
// Equation(s):
// \DataMux|Mux22~1_combout  = (\DataMux|Mux22~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux9~2_combout ))

	.dataa(\data_mux[1]~input_o ),
	.datab(gnd),
	.datac(\DataMux|Mux22~0_combout ),
	.datad(\alu|mux1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux22~1 .lut_mask = 16'hFAF0;
defparam \DataMux|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N22
cycloneive_lcell_comb \DataMux|out[22] (
// Equation(s):
// \DataMux|out [22] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux22~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [22]))

	.dataa(\DataMux|out [22]),
	.datab(gnd),
	.datac(\DataMux|Mux22~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [22]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[22] .lut_mask = 16'hF0AA;
defparam \DataMux|out[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N4
cycloneive_lcell_comb \bMux|out[22]~22 (
// Equation(s):
// \bMux|out[22]~22_combout  = (\b_mux~input_o  & ((\reg_IR|Q [6]))) # (!\b_mux~input_o  & (\DataMux|out [22]))

	.dataa(\DataMux|out [22]),
	.datab(gnd),
	.datac(\b_mux~input_o ),
	.datad(\reg_IR|Q [6]),
	.cin(gnd),
	.combout(\bMux|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[22]~22 .lut_mask = 16'hFA0A;
defparam \bMux|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y21_N5
dffeas \reg_B|Q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[22] .is_wysiwyg = "true";
defparam \reg_B|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N0
cycloneive_lcell_comb \MemMux|out[22]~22 (
// Equation(s):
// \MemMux|out[22]~22_combout  = (\reg_mux~input_o  & (\reg_B|Q [22])) # (!\reg_mux~input_o  & ((\reg_A|Q [22])))

	.dataa(gnd),
	.datab(\reg_B|Q [22]),
	.datac(\reg_mux~input_o ),
	.datad(\reg_A|Q [22]),
	.cin(gnd),
	.combout(\MemMux|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[22]~22 .lut_mask = 16'hCFC0;
defparam \MemMux|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N25
dffeas \datamemory|M~22 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~22 .is_wysiwyg = "true";
defparam \datamemory|M~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N0
cycloneive_lcell_comb \datamemory|data_out~22 (
// Equation(s):
// \datamemory|data_out~22_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a21 )) # (!\datamemory|M~0_q  & ((\datamemory|M~22_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\datamemory|M~22_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~22 .lut_mask = 16'h3120;
defparam \datamemory|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N1
dffeas \datamemory|data_out[21] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[21] .is_wysiwyg = "true";
defparam \datamemory|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N18
cycloneive_lcell_comb \DataMux|Mux21~0 (
// Equation(s):
// \DataMux|Mux21~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [21]))) # (!\data_mux[0]~input_o  & (\data_in[21]~input_o ))))

	.dataa(\data_in[21]~input_o ),
	.datab(\data_mux[0]~input_o ),
	.datac(\data_mux[1]~input_o ),
	.datad(\datamemory|data_out [21]),
	.cin(gnd),
	.combout(\DataMux|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux21~0 .lut_mask = 16'h0E02;
defparam \DataMux|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N6
cycloneive_lcell_comb \alu|OR_32|result[21] (
// Equation(s):
// \alu|OR_32|result [21] = (\ALUMux2|out [21]) # ((!\im_mux1~input_o  & \reg_A|Q [21]))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\ALUMux2|out [21]),
	.datad(\reg_A|Q [21]),
	.cin(gnd),
	.combout(\alu|OR_32|result [21]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[21] .lut_mask = 16'hF3F0;
defparam \alu|OR_32|result[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N20
cycloneive_lcell_comb \alu|mux1|Mux10~0 (
// Equation(s):
// \alu|mux1|Mux10~0_combout  = (!\im_mux1~input_o  & (\alu_op[2]~input_o  & \reg_A|Q [22]))

	.dataa(\im_mux1~input_o ),
	.datab(\alu_op[2]~input_o ),
	.datac(gnd),
	.datad(\reg_A|Q [22]),
	.cin(gnd),
	.combout(\alu|mux1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux10~0 .lut_mask = 16'h4400;
defparam \alu|mux1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N28
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|sum~combout  = \ALUMux1|out[21]~21_combout  $ (\ALUMux2|out [21] $ (\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0_combout  $ (\alu|Equal0~0_combout )))

	.dataa(\ALUMux1|out[21]~21_combout ),
	.datab(\ALUMux2|out [21]),
	.datac(\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|cout~0_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[21].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N26
cycloneive_lcell_comb \alu|mux1|Mux10~1 (
// Equation(s):
// \alu|mux1|Mux10~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & ((\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux10~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux10~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[21].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux10~1 .lut_mask = 16'hD951;
defparam \alu|mux1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N8
cycloneive_lcell_comb \alu|mux1|Mux10~2 (
// Equation(s):
// \alu|mux1|Mux10~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux10~1_combout  & (\alu|OR_32|result [21])) # (!\alu|mux1|Mux10~1_combout  & ((\ALUMux1|out[20]~20_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux10~1_combout ))))

	.dataa(\alu|OR_32|result [21]),
	.datab(\alu|mux1|Mux4~0_combout ),
	.datac(\ALUMux1|out[20]~20_combout ),
	.datad(\alu|mux1|Mux10~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux10~2 .lut_mask = 16'hBBC0;
defparam \alu|mux1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N20
cycloneive_lcell_comb \DataMux|Mux21~1 (
// Equation(s):
// \DataMux|Mux21~1_combout  = (\DataMux|Mux21~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux10~2_combout ))

	.dataa(\data_mux[1]~input_o ),
	.datab(\DataMux|Mux21~0_combout ),
	.datac(\alu|mux1|Mux10~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DataMux|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux21~1 .lut_mask = 16'hECEC;
defparam \DataMux|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N28
cycloneive_lcell_comb \DataMux|out[21] (
// Equation(s):
// \DataMux|out [21] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux21~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [21])))

	.dataa(\DataMux|Mux32~0clkctrl_outclk ),
	.datab(\DataMux|Mux21~1_combout ),
	.datac(gnd),
	.datad(\DataMux|out [21]),
	.cin(gnd),
	.combout(\DataMux|out [21]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[21] .lut_mask = 16'hDD88;
defparam \DataMux|out[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N0
cycloneive_lcell_comb \bMux|out[21]~21 (
// Equation(s):
// \bMux|out[21]~21_combout  = (\b_mux~input_o  & (\reg_IR|Q [5])) # (!\b_mux~input_o  & ((\DataMux|out [21])))

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(\reg_IR|Q [5]),
	.datad(\DataMux|out [21]),
	.cin(gnd),
	.combout(\bMux|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[21]~21 .lut_mask = 16'hF3C0;
defparam \bMux|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y23_N1
dffeas \reg_B|Q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[21] .is_wysiwyg = "true";
defparam \reg_B|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N8
cycloneive_lcell_comb \MemMux|out[21]~21 (
// Equation(s):
// \MemMux|out[21]~21_combout  = (\reg_mux~input_o  & (\reg_B|Q [21])) # (!\reg_mux~input_o  & ((\reg_A|Q [21])))

	.dataa(\reg_B|Q [21]),
	.datab(\reg_mux~input_o ),
	.datac(\reg_A|Q [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemMux|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[21]~21 .lut_mask = 16'hB8B8;
defparam \MemMux|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N24
cycloneive_lcell_comb \datamemory|M~21feeder (
// Equation(s):
// \datamemory|M~21feeder_combout  = \MemMux|out[20]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|out[20]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|M~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~21feeder .lut_mask = 16'hF0F0;
defparam \datamemory|M~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N25
dffeas \datamemory|M~21 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~21 .is_wysiwyg = "true";
defparam \datamemory|M~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N16
cycloneive_lcell_comb \datamemory|data_out~21 (
// Equation(s):
// \datamemory|data_out~21_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a20 )) # (!\datamemory|M~0_q  & ((\datamemory|M~21_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\datamemory|M~21_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~21 .lut_mask = 16'h3120;
defparam \datamemory|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N17
dffeas \datamemory|data_out[20] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[20] .is_wysiwyg = "true";
defparam \datamemory|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N10
cycloneive_lcell_comb \DataMux|Mux20~0 (
// Equation(s):
// \DataMux|Mux20~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [20]))) # (!\data_mux[0]~input_o  & (\data_in[20]~input_o ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_mux[0]~input_o ),
	.datac(\data_in[20]~input_o ),
	.datad(\datamemory|data_out [20]),
	.cin(gnd),
	.combout(\DataMux|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux20~0 .lut_mask = 16'h5410;
defparam \DataMux|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N4
cycloneive_lcell_comb \alu|OR_32|result[20] (
// Equation(s):
// \alu|OR_32|result [20] = (\ALUMux2|out [20]) # ((\reg_A|Q [20] & !\im_mux1~input_o ))

	.dataa(\reg_A|Q [20]),
	.datab(gnd),
	.datac(\ALUMux2|out [20]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|OR_32|result [20]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[20] .lut_mask = 16'hF0FA;
defparam \alu|OR_32|result[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N16
cycloneive_lcell_comb \alu|mux1|Mux11~0 (
// Equation(s):
// \alu|mux1|Mux11~0_combout  = (\reg_A|Q [21] & (!\im_mux1~input_o  & \alu_op[2]~input_o ))

	.dataa(\reg_A|Q [21]),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux11~0 .lut_mask = 16'h0A00;
defparam \alu|mux1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N10
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|sum~combout  = \alu|Equal0~0_combout  $ (\ALUMux2|out [20] $ (\ALUMux1|out[20]~20_combout  $ (\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux2|out [20]),
	.datac(\ALUMux1|out[20]~20_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[20].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N12
cycloneive_lcell_comb \alu|mux1|Mux11~1 (
// Equation(s):
// \alu|mux1|Mux11~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & ((\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux11~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux11~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[20].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux11~1 .lut_mask = 16'hD951;
defparam \alu|mux1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N2
cycloneive_lcell_comb \alu|mux1|Mux11~2 (
// Equation(s):
// \alu|mux1|Mux11~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux11~1_combout  & (\alu|OR_32|result [20])) # (!\alu|mux1|Mux11~1_combout  & ((\ALUMux1|out[19]~19_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux11~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|OR_32|result [20]),
	.datac(\ALUMux1|out[19]~19_combout ),
	.datad(\alu|mux1|Mux11~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux11~2 .lut_mask = 16'hDDA0;
defparam \alu|mux1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N4
cycloneive_lcell_comb \DataMux|Mux20~1 (
// Equation(s):
// \DataMux|Mux20~1_combout  = (\DataMux|Mux20~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux11~2_combout ))

	.dataa(gnd),
	.datab(\DataMux|Mux20~0_combout ),
	.datac(\data_mux[1]~input_o ),
	.datad(\alu|mux1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux20~1 .lut_mask = 16'hFCCC;
defparam \DataMux|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N14
cycloneive_lcell_comb \DataMux|out[20] (
// Equation(s):
// \DataMux|out [20] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux20~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [20])))

	.dataa(gnd),
	.datab(\DataMux|Mux20~1_combout ),
	.datac(\DataMux|out [20]),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [20]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[20] .lut_mask = 16'hCCF0;
defparam \DataMux|out[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N12
cycloneive_lcell_comb \aMux|out[20]~20 (
// Equation(s):
// \aMux|out[20]~20_combout  = (\a_mux~input_o  & (\reg_IR|Q [4])) # (!\a_mux~input_o  & ((\DataMux|out [20])))

	.dataa(\reg_IR|Q [4]),
	.datab(\a_mux~input_o ),
	.datac(\DataMux|out [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\aMux|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[20]~20 .lut_mask = 16'hB8B8;
defparam \aMux|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y23_N13
dffeas \reg_A|Q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[20] .is_wysiwyg = "true";
defparam \reg_A|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N22
cycloneive_lcell_comb \alu|mux1|Mux12~0 (
// Equation(s):
// \alu|mux1|Mux12~0_combout  = (\reg_A|Q [20] & (!\im_mux1~input_o  & \alu_op[2]~input_o ))

	.dataa(\reg_A|Q [20]),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux12~0 .lut_mask = 16'h0A00;
defparam \alu|mux1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N20
cycloneive_lcell_comb \alu|mux1|Mux12~1 (
// Equation(s):
// \alu|mux1|Mux12~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & (\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux12~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[19].FullAdder32|sum~combout ),
	.datad(\alu|mux1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux12~1 .lut_mask = 16'hD591;
defparam \alu|mux1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N6
cycloneive_lcell_comb \alu|mux1|Mux12~2 (
// Equation(s):
// \alu|mux1|Mux12~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux12~1_combout  & (\alu|OR_32|result [19])) # (!\alu|mux1|Mux12~1_combout  & ((\ALUMux1|out[18]~18_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux12~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|OR_32|result [19]),
	.datac(\ALUMux1|out[18]~18_combout ),
	.datad(\alu|mux1|Mux12~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux12~2 .lut_mask = 16'hDDA0;
defparam \alu|mux1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \data_in[19]~input (
	.i(data_in[19]),
	.ibar(gnd),
	.o(\data_in[19]~input_o ));
// synopsys translate_off
defparam \data_in[19]~input .bus_hold = "false";
defparam \data_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N22
cycloneive_lcell_comb \datamemory|M~20feeder (
// Equation(s):
// \datamemory|M~20feeder_combout  = \MemMux|out[19]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[19]~19_combout ),
	.cin(gnd),
	.combout(\datamemory|M~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~20feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N23
dffeas \datamemory|M~20 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~20 .is_wysiwyg = "true";
defparam \datamemory|M~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N18
cycloneive_lcell_comb \datamemory|data_out~20 (
// Equation(s):
// \datamemory|data_out~20_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a19 ))) # (!\datamemory|M~0_q  & (\datamemory|M~20_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~20_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\datamemory|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~20 .lut_mask = 16'h3210;
defparam \datamemory|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N19
dffeas \datamemory|data_out[19] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[19] .is_wysiwyg = "true";
defparam \datamemory|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N12
cycloneive_lcell_comb \DataMux|Mux19~0 (
// Equation(s):
// \DataMux|Mux19~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [19]))) # (!\data_mux[0]~input_o  & (\data_in[19]~input_o ))))

	.dataa(\data_mux[0]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_in[19]~input_o ),
	.datad(\datamemory|data_out [19]),
	.cin(gnd),
	.combout(\DataMux|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux19~0 .lut_mask = 16'h3210;
defparam \DataMux|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N30
cycloneive_lcell_comb \DataMux|Mux19~1 (
// Equation(s):
// \DataMux|Mux19~1_combout  = (\DataMux|Mux19~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux12~2_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\alu|mux1|Mux12~2_combout ),
	.datad(\DataMux|Mux19~0_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux19~1 .lut_mask = 16'hFFC0;
defparam \DataMux|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N28
cycloneive_lcell_comb \DataMux|out[19] (
// Equation(s):
// \DataMux|out [19] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux19~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [19]))

	.dataa(gnd),
	.datab(\DataMux|out [19]),
	.datac(\DataMux|Mux19~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [19]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[19] .lut_mask = 16'hF0CC;
defparam \DataMux|out[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N8
cycloneive_lcell_comb \aMux|out[19]~19 (
// Equation(s):
// \aMux|out[19]~19_combout  = (\a_mux~input_o  & (\reg_IR|Q [3])) # (!\a_mux~input_o  & ((\DataMux|out [19])))

	.dataa(\a_mux~input_o ),
	.datab(gnd),
	.datac(\reg_IR|Q [3]),
	.datad(\DataMux|out [19]),
	.cin(gnd),
	.combout(\aMux|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[19]~19 .lut_mask = 16'hF5A0;
defparam \aMux|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y23_N9
dffeas \reg_A|Q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[19] .is_wysiwyg = "true";
defparam \reg_A|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y23_N16
cycloneive_lcell_comb \MemMux|out[19]~19 (
// Equation(s):
// \MemMux|out[19]~19_combout  = (\reg_mux~input_o  & ((\reg_B|Q [19]))) # (!\reg_mux~input_o  & (\reg_A|Q [19]))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_A|Q [19]),
	.datad(\reg_B|Q [19]),
	.cin(gnd),
	.combout(\MemMux|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[19]~19 .lut_mask = 16'hFC30;
defparam \MemMux|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N28
cycloneive_lcell_comb \datamemory|M~19feeder (
// Equation(s):
// \datamemory|M~19feeder_combout  = \MemMux|out[18]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[18]~18_combout ),
	.cin(gnd),
	.combout(\datamemory|M~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~19feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N29
dffeas \datamemory|M~19 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~19 .is_wysiwyg = "true";
defparam \datamemory|M~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N0
cycloneive_lcell_comb \datamemory|data_out~19 (
// Equation(s):
// \datamemory|data_out~19_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a18 )) # (!\datamemory|M~0_q  & ((\datamemory|M~19_q )))))

	.dataa(\datamemory|M_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~0_q ),
	.datad(\datamemory|M~19_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~19 .lut_mask = 16'h2320;
defparam \datamemory|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y22_N1
dffeas \datamemory|data_out[18] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[18] .is_wysiwyg = "true";
defparam \datamemory|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N4
cycloneive_lcell_comb \DataMux|Mux18~0 (
// Equation(s):
// \DataMux|Mux18~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [18]))) # (!\data_mux[0]~input_o  & (\data_in[18]~input_o ))))

	.dataa(\data_mux[0]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_in[18]~input_o ),
	.datad(\datamemory|data_out [18]),
	.cin(gnd),
	.combout(\DataMux|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux18~0 .lut_mask = 16'h3210;
defparam \DataMux|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N26
cycloneive_lcell_comb \alu|OR_32|result[18] (
// Equation(s):
// \alu|OR_32|result [18] = (\ALUMux2|out [18]) # ((\reg_A|Q [18] & !\im_mux1~input_o ))

	.dataa(\reg_A|Q [18]),
	.datab(\ALUMux2|out [18]),
	.datac(\im_mux1~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|OR_32|result [18]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[18] .lut_mask = 16'hCECE;
defparam \alu|OR_32|result[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N14
cycloneive_lcell_comb \alu|mux1|Mux13~0 (
// Equation(s):
// \alu|mux1|Mux13~0_combout  = (\alu_op[2]~input_o  & (!\im_mux1~input_o  & \reg_A|Q [19]))

	.dataa(\alu_op[2]~input_o ),
	.datab(gnd),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [19]),
	.cin(gnd),
	.combout(\alu|mux1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux13~0 .lut_mask = 16'h0A00;
defparam \alu|mux1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N20
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|sum~combout  = \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0_combout  $ (\ALUMux2|out [18] $ (\ALUMux1|out[18]~18_combout  $ (\alu|Equal0~0_combout )))

	.dataa(\alu|Adder_32Bit|fulladd_stage[17].FullAdder32|cout~0_combout ),
	.datab(\ALUMux2|out [18]),
	.datac(\ALUMux1|out[18]~18_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[18].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N12
cycloneive_lcell_comb \alu|mux1|Mux13~1 (
// Equation(s):
// \alu|mux1|Mux13~1_combout  = (\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux4~1_combout  & \alu|Adder_32Bit|fulladd_stage[18].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & ((\alu|mux1|Mux13~0_combout ) # ((!\alu|mux1|Mux4~1_combout ))))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux13~0_combout ),
	.datac(\alu|mux1|Mux4~1_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[18].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux13~1 .lut_mask = 16'hE545;
defparam \alu|mux1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N2
cycloneive_lcell_comb \alu|mux1|Mux13~2 (
// Equation(s):
// \alu|mux1|Mux13~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux13~1_combout  & ((\alu|OR_32|result [18]))) # (!\alu|mux1|Mux13~1_combout  & (\ALUMux1|out[17]~17_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux13~1_combout ))))

	.dataa(\ALUMux1|out[17]~17_combout ),
	.datab(\alu|mux1|Mux4~0_combout ),
	.datac(\alu|OR_32|result [18]),
	.datad(\alu|mux1|Mux13~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux13~2 .lut_mask = 16'hF388;
defparam \alu|mux1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N22
cycloneive_lcell_comb \DataMux|Mux18~1 (
// Equation(s):
// \DataMux|Mux18~1_combout  = (\DataMux|Mux18~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux13~2_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\DataMux|Mux18~0_combout ),
	.datad(\alu|mux1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux18~1 .lut_mask = 16'hFCF0;
defparam \DataMux|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N14
cycloneive_lcell_comb \DataMux|out[18] (
// Equation(s):
// \DataMux|out [18] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux18~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [18]))

	.dataa(gnd),
	.datab(\DataMux|out [18]),
	.datac(\DataMux|Mux18~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [18]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[18] .lut_mask = 16'hF0CC;
defparam \DataMux|out[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N26
cycloneive_lcell_comb \bMux|out[18]~18 (
// Equation(s):
// \bMux|out[18]~18_combout  = (\b_mux~input_o  & ((\reg_IR|Q [2]))) # (!\b_mux~input_o  & (\DataMux|out [18]))

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(\DataMux|out [18]),
	.datad(\reg_IR|Q [2]),
	.cin(gnd),
	.combout(\bMux|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[18]~18 .lut_mask = 16'hFC30;
defparam \bMux|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y23_N27
dffeas \reg_B|Q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[18] .is_wysiwyg = "true";
defparam \reg_B|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N30
cycloneive_lcell_comb \MemMux|out[18]~18 (
// Equation(s):
// \MemMux|out[18]~18_combout  = (\reg_mux~input_o  & (\reg_B|Q [18])) # (!\reg_mux~input_o  & ((\reg_A|Q [18])))

	.dataa(\reg_B|Q [18]),
	.datab(\reg_A|Q [18]),
	.datac(gnd),
	.datad(\reg_mux~input_o ),
	.cin(gnd),
	.combout(\MemMux|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[18]~18 .lut_mask = 16'hAACC;
defparam \MemMux|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N18
cycloneive_lcell_comb \datamemory|M~18feeder (
// Equation(s):
// \datamemory|M~18feeder_combout  = \MemMux|out[17]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[17]~17_combout ),
	.cin(gnd),
	.combout(\datamemory|M~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~18feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N19
dffeas \datamemory|M~18 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~18 .is_wysiwyg = "true";
defparam \datamemory|M~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N10
cycloneive_lcell_comb \datamemory|data_out~18 (
// Equation(s):
// \datamemory|data_out~18_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a17 )) # (!\datamemory|M~0_q  & ((\datamemory|M~18_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\datamemory|M~18_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~18 .lut_mask = 16'h3120;
defparam \datamemory|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N11
dffeas \datamemory|data_out[17] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[17] .is_wysiwyg = "true";
defparam \datamemory|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N8
cycloneive_lcell_comb \DataMux|Mux17~0 (
// Equation(s):
// \DataMux|Mux17~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [17]))) # (!\data_mux[0]~input_o  & (\data_in[17]~input_o ))))

	.dataa(\data_in[17]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [17]),
	.cin(gnd),
	.combout(\DataMux|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux17~0 .lut_mask = 16'h3202;
defparam \DataMux|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N28
cycloneive_lcell_comb \alu|OR_32|result[17] (
// Equation(s):
// \alu|OR_32|result [17] = (\ALUMux2|out [17]) # ((!\im_mux1~input_o  & \reg_A|Q [17]))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\ALUMux2|out [17]),
	.datad(\reg_A|Q [17]),
	.cin(gnd),
	.combout(\alu|OR_32|result [17]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[17] .lut_mask = 16'hF3F0;
defparam \alu|OR_32|result[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N8
cycloneive_lcell_comb \alu|mux1|Mux14~0 (
// Equation(s):
// \alu|mux1|Mux14~0_combout  = (\reg_A|Q [18] & (!\im_mux1~input_o  & \alu_op[2]~input_o ))

	.dataa(\reg_A|Q [18]),
	.datab(\im_mux1~input_o ),
	.datac(\alu_op[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|mux1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux14~0 .lut_mask = 16'h2020;
defparam \alu|mux1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N18
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|sum~combout  = \ALUMux1|out[17]~17_combout  $ (\alu|Equal0~0_combout  $ (\ALUMux2|out [17] $ (\alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux1|out[17]~17_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux2|out [17]),
	.datad(\alu|Adder_32Bit|fulladd_stage[16].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[17].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N22
cycloneive_lcell_comb \alu|mux1|Mux14~1 (
// Equation(s):
// \alu|mux1|Mux14~1_combout  = (\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux4~1_combout  & \alu|Adder_32Bit|fulladd_stage[17].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & ((\alu|mux1|Mux14~0_combout ) # ((!\alu|mux1|Mux4~1_combout ))))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux14~0_combout ),
	.datac(\alu|mux1|Mux4~1_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[17].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux14~1 .lut_mask = 16'hE545;
defparam \alu|mux1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N0
cycloneive_lcell_comb \alu|mux1|Mux14~2 (
// Equation(s):
// \alu|mux1|Mux14~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux14~1_combout  & (\alu|OR_32|result [17])) # (!\alu|mux1|Mux14~1_combout  & ((\ALUMux1|out[16]~16_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux14~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|OR_32|result [17]),
	.datac(\alu|mux1|Mux14~1_combout ),
	.datad(\ALUMux1|out[16]~16_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux14~2 .lut_mask = 16'hDAD0;
defparam \alu|mux1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N10
cycloneive_lcell_comb \DataMux|Mux17~1 (
// Equation(s):
// \DataMux|Mux17~1_combout  = (\DataMux|Mux17~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux14~2_combout ))

	.dataa(gnd),
	.datab(\DataMux|Mux17~0_combout ),
	.datac(\data_mux[1]~input_o ),
	.datad(\alu|mux1|Mux14~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux17~1 .lut_mask = 16'hFCCC;
defparam \DataMux|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N18
cycloneive_lcell_comb \DataMux|out[17] (
// Equation(s):
// \DataMux|out [17] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux17~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [17]))

	.dataa(gnd),
	.datab(\DataMux|out [17]),
	.datac(\DataMux|Mux17~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [17]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[17] .lut_mask = 16'hF0CC;
defparam \DataMux|out[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y23_N20
cycloneive_lcell_comb \bMux|out[17]~17 (
// Equation(s):
// \bMux|out[17]~17_combout  = (\b_mux~input_o  & (\reg_IR|Q [1])) # (!\b_mux~input_o  & ((\DataMux|out [17])))

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(\reg_IR|Q [1]),
	.datad(\DataMux|out [17]),
	.cin(gnd),
	.combout(\bMux|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[17]~17 .lut_mask = 16'hF5A0;
defparam \bMux|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y23_N21
dffeas \reg_B|Q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[17] .is_wysiwyg = "true";
defparam \reg_B|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N4
cycloneive_lcell_comb \MemMux|out[17]~17 (
// Equation(s):
// \MemMux|out[17]~17_combout  = (\reg_mux~input_o  & (\reg_B|Q [17])) # (!\reg_mux~input_o  & ((\reg_A|Q [17])))

	.dataa(\reg_B|Q [17]),
	.datab(\reg_mux~input_o ),
	.datac(gnd),
	.datad(\reg_A|Q [17]),
	.cin(gnd),
	.combout(\MemMux|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[17]~17 .lut_mask = 16'hBB88;
defparam \MemMux|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N6
cycloneive_lcell_comb \datamemory|M~17feeder (
// Equation(s):
// \datamemory|M~17feeder_combout  = \MemMux|out[16]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[16]~16_combout ),
	.cin(gnd),
	.combout(\datamemory|M~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~17feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N7
dffeas \datamemory|M~17 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~17 .is_wysiwyg = "true";
defparam \datamemory|M~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N2
cycloneive_lcell_comb \datamemory|data_out~17 (
// Equation(s):
// \datamemory|data_out~17_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a16 )) # (!\datamemory|M~0_q  & ((\datamemory|M~17_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\datamemory|M~17_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~17 .lut_mask = 16'h3120;
defparam \datamemory|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N3
dffeas \datamemory|data_out[16] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[16] .is_wysiwyg = "true";
defparam \datamemory|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N16
cycloneive_lcell_comb \DataMux|Mux16~0 (
// Equation(s):
// \DataMux|Mux16~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [16]))) # (!\data_mux[0]~input_o  & (\data_in[16]~input_o ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_in[16]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [16]),
	.cin(gnd),
	.combout(\DataMux|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux16~0 .lut_mask = 16'h5404;
defparam \DataMux|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N18
cycloneive_lcell_comb \alu|OR_32|result[16] (
// Equation(s):
// \alu|OR_32|result [16] = (\ALUMux2|out [16]) # ((\reg_A|Q [16] & !\im_mux1~input_o ))

	.dataa(\reg_A|Q [16]),
	.datab(\im_mux1~input_o ),
	.datac(gnd),
	.datad(\ALUMux2|out [16]),
	.cin(gnd),
	.combout(\alu|OR_32|result [16]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[16] .lut_mask = 16'hFF22;
defparam \alu|OR_32|result[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N6
cycloneive_lcell_comb \alu|mux1|Mux15~0 (
// Equation(s):
// \alu|mux1|Mux15~0_combout  = (!\im_mux1~input_o  & (\reg_A|Q [17] & \alu_op[2]~input_o ))

	.dataa(\im_mux1~input_o ),
	.datab(gnd),
	.datac(\reg_A|Q [17]),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux15~0 .lut_mask = 16'h5000;
defparam \alu|mux1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N22
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|sum~combout  = \ALUMux1|out[16]~16_combout  $ (\ALUMux2|out [16] $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux1|out[16]~16_combout ),
	.datab(\ALUMux2|out [16]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[16].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N28
cycloneive_lcell_comb \alu|mux1|Mux15~1 (
// Equation(s):
// \alu|mux1|Mux15~1_combout  = (\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux4~1_combout  & \alu|Adder_32Bit|fulladd_stage[16].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & ((\alu|mux1|Mux15~0_combout ) # ((!\alu|mux1|Mux4~1_combout ))))

	.dataa(\alu|mux1|Mux15~0_combout ),
	.datab(\alu|mux1|Mux4~2_combout ),
	.datac(\alu|mux1|Mux4~1_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[16].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux15~1 .lut_mask = 16'hE323;
defparam \alu|mux1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N22
cycloneive_lcell_comb \alu|mux1|Mux15~2 (
// Equation(s):
// \alu|mux1|Mux15~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux15~1_combout  & ((\alu|OR_32|result [16]))) # (!\alu|mux1|Mux15~1_combout  & (\ALUMux1|out[15]~15_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux15~1_combout ))))

	.dataa(\ALUMux1|out[15]~15_combout ),
	.datab(\alu|mux1|Mux4~0_combout ),
	.datac(\alu|OR_32|result [16]),
	.datad(\alu|mux1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux15~2 .lut_mask = 16'hF388;
defparam \alu|mux1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N10
cycloneive_lcell_comb \DataMux|Mux16~1 (
// Equation(s):
// \DataMux|Mux16~1_combout  = (\DataMux|Mux16~0_combout ) # ((\alu|mux1|Mux15~2_combout  & \data_mux[1]~input_o ))

	.dataa(\DataMux|Mux16~0_combout ),
	.datab(gnd),
	.datac(\alu|mux1|Mux15~2_combout ),
	.datad(\data_mux[1]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux16~1 .lut_mask = 16'hFAAA;
defparam \DataMux|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N8
cycloneive_lcell_comb \DataMux|out[16] (
// Equation(s):
// \DataMux|out [16] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux16~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [16]))

	.dataa(gnd),
	.datab(\DataMux|out [16]),
	.datac(\DataMux|Mux16~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [16]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[16] .lut_mask = 16'hF0CC;
defparam \DataMux|out[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N4
cycloneive_lcell_comb \aMux|out[16]~16 (
// Equation(s):
// \aMux|out[16]~16_combout  = (\a_mux~input_o  & ((\reg_IR|Q [0]))) # (!\a_mux~input_o  & (\DataMux|out [16]))

	.dataa(\a_mux~input_o ),
	.datab(gnd),
	.datac(\DataMux|out [16]),
	.datad(\reg_IR|Q [0]),
	.cin(gnd),
	.combout(\aMux|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[16]~16 .lut_mask = 16'hFA50;
defparam \aMux|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y24_N5
dffeas \reg_A|Q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[16] .is_wysiwyg = "true";
defparam \reg_A|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N18
cycloneive_lcell_comb \MemMux|out[16]~16 (
// Equation(s):
// \MemMux|out[16]~16_combout  = (\reg_mux~input_o  & ((\reg_B|Q [16]))) # (!\reg_mux~input_o  & (\reg_A|Q [16]))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_A|Q [16]),
	.datad(\reg_B|Q [16]),
	.cin(gnd),
	.combout(\MemMux|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[16]~16 .lut_mask = 16'hFC30;
defparam \MemMux|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N28
cycloneive_lcell_comb \datamemory|M~16feeder (
// Equation(s):
// \datamemory|M~16feeder_combout  = \MemMux|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[15]~15_combout ),
	.cin(gnd),
	.combout(\datamemory|M~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~16feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N29
dffeas \datamemory|M~16 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~16 .is_wysiwyg = "true";
defparam \datamemory|M~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N4
cycloneive_lcell_comb \datamemory|data_out~16 (
// Equation(s):
// \datamemory|data_out~16_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a15 )) # (!\datamemory|M~0_q  & ((\datamemory|M~16_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\datamemory|M~16_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~16 .lut_mask = 16'h3120;
defparam \datamemory|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N5
dffeas \datamemory|data_out[15] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[15] .is_wysiwyg = "true";
defparam \datamemory|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N28
cycloneive_lcell_comb \DataMux|Mux15~0 (
// Equation(s):
// \DataMux|Mux15~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [15]))) # (!\data_mux[0]~input_o  & (\data_in[15]~input_o ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_in[15]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [15]),
	.cin(gnd),
	.combout(\DataMux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux15~0 .lut_mask = 16'h5404;
defparam \DataMux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N8
cycloneive_lcell_comb \alu|OR_32|result[15] (
// Equation(s):
// \alu|OR_32|result [15] = (\ALUMux2|out [15]) # ((\im_mux1~input_o  & ((\reg_IR|Q [15]))) # (!\im_mux1~input_o  & (\reg_A|Q [15])))

	.dataa(\reg_A|Q [15]),
	.datab(\im_mux1~input_o ),
	.datac(\reg_IR|Q [15]),
	.datad(\ALUMux2|out [15]),
	.cin(gnd),
	.combout(\alu|OR_32|result [15]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[15] .lut_mask = 16'hFFE2;
defparam \alu|OR_32|result[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N14
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|sum~combout  = \ALUMux1|out[15]~15_combout  $ (\ALUMux2|out [15] $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux1|out[15]~15_combout ),
	.datab(\ALUMux2|out [15]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[15].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y24_N24
cycloneive_lcell_comb \alu|mux1|Mux16~0 (
// Equation(s):
// \alu|mux1|Mux16~0_combout  = (!\im_mux1~input_o  & (\alu_op[2]~input_o  & \reg_A|Q [16]))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\alu_op[2]~input_o ),
	.datad(\reg_A|Q [16]),
	.cin(gnd),
	.combout(\alu|mux1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux16~0 .lut_mask = 16'h3000;
defparam \alu|mux1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y24_N8
cycloneive_lcell_comb \alu|mux1|Mux16~1 (
// Equation(s):
// \alu|mux1|Mux16~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & (\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux16~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[15].FullAdder32|sum~combout ),
	.datad(\alu|mux1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux16~1 .lut_mask = 16'hD591;
defparam \alu|mux1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N0
cycloneive_lcell_comb \alu|mux1|Mux16~2 (
// Equation(s):
// \alu|mux1|Mux16~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux16~1_combout  & ((\alu|OR_32|result [15]))) # (!\alu|mux1|Mux16~1_combout  & (\ALUMux1|out[14]~14_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux16~1_combout ))))

	.dataa(\ALUMux1|out[14]~14_combout ),
	.datab(\alu|OR_32|result [15]),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|mux1|Mux16~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux16~2 .lut_mask = 16'hCFA0;
defparam \alu|mux1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N10
cycloneive_lcell_comb \DataMux|Mux15~1 (
// Equation(s):
// \DataMux|Mux15~1_combout  = (\DataMux|Mux15~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux16~2_combout ))

	.dataa(\data_mux[1]~input_o ),
	.datab(gnd),
	.datac(\DataMux|Mux15~0_combout ),
	.datad(\alu|mux1|Mux16~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux15~1 .lut_mask = 16'hFAF0;
defparam \DataMux|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N14
cycloneive_lcell_comb \DataMux|out[15] (
// Equation(s):
// \DataMux|out [15] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux15~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [15]))

	.dataa(gnd),
	.datab(\DataMux|out [15]),
	.datac(\DataMux|Mux15~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [15]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[15] .lut_mask = 16'hF0CC;
defparam \DataMux|out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N18
cycloneive_lcell_comb \bMux|out[15]~15 (
// Equation(s):
// \bMux|out[15]~15_combout  = (\DataMux|out [15] & !\b_mux~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [15]),
	.datad(\b_mux~input_o ),
	.cin(gnd),
	.combout(\bMux|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[15]~15 .lut_mask = 16'h00F0;
defparam \bMux|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N19
dffeas \reg_B|Q[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[15] .is_wysiwyg = "true";
defparam \reg_B|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N12
cycloneive_lcell_comb \MemMux|out[15]~15 (
// Equation(s):
// \MemMux|out[15]~15_combout  = (\reg_mux~input_o  & (\reg_B|Q [15])) # (!\reg_mux~input_o  & ((\reg_A|Q [15])))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_B|Q [15]),
	.datad(\reg_A|Q [15]),
	.cin(gnd),
	.combout(\MemMux|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[15]~15 .lut_mask = 16'hF3C0;
defparam \MemMux|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N24
cycloneive_lcell_comb \datamemory|data_out~15 (
// Equation(s):
// \datamemory|data_out~15_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a14 ))) # (!\datamemory|M~0_q  & (\datamemory|M~15_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~15_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\datamemory|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~15 .lut_mask = 16'h3210;
defparam \datamemory|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N25
dffeas \datamemory|data_out[14] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[14] .is_wysiwyg = "true";
defparam \datamemory|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N20
cycloneive_lcell_comb \DataMux|Mux14~0 (
// Equation(s):
// \DataMux|Mux14~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [14]))) # (!\data_mux[0]~input_o  & (\data_in[14]~input_o ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_mux[0]~input_o ),
	.datac(\data_in[14]~input_o ),
	.datad(\datamemory|data_out [14]),
	.cin(gnd),
	.combout(\DataMux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux14~0 .lut_mask = 16'h5410;
defparam \DataMux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N4
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|sum~combout  = \alu|Equal0~0_combout  $ (\ALUMux2|out [14] $ (\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0_combout  $ (\ALUMux1|out[14]~14_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\ALUMux2|out [14]),
	.datac(\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|cout~0_combout ),
	.datad(\ALUMux1|out[14]~14_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[14].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N26
cycloneive_lcell_comb \alu|mux1|Mux17~0 (
// Equation(s):
// \alu|mux1|Mux17~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & ((\reg_IR|Q [15]))) # (!\im_mux1~input_o  & (\reg_A|Q [15]))))

	.dataa(\reg_A|Q [15]),
	.datab(\im_mux1~input_o ),
	.datac(\reg_IR|Q [15]),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux17~0 .lut_mask = 16'hE200;
defparam \alu|mux1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N30
cycloneive_lcell_comb \alu|mux1|Mux17~1 (
// Equation(s):
// \alu|mux1|Mux17~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & (\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux17~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[14].FullAdder32|sum~combout ),
	.datad(\alu|mux1|Mux17~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux17~1 .lut_mask = 16'hD591;
defparam \alu|mux1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N10
cycloneive_lcell_comb \alu|OR_32|result[14] (
// Equation(s):
// \alu|OR_32|result [14] = (\ALUMux2|out [14]) # ((\im_mux1~input_o  & ((\reg_IR|Q [14]))) # (!\im_mux1~input_o  & (\reg_A|Q [14])))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_A|Q [14]),
	.datac(\reg_IR|Q [14]),
	.datad(\ALUMux2|out [14]),
	.cin(gnd),
	.combout(\alu|OR_32|result [14]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[14] .lut_mask = 16'hFFE4;
defparam \alu|OR_32|result[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N8
cycloneive_lcell_comb \alu|mux1|Mux17~2 (
// Equation(s):
// \alu|mux1|Mux17~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux17~1_combout  & ((\alu|OR_32|result [14]))) # (!\alu|mux1|Mux17~1_combout  & (\ALUMux1|out[13]~13_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux17~1_combout ))))

	.dataa(\ALUMux1|out[13]~13_combout ),
	.datab(\alu|mux1|Mux4~0_combout ),
	.datac(\alu|mux1|Mux17~1_combout ),
	.datad(\alu|OR_32|result [14]),
	.cin(gnd),
	.combout(\alu|mux1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux17~2 .lut_mask = 16'hF838;
defparam \alu|mux1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N14
cycloneive_lcell_comb \DataMux|Mux14~1 (
// Equation(s):
// \DataMux|Mux14~1_combout  = (\DataMux|Mux14~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux17~2_combout ))

	.dataa(\data_mux[1]~input_o ),
	.datab(gnd),
	.datac(\DataMux|Mux14~0_combout ),
	.datad(\alu|mux1|Mux17~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux14~1 .lut_mask = 16'hFAF0;
defparam \DataMux|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N26
cycloneive_lcell_comb \DataMux|out[14] (
// Equation(s):
// \DataMux|out [14] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux14~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [14]))

	.dataa(\DataMux|out [14]),
	.datab(gnd),
	.datac(\DataMux|Mux14~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [14]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[14] .lut_mask = 16'hF0AA;
defparam \DataMux|out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N16
cycloneive_lcell_comb \bMux|out[14]~14 (
// Equation(s):
// \bMux|out[14]~14_combout  = (\DataMux|out [14] & !\b_mux~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [14]),
	.datad(\b_mux~input_o ),
	.cin(gnd),
	.combout(\bMux|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[14]~14 .lut_mask = 16'h00F0;
defparam \bMux|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y20_N17
dffeas \reg_B|Q[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[14] .is_wysiwyg = "true";
defparam \reg_B|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N22
cycloneive_lcell_comb \MemMux|out[14]~14 (
// Equation(s):
// \MemMux|out[14]~14_combout  = (\reg_mux~input_o  & (\reg_B|Q [14])) # (!\reg_mux~input_o  & ((\reg_A|Q [14])))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_B|Q [14]),
	.datad(\reg_A|Q [14]),
	.cin(gnd),
	.combout(\MemMux|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[14]~14 .lut_mask = 16'hF3C0;
defparam \MemMux|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N22
cycloneive_lcell_comb \datamemory|data_out~14 (
// Equation(s):
// \datamemory|data_out~14_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a13 ))) # (!\datamemory|M~0_q  & (\datamemory|M~14_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~14_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\datamemory|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~14 .lut_mask = 16'h3210;
defparam \datamemory|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N23
dffeas \datamemory|data_out[13] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[13] .is_wysiwyg = "true";
defparam \datamemory|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N0
cycloneive_lcell_comb \DataMux|Mux13~0 (
// Equation(s):
// \DataMux|Mux13~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [13]))) # (!\data_mux[0]~input_o  & (\data_in[13]~input_o ))))

	.dataa(\data_mux[0]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_in[13]~input_o ),
	.datad(\datamemory|data_out [13]),
	.cin(gnd),
	.combout(\DataMux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux13~0 .lut_mask = 16'h3210;
defparam \DataMux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N10
cycloneive_lcell_comb \alu|OR_32|result[13] (
// Equation(s):
// \alu|OR_32|result [13] = (\ALUMux2|out [13]) # ((\im_mux1~input_o  & (\reg_IR|Q [13])) # (!\im_mux1~input_o  & ((\reg_A|Q [13]))))

	.dataa(\reg_IR|Q [13]),
	.datab(\ALUMux2|out [13]),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [13]),
	.cin(gnd),
	.combout(\alu|OR_32|result [13]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[13] .lut_mask = 16'hEFEC;
defparam \alu|OR_32|result[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y20_N18
cycloneive_lcell_comb \alu|mux1|Mux18~0 (
// Equation(s):
// \alu|mux1|Mux18~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & ((\reg_IR|Q [14]))) # (!\im_mux1~input_o  & (\reg_A|Q [14]))))

	.dataa(\alu_op[2]~input_o ),
	.datab(\reg_A|Q [14]),
	.datac(\reg_IR|Q [14]),
	.datad(\im_mux1~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux18~0 .lut_mask = 16'hA088;
defparam \alu|mux1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N24
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|sum~combout  = \ALUMux1|out[13]~13_combout  $ (\ALUMux2|out [13] $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux1|out[13]~13_combout ),
	.datab(\ALUMux2|out [13]),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[13].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N28
cycloneive_lcell_comb \alu|mux1|Mux18~1 (
// Equation(s):
// \alu|mux1|Mux18~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux18~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux18~0_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux4~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[13].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux18~1 .lut_mask = 16'hCB0B;
defparam \alu|mux1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N30
cycloneive_lcell_comb \alu|mux1|Mux18~2 (
// Equation(s):
// \alu|mux1|Mux18~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux18~1_combout  & ((\alu|OR_32|result [13]))) # (!\alu|mux1|Mux18~1_combout  & (\ALUMux1|out[12]~12_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux18~1_combout ))))

	.dataa(\ALUMux1|out[12]~12_combout ),
	.datab(\alu|mux1|Mux4~0_combout ),
	.datac(\alu|OR_32|result [13]),
	.datad(\alu|mux1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux18~2 .lut_mask = 16'hF388;
defparam \alu|mux1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N10
cycloneive_lcell_comb \DataMux|Mux13~1 (
// Equation(s):
// \DataMux|Mux13~1_combout  = (\DataMux|Mux13~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux18~2_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\DataMux|Mux13~0_combout ),
	.datad(\alu|mux1|Mux18~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux13~1 .lut_mask = 16'hFCF0;
defparam \DataMux|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y23_N26
cycloneive_lcell_comb \DataMux|out[13] (
// Equation(s):
// \DataMux|out [13] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux13~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [13]))

	.dataa(\DataMux|out [13]),
	.datab(gnd),
	.datac(\DataMux|Mux13~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [13]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[13] .lut_mask = 16'hF0AA;
defparam \DataMux|out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y20_N16
cycloneive_lcell_comb \bMux|out[13]~13 (
// Equation(s):
// \bMux|out[13]~13_combout  = (!\b_mux~input_o  & \DataMux|out [13])

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DataMux|out [13]),
	.cin(gnd),
	.combout(\bMux|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[13]~13 .lut_mask = 16'h5500;
defparam \bMux|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y20_N17
dffeas \reg_B|Q[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[13] .is_wysiwyg = "true";
defparam \reg_B|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N30
cycloneive_lcell_comb \MemMux|out[13]~13 (
// Equation(s):
// \MemMux|out[13]~13_combout  = (\reg_mux~input_o  & (\reg_B|Q [13])) # (!\reg_mux~input_o  & ((\reg_A|Q [13])))

	.dataa(gnd),
	.datab(\reg_B|Q [13]),
	.datac(\reg_mux~input_o ),
	.datad(\reg_A|Q [13]),
	.cin(gnd),
	.combout(\MemMux|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[13]~13 .lut_mask = 16'hCFC0;
defparam \MemMux|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N6
cycloneive_lcell_comb \datamemory|M~13feeder (
// Equation(s):
// \datamemory|M~13feeder_combout  = \MemMux|out[12]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemMux|out[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\datamemory|M~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~13feeder .lut_mask = 16'hF0F0;
defparam \datamemory|M~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N7
dffeas \datamemory|M~13 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~13 .is_wysiwyg = "true";
defparam \datamemory|M~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N26
cycloneive_lcell_comb \datamemory|data_out~13 (
// Equation(s):
// \datamemory|data_out~13_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a12 )) # (!\datamemory|M~0_q  & ((\datamemory|M~13_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\datamemory|M~13_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~13 .lut_mask = 16'h3120;
defparam \datamemory|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N27
dffeas \datamemory|data_out[12] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[12] .is_wysiwyg = "true";
defparam \datamemory|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N26
cycloneive_lcell_comb \DataMux|Mux12~0 (
// Equation(s):
// \DataMux|Mux12~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [12]))) # (!\data_mux[0]~input_o  & (\data_in[12]~input_o ))))

	.dataa(\data_in[12]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [12]),
	.cin(gnd),
	.combout(\DataMux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux12~0 .lut_mask = 16'h3202;
defparam \DataMux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N4
cycloneive_lcell_comb \alu|mux1|Mux19~0 (
// Equation(s):
// \alu|mux1|Mux19~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & ((\reg_IR|Q [13]))) # (!\im_mux1~input_o  & (\reg_A|Q [13]))))

	.dataa(\reg_A|Q [13]),
	.datab(\reg_IR|Q [13]),
	.datac(\im_mux1~input_o ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux19~0 .lut_mask = 16'hCA00;
defparam \alu|mux1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N6
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|sum~combout  = \ALUMux2|out [12] $ (\ALUMux1|out[12]~12_combout  $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux2|out [12]),
	.datab(\ALUMux1|out[12]~12_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[12].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N22
cycloneive_lcell_comb \alu|mux1|Mux19~1 (
// Equation(s):
// \alu|mux1|Mux19~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & ((\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux19~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux19~0_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[12].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux19~1 .lut_mask = 16'hD951;
defparam \alu|mux1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N20
cycloneive_lcell_comb \alu|OR_32|result[12] (
// Equation(s):
// \alu|OR_32|result [12] = (\ALUMux2|out [12]) # ((\im_mux1~input_o  & (\reg_IR|Q [12])) # (!\im_mux1~input_o  & ((\reg_A|Q [12]))))

	.dataa(\reg_IR|Q [12]),
	.datab(\im_mux1~input_o ),
	.datac(\reg_A|Q [12]),
	.datad(\ALUMux2|out [12]),
	.cin(gnd),
	.combout(\alu|OR_32|result [12]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[12] .lut_mask = 16'hFFB8;
defparam \alu|OR_32|result[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N8
cycloneive_lcell_comb \alu|mux1|Mux19~2 (
// Equation(s):
// \alu|mux1|Mux19~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux19~1_combout  & ((\alu|OR_32|result [12]))) # (!\alu|mux1|Mux19~1_combout  & (\ALUMux1|out[11]~11_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux19~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\ALUMux1|out[11]~11_combout ),
	.datac(\alu|mux1|Mux19~1_combout ),
	.datad(\alu|OR_32|result [12]),
	.cin(gnd),
	.combout(\alu|mux1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux19~2 .lut_mask = 16'hF858;
defparam \alu|mux1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N16
cycloneive_lcell_comb \DataMux|Mux12~1 (
// Equation(s):
// \DataMux|Mux12~1_combout  = (\DataMux|Mux12~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux19~2_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\DataMux|Mux12~0_combout ),
	.datad(\alu|mux1|Mux19~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux12~1 .lut_mask = 16'hFCF0;
defparam \DataMux|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N18
cycloneive_lcell_comb \DataMux|out[12] (
// Equation(s):
// \DataMux|out [12] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux12~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [12]))

	.dataa(gnd),
	.datab(\DataMux|out [12]),
	.datac(\DataMux|Mux12~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [12]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[12] .lut_mask = 16'hF0CC;
defparam \DataMux|out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N0
cycloneive_lcell_comb \bMux|out[12]~12 (
// Equation(s):
// \bMux|out[12]~12_combout  = (!\b_mux~input_o  & \DataMux|out [12])

	.dataa(gnd),
	.datab(\b_mux~input_o ),
	.datac(gnd),
	.datad(\DataMux|out [12]),
	.cin(gnd),
	.combout(\bMux|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[12]~12 .lut_mask = 16'h3300;
defparam \bMux|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y23_N1
dffeas \reg_B|Q[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[12] .is_wysiwyg = "true";
defparam \reg_B|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N8
cycloneive_lcell_comb \MemMux|out[12]~12 (
// Equation(s):
// \MemMux|out[12]~12_combout  = (\reg_mux~input_o  & (\reg_B|Q [12])) # (!\reg_mux~input_o  & ((\reg_A|Q [12])))

	.dataa(\reg_mux~input_o ),
	.datab(gnd),
	.datac(\reg_B|Q [12]),
	.datad(\reg_A|Q [12]),
	.cin(gnd),
	.combout(\MemMux|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[12]~12 .lut_mask = 16'hF5A0;
defparam \MemMux|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N12
cycloneive_lcell_comb \datamemory|M~12feeder (
// Equation(s):
// \datamemory|M~12feeder_combout  = \MemMux|out[11]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[11]~11_combout ),
	.cin(gnd),
	.combout(\datamemory|M~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~12feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N13
dffeas \datamemory|M~12 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~12 .is_wysiwyg = "true";
defparam \datamemory|M~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N0
cycloneive_lcell_comb \datamemory|data_out~12 (
// Equation(s):
// \datamemory|data_out~12_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a11 )) # (!\datamemory|M~0_q  & ((\datamemory|M~12_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\datamemory|M~12_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~12 .lut_mask = 16'h3120;
defparam \datamemory|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N1
dffeas \datamemory|data_out[11] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[11] .is_wysiwyg = "true";
defparam \datamemory|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N6
cycloneive_lcell_comb \DataMux|Mux11~0 (
// Equation(s):
// \DataMux|Mux11~0_combout  = (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [11]))) # (!\data_mux[0]~input_o  & (\data_in[11]~input_o ))))

	.dataa(\data_in[11]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [11]),
	.cin(gnd),
	.combout(\DataMux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux11~0 .lut_mask = 16'h3202;
defparam \DataMux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N12
cycloneive_lcell_comb \alu|mux1|Mux20~0 (
// Equation(s):
// \alu|mux1|Mux20~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & (\reg_IR|Q [12])) # (!\im_mux1~input_o  & ((\reg_A|Q [12])))))

	.dataa(\reg_IR|Q [12]),
	.datab(\reg_A|Q [12]),
	.datac(\im_mux1~input_o ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux20~0 .lut_mask = 16'hAC00;
defparam \alu|mux1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N26
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|sum~combout  = \ALUMux2|out [11] $ (\alu|Equal0~0_combout  $ (\ALUMux1|out[11]~11_combout  $ (\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux2|out [11]),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[11]~11_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[11].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y24_N18
cycloneive_lcell_comb \alu|mux1|Mux20~1 (
// Equation(s):
// \alu|mux1|Mux20~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux20~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux20~0_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[11].FullAdder32|sum~combout ),
	.datad(\alu|mux1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux20~1 .lut_mask = 16'hC0BB;
defparam \alu|mux1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N12
cycloneive_lcell_comb \alu|OR_32|result[11] (
// Equation(s):
// \alu|OR_32|result [11] = (\ALUMux2|out [11]) # ((\im_mux1~input_o  & (\reg_IR|Q [11])) # (!\im_mux1~input_o  & ((\reg_A|Q [11]))))

	.dataa(\im_mux1~input_o ),
	.datab(\ALUMux2|out [11]),
	.datac(\reg_IR|Q [11]),
	.datad(\reg_A|Q [11]),
	.cin(gnd),
	.combout(\alu|OR_32|result [11]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[11] .lut_mask = 16'hFDEC;
defparam \alu|OR_32|result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N30
cycloneive_lcell_comb \alu|mux1|Mux20~2 (
// Equation(s):
// \alu|mux1|Mux20~2_combout  = (\alu|mux1|Mux20~1_combout  & (((\alu|OR_32|result [11]) # (!\alu|mux1|Mux4~0_combout )))) # (!\alu|mux1|Mux20~1_combout  & (\ALUMux1|out[10]~10_combout  & (\alu|mux1|Mux4~0_combout )))

	.dataa(\ALUMux1|out[10]~10_combout ),
	.datab(\alu|mux1|Mux20~1_combout ),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|OR_32|result [11]),
	.cin(gnd),
	.combout(\alu|mux1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux20~2 .lut_mask = 16'hEC2C;
defparam \alu|mux1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N8
cycloneive_lcell_comb \DataMux|Mux11~1 (
// Equation(s):
// \DataMux|Mux11~1_combout  = (\DataMux|Mux11~0_combout ) # ((\data_mux[1]~input_o  & \alu|mux1|Mux20~2_combout ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\DataMux|Mux11~0_combout ),
	.datad(\alu|mux1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux11~1 .lut_mask = 16'hFCF0;
defparam \DataMux|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N14
cycloneive_lcell_comb \DataMux|out[11] (
// Equation(s):
// \DataMux|out [11] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux11~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [11])))

	.dataa(gnd),
	.datab(\DataMux|Mux11~1_combout ),
	.datac(\DataMux|out [11]),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [11]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[11] .lut_mask = 16'hCCF0;
defparam \DataMux|out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y23_N29
dffeas \reg_IR|Q[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [11]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[11] .is_wysiwyg = "true";
defparam \reg_IR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N14
cycloneive_lcell_comb \alu|mux1|Mux21~0 (
// Equation(s):
// \alu|mux1|Mux21~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & (\reg_IR|Q [11])) # (!\im_mux1~input_o  & ((\reg_A|Q [11])))))

	.dataa(\im_mux1~input_o ),
	.datab(\alu_op[2]~input_o ),
	.datac(\reg_IR|Q [11]),
	.datad(\reg_A|Q [11]),
	.cin(gnd),
	.combout(\alu|mux1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux21~0 .lut_mask = 16'hC480;
defparam \alu|mux1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N28
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|sum~combout  = \ALUMux2|out [10] $ (\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0_combout  $ (\ALUMux1|out[10]~10_combout  $ (\alu|Equal0~0_combout )))

	.dataa(\ALUMux2|out [10]),
	.datab(\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|cout~0_combout ),
	.datac(\ALUMux1|out[10]~10_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[10].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N16
cycloneive_lcell_comb \alu|mux1|Mux21~1 (
// Equation(s):
// \alu|mux1|Mux21~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux21~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux4~1_combout ),
	.datab(\alu|mux1|Mux21~0_combout ),
	.datac(\alu|mux1|Mux4~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[10].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux21~1 .lut_mask = 16'hAD0D;
defparam \alu|mux1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N22
cycloneive_lcell_comb \alu|OR_32|result[10] (
// Equation(s):
// \alu|OR_32|result [10] = (\ALUMux2|out [10]) # ((\im_mux1~input_o  & ((\reg_IR|Q [10]))) # (!\im_mux1~input_o  & (\reg_A|Q [10])))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_A|Q [10]),
	.datac(\ALUMux2|out [10]),
	.datad(\reg_IR|Q [10]),
	.cin(gnd),
	.combout(\alu|OR_32|result [10]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[10] .lut_mask = 16'hFEF4;
defparam \alu|OR_32|result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N18
cycloneive_lcell_comb \alu|mux1|Mux21~2 (
// Equation(s):
// \alu|mux1|Mux21~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux21~1_combout  & (\alu|OR_32|result [10])) # (!\alu|mux1|Mux21~1_combout  & ((\ALUMux1|out[9]~9_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (\alu|mux1|Mux21~1_combout ))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|mux1|Mux21~1_combout ),
	.datac(\alu|OR_32|result [10]),
	.datad(\ALUMux1|out[9]~9_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux21~2 .lut_mask = 16'hE6C4;
defparam \alu|mux1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N18
cycloneive_lcell_comb \DataMux|Mux10~0 (
// Equation(s):
// \DataMux|Mux10~0_combout  = (\data_mux[1]~input_o  & ((\alu|mux1|Mux21~2_combout ))) # (!\data_mux[1]~input_o  & (\data_in[10]~input_o ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_in[10]~input_o ),
	.datad(\alu|mux1|Mux21~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux10~0 .lut_mask = 16'hFC30;
defparam \DataMux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N2
cycloneive_lcell_comb \datamemory|M~11feeder (
// Equation(s):
// \datamemory|M~11feeder_combout  = \MemMux|out[10]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[10]~10_combout ),
	.cin(gnd),
	.combout(\datamemory|M~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~11feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N3
dffeas \datamemory|M~11 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~11 .is_wysiwyg = "true";
defparam \datamemory|M~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N30
cycloneive_lcell_comb \datamemory|data_out~11 (
// Equation(s):
// \datamemory|data_out~11_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a10 )) # (!\datamemory|M~0_q  & ((\datamemory|M~11_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\datamemory|M~11_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~11 .lut_mask = 16'h3120;
defparam \datamemory|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N31
dffeas \datamemory|data_out[10] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[10] .is_wysiwyg = "true";
defparam \datamemory|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N28
cycloneive_lcell_comb \DataMux|Mux10~1 (
// Equation(s):
// \DataMux|Mux10~1_combout  = (\data_mux[1]~input_o  & (((\DataMux|Mux10~0_combout )))) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [10]))) # (!\data_mux[0]~input_o  & (\DataMux|Mux10~0_combout ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_mux[0]~input_o ),
	.datac(\DataMux|Mux10~0_combout ),
	.datad(\datamemory|data_out [10]),
	.cin(gnd),
	.combout(\DataMux|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux10~1 .lut_mask = 16'hF4B0;
defparam \DataMux|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N26
cycloneive_lcell_comb \DataMux|out[10] (
// Equation(s):
// \DataMux|out [10] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux10~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [10]))

	.dataa(\DataMux|out [10]),
	.datab(\DataMux|Mux10~1_combout ),
	.datac(gnd),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [10]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[10] .lut_mask = 16'hCCAA;
defparam \DataMux|out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N10
cycloneive_lcell_comb \aMux|out[10]~10 (
// Equation(s):
// \aMux|out[10]~10_combout  = (!\a_mux~input_o  & \DataMux|out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [10]),
	.cin(gnd),
	.combout(\aMux|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[10]~10 .lut_mask = 16'h0F00;
defparam \aMux|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y24_N11
dffeas \reg_A|Q[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[10] .is_wysiwyg = "true";
defparam \reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N4
cycloneive_lcell_comb \alu|mux1|Mux22~0 (
// Equation(s):
// \alu|mux1|Mux22~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & ((\reg_IR|Q [10]))) # (!\im_mux1~input_o  & (\reg_A|Q [10]))))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_A|Q [10]),
	.datac(\reg_IR|Q [10]),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux22~0 .lut_mask = 16'hE400;
defparam \alu|mux1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N10
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|sum~combout  = \alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0_combout  $ (\ALUMux2|out [9] $ (\ALUMux1|out[9]~9_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|cout~0_combout ),
	.datac(\ALUMux2|out [9]),
	.datad(\ALUMux1|out[9]~9_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[9].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N2
cycloneive_lcell_comb \alu|mux1|Mux22~1 (
// Equation(s):
// \alu|mux1|Mux22~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux22~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux4~1_combout ),
	.datab(\alu|mux1|Mux22~0_combout ),
	.datac(\alu|mux1|Mux4~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[9].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux22~1 .lut_mask = 16'hAD0D;
defparam \alu|mux1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N8
cycloneive_lcell_comb \alu|mux1|Mux22~2 (
// Equation(s):
// \alu|mux1|Mux22~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux22~1_combout  & (\alu|OR_32|result [9])) # (!\alu|mux1|Mux22~1_combout  & ((\ALUMux1|out[8]~8_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux22~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|OR_32|result [9]),
	.datac(\ALUMux1|out[8]~8_combout ),
	.datad(\alu|mux1|Mux22~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux22~2 .lut_mask = 16'hDDA0;
defparam \alu|mux1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \data_in[9]~input (
	.i(data_in[9]),
	.ibar(gnd),
	.o(\data_in[9]~input_o ));
// synopsys translate_off
defparam \data_in[9]~input .bus_hold = "false";
defparam \data_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N26
cycloneive_lcell_comb \DataMux|Mux9~0 (
// Equation(s):
// \DataMux|Mux9~0_combout  = (\data_mux[1]~input_o  & (\alu|mux1|Mux22~2_combout )) # (!\data_mux[1]~input_o  & ((\data_in[9]~input_o )))

	.dataa(\alu|mux1|Mux22~2_combout ),
	.datab(\data_mux[1]~input_o ),
	.datac(gnd),
	.datad(\data_in[9]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux9~0 .lut_mask = 16'hBB88;
defparam \DataMux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N28
cycloneive_lcell_comb \datamemory|M~10feeder (
// Equation(s):
// \datamemory|M~10feeder_combout  = \MemMux|out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[9]~9_combout ),
	.cin(gnd),
	.combout(\datamemory|M~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~10feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N29
dffeas \datamemory|M~10 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~10 .is_wysiwyg = "true";
defparam \datamemory|M~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N20
cycloneive_lcell_comb \datamemory|data_out~10 (
// Equation(s):
// \datamemory|data_out~10_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a9 )) # (!\datamemory|M~0_q  & ((\datamemory|M~10_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\datamemory|M~10_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~10 .lut_mask = 16'h3120;
defparam \datamemory|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N21
dffeas \datamemory|data_out[9] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[9] .is_wysiwyg = "true";
defparam \datamemory|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N28
cycloneive_lcell_comb \DataMux|Mux9~1 (
// Equation(s):
// \DataMux|Mux9~1_combout  = (\data_mux[0]~input_o  & ((\data_mux[1]~input_o  & (\DataMux|Mux9~0_combout )) # (!\data_mux[1]~input_o  & ((\datamemory|data_out [9]))))) # (!\data_mux[0]~input_o  & (((\DataMux|Mux9~0_combout ))))

	.dataa(\data_mux[0]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\DataMux|Mux9~0_combout ),
	.datad(\datamemory|data_out [9]),
	.cin(gnd),
	.combout(\DataMux|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux9~1 .lut_mask = 16'hF2D0;
defparam \DataMux|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N4
cycloneive_lcell_comb \DataMux|out[9] (
// Equation(s):
// \DataMux|out [9] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux9~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [9])))

	.dataa(gnd),
	.datab(\DataMux|Mux9~1_combout ),
	.datac(\DataMux|out [9]),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [9]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[9] .lut_mask = 16'hCCF0;
defparam \DataMux|out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y24_N12
cycloneive_lcell_comb \aMux|out[9]~9 (
// Equation(s):
// \aMux|out[9]~9_combout  = (\DataMux|out [9] & !\a_mux~input_o )

	.dataa(gnd),
	.datab(\DataMux|out [9]),
	.datac(\a_mux~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\aMux|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[9]~9 .lut_mask = 16'h0C0C;
defparam \aMux|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y24_N13
dffeas \reg_A|Q[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[9] .is_wysiwyg = "true";
defparam \reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y24_N18
cycloneive_lcell_comb \alu|mux1|Mux23~0 (
// Equation(s):
// \alu|mux1|Mux23~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & ((\reg_IR|Q [9]))) # (!\im_mux1~input_o  & (\reg_A|Q [9]))))

	.dataa(\reg_A|Q [9]),
	.datab(\alu_op[2]~input_o ),
	.datac(\im_mux1~input_o ),
	.datad(\reg_IR|Q [9]),
	.cin(gnd),
	.combout(\alu|mux1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux23~0 .lut_mask = 16'hC808;
defparam \alu|mux1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N0
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|sum~combout  = \ALUMux1|out[8]~8_combout  $ (\ALUMux2|out [8] $ (\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0_combout  $ (\alu|Equal0~0_combout )))

	.dataa(\ALUMux1|out[8]~8_combout ),
	.datab(\ALUMux2|out [8]),
	.datac(\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|cout~0_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[8].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N10
cycloneive_lcell_comb \alu|mux1|Mux23~1 (
// Equation(s):
// \alu|mux1|Mux23~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux23~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux4~1_combout ),
	.datab(\alu|mux1|Mux23~0_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[8].FullAdder32|sum~combout ),
	.datad(\alu|mux1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux23~1 .lut_mask = 16'hA0DD;
defparam \alu|mux1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N26
cycloneive_lcell_comb \alu|OR_32|result[8] (
// Equation(s):
// \alu|OR_32|result [8] = (\ALUMux2|out [8]) # ((\im_mux1~input_o  & (\reg_IR|Q [8])) # (!\im_mux1~input_o  & ((\reg_A|Q [8]))))

	.dataa(\im_mux1~input_o ),
	.datab(\ALUMux2|out [8]),
	.datac(\reg_IR|Q [8]),
	.datad(\reg_A|Q [8]),
	.cin(gnd),
	.combout(\alu|OR_32|result [8]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[8] .lut_mask = 16'hFDEC;
defparam \alu|OR_32|result[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y22_N16
cycloneive_lcell_comb \alu|mux1|Mux23~2 (
// Equation(s):
// \alu|mux1|Mux23~2_combout  = (\alu|mux1|Mux23~1_combout  & (((\alu|OR_32|result [8]) # (!\alu|mux1|Mux4~0_combout )))) # (!\alu|mux1|Mux23~1_combout  & (\ALUMux1|out[7]~7_combout  & (\alu|mux1|Mux4~0_combout )))

	.dataa(\alu|mux1|Mux23~1_combout ),
	.datab(\ALUMux1|out[7]~7_combout ),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|OR_32|result [8]),
	.cin(gnd),
	.combout(\alu|mux1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux23~2 .lut_mask = 16'hEA4A;
defparam \alu|mux1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N12
cycloneive_lcell_comb \DataMux|Mux8~0 (
// Equation(s):
// \DataMux|Mux8~0_combout  = (\data_mux[1]~input_o  & ((\alu|mux1|Mux23~2_combout ))) # (!\data_mux[1]~input_o  & (\data_in[8]~input_o ))

	.dataa(\data_in[8]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\alu|mux1|Mux23~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DataMux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux8~0 .lut_mask = 16'hE2E2;
defparam \DataMux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N14
cycloneive_lcell_comb \datamemory|M~9feeder (
// Equation(s):
// \datamemory|M~9feeder_combout  = \MemMux|out[8]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[8]~8_combout ),
	.cin(gnd),
	.combout(\datamemory|M~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~9feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N15
dffeas \datamemory|M~9 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~9 .is_wysiwyg = "true";
defparam \datamemory|M~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N22
cycloneive_lcell_comb \datamemory|data_out~9 (
// Equation(s):
// \datamemory|data_out~9_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a8 ))) # (!\datamemory|M~0_q  & (\datamemory|M~9_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~9_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\datamemory|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~9 .lut_mask = 16'h3210;
defparam \datamemory|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N23
dffeas \datamemory|data_out[8] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[8] .is_wysiwyg = "true";
defparam \datamemory|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N14
cycloneive_lcell_comb \DataMux|Mux8~1 (
// Equation(s):
// \DataMux|Mux8~1_combout  = (\data_mux[1]~input_o  & (\DataMux|Mux8~0_combout )) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [8]))) # (!\data_mux[0]~input_o  & (\DataMux|Mux8~0_combout ))))

	.dataa(\DataMux|Mux8~0_combout ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [8]),
	.cin(gnd),
	.combout(\DataMux|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux8~1 .lut_mask = 16'hBA8A;
defparam \DataMux|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N30
cycloneive_lcell_comb \DataMux|out[8] (
// Equation(s):
// \DataMux|out [8] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux8~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [8]))

	.dataa(\DataMux|out [8]),
	.datab(gnd),
	.datac(\DataMux|Mux8~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [8]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[8] .lut_mask = 16'hF0AA;
defparam \DataMux|out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N2
cycloneive_lcell_comb \bMux|out[8]~8 (
// Equation(s):
// \bMux|out[8]~8_combout  = (!\b_mux~input_o  & \DataMux|out [8])

	.dataa(\b_mux~input_o ),
	.datab(gnd),
	.datac(\DataMux|out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bMux|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bMux|out[8]~8 .lut_mask = 16'h5050;
defparam \bMux|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y22_N3
dffeas \reg_B|Q[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bMux|out[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\clr_B~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_B|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_B|Q[8] .is_wysiwyg = "true";
defparam \reg_B|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N22
cycloneive_lcell_comb \MemMux|out[8]~8 (
// Equation(s):
// \MemMux|out[8]~8_combout  = (\reg_mux~input_o  & (\reg_B|Q [8])) # (!\reg_mux~input_o  & ((\reg_A|Q [8])))

	.dataa(gnd),
	.datab(\reg_mux~input_o ),
	.datac(\reg_B|Q [8]),
	.datad(\reg_A|Q [8]),
	.cin(gnd),
	.combout(\MemMux|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MemMux|out[8]~8 .lut_mask = 16'hF3C0;
defparam \MemMux|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N0
cycloneive_lcell_comb \datamemory|data_out~6 (
// Equation(s):
// \datamemory|data_out~6_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a5 ))) # (!\datamemory|M~0_q  & (\datamemory|M~6_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~6_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\datamemory|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~6 .lut_mask = 16'h3210;
defparam \datamemory|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y22_N1
dffeas \datamemory|data_out[5] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[5] .is_wysiwyg = "true";
defparam \datamemory|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N14
cycloneive_lcell_comb \DataMux|Mux5~1 (
// Equation(s):
// \DataMux|Mux5~1_combout  = (\data_mux[1]~input_o  & (\DataMux|Mux5~0_combout )) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [5]))) # (!\data_mux[0]~input_o  & (\DataMux|Mux5~0_combout ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\DataMux|Mux5~0_combout ),
	.datac(\datamemory|data_out [5]),
	.datad(\data_mux[0]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux5~1 .lut_mask = 16'hD8CC;
defparam \DataMux|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y22_N4
cycloneive_lcell_comb \DataMux|out[5] (
// Equation(s):
// \DataMux|out [5] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux5~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [5]))

	.dataa(gnd),
	.datab(\DataMux|out [5]),
	.datac(\DataMux|Mux5~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [5]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[5] .lut_mask = 16'hF0CC;
defparam \DataMux|out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N31
dffeas \reg_IR|Q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [5]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[5] .is_wysiwyg = "true";
defparam \reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N30
cycloneive_lcell_comb \alu|mux1|Mux27~0 (
// Equation(s):
// \alu|mux1|Mux27~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & (\reg_IR|Q [5])) # (!\im_mux1~input_o  & ((\reg_A|Q [5])))))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_IR|Q [5]),
	.datac(\alu_op[2]~input_o ),
	.datad(\reg_A|Q [5]),
	.cin(gnd),
	.combout(\alu|mux1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux27~0 .lut_mask = 16'hD080;
defparam \alu|mux1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N4
cycloneive_lcell_comb \alu|mux1|Mux27~1 (
// Equation(s):
// \alu|mux1|Mux27~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|sum~combout  & ((\alu|mux1|Mux4~1_combout )))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux27~0_combout ) # (!\alu|mux1|Mux4~1_combout ))))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|Adder_32Bit|fulladd_stage[4].FullAdder32|sum~combout ),
	.datac(\alu|mux1|Mux27~0_combout ),
	.datad(\alu|mux1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux27~1 .lut_mask = 16'hD855;
defparam \alu|mux1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N2
cycloneive_lcell_comb \alu|OR_32|result[4] (
// Equation(s):
// \alu|OR_32|result [4] = (\ALUMux2|out [4]) # ((\im_mux1~input_o  & ((\reg_IR|Q [4]))) # (!\im_mux1~input_o  & (\reg_A|Q [4])))

	.dataa(\reg_A|Q [4]),
	.datab(\reg_IR|Q [4]),
	.datac(\im_mux1~input_o ),
	.datad(\ALUMux2|out [4]),
	.cin(gnd),
	.combout(\alu|OR_32|result [4]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[4] .lut_mask = 16'hFFCA;
defparam \alu|OR_32|result[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N30
cycloneive_lcell_comb \alu|mux1|Mux27~2 (
// Equation(s):
// \alu|mux1|Mux27~2_combout  = (\alu|mux1|Mux27~1_combout  & ((\alu|OR_32|result [4]) # ((!\alu|mux1|Mux4~0_combout )))) # (!\alu|mux1|Mux27~1_combout  & (((\ALUMux1|out[3]~3_combout  & \alu|mux1|Mux4~0_combout ))))

	.dataa(\alu|mux1|Mux27~1_combout ),
	.datab(\alu|OR_32|result [4]),
	.datac(\ALUMux1|out[3]~3_combout ),
	.datad(\alu|mux1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux27~2 .lut_mask = 16'hD8AA;
defparam \alu|mux1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N16
cycloneive_lcell_comb \DataMux|Mux4~0 (
// Equation(s):
// \DataMux|Mux4~0_combout  = (\data_mux[1]~input_o  & (\alu|mux1|Mux27~2_combout )) # (!\data_mux[1]~input_o  & ((\data_in[4]~input_o )))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\alu|mux1|Mux27~2_combout ),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux4~0 .lut_mask = 16'hF3C0;
defparam \DataMux|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N19
dffeas \datamemory|M~5 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~5 .is_wysiwyg = "true";
defparam \datamemory|M~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N4
cycloneive_lcell_comb \datamemory|data_out~5 (
// Equation(s):
// \datamemory|data_out~5_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a4 )) # (!\datamemory|M~0_q  & ((\datamemory|M~5_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\datamemory|M~5_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~5 .lut_mask = 16'h3120;
defparam \datamemory|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N5
dffeas \datamemory|data_out[4] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[4] .is_wysiwyg = "true";
defparam \datamemory|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N22
cycloneive_lcell_comb \DataMux|Mux4~1 (
// Equation(s):
// \DataMux|Mux4~1_combout  = (\data_mux[1]~input_o  & (\DataMux|Mux4~0_combout )) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [4]))) # (!\data_mux[0]~input_o  & (\DataMux|Mux4~0_combout ))))

	.dataa(\DataMux|Mux4~0_combout ),
	.datab(\data_mux[1]~input_o ),
	.datac(\datamemory|data_out [4]),
	.datad(\data_mux[0]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux4~1 .lut_mask = 16'hB8AA;
defparam \DataMux|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N14
cycloneive_lcell_comb \DataMux|out[4] (
// Equation(s):
// \DataMux|out [4] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux4~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [4]))

	.dataa(gnd),
	.datab(\DataMux|out [4]),
	.datac(\DataMux|Mux4~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [4]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[4] .lut_mask = 16'hF0CC;
defparam \DataMux|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y24_N0
cycloneive_lcell_comb \aMux|out[4]~4 (
// Equation(s):
// \aMux|out[4]~4_combout  = (!\a_mux~input_o  & \DataMux|out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\a_mux~input_o ),
	.datad(\DataMux|out [4]),
	.cin(gnd),
	.combout(\aMux|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[4]~4 .lut_mask = 16'h0F00;
defparam \aMux|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y24_N1
dffeas \reg_A|Q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y23_N24
cycloneive_lcell_comb \alu|mux1|Mux28~0 (
// Equation(s):
// \alu|mux1|Mux28~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & ((\reg_IR|Q [4]))) # (!\im_mux1~input_o  & (\reg_A|Q [4]))))

	.dataa(\reg_A|Q [4]),
	.datab(\reg_IR|Q [4]),
	.datac(\im_mux1~input_o ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux28~0 .lut_mask = 16'hCA00;
defparam \alu|mux1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N18
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|sum~combout  = \ALUMux1|out[3]~3_combout  $ (\alu|Equal0~0_combout  $ (\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0_combout  $ (\ALUMux2|out [3])))

	.dataa(\ALUMux1|out[3]~3_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|cout~0_combout ),
	.datad(\ALUMux2|out [3]),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[3].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y23_N28
cycloneive_lcell_comb \alu|mux1|Mux28~1 (
// Equation(s):
// \alu|mux1|Mux28~1_combout  = (\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux4~1_combout  & \alu|Adder_32Bit|fulladd_stage[3].FullAdder32|sum~combout )))) # (!\alu|mux1|Mux4~2_combout  & ((\alu|mux1|Mux28~0_combout ) # ((!\alu|mux1|Mux4~1_combout ))))

	.dataa(\alu|mux1|Mux28~0_combout ),
	.datab(\alu|mux1|Mux4~2_combout ),
	.datac(\alu|mux1|Mux4~1_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[3].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux28~1 .lut_mask = 16'hE323;
defparam \alu|mux1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N28
cycloneive_lcell_comb \alu|mux1|Mux28~2 (
// Equation(s):
// \alu|mux1|Mux28~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux28~1_combout  & (\alu|OR_32|result [3])) # (!\alu|mux1|Mux28~1_combout  & ((\ALUMux1|out[2]~2_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux28~1_combout ))))

	.dataa(\alu|OR_32|result [3]),
	.datab(\ALUMux1|out[2]~2_combout ),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|mux1|Mux28~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux28~2 .lut_mask = 16'hAFC0;
defparam \alu|mux1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N4
cycloneive_lcell_comb \DataMux|Mux3~0 (
// Equation(s):
// \DataMux|Mux3~0_combout  = (\data_mux[1]~input_o  & ((\alu|mux1|Mux28~2_combout ))) # (!\data_mux[1]~input_o  & (\data_in[3]~input_o ))

	.dataa(\data_in[3]~input_o ),
	.datab(\alu|mux1|Mux28~2_combout ),
	.datac(gnd),
	.datad(\data_mux[1]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux3~0 .lut_mask = 16'hCCAA;
defparam \DataMux|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N5
dffeas \datamemory|M~4 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~4 .is_wysiwyg = "true";
defparam \datamemory|M~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N16
cycloneive_lcell_comb \datamemory|data_out~4 (
// Equation(s):
// \datamemory|data_out~4_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a3 ))) # (!\datamemory|M~0_q  & (\datamemory|M~4_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~4_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\datamemory|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~4 .lut_mask = 16'h3210;
defparam \datamemory|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y22_N17
dffeas \datamemory|data_out[3] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[3] .is_wysiwyg = "true";
defparam \datamemory|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N30
cycloneive_lcell_comb \DataMux|Mux3~1 (
// Equation(s):
// \DataMux|Mux3~1_combout  = (\data_mux[1]~input_o  & (\DataMux|Mux3~0_combout )) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [3]))) # (!\data_mux[0]~input_o  & (\DataMux|Mux3~0_combout ))))

	.dataa(\DataMux|Mux3~0_combout ),
	.datab(\data_mux[1]~input_o ),
	.datac(\datamemory|data_out [3]),
	.datad(\data_mux[0]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux3~1 .lut_mask = 16'hB8AA;
defparam \DataMux|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y22_N8
cycloneive_lcell_comb \DataMux|out[3] (
// Equation(s):
// \DataMux|out [3] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux3~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [3])))

	.dataa(\DataMux|Mux3~1_combout ),
	.datab(gnd),
	.datac(\DataMux|out [3]),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [3]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[3] .lut_mask = 16'hAAF0;
defparam \DataMux|out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N15
dffeas \reg_IR|Q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [3]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[3] .is_wysiwyg = "true";
defparam \reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N16
cycloneive_lcell_comb \datamemory|data_out~7 (
// Equation(s):
// \datamemory|data_out~7_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a6 ))) # (!\datamemory|M~0_q  & (\datamemory|M~7_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~7_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\datamemory|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~7 .lut_mask = 16'h3210;
defparam \datamemory|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N17
dffeas \datamemory|data_out[6] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[6] .is_wysiwyg = "true";
defparam \datamemory|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N18
cycloneive_lcell_comb \alu|OR_32|result[6] (
// Equation(s):
// \alu|OR_32|result [6] = (\ALUMux2|out [6]) # ((\im_mux1~input_o  & (\reg_IR|Q [6])) # (!\im_mux1~input_o  & ((\reg_A|Q [6]))))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_IR|Q [6]),
	.datac(\ALUMux2|out [6]),
	.datad(\reg_A|Q [6]),
	.cin(gnd),
	.combout(\alu|OR_32|result [6]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[6] .lut_mask = 16'hFDF8;
defparam \alu|OR_32|result[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N6
cycloneive_lcell_comb \alu|mux1|Mux25~0 (
// Equation(s):
// \alu|mux1|Mux25~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & (\reg_IR|Q [7])) # (!\im_mux1~input_o  & ((\reg_A|Q [7])))))

	.dataa(\alu_op[2]~input_o ),
	.datab(\im_mux1~input_o ),
	.datac(\reg_IR|Q [7]),
	.datad(\reg_A|Q [7]),
	.cin(gnd),
	.combout(\alu|mux1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux25~0 .lut_mask = 16'hA280;
defparam \alu|mux1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N0
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|sum~combout  = \alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0_combout  $ (\alu|Equal0~0_combout  $ (\ALUMux1|out[6]~6_combout  $ (\ALUMux2|out [6])))

	.dataa(\alu|Adder_32Bit|fulladd_stage[5].FullAdder32|cout~0_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux1|out[6]~6_combout ),
	.datad(\ALUMux2|out [6]),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[6].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N12
cycloneive_lcell_comb \alu|mux1|Mux25~1 (
// Equation(s):
// \alu|mux1|Mux25~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux25~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux25~0_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|mux1|Mux4~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux25~1 .lut_mask = 16'hCB0B;
defparam \alu|mux1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N12
cycloneive_lcell_comb \alu|mux1|Mux25~2 (
// Equation(s):
// \alu|mux1|Mux25~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux25~1_combout  & (\alu|OR_32|result [6])) # (!\alu|mux1|Mux25~1_combout  & ((\ALUMux1|out[5]~5_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux25~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|OR_32|result [6]),
	.datac(\alu|mux1|Mux25~1_combout ),
	.datad(\ALUMux1|out[5]~5_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux25~2 .lut_mask = 16'hDAD0;
defparam \alu|mux1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N2
cycloneive_lcell_comb \DataMux|Mux6~0 (
// Equation(s):
// \DataMux|Mux6~0_combout  = (\data_mux[1]~input_o  & ((\alu|mux1|Mux25~2_combout ))) # (!\data_mux[1]~input_o  & (\data_in[6]~input_o ))

	.dataa(\data_in[6]~input_o ),
	.datab(gnd),
	.datac(\data_mux[1]~input_o ),
	.datad(\alu|mux1|Mux25~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux6~0 .lut_mask = 16'hFA0A;
defparam \DataMux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N28
cycloneive_lcell_comb \DataMux|Mux6~1 (
// Equation(s):
// \DataMux|Mux6~1_combout  = (\data_mux[1]~input_o  & (((\DataMux|Mux6~0_combout )))) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & (\datamemory|data_out [6])) # (!\data_mux[0]~input_o  & ((\DataMux|Mux6~0_combout )))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_mux[0]~input_o ),
	.datac(\datamemory|data_out [6]),
	.datad(\DataMux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux6~1 .lut_mask = 16'hFB40;
defparam \DataMux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N30
cycloneive_lcell_comb \DataMux|out[6] (
// Equation(s):
// \DataMux|out [6] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux6~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [6]))

	.dataa(\DataMux|out [6]),
	.datab(gnd),
	.datac(\DataMux|Mux6~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [6]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[6] .lut_mask = 16'hF0AA;
defparam \DataMux|out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y21_N7
dffeas \reg_IR|Q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [6]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[6] .is_wysiwyg = "true";
defparam \reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N8
cycloneive_lcell_comb \ALUMux1|out[6]~6 (
// Equation(s):
// \ALUMux1|out[6]~6_combout  = (\im_mux1~input_o  & (\reg_IR|Q [6])) # (!\im_mux1~input_o  & ((\reg_A|Q [6])))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\reg_IR|Q [6]),
	.datad(\reg_A|Q [6]),
	.cin(gnd),
	.combout(\ALUMux1|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[6]~6 .lut_mask = 16'hF3C0;
defparam \ALUMux1|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y22_N4
cycloneive_lcell_comb \alu|mux1|Mux24~0 (
// Equation(s):
// \alu|mux1|Mux24~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & (\reg_IR|Q [8])) # (!\im_mux1~input_o  & ((\reg_A|Q [8])))))

	.dataa(\im_mux1~input_o ),
	.datab(\reg_IR|Q [8]),
	.datac(\alu_op[2]~input_o ),
	.datad(\reg_A|Q [8]),
	.cin(gnd),
	.combout(\alu|mux1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux24~0 .lut_mask = 16'hD080;
defparam \alu|mux1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N30
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|sum~combout  = \ALUMux1|out[7]~7_combout  $ (\alu|Equal0~0_combout  $ (\ALUMux2|out [7] $ (\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0_combout )))

	.dataa(\ALUMux1|out[7]~7_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\ALUMux2|out [7]),
	.datad(\alu|Adder_32Bit|fulladd_stage[6].FullAdder32|cout~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[7].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N20
cycloneive_lcell_comb \alu|mux1|Mux24~1 (
// Equation(s):
// \alu|mux1|Mux24~1_combout  = (\alu|mux1|Mux4~2_combout  & (((\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|sum~combout  & \alu|mux1|Mux4~1_combout )))) # (!\alu|mux1|Mux4~2_combout  & ((\alu|mux1|Mux24~0_combout ) # ((!\alu|mux1|Mux4~1_combout ))))

	.dataa(\alu|mux1|Mux24~0_combout ),
	.datab(\alu|mux1|Mux4~2_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[7].FullAdder32|sum~combout ),
	.datad(\alu|mux1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux24~1 .lut_mask = 16'hE233;
defparam \alu|mux1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N18
cycloneive_lcell_comb \alu|mux1|Mux24~2 (
// Equation(s):
// \alu|mux1|Mux24~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux24~1_combout  & (\alu|OR_32|result [7])) # (!\alu|mux1|Mux24~1_combout  & ((\ALUMux1|out[6]~6_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux24~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|OR_32|result [7]),
	.datac(\ALUMux1|out[6]~6_combout ),
	.datad(\alu|mux1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux24~2 .lut_mask = 16'hDDA0;
defparam \alu|mux1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N22
cycloneive_lcell_comb \DataMux|Mux7~0 (
// Equation(s):
// \DataMux|Mux7~0_combout  = (\data_mux[1]~input_o  & ((\alu|mux1|Mux24~2_combout ))) # (!\data_mux[1]~input_o  & (\data_in[7]~input_o ))

	.dataa(gnd),
	.datab(\data_in[7]~input_o ),
	.datac(\data_mux[1]~input_o ),
	.datad(\alu|mux1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux7~0 .lut_mask = 16'hFC0C;
defparam \DataMux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y22_N20
cycloneive_lcell_comb \datamemory|M~8feeder (
// Equation(s):
// \datamemory|M~8feeder_combout  = \MemMux|out[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[7]~7_combout ),
	.cin(gnd),
	.combout(\datamemory|M~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~8feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y22_N21
dffeas \datamemory|M~8 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~8 .is_wysiwyg = "true";
defparam \datamemory|M~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N26
cycloneive_lcell_comb \datamemory|data_out~8 (
// Equation(s):
// \datamemory|data_out~8_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a7 )) # (!\datamemory|M~0_q  & ((\datamemory|M~8_q )))))

	.dataa(\datamemory|M_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\datamemory|M~0_q ),
	.datac(\datamemory|data_out[0]~0_combout ),
	.datad(\datamemory|M~8_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~8 .lut_mask = 16'h0B08;
defparam \datamemory|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y22_N27
dffeas \datamemory|data_out[7] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[7] .is_wysiwyg = "true";
defparam \datamemory|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N24
cycloneive_lcell_comb \DataMux|Mux7~1 (
// Equation(s):
// \DataMux|Mux7~1_combout  = (\data_mux[1]~input_o  & (((\DataMux|Mux7~0_combout )))) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [7]))) # (!\data_mux[0]~input_o  & (\DataMux|Mux7~0_combout ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\data_mux[0]~input_o ),
	.datac(\DataMux|Mux7~0_combout ),
	.datad(\datamemory|data_out [7]),
	.cin(gnd),
	.combout(\DataMux|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux7~1 .lut_mask = 16'hF4B0;
defparam \DataMux|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N16
cycloneive_lcell_comb \DataMux|out[7] (
// Equation(s):
// \DataMux|out [7] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|Mux7~1_combout ))) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|out [7]))

	.dataa(gnd),
	.datab(\DataMux|out [7]),
	.datac(\DataMux|Mux7~1_combout ),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [7]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[7] .lut_mask = 16'hF0CC;
defparam \DataMux|out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y24_N25
dffeas \reg_IR|Q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [7]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[7] .is_wysiwyg = "true";
defparam \reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N28
cycloneive_lcell_comb \datamemory|M~35 (
// Equation(s):
// \datamemory|M~35_combout  = (\reg_IR|Q [7]) # ((\reg_IR|Q [1]) # (\reg_IR|Q [0]))

	.dataa(gnd),
	.datab(\reg_IR|Q [7]),
	.datac(\reg_IR|Q [1]),
	.datad(\reg_IR|Q [0]),
	.cin(gnd),
	.combout(\datamemory|M~35_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~35 .lut_mask = 16'hFFFC;
defparam \datamemory|M~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N16
cycloneive_lcell_comb \datamemory|M~34 (
// Equation(s):
// \datamemory|M~34_combout  = (!\reg_IR|Q [5] & (!\reg_IR|Q [4] & (!\reg_IR|Q [3] & !\reg_IR|Q [2])))

	.dataa(\reg_IR|Q [5]),
	.datab(\reg_IR|Q [4]),
	.datac(\reg_IR|Q [3]),
	.datad(\reg_IR|Q [2]),
	.cin(gnd),
	.combout(\datamemory|M~34_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~34 .lut_mask = 16'h0001;
defparam \datamemory|M~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y24_N2
cycloneive_lcell_comb \datamemory|M~36 (
// Equation(s):
// \datamemory|M~36_combout  = (\datamemory|M~33_combout  & (!\datamemory|M~35_combout  & (!\reg_IR|Q [6] & \datamemory|M~34_combout )))

	.dataa(\datamemory|M~33_combout ),
	.datab(\datamemory|M~35_combout ),
	.datac(\reg_IR|Q [6]),
	.datad(\datamemory|M~34_combout ),
	.cin(gnd),
	.combout(\datamemory|M~36_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~36 .lut_mask = 16'h0200;
defparam \datamemory|M~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y22_N5
dffeas \datamemory|M~3 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MemMux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~3 .is_wysiwyg = "true";
defparam \datamemory|M~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N16
cycloneive_lcell_comb \datamemory|data_out~3 (
// Equation(s):
// \datamemory|data_out~3_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a2 ))) # (!\datamemory|M~0_q  & (\datamemory|M~3_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~3_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\datamemory|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~3 .lut_mask = 16'h3210;
defparam \datamemory|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y22_N17
dffeas \datamemory|data_out[2] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[2] .is_wysiwyg = "true";
defparam \datamemory|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N20
cycloneive_lcell_comb \alu|OR_32|result[2] (
// Equation(s):
// \alu|OR_32|result [2] = (\ALUMux2|out [2]) # ((\im_mux1~input_o  & (\reg_IR|Q [2])) # (!\im_mux1~input_o  & ((\reg_A|Q [2]))))

	.dataa(\reg_IR|Q [2]),
	.datab(\im_mux1~input_o ),
	.datac(\ALUMux2|out [2]),
	.datad(\reg_A|Q [2]),
	.cin(gnd),
	.combout(\alu|OR_32|result [2]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[2] .lut_mask = 16'hFBF8;
defparam \alu|OR_32|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N0
cycloneive_lcell_comb \alu|mux1|Mux29~0 (
// Equation(s):
// \alu|mux1|Mux29~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & (\reg_IR|Q [3])) # (!\im_mux1~input_o  & ((\reg_A|Q [3])))))

	.dataa(\reg_IR|Q [3]),
	.datab(\alu_op[2]~input_o ),
	.datac(\im_mux1~input_o ),
	.datad(\reg_A|Q [3]),
	.cin(gnd),
	.combout(\alu|mux1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux29~0 .lut_mask = 16'h8C80;
defparam \alu|mux1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N18
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|sum (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|sum~combout  = \alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0_combout  $ (\ALUMux1|out[2]~2_combout  $ (\ALUMux2|out [2] $ (\alu|Equal0~0_combout )))

	.dataa(\alu|Adder_32Bit|fulladd_stage[1].FullAdder32|cout~0_combout ),
	.datab(\ALUMux1|out[2]~2_combout ),
	.datac(\ALUMux2|out [2]),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|sum~combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|sum .lut_mask = 16'h6996;
defparam \alu|Adder_32Bit|fulladd_stage[2].FullAdder32|sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N26
cycloneive_lcell_comb \alu|mux1|Mux29~1 (
// Equation(s):
// \alu|mux1|Mux29~1_combout  = (\alu|mux1|Mux4~1_combout  & ((\alu|mux1|Mux4~2_combout  & ((\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|sum~combout ))) # (!\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux29~0_combout )))) # (!\alu|mux1|Mux4~1_combout  & 
// (((!\alu|mux1|Mux4~2_combout ))))

	.dataa(\alu|mux1|Mux4~1_combout ),
	.datab(\alu|mux1|Mux29~0_combout ),
	.datac(\alu|mux1|Mux4~2_combout ),
	.datad(\alu|Adder_32Bit|fulladd_stage[2].FullAdder32|sum~combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux29~1 .lut_mask = 16'hAD0D;
defparam \alu|mux1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N12
cycloneive_lcell_comb \alu|mux1|Mux29~2 (
// Equation(s):
// \alu|mux1|Mux29~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux29~1_combout  & (\alu|OR_32|result [2])) # (!\alu|mux1|Mux29~1_combout  & ((\ALUMux1|out[1]~1_combout ))))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux29~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\alu|OR_32|result [2]),
	.datac(\alu|mux1|Mux29~1_combout ),
	.datad(\ALUMux1|out[1]~1_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux29~2 .lut_mask = 16'hDAD0;
defparam \alu|mux1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N24
cycloneive_lcell_comb \DataMux|Mux2~0 (
// Equation(s):
// \DataMux|Mux2~0_combout  = (\data_mux[1]~input_o  & ((\alu|mux1|Mux29~2_combout ))) # (!\data_mux[1]~input_o  & (\data_in[2]~input_o ))

	.dataa(gnd),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_in[2]~input_o ),
	.datad(\alu|mux1|Mux29~2_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux2~0 .lut_mask = 16'hFC30;
defparam \DataMux|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N2
cycloneive_lcell_comb \DataMux|Mux2~1 (
// Equation(s):
// \DataMux|Mux2~1_combout  = (\data_mux[0]~input_o  & ((\data_mux[1]~input_o  & ((\DataMux|Mux2~0_combout ))) # (!\data_mux[1]~input_o  & (\datamemory|data_out [2])))) # (!\data_mux[0]~input_o  & (((\DataMux|Mux2~0_combout ))))

	.dataa(\data_mux[0]~input_o ),
	.datab(\data_mux[1]~input_o ),
	.datac(\datamemory|data_out [2]),
	.datad(\DataMux|Mux2~0_combout ),
	.cin(gnd),
	.combout(\DataMux|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux2~1 .lut_mask = 16'hFD20;
defparam \DataMux|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N4
cycloneive_lcell_comb \DataMux|out[2] (
// Equation(s):
// \DataMux|out [2] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux2~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [2])))

	.dataa(gnd),
	.datab(\DataMux|Mux2~1_combout ),
	.datac(\DataMux|out [2]),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [2]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[2] .lut_mask = 16'hCCF0;
defparam \DataMux|out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y23_N31
dffeas \reg_IR|Q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [2]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[2] .is_wysiwyg = "true";
defparam \reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y22_N30
cycloneive_lcell_comb \alu|mux1|Mux30~0 (
// Equation(s):
// \alu|mux1|Mux30~0_combout  = (\alu_op[2]~input_o  & ((\im_mux1~input_o  & (\reg_IR|Q [2])) # (!\im_mux1~input_o  & ((\reg_A|Q [2])))))

	.dataa(\reg_IR|Q [2]),
	.datab(\reg_A|Q [2]),
	.datac(\im_mux1~input_o ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux30~0 .lut_mask = 16'hAC00;
defparam \alu|mux1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N8
cycloneive_lcell_comb \alu|mux1|Mux30~1 (
// Equation(s):
// \alu|mux1|Mux30~1_combout  = (\alu|mux1|Mux4~2_combout  & (\alu|mux1|Mux4~1_combout  & (\alu|Adder_32Bit|fulladd_stage[1].FullAdder32|sum~0_combout ))) # (!\alu|mux1|Mux4~2_combout  & (((\alu|mux1|Mux30~0_combout )) # (!\alu|mux1|Mux4~1_combout )))

	.dataa(\alu|mux1|Mux4~2_combout ),
	.datab(\alu|mux1|Mux4~1_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[1].FullAdder32|sum~0_combout ),
	.datad(\alu|mux1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux30~1 .lut_mask = 16'hD591;
defparam \alu|mux1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N20
cycloneive_lcell_comb \alu|OR_32|result[1] (
// Equation(s):
// \alu|OR_32|result [1] = (\ALUMux2|out [1]) # ((\im_mux1~input_o  & ((\reg_IR|Q [1]))) # (!\im_mux1~input_o  & (\reg_A|Q [1])))

	.dataa(\reg_A|Q [1]),
	.datab(\ALUMux2|out [1]),
	.datac(\im_mux1~input_o ),
	.datad(\reg_IR|Q [1]),
	.cin(gnd),
	.combout(\alu|OR_32|result [1]),
	.cout());
// synopsys translate_off
defparam \alu|OR_32|result[1] .lut_mask = 16'hFECE;
defparam \alu|OR_32|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N26
cycloneive_lcell_comb \alu|mux1|Mux30~2 (
// Equation(s):
// \alu|mux1|Mux30~2_combout  = (\alu|mux1|Mux4~0_combout  & ((\alu|mux1|Mux30~1_combout  & ((\alu|OR_32|result [1]))) # (!\alu|mux1|Mux30~1_combout  & (\ALUMux1|out[0]~0_combout )))) # (!\alu|mux1|Mux4~0_combout  & (((\alu|mux1|Mux30~1_combout ))))

	.dataa(\alu|mux1|Mux4~0_combout ),
	.datab(\ALUMux1|out[0]~0_combout ),
	.datac(\alu|mux1|Mux30~1_combout ),
	.datad(\alu|OR_32|result [1]),
	.cin(gnd),
	.combout(\alu|mux1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux30~2 .lut_mask = 16'hF858;
defparam \alu|mux1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N12
cycloneive_lcell_comb \DataMux|Mux1~0 (
// Equation(s):
// \DataMux|Mux1~0_combout  = (\data_mux[1]~input_o  & (\alu|mux1|Mux30~2_combout )) # (!\data_mux[1]~input_o  & ((\data_in[1]~input_o )))

	.dataa(\alu|mux1|Mux30~2_combout ),
	.datab(\data_mux[1]~input_o ),
	.datac(\data_in[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DataMux|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux1~0 .lut_mask = 16'hB8B8;
defparam \DataMux|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N24
cycloneive_lcell_comb \datamemory|M~2feeder (
// Equation(s):
// \datamemory|M~2feeder_combout  = \MemMux|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[1]~1_combout ),
	.cin(gnd),
	.combout(\datamemory|M~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~2feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N25
dffeas \datamemory|M~2 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~2 .is_wysiwyg = "true";
defparam \datamemory|M~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N2
cycloneive_lcell_comb \datamemory|data_out~2 (
// Equation(s):
// \datamemory|data_out~2_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & (\datamemory|M_rtl_0|auto_generated|ram_block1a1 )) # (!\datamemory|M~0_q  & ((\datamemory|M~2_q )))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\datamemory|M~2_q ),
	.cin(gnd),
	.combout(\datamemory|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~2 .lut_mask = 16'h3120;
defparam \datamemory|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y22_N3
dffeas \datamemory|data_out[1] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[1] .is_wysiwyg = "true";
defparam \datamemory|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N30
cycloneive_lcell_comb \DataMux|Mux1~1 (
// Equation(s):
// \DataMux|Mux1~1_combout  = (\data_mux[1]~input_o  & (\DataMux|Mux1~0_combout )) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [1]))) # (!\data_mux[0]~input_o  & (\DataMux|Mux1~0_combout ))))

	.dataa(\DataMux|Mux1~0_combout ),
	.datab(\data_mux[1]~input_o ),
	.datac(\datamemory|data_out [1]),
	.datad(\data_mux[0]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux1~1 .lut_mask = 16'hB8AA;
defparam \DataMux|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N20
cycloneive_lcell_comb \DataMux|out[1] (
// Equation(s):
// \DataMux|out [1] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux1~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [1])))

	.dataa(\DataMux|Mux1~1_combout ),
	.datab(\DataMux|out [1]),
	.datac(gnd),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [1]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[1] .lut_mask = 16'hAACC;
defparam \DataMux|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N4
cycloneive_lcell_comb \aMux|out[1]~1 (
// Equation(s):
// \aMux|out[1]~1_combout  = (!\a_mux~input_o  & \DataMux|out [1])

	.dataa(\a_mux~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DataMux|out [1]),
	.cin(gnd),
	.combout(\aMux|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[1]~1 .lut_mask = 16'h5500;
defparam \aMux|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y24_N5
dffeas \reg_A|Q[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\aMux|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N28
cycloneive_lcell_comb \ALUMux1|out[1]~1 (
// Equation(s):
// \ALUMux1|out[1]~1_combout  = (\im_mux1~input_o  & ((\reg_IR|Q [1]))) # (!\im_mux1~input_o  & (\reg_A|Q [1]))

	.dataa(gnd),
	.datab(\im_mux1~input_o ),
	.datac(\reg_A|Q [1]),
	.datad(\reg_IR|Q [1]),
	.cin(gnd),
	.combout(\ALUMux1|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALUMux1|out[1]~1 .lut_mask = 16'hFC30;
defparam \ALUMux1|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N12
cycloneive_lcell_comb \alu|mux1|Mux31~0 (
// Equation(s):
// \alu|mux1|Mux31~0_combout  = (!\alu_op[0]~input_o  & (!\alu_op[1]~input_o  & (\ALUMux1|out[1]~1_combout  & \alu_op[2]~input_o )))

	.dataa(\alu_op[0]~input_o ),
	.datab(\alu_op[1]~input_o ),
	.datac(\ALUMux1|out[1]~1_combout ),
	.datad(\alu_op[2]~input_o ),
	.cin(gnd),
	.combout(\alu|mux1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux31~0 .lut_mask = 16'h1000;
defparam \alu|mux1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y24_N24
cycloneive_lcell_comb \alu|mux1|Mux31~2 (
// Equation(s):
// \alu|mux1|Mux31~2_combout  = (\alu|mux1|Mux31~0_combout ) # ((!\alu_op[2]~input_o  & \alu|mux1|Mux31~1_combout ))

	.dataa(\alu_op[2]~input_o ),
	.datab(gnd),
	.datac(\alu|mux1|Mux31~1_combout ),
	.datad(\alu|mux1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\alu|mux1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux1|Mux31~2 .lut_mask = 16'hFF50;
defparam \alu|mux1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y22_N4
cycloneive_lcell_comb \DataMux|Mux0~0 (
// Equation(s):
// \DataMux|Mux0~0_combout  = (\data_mux[1]~input_o  & (\alu|mux1|Mux31~2_combout )) # (!\data_mux[1]~input_o  & ((\data_in[0]~input_o )))

	.dataa(\data_mux[1]~input_o ),
	.datab(gnd),
	.datac(\alu|mux1|Mux31~2_combout ),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\DataMux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux0~0 .lut_mask = 16'hF5A0;
defparam \DataMux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N4
cycloneive_lcell_comb \datamemory|M~1feeder (
// Equation(s):
// \datamemory|M~1feeder_combout  = \MemMux|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemMux|out[0]~0_combout ),
	.cin(gnd),
	.combout(\datamemory|M~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|M~1feeder .lut_mask = 16'hFF00;
defparam \datamemory|M~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N5
dffeas \datamemory|M~1 (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|M~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamemory|M~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|M~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|M~1 .is_wysiwyg = "true";
defparam \datamemory|M~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y22_N16
cycloneive_lcell_comb \datamemory|data_out~1 (
// Equation(s):
// \datamemory|data_out~1_combout  = (!\datamemory|data_out[0]~0_combout  & ((\datamemory|M~0_q  & ((\datamemory|M_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\datamemory|M~0_q  & (\datamemory|M~1_q ))))

	.dataa(\datamemory|M~0_q ),
	.datab(\datamemory|data_out[0]~0_combout ),
	.datac(\datamemory|M~1_q ),
	.datad(\datamemory|M_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\datamemory|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \datamemory|data_out~1 .lut_mask = 16'h3210;
defparam \datamemory|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y22_N17
dffeas \datamemory|data_out[0] (
	.clk(!\mclk~inputclkctrl_outclk ),
	.d(\datamemory|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamemory|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datamemory|data_out[0] .is_wysiwyg = "true";
defparam \datamemory|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N28
cycloneive_lcell_comb \DataMux|Mux0~1 (
// Equation(s):
// \DataMux|Mux0~1_combout  = (\data_mux[1]~input_o  & (\DataMux|Mux0~0_combout )) # (!\data_mux[1]~input_o  & ((\data_mux[0]~input_o  & ((\datamemory|data_out [0]))) # (!\data_mux[0]~input_o  & (\DataMux|Mux0~0_combout ))))

	.dataa(\data_mux[1]~input_o ),
	.datab(\DataMux|Mux0~0_combout ),
	.datac(\data_mux[0]~input_o ),
	.datad(\datamemory|data_out [0]),
	.cin(gnd),
	.combout(\DataMux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DataMux|Mux0~1 .lut_mask = 16'hDC8C;
defparam \DataMux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N2
cycloneive_lcell_comb \DataMux|out[0] (
// Equation(s):
// \DataMux|out [0] = (GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & (\DataMux|Mux0~1_combout )) # (!GLOBAL(\DataMux|Mux32~0clkctrl_outclk ) & ((\DataMux|out [0])))

	.dataa(\DataMux|Mux0~1_combout ),
	.datab(\DataMux|out [0]),
	.datac(gnd),
	.datad(\DataMux|Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\DataMux|out [0]),
	.cout());
// synopsys translate_off
defparam \DataMux|out[0] .lut_mask = 16'hAACC;
defparam \DataMux|out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N14
cycloneive_lcell_comb \aMux|out[0]~0 (
// Equation(s):
// \aMux|out[0]~0_combout  = (!\a_mux~input_o  & \DataMux|out [0])

	.dataa(\a_mux~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\DataMux|out [0]),
	.cin(gnd),
	.combout(\aMux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMux|out[0]~0 .lut_mask = 16'h5500;
defparam \aMux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y24_N17
dffeas \reg_A|Q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\aMux|out[0]~0_combout ),
	.clrn(!\clr_A~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N20
cycloneive_lcell_comb \alu|Adder_32Bit|fulladd_stage[31].FullAdder32|cout~0 (
// Equation(s):
// \alu|Adder_32Bit|fulladd_stage[31].FullAdder32|cout~0_combout  = (\ALUMux1|out[31]~31_combout  & ((\alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0_combout ) # (\alu|Equal0~0_combout  $ (\ALUMux2|out [31])))) # (!\ALUMux1|out[31]~31_combout  & 
// (\alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0_combout  & (\alu|Equal0~0_combout  $ (\ALUMux2|out [31]))))

	.dataa(\ALUMux1|out[31]~31_combout ),
	.datab(\alu|Equal0~0_combout ),
	.datac(\alu|Adder_32Bit|fulladd_stage[30].FullAdder32|cout~0_combout ),
	.datad(\ALUMux2|out [31]),
	.cin(gnd),
	.combout(\alu|Adder_32Bit|fulladd_stage[31].FullAdder32|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Adder_32Bit|fulladd_stage[31].FullAdder32|cout~0 .lut_mask = 16'hB2E8;
defparam \alu|Adder_32Bit|fulladd_stage[31].FullAdder32|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N8
cycloneive_lcell_comb \alu|WideNor0~0 (
// Equation(s):
// \alu|WideNor0~0_combout  = (\alu|mux1|Mux2~2_combout ) # ((\alu|mux1|Mux13~2_combout ) # ((\alu|mux1|Mux11~2_combout ) # (\alu|mux1|Mux19~2_combout )))

	.dataa(\alu|mux1|Mux2~2_combout ),
	.datab(\alu|mux1|Mux13~2_combout ),
	.datac(\alu|mux1|Mux11~2_combout ),
	.datad(\alu|mux1|Mux19~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y21_N30
cycloneive_lcell_comb \alu|WideNor0~6 (
// Equation(s):
// \alu|WideNor0~6_combout  = (\alu|mux1|Mux9~2_combout ) # ((\alu|mux1|Mux7~2_combout ) # ((\alu|mux1|Mux3~2_combout ) # (\alu|mux1|Mux5~2_combout )))

	.dataa(\alu|mux1|Mux9~2_combout ),
	.datab(\alu|mux1|Mux7~2_combout ),
	.datac(\alu|mux1|Mux3~2_combout ),
	.datad(\alu|mux1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~6 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y22_N26
cycloneive_lcell_comb \alu|WideNor0~7 (
// Equation(s):
// \alu|WideNor0~7_combout  = (\alu|mux1|Mux25~2_combout ) # ((\alu|mux1|Mux27~2_combout ) # ((\alu|mux1|Mux23~2_combout ) # (\alu|mux1|Mux21~2_combout )))

	.dataa(\alu|mux1|Mux25~2_combout ),
	.datab(\alu|mux1|Mux27~2_combout ),
	.datac(\alu|mux1|Mux23~2_combout ),
	.datad(\alu|mux1|Mux21~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~7 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N18
cycloneive_lcell_comb \alu|WideNor0~8 (
// Equation(s):
// \alu|WideNor0~8_combout  = (\alu|mux1|Mux29~2_combout ) # ((\alu|mux1|Mux31~2_combout ) # ((\alu|mux1|Mux0~5_combout  & \alu|mux1|Mux4~0_combout )))

	.dataa(\alu|mux1|Mux0~5_combout ),
	.datab(\alu|mux1|Mux29~2_combout ),
	.datac(\alu|mux1|Mux4~0_combout ),
	.datad(\alu|mux1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~8 .lut_mask = 16'hFFEC;
defparam \alu|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y20_N16
cycloneive_lcell_comb \alu|WideNor0~9 (
// Equation(s):
// \alu|WideNor0~9_combout  = (\alu|WideNor0~6_combout ) # ((\alu|WideNor0~7_combout ) # ((\alu|mux1|Mux17~2_combout ) # (\alu|WideNor0~8_combout )))

	.dataa(\alu|WideNor0~6_combout ),
	.datab(\alu|WideNor0~7_combout ),
	.datac(\alu|mux1|Mux17~2_combout ),
	.datad(\alu|WideNor0~8_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~9 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y22_N8
cycloneive_lcell_comb \alu|WideNor0~4 (
// Equation(s):
// \alu|WideNor0~4_combout  = (\alu|mux1|Mux26~2_combout ) # ((\alu|mux1|Mux1~3_combout ) # ((\alu|mux1|Mux28~2_combout ) # (\alu|mux1|Mux30~2_combout )))

	.dataa(\alu|mux1|Mux26~2_combout ),
	.datab(\alu|mux1|Mux1~3_combout ),
	.datac(\alu|mux1|Mux28~2_combout ),
	.datad(\alu|mux1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~4 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N20
cycloneive_lcell_comb \alu|WideNor0~1 (
// Equation(s):
// \alu|WideNor0~1_combout  = (\alu|mux1|Mux6~2_combout ) # ((\alu|mux1|Mux4~5_combout ) # ((\alu|mux1|Mux10~2_combout ) # (\alu|mux1|Mux8~2_combout )))

	.dataa(\alu|mux1|Mux6~2_combout ),
	.datab(\alu|mux1|Mux4~5_combout ),
	.datac(\alu|mux1|Mux10~2_combout ),
	.datad(\alu|mux1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y24_N20
cycloneive_lcell_comb \alu|WideNor0~3 (
// Equation(s):
// \alu|WideNor0~3_combout  = (\alu|mux1|Mux20~2_combout ) # ((\alu|mux1|Mux15~2_combout ) # ((\alu|mux1|Mux22~2_combout ) # (\alu|mux1|Mux24~2_combout )))

	.dataa(\alu|mux1|Mux20~2_combout ),
	.datab(\alu|mux1|Mux15~2_combout ),
	.datac(\alu|mux1|Mux22~2_combout ),
	.datad(\alu|mux1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~3 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y23_N20
cycloneive_lcell_comb \alu|WideNor0~2 (
// Equation(s):
// \alu|WideNor0~2_combout  = (\alu|mux1|Mux18~2_combout ) # ((\alu|mux1|Mux12~2_combout ) # ((\alu|mux1|Mux16~2_combout ) # (\alu|mux1|Mux14~2_combout )))

	.dataa(\alu|mux1|Mux18~2_combout ),
	.datab(\alu|mux1|Mux12~2_combout ),
	.datac(\alu|mux1|Mux16~2_combout ),
	.datad(\alu|mux1|Mux14~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~2 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y23_N10
cycloneive_lcell_comb \alu|WideNor0~5 (
// Equation(s):
// \alu|WideNor0~5_combout  = (\alu|WideNor0~4_combout ) # ((\alu|WideNor0~1_combout ) # ((\alu|WideNor0~3_combout ) # (\alu|WideNor0~2_combout )))

	.dataa(\alu|WideNor0~4_combout ),
	.datab(\alu|WideNor0~1_combout ),
	.datac(\alu|WideNor0~3_combout ),
	.datad(\alu|WideNor0~2_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~5 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y20_N10
cycloneive_lcell_comb \alu|WideNor0~10 (
// Equation(s):
// \alu|WideNor0~10_combout  = (\alu|WideNor0~0_combout ) # ((\alu|WideNor0~9_combout ) # ((\alu|mux1|Mux0~4_combout ) # (\alu|WideNor0~5_combout )))

	.dataa(\alu|WideNor0~0_combout ),
	.datab(\alu|WideNor0~9_combout ),
	.datac(\alu|mux1|Mux0~4_combout ),
	.datad(\alu|WideNor0~5_combout ),
	.cin(gnd),
	.combout(\alu|WideNor0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|WideNor0~10 .lut_mask = 16'hFFFE;
defparam \alu|WideNor0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N2
cycloneive_lcell_comb \PC|pc[2]~30 (
// Equation(s):
// \PC|pc[2]~30_combout  = \PC|pc [2] $ (VCC)
// \PC|pc[2]~31  = CARRY(\PC|pc [2])

	.dataa(gnd),
	.datab(\PC|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|pc[2]~30_combout ),
	.cout(\PC|pc[2]~31 ));
// synopsys translate_off
defparam \PC|pc[2]~30 .lut_mask = 16'h33CC;
defparam \PC|pc[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \clr_PC~input (
	.i(clr_PC),
	.ibar(gnd),
	.o(\clr_PC~input_o ));
// synopsys translate_off
defparam \clr_PC~input .bus_hold = "false";
defparam \clr_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \clr_PC~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clr_PC~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clr_PC~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clr_PC~inputclkctrl .clock_type = "global clock";
defparam \clr_PC~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y54_N15
cycloneive_io_ibuf \inc_PC~input (
	.i(inc_PC),
	.ibar(gnd),
	.o(\inc_PC~input_o ));
// synopsys translate_off
defparam \inc_PC~input .bus_hold = "false";
defparam \inc_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \ld_PC~input (
	.i(ld_PC),
	.ibar(gnd),
	.o(\ld_PC~input_o ));
// synopsys translate_off
defparam \ld_PC~input .bus_hold = "false";
defparam \ld_PC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y54_N3
dffeas \PC|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[2]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[2] .is_wysiwyg = "true";
defparam \PC|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N4
cycloneive_lcell_comb \PC|pc[3]~32 (
// Equation(s):
// \PC|pc[3]~32_combout  = (\PC|pc [3] & (!\PC|pc[2]~31 )) # (!\PC|pc [3] & ((\PC|pc[2]~31 ) # (GND)))
// \PC|pc[3]~33  = CARRY((!\PC|pc[2]~31 ) # (!\PC|pc [3]))

	.dataa(gnd),
	.datab(\PC|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[2]~31 ),
	.combout(\PC|pc[3]~32_combout ),
	.cout(\PC|pc[3]~33 ));
// synopsys translate_off
defparam \PC|pc[3]~32 .lut_mask = 16'h3C3F;
defparam \PC|pc[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N5
dffeas \PC|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[3]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[3] .is_wysiwyg = "true";
defparam \PC|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N6
cycloneive_lcell_comb \PC|pc[4]~34 (
// Equation(s):
// \PC|pc[4]~34_combout  = (\PC|pc [4] & (\PC|pc[3]~33  $ (GND))) # (!\PC|pc [4] & (!\PC|pc[3]~33  & VCC))
// \PC|pc[4]~35  = CARRY((\PC|pc [4] & !\PC|pc[3]~33 ))

	.dataa(\PC|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[3]~33 ),
	.combout(\PC|pc[4]~34_combout ),
	.cout(\PC|pc[4]~35 ));
// synopsys translate_off
defparam \PC|pc[4]~34 .lut_mask = 16'hA50A;
defparam \PC|pc[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N7
dffeas \PC|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[4]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[4] .is_wysiwyg = "true";
defparam \PC|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N8
cycloneive_lcell_comb \PC|pc[5]~36 (
// Equation(s):
// \PC|pc[5]~36_combout  = (\PC|pc [5] & (!\PC|pc[4]~35 )) # (!\PC|pc [5] & ((\PC|pc[4]~35 ) # (GND)))
// \PC|pc[5]~37  = CARRY((!\PC|pc[4]~35 ) # (!\PC|pc [5]))

	.dataa(gnd),
	.datab(\PC|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[4]~35 ),
	.combout(\PC|pc[5]~36_combout ),
	.cout(\PC|pc[5]~37 ));
// synopsys translate_off
defparam \PC|pc[5]~36 .lut_mask = 16'h3C3F;
defparam \PC|pc[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N9
dffeas \PC|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[5]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[5] .is_wysiwyg = "true";
defparam \PC|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N10
cycloneive_lcell_comb \PC|pc[6]~38 (
// Equation(s):
// \PC|pc[6]~38_combout  = (\PC|pc [6] & (\PC|pc[5]~37  $ (GND))) # (!\PC|pc [6] & (!\PC|pc[5]~37  & VCC))
// \PC|pc[6]~39  = CARRY((\PC|pc [6] & !\PC|pc[5]~37 ))

	.dataa(\PC|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[5]~37 ),
	.combout(\PC|pc[6]~38_combout ),
	.cout(\PC|pc[6]~39 ));
// synopsys translate_off
defparam \PC|pc[6]~38 .lut_mask = 16'hA50A;
defparam \PC|pc[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N11
dffeas \PC|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[6]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[6] .is_wysiwyg = "true";
defparam \PC|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N12
cycloneive_lcell_comb \PC|pc[7]~40 (
// Equation(s):
// \PC|pc[7]~40_combout  = (\PC|pc [7] & (!\PC|pc[6]~39 )) # (!\PC|pc [7] & ((\PC|pc[6]~39 ) # (GND)))
// \PC|pc[7]~41  = CARRY((!\PC|pc[6]~39 ) # (!\PC|pc [7]))

	.dataa(\PC|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[6]~39 ),
	.combout(\PC|pc[7]~40_combout ),
	.cout(\PC|pc[7]~41 ));
// synopsys translate_off
defparam \PC|pc[7]~40 .lut_mask = 16'h5A5F;
defparam \PC|pc[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N13
dffeas \PC|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[7]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[7] .is_wysiwyg = "true";
defparam \PC|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N14
cycloneive_lcell_comb \PC|pc[8]~42 (
// Equation(s):
// \PC|pc[8]~42_combout  = (\PC|pc [8] & (\PC|pc[7]~41  $ (GND))) # (!\PC|pc [8] & (!\PC|pc[7]~41  & VCC))
// \PC|pc[8]~43  = CARRY((\PC|pc [8] & !\PC|pc[7]~41 ))

	.dataa(gnd),
	.datab(\PC|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[7]~41 ),
	.combout(\PC|pc[8]~42_combout ),
	.cout(\PC|pc[8]~43 ));
// synopsys translate_off
defparam \PC|pc[8]~42 .lut_mask = 16'hC30C;
defparam \PC|pc[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N15
dffeas \PC|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[8]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[8] .is_wysiwyg = "true";
defparam \PC|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N16
cycloneive_lcell_comb \PC|pc[9]~44 (
// Equation(s):
// \PC|pc[9]~44_combout  = (\PC|pc [9] & (!\PC|pc[8]~43 )) # (!\PC|pc [9] & ((\PC|pc[8]~43 ) # (GND)))
// \PC|pc[9]~45  = CARRY((!\PC|pc[8]~43 ) # (!\PC|pc [9]))

	.dataa(gnd),
	.datab(\PC|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[8]~43 ),
	.combout(\PC|pc[9]~44_combout ),
	.cout(\PC|pc[9]~45 ));
// synopsys translate_off
defparam \PC|pc[9]~44 .lut_mask = 16'h3C3F;
defparam \PC|pc[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N17
dffeas \PC|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[9]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[9] .is_wysiwyg = "true";
defparam \PC|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N18
cycloneive_lcell_comb \PC|pc[10]~46 (
// Equation(s):
// \PC|pc[10]~46_combout  = (\PC|pc [10] & (\PC|pc[9]~45  $ (GND))) # (!\PC|pc [10] & (!\PC|pc[9]~45  & VCC))
// \PC|pc[10]~47  = CARRY((\PC|pc [10] & !\PC|pc[9]~45 ))

	.dataa(gnd),
	.datab(\PC|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[9]~45 ),
	.combout(\PC|pc[10]~46_combout ),
	.cout(\PC|pc[10]~47 ));
// synopsys translate_off
defparam \PC|pc[10]~46 .lut_mask = 16'hC30C;
defparam \PC|pc[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N19
dffeas \PC|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[10]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[10] .is_wysiwyg = "true";
defparam \PC|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N20
cycloneive_lcell_comb \PC|pc[11]~48 (
// Equation(s):
// \PC|pc[11]~48_combout  = (\PC|pc [11] & (!\PC|pc[10]~47 )) # (!\PC|pc [11] & ((\PC|pc[10]~47 ) # (GND)))
// \PC|pc[11]~49  = CARRY((!\PC|pc[10]~47 ) # (!\PC|pc [11]))

	.dataa(gnd),
	.datab(\PC|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[10]~47 ),
	.combout(\PC|pc[11]~48_combout ),
	.cout(\PC|pc[11]~49 ));
// synopsys translate_off
defparam \PC|pc[11]~48 .lut_mask = 16'h3C3F;
defparam \PC|pc[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N21
dffeas \PC|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[11]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[11] .is_wysiwyg = "true";
defparam \PC|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N22
cycloneive_lcell_comb \PC|pc[12]~50 (
// Equation(s):
// \PC|pc[12]~50_combout  = (\PC|pc [12] & (\PC|pc[11]~49  $ (GND))) # (!\PC|pc [12] & (!\PC|pc[11]~49  & VCC))
// \PC|pc[12]~51  = CARRY((\PC|pc [12] & !\PC|pc[11]~49 ))

	.dataa(\PC|pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[11]~49 ),
	.combout(\PC|pc[12]~50_combout ),
	.cout(\PC|pc[12]~51 ));
// synopsys translate_off
defparam \PC|pc[12]~50 .lut_mask = 16'hA50A;
defparam \PC|pc[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N23
dffeas \PC|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[12]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[12] .is_wysiwyg = "true";
defparam \PC|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N24
cycloneive_lcell_comb \PC|pc[13]~52 (
// Equation(s):
// \PC|pc[13]~52_combout  = (\PC|pc [13] & (!\PC|pc[12]~51 )) # (!\PC|pc [13] & ((\PC|pc[12]~51 ) # (GND)))
// \PC|pc[13]~53  = CARRY((!\PC|pc[12]~51 ) # (!\PC|pc [13]))

	.dataa(gnd),
	.datab(\PC|pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[12]~51 ),
	.combout(\PC|pc[13]~52_combout ),
	.cout(\PC|pc[13]~53 ));
// synopsys translate_off
defparam \PC|pc[13]~52 .lut_mask = 16'h3C3F;
defparam \PC|pc[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N25
dffeas \PC|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[13]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[13] .is_wysiwyg = "true";
defparam \PC|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N26
cycloneive_lcell_comb \PC|pc[14]~54 (
// Equation(s):
// \PC|pc[14]~54_combout  = (\PC|pc [14] & (\PC|pc[13]~53  $ (GND))) # (!\PC|pc [14] & (!\PC|pc[13]~53  & VCC))
// \PC|pc[14]~55  = CARRY((\PC|pc [14] & !\PC|pc[13]~53 ))

	.dataa(\PC|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[13]~53 ),
	.combout(\PC|pc[14]~54_combout ),
	.cout(\PC|pc[14]~55 ));
// synopsys translate_off
defparam \PC|pc[14]~54 .lut_mask = 16'hA50A;
defparam \PC|pc[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N27
dffeas \PC|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[14]~54_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[14] .is_wysiwyg = "true";
defparam \PC|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N28
cycloneive_lcell_comb \PC|pc[15]~56 (
// Equation(s):
// \PC|pc[15]~56_combout  = (\PC|pc [15] & (!\PC|pc[14]~55 )) # (!\PC|pc [15] & ((\PC|pc[14]~55 ) # (GND)))
// \PC|pc[15]~57  = CARRY((!\PC|pc[14]~55 ) # (!\PC|pc [15]))

	.dataa(gnd),
	.datab(\PC|pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[14]~55 ),
	.combout(\PC|pc[15]~56_combout ),
	.cout(\PC|pc[15]~57 ));
// synopsys translate_off
defparam \PC|pc[15]~56 .lut_mask = 16'h3C3F;
defparam \PC|pc[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N29
dffeas \PC|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[15]~56_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[15] .is_wysiwyg = "true";
defparam \PC|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N30
cycloneive_lcell_comb \PC|pc[16]~58 (
// Equation(s):
// \PC|pc[16]~58_combout  = (\PC|pc [16] & (\PC|pc[15]~57  $ (GND))) # (!\PC|pc [16] & (!\PC|pc[15]~57  & VCC))
// \PC|pc[16]~59  = CARRY((\PC|pc [16] & !\PC|pc[15]~57 ))

	.dataa(\PC|pc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[15]~57 ),
	.combout(\PC|pc[16]~58_combout ),
	.cout(\PC|pc[16]~59 ));
// synopsys translate_off
defparam \PC|pc[16]~58 .lut_mask = 16'hA50A;
defparam \PC|pc[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y54_N31
dffeas \PC|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[16]~58_combout ),
	.asdata(\reg_IR|Q [0]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[16] .is_wysiwyg = "true";
defparam \PC|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N0
cycloneive_lcell_comb \PC|pc[17]~60 (
// Equation(s):
// \PC|pc[17]~60_combout  = (\PC|pc [17] & (!\PC|pc[16]~59 )) # (!\PC|pc [17] & ((\PC|pc[16]~59 ) # (GND)))
// \PC|pc[17]~61  = CARRY((!\PC|pc[16]~59 ) # (!\PC|pc [17]))

	.dataa(gnd),
	.datab(\PC|pc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[16]~59 ),
	.combout(\PC|pc[17]~60_combout ),
	.cout(\PC|pc[17]~61 ));
// synopsys translate_off
defparam \PC|pc[17]~60 .lut_mask = 16'h3C3F;
defparam \PC|pc[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N1
dffeas \PC|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[17]~60_combout ),
	.asdata(\reg_IR|Q [1]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[17] .is_wysiwyg = "true";
defparam \PC|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N2
cycloneive_lcell_comb \PC|pc[18]~62 (
// Equation(s):
// \PC|pc[18]~62_combout  = (\PC|pc [18] & (\PC|pc[17]~61  $ (GND))) # (!\PC|pc [18] & (!\PC|pc[17]~61  & VCC))
// \PC|pc[18]~63  = CARRY((\PC|pc [18] & !\PC|pc[17]~61 ))

	.dataa(gnd),
	.datab(\PC|pc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[17]~61 ),
	.combout(\PC|pc[18]~62_combout ),
	.cout(\PC|pc[18]~63 ));
// synopsys translate_off
defparam \PC|pc[18]~62 .lut_mask = 16'hC30C;
defparam \PC|pc[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N3
dffeas \PC|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[18]~62_combout ),
	.asdata(\reg_IR|Q [2]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[18] .is_wysiwyg = "true";
defparam \PC|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N4
cycloneive_lcell_comb \PC|pc[19]~64 (
// Equation(s):
// \PC|pc[19]~64_combout  = (\PC|pc [19] & (!\PC|pc[18]~63 )) # (!\PC|pc [19] & ((\PC|pc[18]~63 ) # (GND)))
// \PC|pc[19]~65  = CARRY((!\PC|pc[18]~63 ) # (!\PC|pc [19]))

	.dataa(gnd),
	.datab(\PC|pc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[18]~63 ),
	.combout(\PC|pc[19]~64_combout ),
	.cout(\PC|pc[19]~65 ));
// synopsys translate_off
defparam \PC|pc[19]~64 .lut_mask = 16'h3C3F;
defparam \PC|pc[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N5
dffeas \PC|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[19]~64_combout ),
	.asdata(\reg_IR|Q [3]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[19] .is_wysiwyg = "true";
defparam \PC|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N6
cycloneive_lcell_comb \PC|pc[20]~66 (
// Equation(s):
// \PC|pc[20]~66_combout  = (\PC|pc [20] & (\PC|pc[19]~65  $ (GND))) # (!\PC|pc [20] & (!\PC|pc[19]~65  & VCC))
// \PC|pc[20]~67  = CARRY((\PC|pc [20] & !\PC|pc[19]~65 ))

	.dataa(\PC|pc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[19]~65 ),
	.combout(\PC|pc[20]~66_combout ),
	.cout(\PC|pc[20]~67 ));
// synopsys translate_off
defparam \PC|pc[20]~66 .lut_mask = 16'hA50A;
defparam \PC|pc[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N7
dffeas \PC|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[20]~66_combout ),
	.asdata(\reg_IR|Q [4]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[20] .is_wysiwyg = "true";
defparam \PC|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N8
cycloneive_lcell_comb \PC|pc[21]~68 (
// Equation(s):
// \PC|pc[21]~68_combout  = (\PC|pc [21] & (!\PC|pc[20]~67 )) # (!\PC|pc [21] & ((\PC|pc[20]~67 ) # (GND)))
// \PC|pc[21]~69  = CARRY((!\PC|pc[20]~67 ) # (!\PC|pc [21]))

	.dataa(gnd),
	.datab(\PC|pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[20]~67 ),
	.combout(\PC|pc[21]~68_combout ),
	.cout(\PC|pc[21]~69 ));
// synopsys translate_off
defparam \PC|pc[21]~68 .lut_mask = 16'h3C3F;
defparam \PC|pc[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N9
dffeas \PC|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[21]~68_combout ),
	.asdata(\reg_IR|Q [5]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[21] .is_wysiwyg = "true";
defparam \PC|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N10
cycloneive_lcell_comb \PC|pc[22]~70 (
// Equation(s):
// \PC|pc[22]~70_combout  = (\PC|pc [22] & (\PC|pc[21]~69  $ (GND))) # (!\PC|pc [22] & (!\PC|pc[21]~69  & VCC))
// \PC|pc[22]~71  = CARRY((\PC|pc [22] & !\PC|pc[21]~69 ))

	.dataa(\PC|pc [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[21]~69 ),
	.combout(\PC|pc[22]~70_combout ),
	.cout(\PC|pc[22]~71 ));
// synopsys translate_off
defparam \PC|pc[22]~70 .lut_mask = 16'hA50A;
defparam \PC|pc[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N11
dffeas \PC|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[22]~70_combout ),
	.asdata(\reg_IR|Q [6]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[22] .is_wysiwyg = "true";
defparam \PC|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N12
cycloneive_lcell_comb \PC|pc[23]~72 (
// Equation(s):
// \PC|pc[23]~72_combout  = (\PC|pc [23] & (!\PC|pc[22]~71 )) # (!\PC|pc [23] & ((\PC|pc[22]~71 ) # (GND)))
// \PC|pc[23]~73  = CARRY((!\PC|pc[22]~71 ) # (!\PC|pc [23]))

	.dataa(\PC|pc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[22]~71 ),
	.combout(\PC|pc[23]~72_combout ),
	.cout(\PC|pc[23]~73 ));
// synopsys translate_off
defparam \PC|pc[23]~72 .lut_mask = 16'h5A5F;
defparam \PC|pc[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N13
dffeas \PC|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[23]~72_combout ),
	.asdata(\reg_IR|Q [7]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[23] .is_wysiwyg = "true";
defparam \PC|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N14
cycloneive_lcell_comb \PC|pc[24]~74 (
// Equation(s):
// \PC|pc[24]~74_combout  = (\PC|pc [24] & (\PC|pc[23]~73  $ (GND))) # (!\PC|pc [24] & (!\PC|pc[23]~73  & VCC))
// \PC|pc[24]~75  = CARRY((\PC|pc [24] & !\PC|pc[23]~73 ))

	.dataa(gnd),
	.datab(\PC|pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[23]~73 ),
	.combout(\PC|pc[24]~74_combout ),
	.cout(\PC|pc[24]~75 ));
// synopsys translate_off
defparam \PC|pc[24]~74 .lut_mask = 16'hC30C;
defparam \PC|pc[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N15
dffeas \PC|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[24]~74_combout ),
	.asdata(\reg_IR|Q [8]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[24] .is_wysiwyg = "true";
defparam \PC|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N16
cycloneive_lcell_comb \PC|pc[25]~76 (
// Equation(s):
// \PC|pc[25]~76_combout  = (\PC|pc [25] & (!\PC|pc[24]~75 )) # (!\PC|pc [25] & ((\PC|pc[24]~75 ) # (GND)))
// \PC|pc[25]~77  = CARRY((!\PC|pc[24]~75 ) # (!\PC|pc [25]))

	.dataa(gnd),
	.datab(\PC|pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[24]~75 ),
	.combout(\PC|pc[25]~76_combout ),
	.cout(\PC|pc[25]~77 ));
// synopsys translate_off
defparam \PC|pc[25]~76 .lut_mask = 16'h3C3F;
defparam \PC|pc[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N17
dffeas \PC|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[25]~76_combout ),
	.asdata(\reg_IR|Q [9]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[25] .is_wysiwyg = "true";
defparam \PC|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N18
cycloneive_lcell_comb \PC|pc[26]~78 (
// Equation(s):
// \PC|pc[26]~78_combout  = (\PC|pc [26] & (\PC|pc[25]~77  $ (GND))) # (!\PC|pc [26] & (!\PC|pc[25]~77  & VCC))
// \PC|pc[26]~79  = CARRY((\PC|pc [26] & !\PC|pc[25]~77 ))

	.dataa(gnd),
	.datab(\PC|pc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[25]~77 ),
	.combout(\PC|pc[26]~78_combout ),
	.cout(\PC|pc[26]~79 ));
// synopsys translate_off
defparam \PC|pc[26]~78 .lut_mask = 16'hC30C;
defparam \PC|pc[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N19
dffeas \PC|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[26]~78_combout ),
	.asdata(\reg_IR|Q [10]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[26] .is_wysiwyg = "true";
defparam \PC|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N20
cycloneive_lcell_comb \PC|pc[27]~80 (
// Equation(s):
// \PC|pc[27]~80_combout  = (\PC|pc [27] & (!\PC|pc[26]~79 )) # (!\PC|pc [27] & ((\PC|pc[26]~79 ) # (GND)))
// \PC|pc[27]~81  = CARRY((!\PC|pc[26]~79 ) # (!\PC|pc [27]))

	.dataa(gnd),
	.datab(\PC|pc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[26]~79 ),
	.combout(\PC|pc[27]~80_combout ),
	.cout(\PC|pc[27]~81 ));
// synopsys translate_off
defparam \PC|pc[27]~80 .lut_mask = 16'h3C3F;
defparam \PC|pc[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N21
dffeas \PC|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[27]~80_combout ),
	.asdata(\reg_IR|Q [11]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[27] .is_wysiwyg = "true";
defparam \PC|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N22
cycloneive_lcell_comb \PC|pc[28]~82 (
// Equation(s):
// \PC|pc[28]~82_combout  = (\PC|pc [28] & (\PC|pc[27]~81  $ (GND))) # (!\PC|pc [28] & (!\PC|pc[27]~81  & VCC))
// \PC|pc[28]~83  = CARRY((\PC|pc [28] & !\PC|pc[27]~81 ))

	.dataa(\PC|pc [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[27]~81 ),
	.combout(\PC|pc[28]~82_combout ),
	.cout(\PC|pc[28]~83 ));
// synopsys translate_off
defparam \PC|pc[28]~82 .lut_mask = 16'hA50A;
defparam \PC|pc[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N23
dffeas \PC|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[28]~82_combout ),
	.asdata(\reg_IR|Q [12]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[28] .is_wysiwyg = "true";
defparam \PC|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N24
cycloneive_lcell_comb \PC|pc[29]~84 (
// Equation(s):
// \PC|pc[29]~84_combout  = (\PC|pc [29] & (!\PC|pc[28]~83 )) # (!\PC|pc [29] & ((\PC|pc[28]~83 ) # (GND)))
// \PC|pc[29]~85  = CARRY((!\PC|pc[28]~83 ) # (!\PC|pc [29]))

	.dataa(gnd),
	.datab(\PC|pc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[28]~83 ),
	.combout(\PC|pc[29]~84_combout ),
	.cout(\PC|pc[29]~85 ));
// synopsys translate_off
defparam \PC|pc[29]~84 .lut_mask = 16'h3C3F;
defparam \PC|pc[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N25
dffeas \PC|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[29]~84_combout ),
	.asdata(\reg_IR|Q [13]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[29] .is_wysiwyg = "true";
defparam \PC|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N26
cycloneive_lcell_comb \PC|pc[30]~86 (
// Equation(s):
// \PC|pc[30]~86_combout  = (\PC|pc [30] & (\PC|pc[29]~85  $ (GND))) # (!\PC|pc [30] & (!\PC|pc[29]~85  & VCC))
// \PC|pc[30]~87  = CARRY((\PC|pc [30] & !\PC|pc[29]~85 ))

	.dataa(\PC|pc [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|pc[29]~85 ),
	.combout(\PC|pc[30]~86_combout ),
	.cout(\PC|pc[30]~87 ));
// synopsys translate_off
defparam \PC|pc[30]~86 .lut_mask = 16'hA50A;
defparam \PC|pc[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N27
dffeas \PC|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[30]~86_combout ),
	.asdata(\reg_IR|Q [14]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[30] .is_wysiwyg = "true";
defparam \PC|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y53_N28
cycloneive_lcell_comb \PC|pc[31]~88 (
// Equation(s):
// \PC|pc[31]~88_combout  = \PC|pc[30]~87  $ (\PC|pc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|pc [31]),
	.cin(\PC|pc[30]~87 ),
	.combout(\PC|pc[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \PC|pc[31]~88 .lut_mask = 16'h0FF0;
defparam \PC|pc[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y53_N29
dffeas \PC|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC|pc[31]~88_combout ),
	.asdata(\reg_IR|Q [15]),
	.clrn(!\clr_PC~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inc_PC~input_o ),
	.ena(\ld_PC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|pc[31] .is_wysiwyg = "true";
defparam \PC|pc[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y24_N9
dffeas \reg_IR|Q[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [16]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[16] .is_wysiwyg = "true";
defparam \reg_IR|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y23_N19
dffeas \reg_IR|Q[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [17]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[17] .is_wysiwyg = "true";
defparam \reg_IR|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y23_N2
cycloneive_lcell_comb \reg_IR|Q[18]~feeder (
// Equation(s):
// \reg_IR|Q[18]~feeder_combout  = \DataMux|out [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \reg_IR|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y23_N3
dffeas \reg_IR|Q[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_IR|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[18] .is_wysiwyg = "true";
defparam \reg_IR|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y23_N29
dffeas \reg_IR|Q[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [19]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[19] .is_wysiwyg = "true";
defparam \reg_IR|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N1
dffeas \reg_IR|Q[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\DataMux|out [20]),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[20] .is_wysiwyg = "true";
defparam \reg_IR|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y23_N29
dffeas \reg_IR|Q[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [21]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[21] .is_wysiwyg = "true";
defparam \reg_IR|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y21_N18
cycloneive_lcell_comb \reg_IR|Q[22]~feeder (
// Equation(s):
// \reg_IR|Q[22]~feeder_combout  = \DataMux|out [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DataMux|out [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_IR|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_IR|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \reg_IR|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y21_N19
dffeas \reg_IR|Q[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_IR|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[22] .is_wysiwyg = "true";
defparam \reg_IR|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y21_N9
dffeas \reg_IR|Q[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [23]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[23] .is_wysiwyg = "true";
defparam \reg_IR|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y21_N15
dffeas \reg_IR|Q[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [24]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[24] .is_wysiwyg = "true";
defparam \reg_IR|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y24_N15
dffeas \reg_IR|Q[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [25]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[25] .is_wysiwyg = "true";
defparam \reg_IR|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y24_N3
dffeas \reg_IR|Q[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [26]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[26] .is_wysiwyg = "true";
defparam \reg_IR|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y23_N25
dffeas \reg_IR|Q[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [27]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[27] .is_wysiwyg = "true";
defparam \reg_IR|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y23_N29
dffeas \reg_IR|Q[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [28]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[28] .is_wysiwyg = "true";
defparam \reg_IR|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y23_N5
dffeas \reg_IR|Q[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [29]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[29] .is_wysiwyg = "true";
defparam \reg_IR|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N3
dffeas \reg_IR|Q[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [30]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[30] .is_wysiwyg = "true";
defparam \reg_IR|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y20_N25
dffeas \reg_IR|Q[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\DataMux|out [31]),
	.asdata(vcc),
	.clrn(!\clr_IR~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ld_IR~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_IR|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_IR|Q[31] .is_wysiwyg = "true";
defparam \reg_IR|Q[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \clr_C~input (
	.i(clr_C),
	.ibar(gnd),
	.o(\clr_C~input_o ));
// synopsys translate_off
defparam \clr_C~input .bus_hold = "false";
defparam \clr_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \ld_C~input (
	.i(ld_C),
	.ibar(gnd),
	.o(\ld_C~input_o ));
// synopsys translate_off
defparam \ld_C~input .bus_hold = "false";
defparam \ld_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N8
cycloneive_io_ibuf \clr_Z~input (
	.i(clr_Z),
	.ibar(gnd),
	.o(\clr_Z~input_o ));
// synopsys translate_off
defparam \clr_Z~input .bus_hold = "false";
defparam \clr_Z~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \ld_Z~input (
	.i(ld_Z),
	.ibar(gnd),
	.o(\ld_Z~input_o ));
// synopsys translate_off
defparam \ld_Z~input .bus_hold = "false";
defparam \ld_Z~input .simulate_z_as = "z";
// synopsys translate_on

assign out_A[0] = \out_A[0]~output_o ;

assign out_A[1] = \out_A[1]~output_o ;

assign out_A[2] = \out_A[2]~output_o ;

assign out_A[3] = \out_A[3]~output_o ;

assign out_A[4] = \out_A[4]~output_o ;

assign out_A[5] = \out_A[5]~output_o ;

assign out_A[6] = \out_A[6]~output_o ;

assign out_A[7] = \out_A[7]~output_o ;

assign out_A[8] = \out_A[8]~output_o ;

assign out_A[9] = \out_A[9]~output_o ;

assign out_A[10] = \out_A[10]~output_o ;

assign out_A[11] = \out_A[11]~output_o ;

assign out_A[12] = \out_A[12]~output_o ;

assign out_A[13] = \out_A[13]~output_o ;

assign out_A[14] = \out_A[14]~output_o ;

assign out_A[15] = \out_A[15]~output_o ;

assign out_A[16] = \out_A[16]~output_o ;

assign out_A[17] = \out_A[17]~output_o ;

assign out_A[18] = \out_A[18]~output_o ;

assign out_A[19] = \out_A[19]~output_o ;

assign out_A[20] = \out_A[20]~output_o ;

assign out_A[21] = \out_A[21]~output_o ;

assign out_A[22] = \out_A[22]~output_o ;

assign out_A[23] = \out_A[23]~output_o ;

assign out_A[24] = \out_A[24]~output_o ;

assign out_A[25] = \out_A[25]~output_o ;

assign out_A[26] = \out_A[26]~output_o ;

assign out_A[27] = \out_A[27]~output_o ;

assign out_A[28] = \out_A[28]~output_o ;

assign out_A[29] = \out_A[29]~output_o ;

assign out_A[30] = \out_A[30]~output_o ;

assign out_A[31] = \out_A[31]~output_o ;

assign out_B[0] = \out_B[0]~output_o ;

assign out_B[1] = \out_B[1]~output_o ;

assign out_B[2] = \out_B[2]~output_o ;

assign out_B[3] = \out_B[3]~output_o ;

assign out_B[4] = \out_B[4]~output_o ;

assign out_B[5] = \out_B[5]~output_o ;

assign out_B[6] = \out_B[6]~output_o ;

assign out_B[7] = \out_B[7]~output_o ;

assign out_B[8] = \out_B[8]~output_o ;

assign out_B[9] = \out_B[9]~output_o ;

assign out_B[10] = \out_B[10]~output_o ;

assign out_B[11] = \out_B[11]~output_o ;

assign out_B[12] = \out_B[12]~output_o ;

assign out_B[13] = \out_B[13]~output_o ;

assign out_B[14] = \out_B[14]~output_o ;

assign out_B[15] = \out_B[15]~output_o ;

assign out_B[16] = \out_B[16]~output_o ;

assign out_B[17] = \out_B[17]~output_o ;

assign out_B[18] = \out_B[18]~output_o ;

assign out_B[19] = \out_B[19]~output_o ;

assign out_B[20] = \out_B[20]~output_o ;

assign out_B[21] = \out_B[21]~output_o ;

assign out_B[22] = \out_B[22]~output_o ;

assign out_B[23] = \out_B[23]~output_o ;

assign out_B[24] = \out_B[24]~output_o ;

assign out_B[25] = \out_B[25]~output_o ;

assign out_B[26] = \out_B[26]~output_o ;

assign out_B[27] = \out_B[27]~output_o ;

assign out_B[28] = \out_B[28]~output_o ;

assign out_B[29] = \out_B[29]~output_o ;

assign out_B[30] = \out_B[30]~output_o ;

assign out_B[31] = \out_B[31]~output_o ;

assign out_C = \out_C~output_o ;

assign out_Z = \out_Z~output_o ;

assign out_PC[0] = \out_PC[0]~output_o ;

assign out_PC[1] = \out_PC[1]~output_o ;

assign out_PC[2] = \out_PC[2]~output_o ;

assign out_PC[3] = \out_PC[3]~output_o ;

assign out_PC[4] = \out_PC[4]~output_o ;

assign out_PC[5] = \out_PC[5]~output_o ;

assign out_PC[6] = \out_PC[6]~output_o ;

assign out_PC[7] = \out_PC[7]~output_o ;

assign out_PC[8] = \out_PC[8]~output_o ;

assign out_PC[9] = \out_PC[9]~output_o ;

assign out_PC[10] = \out_PC[10]~output_o ;

assign out_PC[11] = \out_PC[11]~output_o ;

assign out_PC[12] = \out_PC[12]~output_o ;

assign out_PC[13] = \out_PC[13]~output_o ;

assign out_PC[14] = \out_PC[14]~output_o ;

assign out_PC[15] = \out_PC[15]~output_o ;

assign out_PC[16] = \out_PC[16]~output_o ;

assign out_PC[17] = \out_PC[17]~output_o ;

assign out_PC[18] = \out_PC[18]~output_o ;

assign out_PC[19] = \out_PC[19]~output_o ;

assign out_PC[20] = \out_PC[20]~output_o ;

assign out_PC[21] = \out_PC[21]~output_o ;

assign out_PC[22] = \out_PC[22]~output_o ;

assign out_PC[23] = \out_PC[23]~output_o ;

assign out_PC[24] = \out_PC[24]~output_o ;

assign out_PC[25] = \out_PC[25]~output_o ;

assign out_PC[26] = \out_PC[26]~output_o ;

assign out_PC[27] = \out_PC[27]~output_o ;

assign out_PC[28] = \out_PC[28]~output_o ;

assign out_PC[29] = \out_PC[29]~output_o ;

assign out_PC[30] = \out_PC[30]~output_o ;

assign out_PC[31] = \out_PC[31]~output_o ;

assign out_IR[0] = \out_IR[0]~output_o ;

assign out_IR[1] = \out_IR[1]~output_o ;

assign out_IR[2] = \out_IR[2]~output_o ;

assign out_IR[3] = \out_IR[3]~output_o ;

assign out_IR[4] = \out_IR[4]~output_o ;

assign out_IR[5] = \out_IR[5]~output_o ;

assign out_IR[6] = \out_IR[6]~output_o ;

assign out_IR[7] = \out_IR[7]~output_o ;

assign out_IR[8] = \out_IR[8]~output_o ;

assign out_IR[9] = \out_IR[9]~output_o ;

assign out_IR[10] = \out_IR[10]~output_o ;

assign out_IR[11] = \out_IR[11]~output_o ;

assign out_IR[12] = \out_IR[12]~output_o ;

assign out_IR[13] = \out_IR[13]~output_o ;

assign out_IR[14] = \out_IR[14]~output_o ;

assign out_IR[15] = \out_IR[15]~output_o ;

assign out_IR[16] = \out_IR[16]~output_o ;

assign out_IR[17] = \out_IR[17]~output_o ;

assign out_IR[18] = \out_IR[18]~output_o ;

assign out_IR[19] = \out_IR[19]~output_o ;

assign out_IR[20] = \out_IR[20]~output_o ;

assign out_IR[21] = \out_IR[21]~output_o ;

assign out_IR[22] = \out_IR[22]~output_o ;

assign out_IR[23] = \out_IR[23]~output_o ;

assign out_IR[24] = \out_IR[24]~output_o ;

assign out_IR[25] = \out_IR[25]~output_o ;

assign out_IR[26] = \out_IR[26]~output_o ;

assign out_IR[27] = \out_IR[27]~output_o ;

assign out_IR[28] = \out_IR[28]~output_o ;

assign out_IR[29] = \out_IR[29]~output_o ;

assign out_IR[30] = \out_IR[30]~output_o ;

assign out_IR[31] = \out_IR[31]~output_o ;

assign addr_out[0] = \addr_out[0]~output_o ;

assign addr_out[1] = \addr_out[1]~output_o ;

assign addr_out[2] = \addr_out[2]~output_o ;

assign addr_out[3] = \addr_out[3]~output_o ;

assign addr_out[4] = \addr_out[4]~output_o ;

assign addr_out[5] = \addr_out[5]~output_o ;

assign addr_out[6] = \addr_out[6]~output_o ;

assign addr_out[7] = \addr_out[7]~output_o ;

assign addr_out[8] = \addr_out[8]~output_o ;

assign addr_out[9] = \addr_out[9]~output_o ;

assign addr_out[10] = \addr_out[10]~output_o ;

assign addr_out[11] = \addr_out[11]~output_o ;

assign addr_out[12] = \addr_out[12]~output_o ;

assign addr_out[13] = \addr_out[13]~output_o ;

assign addr_out[14] = \addr_out[14]~output_o ;

assign addr_out[15] = \addr_out[15]~output_o ;

assign addr_out[16] = \addr_out[16]~output_o ;

assign addr_out[17] = \addr_out[17]~output_o ;

assign addr_out[18] = \addr_out[18]~output_o ;

assign addr_out[19] = \addr_out[19]~output_o ;

assign addr_out[20] = \addr_out[20]~output_o ;

assign addr_out[21] = \addr_out[21]~output_o ;

assign addr_out[22] = \addr_out[22]~output_o ;

assign addr_out[23] = \addr_out[23]~output_o ;

assign addr_out[24] = \addr_out[24]~output_o ;

assign addr_out[25] = \addr_out[25]~output_o ;

assign addr_out[26] = \addr_out[26]~output_o ;

assign addr_out[27] = \addr_out[27]~output_o ;

assign addr_out[28] = \addr_out[28]~output_o ;

assign addr_out[29] = \addr_out[29]~output_o ;

assign addr_out[30] = \addr_out[30]~output_o ;

assign addr_out[31] = \addr_out[31]~output_o ;

assign mem_out[0] = \mem_out[0]~output_o ;

assign mem_out[1] = \mem_out[1]~output_o ;

assign mem_out[2] = \mem_out[2]~output_o ;

assign mem_out[3] = \mem_out[3]~output_o ;

assign mem_out[4] = \mem_out[4]~output_o ;

assign mem_out[5] = \mem_out[5]~output_o ;

assign mem_out[6] = \mem_out[6]~output_o ;

assign mem_out[7] = \mem_out[7]~output_o ;

assign mem_out[8] = \mem_out[8]~output_o ;

assign mem_out[9] = \mem_out[9]~output_o ;

assign mem_out[10] = \mem_out[10]~output_o ;

assign mem_out[11] = \mem_out[11]~output_o ;

assign mem_out[12] = \mem_out[12]~output_o ;

assign mem_out[13] = \mem_out[13]~output_o ;

assign mem_out[14] = \mem_out[14]~output_o ;

assign mem_out[15] = \mem_out[15]~output_o ;

assign mem_out[16] = \mem_out[16]~output_o ;

assign mem_out[17] = \mem_out[17]~output_o ;

assign mem_out[18] = \mem_out[18]~output_o ;

assign mem_out[19] = \mem_out[19]~output_o ;

assign mem_out[20] = \mem_out[20]~output_o ;

assign mem_out[21] = \mem_out[21]~output_o ;

assign mem_out[22] = \mem_out[22]~output_o ;

assign mem_out[23] = \mem_out[23]~output_o ;

assign mem_out[24] = \mem_out[24]~output_o ;

assign mem_out[25] = \mem_out[25]~output_o ;

assign mem_out[26] = \mem_out[26]~output_o ;

assign mem_out[27] = \mem_out[27]~output_o ;

assign mem_out[28] = \mem_out[28]~output_o ;

assign mem_out[29] = \mem_out[29]~output_o ;

assign mem_out[30] = \mem_out[30]~output_o ;

assign mem_out[31] = \mem_out[31]~output_o ;

assign mem_in[0] = \mem_in[0]~output_o ;

assign mem_in[1] = \mem_in[1]~output_o ;

assign mem_in[2] = \mem_in[2]~output_o ;

assign mem_in[3] = \mem_in[3]~output_o ;

assign mem_in[4] = \mem_in[4]~output_o ;

assign mem_in[5] = \mem_in[5]~output_o ;

assign mem_in[6] = \mem_in[6]~output_o ;

assign mem_in[7] = \mem_in[7]~output_o ;

assign mem_in[8] = \mem_in[8]~output_o ;

assign mem_in[9] = \mem_in[9]~output_o ;

assign mem_in[10] = \mem_in[10]~output_o ;

assign mem_in[11] = \mem_in[11]~output_o ;

assign mem_in[12] = \mem_in[12]~output_o ;

assign mem_in[13] = \mem_in[13]~output_o ;

assign mem_in[14] = \mem_in[14]~output_o ;

assign mem_in[15] = \mem_in[15]~output_o ;

assign mem_in[16] = \mem_in[16]~output_o ;

assign mem_in[17] = \mem_in[17]~output_o ;

assign mem_in[18] = \mem_in[18]~output_o ;

assign mem_in[19] = \mem_in[19]~output_o ;

assign mem_in[20] = \mem_in[20]~output_o ;

assign mem_in[21] = \mem_in[21]~output_o ;

assign mem_in[22] = \mem_in[22]~output_o ;

assign mem_in[23] = \mem_in[23]~output_o ;

assign mem_in[24] = \mem_in[24]~output_o ;

assign mem_in[25] = \mem_in[25]~output_o ;

assign mem_in[26] = \mem_in[26]~output_o ;

assign mem_in[27] = \mem_in[27]~output_o ;

assign mem_in[28] = \mem_in[28]~output_o ;

assign mem_in[29] = \mem_in[29]~output_o ;

assign mem_in[30] = \mem_in[30]~output_o ;

assign mem_in[31] = \mem_in[31]~output_o ;

assign mem_addr[0] = \mem_addr[0]~output_o ;

assign mem_addr[1] = \mem_addr[1]~output_o ;

assign mem_addr[2] = \mem_addr[2]~output_o ;

assign mem_addr[3] = \mem_addr[3]~output_o ;

assign mem_addr[4] = \mem_addr[4]~output_o ;

assign mem_addr[5] = \mem_addr[5]~output_o ;

assign mem_addr[6] = \mem_addr[6]~output_o ;

assign mem_addr[7] = \mem_addr[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
