#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec 18 18:35:56 2022
# Process ID: 14112
# Current directory: C:/repo/kuliah/vlsi/imregin_max/imregin_max.runs/synth_1
# Command line: vivado.exe -log matrix_to_matrix.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrix_to_matrix.tcl
# Log file: C:/repo/kuliah/vlsi/imregin_max/imregin_max.runs/synth_1/matrix_to_matrix.vds
# Journal file: C:/repo/kuliah/vlsi/imregin_max/imregin_max.runs/synth_1\vivado.jou
# Running On: DESKTOP-OP8FFJB, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 14917 MB
#-----------------------------------------------------------
source matrix_to_matrix.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.152 ; gain = 117.547
Command: read_checkpoint -auto_incremental -incremental C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/utils_1/imports/synth_1/PE.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/utils_1/imports/synth_1/PE.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top matrix_to_matrix -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16772
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'm01', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:74]
INFO: [Synth 8-11241] undeclared symbol 'm02', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:74]
INFO: [Synth 8-11241] undeclared symbol 'm20', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:74]
INFO: [Synth 8-11241] undeclared symbol 'm03', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:76]
INFO: [Synth 8-11241] undeclared symbol 'm04', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:76]
INFO: [Synth 8-11241] undeclared symbol 'm05', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:77]
INFO: [Synth 8-11241] undeclared symbol 'm06', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:78]
INFO: [Synth 8-11241] undeclared symbol 'm07', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:79]
INFO: [Synth 8-11241] undeclared symbol 'm27', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:79]
INFO: [Synth 8-11241] undeclared symbol 'm30', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:82]
INFO: [Synth 8-11241] undeclared symbol 'm37', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:87]
INFO: [Synth 8-11241] undeclared symbol 'm40', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:90]
INFO: [Synth 8-11241] undeclared symbol 'm47', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:95]
INFO: [Synth 8-11241] undeclared symbol 'm50', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:98]
INFO: [Synth 8-11241] undeclared symbol 'm57', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:103]
INFO: [Synth 8-11241] undeclared symbol 'm60', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:106]
INFO: [Synth 8-11241] undeclared symbol 'm67', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:111]
INFO: [Synth 8-11241] undeclared symbol 'm71', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:114]
INFO: [Synth 8-11241] undeclared symbol 'm72', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:114]
INFO: [Synth 8-11241] undeclared symbol 'm73', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:115]
INFO: [Synth 8-11241] undeclared symbol 'm74', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:116]
INFO: [Synth 8-11241] undeclared symbol 'm75', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:117]
INFO: [Synth 8-11241] undeclared symbol 'm76', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:118]
INFO: [Synth 8-11241] undeclared symbol 'm77', assumed default net type 'wire' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:119]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1441.641 ; gain = 406.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrix_to_matrix' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:23]
INFO: [Synth 8-6157] synthesizing module 'matrix_max' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_max.v:23]
INFO: [Synth 8-6157] synthesizing module 'maximum' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/maximum.v:23]
INFO: [Synth 8-6155] done synthesizing module 'maximum' (0#1) [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/maximum.v:23]
INFO: [Synth 8-6157] synthesizing module 'getonezero' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/getonezero.v:23]
INFO: [Synth 8-6155] done synthesizing module 'getonezero' (0#1) [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/getonezero.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'matrix_max' (0#1) [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_max.v:23]
INFO: [Synth 8-6155] done synthesizing module 'matrix_to_matrix' (0#1) [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:23]
WARNING: [Synth 8-3848] Net onezero_out in module/entity matrix_max does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_max.v:28]
WARNING: [Synth 8-3848] Net m01 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:74]
WARNING: [Synth 8-3848] Net m02 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:74]
WARNING: [Synth 8-3848] Net m20 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:74]
WARNING: [Synth 8-3848] Net m03 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:76]
WARNING: [Synth 8-3848] Net m04 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:76]
WARNING: [Synth 8-3848] Net m05 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:77]
WARNING: [Synth 8-3848] Net m06 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:78]
WARNING: [Synth 8-3848] Net m07 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:79]
WARNING: [Synth 8-3848] Net m27 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:79]
WARNING: [Synth 8-3848] Net m30 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:82]
WARNING: [Synth 8-3848] Net m37 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:87]
WARNING: [Synth 8-3848] Net m40 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:90]
WARNING: [Synth 8-3848] Net m47 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:95]
WARNING: [Synth 8-3848] Net m50 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:98]
WARNING: [Synth 8-3848] Net m57 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:103]
WARNING: [Synth 8-3848] Net m60 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:106]
WARNING: [Synth 8-3848] Net m67 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:111]
WARNING: [Synth 8-3848] Net m71 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:114]
WARNING: [Synth 8-3848] Net m72 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:114]
WARNING: [Synth 8-3848] Net m73 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:115]
WARNING: [Synth 8-3848] Net m74 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:116]
WARNING: [Synth 8-3848] Net m75 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:117]
WARNING: [Synth 8-3848] Net m76 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:118]
WARNING: [Synth 8-3848] Net m77 in module/entity matrix_to_matrix does not have driver. [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v:119]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.391 ; gain = 501.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.391 ; gain = 501.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.391 ; gain = 501.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/utils_1/imports/synth_1/PE.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.391 ; gain = 501.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.391 ; gain = 501.258
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/maximum.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'onezero_reg' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/getonezero.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1536.391 ; gain = 501.258
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 324   
+---Muxes : 
	   2 Input    8 Bit        Muxes := 252   
	   3 Input    8 Bit        Muxes := 36    
	   2 Input    1 Bit        Muxes := 288   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (ma1/out_reg[7]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma1/out_reg[6]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma1/out_reg[5]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma1/out_reg[4]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma1/out_reg[3]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma1/out_reg[2]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma1/out_reg[1]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma1/out_reg[0]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma2/out_reg[7]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma2/out_reg[6]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma2/out_reg[5]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma2/out_reg[4]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma2/out_reg[3]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma2/out_reg[2]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma2/out_reg[1]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma2/out_reg[0]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma3/out_reg[7]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma3/out_reg[6]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma3/out_reg[5]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma3/out_reg[4]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma3/out_reg[3]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma3/out_reg[2]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma3/out_reg[1]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma3/out_reg[0]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma4/out_reg[7]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma4/out_reg[6]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma4/out_reg[5]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma4/out_reg[4]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma4/out_reg[3]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma4/out_reg[2]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma4/out_reg[1]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma4/out_reg[0]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma5/out_reg[7]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma5/out_reg[6]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma5/out_reg[5]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma5/out_reg[4]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma5/out_reg[3]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma5/out_reg[2]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma5/out_reg[1]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma5/out_reg[0]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma6/out_reg[7]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma6/out_reg[6]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma6/out_reg[5]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma6/out_reg[4]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma6/out_reg[3]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma6/out_reg[2]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma6/out_reg[1]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma6/out_reg[0]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma7/out_reg[7]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma7/out_reg[6]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma7/out_reg[5]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma7/out_reg[4]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma7/out_reg[3]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma7/out_reg[2]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma7/out_reg[1]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (ma7/out_reg[0]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (one_ze/onezero_reg[7]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (one_ze/onezero_reg[6]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (one_ze/onezero_reg[5]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (one_ze/onezero_reg[4]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (one_ze/onezero_reg[3]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (one_ze/onezero_reg[2]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (one_ze/onezero_reg[1]) is unused and will be removed from module matrix_max.
WARNING: [Synth 8-3332] Sequential element (one_ze/onezero_reg[0]) is unused and will be removed from module matrix_max.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mm66/reg_oz/q_reg[7]/Q' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mm66/reg_oz/q_reg[6]/Q' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mm66/reg_oz/q_reg[5]/Q' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mm66/reg_oz/q_reg[4]/Q' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mm66/reg_oz/q_reg[3]/Q' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mm66/reg_oz/q_reg[2]/Q' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mm66/reg_oz/q_reg[1]/Q' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'mm66/reg_oz/q_reg[0]/Q' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v:38]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |   288|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   288|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 25 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1747.922 ; gain = 712.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1750.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8c4ef1b4
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 92 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1853.438 ; gain = 826.402
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/repo/kuliah/vlsi/imregin_max/imregin_max.runs/synth_1/matrix_to_matrix.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrix_to_matrix_utilization_synth.rpt -pb matrix_to_matrix_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 18 18:36:39 2022...
