
nucleo-f072.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047c8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004888  08004888  00014888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004908  08004908  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08004908  08004908  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004908  08004908  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004908  08004908  00014908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800490c  0800490c  0001490c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08004910  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000010  08004920  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08004920  00020098  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a3ce  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000015e9  00000000  00000000  0002a406  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b28  00000000  00000000  0002b9f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a88  00000000  00000000  0002c518  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017e5a  00000000  00000000  0002cfa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000899d  00000000  00000000  00044dfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00093a9b  00000000  00000000  0004d797  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e1232  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028e8  00000000  00000000  000e12b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004870 	.word	0x08004870

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08004870 	.word	0x08004870

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f003 f87a 	bl	800331c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f83e 	bl	80002a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8e6 	bl	80003fc <MX_GPIO_Init>
  MX_TIM1_Init();
 8000230:	f000 f876 	bl	8000320 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  ID = readID();
 8000234:	f001 f98c 	bl	8001550 <readID>
 8000238:	0003      	movs	r3, r0
 800023a:	001a      	movs	r2, r3
 800023c:	4b16      	ldr	r3, [pc, #88]	; (8000298 <main+0x78>)
 800023e:	801a      	strh	r2, [r3, #0]

  HAL_Delay(100);
 8000240:	2064      	movs	r0, #100	; 0x64
 8000242:	f003 f8cf 	bl	80033e4 <HAL_Delay>

  tft_init (ID);
 8000246:	4b14      	ldr	r3, [pc, #80]	; (8000298 <main+0x78>)
 8000248:	881b      	ldrh	r3, [r3, #0]
 800024a:	0018      	movs	r0, r3
 800024c:	f001 f90a 	bl	8001464 <tft_init>

  setRotation(1);
 8000250:	2001      	movs	r0, #1
 8000252:	f001 f98d 	bl	8001570 <setRotation>

  fillScreen(BLACK);
 8000256:	2000      	movs	r0, #0
 8000258:	f001 fe50 	bl	8001efc <fillScreen>

  testFillScreen();
 800025c:	f002 fe56 	bl	8002f0c <testFillScreen>
  testLines(CYAN);
 8000260:	4b0e      	ldr	r3, [pc, #56]	; (800029c <main+0x7c>)
 8000262:	0018      	movs	r0, r3
 8000264:	f002 fe6a 	bl	8002f3c <testLines>
  testFastLines(RED, BLUE);
 8000268:	23f8      	movs	r3, #248	; 0xf8
 800026a:	021b      	lsls	r3, r3, #8
 800026c:	211f      	movs	r1, #31
 800026e:	0018      	movs	r0, r3
 8000270:	f002 ff6a 	bl	8003148 <testFastLines>
  testFilledCircles(10, MAGENTA);
 8000274:	4b0a      	ldr	r3, [pc, #40]	; (80002a0 <main+0x80>)
 8000276:	0019      	movs	r1, r3
 8000278:	200a      	movs	r0, #10
 800027a:	f002 ffa3 	bl	80031c4 <testFilledCircles>
  testCircles(10, WHITE);
 800027e:	4b09      	ldr	r3, [pc, #36]	; (80002a4 <main+0x84>)
 8000280:	0019      	movs	r1, r3
 8000282:	200a      	movs	r0, #10
 8000284:	f002 ffdd 	bl	8003242 <testCircles>

  fillScreen(BLACK);
 8000288:	2000      	movs	r0, #0
 800028a:	f001 fe37 	bl	8001efc <fillScreen>

  setRotation(1);
 800028e:	2001      	movs	r0, #1
 8000290:	f001 f96e 	bl	8001570 <setRotation>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000294:	e7fe      	b.n	8000294 <main+0x74>
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	2000002c 	.word	0x2000002c
 800029c:	000007ff 	.word	0x000007ff
 80002a0:	0000f81f 	.word	0x0000f81f
 80002a4:	0000ffff 	.word	0x0000ffff

080002a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a8:	b590      	push	{r4, r7, lr}
 80002aa:	b093      	sub	sp, #76	; 0x4c
 80002ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ae:	2414      	movs	r4, #20
 80002b0:	193b      	adds	r3, r7, r4
 80002b2:	0018      	movs	r0, r3
 80002b4:	2334      	movs	r3, #52	; 0x34
 80002b6:	001a      	movs	r2, r3
 80002b8:	2100      	movs	r1, #0
 80002ba:	f004 fad1 	bl	8004860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	0018      	movs	r0, r3
 80002c2:	2310      	movs	r3, #16
 80002c4:	001a      	movs	r2, r3
 80002c6:	2100      	movs	r1, #0
 80002c8:	f004 faca 	bl	8004860 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80002cc:	193b      	adds	r3, r7, r4
 80002ce:	2220      	movs	r2, #32
 80002d0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80002d2:	193b      	adds	r3, r7, r4
 80002d4:	2201      	movs	r2, #1
 80002d6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	2200      	movs	r2, #0
 80002dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002de:	193b      	adds	r3, r7, r4
 80002e0:	0018      	movs	r0, r3
 80002e2:	f003 faeb 	bl	80038bc <HAL_RCC_OscConfig>
 80002e6:	1e03      	subs	r3, r0, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002ea:	f000 f925 	bl	8000538 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	2207      	movs	r2, #7
 80002f2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2203      	movs	r2, #3
 80002f8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	2200      	movs	r2, #0
 80002fe:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	2101      	movs	r1, #1
 800030a:	0018      	movs	r0, r3
 800030c:	f003 fe5c 	bl	8003fc8 <HAL_RCC_ClockConfig>
 8000310:	1e03      	subs	r3, r0, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000314:	f000 f910 	bl	8000538 <Error_Handler>
  }
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	b013      	add	sp, #76	; 0x4c
 800031e:	bd90      	pop	{r4, r7, pc}

08000320 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b088      	sub	sp, #32
 8000324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000326:	2310      	movs	r3, #16
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	0018      	movs	r0, r3
 800032c:	2310      	movs	r3, #16
 800032e:	001a      	movs	r2, r3
 8000330:	2100      	movs	r1, #0
 8000332:	f004 fa95 	bl	8004860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000336:	2308      	movs	r3, #8
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	0018      	movs	r0, r3
 800033c:	2308      	movs	r3, #8
 800033e:	001a      	movs	r2, r3
 8000340:	2100      	movs	r1, #0
 8000342:	f004 fa8d 	bl	8004860 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  __TIM1_CLK_ENABLE();
 8000346:	4b29      	ldr	r3, [pc, #164]	; (80003ec <MX_TIM1_Init+0xcc>)
 8000348:	699a      	ldr	r2, [r3, #24]
 800034a:	4b28      	ldr	r3, [pc, #160]	; (80003ec <MX_TIM1_Init+0xcc>)
 800034c:	2180      	movs	r1, #128	; 0x80
 800034e:	0109      	lsls	r1, r1, #4
 8000350:	430a      	orrs	r2, r1
 8000352:	619a      	str	r2, [r3, #24]
 8000354:	4b25      	ldr	r3, [pc, #148]	; (80003ec <MX_TIM1_Init+0xcc>)
 8000356:	699a      	ldr	r2, [r3, #24]
 8000358:	2380      	movs	r3, #128	; 0x80
 800035a:	011b      	lsls	r3, r3, #4
 800035c:	4013      	ands	r3, r2
 800035e:	607b      	str	r3, [r7, #4]
 8000360:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000362:	4b23      	ldr	r3, [pc, #140]	; (80003f0 <MX_TIM1_Init+0xd0>)
 8000364:	4a23      	ldr	r2, [pc, #140]	; (80003f4 <MX_TIM1_Init+0xd4>)
 8000366:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 48-1;
 8000368:	4b21      	ldr	r3, [pc, #132]	; (80003f0 <MX_TIM1_Init+0xd0>)
 800036a:	222f      	movs	r2, #47	; 0x2f
 800036c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800036e:	4b20      	ldr	r3, [pc, #128]	; (80003f0 <MX_TIM1_Init+0xd0>)
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF-1;
 8000374:	4b1e      	ldr	r3, [pc, #120]	; (80003f0 <MX_TIM1_Init+0xd0>)
 8000376:	4a20      	ldr	r2, [pc, #128]	; (80003f8 <MX_TIM1_Init+0xd8>)
 8000378:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800037a:	4b1d      	ldr	r3, [pc, #116]	; (80003f0 <MX_TIM1_Init+0xd0>)
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000380:	4b1b      	ldr	r3, [pc, #108]	; (80003f0 <MX_TIM1_Init+0xd0>)
 8000382:	2200      	movs	r2, #0
 8000384:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000386:	4b1a      	ldr	r3, [pc, #104]	; (80003f0 <MX_TIM1_Init+0xd0>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800038c:	4b18      	ldr	r3, [pc, #96]	; (80003f0 <MX_TIM1_Init+0xd0>)
 800038e:	0018      	movs	r0, r3
 8000390:	f003 ff72 	bl	8004278 <HAL_TIM_Base_Init>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000398:	f000 f8ce 	bl	8000538 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800039c:	2110      	movs	r1, #16
 800039e:	187b      	adds	r3, r7, r1
 80003a0:	2280      	movs	r2, #128	; 0x80
 80003a2:	0152      	lsls	r2, r2, #5
 80003a4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80003a6:	187a      	adds	r2, r7, r1
 80003a8:	4b11      	ldr	r3, [pc, #68]	; (80003f0 <MX_TIM1_Init+0xd0>)
 80003aa:	0011      	movs	r1, r2
 80003ac:	0018      	movs	r0, r3
 80003ae:	f003 fffd 	bl	80043ac <HAL_TIM_ConfigClockSource>
 80003b2:	1e03      	subs	r3, r0, #0
 80003b4:	d001      	beq.n	80003ba <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80003b6:	f000 f8bf 	bl	8000538 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003ba:	2108      	movs	r1, #8
 80003bc:	187b      	adds	r3, r7, r1
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c2:	187b      	adds	r3, r7, r1
 80003c4:	2200      	movs	r2, #0
 80003c6:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003c8:	187a      	adds	r2, r7, r1
 80003ca:	4b09      	ldr	r3, [pc, #36]	; (80003f0 <MX_TIM1_Init+0xd0>)
 80003cc:	0011      	movs	r1, r2
 80003ce:	0018      	movs	r0, r3
 80003d0:	f004 f9c4 	bl	800475c <HAL_TIMEx_MasterConfigSynchronization>
 80003d4:	1e03      	subs	r3, r0, #0
 80003d6:	d001      	beq.n	80003dc <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80003d8:	f000 f8ae 	bl	8000538 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start(&htim1);
 80003dc:	4b04      	ldr	r3, [pc, #16]	; (80003f0 <MX_TIM1_Init+0xd0>)
 80003de:	0018      	movs	r0, r3
 80003e0:	f003 ff9a 	bl	8004318 <HAL_TIM_Base_Start>
  /* USER CODE END TIM1_Init 2 */
}
 80003e4:	46c0      	nop			; (mov r8, r8)
 80003e6:	46bd      	mov	sp, r7
 80003e8:	b008      	add	sp, #32
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	40021000 	.word	0x40021000
 80003f0:	20000030 	.word	0x20000030
 80003f4:	40012c00 	.word	0x40012c00
 80003f8:	0000fffe 	.word	0x0000fffe

080003fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003fc:	b590      	push	{r4, r7, lr}
 80003fe:	b089      	sub	sp, #36	; 0x24
 8000400:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000402:	240c      	movs	r4, #12
 8000404:	193b      	adds	r3, r7, r4
 8000406:	0018      	movs	r0, r3
 8000408:	2314      	movs	r3, #20
 800040a:	001a      	movs	r2, r3
 800040c:	2100      	movs	r1, #0
 800040e:	f004 fa27 	bl	8004860 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000412:	4b44      	ldr	r3, [pc, #272]	; (8000524 <MX_GPIO_Init+0x128>)
 8000414:	695a      	ldr	r2, [r3, #20]
 8000416:	4b43      	ldr	r3, [pc, #268]	; (8000524 <MX_GPIO_Init+0x128>)
 8000418:	2180      	movs	r1, #128	; 0x80
 800041a:	0309      	lsls	r1, r1, #12
 800041c:	430a      	orrs	r2, r1
 800041e:	615a      	str	r2, [r3, #20]
 8000420:	4b40      	ldr	r3, [pc, #256]	; (8000524 <MX_GPIO_Init+0x128>)
 8000422:	695a      	ldr	r2, [r3, #20]
 8000424:	2380      	movs	r3, #128	; 0x80
 8000426:	031b      	lsls	r3, r3, #12
 8000428:	4013      	ands	r3, r2
 800042a:	60bb      	str	r3, [r7, #8]
 800042c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042e:	4b3d      	ldr	r3, [pc, #244]	; (8000524 <MX_GPIO_Init+0x128>)
 8000430:	695a      	ldr	r2, [r3, #20]
 8000432:	4b3c      	ldr	r3, [pc, #240]	; (8000524 <MX_GPIO_Init+0x128>)
 8000434:	2180      	movs	r1, #128	; 0x80
 8000436:	0289      	lsls	r1, r1, #10
 8000438:	430a      	orrs	r2, r1
 800043a:	615a      	str	r2, [r3, #20]
 800043c:	4b39      	ldr	r3, [pc, #228]	; (8000524 <MX_GPIO_Init+0x128>)
 800043e:	695a      	ldr	r2, [r3, #20]
 8000440:	2380      	movs	r3, #128	; 0x80
 8000442:	029b      	lsls	r3, r3, #10
 8000444:	4013      	ands	r3, r2
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800044a:	4b36      	ldr	r3, [pc, #216]	; (8000524 <MX_GPIO_Init+0x128>)
 800044c:	695a      	ldr	r2, [r3, #20]
 800044e:	4b35      	ldr	r3, [pc, #212]	; (8000524 <MX_GPIO_Init+0x128>)
 8000450:	2180      	movs	r1, #128	; 0x80
 8000452:	02c9      	lsls	r1, r1, #11
 8000454:	430a      	orrs	r2, r1
 8000456:	615a      	str	r2, [r3, #20]
 8000458:	4b32      	ldr	r3, [pc, #200]	; (8000524 <MX_GPIO_Init+0x128>)
 800045a:	695a      	ldr	r2, [r3, #20]
 800045c:	2380      	movs	r3, #128	; 0x80
 800045e:	02db      	lsls	r3, r3, #11
 8000460:	4013      	ands	r3, r2
 8000462:	603b      	str	r3, [r7, #0]
 8000464:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RST_Pin|D1_Pin, GPIO_PIN_RESET);
 8000466:	4b30      	ldr	r3, [pc, #192]	; (8000528 <MX_GPIO_Init+0x12c>)
 8000468:	2200      	movs	r2, #0
 800046a:	2182      	movs	r1, #130	; 0x82
 800046c:	0018      	movs	r0, r3
 800046e:	f003 fa07 	bl	8003880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, WR_Pin|RS_Pin|D7_Pin|D0_Pin
 8000472:	492e      	ldr	r1, [pc, #184]	; (800052c <MX_GPIO_Init+0x130>)
 8000474:	2390      	movs	r3, #144	; 0x90
 8000476:	05db      	lsls	r3, r3, #23
 8000478:	2200      	movs	r2, #0
 800047a:	0018      	movs	r0, r3
 800047c:	f003 fa00 	bl	8003880 <HAL_GPIO_WritePin>
                          |D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|D6_Pin|D3_Pin|D5_Pin
 8000480:	492b      	ldr	r1, [pc, #172]	; (8000530 <MX_GPIO_Init+0x134>)
 8000482:	4b2c      	ldr	r3, [pc, #176]	; (8000534 <MX_GPIO_Init+0x138>)
 8000484:	2200      	movs	r2, #0
 8000486:	0018      	movs	r0, r3
 8000488:	f003 f9fa 	bl	8003880 <HAL_GPIO_WritePin>
                          |D4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RST_Pin D1_Pin */
  GPIO_InitStruct.Pin = RST_Pin|D1_Pin;
 800048c:	193b      	adds	r3, r7, r4
 800048e:	2282      	movs	r2, #130	; 0x82
 8000490:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000492:	193b      	adds	r3, r7, r4
 8000494:	2201      	movs	r2, #1
 8000496:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	193b      	adds	r3, r7, r4
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049e:	193b      	adds	r3, r7, r4
 80004a0:	2200      	movs	r2, #0
 80004a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004a4:	193b      	adds	r3, r7, r4
 80004a6:	4a20      	ldr	r2, [pc, #128]	; (8000528 <MX_GPIO_Init+0x12c>)
 80004a8:	0019      	movs	r1, r3
 80004aa:	0010      	movs	r0, r2
 80004ac:	f003 f870 	bl	8003590 <HAL_GPIO_Init>

  /*Configure GPIO pin : RD_Pin */
  GPIO_InitStruct.Pin = RD_Pin;
 80004b0:	193b      	adds	r3, r7, r4
 80004b2:	2201      	movs	r2, #1
 80004b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b6:	193b      	adds	r3, r7, r4
 80004b8:	2200      	movs	r2, #0
 80004ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	2200      	movs	r2, #0
 80004c0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(RD_GPIO_Port, &GPIO_InitStruct);
 80004c2:	193a      	adds	r2, r7, r4
 80004c4:	2390      	movs	r3, #144	; 0x90
 80004c6:	05db      	lsls	r3, r3, #23
 80004c8:	0011      	movs	r1, r2
 80004ca:	0018      	movs	r0, r3
 80004cc:	f003 f860 	bl	8003590 <HAL_GPIO_Init>

  /*Configure GPIO pins : WR_Pin RS_Pin D7_Pin D0_Pin
                           D2_Pin */
  GPIO_InitStruct.Pin = WR_Pin|RS_Pin|D7_Pin|D0_Pin
 80004d0:	193b      	adds	r3, r7, r4
 80004d2:	4a16      	ldr	r2, [pc, #88]	; (800052c <MX_GPIO_Init+0x130>)
 80004d4:	601a      	str	r2, [r3, #0]
                          |D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d6:	193b      	adds	r3, r7, r4
 80004d8:	2201      	movs	r2, #1
 80004da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004dc:	193b      	adds	r3, r7, r4
 80004de:	2200      	movs	r2, #0
 80004e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e2:	193b      	adds	r3, r7, r4
 80004e4:	2200      	movs	r2, #0
 80004e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e8:	193a      	adds	r2, r7, r4
 80004ea:	2390      	movs	r3, #144	; 0x90
 80004ec:	05db      	lsls	r3, r3, #23
 80004ee:	0011      	movs	r1, r2
 80004f0:	0018      	movs	r0, r3
 80004f2:	f003 f84d 	bl	8003590 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin D6_Pin D3_Pin D5_Pin
                           D4_Pin */
  GPIO_InitStruct.Pin = CS_Pin|D6_Pin|D3_Pin|D5_Pin
 80004f6:	0021      	movs	r1, r4
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	4a0d      	ldr	r2, [pc, #52]	; (8000530 <MX_GPIO_Init+0x134>)
 80004fc:	601a      	str	r2, [r3, #0]
                          |D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	2201      	movs	r2, #1
 8000502:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000504:	187b      	adds	r3, r7, r1
 8000506:	2200      	movs	r2, #0
 8000508:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050a:	187b      	adds	r3, r7, r1
 800050c:	2200      	movs	r2, #0
 800050e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000510:	187b      	adds	r3, r7, r1
 8000512:	4a08      	ldr	r2, [pc, #32]	; (8000534 <MX_GPIO_Init+0x138>)
 8000514:	0019      	movs	r1, r3
 8000516:	0010      	movs	r0, r2
 8000518:	f003 f83a 	bl	8003590 <HAL_GPIO_Init>

}
 800051c:	46c0      	nop			; (mov r8, r8)
 800051e:	46bd      	mov	sp, r7
 8000520:	b009      	add	sp, #36	; 0x24
 8000522:	bd90      	pop	{r4, r7, pc}
 8000524:	40021000 	.word	0x40021000
 8000528:	48000800 	.word	0x48000800
 800052c:	00000712 	.word	0x00000712
 8000530:	00000439 	.word	0x00000439
 8000534:	48000400 	.word	0x48000400

08000538 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800053c:	46c0      	nop			; (mov r8, r8)
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
	...

08000544 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800054a:	4b0f      	ldr	r3, [pc, #60]	; (8000588 <HAL_MspInit+0x44>)
 800054c:	699a      	ldr	r2, [r3, #24]
 800054e:	4b0e      	ldr	r3, [pc, #56]	; (8000588 <HAL_MspInit+0x44>)
 8000550:	2101      	movs	r1, #1
 8000552:	430a      	orrs	r2, r1
 8000554:	619a      	str	r2, [r3, #24]
 8000556:	4b0c      	ldr	r3, [pc, #48]	; (8000588 <HAL_MspInit+0x44>)
 8000558:	699b      	ldr	r3, [r3, #24]
 800055a:	2201      	movs	r2, #1
 800055c:	4013      	ands	r3, r2
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000562:	4b09      	ldr	r3, [pc, #36]	; (8000588 <HAL_MspInit+0x44>)
 8000564:	69da      	ldr	r2, [r3, #28]
 8000566:	4b08      	ldr	r3, [pc, #32]	; (8000588 <HAL_MspInit+0x44>)
 8000568:	2180      	movs	r1, #128	; 0x80
 800056a:	0549      	lsls	r1, r1, #21
 800056c:	430a      	orrs	r2, r1
 800056e:	61da      	str	r2, [r3, #28]
 8000570:	4b05      	ldr	r3, [pc, #20]	; (8000588 <HAL_MspInit+0x44>)
 8000572:	69da      	ldr	r2, [r3, #28]
 8000574:	2380      	movs	r3, #128	; 0x80
 8000576:	055b      	lsls	r3, r3, #21
 8000578:	4013      	ands	r3, r2
 800057a:	603b      	str	r3, [r7, #0]
 800057c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	46bd      	mov	sp, r7
 8000582:	b002      	add	sp, #8
 8000584:	bd80      	pop	{r7, pc}
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	40021000 	.word	0x40021000

0800058c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <HAL_TIM_Base_MspInit+0x38>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d10d      	bne.n	80005ba <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800059e:	4b0a      	ldr	r3, [pc, #40]	; (80005c8 <HAL_TIM_Base_MspInit+0x3c>)
 80005a0:	699a      	ldr	r2, [r3, #24]
 80005a2:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <HAL_TIM_Base_MspInit+0x3c>)
 80005a4:	2180      	movs	r1, #128	; 0x80
 80005a6:	0109      	lsls	r1, r1, #4
 80005a8:	430a      	orrs	r2, r1
 80005aa:	619a      	str	r2, [r3, #24]
 80005ac:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <HAL_TIM_Base_MspInit+0x3c>)
 80005ae:	699a      	ldr	r2, [r3, #24]
 80005b0:	2380      	movs	r3, #128	; 0x80
 80005b2:	011b      	lsls	r3, r3, #4
 80005b4:	4013      	ands	r3, r2
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	46bd      	mov	sp, r7
 80005be:	b004      	add	sp, #16
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	40012c00 	.word	0x40012c00
 80005c8:	40021000 	.word	0x40021000

080005cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80005d0:	46c0      	nop			; (mov r8, r8)
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}

080005d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005da:	e7fe      	b.n	80005da <HardFault_Handler+0x4>

080005dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005e0:	46c0      	nop			; (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}

080005e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005e6:	b580      	push	{r7, lr}
 80005e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ea:	46c0      	nop			; (mov r8, r8)
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f4:	f002 feda 	bl	80033ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f8:	46c0      	nop			; (mov r8, r8)
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}

080005fe <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005fe:	b580      	push	{r7, lr}
 8000600:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <delay>:
#define  HEIGHT   ((uint16_t)480)

/****************** delay in microseconds ***********************/
extern TIM_HandleTypeDef htim1;
void delay (uint32_t time)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000610:	4b07      	ldr	r3, [pc, #28]	; (8000630 <delay+0x28>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2200      	movs	r2, #0
 8000616:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim1))<time);
 8000618:	46c0      	nop			; (mov r8, r8)
 800061a:	4b05      	ldr	r3, [pc, #20]	; (8000630 <delay+0x28>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000620:	687a      	ldr	r2, [r7, #4]
 8000622:	429a      	cmp	r2, r3
 8000624:	d8f9      	bhi.n	800061a <delay+0x12>
}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	46bd      	mov	sp, r7
 800062a:	b002      	add	sp, #8
 800062c:	bd80      	pop	{r7, pc}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	20000030 	.word	0x20000030

08000634 <PIN_INPUT>:
#include "functions.h"
#include "user_setting.h"
#include "stdlib.h"

void PIN_INPUT (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b088      	sub	sp, #32
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	000a      	movs	r2, r1
 800063e:	1cbb      	adds	r3, r7, #2
 8000640:	801a      	strh	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct;

	  GPIO_InitStruct.Pin = GPIO_Pin;
 8000642:	1cbb      	adds	r3, r7, #2
 8000644:	881a      	ldrh	r2, [r3, #0]
 8000646:	210c      	movs	r1, #12
 8000648:	187b      	adds	r3, r7, r1
 800064a:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2200      	movs	r2, #0
 8000650:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2201      	movs	r2, #1
 8000656:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000658:	187a      	adds	r2, r7, r1
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	0011      	movs	r1, r2
 800065e:	0018      	movs	r0, r3
 8000660:	f002 ff96 	bl	8003590 <HAL_GPIO_Init>
}
 8000664:	46c0      	nop			; (mov r8, r8)
 8000666:	46bd      	mov	sp, r7
 8000668:	b008      	add	sp, #32
 800066a:	bd80      	pop	{r7, pc}

0800066c <PIN_OUTPUT>:

void PIN_OUTPUT (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	000a      	movs	r2, r1
 8000676:	1cbb      	adds	r3, r7, #2
 8000678:	801a      	strh	r2, [r3, #0]
	 GPIO_InitTypeDef GPIO_InitStruct;

	  GPIO_InitStruct.Pin = GPIO_Pin;
 800067a:	1cbb      	adds	r3, r7, #2
 800067c:	881a      	ldrh	r2, [r3, #0]
 800067e:	210c      	movs	r1, #12
 8000680:	187b      	adds	r3, r7, r1
 8000682:	601a      	str	r2, [r3, #0]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	187b      	adds	r3, r7, r1
 8000686:	2201      	movs	r2, #1
 8000688:	605a      	str	r2, [r3, #4]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	187b      	adds	r3, r7, r1
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2203      	movs	r2, #3
 8000694:	60da      	str	r2, [r3, #12]
	  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000696:	187a      	adds	r2, r7, r1
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	0011      	movs	r1, r2
 800069c:	0018      	movs	r0, r3
 800069e:	f002 ff77 	bl	8003590 <HAL_GPIO_Init>
}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b008      	add	sp, #32
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <width>:

uint16_t _width    = WIDTH;
uint16_t _height   = HEIGHT;

uint16_t width(void)
{ return _width; }
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	4b02      	ldr	r3, [pc, #8]	; (80006bc <width+0x10>)
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	0018      	movs	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	20000004 	.word	0x20000004

080006c0 <height>:

uint16_t height(void)
{ return _height; }
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4b02      	ldr	r3, [pc, #8]	; (80006d0 <height+0x10>)
 80006c6:	881b      	ldrh	r3, [r3, #0]
 80006c8:	0018      	movs	r0, r3
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	20000006 	.word	0x20000006

080006d4 <WriteCmdData>:

static void write24(uint16_t color);

static void writecmddata(uint16_t cmd, uint16_t dat);

void WriteCmdData(uint16_t cmd, uint16_t dat) { writecmddata(cmd, dat); }
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	0002      	movs	r2, r0
 80006dc:	1dbb      	adds	r3, r7, #6
 80006de:	801a      	strh	r2, [r3, #0]
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	1c0a      	adds	r2, r1, #0
 80006e4:	801a      	strh	r2, [r3, #0]
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	881a      	ldrh	r2, [r3, #0]
 80006ea:	1dbb      	adds	r3, r7, #6
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	0011      	movs	r1, r2
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 f87d 	bl	80007f0 <writecmddata>
 80006f6:	46c0      	nop			; (mov r8, r8)
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b002      	add	sp, #8
 80006fc:	bd80      	pop	{r7, pc}
	...

08000700 <setReadDir>:
uint16_t _lcd_ID, _lcd_rev, _lcd_madctl, _lcd_drivOut, _MC, _MP, _MW, _SC, _EC, _SP, _EP;

//extern GFXfont *gfxFont;

void setReadDir (void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
	PIN_INPUT(D0_PORT, D0_PIN);
 8000704:	2380      	movs	r3, #128	; 0x80
 8000706:	009a      	lsls	r2, r3, #2
 8000708:	2390      	movs	r3, #144	; 0x90
 800070a:	05db      	lsls	r3, r3, #23
 800070c:	0011      	movs	r1, r2
 800070e:	0018      	movs	r0, r3
 8000710:	f7ff ff90 	bl	8000634 <PIN_INPUT>
	PIN_INPUT(D1_PORT, D1_PIN);
 8000714:	4b16      	ldr	r3, [pc, #88]	; (8000770 <setReadDir+0x70>)
 8000716:	2180      	movs	r1, #128	; 0x80
 8000718:	0018      	movs	r0, r3
 800071a:	f7ff ff8b 	bl	8000634 <PIN_INPUT>
	PIN_INPUT(D2_PORT, D2_PIN);
 800071e:	2380      	movs	r3, #128	; 0x80
 8000720:	00da      	lsls	r2, r3, #3
 8000722:	2390      	movs	r3, #144	; 0x90
 8000724:	05db      	lsls	r3, r3, #23
 8000726:	0011      	movs	r1, r2
 8000728:	0018      	movs	r0, r3
 800072a:	f7ff ff83 	bl	8000634 <PIN_INPUT>
	PIN_INPUT(D3_PORT, D3_PIN);
 800072e:	4b11      	ldr	r3, [pc, #68]	; (8000774 <setReadDir+0x74>)
 8000730:	2108      	movs	r1, #8
 8000732:	0018      	movs	r0, r3
 8000734:	f7ff ff7e 	bl	8000634 <PIN_INPUT>
	PIN_INPUT(D4_PORT, D4_PIN);
 8000738:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <setReadDir+0x74>)
 800073a:	2120      	movs	r1, #32
 800073c:	0018      	movs	r0, r3
 800073e:	f7ff ff79 	bl	8000634 <PIN_INPUT>
	PIN_INPUT(D5_PORT, D5_PIN);
 8000742:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <setReadDir+0x74>)
 8000744:	2110      	movs	r1, #16
 8000746:	0018      	movs	r0, r3
 8000748:	f7ff ff74 	bl	8000634 <PIN_INPUT>
	PIN_INPUT(D6_PORT, D6_PIN);
 800074c:	2380      	movs	r3, #128	; 0x80
 800074e:	00db      	lsls	r3, r3, #3
 8000750:	4a08      	ldr	r2, [pc, #32]	; (8000774 <setReadDir+0x74>)
 8000752:	0019      	movs	r1, r3
 8000754:	0010      	movs	r0, r2
 8000756:	f7ff ff6d 	bl	8000634 <PIN_INPUT>
	PIN_INPUT(D7_PORT, D7_PIN);
 800075a:	2380      	movs	r3, #128	; 0x80
 800075c:	005a      	lsls	r2, r3, #1
 800075e:	2390      	movs	r3, #144	; 0x90
 8000760:	05db      	lsls	r3, r3, #23
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f7ff ff65 	bl	8000634 <PIN_INPUT>
}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	48000800 	.word	0x48000800
 8000774:	48000400 	.word	0x48000400

08000778 <setWriteDir>:

void setWriteDir (void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	PIN_OUTPUT(D0_PORT, D0_PIN);
 800077c:	2380      	movs	r3, #128	; 0x80
 800077e:	009a      	lsls	r2, r3, #2
 8000780:	2390      	movs	r3, #144	; 0x90
 8000782:	05db      	lsls	r3, r3, #23
 8000784:	0011      	movs	r1, r2
 8000786:	0018      	movs	r0, r3
 8000788:	f7ff ff70 	bl	800066c <PIN_OUTPUT>
	PIN_OUTPUT(D1_PORT, D1_PIN);
 800078c:	4b16      	ldr	r3, [pc, #88]	; (80007e8 <setWriteDir+0x70>)
 800078e:	2180      	movs	r1, #128	; 0x80
 8000790:	0018      	movs	r0, r3
 8000792:	f7ff ff6b 	bl	800066c <PIN_OUTPUT>
	PIN_OUTPUT(D2_PORT, D2_PIN);
 8000796:	2380      	movs	r3, #128	; 0x80
 8000798:	00da      	lsls	r2, r3, #3
 800079a:	2390      	movs	r3, #144	; 0x90
 800079c:	05db      	lsls	r3, r3, #23
 800079e:	0011      	movs	r1, r2
 80007a0:	0018      	movs	r0, r3
 80007a2:	f7ff ff63 	bl	800066c <PIN_OUTPUT>
	PIN_OUTPUT(D3_PORT, D3_PIN);
 80007a6:	4b11      	ldr	r3, [pc, #68]	; (80007ec <setWriteDir+0x74>)
 80007a8:	2108      	movs	r1, #8
 80007aa:	0018      	movs	r0, r3
 80007ac:	f7ff ff5e 	bl	800066c <PIN_OUTPUT>
	PIN_OUTPUT(D4_PORT, D4_PIN);
 80007b0:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <setWriteDir+0x74>)
 80007b2:	2120      	movs	r1, #32
 80007b4:	0018      	movs	r0, r3
 80007b6:	f7ff ff59 	bl	800066c <PIN_OUTPUT>
	PIN_OUTPUT(D5_PORT, D5_PIN);
 80007ba:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <setWriteDir+0x74>)
 80007bc:	2110      	movs	r1, #16
 80007be:	0018      	movs	r0, r3
 80007c0:	f7ff ff54 	bl	800066c <PIN_OUTPUT>
	PIN_OUTPUT(D6_PORT, D6_PIN);
 80007c4:	2380      	movs	r3, #128	; 0x80
 80007c6:	00db      	lsls	r3, r3, #3
 80007c8:	4a08      	ldr	r2, [pc, #32]	; (80007ec <setWriteDir+0x74>)
 80007ca:	0019      	movs	r1, r3
 80007cc:	0010      	movs	r0, r2
 80007ce:	f7ff ff4d 	bl	800066c <PIN_OUTPUT>
	PIN_OUTPUT(D7_PORT, D7_PIN);
 80007d2:	2380      	movs	r3, #128	; 0x80
 80007d4:	005a      	lsls	r2, r3, #1
 80007d6:	2390      	movs	r3, #144	; 0x90
 80007d8:	05db      	lsls	r3, r3, #23
 80007da:	0011      	movs	r1, r2
 80007dc:	0018      	movs	r0, r3
 80007de:	f7ff ff45 	bl	800066c <PIN_OUTPUT>
}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	48000800 	.word	0x48000800
 80007ec:	48000400 	.word	0x48000400

080007f0 <writecmddata>:
    write8(g);
    write8(b);
}

static void writecmddata(uint16_t cmd, uint16_t dat)
{
 80007f0:	b590      	push	{r4, r7, lr}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	0002      	movs	r2, r0
 80007f8:	1dbb      	adds	r3, r7, #6
 80007fa:	801a      	strh	r2, [r3, #0]
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	1c0a      	adds	r2, r1, #0
 8000800:	801a      	strh	r2, [r3, #0]
    CS_ACTIVE;
 8000802:	4bd1      	ldr	r3, [pc, #836]	; (8000b48 <writecmddata+0x358>)
 8000804:	2200      	movs	r2, #0
 8000806:	2101      	movs	r1, #1
 8000808:	0018      	movs	r0, r3
 800080a:	f003 f839 	bl	8003880 <HAL_GPIO_WritePin>
    WriteCmd(cmd);
 800080e:	2390      	movs	r3, #144	; 0x90
 8000810:	05db      	lsls	r3, r3, #23
 8000812:	2200      	movs	r2, #0
 8000814:	2110      	movs	r1, #16
 8000816:	0018      	movs	r0, r3
 8000818:	f003 f832 	bl	8003880 <HAL_GPIO_WritePin>
 800081c:	1dbb      	adds	r3, r7, #6
 800081e:	881b      	ldrh	r3, [r3, #0]
 8000820:	0a1b      	lsrs	r3, r3, #8
 8000822:	b29a      	uxth	r2, r3
 8000824:	210f      	movs	r1, #15
 8000826:	187b      	adds	r3, r7, r1
 8000828:	701a      	strb	r2, [r3, #0]
 800082a:	240e      	movs	r4, #14
 800082c:	193b      	adds	r3, r7, r4
 800082e:	1dba      	adds	r2, r7, #6
 8000830:	8812      	ldrh	r2, [r2, #0]
 8000832:	701a      	strb	r2, [r3, #0]
 8000834:	2390      	movs	r3, #144	; 0x90
 8000836:	05db      	lsls	r3, r3, #23
 8000838:	22e0      	movs	r2, #224	; 0xe0
 800083a:	04d2      	lsls	r2, r2, #19
 800083c:	619a      	str	r2, [r3, #24]
 800083e:	4bc2      	ldr	r3, [pc, #776]	; (8000b48 <writecmddata+0x358>)
 8000840:	2287      	movs	r2, #135	; 0x87
 8000842:	04d2      	lsls	r2, r2, #19
 8000844:	619a      	str	r2, [r3, #24]
 8000846:	4bc1      	ldr	r3, [pc, #772]	; (8000b4c <writecmddata+0x35c>)
 8000848:	2280      	movs	r2, #128	; 0x80
 800084a:	0412      	lsls	r2, r2, #16
 800084c:	619a      	str	r2, [r3, #24]
 800084e:	0008      	movs	r0, r1
 8000850:	183b      	adds	r3, r7, r0
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	025a      	lsls	r2, r3, #9
 8000856:	2380      	movs	r3, #128	; 0x80
 8000858:	009b      	lsls	r3, r3, #2
 800085a:	401a      	ands	r2, r3
 800085c:	183b      	adds	r3, r7, r0
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	0219      	lsls	r1, r3, #8
 8000862:	2380      	movs	r3, #128	; 0x80
 8000864:	00db      	lsls	r3, r3, #3
 8000866:	400b      	ands	r3, r1
 8000868:	431a      	orrs	r2, r3
 800086a:	183b      	adds	r3, r7, r0
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	0059      	lsls	r1, r3, #1
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	400b      	ands	r3, r1
 8000876:	431a      	orrs	r2, r3
 8000878:	2390      	movs	r3, #144	; 0x90
 800087a:	05db      	lsls	r3, r3, #23
 800087c:	619a      	str	r2, [r3, #24]
 800087e:	183b      	adds	r3, r7, r0
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2208      	movs	r2, #8
 8000884:	401a      	ands	r2, r3
 8000886:	183b      	adds	r3, r7, r0
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	005b      	lsls	r3, r3, #1
 800088c:	2120      	movs	r1, #32
 800088e:	400b      	ands	r3, r1
 8000890:	431a      	orrs	r2, r3
 8000892:	183b      	adds	r3, r7, r0
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	105b      	asrs	r3, r3, #1
 8000898:	2110      	movs	r1, #16
 800089a:	400b      	ands	r3, r1
 800089c:	431a      	orrs	r2, r3
 800089e:	183b      	adds	r3, r7, r0
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	0119      	lsls	r1, r3, #4
 80008a4:	2380      	movs	r3, #128	; 0x80
 80008a6:	00db      	lsls	r3, r3, #3
 80008a8:	400b      	ands	r3, r1
 80008aa:	431a      	orrs	r2, r3
 80008ac:	4ba6      	ldr	r3, [pc, #664]	; (8000b48 <writecmddata+0x358>)
 80008ae:	619a      	str	r2, [r3, #24]
 80008b0:	183b      	adds	r3, r7, r0
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	019b      	lsls	r3, r3, #6
 80008b6:	0019      	movs	r1, r3
 80008b8:	4ba4      	ldr	r3, [pc, #656]	; (8000b4c <writecmddata+0x35c>)
 80008ba:	2280      	movs	r2, #128	; 0x80
 80008bc:	400a      	ands	r2, r1
 80008be:	619a      	str	r2, [r3, #24]
 80008c0:	2390      	movs	r3, #144	; 0x90
 80008c2:	05db      	lsls	r3, r3, #23
 80008c4:	2200      	movs	r2, #0
 80008c6:	2102      	movs	r1, #2
 80008c8:	0018      	movs	r0, r3
 80008ca:	f002 ffd9 	bl	8003880 <HAL_GPIO_WritePin>
 80008ce:	2390      	movs	r3, #144	; 0x90
 80008d0:	05db      	lsls	r3, r3, #23
 80008d2:	2201      	movs	r2, #1
 80008d4:	2102      	movs	r1, #2
 80008d6:	0018      	movs	r0, r3
 80008d8:	f002 ffd2 	bl	8003880 <HAL_GPIO_WritePin>
 80008dc:	2390      	movs	r3, #144	; 0x90
 80008de:	05db      	lsls	r3, r3, #23
 80008e0:	2201      	movs	r2, #1
 80008e2:	2102      	movs	r1, #2
 80008e4:	0018      	movs	r0, r3
 80008e6:	f002 ffcb 	bl	8003880 <HAL_GPIO_WritePin>
 80008ea:	2390      	movs	r3, #144	; 0x90
 80008ec:	05db      	lsls	r3, r3, #23
 80008ee:	22e0      	movs	r2, #224	; 0xe0
 80008f0:	04d2      	lsls	r2, r2, #19
 80008f2:	619a      	str	r2, [r3, #24]
 80008f4:	4b94      	ldr	r3, [pc, #592]	; (8000b48 <writecmddata+0x358>)
 80008f6:	2287      	movs	r2, #135	; 0x87
 80008f8:	04d2      	lsls	r2, r2, #19
 80008fa:	619a      	str	r2, [r3, #24]
 80008fc:	4b93      	ldr	r3, [pc, #588]	; (8000b4c <writecmddata+0x35c>)
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	0412      	lsls	r2, r2, #16
 8000902:	619a      	str	r2, [r3, #24]
 8000904:	193b      	adds	r3, r7, r4
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	025a      	lsls	r2, r3, #9
 800090a:	2380      	movs	r3, #128	; 0x80
 800090c:	009b      	lsls	r3, r3, #2
 800090e:	401a      	ands	r2, r3
 8000910:	193b      	adds	r3, r7, r4
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	0219      	lsls	r1, r3, #8
 8000916:	2380      	movs	r3, #128	; 0x80
 8000918:	00db      	lsls	r3, r3, #3
 800091a:	400b      	ands	r3, r1
 800091c:	431a      	orrs	r2, r3
 800091e:	193b      	adds	r3, r7, r4
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	0059      	lsls	r1, r3, #1
 8000924:	2380      	movs	r3, #128	; 0x80
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	400b      	ands	r3, r1
 800092a:	431a      	orrs	r2, r3
 800092c:	2390      	movs	r3, #144	; 0x90
 800092e:	05db      	lsls	r3, r3, #23
 8000930:	619a      	str	r2, [r3, #24]
 8000932:	0020      	movs	r0, r4
 8000934:	183b      	adds	r3, r7, r0
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2208      	movs	r2, #8
 800093a:	401a      	ands	r2, r3
 800093c:	183b      	adds	r3, r7, r0
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	2120      	movs	r1, #32
 8000944:	400b      	ands	r3, r1
 8000946:	431a      	orrs	r2, r3
 8000948:	183b      	adds	r3, r7, r0
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	105b      	asrs	r3, r3, #1
 800094e:	2110      	movs	r1, #16
 8000950:	400b      	ands	r3, r1
 8000952:	431a      	orrs	r2, r3
 8000954:	183b      	adds	r3, r7, r0
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	0119      	lsls	r1, r3, #4
 800095a:	2380      	movs	r3, #128	; 0x80
 800095c:	00db      	lsls	r3, r3, #3
 800095e:	400b      	ands	r3, r1
 8000960:	431a      	orrs	r2, r3
 8000962:	4b79      	ldr	r3, [pc, #484]	; (8000b48 <writecmddata+0x358>)
 8000964:	619a      	str	r2, [r3, #24]
 8000966:	183b      	adds	r3, r7, r0
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	019b      	lsls	r3, r3, #6
 800096c:	0019      	movs	r1, r3
 800096e:	4b77      	ldr	r3, [pc, #476]	; (8000b4c <writecmddata+0x35c>)
 8000970:	2280      	movs	r2, #128	; 0x80
 8000972:	400a      	ands	r2, r1
 8000974:	619a      	str	r2, [r3, #24]
 8000976:	2390      	movs	r3, #144	; 0x90
 8000978:	05db      	lsls	r3, r3, #23
 800097a:	2200      	movs	r2, #0
 800097c:	2102      	movs	r1, #2
 800097e:	0018      	movs	r0, r3
 8000980:	f002 ff7e 	bl	8003880 <HAL_GPIO_WritePin>
 8000984:	2390      	movs	r3, #144	; 0x90
 8000986:	05db      	lsls	r3, r3, #23
 8000988:	2201      	movs	r2, #1
 800098a:	2102      	movs	r1, #2
 800098c:	0018      	movs	r0, r3
 800098e:	f002 ff77 	bl	8003880 <HAL_GPIO_WritePin>
 8000992:	2390      	movs	r3, #144	; 0x90
 8000994:	05db      	lsls	r3, r3, #23
 8000996:	2201      	movs	r2, #1
 8000998:	2102      	movs	r1, #2
 800099a:	0018      	movs	r0, r3
 800099c:	f002 ff70 	bl	8003880 <HAL_GPIO_WritePin>
 80009a0:	2390      	movs	r3, #144	; 0x90
 80009a2:	05db      	lsls	r3, r3, #23
 80009a4:	2201      	movs	r2, #1
 80009a6:	2110      	movs	r1, #16
 80009a8:	0018      	movs	r0, r3
 80009aa:	f002 ff69 	bl	8003880 <HAL_GPIO_WritePin>
    WriteData(dat);
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	0a1b      	lsrs	r3, r3, #8
 80009b4:	b29a      	uxth	r2, r3
 80009b6:	210d      	movs	r1, #13
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	701a      	strb	r2, [r3, #0]
 80009bc:	240c      	movs	r4, #12
 80009be:	193b      	adds	r3, r7, r4
 80009c0:	1d3a      	adds	r2, r7, #4
 80009c2:	8812      	ldrh	r2, [r2, #0]
 80009c4:	701a      	strb	r2, [r3, #0]
 80009c6:	2390      	movs	r3, #144	; 0x90
 80009c8:	05db      	lsls	r3, r3, #23
 80009ca:	22e0      	movs	r2, #224	; 0xe0
 80009cc:	04d2      	lsls	r2, r2, #19
 80009ce:	619a      	str	r2, [r3, #24]
 80009d0:	4b5d      	ldr	r3, [pc, #372]	; (8000b48 <writecmddata+0x358>)
 80009d2:	2287      	movs	r2, #135	; 0x87
 80009d4:	04d2      	lsls	r2, r2, #19
 80009d6:	619a      	str	r2, [r3, #24]
 80009d8:	4b5c      	ldr	r3, [pc, #368]	; (8000b4c <writecmddata+0x35c>)
 80009da:	2280      	movs	r2, #128	; 0x80
 80009dc:	0412      	lsls	r2, r2, #16
 80009de:	619a      	str	r2, [r3, #24]
 80009e0:	0008      	movs	r0, r1
 80009e2:	183b      	adds	r3, r7, r0
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	025a      	lsls	r2, r3, #9
 80009e8:	2380      	movs	r3, #128	; 0x80
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	401a      	ands	r2, r3
 80009ee:	183b      	adds	r3, r7, r0
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	0219      	lsls	r1, r3, #8
 80009f4:	2380      	movs	r3, #128	; 0x80
 80009f6:	00db      	lsls	r3, r3, #3
 80009f8:	400b      	ands	r3, r1
 80009fa:	431a      	orrs	r2, r3
 80009fc:	183b      	adds	r3, r7, r0
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	0059      	lsls	r1, r3, #1
 8000a02:	2380      	movs	r3, #128	; 0x80
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	400b      	ands	r3, r1
 8000a08:	431a      	orrs	r2, r3
 8000a0a:	2390      	movs	r3, #144	; 0x90
 8000a0c:	05db      	lsls	r3, r3, #23
 8000a0e:	619a      	str	r2, [r3, #24]
 8000a10:	183b      	adds	r3, r7, r0
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2208      	movs	r2, #8
 8000a16:	401a      	ands	r2, r3
 8000a18:	183b      	adds	r3, r7, r0
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	2120      	movs	r1, #32
 8000a20:	400b      	ands	r3, r1
 8000a22:	431a      	orrs	r2, r3
 8000a24:	183b      	adds	r3, r7, r0
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	105b      	asrs	r3, r3, #1
 8000a2a:	2110      	movs	r1, #16
 8000a2c:	400b      	ands	r3, r1
 8000a2e:	431a      	orrs	r2, r3
 8000a30:	183b      	adds	r3, r7, r0
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	0119      	lsls	r1, r3, #4
 8000a36:	2380      	movs	r3, #128	; 0x80
 8000a38:	00db      	lsls	r3, r3, #3
 8000a3a:	400b      	ands	r3, r1
 8000a3c:	431a      	orrs	r2, r3
 8000a3e:	4b42      	ldr	r3, [pc, #264]	; (8000b48 <writecmddata+0x358>)
 8000a40:	619a      	str	r2, [r3, #24]
 8000a42:	183b      	adds	r3, r7, r0
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	019b      	lsls	r3, r3, #6
 8000a48:	0019      	movs	r1, r3
 8000a4a:	4b40      	ldr	r3, [pc, #256]	; (8000b4c <writecmddata+0x35c>)
 8000a4c:	2280      	movs	r2, #128	; 0x80
 8000a4e:	400a      	ands	r2, r1
 8000a50:	619a      	str	r2, [r3, #24]
 8000a52:	2390      	movs	r3, #144	; 0x90
 8000a54:	05db      	lsls	r3, r3, #23
 8000a56:	2200      	movs	r2, #0
 8000a58:	2102      	movs	r1, #2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f002 ff10 	bl	8003880 <HAL_GPIO_WritePin>
 8000a60:	2390      	movs	r3, #144	; 0x90
 8000a62:	05db      	lsls	r3, r3, #23
 8000a64:	2201      	movs	r2, #1
 8000a66:	2102      	movs	r1, #2
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f002 ff09 	bl	8003880 <HAL_GPIO_WritePin>
 8000a6e:	2390      	movs	r3, #144	; 0x90
 8000a70:	05db      	lsls	r3, r3, #23
 8000a72:	2201      	movs	r2, #1
 8000a74:	2102      	movs	r1, #2
 8000a76:	0018      	movs	r0, r3
 8000a78:	f002 ff02 	bl	8003880 <HAL_GPIO_WritePin>
 8000a7c:	2390      	movs	r3, #144	; 0x90
 8000a7e:	05db      	lsls	r3, r3, #23
 8000a80:	22e0      	movs	r2, #224	; 0xe0
 8000a82:	04d2      	lsls	r2, r2, #19
 8000a84:	619a      	str	r2, [r3, #24]
 8000a86:	4b30      	ldr	r3, [pc, #192]	; (8000b48 <writecmddata+0x358>)
 8000a88:	2287      	movs	r2, #135	; 0x87
 8000a8a:	04d2      	lsls	r2, r2, #19
 8000a8c:	619a      	str	r2, [r3, #24]
 8000a8e:	4b2f      	ldr	r3, [pc, #188]	; (8000b4c <writecmddata+0x35c>)
 8000a90:	2280      	movs	r2, #128	; 0x80
 8000a92:	0412      	lsls	r2, r2, #16
 8000a94:	619a      	str	r2, [r3, #24]
 8000a96:	193b      	adds	r3, r7, r4
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	025a      	lsls	r2, r3, #9
 8000a9c:	2380      	movs	r3, #128	; 0x80
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	401a      	ands	r2, r3
 8000aa2:	193b      	adds	r3, r7, r4
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	0219      	lsls	r1, r3, #8
 8000aa8:	2380      	movs	r3, #128	; 0x80
 8000aaa:	00db      	lsls	r3, r3, #3
 8000aac:	400b      	ands	r3, r1
 8000aae:	431a      	orrs	r2, r3
 8000ab0:	193b      	adds	r3, r7, r4
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	0059      	lsls	r1, r3, #1
 8000ab6:	2380      	movs	r3, #128	; 0x80
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	400b      	ands	r3, r1
 8000abc:	431a      	orrs	r2, r3
 8000abe:	2390      	movs	r3, #144	; 0x90
 8000ac0:	05db      	lsls	r3, r3, #23
 8000ac2:	619a      	str	r2, [r3, #24]
 8000ac4:	0020      	movs	r0, r4
 8000ac6:	183b      	adds	r3, r7, r0
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2208      	movs	r2, #8
 8000acc:	401a      	ands	r2, r3
 8000ace:	183b      	adds	r3, r7, r0
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	2120      	movs	r1, #32
 8000ad6:	400b      	ands	r3, r1
 8000ad8:	431a      	orrs	r2, r3
 8000ada:	183b      	adds	r3, r7, r0
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	105b      	asrs	r3, r3, #1
 8000ae0:	2110      	movs	r1, #16
 8000ae2:	400b      	ands	r3, r1
 8000ae4:	431a      	orrs	r2, r3
 8000ae6:	183b      	adds	r3, r7, r0
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	0119      	lsls	r1, r3, #4
 8000aec:	2380      	movs	r3, #128	; 0x80
 8000aee:	00db      	lsls	r3, r3, #3
 8000af0:	400b      	ands	r3, r1
 8000af2:	431a      	orrs	r2, r3
 8000af4:	4b14      	ldr	r3, [pc, #80]	; (8000b48 <writecmddata+0x358>)
 8000af6:	619a      	str	r2, [r3, #24]
 8000af8:	183b      	adds	r3, r7, r0
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	019b      	lsls	r3, r3, #6
 8000afe:	0019      	movs	r1, r3
 8000b00:	4b12      	ldr	r3, [pc, #72]	; (8000b4c <writecmddata+0x35c>)
 8000b02:	2280      	movs	r2, #128	; 0x80
 8000b04:	400a      	ands	r2, r1
 8000b06:	619a      	str	r2, [r3, #24]
 8000b08:	2390      	movs	r3, #144	; 0x90
 8000b0a:	05db      	lsls	r3, r3, #23
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2102      	movs	r1, #2
 8000b10:	0018      	movs	r0, r3
 8000b12:	f002 feb5 	bl	8003880 <HAL_GPIO_WritePin>
 8000b16:	2390      	movs	r3, #144	; 0x90
 8000b18:	05db      	lsls	r3, r3, #23
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	2102      	movs	r1, #2
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f002 feae 	bl	8003880 <HAL_GPIO_WritePin>
 8000b24:	2390      	movs	r3, #144	; 0x90
 8000b26:	05db      	lsls	r3, r3, #23
 8000b28:	2201      	movs	r2, #1
 8000b2a:	2102      	movs	r1, #2
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	f002 fea7 	bl	8003880 <HAL_GPIO_WritePin>
    CS_IDLE;
 8000b32:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <writecmddata+0x358>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	2101      	movs	r1, #1
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f002 fea1 	bl	8003880 <HAL_GPIO_WritePin>
}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	46bd      	mov	sp, r7
 8000b42:	b005      	add	sp, #20
 8000b44:	bd90      	pop	{r4, r7, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	48000400 	.word	0x48000400
 8000b4c:	48000800 	.word	0x48000800

08000b50 <WriteCmdParamN>:

static void WriteCmdParamN(uint16_t cmd, int8_t N, uint8_t * block)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	603a      	str	r2, [r7, #0]
 8000b58:	1dbb      	adds	r3, r7, #6
 8000b5a:	1c02      	adds	r2, r0, #0
 8000b5c:	801a      	strh	r2, [r3, #0]
 8000b5e:	1d7b      	adds	r3, r7, #5
 8000b60:	1c0a      	adds	r2, r1, #0
 8000b62:	701a      	strb	r2, [r3, #0]
    CS_ACTIVE;
 8000b64:	4ba6      	ldr	r3, [pc, #664]	; (8000e00 <WriteCmdParamN+0x2b0>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	2101      	movs	r1, #1
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f002 fe88 	bl	8003880 <HAL_GPIO_WritePin>
    WriteCmd(cmd);
 8000b70:	2390      	movs	r3, #144	; 0x90
 8000b72:	05db      	lsls	r3, r3, #23
 8000b74:	2200      	movs	r2, #0
 8000b76:	2110      	movs	r1, #16
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f002 fe81 	bl	8003880 <HAL_GPIO_WritePin>
 8000b7e:	1dbb      	adds	r3, r7, #6
 8000b80:	881b      	ldrh	r3, [r3, #0]
 8000b82:	0a1b      	lsrs	r3, r3, #8
 8000b84:	b29a      	uxth	r2, r3
 8000b86:	210f      	movs	r1, #15
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	701a      	strb	r2, [r3, #0]
 8000b8c:	240e      	movs	r4, #14
 8000b8e:	193b      	adds	r3, r7, r4
 8000b90:	1dba      	adds	r2, r7, #6
 8000b92:	8812      	ldrh	r2, [r2, #0]
 8000b94:	701a      	strb	r2, [r3, #0]
 8000b96:	2390      	movs	r3, #144	; 0x90
 8000b98:	05db      	lsls	r3, r3, #23
 8000b9a:	22e0      	movs	r2, #224	; 0xe0
 8000b9c:	04d2      	lsls	r2, r2, #19
 8000b9e:	619a      	str	r2, [r3, #24]
 8000ba0:	4b97      	ldr	r3, [pc, #604]	; (8000e00 <WriteCmdParamN+0x2b0>)
 8000ba2:	2287      	movs	r2, #135	; 0x87
 8000ba4:	04d2      	lsls	r2, r2, #19
 8000ba6:	619a      	str	r2, [r3, #24]
 8000ba8:	4b96      	ldr	r3, [pc, #600]	; (8000e04 <WriteCmdParamN+0x2b4>)
 8000baa:	2280      	movs	r2, #128	; 0x80
 8000bac:	0412      	lsls	r2, r2, #16
 8000bae:	619a      	str	r2, [r3, #24]
 8000bb0:	0008      	movs	r0, r1
 8000bb2:	183b      	adds	r3, r7, r0
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	025a      	lsls	r2, r3, #9
 8000bb8:	2380      	movs	r3, #128	; 0x80
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	401a      	ands	r2, r3
 8000bbe:	183b      	adds	r3, r7, r0
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	0219      	lsls	r1, r3, #8
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	00db      	lsls	r3, r3, #3
 8000bc8:	400b      	ands	r3, r1
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	183b      	adds	r3, r7, r0
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	0059      	lsls	r1, r3, #1
 8000bd2:	2380      	movs	r3, #128	; 0x80
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	400b      	ands	r3, r1
 8000bd8:	431a      	orrs	r2, r3
 8000bda:	2390      	movs	r3, #144	; 0x90
 8000bdc:	05db      	lsls	r3, r3, #23
 8000bde:	619a      	str	r2, [r3, #24]
 8000be0:	183b      	adds	r3, r7, r0
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2208      	movs	r2, #8
 8000be6:	401a      	ands	r2, r3
 8000be8:	183b      	adds	r3, r7, r0
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	2120      	movs	r1, #32
 8000bf0:	400b      	ands	r3, r1
 8000bf2:	431a      	orrs	r2, r3
 8000bf4:	183b      	adds	r3, r7, r0
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	105b      	asrs	r3, r3, #1
 8000bfa:	2110      	movs	r1, #16
 8000bfc:	400b      	ands	r3, r1
 8000bfe:	431a      	orrs	r2, r3
 8000c00:	183b      	adds	r3, r7, r0
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	0119      	lsls	r1, r3, #4
 8000c06:	2380      	movs	r3, #128	; 0x80
 8000c08:	00db      	lsls	r3, r3, #3
 8000c0a:	400b      	ands	r3, r1
 8000c0c:	431a      	orrs	r2, r3
 8000c0e:	4b7c      	ldr	r3, [pc, #496]	; (8000e00 <WriteCmdParamN+0x2b0>)
 8000c10:	619a      	str	r2, [r3, #24]
 8000c12:	183b      	adds	r3, r7, r0
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	019b      	lsls	r3, r3, #6
 8000c18:	0019      	movs	r1, r3
 8000c1a:	4b7a      	ldr	r3, [pc, #488]	; (8000e04 <WriteCmdParamN+0x2b4>)
 8000c1c:	2280      	movs	r2, #128	; 0x80
 8000c1e:	400a      	ands	r2, r1
 8000c20:	619a      	str	r2, [r3, #24]
 8000c22:	2390      	movs	r3, #144	; 0x90
 8000c24:	05db      	lsls	r3, r3, #23
 8000c26:	2200      	movs	r2, #0
 8000c28:	2102      	movs	r1, #2
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f002 fe28 	bl	8003880 <HAL_GPIO_WritePin>
 8000c30:	2390      	movs	r3, #144	; 0x90
 8000c32:	05db      	lsls	r3, r3, #23
 8000c34:	2201      	movs	r2, #1
 8000c36:	2102      	movs	r1, #2
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f002 fe21 	bl	8003880 <HAL_GPIO_WritePin>
 8000c3e:	2390      	movs	r3, #144	; 0x90
 8000c40:	05db      	lsls	r3, r3, #23
 8000c42:	2201      	movs	r2, #1
 8000c44:	2102      	movs	r1, #2
 8000c46:	0018      	movs	r0, r3
 8000c48:	f002 fe1a 	bl	8003880 <HAL_GPIO_WritePin>
 8000c4c:	2390      	movs	r3, #144	; 0x90
 8000c4e:	05db      	lsls	r3, r3, #23
 8000c50:	22e0      	movs	r2, #224	; 0xe0
 8000c52:	04d2      	lsls	r2, r2, #19
 8000c54:	619a      	str	r2, [r3, #24]
 8000c56:	4b6a      	ldr	r3, [pc, #424]	; (8000e00 <WriteCmdParamN+0x2b0>)
 8000c58:	2287      	movs	r2, #135	; 0x87
 8000c5a:	04d2      	lsls	r2, r2, #19
 8000c5c:	619a      	str	r2, [r3, #24]
 8000c5e:	4b69      	ldr	r3, [pc, #420]	; (8000e04 <WriteCmdParamN+0x2b4>)
 8000c60:	2280      	movs	r2, #128	; 0x80
 8000c62:	0412      	lsls	r2, r2, #16
 8000c64:	619a      	str	r2, [r3, #24]
 8000c66:	193b      	adds	r3, r7, r4
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	025a      	lsls	r2, r3, #9
 8000c6c:	2380      	movs	r3, #128	; 0x80
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	401a      	ands	r2, r3
 8000c72:	193b      	adds	r3, r7, r4
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	0219      	lsls	r1, r3, #8
 8000c78:	2380      	movs	r3, #128	; 0x80
 8000c7a:	00db      	lsls	r3, r3, #3
 8000c7c:	400b      	ands	r3, r1
 8000c7e:	431a      	orrs	r2, r3
 8000c80:	193b      	adds	r3, r7, r4
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	0059      	lsls	r1, r3, #1
 8000c86:	2380      	movs	r3, #128	; 0x80
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	400b      	ands	r3, r1
 8000c8c:	431a      	orrs	r2, r3
 8000c8e:	2390      	movs	r3, #144	; 0x90
 8000c90:	05db      	lsls	r3, r3, #23
 8000c92:	619a      	str	r2, [r3, #24]
 8000c94:	0020      	movs	r0, r4
 8000c96:	183b      	adds	r3, r7, r0
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2208      	movs	r2, #8
 8000c9c:	401a      	ands	r2, r3
 8000c9e:	183b      	adds	r3, r7, r0
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	005b      	lsls	r3, r3, #1
 8000ca4:	2120      	movs	r1, #32
 8000ca6:	400b      	ands	r3, r1
 8000ca8:	431a      	orrs	r2, r3
 8000caa:	183b      	adds	r3, r7, r0
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	105b      	asrs	r3, r3, #1
 8000cb0:	2110      	movs	r1, #16
 8000cb2:	400b      	ands	r3, r1
 8000cb4:	431a      	orrs	r2, r3
 8000cb6:	183b      	adds	r3, r7, r0
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	0119      	lsls	r1, r3, #4
 8000cbc:	2380      	movs	r3, #128	; 0x80
 8000cbe:	00db      	lsls	r3, r3, #3
 8000cc0:	400b      	ands	r3, r1
 8000cc2:	431a      	orrs	r2, r3
 8000cc4:	4b4e      	ldr	r3, [pc, #312]	; (8000e00 <WriteCmdParamN+0x2b0>)
 8000cc6:	619a      	str	r2, [r3, #24]
 8000cc8:	183b      	adds	r3, r7, r0
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	019b      	lsls	r3, r3, #6
 8000cce:	0019      	movs	r1, r3
 8000cd0:	4b4c      	ldr	r3, [pc, #304]	; (8000e04 <WriteCmdParamN+0x2b4>)
 8000cd2:	2280      	movs	r2, #128	; 0x80
 8000cd4:	400a      	ands	r2, r1
 8000cd6:	619a      	str	r2, [r3, #24]
 8000cd8:	2390      	movs	r3, #144	; 0x90
 8000cda:	05db      	lsls	r3, r3, #23
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2102      	movs	r1, #2
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f002 fdcd 	bl	8003880 <HAL_GPIO_WritePin>
 8000ce6:	2390      	movs	r3, #144	; 0x90
 8000ce8:	05db      	lsls	r3, r3, #23
 8000cea:	2201      	movs	r2, #1
 8000cec:	2102      	movs	r1, #2
 8000cee:	0018      	movs	r0, r3
 8000cf0:	f002 fdc6 	bl	8003880 <HAL_GPIO_WritePin>
 8000cf4:	2390      	movs	r3, #144	; 0x90
 8000cf6:	05db      	lsls	r3, r3, #23
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2102      	movs	r1, #2
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	f002 fdbf 	bl	8003880 <HAL_GPIO_WritePin>
 8000d02:	2390      	movs	r3, #144	; 0x90
 8000d04:	05db      	lsls	r3, r3, #23
 8000d06:	2201      	movs	r2, #1
 8000d08:	2110      	movs	r1, #16
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	f002 fdb8 	bl	8003880 <HAL_GPIO_WritePin>
    while (N-- > 0) {
 8000d10:	e061      	b.n	8000dd6 <WriteCmdParamN+0x286>
        uint8_t u8 = *block++;
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	1c5a      	adds	r2, r3, #1
 8000d16:	603a      	str	r2, [r7, #0]
 8000d18:	210d      	movs	r1, #13
 8000d1a:	187a      	adds	r2, r7, r1
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	7013      	strb	r3, [r2, #0]
        write8(u8);
 8000d20:	2390      	movs	r3, #144	; 0x90
 8000d22:	05db      	lsls	r3, r3, #23
 8000d24:	22e0      	movs	r2, #224	; 0xe0
 8000d26:	04d2      	lsls	r2, r2, #19
 8000d28:	619a      	str	r2, [r3, #24]
 8000d2a:	4b35      	ldr	r3, [pc, #212]	; (8000e00 <WriteCmdParamN+0x2b0>)
 8000d2c:	2287      	movs	r2, #135	; 0x87
 8000d2e:	04d2      	lsls	r2, r2, #19
 8000d30:	619a      	str	r2, [r3, #24]
 8000d32:	4b34      	ldr	r3, [pc, #208]	; (8000e04 <WriteCmdParamN+0x2b4>)
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	0412      	lsls	r2, r2, #16
 8000d38:	619a      	str	r2, [r3, #24]
 8000d3a:	0008      	movs	r0, r1
 8000d3c:	183b      	adds	r3, r7, r0
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	025a      	lsls	r2, r3, #9
 8000d42:	2380      	movs	r3, #128	; 0x80
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	401a      	ands	r2, r3
 8000d48:	183b      	adds	r3, r7, r0
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	0219      	lsls	r1, r3, #8
 8000d4e:	2380      	movs	r3, #128	; 0x80
 8000d50:	00db      	lsls	r3, r3, #3
 8000d52:	400b      	ands	r3, r1
 8000d54:	431a      	orrs	r2, r3
 8000d56:	183b      	adds	r3, r7, r0
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	0059      	lsls	r1, r3, #1
 8000d5c:	2380      	movs	r3, #128	; 0x80
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	400b      	ands	r3, r1
 8000d62:	431a      	orrs	r2, r3
 8000d64:	2390      	movs	r3, #144	; 0x90
 8000d66:	05db      	lsls	r3, r3, #23
 8000d68:	619a      	str	r2, [r3, #24]
 8000d6a:	183b      	adds	r3, r7, r0
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2208      	movs	r2, #8
 8000d70:	401a      	ands	r2, r3
 8000d72:	183b      	adds	r3, r7, r0
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	005b      	lsls	r3, r3, #1
 8000d78:	2120      	movs	r1, #32
 8000d7a:	400b      	ands	r3, r1
 8000d7c:	431a      	orrs	r2, r3
 8000d7e:	183b      	adds	r3, r7, r0
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	105b      	asrs	r3, r3, #1
 8000d84:	2110      	movs	r1, #16
 8000d86:	400b      	ands	r3, r1
 8000d88:	431a      	orrs	r2, r3
 8000d8a:	183b      	adds	r3, r7, r0
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	0119      	lsls	r1, r3, #4
 8000d90:	2380      	movs	r3, #128	; 0x80
 8000d92:	00db      	lsls	r3, r3, #3
 8000d94:	400b      	ands	r3, r1
 8000d96:	431a      	orrs	r2, r3
 8000d98:	4b19      	ldr	r3, [pc, #100]	; (8000e00 <WriteCmdParamN+0x2b0>)
 8000d9a:	619a      	str	r2, [r3, #24]
 8000d9c:	183b      	adds	r3, r7, r0
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	019b      	lsls	r3, r3, #6
 8000da2:	0019      	movs	r1, r3
 8000da4:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <WriteCmdParamN+0x2b4>)
 8000da6:	2280      	movs	r2, #128	; 0x80
 8000da8:	400a      	ands	r2, r1
 8000daa:	619a      	str	r2, [r3, #24]
 8000dac:	2390      	movs	r3, #144	; 0x90
 8000dae:	05db      	lsls	r3, r3, #23
 8000db0:	2200      	movs	r2, #0
 8000db2:	2102      	movs	r1, #2
 8000db4:	0018      	movs	r0, r3
 8000db6:	f002 fd63 	bl	8003880 <HAL_GPIO_WritePin>
 8000dba:	2390      	movs	r3, #144	; 0x90
 8000dbc:	05db      	lsls	r3, r3, #23
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	2102      	movs	r1, #2
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	f002 fd5c 	bl	8003880 <HAL_GPIO_WritePin>
 8000dc8:	2390      	movs	r3, #144	; 0x90
 8000dca:	05db      	lsls	r3, r3, #23
 8000dcc:	2201      	movs	r2, #1
 8000dce:	2102      	movs	r1, #2
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	f002 fd55 	bl	8003880 <HAL_GPIO_WritePin>
    while (N-- > 0) {
 8000dd6:	1d7b      	adds	r3, r7, #5
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	b25b      	sxtb	r3, r3
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	3a01      	subs	r2, #1
 8000de0:	b2d1      	uxtb	r1, r2
 8000de2:	1d7a      	adds	r2, r7, #5
 8000de4:	7011      	strb	r1, [r2, #0]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	dc93      	bgt.n	8000d12 <WriteCmdParamN+0x1c2>
    }
    CS_IDLE;
 8000dea:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <WriteCmdParamN+0x2b0>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	2101      	movs	r1, #1
 8000df0:	0018      	movs	r0, r3
 8000df2:	f002 fd45 	bl	8003880 <HAL_GPIO_WritePin>
}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b005      	add	sp, #20
 8000dfc:	bd90      	pop	{r4, r7, pc}
 8000dfe:	46c0      	nop			; (mov r8, r8)
 8000e00:	48000400 	.word	0x48000400
 8000e04:	48000800 	.word	0x48000800

08000e08 <WriteCmdParam4>:

static inline void WriteCmdParam4(uint8_t cmd, uint8_t d1, uint8_t d2, uint8_t d3, uint8_t d4)
{
 8000e08:	b5b0      	push	{r4, r5, r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	0005      	movs	r5, r0
 8000e10:	000c      	movs	r4, r1
 8000e12:	0010      	movs	r0, r2
 8000e14:	0019      	movs	r1, r3
 8000e16:	1dfb      	adds	r3, r7, #7
 8000e18:	1c2a      	adds	r2, r5, #0
 8000e1a:	701a      	strb	r2, [r3, #0]
 8000e1c:	1dbb      	adds	r3, r7, #6
 8000e1e:	1c22      	adds	r2, r4, #0
 8000e20:	701a      	strb	r2, [r3, #0]
 8000e22:	1d7b      	adds	r3, r7, #5
 8000e24:	1c02      	adds	r2, r0, #0
 8000e26:	701a      	strb	r2, [r3, #0]
 8000e28:	1d3b      	adds	r3, r7, #4
 8000e2a:	1c0a      	adds	r2, r1, #0
 8000e2c:	701a      	strb	r2, [r3, #0]
    uint8_t d[4];
    d[0] = d1, d[1] = d2, d[2] = d3, d[3] = d4;
 8000e2e:	210c      	movs	r1, #12
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	1dba      	adds	r2, r7, #6
 8000e34:	7812      	ldrb	r2, [r2, #0]
 8000e36:	701a      	strb	r2, [r3, #0]
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	1d7a      	adds	r2, r7, #5
 8000e3c:	7812      	ldrb	r2, [r2, #0]
 8000e3e:	705a      	strb	r2, [r3, #1]
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	1d3a      	adds	r2, r7, #4
 8000e44:	7812      	ldrb	r2, [r2, #0]
 8000e46:	709a      	strb	r2, [r3, #2]
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	2220      	movs	r2, #32
 8000e4c:	18ba      	adds	r2, r7, r2
 8000e4e:	7812      	ldrb	r2, [r2, #0]
 8000e50:	70da      	strb	r2, [r3, #3]
    WriteCmdParamN(cmd, 4, d);
 8000e52:	1dfb      	adds	r3, r7, #7
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	187a      	adds	r2, r7, r1
 8000e5a:	2104      	movs	r1, #4
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f7ff fe77 	bl	8000b50 <WriteCmdParamN>
}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b004      	add	sp, #16
 8000e68:	bdb0      	pop	{r4, r5, r7, pc}

08000e6a <init_table>:

#define TFTLCD_DELAY 0xFFFF
#define TFTLCD_DELAY8 0x7F
static void init_table(const void *table, int16_t size)
{
 8000e6a:	b590      	push	{r4, r7, lr}
 8000e6c:	b08b      	sub	sp, #44	; 0x2c
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	000a      	movs	r2, r1
 8000e74:	1cbb      	adds	r3, r7, #2
 8000e76:	801a      	strh	r2, [r3, #0]

    uint8_t *p = (uint8_t *) table, dat[24];            //R61526 has GAMMA[22]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	627b      	str	r3, [r7, #36]	; 0x24

    while (size > 0)
 8000e7c:	e050      	b.n	8000f20 <init_table+0xb6>
    {
        uint8_t cmd = pgm_read_byte(p++);
 8000e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e80:	1c5a      	adds	r2, r3, #1
 8000e82:	627a      	str	r2, [r7, #36]	; 0x24
 8000e84:	2121      	movs	r1, #33	; 0x21
 8000e86:	187a      	adds	r2, r7, r1
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	7013      	strb	r3, [r2, #0]
        uint8_t len = pgm_read_byte(p++);
 8000e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8e:	1c5a      	adds	r2, r3, #1
 8000e90:	627a      	str	r2, [r7, #36]	; 0x24
 8000e92:	2223      	movs	r2, #35	; 0x23
 8000e94:	18ba      	adds	r2, r7, r2
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	7013      	strb	r3, [r2, #0]
        if (cmd == TFTLCD_DELAY8)
 8000e9a:	187b      	adds	r3, r7, r1
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b7f      	cmp	r3, #127	; 0x7f
 8000ea0:	d109      	bne.n	8000eb6 <init_table+0x4c>
        {
            delay(len);
 8000ea2:	2423      	movs	r4, #35	; 0x23
 8000ea4:	193b      	adds	r3, r7, r4
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f7ff fbad 	bl	8000608 <delay>
            len = 0;
 8000eae:	193b      	adds	r3, r7, r4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	701a      	strb	r2, [r3, #0]
 8000eb4:	e028      	b.n	8000f08 <init_table+0x9e>
        }
        else
        {
            for (uint8_t i = 0; i < len; i++)
 8000eb6:	2322      	movs	r3, #34	; 0x22
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
 8000ebe:	e00e      	b.n	8000ede <init_table+0x74>
                dat[i] = pgm_read_byte(p++);
 8000ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec2:	1c5a      	adds	r2, r3, #1
 8000ec4:	627a      	str	r2, [r7, #36]	; 0x24
 8000ec6:	2022      	movs	r0, #34	; 0x22
 8000ec8:	183a      	adds	r2, r7, r0
 8000eca:	7812      	ldrb	r2, [r2, #0]
 8000ecc:	7819      	ldrb	r1, [r3, #0]
 8000ece:	2308      	movs	r3, #8
 8000ed0:	18fb      	adds	r3, r7, r3
 8000ed2:	5499      	strb	r1, [r3, r2]
            for (uint8_t i = 0; i < len; i++)
 8000ed4:	183b      	adds	r3, r7, r0
 8000ed6:	781a      	ldrb	r2, [r3, #0]
 8000ed8:	183b      	adds	r3, r7, r0
 8000eda:	3201      	adds	r2, #1
 8000edc:	701a      	strb	r2, [r3, #0]
 8000ede:	2322      	movs	r3, #34	; 0x22
 8000ee0:	18fa      	adds	r2, r7, r3
 8000ee2:	2323      	movs	r3, #35	; 0x23
 8000ee4:	18fb      	adds	r3, r7, r3
 8000ee6:	7812      	ldrb	r2, [r2, #0]
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d3e8      	bcc.n	8000ec0 <init_table+0x56>
            WriteCmdParamN(cmd, len, dat);
 8000eee:	2321      	movs	r3, #33	; 0x21
 8000ef0:	18fb      	adds	r3, r7, r3
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	b298      	uxth	r0, r3
 8000ef6:	2323      	movs	r3, #35	; 0x23
 8000ef8:	18fb      	adds	r3, r7, r3
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	b25b      	sxtb	r3, r3
 8000efe:	2208      	movs	r2, #8
 8000f00:	18ba      	adds	r2, r7, r2
 8000f02:	0019      	movs	r1, r3
 8000f04:	f7ff fe24 	bl	8000b50 <WriteCmdParamN>
        }
        size -= len + 2;
 8000f08:	1cbb      	adds	r3, r7, #2
 8000f0a:	881a      	ldrh	r2, [r3, #0]
 8000f0c:	2323      	movs	r3, #35	; 0x23
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	b29b      	uxth	r3, r3
 8000f18:	3b02      	subs	r3, #2
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	1cbb      	adds	r3, r7, #2
 8000f1e:	801a      	strh	r2, [r3, #0]
    while (size > 0)
 8000f20:	1cbb      	adds	r3, r7, #2
 8000f22:	2200      	movs	r2, #0
 8000f24:	5e9b      	ldrsh	r3, [r3, r2]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	dca9      	bgt.n	8000e7e <init_table+0x14>
    }
}
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b00b      	add	sp, #44	; 0x2c
 8000f30:	bd90      	pop	{r4, r7, pc}
	...

08000f34 <reset>:

void reset(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
    done_reset = 1;
 8000f38:	4b2b      	ldr	r3, [pc, #172]	; (8000fe8 <reset+0xb4>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	701a      	strb	r2, [r3, #0]
    setWriteDir();
 8000f3e:	f7ff fc1b 	bl	8000778 <setWriteDir>
    CTL_INIT();
 8000f42:	2390      	movs	r3, #144	; 0x90
 8000f44:	05db      	lsls	r3, r3, #23
 8000f46:	2101      	movs	r1, #1
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f7ff fb8f 	bl	800066c <PIN_OUTPUT>
 8000f4e:	2390      	movs	r3, #144	; 0x90
 8000f50:	05db      	lsls	r3, r3, #23
 8000f52:	2102      	movs	r1, #2
 8000f54:	0018      	movs	r0, r3
 8000f56:	f7ff fb89 	bl	800066c <PIN_OUTPUT>
 8000f5a:	2390      	movs	r3, #144	; 0x90
 8000f5c:	05db      	lsls	r3, r3, #23
 8000f5e:	2110      	movs	r1, #16
 8000f60:	0018      	movs	r0, r3
 8000f62:	f7ff fb83 	bl	800066c <PIN_OUTPUT>
 8000f66:	4b21      	ldr	r3, [pc, #132]	; (8000fec <reset+0xb8>)
 8000f68:	2101      	movs	r1, #1
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f7ff fb7e 	bl	800066c <PIN_OUTPUT>
 8000f70:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <reset+0xbc>)
 8000f72:	2102      	movs	r1, #2
 8000f74:	0018      	movs	r0, r3
 8000f76:	f7ff fb79 	bl	800066c <PIN_OUTPUT>
    CS_IDLE;
 8000f7a:	4b1c      	ldr	r3, [pc, #112]	; (8000fec <reset+0xb8>)
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	2101      	movs	r1, #1
 8000f80:	0018      	movs	r0, r3
 8000f82:	f002 fc7d 	bl	8003880 <HAL_GPIO_WritePin>
    RD_IDLE;
 8000f86:	2390      	movs	r3, #144	; 0x90
 8000f88:	05db      	lsls	r3, r3, #23
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	0018      	movs	r0, r3
 8000f90:	f002 fc76 	bl	8003880 <HAL_GPIO_WritePin>
    WR_IDLE;
 8000f94:	2390      	movs	r3, #144	; 0x90
 8000f96:	05db      	lsls	r3, r3, #23
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2102      	movs	r1, #2
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	f002 fc6f 	bl	8003880 <HAL_GPIO_WritePin>
    RESET_IDLE;
 8000fa2:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <reset+0xbc>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2102      	movs	r1, #2
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f002 fc69 	bl	8003880 <HAL_GPIO_WritePin>
    delay(50);
 8000fae:	2032      	movs	r0, #50	; 0x32
 8000fb0:	f7ff fb2a 	bl	8000608 <delay>
    RESET_ACTIVE;
 8000fb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <reset+0xbc>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2102      	movs	r1, #2
 8000fba:	0018      	movs	r0, r3
 8000fbc:	f002 fc60 	bl	8003880 <HAL_GPIO_WritePin>
    delay(100);
 8000fc0:	2064      	movs	r0, #100	; 0x64
 8000fc2:	f7ff fb21 	bl	8000608 <delay>
    RESET_IDLE;
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <reset+0xbc>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2102      	movs	r1, #2
 8000fcc:	0018      	movs	r0, r3
 8000fce:	f002 fc57 	bl	8003880 <HAL_GPIO_WritePin>
    delay(100);
 8000fd2:	2064      	movs	r0, #100	; 0x64
 8000fd4:	f7ff fb18 	bl	8000608 <delay>
	WriteCmdData(0xB0, 0x0000);   //R61520 needs this to read ID
 8000fd8:	2100      	movs	r1, #0
 8000fda:	20b0      	movs	r0, #176	; 0xb0
 8000fdc:	f7ff fb7a 	bl	80006d4 <WriteCmdData>
}
 8000fe0:	46c0      	nop			; (mov r8, r8)
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	2000002e 	.word	0x2000002e
 8000fec:	48000400 	.word	0x48000400
 8000ff0:	48000800 	.word	0x48000800

08000ff4 <read16bits>:

static uint16_t read16bits(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
    uint16_t ret;
    uint8_t lo;
    READ_8(ret);
 8000ffa:	2390      	movs	r3, #144	; 0x90
 8000ffc:	05db      	lsls	r3, r3, #23
 8000ffe:	2201      	movs	r2, #1
 8001000:	2101      	movs	r1, #1
 8001002:	0018      	movs	r0, r3
 8001004:	f002 fc3c 	bl	8003880 <HAL_GPIO_WritePin>
 8001008:	2390      	movs	r3, #144	; 0x90
 800100a:	05db      	lsls	r3, r3, #23
 800100c:	2200      	movs	r2, #0
 800100e:	2101      	movs	r1, #1
 8001010:	0018      	movs	r0, r3
 8001012:	f002 fc35 	bl	8003880 <HAL_GPIO_WritePin>
 8001016:	2390      	movs	r3, #144	; 0x90
 8001018:	05db      	lsls	r3, r3, #23
 800101a:	2200      	movs	r2, #0
 800101c:	2101      	movs	r1, #1
 800101e:	0018      	movs	r0, r3
 8001020:	f002 fc2e 	bl	8003880 <HAL_GPIO_WritePin>
 8001024:	2390      	movs	r3, #144	; 0x90
 8001026:	05db      	lsls	r3, r3, #23
 8001028:	2200      	movs	r2, #0
 800102a:	2101      	movs	r1, #1
 800102c:	0018      	movs	r0, r3
 800102e:	f002 fc27 	bl	8003880 <HAL_GPIO_WritePin>
 8001032:	2390      	movs	r3, #144	; 0x90
 8001034:	05db      	lsls	r3, r3, #23
 8001036:	691b      	ldr	r3, [r3, #16]
 8001038:	0a5b      	lsrs	r3, r3, #9
 800103a:	b29b      	uxth	r3, r3
 800103c:	2201      	movs	r2, #1
 800103e:	4013      	ands	r3, r2
 8001040:	b29a      	uxth	r2, r3
 8001042:	4b69      	ldr	r3, [pc, #420]	; (80011e8 <read16bits+0x1f4>)
 8001044:	691b      	ldr	r3, [r3, #16]
 8001046:	099b      	lsrs	r3, r3, #6
 8001048:	b29b      	uxth	r3, r3
 800104a:	2102      	movs	r1, #2
 800104c:	400b      	ands	r3, r1
 800104e:	b29b      	uxth	r3, r3
 8001050:	4313      	orrs	r3, r2
 8001052:	b29a      	uxth	r2, r3
 8001054:	2390      	movs	r3, #144	; 0x90
 8001056:	05db      	lsls	r3, r3, #23
 8001058:	691b      	ldr	r3, [r3, #16]
 800105a:	0a1b      	lsrs	r3, r3, #8
 800105c:	b29b      	uxth	r3, r3
 800105e:	2104      	movs	r1, #4
 8001060:	400b      	ands	r3, r1
 8001062:	b29b      	uxth	r3, r3
 8001064:	4313      	orrs	r3, r2
 8001066:	b29a      	uxth	r2, r3
 8001068:	4b60      	ldr	r3, [pc, #384]	; (80011ec <read16bits+0x1f8>)
 800106a:	691b      	ldr	r3, [r3, #16]
 800106c:	b29b      	uxth	r3, r3
 800106e:	2108      	movs	r1, #8
 8001070:	400b      	ands	r3, r1
 8001072:	b29b      	uxth	r3, r3
 8001074:	4313      	orrs	r3, r2
 8001076:	b29a      	uxth	r2, r3
 8001078:	4b5c      	ldr	r3, [pc, #368]	; (80011ec <read16bits+0x1f8>)
 800107a:	691b      	ldr	r3, [r3, #16]
 800107c:	085b      	lsrs	r3, r3, #1
 800107e:	b29b      	uxth	r3, r3
 8001080:	2110      	movs	r1, #16
 8001082:	400b      	ands	r3, r1
 8001084:	b29b      	uxth	r3, r3
 8001086:	4313      	orrs	r3, r2
 8001088:	b29a      	uxth	r2, r3
 800108a:	4b58      	ldr	r3, [pc, #352]	; (80011ec <read16bits+0x1f8>)
 800108c:	691b      	ldr	r3, [r3, #16]
 800108e:	b29b      	uxth	r3, r3
 8001090:	18db      	adds	r3, r3, r3
 8001092:	b29b      	uxth	r3, r3
 8001094:	2120      	movs	r1, #32
 8001096:	400b      	ands	r3, r1
 8001098:	b29b      	uxth	r3, r3
 800109a:	4313      	orrs	r3, r2
 800109c:	b29a      	uxth	r2, r3
 800109e:	4b53      	ldr	r3, [pc, #332]	; (80011ec <read16bits+0x1f8>)
 80010a0:	691b      	ldr	r3, [r3, #16]
 80010a2:	091b      	lsrs	r3, r3, #4
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	2140      	movs	r1, #64	; 0x40
 80010a8:	400b      	ands	r3, r1
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	4313      	orrs	r3, r2
 80010ae:	b299      	uxth	r1, r3
 80010b0:	2390      	movs	r3, #144	; 0x90
 80010b2:	05db      	lsls	r3, r3, #23
 80010b4:	691b      	ldr	r3, [r3, #16]
 80010b6:	085b      	lsrs	r3, r3, #1
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	2280      	movs	r2, #128	; 0x80
 80010bc:	4013      	ands	r3, r2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	1dbb      	adds	r3, r7, #6
 80010c2:	430a      	orrs	r2, r1
 80010c4:	801a      	strh	r2, [r3, #0]
 80010c6:	2390      	movs	r3, #144	; 0x90
 80010c8:	05db      	lsls	r3, r3, #23
 80010ca:	2201      	movs	r2, #1
 80010cc:	2101      	movs	r1, #1
 80010ce:	0018      	movs	r0, r3
 80010d0:	f002 fbd6 	bl	8003880 <HAL_GPIO_WritePin>
 80010d4:	2390      	movs	r3, #144	; 0x90
 80010d6:	05db      	lsls	r3, r3, #23
 80010d8:	2201      	movs	r2, #1
 80010da:	2101      	movs	r1, #1
 80010dc:	0018      	movs	r0, r3
 80010de:	f002 fbcf 	bl	8003880 <HAL_GPIO_WritePin>
    READ_8(lo);
 80010e2:	2390      	movs	r3, #144	; 0x90
 80010e4:	05db      	lsls	r3, r3, #23
 80010e6:	2201      	movs	r2, #1
 80010e8:	2101      	movs	r1, #1
 80010ea:	0018      	movs	r0, r3
 80010ec:	f002 fbc8 	bl	8003880 <HAL_GPIO_WritePin>
 80010f0:	2390      	movs	r3, #144	; 0x90
 80010f2:	05db      	lsls	r3, r3, #23
 80010f4:	2200      	movs	r2, #0
 80010f6:	2101      	movs	r1, #1
 80010f8:	0018      	movs	r0, r3
 80010fa:	f002 fbc1 	bl	8003880 <HAL_GPIO_WritePin>
 80010fe:	2390      	movs	r3, #144	; 0x90
 8001100:	05db      	lsls	r3, r3, #23
 8001102:	2200      	movs	r2, #0
 8001104:	2101      	movs	r1, #1
 8001106:	0018      	movs	r0, r3
 8001108:	f002 fbba 	bl	8003880 <HAL_GPIO_WritePin>
 800110c:	2390      	movs	r3, #144	; 0x90
 800110e:	05db      	lsls	r3, r3, #23
 8001110:	2200      	movs	r2, #0
 8001112:	2101      	movs	r1, #1
 8001114:	0018      	movs	r0, r3
 8001116:	f002 fbb3 	bl	8003880 <HAL_GPIO_WritePin>
 800111a:	2390      	movs	r3, #144	; 0x90
 800111c:	05db      	lsls	r3, r3, #23
 800111e:	691b      	ldr	r3, [r3, #16]
 8001120:	0a5b      	lsrs	r3, r3, #9
 8001122:	b2db      	uxtb	r3, r3
 8001124:	2201      	movs	r2, #1
 8001126:	4013      	ands	r3, r2
 8001128:	b2da      	uxtb	r2, r3
 800112a:	4b2f      	ldr	r3, [pc, #188]	; (80011e8 <read16bits+0x1f4>)
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	099b      	lsrs	r3, r3, #6
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2102      	movs	r1, #2
 8001134:	400b      	ands	r3, r1
 8001136:	b2db      	uxtb	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	b2da      	uxtb	r2, r3
 800113c:	2390      	movs	r3, #144	; 0x90
 800113e:	05db      	lsls	r3, r3, #23
 8001140:	691b      	ldr	r3, [r3, #16]
 8001142:	0a1b      	lsrs	r3, r3, #8
 8001144:	b2db      	uxtb	r3, r3
 8001146:	2104      	movs	r1, #4
 8001148:	400b      	ands	r3, r1
 800114a:	b2db      	uxtb	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b2da      	uxtb	r2, r3
 8001150:	4b26      	ldr	r3, [pc, #152]	; (80011ec <read16bits+0x1f8>)
 8001152:	691b      	ldr	r3, [r3, #16]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2108      	movs	r1, #8
 8001158:	400b      	ands	r3, r1
 800115a:	b2db      	uxtb	r3, r3
 800115c:	4313      	orrs	r3, r2
 800115e:	b2da      	uxtb	r2, r3
 8001160:	4b22      	ldr	r3, [pc, #136]	; (80011ec <read16bits+0x1f8>)
 8001162:	691b      	ldr	r3, [r3, #16]
 8001164:	085b      	lsrs	r3, r3, #1
 8001166:	b2db      	uxtb	r3, r3
 8001168:	2110      	movs	r1, #16
 800116a:	400b      	ands	r3, r1
 800116c:	b2db      	uxtb	r3, r3
 800116e:	4313      	orrs	r3, r2
 8001170:	b2da      	uxtb	r2, r3
 8001172:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <read16bits+0x1f8>)
 8001174:	691b      	ldr	r3, [r3, #16]
 8001176:	b2db      	uxtb	r3, r3
 8001178:	18db      	adds	r3, r3, r3
 800117a:	b2db      	uxtb	r3, r3
 800117c:	2120      	movs	r1, #32
 800117e:	400b      	ands	r3, r1
 8001180:	b2db      	uxtb	r3, r3
 8001182:	4313      	orrs	r3, r2
 8001184:	b2da      	uxtb	r2, r3
 8001186:	4b19      	ldr	r3, [pc, #100]	; (80011ec <read16bits+0x1f8>)
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	091b      	lsrs	r3, r3, #4
 800118c:	b2db      	uxtb	r3, r3
 800118e:	2140      	movs	r1, #64	; 0x40
 8001190:	400b      	ands	r3, r1
 8001192:	b2db      	uxtb	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b2d9      	uxtb	r1, r3
 8001198:	2390      	movs	r3, #144	; 0x90
 800119a:	05db      	lsls	r3, r3, #23
 800119c:	691b      	ldr	r3, [r3, #16]
 800119e:	085b      	lsrs	r3, r3, #1
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	227f      	movs	r2, #127	; 0x7f
 80011a4:	4393      	bics	r3, r2
 80011a6:	b2da      	uxtb	r2, r3
 80011a8:	1d7b      	adds	r3, r7, #5
 80011aa:	430a      	orrs	r2, r1
 80011ac:	701a      	strb	r2, [r3, #0]
 80011ae:	2390      	movs	r3, #144	; 0x90
 80011b0:	05db      	lsls	r3, r3, #23
 80011b2:	2201      	movs	r2, #1
 80011b4:	2101      	movs	r1, #1
 80011b6:	0018      	movs	r0, r3
 80011b8:	f002 fb62 	bl	8003880 <HAL_GPIO_WritePin>
 80011bc:	2390      	movs	r3, #144	; 0x90
 80011be:	05db      	lsls	r3, r3, #23
 80011c0:	2201      	movs	r2, #1
 80011c2:	2101      	movs	r1, #1
 80011c4:	0018      	movs	r0, r3
 80011c6:	f002 fb5b 	bl	8003880 <HAL_GPIO_WritePin>
    return (ret << 8) | lo;
 80011ca:	1dbb      	adds	r3, r7, #6
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	021b      	lsls	r3, r3, #8
 80011d0:	b21a      	sxth	r2, r3
 80011d2:	1d7b      	adds	r3, r7, #5
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	4313      	orrs	r3, r2
 80011da:	b21b      	sxth	r3, r3
 80011dc:	b29b      	uxth	r3, r3
}
 80011de:	0018      	movs	r0, r3
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b002      	add	sp, #8
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	48000800 	.word	0x48000800
 80011ec:	48000400 	.word	0x48000400

080011f0 <readReg>:

uint16_t readReg(uint16_t reg, int8_t index)
{
 80011f0:	b590      	push	{r4, r7, lr}
 80011f2:	b085      	sub	sp, #20
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	0002      	movs	r2, r0
 80011f8:	1dbb      	adds	r3, r7, #6
 80011fa:	801a      	strh	r2, [r3, #0]
 80011fc:	1d7b      	adds	r3, r7, #5
 80011fe:	1c0a      	adds	r2, r1, #0
 8001200:	701a      	strb	r2, [r3, #0]
    uint16_t ret;
    uint8_t lo;
    if (!done_reset)
 8001202:	4b83      	ldr	r3, [pc, #524]	; (8001410 <readReg+0x220>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d101      	bne.n	800120e <readReg+0x1e>
        reset();
 800120a:	f7ff fe93 	bl	8000f34 <reset>
    CS_ACTIVE;
 800120e:	4b81      	ldr	r3, [pc, #516]	; (8001414 <readReg+0x224>)
 8001210:	2200      	movs	r2, #0
 8001212:	2101      	movs	r1, #1
 8001214:	0018      	movs	r0, r3
 8001216:	f002 fb33 	bl	8003880 <HAL_GPIO_WritePin>
    WriteCmd(reg);
 800121a:	2390      	movs	r3, #144	; 0x90
 800121c:	05db      	lsls	r3, r3, #23
 800121e:	2200      	movs	r2, #0
 8001220:	2110      	movs	r1, #16
 8001222:	0018      	movs	r0, r3
 8001224:	f002 fb2c 	bl	8003880 <HAL_GPIO_WritePin>
 8001228:	1dbb      	adds	r3, r7, #6
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	0a1b      	lsrs	r3, r3, #8
 800122e:	b29a      	uxth	r2, r3
 8001230:	210f      	movs	r1, #15
 8001232:	187b      	adds	r3, r7, r1
 8001234:	701a      	strb	r2, [r3, #0]
 8001236:	240e      	movs	r4, #14
 8001238:	193b      	adds	r3, r7, r4
 800123a:	1dba      	adds	r2, r7, #6
 800123c:	8812      	ldrh	r2, [r2, #0]
 800123e:	701a      	strb	r2, [r3, #0]
 8001240:	2390      	movs	r3, #144	; 0x90
 8001242:	05db      	lsls	r3, r3, #23
 8001244:	22e0      	movs	r2, #224	; 0xe0
 8001246:	04d2      	lsls	r2, r2, #19
 8001248:	619a      	str	r2, [r3, #24]
 800124a:	4b72      	ldr	r3, [pc, #456]	; (8001414 <readReg+0x224>)
 800124c:	2287      	movs	r2, #135	; 0x87
 800124e:	04d2      	lsls	r2, r2, #19
 8001250:	619a      	str	r2, [r3, #24]
 8001252:	4b71      	ldr	r3, [pc, #452]	; (8001418 <readReg+0x228>)
 8001254:	2280      	movs	r2, #128	; 0x80
 8001256:	0412      	lsls	r2, r2, #16
 8001258:	619a      	str	r2, [r3, #24]
 800125a:	0008      	movs	r0, r1
 800125c:	183b      	adds	r3, r7, r0
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	025a      	lsls	r2, r3, #9
 8001262:	2380      	movs	r3, #128	; 0x80
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	401a      	ands	r2, r3
 8001268:	183b      	adds	r3, r7, r0
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	0219      	lsls	r1, r3, #8
 800126e:	2380      	movs	r3, #128	; 0x80
 8001270:	00db      	lsls	r3, r3, #3
 8001272:	400b      	ands	r3, r1
 8001274:	431a      	orrs	r2, r3
 8001276:	183b      	adds	r3, r7, r0
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	0059      	lsls	r1, r3, #1
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	400b      	ands	r3, r1
 8001282:	431a      	orrs	r2, r3
 8001284:	2390      	movs	r3, #144	; 0x90
 8001286:	05db      	lsls	r3, r3, #23
 8001288:	619a      	str	r2, [r3, #24]
 800128a:	183b      	adds	r3, r7, r0
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2208      	movs	r2, #8
 8001290:	401a      	ands	r2, r3
 8001292:	183b      	adds	r3, r7, r0
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	2120      	movs	r1, #32
 800129a:	400b      	ands	r3, r1
 800129c:	431a      	orrs	r2, r3
 800129e:	183b      	adds	r3, r7, r0
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	105b      	asrs	r3, r3, #1
 80012a4:	2110      	movs	r1, #16
 80012a6:	400b      	ands	r3, r1
 80012a8:	431a      	orrs	r2, r3
 80012aa:	183b      	adds	r3, r7, r0
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	0119      	lsls	r1, r3, #4
 80012b0:	2380      	movs	r3, #128	; 0x80
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	400b      	ands	r3, r1
 80012b6:	431a      	orrs	r2, r3
 80012b8:	4b56      	ldr	r3, [pc, #344]	; (8001414 <readReg+0x224>)
 80012ba:	619a      	str	r2, [r3, #24]
 80012bc:	183b      	adds	r3, r7, r0
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	019b      	lsls	r3, r3, #6
 80012c2:	0019      	movs	r1, r3
 80012c4:	4b54      	ldr	r3, [pc, #336]	; (8001418 <readReg+0x228>)
 80012c6:	2280      	movs	r2, #128	; 0x80
 80012c8:	400a      	ands	r2, r1
 80012ca:	619a      	str	r2, [r3, #24]
 80012cc:	2390      	movs	r3, #144	; 0x90
 80012ce:	05db      	lsls	r3, r3, #23
 80012d0:	2200      	movs	r2, #0
 80012d2:	2102      	movs	r1, #2
 80012d4:	0018      	movs	r0, r3
 80012d6:	f002 fad3 	bl	8003880 <HAL_GPIO_WritePin>
 80012da:	2390      	movs	r3, #144	; 0x90
 80012dc:	05db      	lsls	r3, r3, #23
 80012de:	2201      	movs	r2, #1
 80012e0:	2102      	movs	r1, #2
 80012e2:	0018      	movs	r0, r3
 80012e4:	f002 facc 	bl	8003880 <HAL_GPIO_WritePin>
 80012e8:	2390      	movs	r3, #144	; 0x90
 80012ea:	05db      	lsls	r3, r3, #23
 80012ec:	2201      	movs	r2, #1
 80012ee:	2102      	movs	r1, #2
 80012f0:	0018      	movs	r0, r3
 80012f2:	f002 fac5 	bl	8003880 <HAL_GPIO_WritePin>
 80012f6:	2390      	movs	r3, #144	; 0x90
 80012f8:	05db      	lsls	r3, r3, #23
 80012fa:	22e0      	movs	r2, #224	; 0xe0
 80012fc:	04d2      	lsls	r2, r2, #19
 80012fe:	619a      	str	r2, [r3, #24]
 8001300:	4b44      	ldr	r3, [pc, #272]	; (8001414 <readReg+0x224>)
 8001302:	2287      	movs	r2, #135	; 0x87
 8001304:	04d2      	lsls	r2, r2, #19
 8001306:	619a      	str	r2, [r3, #24]
 8001308:	4b43      	ldr	r3, [pc, #268]	; (8001418 <readReg+0x228>)
 800130a:	2280      	movs	r2, #128	; 0x80
 800130c:	0412      	lsls	r2, r2, #16
 800130e:	619a      	str	r2, [r3, #24]
 8001310:	193b      	adds	r3, r7, r4
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	025a      	lsls	r2, r3, #9
 8001316:	2380      	movs	r3, #128	; 0x80
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	401a      	ands	r2, r3
 800131c:	193b      	adds	r3, r7, r4
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	0219      	lsls	r1, r3, #8
 8001322:	2380      	movs	r3, #128	; 0x80
 8001324:	00db      	lsls	r3, r3, #3
 8001326:	400b      	ands	r3, r1
 8001328:	431a      	orrs	r2, r3
 800132a:	193b      	adds	r3, r7, r4
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	0059      	lsls	r1, r3, #1
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	400b      	ands	r3, r1
 8001336:	431a      	orrs	r2, r3
 8001338:	2390      	movs	r3, #144	; 0x90
 800133a:	05db      	lsls	r3, r3, #23
 800133c:	619a      	str	r2, [r3, #24]
 800133e:	0020      	movs	r0, r4
 8001340:	183b      	adds	r3, r7, r0
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2208      	movs	r2, #8
 8001346:	401a      	ands	r2, r3
 8001348:	183b      	adds	r3, r7, r0
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	005b      	lsls	r3, r3, #1
 800134e:	2120      	movs	r1, #32
 8001350:	400b      	ands	r3, r1
 8001352:	431a      	orrs	r2, r3
 8001354:	183b      	adds	r3, r7, r0
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	105b      	asrs	r3, r3, #1
 800135a:	2110      	movs	r1, #16
 800135c:	400b      	ands	r3, r1
 800135e:	431a      	orrs	r2, r3
 8001360:	183b      	adds	r3, r7, r0
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	0119      	lsls	r1, r3, #4
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	400b      	ands	r3, r1
 800136c:	431a      	orrs	r2, r3
 800136e:	4b29      	ldr	r3, [pc, #164]	; (8001414 <readReg+0x224>)
 8001370:	619a      	str	r2, [r3, #24]
 8001372:	183b      	adds	r3, r7, r0
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	019b      	lsls	r3, r3, #6
 8001378:	0019      	movs	r1, r3
 800137a:	4b27      	ldr	r3, [pc, #156]	; (8001418 <readReg+0x228>)
 800137c:	2280      	movs	r2, #128	; 0x80
 800137e:	400a      	ands	r2, r1
 8001380:	619a      	str	r2, [r3, #24]
 8001382:	2390      	movs	r3, #144	; 0x90
 8001384:	05db      	lsls	r3, r3, #23
 8001386:	2200      	movs	r2, #0
 8001388:	2102      	movs	r1, #2
 800138a:	0018      	movs	r0, r3
 800138c:	f002 fa78 	bl	8003880 <HAL_GPIO_WritePin>
 8001390:	2390      	movs	r3, #144	; 0x90
 8001392:	05db      	lsls	r3, r3, #23
 8001394:	2201      	movs	r2, #1
 8001396:	2102      	movs	r1, #2
 8001398:	0018      	movs	r0, r3
 800139a:	f002 fa71 	bl	8003880 <HAL_GPIO_WritePin>
 800139e:	2390      	movs	r3, #144	; 0x90
 80013a0:	05db      	lsls	r3, r3, #23
 80013a2:	2201      	movs	r2, #1
 80013a4:	2102      	movs	r1, #2
 80013a6:	0018      	movs	r0, r3
 80013a8:	f002 fa6a 	bl	8003880 <HAL_GPIO_WritePin>
 80013ac:	2390      	movs	r3, #144	; 0x90
 80013ae:	05db      	lsls	r3, r3, #23
 80013b0:	2201      	movs	r2, #1
 80013b2:	2110      	movs	r1, #16
 80013b4:	0018      	movs	r0, r3
 80013b6:	f002 fa63 	bl	8003880 <HAL_GPIO_WritePin>
    setReadDir();
 80013ba:	f7ff f9a1 	bl	8000700 <setReadDir>
    delay(1);    //1us should be adequate
 80013be:	2001      	movs	r0, #1
 80013c0:	f7ff f922 	bl	8000608 <delay>
    //    READ_16(ret);
    do { ret = read16bits(); }while (--index >= 0);  //need to test with SSD1963
 80013c4:	230c      	movs	r3, #12
 80013c6:	18fc      	adds	r4, r7, r3
 80013c8:	f7ff fe14 	bl	8000ff4 <read16bits>
 80013cc:	0003      	movs	r3, r0
 80013ce:	8023      	strh	r3, [r4, #0]
 80013d0:	1d7b      	adds	r3, r7, #5
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	3b01      	subs	r3, #1
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	1d7b      	adds	r3, r7, #5
 80013da:	701a      	strb	r2, [r3, #0]
 80013dc:	1d7b      	adds	r3, r7, #5
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b7f      	cmp	r3, #127	; 0x7f
 80013e2:	d9ef      	bls.n	80013c4 <readReg+0x1d4>
    RD_IDLE;
 80013e4:	2390      	movs	r3, #144	; 0x90
 80013e6:	05db      	lsls	r3, r3, #23
 80013e8:	2201      	movs	r2, #1
 80013ea:	2101      	movs	r1, #1
 80013ec:	0018      	movs	r0, r3
 80013ee:	f002 fa47 	bl	8003880 <HAL_GPIO_WritePin>
    CS_IDLE;
 80013f2:	4b08      	ldr	r3, [pc, #32]	; (8001414 <readReg+0x224>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	2101      	movs	r1, #1
 80013f8:	0018      	movs	r0, r3
 80013fa:	f002 fa41 	bl	8003880 <HAL_GPIO_WritePin>
    setWriteDir();
 80013fe:	f7ff f9bb 	bl	8000778 <setWriteDir>
    return ret;
 8001402:	230c      	movs	r3, #12
 8001404:	18fb      	adds	r3, r7, r3
 8001406:	881b      	ldrh	r3, [r3, #0]
}
 8001408:	0018      	movs	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	b005      	add	sp, #20
 800140e:	bd90      	pop	{r4, r7, pc}
 8001410:	2000002e 	.word	0x2000002e
 8001414:	48000400 	.word	0x48000400
 8001418:	48000800 	.word	0x48000800

0800141c <readReg32>:

uint32_t readReg32(uint16_t reg)
{
 800141c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	0002      	movs	r2, r0
 8001424:	1dbb      	adds	r3, r7, #6
 8001426:	801a      	strh	r2, [r3, #0]
    uint16_t h = readReg(reg, 0);
 8001428:	250e      	movs	r5, #14
 800142a:	197c      	adds	r4, r7, r5
 800142c:	1dbb      	adds	r3, r7, #6
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	2100      	movs	r1, #0
 8001432:	0018      	movs	r0, r3
 8001434:	f7ff fedc 	bl	80011f0 <readReg>
 8001438:	0003      	movs	r3, r0
 800143a:	8023      	strh	r3, [r4, #0]
    uint16_t l = readReg(reg, 1);
 800143c:	260c      	movs	r6, #12
 800143e:	19bc      	adds	r4, r7, r6
 8001440:	1dbb      	adds	r3, r7, #6
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	2101      	movs	r1, #1
 8001446:	0018      	movs	r0, r3
 8001448:	f7ff fed2 	bl	80011f0 <readReg>
 800144c:	0003      	movs	r3, r0
 800144e:	8023      	strh	r3, [r4, #0]
    return ((uint32_t) h << 16) | (l);
 8001450:	197b      	adds	r3, r7, r5
 8001452:	881b      	ldrh	r3, [r3, #0]
 8001454:	041a      	lsls	r2, r3, #16
 8001456:	19bb      	adds	r3, r7, r6
 8001458:	881b      	ldrh	r3, [r3, #0]
 800145a:	4313      	orrs	r3, r2
}
 800145c:	0018      	movs	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	b005      	add	sp, #20
 8001462:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001464 <tft_init>:
    return ((uint32_t) h << 24) | (m << 8) | (l >> 8);
}


void tft_init(uint16_t ID)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	0002      	movs	r2, r0
 800146c:	1dbb      	adds	r3, r7, #6
 800146e:	801a      	strh	r2, [r3, #0]
    int16_t *p16;               //so we can "write" to a const protected variable.
    const uint8_t *table8_ads = NULL;
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]
    int16_t table_size;
    _lcd_xor = 0;
 8001474:	4b2a      	ldr	r3, [pc, #168]	; (8001520 <tft_init+0xbc>)
 8001476:	2200      	movs	r2, #0
 8001478:	801a      	strh	r2, [r3, #0]
    switch (_lcd_ID = ID) {
 800147a:	4b2a      	ldr	r3, [pc, #168]	; (8001524 <tft_init+0xc0>)
 800147c:	1dba      	adds	r2, r7, #6
 800147e:	8812      	ldrh	r2, [r2, #0]
 8001480:	801a      	strh	r2, [r3, #0]
 8001482:	4b28      	ldr	r3, [pc, #160]	; (8001524 <tft_init+0xc0>)
 8001484:	881b      	ldrh	r3, [r3, #0]
 8001486:	001a      	movs	r2, r3
 8001488:	4b27      	ldr	r3, [pc, #156]	; (8001528 <tft_init+0xc4>)
 800148a:	429a      	cmp	r2, r3
 800148c:	d115      	bne.n	80014ba <tft_init+0x56>
    case 0x9486:
        _lcd_capable = AUTO_READINC | MIPI_DCS_REV1 | MV_AXIS; //Red 3.5", Blue 3.5"
 800148e:	4b27      	ldr	r3, [pc, #156]	; (800152c <tft_init+0xc8>)
 8001490:	4a27      	ldr	r2, [pc, #156]	; (8001530 <tft_init+0xcc>)
 8001492:	801a      	strh	r2, [r3, #0]
            0xB6, 3, 0x02, 0x02, 0x3B,  // Display Function Control [02 02 3B]
            // 3.2 TM  3.2 Inch Initial Code not bad
			0xE0, 15, 0x0F, 0x21, 0x1C, 0x0B, 0x0E, 0x08, 0x49, 0x98, 0x38, 0x09, 0x11, 0x03, 0x14, 0x10, 0x00,
			0xE1, 15, 0x0F, 0x2F, 0x2B, 0x0C, 0x0E, 0x06, 0x47, 0x76, 0x37, 0x07, 0x11, 0x04, 0x23, 0x1E, 0x00,
        };
        table8_ads = ILI9486_regValues, table_size = sizeof(ILI9486_regValues);
 8001494:	4b27      	ldr	r3, [pc, #156]	; (8001534 <tft_init+0xd0>)
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	2312      	movs	r3, #18
 800149a:	18fb      	adds	r3, r7, r3
 800149c:	223b      	movs	r2, #59	; 0x3b
 800149e:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) &_height;
 80014a0:	4b25      	ldr	r3, [pc, #148]	; (8001538 <tft_init+0xd4>)
 80014a2:	60fb      	str	r3, [r7, #12]
        *p16 = 320;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	22a0      	movs	r2, #160	; 0xa0
 80014a8:	0052      	lsls	r2, r2, #1
 80014aa:	801a      	strh	r2, [r3, #0]
        p16 = (int16_t *) &_width;
 80014ac:	4b23      	ldr	r3, [pc, #140]	; (800153c <tft_init+0xd8>)
 80014ae:	60fb      	str	r3, [r7, #12]
        *p16 = 480;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	22f0      	movs	r2, #240	; 0xf0
 80014b4:	0052      	lsls	r2, r2, #1
 80014b6:	801a      	strh	r2, [r3, #0]
        break;
 80014b8:	e005      	b.n	80014c6 <tft_init+0x62>
    default:
        p16 = (int16_t *) &width;
 80014ba:	4b21      	ldr	r3, [pc, #132]	; (8001540 <tft_init+0xdc>)
 80014bc:	60fb      	str	r3, [r7, #12]
        *p16 = 0;       //error value for width
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2200      	movs	r2, #0
 80014c2:	801a      	strh	r2, [r3, #0]
        break;
 80014c4:	46c0      	nop			; (mov r8, r8)
    }
    _lcd_rev = ((_lcd_capable & REV_SCREEN) != 0);
 80014c6:	4b19      	ldr	r3, [pc, #100]	; (800152c <tft_init+0xc8>)
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	001a      	movs	r2, r3
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	015b      	lsls	r3, r3, #5
 80014d0:	4013      	ands	r3, r2
 80014d2:	1e5a      	subs	r2, r3, #1
 80014d4:	4193      	sbcs	r3, r2
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	b29a      	uxth	r2, r3
 80014da:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <tft_init+0xe0>)
 80014dc:	801a      	strh	r2, [r3, #0]
    if (table8_ads != NULL) {
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d012      	beq.n	800150a <tft_init+0xa6>
        static const uint8_t wake_on[]  = {
			0x11, 0,            //Sleep Out
            TFTLCD_DELAY8, 150,
            0x29, 0,            //Display On
        };
		init_table(&reset_off, sizeof(reset_off));
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <tft_init+0xe4>)
 80014e6:	2109      	movs	r1, #9
 80014e8:	0018      	movs	r0, r3
 80014ea:	f7ff fcbe 	bl	8000e6a <init_table>
	    init_table(table8_ads, table_size);   //can change PIXFMT
 80014ee:	2312      	movs	r3, #18
 80014f0:	18fb      	adds	r3, r7, r3
 80014f2:	2200      	movs	r2, #0
 80014f4:	5e9a      	ldrsh	r2, [r3, r2]
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	0011      	movs	r1, r2
 80014fa:	0018      	movs	r0, r3
 80014fc:	f7ff fcb5 	bl	8000e6a <init_table>
		init_table(&wake_on, sizeof(wake_on));
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <tft_init+0xe8>)
 8001502:	2106      	movs	r1, #6
 8001504:	0018      	movs	r0, r3
 8001506:	f7ff fcb0 	bl	8000e6a <init_table>
    }
    setRotation(0);             //PORTRAIT
 800150a:	2000      	movs	r0, #0
 800150c:	f000 f830 	bl	8001570 <setRotation>
    invertDisplay(false);
 8001510:	2000      	movs	r0, #0
 8001512:	f000 fd0f 	bl	8001f34 <invertDisplay>
}
 8001516:	46c0      	nop			; (mov r8, r8)
 8001518:	46bd      	mov	sp, r7
 800151a:	b006      	add	sp, #24
 800151c:	bd80      	pop	{r7, pc}
 800151e:	46c0      	nop			; (mov r8, r8)
 8001520:	2000008c 	.word	0x2000008c
 8001524:	2000008a 	.word	0x2000008a
 8001528:	00009486 	.word	0x00009486
 800152c:	2000007c 	.word	0x2000007c
 8001530:	00000403 	.word	0x00000403
 8001534:	080048b8 	.word	0x080048b8
 8001538:	20000006 	.word	0x20000006
 800153c:	20000004 	.word	0x20000004
 8001540:	080006ad 	.word	0x080006ad
 8001544:	20000080 	.word	0x20000080
 8001548:	080048f4 	.word	0x080048f4
 800154c:	08004900 	.word	0x08004900

08001550 <readID>:

uint16_t readID(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
    uint16_t ret = readReg32(0xD3);
 8001556:	20d3      	movs	r0, #211	; 0xd3
 8001558:	f7ff ff60 	bl	800141c <readReg32>
 800155c:	0002      	movs	r2, r0
 800155e:	1dbb      	adds	r3, r7, #6
 8001560:	801a      	strh	r2, [r3, #0]
    return ret;
 8001562:	1dbb      	adds	r3, r7, #6
 8001564:	881b      	ldrh	r3, [r3, #0]
}
 8001566:	0018      	movs	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	b002      	add	sp, #8
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <setRotation>:
        setAddrWindow(0, 0, width() - 1, height() - 1);
    return 0;
}

void setRotation(uint8_t r)
{
 8001570:	b5b0      	push	{r4, r5, r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	0002      	movs	r2, r0
 8001578:	1dfb      	adds	r3, r7, #7
 800157a:	701a      	strb	r2, [r3, #0]
   uint16_t GS, SS_v, ORG, REV = _lcd_rev;
 800157c:	2312      	movs	r3, #18
 800157e:	18fb      	adds	r3, r7, r3
 8001580:	4ac7      	ldr	r2, [pc, #796]	; (80018a0 <setRotation+0x330>)
 8001582:	8812      	ldrh	r2, [r2, #0]
 8001584:	801a      	strh	r2, [r3, #0]
   uint8_t val, d[3];
   rotation = r & 3;           // just perform the operation ourselves on the protected variables
 8001586:	1dfb      	adds	r3, r7, #7
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2203      	movs	r2, #3
 800158c:	4013      	ands	r3, r2
 800158e:	b2da      	uxtb	r2, r3
 8001590:	4bc4      	ldr	r3, [pc, #784]	; (80018a4 <setRotation+0x334>)
 8001592:	701a      	strb	r2, [r3, #0]
   _width = (rotation & 1) ? HEIGHT : WIDTH;
 8001594:	4bc3      	ldr	r3, [pc, #780]	; (80018a4 <setRotation+0x334>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	001a      	movs	r2, r3
 800159a:	2301      	movs	r3, #1
 800159c:	4013      	ands	r3, r2
 800159e:	d002      	beq.n	80015a6 <setRotation+0x36>
 80015a0:	23f0      	movs	r3, #240	; 0xf0
 80015a2:	005b      	lsls	r3, r3, #1
 80015a4:	e001      	b.n	80015aa <setRotation+0x3a>
 80015a6:	23a0      	movs	r3, #160	; 0xa0
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	4abf      	ldr	r2, [pc, #764]	; (80018a8 <setRotation+0x338>)
 80015ac:	8013      	strh	r3, [r2, #0]
   _height = (rotation & 1) ? WIDTH : HEIGHT;
 80015ae:	4bbd      	ldr	r3, [pc, #756]	; (80018a4 <setRotation+0x334>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	001a      	movs	r2, r3
 80015b4:	2301      	movs	r3, #1
 80015b6:	4013      	ands	r3, r2
 80015b8:	d002      	beq.n	80015c0 <setRotation+0x50>
 80015ba:	23a0      	movs	r3, #160	; 0xa0
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	e001      	b.n	80015c4 <setRotation+0x54>
 80015c0:	23f0      	movs	r3, #240	; 0xf0
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4ab9      	ldr	r2, [pc, #740]	; (80018ac <setRotation+0x33c>)
 80015c6:	8013      	strh	r3, [r2, #0]
   switch (rotation) {
 80015c8:	4bb6      	ldr	r3, [pc, #728]	; (80018a4 <setRotation+0x334>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d00d      	beq.n	80015ec <setRotation+0x7c>
 80015d0:	dc02      	bgt.n	80015d8 <setRotation+0x68>
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d005      	beq.n	80015e2 <setRotation+0x72>
 80015d6:	e018      	b.n	800160a <setRotation+0x9a>
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d00c      	beq.n	80015f6 <setRotation+0x86>
 80015dc:	2b03      	cmp	r3, #3
 80015de:	d00f      	beq.n	8001600 <setRotation+0x90>
 80015e0:	e013      	b.n	800160a <setRotation+0x9a>
   case 0:                    //PORTRAIT:
       val = 0x48;             //MY=0, MX=1, MV=0, ML=0, BGR=1
 80015e2:	230b      	movs	r3, #11
 80015e4:	18fb      	adds	r3, r7, r3
 80015e6:	2248      	movs	r2, #72	; 0x48
 80015e8:	701a      	strb	r2, [r3, #0]
       break;
 80015ea:	e00e      	b.n	800160a <setRotation+0x9a>
   case 1:                    //LANDSCAPE: 90 degrees
       val = 0x28;             //MY=0, MX=0, MV=1, ML=0, BGR=1
 80015ec:	230b      	movs	r3, #11
 80015ee:	18fb      	adds	r3, r7, r3
 80015f0:	2228      	movs	r2, #40	; 0x28
 80015f2:	701a      	strb	r2, [r3, #0]
       break;
 80015f4:	e009      	b.n	800160a <setRotation+0x9a>
   case 2:                    //PORTRAIT_REV: 180 degrees
       val = 0x98;             //MY=1, MX=0, MV=0, ML=1, BGR=1
 80015f6:	230b      	movs	r3, #11
 80015f8:	18fb      	adds	r3, r7, r3
 80015fa:	2298      	movs	r2, #152	; 0x98
 80015fc:	701a      	strb	r2, [r3, #0]
       break;
 80015fe:	e004      	b.n	800160a <setRotation+0x9a>
   case 3:                    //LANDSCAPE_REV: 270 degrees
       val = 0xF8;             //MY=1, MX=1, MV=1, ML=1, BGR=1
 8001600:	230b      	movs	r3, #11
 8001602:	18fb      	adds	r3, r7, r3
 8001604:	22f8      	movs	r2, #248	; 0xf8
 8001606:	701a      	strb	r2, [r3, #0]
       break;
 8001608:	46c0      	nop			; (mov r8, r8)
   }
   if (_lcd_capable & INVERT_GS)
 800160a:	4ba9      	ldr	r3, [pc, #676]	; (80018b0 <setRotation+0x340>)
 800160c:	881b      	ldrh	r3, [r3, #0]
 800160e:	001a      	movs	r2, r3
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	4013      	ands	r3, r2
 8001616:	d008      	beq.n	800162a <setRotation+0xba>
       val ^= 0x80;
 8001618:	210b      	movs	r1, #11
 800161a:	187b      	adds	r3, r7, r1
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2280      	movs	r2, #128	; 0x80
 8001620:	4252      	negs	r2, r2
 8001622:	4053      	eors	r3, r2
 8001624:	b2da      	uxtb	r2, r3
 8001626:	187b      	adds	r3, r7, r1
 8001628:	701a      	strb	r2, [r3, #0]
   if (_lcd_capable & INVERT_SS)
 800162a:	4ba1      	ldr	r3, [pc, #644]	; (80018b0 <setRotation+0x340>)
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	001a      	movs	r2, r3
 8001630:	2380      	movs	r3, #128	; 0x80
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	4013      	ands	r3, r2
 8001636:	d007      	beq.n	8001648 <setRotation+0xd8>
       val ^= 0x40;
 8001638:	210b      	movs	r1, #11
 800163a:	187b      	adds	r3, r7, r1
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	2240      	movs	r2, #64	; 0x40
 8001640:	4053      	eors	r3, r2
 8001642:	b2da      	uxtb	r2, r3
 8001644:	187b      	adds	r3, r7, r1
 8001646:	701a      	strb	r2, [r3, #0]
   if (_lcd_capable & INVERT_RGB)
 8001648:	4b99      	ldr	r3, [pc, #612]	; (80018b0 <setRotation+0x340>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	001a      	movs	r2, r3
 800164e:	2380      	movs	r3, #128	; 0x80
 8001650:	011b      	lsls	r3, r3, #4
 8001652:	4013      	ands	r3, r2
 8001654:	d007      	beq.n	8001666 <setRotation+0xf6>
       val ^= 0x08;
 8001656:	210b      	movs	r1, #11
 8001658:	187b      	adds	r3, r7, r1
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2208      	movs	r2, #8
 800165e:	4053      	eors	r3, r2
 8001660:	b2da      	uxtb	r2, r3
 8001662:	187b      	adds	r3, r7, r1
 8001664:	701a      	strb	r2, [r3, #0]
   if (_lcd_capable & MIPI_DCS_REV1) {
 8001666:	4b92      	ldr	r3, [pc, #584]	; (80018b0 <setRotation+0x340>)
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	001a      	movs	r2, r3
 800166c:	2301      	movs	r3, #1
 800166e:	4013      	ands	r3, r2
 8001670:	d100      	bne.n	8001674 <setRotation+0x104>
 8001672:	e0bc      	b.n	80017ee <setRotation+0x27e>
       if (_lcd_ID == 0x6814) {  //.kbv my weird 0x9486 might be 68140
 8001674:	4b8f      	ldr	r3, [pc, #572]	; (80018b4 <setRotation+0x344>)
 8001676:	881b      	ldrh	r3, [r3, #0]
 8001678:	4a8f      	ldr	r2, [pc, #572]	; (80018b8 <setRotation+0x348>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d136      	bne.n	80016ec <setRotation+0x17c>
           GS = (val & 0x80) ? (1 << 6) : 0;   //MY
 800167e:	200b      	movs	r0, #11
 8001680:	183b      	adds	r3, r7, r0
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	b25b      	sxtb	r3, r3
 8001686:	105b      	asrs	r3, r3, #1
 8001688:	b25b      	sxtb	r3, r3
 800168a:	b29a      	uxth	r2, r3
 800168c:	2410      	movs	r4, #16
 800168e:	193b      	adds	r3, r7, r4
 8001690:	2140      	movs	r1, #64	; 0x40
 8001692:	400a      	ands	r2, r1
 8001694:	801a      	strh	r2, [r3, #0]
           SS_v = (val & 0x40) ? (1 << 5) : 0;   //MX
 8001696:	183b      	adds	r3, r7, r0
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	105b      	asrs	r3, r3, #1
 800169c:	b29a      	uxth	r2, r3
 800169e:	250e      	movs	r5, #14
 80016a0:	197b      	adds	r3, r7, r5
 80016a2:	2120      	movs	r1, #32
 80016a4:	400a      	ands	r2, r1
 80016a6:	801a      	strh	r2, [r3, #0]
           val &= 0x28;        //keep MV, BGR, MY=0, MX=0, ML=0
 80016a8:	183b      	adds	r3, r7, r0
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2228      	movs	r2, #40	; 0x28
 80016ae:	4013      	ands	r3, r2
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	183b      	adds	r3, r7, r0
 80016b4:	701a      	strb	r2, [r3, #0]
           d[0] = 0;
 80016b6:	2108      	movs	r1, #8
 80016b8:	187b      	adds	r3, r7, r1
 80016ba:	2200      	movs	r2, #0
 80016bc:	701a      	strb	r2, [r3, #0]
           d[1] = GS | SS_v | 0x02;      //MY, MX
 80016be:	193b      	adds	r3, r7, r4
 80016c0:	881b      	ldrh	r3, [r3, #0]
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	197b      	adds	r3, r7, r5
 80016c6:	881b      	ldrh	r3, [r3, #0]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	4313      	orrs	r3, r2
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2202      	movs	r2, #2
 80016d0:	4313      	orrs	r3, r2
 80016d2:	b2da      	uxtb	r2, r3
 80016d4:	187b      	adds	r3, r7, r1
 80016d6:	705a      	strb	r2, [r3, #1]
           d[2] = 0x3B;
 80016d8:	187b      	adds	r3, r7, r1
 80016da:	223b      	movs	r2, #59	; 0x3b
 80016dc:	709a      	strb	r2, [r3, #2]
           WriteCmdParamN(0xB6, 3, d);
 80016de:	187b      	adds	r3, r7, r1
 80016e0:	001a      	movs	r2, r3
 80016e2:	2103      	movs	r1, #3
 80016e4:	20b6      	movs	r0, #182	; 0xb6
 80016e6:	f7ff fa33 	bl	8000b50 <WriteCmdParamN>
           goto common_MC;
 80016ea:	e05e      	b.n	80017aa <setRotation+0x23a>
       }
       else if (_lcd_ID == 0x1963 || _lcd_ID == 0x9481 || _lcd_ID == 0x1511) {
 80016ec:	4b71      	ldr	r3, [pc, #452]	; (80018b4 <setRotation+0x344>)
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	4a72      	ldr	r2, [pc, #456]	; (80018bc <setRotation+0x34c>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d009      	beq.n	800170a <setRotation+0x19a>
 80016f6:	4b6f      	ldr	r3, [pc, #444]	; (80018b4 <setRotation+0x344>)
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	4a71      	ldr	r2, [pc, #452]	; (80018c0 <setRotation+0x350>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d004      	beq.n	800170a <setRotation+0x19a>
 8001700:	4b6c      	ldr	r3, [pc, #432]	; (80018b4 <setRotation+0x344>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	4a6f      	ldr	r2, [pc, #444]	; (80018c4 <setRotation+0x354>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d14c      	bne.n	80017a4 <setRotation+0x234>
           if (val & 0x80)
 800170a:	230b      	movs	r3, #11
 800170c:	18fb      	adds	r3, r7, r3
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	b25b      	sxtb	r3, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	da07      	bge.n	8001726 <setRotation+0x1b6>
               val |= 0x01;    //GS
 8001716:	210b      	movs	r1, #11
 8001718:	187b      	adds	r3, r7, r1
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2201      	movs	r2, #1
 800171e:	4313      	orrs	r3, r2
 8001720:	b2da      	uxtb	r2, r3
 8001722:	187b      	adds	r3, r7, r1
 8001724:	701a      	strb	r2, [r3, #0]
           if ((val & 0x40))
 8001726:	230b      	movs	r3, #11
 8001728:	18fb      	adds	r3, r7, r3
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	001a      	movs	r2, r3
 800172e:	2340      	movs	r3, #64	; 0x40
 8001730:	4013      	ands	r3, r2
 8001732:	d007      	beq.n	8001744 <setRotation+0x1d4>
               val |= 0x02;    //SS
 8001734:	210b      	movs	r1, #11
 8001736:	187b      	adds	r3, r7, r1
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2202      	movs	r2, #2
 800173c:	4313      	orrs	r3, r2
 800173e:	b2da      	uxtb	r2, r3
 8001740:	187b      	adds	r3, r7, r1
 8001742:	701a      	strb	r2, [r3, #0]
           if (_lcd_ID == 0x1963) val &= ~0xC0;
 8001744:	4b5b      	ldr	r3, [pc, #364]	; (80018b4 <setRotation+0x344>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	4a5c      	ldr	r2, [pc, #368]	; (80018bc <setRotation+0x34c>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d107      	bne.n	800175e <setRotation+0x1ee>
 800174e:	210b      	movs	r1, #11
 8001750:	187b      	adds	r3, r7, r1
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	223f      	movs	r2, #63	; 0x3f
 8001756:	4013      	ands	r3, r2
 8001758:	b2da      	uxtb	r2, r3
 800175a:	187b      	adds	r3, r7, r1
 800175c:	701a      	strb	r2, [r3, #0]
           if (_lcd_ID == 0x9481) val &= ~0xD0;
 800175e:	4b55      	ldr	r3, [pc, #340]	; (80018b4 <setRotation+0x344>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	4a57      	ldr	r2, [pc, #348]	; (80018c0 <setRotation+0x350>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d107      	bne.n	8001778 <setRotation+0x208>
 8001768:	210b      	movs	r1, #11
 800176a:	187b      	adds	r3, r7, r1
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	222f      	movs	r2, #47	; 0x2f
 8001770:	4013      	ands	r3, r2
 8001772:	b2da      	uxtb	r2, r3
 8001774:	187b      	adds	r3, r7, r1
 8001776:	701a      	strb	r2, [r3, #0]
           if (_lcd_ID == 0x1511) {
 8001778:	4b4e      	ldr	r3, [pc, #312]	; (80018b4 <setRotation+0x344>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	4a51      	ldr	r2, [pc, #324]	; (80018c4 <setRotation+0x354>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d112      	bne.n	80017a8 <setRotation+0x238>
               val &= ~0x10;   //remove ML
 8001782:	210b      	movs	r1, #11
 8001784:	187b      	adds	r3, r7, r1
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2210      	movs	r2, #16
 800178a:	4393      	bics	r3, r2
 800178c:	b2da      	uxtb	r2, r3
 800178e:	187b      	adds	r3, r7, r1
 8001790:	701a      	strb	r2, [r3, #0]
               val |= 0xC0;    //force penguin 180 rotation
 8001792:	187b      	adds	r3, r7, r1
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2240      	movs	r2, #64	; 0x40
 8001798:	4252      	negs	r2, r2
 800179a:	4313      	orrs	r3, r2
 800179c:	b2da      	uxtb	r2, r3
 800179e:	187b      	adds	r3, r7, r1
 80017a0:	701a      	strb	r2, [r3, #0]
           }
           goto common_MC;
 80017a2:	e001      	b.n	80017a8 <setRotation+0x238>
      }
     common_MC:
 80017a4:	46c0      	nop			; (mov r8, r8)
 80017a6:	e000      	b.n	80017aa <setRotation+0x23a>
           goto common_MC;
 80017a8:	46c0      	nop			; (mov r8, r8)
       _MC = 0x2A, _MP = 0x2B, _MW = 0x2C, _SC = 0x2A, _EC = 0x2A, _SP = 0x2B, _EP = 0x2B;
 80017aa:	4b47      	ldr	r3, [pc, #284]	; (80018c8 <setRotation+0x358>)
 80017ac:	222a      	movs	r2, #42	; 0x2a
 80017ae:	801a      	strh	r2, [r3, #0]
 80017b0:	4b46      	ldr	r3, [pc, #280]	; (80018cc <setRotation+0x35c>)
 80017b2:	222b      	movs	r2, #43	; 0x2b
 80017b4:	801a      	strh	r2, [r3, #0]
 80017b6:	4b46      	ldr	r3, [pc, #280]	; (80018d0 <setRotation+0x360>)
 80017b8:	222c      	movs	r2, #44	; 0x2c
 80017ba:	801a      	strh	r2, [r3, #0]
 80017bc:	4b45      	ldr	r3, [pc, #276]	; (80018d4 <setRotation+0x364>)
 80017be:	222a      	movs	r2, #42	; 0x2a
 80017c0:	801a      	strh	r2, [r3, #0]
 80017c2:	4b45      	ldr	r3, [pc, #276]	; (80018d8 <setRotation+0x368>)
 80017c4:	222a      	movs	r2, #42	; 0x2a
 80017c6:	801a      	strh	r2, [r3, #0]
 80017c8:	4b44      	ldr	r3, [pc, #272]	; (80018dc <setRotation+0x36c>)
 80017ca:	222b      	movs	r2, #43	; 0x2b
 80017cc:	801a      	strh	r2, [r3, #0]
 80017ce:	4b44      	ldr	r3, [pc, #272]	; (80018e0 <setRotation+0x370>)
 80017d0:	222b      	movs	r2, #43	; 0x2b
 80017d2:	801a      	strh	r2, [r3, #0]
     common_BGR:
       WriteCmdParamN(0x36, 1, &val);
 80017d4:	240b      	movs	r4, #11
 80017d6:	193b      	adds	r3, r7, r4
 80017d8:	001a      	movs	r2, r3
 80017da:	2101      	movs	r1, #1
 80017dc:	2036      	movs	r0, #54	; 0x36
 80017de:	f7ff f9b7 	bl	8000b50 <WriteCmdParamN>
       _lcd_madctl = val;
 80017e2:	193b      	adds	r3, r7, r4
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	4b3e      	ldr	r3, [pc, #248]	; (80018e4 <setRotation+0x374>)
 80017ea:	801a      	strh	r2, [r3, #0]
 80017ec:	e0ee      	b.n	80019cc <setRotation+0x45c>
   }
   // cope with 9320 variants
   else {
       switch (_lcd_ID) {
 80017ee:	4b31      	ldr	r3, [pc, #196]	; (80018b4 <setRotation+0x344>)
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	4a3d      	ldr	r2, [pc, #244]	; (80018e8 <setRotation+0x378>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d00d      	beq.n	8001814 <setRotation+0x2a4>
 80017f8:	4a3b      	ldr	r2, [pc, #236]	; (80018e8 <setRotation+0x378>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	dc03      	bgt.n	8001806 <setRotation+0x296>
 80017fe:	4a3b      	ldr	r2, [pc, #236]	; (80018ec <setRotation+0x37c>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d007      	beq.n	8001814 <setRotation+0x2a4>
 8001804:	e082      	b.n	800190c <setRotation+0x39c>
 8001806:	4a3a      	ldr	r2, [pc, #232]	; (80018f0 <setRotation+0x380>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d003      	beq.n	8001814 <setRotation+0x2a4>
 800180c:	4a39      	ldr	r2, [pc, #228]	; (80018f4 <setRotation+0x384>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d000      	beq.n	8001814 <setRotation+0x2a4>
 8001812:	e07b      	b.n	800190c <setRotation+0x39c>
       case 0x5420:
       case 0x7793:
       case 0x9326:
		case 0xB509:
           _MC = 0x200, _MP = 0x201, _MW = 0x202, _SC = 0x210, _EC = 0x211, _SP = 0x212, _EP = 0x213;
 8001814:	4b2c      	ldr	r3, [pc, #176]	; (80018c8 <setRotation+0x358>)
 8001816:	2280      	movs	r2, #128	; 0x80
 8001818:	0092      	lsls	r2, r2, #2
 800181a:	801a      	strh	r2, [r3, #0]
 800181c:	4b2b      	ldr	r3, [pc, #172]	; (80018cc <setRotation+0x35c>)
 800181e:	4a36      	ldr	r2, [pc, #216]	; (80018f8 <setRotation+0x388>)
 8001820:	801a      	strh	r2, [r3, #0]
 8001822:	4b2b      	ldr	r3, [pc, #172]	; (80018d0 <setRotation+0x360>)
 8001824:	4a35      	ldr	r2, [pc, #212]	; (80018fc <setRotation+0x38c>)
 8001826:	801a      	strh	r2, [r3, #0]
 8001828:	4b2a      	ldr	r3, [pc, #168]	; (80018d4 <setRotation+0x364>)
 800182a:	2284      	movs	r2, #132	; 0x84
 800182c:	0092      	lsls	r2, r2, #2
 800182e:	801a      	strh	r2, [r3, #0]
 8001830:	4b29      	ldr	r3, [pc, #164]	; (80018d8 <setRotation+0x368>)
 8001832:	4a33      	ldr	r2, [pc, #204]	; (8001900 <setRotation+0x390>)
 8001834:	801a      	strh	r2, [r3, #0]
 8001836:	4b29      	ldr	r3, [pc, #164]	; (80018dc <setRotation+0x36c>)
 8001838:	4a32      	ldr	r2, [pc, #200]	; (8001904 <setRotation+0x394>)
 800183a:	801a      	strh	r2, [r3, #0]
 800183c:	4b28      	ldr	r3, [pc, #160]	; (80018e0 <setRotation+0x370>)
 800183e:	4a32      	ldr	r2, [pc, #200]	; (8001908 <setRotation+0x398>)
 8001840:	801a      	strh	r2, [r3, #0]
           GS = (val & 0x80) ? (1 << 15) : 0;
 8001842:	230b      	movs	r3, #11
 8001844:	18fb      	adds	r3, r7, r3
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	b25b      	sxtb	r3, r3
 800184a:	b29a      	uxth	r2, r3
 800184c:	2310      	movs	r3, #16
 800184e:	18fb      	adds	r3, r7, r3
 8001850:	0bd2      	lsrs	r2, r2, #15
 8001852:	03d2      	lsls	r2, r2, #15
 8001854:	801a      	strh	r2, [r3, #0]
			uint16_t NL;
			NL = ((432 / 8) - 1) << 9;
 8001856:	2314      	movs	r3, #20
 8001858:	18fb      	adds	r3, r7, r3
 800185a:	22d4      	movs	r2, #212	; 0xd4
 800185c:	01d2      	lsls	r2, r2, #7
 800185e:	801a      	strh	r2, [r3, #0]
           if (_lcd_ID == 0x9326 || _lcd_ID == 0x5420) NL >>= 1;
 8001860:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <setRotation+0x344>)
 8001862:	881b      	ldrh	r3, [r3, #0]
 8001864:	4a22      	ldr	r2, [pc, #136]	; (80018f0 <setRotation+0x380>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d004      	beq.n	8001874 <setRotation+0x304>
 800186a:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <setRotation+0x344>)
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	4a1f      	ldr	r2, [pc, #124]	; (80018ec <setRotation+0x37c>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d105      	bne.n	8001880 <setRotation+0x310>
 8001874:	2214      	movs	r2, #20
 8001876:	18bb      	adds	r3, r7, r2
 8001878:	18ba      	adds	r2, r7, r2
 800187a:	8812      	ldrh	r2, [r2, #0]
 800187c:	0852      	lsrs	r2, r2, #1
 800187e:	801a      	strh	r2, [r3, #0]
           WriteCmdData(0x400, GS | NL);
 8001880:	2310      	movs	r3, #16
 8001882:	18fa      	adds	r2, r7, r3
 8001884:	2314      	movs	r3, #20
 8001886:	18fb      	adds	r3, r7, r3
 8001888:	8812      	ldrh	r2, [r2, #0]
 800188a:	881b      	ldrh	r3, [r3, #0]
 800188c:	4313      	orrs	r3, r2
 800188e:	b29a      	uxth	r2, r3
 8001890:	2380      	movs	r3, #128	; 0x80
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	0011      	movs	r1, r2
 8001896:	0018      	movs	r0, r3
 8001898:	f7fe ff1c 	bl	80006d4 <WriteCmdData>
           goto common_SS;
 800189c:	e05f      	b.n	800195e <setRotation+0x3ee>
 800189e:	46c0      	nop			; (mov r8, r8)
 80018a0:	20000080 	.word	0x20000080
 80018a4:	2000002f 	.word	0x2000002f
 80018a8:	20000004 	.word	0x20000004
 80018ac:	20000006 	.word	0x20000006
 80018b0:	2000007c 	.word	0x2000007c
 80018b4:	2000008a 	.word	0x2000008a
 80018b8:	00006814 	.word	0x00006814
 80018bc:	00001963 	.word	0x00001963
 80018c0:	00009481 	.word	0x00009481
 80018c4:	00001511 	.word	0x00001511
 80018c8:	20000084 	.word	0x20000084
 80018cc:	20000082 	.word	0x20000082
 80018d0:	2000007a 	.word	0x2000007a
 80018d4:	20000086 	.word	0x20000086
 80018d8:	2000008e 	.word	0x2000008e
 80018dc:	2000007e 	.word	0x2000007e
 80018e0:	20000088 	.word	0x20000088
 80018e4:	20000090 	.word	0x20000090
 80018e8:	00007793 	.word	0x00007793
 80018ec:	00005420 	.word	0x00005420
 80018f0:	00009326 	.word	0x00009326
 80018f4:	0000b509 	.word	0x0000b509
 80018f8:	00000201 	.word	0x00000201
 80018fc:	00000202 	.word	0x00000202
 8001900:	00000211 	.word	0x00000211
 8001904:	00000212 	.word	0x00000212
 8001908:	00000213 	.word	0x00000213
       default:
           _MC = 0x20, _MP = 0x21, _MW = 0x22, _SC = 0x50, _EC = 0x51, _SP = 0x52, _EP = 0x53;
 800190c:	4b56      	ldr	r3, [pc, #344]	; (8001a68 <setRotation+0x4f8>)
 800190e:	2220      	movs	r2, #32
 8001910:	801a      	strh	r2, [r3, #0]
 8001912:	4b56      	ldr	r3, [pc, #344]	; (8001a6c <setRotation+0x4fc>)
 8001914:	2221      	movs	r2, #33	; 0x21
 8001916:	801a      	strh	r2, [r3, #0]
 8001918:	4b55      	ldr	r3, [pc, #340]	; (8001a70 <setRotation+0x500>)
 800191a:	2222      	movs	r2, #34	; 0x22
 800191c:	801a      	strh	r2, [r3, #0]
 800191e:	4b55      	ldr	r3, [pc, #340]	; (8001a74 <setRotation+0x504>)
 8001920:	2250      	movs	r2, #80	; 0x50
 8001922:	801a      	strh	r2, [r3, #0]
 8001924:	4b54      	ldr	r3, [pc, #336]	; (8001a78 <setRotation+0x508>)
 8001926:	2251      	movs	r2, #81	; 0x51
 8001928:	801a      	strh	r2, [r3, #0]
 800192a:	4b54      	ldr	r3, [pc, #336]	; (8001a7c <setRotation+0x50c>)
 800192c:	2252      	movs	r2, #82	; 0x52
 800192e:	801a      	strh	r2, [r3, #0]
 8001930:	4b53      	ldr	r3, [pc, #332]	; (8001a80 <setRotation+0x510>)
 8001932:	2253      	movs	r2, #83	; 0x53
 8001934:	801a      	strh	r2, [r3, #0]
           GS = (val & 0x80) ? (1 << 15) : 0;
 8001936:	230b      	movs	r3, #11
 8001938:	18fb      	adds	r3, r7, r3
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	b25b      	sxtb	r3, r3
 800193e:	b29a      	uxth	r2, r3
 8001940:	2110      	movs	r1, #16
 8001942:	187b      	adds	r3, r7, r1
 8001944:	0bd2      	lsrs	r2, r2, #15
 8001946:	03d2      	lsls	r2, r2, #15
 8001948:	801a      	strh	r2, [r3, #0]
           WriteCmdData(0x60, GS | 0x2700);    // Gate Scan Line (0xA700)
 800194a:	187b      	adds	r3, r7, r1
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	229c      	movs	r2, #156	; 0x9c
 8001950:	0192      	lsls	r2, r2, #6
 8001952:	4313      	orrs	r3, r2
 8001954:	b29b      	uxth	r3, r3
 8001956:	0019      	movs	r1, r3
 8001958:	2060      	movs	r0, #96	; 0x60
 800195a:	f7fe febb 	bl	80006d4 <WriteCmdData>
         common_SS:
           SS_v = (val & 0x40) ? (1 << 8) : 0;
 800195e:	240b      	movs	r4, #11
 8001960:	193b      	adds	r3, r7, r4
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	b299      	uxth	r1, r3
 8001968:	200e      	movs	r0, #14
 800196a:	183b      	adds	r3, r7, r0
 800196c:	2280      	movs	r2, #128	; 0x80
 800196e:	0052      	lsls	r2, r2, #1
 8001970:	400a      	ands	r2, r1
 8001972:	801a      	strh	r2, [r3, #0]
           WriteCmdData(0x01, SS_v);     // set Driver Output Control
 8001974:	183b      	adds	r3, r7, r0
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	0019      	movs	r1, r3
 800197a:	2001      	movs	r0, #1
 800197c:	f7fe feaa 	bl	80006d4 <WriteCmdData>
         common_ORG:
           ORG = (val & 0x20) ? (1 << 3) : 0;
 8001980:	193b      	adds	r3, r7, r4
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	109b      	asrs	r3, r3, #2
 8001986:	b29a      	uxth	r2, r3
 8001988:	2316      	movs	r3, #22
 800198a:	18fb      	adds	r3, r7, r3
 800198c:	2108      	movs	r1, #8
 800198e:	400a      	ands	r2, r1
 8001990:	801a      	strh	r2, [r3, #0]
           if (val & 0x08)
 8001992:	193b      	adds	r3, r7, r4
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	001a      	movs	r2, r3
 8001998:	2308      	movs	r3, #8
 800199a:	4013      	ands	r3, r2
 800199c:	d007      	beq.n	80019ae <setRotation+0x43e>
               ORG |= 0x1000;  //BGR
 800199e:	2216      	movs	r2, #22
 80019a0:	18bb      	adds	r3, r7, r2
 80019a2:	18ba      	adds	r2, r7, r2
 80019a4:	8812      	ldrh	r2, [r2, #0]
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	0149      	lsls	r1, r1, #5
 80019aa:	430a      	orrs	r2, r1
 80019ac:	801a      	strh	r2, [r3, #0]
           _lcd_madctl = ORG | 0x0030;
 80019ae:	2316      	movs	r3, #22
 80019b0:	18fb      	adds	r3, r7, r3
 80019b2:	881b      	ldrh	r3, [r3, #0]
 80019b4:	2230      	movs	r2, #48	; 0x30
 80019b6:	4313      	orrs	r3, r2
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	4b32      	ldr	r3, [pc, #200]	; (8001a84 <setRotation+0x514>)
 80019bc:	801a      	strh	r2, [r3, #0]
           WriteCmdData(0x03, _lcd_madctl);    // set GRAM write direction and BGR=1.
 80019be:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <setRotation+0x514>)
 80019c0:	881b      	ldrh	r3, [r3, #0]
 80019c2:	0019      	movs	r1, r3
 80019c4:	2003      	movs	r0, #3
 80019c6:	f7fe fe85 	bl	80006d4 <WriteCmdData>
           break;
 80019ca:	46c0      	nop			; (mov r8, r8)
		}
   }
   if ((rotation & 1) && ((_lcd_capable & MV_AXIS) == 0)) {
 80019cc:	4b2e      	ldr	r3, [pc, #184]	; (8001a88 <setRotation+0x518>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	001a      	movs	r2, r3
 80019d2:	2301      	movs	r3, #1
 80019d4:	4013      	ands	r3, r2
 80019d6:	d02b      	beq.n	8001a30 <setRotation+0x4c0>
 80019d8:	4b2c      	ldr	r3, [pc, #176]	; (8001a8c <setRotation+0x51c>)
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	001a      	movs	r2, r3
 80019de:	2380      	movs	r3, #128	; 0x80
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	4013      	ands	r3, r2
 80019e4:	d124      	bne.n	8001a30 <setRotation+0x4c0>
       uint16_t x;
       x = _MC, _MC = _MP, _MP = x;
 80019e6:	210c      	movs	r1, #12
 80019e8:	187b      	adds	r3, r7, r1
 80019ea:	4a1f      	ldr	r2, [pc, #124]	; (8001a68 <setRotation+0x4f8>)
 80019ec:	8812      	ldrh	r2, [r2, #0]
 80019ee:	801a      	strh	r2, [r3, #0]
 80019f0:	4b1e      	ldr	r3, [pc, #120]	; (8001a6c <setRotation+0x4fc>)
 80019f2:	881a      	ldrh	r2, [r3, #0]
 80019f4:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <setRotation+0x4f8>)
 80019f6:	801a      	strh	r2, [r3, #0]
 80019f8:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <setRotation+0x4fc>)
 80019fa:	187a      	adds	r2, r7, r1
 80019fc:	8812      	ldrh	r2, [r2, #0]
 80019fe:	801a      	strh	r2, [r3, #0]
       x = _SC, _SC = _SP, _SP = x;    //.kbv check 0139
 8001a00:	187b      	adds	r3, r7, r1
 8001a02:	4a1c      	ldr	r2, [pc, #112]	; (8001a74 <setRotation+0x504>)
 8001a04:	8812      	ldrh	r2, [r2, #0]
 8001a06:	801a      	strh	r2, [r3, #0]
 8001a08:	4b1c      	ldr	r3, [pc, #112]	; (8001a7c <setRotation+0x50c>)
 8001a0a:	881a      	ldrh	r2, [r3, #0]
 8001a0c:	4b19      	ldr	r3, [pc, #100]	; (8001a74 <setRotation+0x504>)
 8001a0e:	801a      	strh	r2, [r3, #0]
 8001a10:	4b1a      	ldr	r3, [pc, #104]	; (8001a7c <setRotation+0x50c>)
 8001a12:	187a      	adds	r2, r7, r1
 8001a14:	8812      	ldrh	r2, [r2, #0]
 8001a16:	801a      	strh	r2, [r3, #0]
       x = _EC, _EC = _EP, _EP = x;    //.kbv check 0139
 8001a18:	187b      	adds	r3, r7, r1
 8001a1a:	4a17      	ldr	r2, [pc, #92]	; (8001a78 <setRotation+0x508>)
 8001a1c:	8812      	ldrh	r2, [r2, #0]
 8001a1e:	801a      	strh	r2, [r3, #0]
 8001a20:	4b17      	ldr	r3, [pc, #92]	; (8001a80 <setRotation+0x510>)
 8001a22:	881a      	ldrh	r2, [r3, #0]
 8001a24:	4b14      	ldr	r3, [pc, #80]	; (8001a78 <setRotation+0x508>)
 8001a26:	801a      	strh	r2, [r3, #0]
 8001a28:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <setRotation+0x510>)
 8001a2a:	187a      	adds	r2, r7, r1
 8001a2c:	8812      	ldrh	r2, [r2, #0]
 8001a2e:	801a      	strh	r2, [r3, #0]
   }
   setAddrWindow(0, 0, width() - 1, height() - 1);
 8001a30:	f7fe fe3c 	bl	80006ac <width>
 8001a34:	0003      	movs	r3, r0
 8001a36:	3b01      	subs	r3, #1
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	b21c      	sxth	r4, r3
 8001a3c:	f7fe fe40 	bl	80006c0 <height>
 8001a40:	0003      	movs	r3, r0
 8001a42:	3b01      	subs	r3, #1
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	b21b      	sxth	r3, r3
 8001a48:	0022      	movs	r2, r4
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f000 f867 	bl	8001b20 <setAddrWindow>
   vertScroll(0, HEIGHT, 0);   //reset scrolling after a rotation
 8001a52:	23f0      	movs	r3, #240	; 0xf0
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	2200      	movs	r2, #0
 8001a58:	0019      	movs	r1, r3
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	f000 f92a 	bl	8001cb4 <vertScroll>
}
 8001a60:	46c0      	nop			; (mov r8, r8)
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b006      	add	sp, #24
 8001a66:	bdb0      	pop	{r4, r5, r7, pc}
 8001a68:	20000084 	.word	0x20000084
 8001a6c:	20000082 	.word	0x20000082
 8001a70:	2000007a 	.word	0x2000007a
 8001a74:	20000086 	.word	0x20000086
 8001a78:	2000008e 	.word	0x2000008e
 8001a7c:	2000007e 	.word	0x2000007e
 8001a80:	20000088 	.word	0x20000088
 8001a84:	20000090 	.word	0x20000090
 8001a88:	2000002f 	.word	0x2000002f
 8001a8c:	2000007c 	.word	0x2000007c

08001a90 <drawPixel>:

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8001a90:	b590      	push	{r4, r7, lr}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	0004      	movs	r4, r0
 8001a98:	0008      	movs	r0, r1
 8001a9a:	0011      	movs	r1, r2
 8001a9c:	1dbb      	adds	r3, r7, #6
 8001a9e:	1c22      	adds	r2, r4, #0
 8001aa0:	801a      	strh	r2, [r3, #0]
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	1c02      	adds	r2, r0, #0
 8001aa6:	801a      	strh	r2, [r3, #0]
 8001aa8:	1cbb      	adds	r3, r7, #2
 8001aaa:	1c0a      	adds	r2, r1, #0
 8001aac:	801a      	strh	r2, [r3, #0]
   // MCUFRIEND just plots at edge if you try to write outside of the box:
   if (x < 0 || y < 0 || x >= width() || y >= height())
 8001aae:	1dbb      	adds	r3, r7, #6
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	5e9b      	ldrsh	r3, [r3, r2]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	db2c      	blt.n	8001b12 <drawPixel+0x82>
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	2200      	movs	r2, #0
 8001abc:	5e9b      	ldrsh	r3, [r3, r2]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	db27      	blt.n	8001b12 <drawPixel+0x82>
 8001ac2:	1dbb      	adds	r3, r7, #6
 8001ac4:	2400      	movs	r4, #0
 8001ac6:	5f1c      	ldrsh	r4, [r3, r4]
 8001ac8:	f7fe fdf0 	bl	80006ac <width>
 8001acc:	0003      	movs	r3, r0
 8001ace:	429c      	cmp	r4, r3
 8001ad0:	da1f      	bge.n	8001b12 <drawPixel+0x82>
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	2400      	movs	r4, #0
 8001ad6:	5f1c      	ldrsh	r4, [r3, r4]
 8001ad8:	f7fe fdf2 	bl	80006c0 <height>
 8001adc:	0003      	movs	r3, r0
 8001ade:	429c      	cmp	r4, r3
 8001ae0:	da17      	bge.n	8001b12 <drawPixel+0x82>
       return;
   setAddrWindow(x, y, x, y);
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	2400      	movs	r4, #0
 8001ae6:	5f1c      	ldrsh	r4, [r3, r4]
 8001ae8:	1dbb      	adds	r3, r7, #6
 8001aea:	2200      	movs	r2, #0
 8001aec:	5e9a      	ldrsh	r2, [r3, r2]
 8001aee:	1d3b      	adds	r3, r7, #4
 8001af0:	2100      	movs	r1, #0
 8001af2:	5e59      	ldrsh	r1, [r3, r1]
 8001af4:	1dbb      	adds	r3, r7, #6
 8001af6:	2000      	movs	r0, #0
 8001af8:	5e18      	ldrsh	r0, [r3, r0]
 8001afa:	0023      	movs	r3, r4
 8001afc:	f000 f810 	bl	8001b20 <setAddrWindow>
   WriteCmdData(_MW, color);
 8001b00:	4b06      	ldr	r3, [pc, #24]	; (8001b1c <drawPixel+0x8c>)
 8001b02:	881a      	ldrh	r2, [r3, #0]
 8001b04:	1cbb      	adds	r3, r7, #2
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	0019      	movs	r1, r3
 8001b0a:	0010      	movs	r0, r2
 8001b0c:	f7fe fde2 	bl	80006d4 <WriteCmdData>
 8001b10:	e000      	b.n	8001b14 <drawPixel+0x84>
       return;
 8001b12:	46c0      	nop			; (mov r8, r8)
}
 8001b14:	46bd      	mov	sp, r7
 8001b16:	b003      	add	sp, #12
 8001b18:	bd90      	pop	{r4, r7, pc}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	2000007a 	.word	0x2000007a

08001b20 <setAddrWindow>:

void setAddrWindow(int16_t x, int16_t y, int16_t x1, int16_t y1)
{
 8001b20:	b5b0      	push	{r4, r5, r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	0005      	movs	r5, r0
 8001b28:	000c      	movs	r4, r1
 8001b2a:	0010      	movs	r0, r2
 8001b2c:	0019      	movs	r1, r3
 8001b2e:	1dbb      	adds	r3, r7, #6
 8001b30:	1c2a      	adds	r2, r5, #0
 8001b32:	801a      	strh	r2, [r3, #0]
 8001b34:	1d3b      	adds	r3, r7, #4
 8001b36:	1c22      	adds	r2, r4, #0
 8001b38:	801a      	strh	r2, [r3, #0]
 8001b3a:	1cbb      	adds	r3, r7, #2
 8001b3c:	1c02      	adds	r2, r0, #0
 8001b3e:	801a      	strh	r2, [r3, #0]
 8001b40:	003b      	movs	r3, r7
 8001b42:	1c0a      	adds	r2, r1, #0
 8001b44:	801a      	strh	r2, [r3, #0]
   if (_lcd_capable & MIPI_DCS_REV1) {
 8001b46:	4b53      	ldr	r3, [pc, #332]	; (8001c94 <setAddrWindow+0x174>)
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	001a      	movs	r2, r3
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	4013      	ands	r3, r2
 8001b50:	d032      	beq.n	8001bb8 <setAddrWindow+0x98>
       WriteCmdParam4(_SC, x >> 8, x, x1 >> 8, x1);   //Start column instead of _MC
 8001b52:	4b51      	ldr	r3, [pc, #324]	; (8001c98 <setAddrWindow+0x178>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	b2d8      	uxtb	r0, r3
 8001b58:	1dbb      	adds	r3, r7, #6
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	5e9b      	ldrsh	r3, [r3, r2]
 8001b5e:	121b      	asrs	r3, r3, #8
 8001b60:	b21b      	sxth	r3, r3
 8001b62:	b2d9      	uxtb	r1, r3
 8001b64:	1dbb      	adds	r3, r7, #6
 8001b66:	881b      	ldrh	r3, [r3, #0]
 8001b68:	b2da      	uxtb	r2, r3
 8001b6a:	1cbb      	adds	r3, r7, #2
 8001b6c:	2400      	movs	r4, #0
 8001b6e:	5f1b      	ldrsh	r3, [r3, r4]
 8001b70:	121b      	asrs	r3, r3, #8
 8001b72:	b21b      	sxth	r3, r3
 8001b74:	b2dc      	uxtb	r4, r3
 8001b76:	1cbb      	adds	r3, r7, #2
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	0023      	movs	r3, r4
 8001b80:	f7ff f942 	bl	8000e08 <WriteCmdParam4>
       WriteCmdParam4(_SP, y >> 8, y, y1 >> 8, y1);   //
 8001b84:	4b45      	ldr	r3, [pc, #276]	; (8001c9c <setAddrWindow+0x17c>)
 8001b86:	881b      	ldrh	r3, [r3, #0]
 8001b88:	b2d8      	uxtb	r0, r3
 8001b8a:	1d3b      	adds	r3, r7, #4
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	5e9b      	ldrsh	r3, [r3, r2]
 8001b90:	121b      	asrs	r3, r3, #8
 8001b92:	b21b      	sxth	r3, r3
 8001b94:	b2d9      	uxtb	r1, r3
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	881b      	ldrh	r3, [r3, #0]
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	003b      	movs	r3, r7
 8001b9e:	2400      	movs	r4, #0
 8001ba0:	5f1b      	ldrsh	r3, [r3, r4]
 8001ba2:	121b      	asrs	r3, r3, #8
 8001ba4:	b21b      	sxth	r3, r3
 8001ba6:	b2dc      	uxtb	r4, r3
 8001ba8:	003b      	movs	r3, r7
 8001baa:	881b      	ldrh	r3, [r3, #0]
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	0023      	movs	r3, r4
 8001bb2:	f7ff f929 	bl	8000e08 <WriteCmdParam4>
           WriteCmdData(_SP, y);
           WriteCmdData(_EC, x1);
           WriteCmdData(_EP, y1);
       }
   }
}
 8001bb6:	e068      	b.n	8001c8a <setAddrWindow+0x16a>
       WriteCmdData(_MC, x);
 8001bb8:	4b39      	ldr	r3, [pc, #228]	; (8001ca0 <setAddrWindow+0x180>)
 8001bba:	881a      	ldrh	r2, [r3, #0]
 8001bbc:	1dbb      	adds	r3, r7, #6
 8001bbe:	881b      	ldrh	r3, [r3, #0]
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	0010      	movs	r0, r2
 8001bc4:	f7fe fd86 	bl	80006d4 <WriteCmdData>
       WriteCmdData(_MP, y);
 8001bc8:	4b36      	ldr	r3, [pc, #216]	; (8001ca4 <setAddrWindow+0x184>)
 8001bca:	881a      	ldrh	r2, [r3, #0]
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	881b      	ldrh	r3, [r3, #0]
 8001bd0:	0019      	movs	r1, r3
 8001bd2:	0010      	movs	r0, r2
 8001bd4:	f7fe fd7e 	bl	80006d4 <WriteCmdData>
       if (!(x == x1 && y == y1)) {  //only need MC,MP for drawPixel
 8001bd8:	1dba      	adds	r2, r7, #6
 8001bda:	1cbb      	adds	r3, r7, #2
 8001bdc:	2100      	movs	r1, #0
 8001bde:	5e52      	ldrsh	r2, [r2, r1]
 8001be0:	2100      	movs	r1, #0
 8001be2:	5e5b      	ldrsh	r3, [r3, r1]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d107      	bne.n	8001bf8 <setAddrWindow+0xd8>
 8001be8:	1d3a      	adds	r2, r7, #4
 8001bea:	003b      	movs	r3, r7
 8001bec:	2100      	movs	r1, #0
 8001bee:	5e52      	ldrsh	r2, [r2, r1]
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	5e5b      	ldrsh	r3, [r3, r1]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d048      	beq.n	8001c8a <setAddrWindow+0x16a>
           if (_lcd_capable & XSA_XEA_16BIT) {
 8001bf8:	4b26      	ldr	r3, [pc, #152]	; (8001c94 <setAddrWindow+0x174>)
 8001bfa:	881b      	ldrh	r3, [r3, #0]
 8001bfc:	001a      	movs	r2, r3
 8001bfe:	2320      	movs	r3, #32
 8001c00:	4013      	ands	r3, r2
 8001c02:	d022      	beq.n	8001c4a <setAddrWindow+0x12a>
               if (rotation & 1)
 8001c04:	4b28      	ldr	r3, [pc, #160]	; (8001ca8 <setAddrWindow+0x188>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	001a      	movs	r2, r3
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d00e      	beq.n	8001c2e <setAddrWindow+0x10e>
                   y1 = y = (y1 << 8) | y;
 8001c10:	003b      	movs	r3, r7
 8001c12:	2200      	movs	r2, #0
 8001c14:	5e9b      	ldrsh	r3, [r3, r2]
 8001c16:	021b      	lsls	r3, r3, #8
 8001c18:	b219      	sxth	r1, r3
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	1d3a      	adds	r2, r7, #4
 8001c1e:	8812      	ldrh	r2, [r2, #0]
 8001c20:	430a      	orrs	r2, r1
 8001c22:	801a      	strh	r2, [r3, #0]
 8001c24:	003b      	movs	r3, r7
 8001c26:	1d3a      	adds	r2, r7, #4
 8001c28:	8812      	ldrh	r2, [r2, #0]
 8001c2a:	801a      	strh	r2, [r3, #0]
 8001c2c:	e00d      	b.n	8001c4a <setAddrWindow+0x12a>
                   x1 = x = (x1 << 8) | x;
 8001c2e:	1cbb      	adds	r3, r7, #2
 8001c30:	2200      	movs	r2, #0
 8001c32:	5e9b      	ldrsh	r3, [r3, r2]
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	b219      	sxth	r1, r3
 8001c38:	1dbb      	adds	r3, r7, #6
 8001c3a:	1dba      	adds	r2, r7, #6
 8001c3c:	8812      	ldrh	r2, [r2, #0]
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	801a      	strh	r2, [r3, #0]
 8001c42:	1cbb      	adds	r3, r7, #2
 8001c44:	1dba      	adds	r2, r7, #6
 8001c46:	8812      	ldrh	r2, [r2, #0]
 8001c48:	801a      	strh	r2, [r3, #0]
           WriteCmdData(_SC, x);
 8001c4a:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <setAddrWindow+0x178>)
 8001c4c:	881a      	ldrh	r2, [r3, #0]
 8001c4e:	1dbb      	adds	r3, r7, #6
 8001c50:	881b      	ldrh	r3, [r3, #0]
 8001c52:	0019      	movs	r1, r3
 8001c54:	0010      	movs	r0, r2
 8001c56:	f7fe fd3d 	bl	80006d4 <WriteCmdData>
           WriteCmdData(_SP, y);
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <setAddrWindow+0x17c>)
 8001c5c:	881a      	ldrh	r2, [r3, #0]
 8001c5e:	1d3b      	adds	r3, r7, #4
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	0019      	movs	r1, r3
 8001c64:	0010      	movs	r0, r2
 8001c66:	f7fe fd35 	bl	80006d4 <WriteCmdData>
           WriteCmdData(_EC, x1);
 8001c6a:	4b10      	ldr	r3, [pc, #64]	; (8001cac <setAddrWindow+0x18c>)
 8001c6c:	881a      	ldrh	r2, [r3, #0]
 8001c6e:	1cbb      	adds	r3, r7, #2
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	0019      	movs	r1, r3
 8001c74:	0010      	movs	r0, r2
 8001c76:	f7fe fd2d 	bl	80006d4 <WriteCmdData>
           WriteCmdData(_EP, y1);
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	; (8001cb0 <setAddrWindow+0x190>)
 8001c7c:	881a      	ldrh	r2, [r3, #0]
 8001c7e:	003b      	movs	r3, r7
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	0019      	movs	r1, r3
 8001c84:	0010      	movs	r0, r2
 8001c86:	f7fe fd25 	bl	80006d4 <WriteCmdData>
}
 8001c8a:	46c0      	nop			; (mov r8, r8)
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	b002      	add	sp, #8
 8001c90:	bdb0      	pop	{r4, r5, r7, pc}
 8001c92:	46c0      	nop			; (mov r8, r8)
 8001c94:	2000007c 	.word	0x2000007c
 8001c98:	20000086 	.word	0x20000086
 8001c9c:	2000007e 	.word	0x2000007e
 8001ca0:	20000084 	.word	0x20000084
 8001ca4:	20000082 	.word	0x20000082
 8001ca8:	2000002f 	.word	0x2000002f
 8001cac:	2000008e 	.word	0x2000008e
 8001cb0:	20000088 	.word	0x20000088

08001cb4 <vertScroll>:

void vertScroll(int16_t top, int16_t scrollines, int16_t offset)
{
 8001cb4:	b590      	push	{r4, r7, lr}
 8001cb6:	b087      	sub	sp, #28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	0004      	movs	r4, r0
 8001cbc:	0008      	movs	r0, r1
 8001cbe:	0011      	movs	r1, r2
 8001cc0:	1dbb      	adds	r3, r7, #6
 8001cc2:	1c22      	adds	r2, r4, #0
 8001cc4:	801a      	strh	r2, [r3, #0]
 8001cc6:	1d3b      	adds	r3, r7, #4
 8001cc8:	1c02      	adds	r2, r0, #0
 8001cca:	801a      	strh	r2, [r3, #0]
 8001ccc:	1cbb      	adds	r3, r7, #2
 8001cce:	1c0a      	adds	r2, r1, #0
 8001cd0:	801a      	strh	r2, [r3, #0]
#if defined(OFFSET_9327)
	if (_lcd_ID == 0x9327) {
	    if (rotation == 2 || rotation == 3) top += OFFSET_9327;
    }
#endif
    int16_t bfa = HEIGHT - top - scrollines;  // bottom fixed area
 8001cd2:	1dbb      	adds	r3, r7, #6
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	425b      	negs	r3, r3
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	1d3b      	adds	r3, r7, #4
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	33e1      	adds	r3, #225	; 0xe1
 8001ce4:	33ff      	adds	r3, #255	; 0xff
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	2316      	movs	r3, #22
 8001cea:	18fb      	adds	r3, r7, r3
 8001cec:	801a      	strh	r2, [r3, #0]
    int16_t vsp;
    int16_t sea = top;
 8001cee:	2312      	movs	r3, #18
 8001cf0:	18fb      	adds	r3, r7, r3
 8001cf2:	1dba      	adds	r2, r7, #6
 8001cf4:	8812      	ldrh	r2, [r2, #0]
 8001cf6:	801a      	strh	r2, [r3, #0]
	if (_lcd_ID == 0x9327) bfa += 32;
 8001cf8:	4b75      	ldr	r3, [pc, #468]	; (8001ed0 <vertScroll+0x21c>)
 8001cfa:	881b      	ldrh	r3, [r3, #0]
 8001cfc:	4a75      	ldr	r2, [pc, #468]	; (8001ed4 <vertScroll+0x220>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d106      	bne.n	8001d10 <vertScroll+0x5c>
 8001d02:	2116      	movs	r1, #22
 8001d04:	187b      	adds	r3, r7, r1
 8001d06:	881b      	ldrh	r3, [r3, #0]
 8001d08:	3320      	adds	r3, #32
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	187b      	adds	r3, r7, r1
 8001d0e:	801a      	strh	r2, [r3, #0]
    if (offset <= -scrollines || offset >= scrollines) offset = 0; //valid scroll
 8001d10:	1cbb      	adds	r3, r7, #2
 8001d12:	2200      	movs	r2, #0
 8001d14:	5e9a      	ldrsh	r2, [r3, r2]
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	2100      	movs	r1, #0
 8001d1a:	5e5b      	ldrsh	r3, [r3, r1]
 8001d1c:	425b      	negs	r3, r3
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	dd07      	ble.n	8001d32 <vertScroll+0x7e>
 8001d22:	1cba      	adds	r2, r7, #2
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	2100      	movs	r1, #0
 8001d28:	5e52      	ldrsh	r2, [r2, r1]
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	5e5b      	ldrsh	r3, [r3, r1]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	db02      	blt.n	8001d38 <vertScroll+0x84>
 8001d32:	1cbb      	adds	r3, r7, #2
 8001d34:	2200      	movs	r2, #0
 8001d36:	801a      	strh	r2, [r3, #0]
	vsp = top + offset; // vertical start position
 8001d38:	1dbb      	adds	r3, r7, #6
 8001d3a:	881a      	ldrh	r2, [r3, #0]
 8001d3c:	1cbb      	adds	r3, r7, #2
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	18d3      	adds	r3, r2, r3
 8001d42:	b29a      	uxth	r2, r3
 8001d44:	2314      	movs	r3, #20
 8001d46:	18fb      	adds	r3, r7, r3
 8001d48:	801a      	strh	r2, [r3, #0]
    if (offset < 0)
 8001d4a:	1cbb      	adds	r3, r7, #2
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	5e9b      	ldrsh	r3, [r3, r2]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	da08      	bge.n	8001d66 <vertScroll+0xb2>
        vsp += scrollines;          //keep in unsigned range
 8001d54:	2114      	movs	r1, #20
 8001d56:	187b      	adds	r3, r7, r1
 8001d58:	881a      	ldrh	r2, [r3, #0]
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	881b      	ldrh	r3, [r3, #0]
 8001d5e:	18d3      	adds	r3, r2, r3
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	187b      	adds	r3, r7, r1
 8001d64:	801a      	strh	r2, [r3, #0]
    sea = top + scrollines - 1;
 8001d66:	1dbb      	adds	r3, r7, #6
 8001d68:	881a      	ldrh	r2, [r3, #0]
 8001d6a:	1d3b      	adds	r3, r7, #4
 8001d6c:	881b      	ldrh	r3, [r3, #0]
 8001d6e:	18d3      	adds	r3, r2, r3
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	3b01      	subs	r3, #1
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	2312      	movs	r3, #18
 8001d78:	18fb      	adds	r3, r7, r3
 8001d7a:	801a      	strh	r2, [r3, #0]
    if (_lcd_capable & MIPI_DCS_REV1) {
 8001d7c:	4b56      	ldr	r3, [pc, #344]	; (8001ed8 <vertScroll+0x224>)
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	001a      	movs	r2, r3
 8001d82:	2301      	movs	r3, #1
 8001d84:	4013      	ands	r3, r2
 8001d86:	d056      	beq.n	8001e36 <vertScroll+0x182>
        uint8_t d[6];           // for multi-byte parameters
        d[0] = top >> 8;        //TFA
 8001d88:	1dbb      	adds	r3, r7, #6
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	5e9b      	ldrsh	r3, [r3, r2]
 8001d8e:	121b      	asrs	r3, r3, #8
 8001d90:	b21b      	sxth	r3, r3
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	210c      	movs	r1, #12
 8001d96:	187b      	adds	r3, r7, r1
 8001d98:	701a      	strb	r2, [r3, #0]
        d[1] = top;
 8001d9a:	1dbb      	adds	r3, r7, #6
 8001d9c:	881b      	ldrh	r3, [r3, #0]
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	187b      	adds	r3, r7, r1
 8001da2:	705a      	strb	r2, [r3, #1]
        d[2] = scrollines >> 8; //VSA
 8001da4:	1d3b      	adds	r3, r7, #4
 8001da6:	2200      	movs	r2, #0
 8001da8:	5e9b      	ldrsh	r3, [r3, r2]
 8001daa:	121b      	asrs	r3, r3, #8
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	187b      	adds	r3, r7, r1
 8001db2:	709a      	strb	r2, [r3, #2]
        d[3] = scrollines;
 8001db4:	1d3b      	adds	r3, r7, #4
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	187b      	adds	r3, r7, r1
 8001dbc:	70da      	strb	r2, [r3, #3]
        d[4] = bfa >> 8;        //BFA
 8001dbe:	2016      	movs	r0, #22
 8001dc0:	183b      	adds	r3, r7, r0
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	5e9b      	ldrsh	r3, [r3, r2]
 8001dc6:	121b      	asrs	r3, r3, #8
 8001dc8:	b21b      	sxth	r3, r3
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	187b      	adds	r3, r7, r1
 8001dce:	711a      	strb	r2, [r3, #4]
        d[5] = bfa;
 8001dd0:	183b      	adds	r3, r7, r0
 8001dd2:	881b      	ldrh	r3, [r3, #0]
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	187b      	adds	r3, r7, r1
 8001dd8:	715a      	strb	r2, [r3, #5]
        WriteCmdParamN(0x33, 6, d);
 8001dda:	000c      	movs	r4, r1
 8001ddc:	187b      	adds	r3, r7, r1
 8001dde:	001a      	movs	r2, r3
 8001de0:	2106      	movs	r1, #6
 8001de2:	2033      	movs	r0, #51	; 0x33
 8001de4:	f7fe feb4 	bl	8000b50 <WriteCmdParamN>
//        if (offset == 0 && rotation > 1) vsp = top + scrollines;   //make non-valid
		d[0] = vsp >> 8;        //VSP
 8001de8:	2014      	movs	r0, #20
 8001dea:	183b      	adds	r3, r7, r0
 8001dec:	2200      	movs	r2, #0
 8001dee:	5e9b      	ldrsh	r3, [r3, r2]
 8001df0:	121b      	asrs	r3, r3, #8
 8001df2:	b21b      	sxth	r3, r3
 8001df4:	b2da      	uxtb	r2, r3
 8001df6:	0021      	movs	r1, r4
 8001df8:	187b      	adds	r3, r7, r1
 8001dfa:	701a      	strb	r2, [r3, #0]
        d[1] = vsp;
 8001dfc:	183b      	adds	r3, r7, r0
 8001dfe:	881b      	ldrh	r3, [r3, #0]
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	187b      	adds	r3, r7, r1
 8001e04:	705a      	strb	r2, [r3, #1]
        WriteCmdParamN(0x37, 2, d);
 8001e06:	187b      	adds	r3, r7, r1
 8001e08:	001a      	movs	r2, r3
 8001e0a:	2102      	movs	r1, #2
 8001e0c:	2037      	movs	r0, #55	; 0x37
 8001e0e:	f7fe fe9f 	bl	8000b50 <WriteCmdParamN>
		if (offset == 0 && (_lcd_capable & MIPI_DCS_REV1)) {
 8001e12:	1cbb      	adds	r3, r7, #2
 8001e14:	2200      	movs	r2, #0
 8001e16:	5e9b      	ldrsh	r3, [r3, r2]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d155      	bne.n	8001ec8 <vertScroll+0x214>
 8001e1c:	4b2e      	ldr	r3, [pc, #184]	; (8001ed8 <vertScroll+0x224>)
 8001e1e:	881b      	ldrh	r3, [r3, #0]
 8001e20:	001a      	movs	r2, r3
 8001e22:	2301      	movs	r3, #1
 8001e24:	4013      	ands	r3, r2
 8001e26:	d04f      	beq.n	8001ec8 <vertScroll+0x214>
			WriteCmdParamN(0x13, 0, NULL);    //NORMAL i.e. disable scroll
 8001e28:	2200      	movs	r2, #0
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	2013      	movs	r0, #19
 8001e2e:	f7fe fe8f 	bl	8000b50 <WriteCmdParamN>
		}
		return;
 8001e32:	46c0      	nop			; (mov r8, r8)
 8001e34:	e048      	b.n	8001ec8 <vertScroll+0x214>
    }
    // cope with 9320 style variants:
    switch (_lcd_ID) {
 8001e36:	4b26      	ldr	r3, [pc, #152]	; (8001ed0 <vertScroll+0x21c>)
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	4a28      	ldr	r2, [pc, #160]	; (8001edc <vertScroll+0x228>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d01e      	beq.n	8001e7e <vertScroll+0x1ca>
 8001e40:	4a26      	ldr	r2, [pc, #152]	; (8001edc <vertScroll+0x228>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	dc06      	bgt.n	8001e54 <vertScroll+0x1a0>
 8001e46:	4a26      	ldr	r2, [pc, #152]	; (8001ee0 <vertScroll+0x22c>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d018      	beq.n	8001e7e <vertScroll+0x1ca>
 8001e4c:	4a25      	ldr	r2, [pc, #148]	; (8001ee4 <vertScroll+0x230>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d007      	beq.n	8001e62 <vertScroll+0x1ae>
 8001e52:	e027      	b.n	8001ea4 <vertScroll+0x1f0>
 8001e54:	4a24      	ldr	r2, [pc, #144]	; (8001ee8 <vertScroll+0x234>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d011      	beq.n	8001e7e <vertScroll+0x1ca>
 8001e5a:	4a24      	ldr	r2, [pc, #144]	; (8001eec <vertScroll+0x238>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d00e      	beq.n	8001e7e <vertScroll+0x1ca>
 8001e60:	e020      	b.n	8001ea4 <vertScroll+0x1f0>
    case 0x7783:
        WriteCmdData(0x61, _lcd_rev);   //!NDL, !VLE, REV
 8001e62:	4b23      	ldr	r3, [pc, #140]	; (8001ef0 <vertScroll+0x23c>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	0019      	movs	r1, r3
 8001e68:	2061      	movs	r0, #97	; 0x61
 8001e6a:	f7fe fc33 	bl	80006d4 <WriteCmdData>
        WriteCmdData(0x6A, vsp);        //VL#
 8001e6e:	2314      	movs	r3, #20
 8001e70:	18fb      	adds	r3, r7, r3
 8001e72:	881b      	ldrh	r3, [r3, #0]
 8001e74:	0019      	movs	r1, r3
 8001e76:	206a      	movs	r0, #106	; 0x6a
 8001e78:	f7fe fc2c 	bl	80006d4 <WriteCmdData>
        break;
 8001e7c:	e025      	b.n	8001eca <vertScroll+0x216>
	case 0x5420:
    case 0x7793:
	case 0x9326:
	case 0xB509:
        WriteCmdData(0x401, (1 << 1) | _lcd_rev);       //VLE, REV
 8001e7e:	4b1c      	ldr	r3, [pc, #112]	; (8001ef0 <vertScroll+0x23c>)
 8001e80:	881b      	ldrh	r3, [r3, #0]
 8001e82:	2202      	movs	r2, #2
 8001e84:	4313      	orrs	r3, r2
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	4a1a      	ldr	r2, [pc, #104]	; (8001ef4 <vertScroll+0x240>)
 8001e8a:	0019      	movs	r1, r3
 8001e8c:	0010      	movs	r0, r2
 8001e8e:	f7fe fc21 	bl	80006d4 <WriteCmdData>
        WriteCmdData(0x404, vsp);       //VL#
 8001e92:	2314      	movs	r3, #20
 8001e94:	18fb      	adds	r3, r7, r3
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	4a17      	ldr	r2, [pc, #92]	; (8001ef8 <vertScroll+0x244>)
 8001e9a:	0019      	movs	r1, r3
 8001e9c:	0010      	movs	r0, r2
 8001e9e:	f7fe fc19 	bl	80006d4 <WriteCmdData>
        break;
 8001ea2:	e012      	b.n	8001eca <vertScroll+0x216>
    default:
        // 0x6809, 0x9320, 0x9325, 0x9335, 0xB505 can only scroll whole screen
        WriteCmdData(0x61, (1 << 1) | _lcd_rev);        //!NDL, VLE, REV
 8001ea4:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <vertScroll+0x23c>)
 8001ea6:	881b      	ldrh	r3, [r3, #0]
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	0019      	movs	r1, r3
 8001eb0:	2061      	movs	r0, #97	; 0x61
 8001eb2:	f7fe fc0f 	bl	80006d4 <WriteCmdData>
        WriteCmdData(0x6A, vsp);        //VL#
 8001eb6:	2314      	movs	r3, #20
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	0019      	movs	r1, r3
 8001ebe:	206a      	movs	r0, #106	; 0x6a
 8001ec0:	f7fe fc08 	bl	80006d4 <WriteCmdData>
        break;
 8001ec4:	46c0      	nop			; (mov r8, r8)
 8001ec6:	e000      	b.n	8001eca <vertScroll+0x216>
		return;
 8001ec8:	46c0      	nop			; (mov r8, r8)
    }
}
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	b007      	add	sp, #28
 8001ece:	bd90      	pop	{r4, r7, pc}
 8001ed0:	2000008a 	.word	0x2000008a
 8001ed4:	00009327 	.word	0x00009327
 8001ed8:	2000007c 	.word	0x2000007c
 8001edc:	00007793 	.word	0x00007793
 8001ee0:	00005420 	.word	0x00005420
 8001ee4:	00007783 	.word	0x00007783
 8001ee8:	00009326 	.word	0x00009326
 8001eec:	0000b509 	.word	0x0000b509
 8001ef0:	20000080 	.word	0x20000080
 8001ef4:	00000401 	.word	0x00000401
 8001ef8:	00000404 	.word	0x00000404

08001efc <fillScreen>:
    pushColors_any(_MW, (uint8_t *)block, n, first, bigend ? 3 : 1);
}


void fillScreen(uint16_t color)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	0002      	movs	r2, r0
 8001f04:	1dbb      	adds	r3, r7, #6
 8001f06:	801a      	strh	r2, [r3, #0]
    fillRect(0, 0, _width, _height, color);
 8001f08:	4b08      	ldr	r3, [pc, #32]	; (8001f2c <fillScreen+0x30>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	b21a      	sxth	r2, r3
 8001f0e:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <fillScreen+0x34>)
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	b219      	sxth	r1, r3
 8001f14:	1dbb      	adds	r3, r7, #6
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	000b      	movs	r3, r1
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	2000      	movs	r0, #0
 8001f20:	f000 fd40 	bl	80029a4 <fillRect>
}
 8001f24:	46c0      	nop			; (mov r8, r8)
 8001f26:	46bd      	mov	sp, r7
 8001f28:	b002      	add	sp, #8
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000004 	.word	0x20000004
 8001f30:	20000006 	.word	0x20000006

08001f34 <invertDisplay>:

void invertDisplay(uint8_t i)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	0002      	movs	r2, r0
 8001f3c:	1dfb      	adds	r3, r7, #7
 8001f3e:	701a      	strb	r2, [r3, #0]
    uint8_t val;
    _lcd_rev = ((_lcd_capable & REV_SCREEN) != 0) ^ i;
 8001f40:	4b2f      	ldr	r3, [pc, #188]	; (8002000 <invertDisplay+0xcc>)
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	001a      	movs	r2, r3
 8001f46:	2380      	movs	r3, #128	; 0x80
 8001f48:	015b      	lsls	r3, r3, #5
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	1e5a      	subs	r2, r3, #1
 8001f4e:	4193      	sbcs	r3, r2
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	b21a      	sxth	r2, r3
 8001f54:	1dfb      	adds	r3, r7, #7
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	b21b      	sxth	r3, r3
 8001f5a:	4053      	eors	r3, r2
 8001f5c:	b21b      	sxth	r3, r3
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	4b28      	ldr	r3, [pc, #160]	; (8002004 <invertDisplay+0xd0>)
 8001f62:	801a      	strh	r2, [r3, #0]
    if (_lcd_capable & MIPI_DCS_REV1) {
 8001f64:	4b26      	ldr	r3, [pc, #152]	; (8002000 <invertDisplay+0xcc>)
 8001f66:	881b      	ldrh	r3, [r3, #0]
 8001f68:	001a      	movs	r2, r3
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d00c      	beq.n	8001f8a <invertDisplay+0x56>
		WriteCmdParamN(_lcd_rev ? 0x21 : 0x20, 0, NULL);
 8001f70:	4b24      	ldr	r3, [pc, #144]	; (8002004 <invertDisplay+0xd0>)
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <invertDisplay+0x48>
 8001f78:	2321      	movs	r3, #33	; 0x21
 8001f7a:	e000      	b.n	8001f7e <invertDisplay+0x4a>
 8001f7c:	2320      	movs	r3, #32
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2100      	movs	r1, #0
 8001f82:	0018      	movs	r0, r3
 8001f84:	f7fe fde4 	bl	8000b50 <WriteCmdParamN>
        return;
 8001f88:	e037      	b.n	8001ffa <invertDisplay+0xc6>
    }
    // cope with 9320 style variants:
    switch (_lcd_ID) {
 8001f8a:	4b1f      	ldr	r3, [pc, #124]	; (8002008 <invertDisplay+0xd4>)
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	4a1f      	ldr	r2, [pc, #124]	; (800200c <invertDisplay+0xd8>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d020      	beq.n	8001fd6 <invertDisplay+0xa2>
 8001f94:	4a1d      	ldr	r2, [pc, #116]	; (800200c <invertDisplay+0xd8>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	dc07      	bgt.n	8001faa <invertDisplay+0x76>
 8001f9a:	22aa      	movs	r2, #170	; 0xaa
 8001f9c:	0052      	lsls	r2, r2, #1
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00c      	beq.n	8001fbc <invertDisplay+0x88>
 8001fa2:	4a1b      	ldr	r2, [pc, #108]	; (8002010 <invertDisplay+0xdc>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d016      	beq.n	8001fd6 <invertDisplay+0xa2>
 8001fa8:	e020      	b.n	8001fec <invertDisplay+0xb8>
 8001faa:	4a1a      	ldr	r2, [pc, #104]	; (8002014 <invertDisplay+0xe0>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d012      	beq.n	8001fd6 <invertDisplay+0xa2>
 8001fb0:	4a19      	ldr	r2, [pc, #100]	; (8002018 <invertDisplay+0xe4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d00f      	beq.n	8001fd6 <invertDisplay+0xa2>
 8001fb6:	4a19      	ldr	r2, [pc, #100]	; (800201c <invertDisplay+0xe8>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d117      	bne.n	8001fec <invertDisplay+0xb8>
    case 0x9225:                                        //REV is in reg(0x07) like Samsung
    case 0x0154:
        WriteCmdData(0x07, 0x13 | (_lcd_rev << 2));     //.kbv kludge
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <invertDisplay+0xd0>)
 8001fbe:	881b      	ldrh	r3, [r3, #0]
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	b21b      	sxth	r3, r3
 8001fc4:	2213      	movs	r2, #19
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	b21b      	sxth	r3, r3
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	0019      	movs	r1, r3
 8001fce:	2007      	movs	r0, #7
 8001fd0:	f7fe fb80 	bl	80006d4 <WriteCmdData>
        break;
 8001fd4:	e011      	b.n	8001ffa <invertDisplay+0xc6>
	case 0x5420:
    case 0x7793:
    case 0x9326:
	case 0xB509:
        WriteCmdData(0x401, (1 << 1) | _lcd_rev);       //.kbv kludge VLE
 8001fd6:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <invertDisplay+0xd0>)
 8001fd8:	881b      	ldrh	r3, [r3, #0]
 8001fda:	2202      	movs	r2, #2
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	4a0f      	ldr	r2, [pc, #60]	; (8002020 <invertDisplay+0xec>)
 8001fe2:	0019      	movs	r1, r3
 8001fe4:	0010      	movs	r0, r2
 8001fe6:	f7fe fb75 	bl	80006d4 <WriteCmdData>
        break;
 8001fea:	e006      	b.n	8001ffa <invertDisplay+0xc6>
    default:
        WriteCmdData(0x61, _lcd_rev);
 8001fec:	4b05      	ldr	r3, [pc, #20]	; (8002004 <invertDisplay+0xd0>)
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	0019      	movs	r1, r3
 8001ff2:	2061      	movs	r0, #97	; 0x61
 8001ff4:	f7fe fb6e 	bl	80006d4 <WriteCmdData>
        break;
 8001ff8:	46c0      	nop			; (mov r8, r8)
    }
}
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	b002      	add	sp, #8
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	2000007c 	.word	0x2000007c
 8002004:	20000080 	.word	0x20000080
 8002008:	2000008a 	.word	0x2000008a
 800200c:	00007793 	.word	0x00007793
 8002010:	00005420 	.word	0x00005420
 8002014:	00009326 	.word	0x00009326
 8002018:	0000b509 	.word	0x0000b509
 800201c:	00009225 	.word	0x00009225
 8002020:	00000401 	.word	0x00000401

08002024 <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8002024:	b5b0      	push	{r4, r5, r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af02      	add	r7, sp, #8
 800202a:	0005      	movs	r5, r0
 800202c:	000c      	movs	r4, r1
 800202e:	0010      	movs	r0, r2
 8002030:	0019      	movs	r1, r3
 8002032:	1dbb      	adds	r3, r7, #6
 8002034:	1c2a      	adds	r2, r5, #0
 8002036:	801a      	strh	r2, [r3, #0]
 8002038:	1d3b      	adds	r3, r7, #4
 800203a:	1c22      	adds	r2, r4, #0
 800203c:	801a      	strh	r2, [r3, #0]
 800203e:	1cbb      	adds	r3, r7, #2
 8002040:	1c02      	adds	r2, r0, #0
 8002042:	801a      	strh	r2, [r3, #0]
 8002044:	003b      	movs	r3, r7
 8002046:	1c0a      	adds	r2, r1, #0
 8002048:	801a      	strh	r2, [r3, #0]
	fillRect(x, y, 1, h, color);
 800204a:	1cbb      	adds	r3, r7, #2
 800204c:	2200      	movs	r2, #0
 800204e:	5e9a      	ldrsh	r2, [r3, r2]
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	2100      	movs	r1, #0
 8002054:	5e59      	ldrsh	r1, [r3, r1]
 8002056:	1dbb      	adds	r3, r7, #6
 8002058:	2000      	movs	r0, #0
 800205a:	5e18      	ldrsh	r0, [r3, r0]
 800205c:	003b      	movs	r3, r7
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	0013      	movs	r3, r2
 8002064:	2201      	movs	r2, #1
 8002066:	f000 fc9d 	bl	80029a4 <fillRect>
}
 800206a:	46c0      	nop			; (mov r8, r8)
 800206c:	46bd      	mov	sp, r7
 800206e:	b002      	add	sp, #8
 8002070:	bdb0      	pop	{r4, r5, r7, pc}

08002072 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8002072:	b5b0      	push	{r4, r5, r7, lr}
 8002074:	b084      	sub	sp, #16
 8002076:	af02      	add	r7, sp, #8
 8002078:	0005      	movs	r5, r0
 800207a:	000c      	movs	r4, r1
 800207c:	0010      	movs	r0, r2
 800207e:	0019      	movs	r1, r3
 8002080:	1dbb      	adds	r3, r7, #6
 8002082:	1c2a      	adds	r2, r5, #0
 8002084:	801a      	strh	r2, [r3, #0]
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	1c22      	adds	r2, r4, #0
 800208a:	801a      	strh	r2, [r3, #0]
 800208c:	1cbb      	adds	r3, r7, #2
 800208e:	1c02      	adds	r2, r0, #0
 8002090:	801a      	strh	r2, [r3, #0]
 8002092:	003b      	movs	r3, r7
 8002094:	1c0a      	adds	r2, r1, #0
 8002096:	801a      	strh	r2, [r3, #0]
	fillRect(x, y, w, 1, color);
 8002098:	1cbb      	adds	r3, r7, #2
 800209a:	2200      	movs	r2, #0
 800209c:	5e9a      	ldrsh	r2, [r3, r2]
 800209e:	1d3b      	adds	r3, r7, #4
 80020a0:	2100      	movs	r1, #0
 80020a2:	5e59      	ldrsh	r1, [r3, r1]
 80020a4:	1dbb      	adds	r3, r7, #6
 80020a6:	2000      	movs	r0, #0
 80020a8:	5e18      	ldrsh	r0, [r3, r0]
 80020aa:	003b      	movs	r3, r7
 80020ac:	881b      	ldrh	r3, [r3, #0]
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	2301      	movs	r3, #1
 80020b2:	f000 fc77 	bl	80029a4 <fillRect>
}
 80020b6:	46c0      	nop			; (mov r8, r8)
 80020b8:	46bd      	mov	sp, r7
 80020ba:	b002      	add	sp, #8
 80020bc:	bdb0      	pop	{r4, r5, r7, pc}

080020be <writePixel>:

void writePixel(int16_t x, int16_t y, uint16_t color)
{
 80020be:	b590      	push	{r4, r7, lr}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	0004      	movs	r4, r0
 80020c6:	0008      	movs	r0, r1
 80020c8:	0011      	movs	r1, r2
 80020ca:	1dbb      	adds	r3, r7, #6
 80020cc:	1c22      	adds	r2, r4, #0
 80020ce:	801a      	strh	r2, [r3, #0]
 80020d0:	1d3b      	adds	r3, r7, #4
 80020d2:	1c02      	adds	r2, r0, #0
 80020d4:	801a      	strh	r2, [r3, #0]
 80020d6:	1cbb      	adds	r3, r7, #2
 80020d8:	1c0a      	adds	r2, r1, #0
 80020da:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 80020dc:	1cbb      	adds	r3, r7, #2
 80020de:	881a      	ldrh	r2, [r3, #0]
 80020e0:	1d3b      	adds	r3, r7, #4
 80020e2:	2100      	movs	r1, #0
 80020e4:	5e59      	ldrsh	r1, [r3, r1]
 80020e6:	1dbb      	adds	r3, r7, #6
 80020e8:	2000      	movs	r0, #0
 80020ea:	5e1b      	ldrsh	r3, [r3, r0]
 80020ec:	0018      	movs	r0, r3
 80020ee:	f7ff fccf 	bl	8001a90 <drawPixel>
}
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	46bd      	mov	sp, r7
 80020f6:	b003      	add	sp, #12
 80020f8:	bd90      	pop	{r4, r7, pc}

080020fa <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1,
        uint16_t color) {
 80020fa:	b5b0      	push	{r4, r5, r7, lr}
 80020fc:	b088      	sub	sp, #32
 80020fe:	af00      	add	r7, sp, #0
 8002100:	0005      	movs	r5, r0
 8002102:	000c      	movs	r4, r1
 8002104:	0010      	movs	r0, r2
 8002106:	0019      	movs	r1, r3
 8002108:	1dbb      	adds	r3, r7, #6
 800210a:	1c2a      	adds	r2, r5, #0
 800210c:	801a      	strh	r2, [r3, #0]
 800210e:	1d3b      	adds	r3, r7, #4
 8002110:	1c22      	adds	r2, r4, #0
 8002112:	801a      	strh	r2, [r3, #0]
 8002114:	1cbb      	adds	r3, r7, #2
 8002116:	1c02      	adds	r2, r0, #0
 8002118:	801a      	strh	r2, [r3, #0]
 800211a:	003b      	movs	r3, r7
 800211c:	1c0a      	adds	r2, r1, #0
 800211e:	801a      	strh	r2, [r3, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8002120:	003b      	movs	r3, r7
 8002122:	2200      	movs	r2, #0
 8002124:	5e9a      	ldrsh	r2, [r3, r2]
 8002126:	1d3b      	adds	r3, r7, #4
 8002128:	2100      	movs	r1, #0
 800212a:	5e5b      	ldrsh	r3, [r3, r1]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	17d9      	asrs	r1, r3, #31
 8002130:	185a      	adds	r2, r3, r1
 8002132:	404a      	eors	r2, r1
 8002134:	1cbb      	adds	r3, r7, #2
 8002136:	2100      	movs	r1, #0
 8002138:	5e59      	ldrsh	r1, [r3, r1]
 800213a:	1dbb      	adds	r3, r7, #6
 800213c:	2000      	movs	r0, #0
 800213e:	5e1b      	ldrsh	r3, [r3, r0]
 8002140:	1acb      	subs	r3, r1, r3
 8002142:	17d9      	asrs	r1, r3, #31
 8002144:	185b      	adds	r3, r3, r1
 8002146:	404b      	eors	r3, r1
 8002148:	2101      	movs	r1, #1
 800214a:	429a      	cmp	r2, r3
 800214c:	dc01      	bgt.n	8002152 <writeLine+0x58>
 800214e:	2300      	movs	r3, #0
 8002150:	1c19      	adds	r1, r3, #0
 8002152:	b2ca      	uxtb	r2, r1
 8002154:	211a      	movs	r1, #26
 8002156:	187b      	adds	r3, r7, r1
 8002158:	801a      	strh	r2, [r3, #0]
    if (steep) {
 800215a:	187b      	adds	r3, r7, r1
 800215c:	2200      	movs	r2, #0
 800215e:	5e9b      	ldrsh	r3, [r3, r2]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d019      	beq.n	8002198 <writeLine+0x9e>
        _swap_int16_t(x0, y0);
 8002164:	2118      	movs	r1, #24
 8002166:	187b      	adds	r3, r7, r1
 8002168:	1dba      	adds	r2, r7, #6
 800216a:	8812      	ldrh	r2, [r2, #0]
 800216c:	801a      	strh	r2, [r3, #0]
 800216e:	1dbb      	adds	r3, r7, #6
 8002170:	1d3a      	adds	r2, r7, #4
 8002172:	8812      	ldrh	r2, [r2, #0]
 8002174:	801a      	strh	r2, [r3, #0]
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	187a      	adds	r2, r7, r1
 800217a:	8812      	ldrh	r2, [r2, #0]
 800217c:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 800217e:	2116      	movs	r1, #22
 8002180:	187b      	adds	r3, r7, r1
 8002182:	1cba      	adds	r2, r7, #2
 8002184:	8812      	ldrh	r2, [r2, #0]
 8002186:	801a      	strh	r2, [r3, #0]
 8002188:	1cbb      	adds	r3, r7, #2
 800218a:	003a      	movs	r2, r7
 800218c:	8812      	ldrh	r2, [r2, #0]
 800218e:	801a      	strh	r2, [r3, #0]
 8002190:	003b      	movs	r3, r7
 8002192:	187a      	adds	r2, r7, r1
 8002194:	8812      	ldrh	r2, [r2, #0]
 8002196:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 8002198:	1dba      	adds	r2, r7, #6
 800219a:	1cbb      	adds	r3, r7, #2
 800219c:	2100      	movs	r1, #0
 800219e:	5e52      	ldrsh	r2, [r2, r1]
 80021a0:	2100      	movs	r1, #0
 80021a2:	5e5b      	ldrsh	r3, [r3, r1]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	dd19      	ble.n	80021dc <writeLine+0xe2>
        _swap_int16_t(x0, x1);
 80021a8:	2114      	movs	r1, #20
 80021aa:	187b      	adds	r3, r7, r1
 80021ac:	1dba      	adds	r2, r7, #6
 80021ae:	8812      	ldrh	r2, [r2, #0]
 80021b0:	801a      	strh	r2, [r3, #0]
 80021b2:	1dbb      	adds	r3, r7, #6
 80021b4:	1cba      	adds	r2, r7, #2
 80021b6:	8812      	ldrh	r2, [r2, #0]
 80021b8:	801a      	strh	r2, [r3, #0]
 80021ba:	1cbb      	adds	r3, r7, #2
 80021bc:	187a      	adds	r2, r7, r1
 80021be:	8812      	ldrh	r2, [r2, #0]
 80021c0:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 80021c2:	2112      	movs	r1, #18
 80021c4:	187b      	adds	r3, r7, r1
 80021c6:	1d3a      	adds	r2, r7, #4
 80021c8:	8812      	ldrh	r2, [r2, #0]
 80021ca:	801a      	strh	r2, [r3, #0]
 80021cc:	1d3b      	adds	r3, r7, #4
 80021ce:	003a      	movs	r2, r7
 80021d0:	8812      	ldrh	r2, [r2, #0]
 80021d2:	801a      	strh	r2, [r3, #0]
 80021d4:	003b      	movs	r3, r7
 80021d6:	187a      	adds	r2, r7, r1
 80021d8:	8812      	ldrh	r2, [r2, #0]
 80021da:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 80021dc:	1cbb      	adds	r3, r7, #2
 80021de:	881a      	ldrh	r2, [r3, #0]
 80021e0:	1dbb      	adds	r3, r7, #6
 80021e2:	881b      	ldrh	r3, [r3, #0]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	2110      	movs	r1, #16
 80021ea:	187b      	adds	r3, r7, r1
 80021ec:	801a      	strh	r2, [r3, #0]
    dy = abs(y1 - y0);
 80021ee:	003b      	movs	r3, r7
 80021f0:	2200      	movs	r2, #0
 80021f2:	5e9a      	ldrsh	r2, [r3, r2]
 80021f4:	1d3b      	adds	r3, r7, #4
 80021f6:	2000      	movs	r0, #0
 80021f8:	5e1b      	ldrsh	r3, [r3, r0]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	17d8      	asrs	r0, r3, #31
 80021fe:	181a      	adds	r2, r3, r0
 8002200:	4042      	eors	r2, r0
 8002202:	230e      	movs	r3, #14
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 8002208:	231e      	movs	r3, #30
 800220a:	18fa      	adds	r2, r7, r3
 800220c:	187b      	adds	r3, r7, r1
 800220e:	2100      	movs	r1, #0
 8002210:	5e5b      	ldrsh	r3, [r3, r1]
 8002212:	2b00      	cmp	r3, #0
 8002214:	da00      	bge.n	8002218 <writeLine+0x11e>
 8002216:	3301      	adds	r3, #1
 8002218:	105b      	asrs	r3, r3, #1
 800221a:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 800221c:	1d3a      	adds	r2, r7, #4
 800221e:	003b      	movs	r3, r7
 8002220:	2100      	movs	r1, #0
 8002222:	5e52      	ldrsh	r2, [r2, r1]
 8002224:	2100      	movs	r1, #0
 8002226:	5e5b      	ldrsh	r3, [r3, r1]
 8002228:	429a      	cmp	r2, r3
 800222a:	da04      	bge.n	8002236 <writeLine+0x13c>
        ystep = 1;
 800222c:	231c      	movs	r3, #28
 800222e:	18fb      	adds	r3, r7, r3
 8002230:	2201      	movs	r2, #1
 8002232:	801a      	strh	r2, [r3, #0]
 8002234:	e04e      	b.n	80022d4 <writeLine+0x1da>
    } else {
        ystep = -1;
 8002236:	231c      	movs	r3, #28
 8002238:	18fb      	adds	r3, r7, r3
 800223a:	2201      	movs	r2, #1
 800223c:	4252      	negs	r2, r2
 800223e:	801a      	strh	r2, [r3, #0]
    }

    for (; x0<=x1; x0++) {
 8002240:	e048      	b.n	80022d4 <writeLine+0x1da>
        if (steep) {
 8002242:	231a      	movs	r3, #26
 8002244:	18fb      	adds	r3, r7, r3
 8002246:	2200      	movs	r2, #0
 8002248:	5e9b      	ldrsh	r3, [r3, r2]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00c      	beq.n	8002268 <writeLine+0x16e>
            writePixel(y0, x0, color);
 800224e:	2330      	movs	r3, #48	; 0x30
 8002250:	18fb      	adds	r3, r7, r3
 8002252:	881a      	ldrh	r2, [r3, #0]
 8002254:	1dbb      	adds	r3, r7, #6
 8002256:	2100      	movs	r1, #0
 8002258:	5e59      	ldrsh	r1, [r3, r1]
 800225a:	1d3b      	adds	r3, r7, #4
 800225c:	2000      	movs	r0, #0
 800225e:	5e1b      	ldrsh	r3, [r3, r0]
 8002260:	0018      	movs	r0, r3
 8002262:	f7ff ff2c 	bl	80020be <writePixel>
 8002266:	e00b      	b.n	8002280 <writeLine+0x186>
        } else {
            writePixel(x0, y0, color);
 8002268:	2330      	movs	r3, #48	; 0x30
 800226a:	18fb      	adds	r3, r7, r3
 800226c:	881a      	ldrh	r2, [r3, #0]
 800226e:	1d3b      	adds	r3, r7, #4
 8002270:	2100      	movs	r1, #0
 8002272:	5e59      	ldrsh	r1, [r3, r1]
 8002274:	1dbb      	adds	r3, r7, #6
 8002276:	2000      	movs	r0, #0
 8002278:	5e1b      	ldrsh	r3, [r3, r0]
 800227a:	0018      	movs	r0, r3
 800227c:	f7ff ff1f 	bl	80020be <writePixel>
        }
        err -= dy;
 8002280:	211e      	movs	r1, #30
 8002282:	187b      	adds	r3, r7, r1
 8002284:	881a      	ldrh	r2, [r3, #0]
 8002286:	230e      	movs	r3, #14
 8002288:	18fb      	adds	r3, r7, r3
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	b29a      	uxth	r2, r3
 8002290:	187b      	adds	r3, r7, r1
 8002292:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 8002294:	187b      	adds	r3, r7, r1
 8002296:	2200      	movs	r2, #0
 8002298:	5e9b      	ldrsh	r3, [r3, r2]
 800229a:	2b00      	cmp	r3, #0
 800229c:	da12      	bge.n	80022c4 <writeLine+0x1ca>
            y0 += ystep;
 800229e:	1d3b      	adds	r3, r7, #4
 80022a0:	881a      	ldrh	r2, [r3, #0]
 80022a2:	231c      	movs	r3, #28
 80022a4:	18fb      	adds	r3, r7, r3
 80022a6:	881b      	ldrh	r3, [r3, #0]
 80022a8:	18d3      	adds	r3, r2, r3
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	1d3b      	adds	r3, r7, #4
 80022ae:	801a      	strh	r2, [r3, #0]
            err += dx;
 80022b0:	211e      	movs	r1, #30
 80022b2:	187b      	adds	r3, r7, r1
 80022b4:	881a      	ldrh	r2, [r3, #0]
 80022b6:	2310      	movs	r3, #16
 80022b8:	18fb      	adds	r3, r7, r3
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	18d3      	adds	r3, r2, r3
 80022be:	b29a      	uxth	r2, r3
 80022c0:	187b      	adds	r3, r7, r1
 80022c2:	801a      	strh	r2, [r3, #0]
    for (; x0<=x1; x0++) {
 80022c4:	1dbb      	adds	r3, r7, #6
 80022c6:	2200      	movs	r2, #0
 80022c8:	5e9b      	ldrsh	r3, [r3, r2]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	3301      	adds	r3, #1
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	1dbb      	adds	r3, r7, #6
 80022d2:	801a      	strh	r2, [r3, #0]
 80022d4:	1dba      	adds	r2, r7, #6
 80022d6:	1cbb      	adds	r3, r7, #2
 80022d8:	2100      	movs	r1, #0
 80022da:	5e52      	ldrsh	r2, [r2, r1]
 80022dc:	2100      	movs	r1, #0
 80022de:	5e5b      	ldrsh	r3, [r3, r1]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	ddae      	ble.n	8002242 <writeLine+0x148>
        }
    }
}
 80022e4:	46c0      	nop			; (mov r8, r8)
 80022e6:	46bd      	mov	sp, r7
 80022e8:	b008      	add	sp, #32
 80022ea:	bdb0      	pop	{r4, r5, r7, pc}

080022ec <drawLine>:


void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80022ec:	b5b0      	push	{r4, r5, r7, lr}
 80022ee:	b086      	sub	sp, #24
 80022f0:	af02      	add	r7, sp, #8
 80022f2:	0005      	movs	r5, r0
 80022f4:	000c      	movs	r4, r1
 80022f6:	0010      	movs	r0, r2
 80022f8:	0019      	movs	r1, r3
 80022fa:	1dbb      	adds	r3, r7, #6
 80022fc:	1c2a      	adds	r2, r5, #0
 80022fe:	801a      	strh	r2, [r3, #0]
 8002300:	1d3b      	adds	r3, r7, #4
 8002302:	1c22      	adds	r2, r4, #0
 8002304:	801a      	strh	r2, [r3, #0]
 8002306:	1cbb      	adds	r3, r7, #2
 8002308:	1c02      	adds	r2, r0, #0
 800230a:	801a      	strh	r2, [r3, #0]
 800230c:	003b      	movs	r3, r7
 800230e:	1c0a      	adds	r2, r1, #0
 8002310:	801a      	strh	r2, [r3, #0]
    if(x0 == x1){
 8002312:	1dba      	adds	r2, r7, #6
 8002314:	1cbb      	adds	r3, r7, #2
 8002316:	2100      	movs	r1, #0
 8002318:	5e52      	ldrsh	r2, [r2, r1]
 800231a:	2100      	movs	r1, #0
 800231c:	5e5b      	ldrsh	r3, [r3, r1]
 800231e:	429a      	cmp	r2, r3
 8002320:	d12a      	bne.n	8002378 <drawLine+0x8c>
        if(y0 > y1) _swap_int16_t(y0, y1);
 8002322:	1d3a      	adds	r2, r7, #4
 8002324:	003b      	movs	r3, r7
 8002326:	2100      	movs	r1, #0
 8002328:	5e52      	ldrsh	r2, [r2, r1]
 800232a:	2100      	movs	r1, #0
 800232c:	5e5b      	ldrsh	r3, [r3, r1]
 800232e:	429a      	cmp	r2, r3
 8002330:	dd0c      	ble.n	800234c <drawLine+0x60>
 8002332:	210c      	movs	r1, #12
 8002334:	187b      	adds	r3, r7, r1
 8002336:	1d3a      	adds	r2, r7, #4
 8002338:	8812      	ldrh	r2, [r2, #0]
 800233a:	801a      	strh	r2, [r3, #0]
 800233c:	1d3b      	adds	r3, r7, #4
 800233e:	003a      	movs	r2, r7
 8002340:	8812      	ldrh	r2, [r2, #0]
 8002342:	801a      	strh	r2, [r3, #0]
 8002344:	003b      	movs	r3, r7
 8002346:	187a      	adds	r2, r7, r1
 8002348:	8812      	ldrh	r2, [r2, #0]
 800234a:	801a      	strh	r2, [r3, #0]
        drawFastVLine(x0, y0, y1 - y0 + 1, color);
 800234c:	003b      	movs	r3, r7
 800234e:	881a      	ldrh	r2, [r3, #0]
 8002350:	1d3b      	adds	r3, r7, #4
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	b29b      	uxth	r3, r3
 8002358:	3301      	adds	r3, #1
 800235a:	b29b      	uxth	r3, r3
 800235c:	b21a      	sxth	r2, r3
 800235e:	2320      	movs	r3, #32
 8002360:	18fb      	adds	r3, r7, r3
 8002362:	881c      	ldrh	r4, [r3, #0]
 8002364:	1d3b      	adds	r3, r7, #4
 8002366:	2100      	movs	r1, #0
 8002368:	5e59      	ldrsh	r1, [r3, r1]
 800236a:	1dbb      	adds	r3, r7, #6
 800236c:	2000      	movs	r0, #0
 800236e:	5e18      	ldrsh	r0, [r3, r0]
 8002370:	0023      	movs	r3, r4
 8002372:	f7ff fe57 	bl	8002024 <drawFastVLine>
        if(x0 > x1) _swap_int16_t(x0, x1);
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
 8002376:	e045      	b.n	8002404 <drawLine+0x118>
    } else if(y0 == y1){
 8002378:	1d3a      	adds	r2, r7, #4
 800237a:	003b      	movs	r3, r7
 800237c:	2100      	movs	r1, #0
 800237e:	5e52      	ldrsh	r2, [r2, r1]
 8002380:	2100      	movs	r1, #0
 8002382:	5e5b      	ldrsh	r3, [r3, r1]
 8002384:	429a      	cmp	r2, r3
 8002386:	d12a      	bne.n	80023de <drawLine+0xf2>
        if(x0 > x1) _swap_int16_t(x0, x1);
 8002388:	1dba      	adds	r2, r7, #6
 800238a:	1cbb      	adds	r3, r7, #2
 800238c:	2100      	movs	r1, #0
 800238e:	5e52      	ldrsh	r2, [r2, r1]
 8002390:	2100      	movs	r1, #0
 8002392:	5e5b      	ldrsh	r3, [r3, r1]
 8002394:	429a      	cmp	r2, r3
 8002396:	dd0c      	ble.n	80023b2 <drawLine+0xc6>
 8002398:	210e      	movs	r1, #14
 800239a:	187b      	adds	r3, r7, r1
 800239c:	1dba      	adds	r2, r7, #6
 800239e:	8812      	ldrh	r2, [r2, #0]
 80023a0:	801a      	strh	r2, [r3, #0]
 80023a2:	1dbb      	adds	r3, r7, #6
 80023a4:	1cba      	adds	r2, r7, #2
 80023a6:	8812      	ldrh	r2, [r2, #0]
 80023a8:	801a      	strh	r2, [r3, #0]
 80023aa:	1cbb      	adds	r3, r7, #2
 80023ac:	187a      	adds	r2, r7, r1
 80023ae:	8812      	ldrh	r2, [r2, #0]
 80023b0:	801a      	strh	r2, [r3, #0]
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
 80023b2:	1cbb      	adds	r3, r7, #2
 80023b4:	881a      	ldrh	r2, [r3, #0]
 80023b6:	1dbb      	adds	r3, r7, #6
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	b29b      	uxth	r3, r3
 80023be:	3301      	adds	r3, #1
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	b21a      	sxth	r2, r3
 80023c4:	2320      	movs	r3, #32
 80023c6:	18fb      	adds	r3, r7, r3
 80023c8:	881c      	ldrh	r4, [r3, #0]
 80023ca:	1d3b      	adds	r3, r7, #4
 80023cc:	2100      	movs	r1, #0
 80023ce:	5e59      	ldrsh	r1, [r3, r1]
 80023d0:	1dbb      	adds	r3, r7, #6
 80023d2:	2000      	movs	r0, #0
 80023d4:	5e18      	ldrsh	r0, [r3, r0]
 80023d6:	0023      	movs	r3, r4
 80023d8:	f7ff fe4b 	bl	8002072 <drawFastHLine>
}
 80023dc:	e012      	b.n	8002404 <drawLine+0x118>
        writeLine(x0, y0, x1, y1, color);
 80023de:	003b      	movs	r3, r7
 80023e0:	2400      	movs	r4, #0
 80023e2:	5f1c      	ldrsh	r4, [r3, r4]
 80023e4:	1cbb      	adds	r3, r7, #2
 80023e6:	2200      	movs	r2, #0
 80023e8:	5e9a      	ldrsh	r2, [r3, r2]
 80023ea:	1d3b      	adds	r3, r7, #4
 80023ec:	2100      	movs	r1, #0
 80023ee:	5e59      	ldrsh	r1, [r3, r1]
 80023f0:	1dbb      	adds	r3, r7, #6
 80023f2:	2000      	movs	r0, #0
 80023f4:	5e18      	ldrsh	r0, [r3, r0]
 80023f6:	2320      	movs	r3, #32
 80023f8:	18fb      	adds	r3, r7, r3
 80023fa:	881b      	ldrh	r3, [r3, #0]
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	0023      	movs	r3, r4
 8002400:	f7ff fe7b 	bl	80020fa <writeLine>
}
 8002404:	46c0      	nop			; (mov r8, r8)
 8002406:	46bd      	mov	sp, r7
 8002408:	b004      	add	sp, #16
 800240a:	bdb0      	pop	{r4, r5, r7, pc}

0800240c <drawCircle>:

void drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 800240c:	b5b0      	push	{r4, r5, r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	0005      	movs	r5, r0
 8002414:	000c      	movs	r4, r1
 8002416:	0010      	movs	r0, r2
 8002418:	0019      	movs	r1, r3
 800241a:	1dbb      	adds	r3, r7, #6
 800241c:	1c2a      	adds	r2, r5, #0
 800241e:	801a      	strh	r2, [r3, #0]
 8002420:	1d3b      	adds	r3, r7, #4
 8002422:	1c22      	adds	r2, r4, #0
 8002424:	801a      	strh	r2, [r3, #0]
 8002426:	1cbb      	adds	r3, r7, #2
 8002428:	1c02      	adds	r2, r0, #0
 800242a:	801a      	strh	r2, [r3, #0]
 800242c:	003b      	movs	r3, r7
 800242e:	1c0a      	adds	r2, r1, #0
 8002430:	801a      	strh	r2, [r3, #0]
    int16_t f = 1 - r;
 8002432:	1cbb      	adds	r3, r7, #2
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	2201      	movs	r2, #1
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	b29a      	uxth	r2, r3
 800243c:	2316      	movs	r3, #22
 800243e:	18fb      	adds	r3, r7, r3
 8002440:	801a      	strh	r2, [r3, #0]
    int16_t ddF_x = 1;
 8002442:	2314      	movs	r3, #20
 8002444:	18fb      	adds	r3, r7, r3
 8002446:	2201      	movs	r2, #1
 8002448:	801a      	strh	r2, [r3, #0]
    int16_t ddF_y = -2 * r;
 800244a:	1cbb      	adds	r3, r7, #2
 800244c:	881b      	ldrh	r3, [r3, #0]
 800244e:	1c1a      	adds	r2, r3, #0
 8002450:	03d2      	lsls	r2, r2, #15
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	18db      	adds	r3, r3, r3
 8002456:	b29a      	uxth	r2, r3
 8002458:	2312      	movs	r3, #18
 800245a:	18fb      	adds	r3, r7, r3
 800245c:	801a      	strh	r2, [r3, #0]
    int16_t x = 0;
 800245e:	2310      	movs	r3, #16
 8002460:	18fb      	adds	r3, r7, r3
 8002462:	2200      	movs	r2, #0
 8002464:	801a      	strh	r2, [r3, #0]
    int16_t y = r;
 8002466:	230e      	movs	r3, #14
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	1cba      	adds	r2, r7, #2
 800246c:	8812      	ldrh	r2, [r2, #0]
 800246e:	801a      	strh	r2, [r3, #0]

    writePixel(x0  , y0+r, color);
 8002470:	1d3b      	adds	r3, r7, #4
 8002472:	881a      	ldrh	r2, [r3, #0]
 8002474:	1cbb      	adds	r3, r7, #2
 8002476:	881b      	ldrh	r3, [r3, #0]
 8002478:	18d3      	adds	r3, r2, r3
 800247a:	b29b      	uxth	r3, r3
 800247c:	b219      	sxth	r1, r3
 800247e:	003b      	movs	r3, r7
 8002480:	881a      	ldrh	r2, [r3, #0]
 8002482:	1dbb      	adds	r3, r7, #6
 8002484:	2000      	movs	r0, #0
 8002486:	5e1b      	ldrsh	r3, [r3, r0]
 8002488:	0018      	movs	r0, r3
 800248a:	f7ff fe18 	bl	80020be <writePixel>
    writePixel(x0  , y0-r, color);
 800248e:	1d3b      	adds	r3, r7, #4
 8002490:	881a      	ldrh	r2, [r3, #0]
 8002492:	1cbb      	adds	r3, r7, #2
 8002494:	881b      	ldrh	r3, [r3, #0]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	b29b      	uxth	r3, r3
 800249a:	b219      	sxth	r1, r3
 800249c:	003b      	movs	r3, r7
 800249e:	881a      	ldrh	r2, [r3, #0]
 80024a0:	1dbb      	adds	r3, r7, #6
 80024a2:	2000      	movs	r0, #0
 80024a4:	5e1b      	ldrsh	r3, [r3, r0]
 80024a6:	0018      	movs	r0, r3
 80024a8:	f7ff fe09 	bl	80020be <writePixel>
    writePixel(x0+r, y0  , color);
 80024ac:	1dbb      	adds	r3, r7, #6
 80024ae:	881a      	ldrh	r2, [r3, #0]
 80024b0:	1cbb      	adds	r3, r7, #2
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	18d3      	adds	r3, r2, r3
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	b218      	sxth	r0, r3
 80024ba:	003b      	movs	r3, r7
 80024bc:	881a      	ldrh	r2, [r3, #0]
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	2100      	movs	r1, #0
 80024c2:	5e5b      	ldrsh	r3, [r3, r1]
 80024c4:	0019      	movs	r1, r3
 80024c6:	f7ff fdfa 	bl	80020be <writePixel>
    writePixel(x0-r, y0  , color);
 80024ca:	1dbb      	adds	r3, r7, #6
 80024cc:	881a      	ldrh	r2, [r3, #0]
 80024ce:	1cbb      	adds	r3, r7, #2
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	b218      	sxth	r0, r3
 80024d8:	003b      	movs	r3, r7
 80024da:	881a      	ldrh	r2, [r3, #0]
 80024dc:	1d3b      	adds	r3, r7, #4
 80024de:	2100      	movs	r1, #0
 80024e0:	5e5b      	ldrsh	r3, [r3, r1]
 80024e2:	0019      	movs	r1, r3
 80024e4:	f7ff fdeb 	bl	80020be <writePixel>

    while (x<y) {
 80024e8:	e0d1      	b.n	800268e <drawCircle+0x282>
        if (f >= 0) {
 80024ea:	2316      	movs	r3, #22
 80024ec:	18fb      	adds	r3, r7, r3
 80024ee:	2200      	movs	r2, #0
 80024f0:	5e9b      	ldrsh	r3, [r3, r2]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	db18      	blt.n	8002528 <drawCircle+0x11c>
            y--;
 80024f6:	210e      	movs	r1, #14
 80024f8:	187b      	adds	r3, r7, r1
 80024fa:	2200      	movs	r2, #0
 80024fc:	5e9b      	ldrsh	r3, [r3, r2]
 80024fe:	b29b      	uxth	r3, r3
 8002500:	3b01      	subs	r3, #1
 8002502:	b29a      	uxth	r2, r3
 8002504:	187b      	adds	r3, r7, r1
 8002506:	801a      	strh	r2, [r3, #0]
            ddF_y += 2;
 8002508:	2112      	movs	r1, #18
 800250a:	187b      	adds	r3, r7, r1
 800250c:	881b      	ldrh	r3, [r3, #0]
 800250e:	3302      	adds	r3, #2
 8002510:	b29a      	uxth	r2, r3
 8002512:	187b      	adds	r3, r7, r1
 8002514:	801a      	strh	r2, [r3, #0]
            f += ddF_y;
 8002516:	2016      	movs	r0, #22
 8002518:	183b      	adds	r3, r7, r0
 800251a:	881a      	ldrh	r2, [r3, #0]
 800251c:	187b      	adds	r3, r7, r1
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	18d3      	adds	r3, r2, r3
 8002522:	b29a      	uxth	r2, r3
 8002524:	183b      	adds	r3, r7, r0
 8002526:	801a      	strh	r2, [r3, #0]
        }
        x++;
 8002528:	2110      	movs	r1, #16
 800252a:	187b      	adds	r3, r7, r1
 800252c:	2200      	movs	r2, #0
 800252e:	5e9b      	ldrsh	r3, [r3, r2]
 8002530:	b29b      	uxth	r3, r3
 8002532:	3301      	adds	r3, #1
 8002534:	b29a      	uxth	r2, r3
 8002536:	187b      	adds	r3, r7, r1
 8002538:	801a      	strh	r2, [r3, #0]
        ddF_x += 2;
 800253a:	2014      	movs	r0, #20
 800253c:	183b      	adds	r3, r7, r0
 800253e:	881b      	ldrh	r3, [r3, #0]
 8002540:	3302      	adds	r3, #2
 8002542:	b29a      	uxth	r2, r3
 8002544:	183b      	adds	r3, r7, r0
 8002546:	801a      	strh	r2, [r3, #0]
        f += ddF_x;
 8002548:	2416      	movs	r4, #22
 800254a:	193b      	adds	r3, r7, r4
 800254c:	881a      	ldrh	r2, [r3, #0]
 800254e:	183b      	adds	r3, r7, r0
 8002550:	881b      	ldrh	r3, [r3, #0]
 8002552:	18d3      	adds	r3, r2, r3
 8002554:	b29a      	uxth	r2, r3
 8002556:	193b      	adds	r3, r7, r4
 8002558:	801a      	strh	r2, [r3, #0]

        writePixel(x0 + x, y0 + y, color);
 800255a:	1dbb      	adds	r3, r7, #6
 800255c:	881a      	ldrh	r2, [r3, #0]
 800255e:	000c      	movs	r4, r1
 8002560:	193b      	adds	r3, r7, r4
 8002562:	881b      	ldrh	r3, [r3, #0]
 8002564:	18d3      	adds	r3, r2, r3
 8002566:	b29b      	uxth	r3, r3
 8002568:	b218      	sxth	r0, r3
 800256a:	1d3b      	adds	r3, r7, #4
 800256c:	881a      	ldrh	r2, [r3, #0]
 800256e:	250e      	movs	r5, #14
 8002570:	197b      	adds	r3, r7, r5
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	18d3      	adds	r3, r2, r3
 8002576:	b29b      	uxth	r3, r3
 8002578:	b219      	sxth	r1, r3
 800257a:	003b      	movs	r3, r7
 800257c:	881b      	ldrh	r3, [r3, #0]
 800257e:	001a      	movs	r2, r3
 8002580:	f7ff fd9d 	bl	80020be <writePixel>
        writePixel(x0 - x, y0 + y, color);
 8002584:	1dbb      	adds	r3, r7, #6
 8002586:	881a      	ldrh	r2, [r3, #0]
 8002588:	193b      	adds	r3, r7, r4
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	b29b      	uxth	r3, r3
 8002590:	b218      	sxth	r0, r3
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	881a      	ldrh	r2, [r3, #0]
 8002596:	197b      	adds	r3, r7, r5
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	18d3      	adds	r3, r2, r3
 800259c:	b29b      	uxth	r3, r3
 800259e:	b219      	sxth	r1, r3
 80025a0:	003b      	movs	r3, r7
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	001a      	movs	r2, r3
 80025a6:	f7ff fd8a 	bl	80020be <writePixel>
        writePixel(x0 + x, y0 - y, color);
 80025aa:	1dbb      	adds	r3, r7, #6
 80025ac:	881a      	ldrh	r2, [r3, #0]
 80025ae:	193b      	adds	r3, r7, r4
 80025b0:	881b      	ldrh	r3, [r3, #0]
 80025b2:	18d3      	adds	r3, r2, r3
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	b218      	sxth	r0, r3
 80025b8:	1d3b      	adds	r3, r7, #4
 80025ba:	881a      	ldrh	r2, [r3, #0]
 80025bc:	197b      	adds	r3, r7, r5
 80025be:	881b      	ldrh	r3, [r3, #0]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	b219      	sxth	r1, r3
 80025c6:	003b      	movs	r3, r7
 80025c8:	881b      	ldrh	r3, [r3, #0]
 80025ca:	001a      	movs	r2, r3
 80025cc:	f7ff fd77 	bl	80020be <writePixel>
        writePixel(x0 - x, y0 - y, color);
 80025d0:	1dbb      	adds	r3, r7, #6
 80025d2:	881a      	ldrh	r2, [r3, #0]
 80025d4:	193b      	adds	r3, r7, r4
 80025d6:	881b      	ldrh	r3, [r3, #0]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	b29b      	uxth	r3, r3
 80025dc:	b218      	sxth	r0, r3
 80025de:	1d3b      	adds	r3, r7, #4
 80025e0:	881a      	ldrh	r2, [r3, #0]
 80025e2:	197b      	adds	r3, r7, r5
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	b219      	sxth	r1, r3
 80025ec:	003b      	movs	r3, r7
 80025ee:	881b      	ldrh	r3, [r3, #0]
 80025f0:	001a      	movs	r2, r3
 80025f2:	f7ff fd64 	bl	80020be <writePixel>
        writePixel(x0 + y, y0 + x, color);
 80025f6:	1dbb      	adds	r3, r7, #6
 80025f8:	881a      	ldrh	r2, [r3, #0]
 80025fa:	197b      	adds	r3, r7, r5
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	18d3      	adds	r3, r2, r3
 8002600:	b29b      	uxth	r3, r3
 8002602:	b218      	sxth	r0, r3
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	881a      	ldrh	r2, [r3, #0]
 8002608:	193b      	adds	r3, r7, r4
 800260a:	881b      	ldrh	r3, [r3, #0]
 800260c:	18d3      	adds	r3, r2, r3
 800260e:	b29b      	uxth	r3, r3
 8002610:	b219      	sxth	r1, r3
 8002612:	003b      	movs	r3, r7
 8002614:	881b      	ldrh	r3, [r3, #0]
 8002616:	001a      	movs	r2, r3
 8002618:	f7ff fd51 	bl	80020be <writePixel>
        writePixel(x0 - y, y0 + x, color);
 800261c:	1dbb      	adds	r3, r7, #6
 800261e:	881a      	ldrh	r2, [r3, #0]
 8002620:	197b      	adds	r3, r7, r5
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	b29b      	uxth	r3, r3
 8002628:	b218      	sxth	r0, r3
 800262a:	1d3b      	adds	r3, r7, #4
 800262c:	881a      	ldrh	r2, [r3, #0]
 800262e:	193b      	adds	r3, r7, r4
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	18d3      	adds	r3, r2, r3
 8002634:	b29b      	uxth	r3, r3
 8002636:	b219      	sxth	r1, r3
 8002638:	003b      	movs	r3, r7
 800263a:	881b      	ldrh	r3, [r3, #0]
 800263c:	001a      	movs	r2, r3
 800263e:	f7ff fd3e 	bl	80020be <writePixel>
        writePixel(x0 + y, y0 - x, color);
 8002642:	1dbb      	adds	r3, r7, #6
 8002644:	881a      	ldrh	r2, [r3, #0]
 8002646:	197b      	adds	r3, r7, r5
 8002648:	881b      	ldrh	r3, [r3, #0]
 800264a:	18d3      	adds	r3, r2, r3
 800264c:	b29b      	uxth	r3, r3
 800264e:	b218      	sxth	r0, r3
 8002650:	1d3b      	adds	r3, r7, #4
 8002652:	881a      	ldrh	r2, [r3, #0]
 8002654:	193b      	adds	r3, r7, r4
 8002656:	881b      	ldrh	r3, [r3, #0]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	b29b      	uxth	r3, r3
 800265c:	b219      	sxth	r1, r3
 800265e:	003b      	movs	r3, r7
 8002660:	881b      	ldrh	r3, [r3, #0]
 8002662:	001a      	movs	r2, r3
 8002664:	f7ff fd2b 	bl	80020be <writePixel>
        writePixel(x0 - y, y0 - x, color);
 8002668:	1dbb      	adds	r3, r7, #6
 800266a:	881a      	ldrh	r2, [r3, #0]
 800266c:	197b      	adds	r3, r7, r5
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	b29b      	uxth	r3, r3
 8002674:	b218      	sxth	r0, r3
 8002676:	1d3b      	adds	r3, r7, #4
 8002678:	881a      	ldrh	r2, [r3, #0]
 800267a:	193b      	adds	r3, r7, r4
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	b29b      	uxth	r3, r3
 8002682:	b219      	sxth	r1, r3
 8002684:	003b      	movs	r3, r7
 8002686:	881b      	ldrh	r3, [r3, #0]
 8002688:	001a      	movs	r2, r3
 800268a:	f7ff fd18 	bl	80020be <writePixel>
    while (x<y) {
 800268e:	2310      	movs	r3, #16
 8002690:	18fa      	adds	r2, r7, r3
 8002692:	230e      	movs	r3, #14
 8002694:	18fb      	adds	r3, r7, r3
 8002696:	2100      	movs	r1, #0
 8002698:	5e52      	ldrsh	r2, [r2, r1]
 800269a:	2100      	movs	r1, #0
 800269c:	5e5b      	ldrsh	r3, [r3, r1]
 800269e:	429a      	cmp	r2, r3
 80026a0:	da00      	bge.n	80026a4 <drawCircle+0x298>
 80026a2:	e722      	b.n	80024ea <drawCircle+0xde>
    }
}
 80026a4:	46c0      	nop			; (mov r8, r8)
 80026a6:	46bd      	mov	sp, r7
 80026a8:	b006      	add	sp, #24
 80026aa:	bdb0      	pop	{r4, r5, r7, pc}

080026ac <fillCircle>:
        }
    }
}

void fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 80026ac:	b5b0      	push	{r4, r5, r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	0005      	movs	r5, r0
 80026b4:	000c      	movs	r4, r1
 80026b6:	0010      	movs	r0, r2
 80026b8:	0019      	movs	r1, r3
 80026ba:	1dbb      	adds	r3, r7, #6
 80026bc:	1c2a      	adds	r2, r5, #0
 80026be:	801a      	strh	r2, [r3, #0]
 80026c0:	1d3b      	adds	r3, r7, #4
 80026c2:	1c22      	adds	r2, r4, #0
 80026c4:	801a      	strh	r2, [r3, #0]
 80026c6:	1cbb      	adds	r3, r7, #2
 80026c8:	1c02      	adds	r2, r0, #0
 80026ca:	801a      	strh	r2, [r3, #0]
 80026cc:	003b      	movs	r3, r7
 80026ce:	1c0a      	adds	r2, r1, #0
 80026d0:	801a      	strh	r2, [r3, #0]
    drawFastVLine(x0, y0-r, 2*r+1, color);
 80026d2:	1d3b      	adds	r3, r7, #4
 80026d4:	881a      	ldrh	r2, [r3, #0]
 80026d6:	1cbb      	adds	r3, r7, #2
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	b29b      	uxth	r3, r3
 80026de:	b219      	sxth	r1, r3
 80026e0:	1cbb      	adds	r3, r7, #2
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	18db      	adds	r3, r3, r3
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	3301      	adds	r3, #1
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	b21a      	sxth	r2, r3
 80026ee:	003b      	movs	r3, r7
 80026f0:	881c      	ldrh	r4, [r3, #0]
 80026f2:	1dbb      	adds	r3, r7, #6
 80026f4:	2000      	movs	r0, #0
 80026f6:	5e18      	ldrsh	r0, [r3, r0]
 80026f8:	0023      	movs	r3, r4
 80026fa:	f7ff fc93 	bl	8002024 <drawFastVLine>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 80026fe:	1cbb      	adds	r3, r7, #2
 8002700:	2200      	movs	r2, #0
 8002702:	5e9a      	ldrsh	r2, [r3, r2]
 8002704:	1d3b      	adds	r3, r7, #4
 8002706:	2100      	movs	r1, #0
 8002708:	5e59      	ldrsh	r1, [r3, r1]
 800270a:	1dbb      	adds	r3, r7, #6
 800270c:	2000      	movs	r0, #0
 800270e:	5e18      	ldrsh	r0, [r3, r0]
 8002710:	003b      	movs	r3, r7
 8002712:	881b      	ldrh	r3, [r3, #0]
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	2300      	movs	r3, #0
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	2303      	movs	r3, #3
 800271c:	f000 f804 	bl	8002728 <fillCircleHelper>
}
 8002720:	46c0      	nop			; (mov r8, r8)
 8002722:	46bd      	mov	sp, r7
 8002724:	b002      	add	sp, #8
 8002726:	bdb0      	pop	{r4, r5, r7, pc}

08002728 <fillCircleHelper>:

void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t corners, int16_t delta, uint16_t color)
{
 8002728:	b5b0      	push	{r4, r5, r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	0005      	movs	r5, r0
 8002730:	000c      	movs	r4, r1
 8002732:	0010      	movs	r0, r2
 8002734:	0019      	movs	r1, r3
 8002736:	1dbb      	adds	r3, r7, #6
 8002738:	1c2a      	adds	r2, r5, #0
 800273a:	801a      	strh	r2, [r3, #0]
 800273c:	1d3b      	adds	r3, r7, #4
 800273e:	1c22      	adds	r2, r4, #0
 8002740:	801a      	strh	r2, [r3, #0]
 8002742:	1cbb      	adds	r3, r7, #2
 8002744:	1c02      	adds	r2, r0, #0
 8002746:	801a      	strh	r2, [r3, #0]
 8002748:	1c7b      	adds	r3, r7, #1
 800274a:	1c0a      	adds	r2, r1, #0
 800274c:	701a      	strb	r2, [r3, #0]

    int16_t f     = 1 - r;
 800274e:	1cbb      	adds	r3, r7, #2
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	2201      	movs	r2, #1
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	b29a      	uxth	r2, r3
 8002758:	2316      	movs	r3, #22
 800275a:	18fb      	adds	r3, r7, r3
 800275c:	801a      	strh	r2, [r3, #0]
    int16_t ddF_x = 1;
 800275e:	2314      	movs	r3, #20
 8002760:	18fb      	adds	r3, r7, r3
 8002762:	2201      	movs	r2, #1
 8002764:	801a      	strh	r2, [r3, #0]
    int16_t ddF_y = -2 * r;
 8002766:	1cbb      	adds	r3, r7, #2
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	1c1a      	adds	r2, r3, #0
 800276c:	03d2      	lsls	r2, r2, #15
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	18db      	adds	r3, r3, r3
 8002772:	b29a      	uxth	r2, r3
 8002774:	2312      	movs	r3, #18
 8002776:	18fb      	adds	r3, r7, r3
 8002778:	801a      	strh	r2, [r3, #0]
    int16_t x     = 0;
 800277a:	2110      	movs	r1, #16
 800277c:	187b      	adds	r3, r7, r1
 800277e:	2200      	movs	r2, #0
 8002780:	801a      	strh	r2, [r3, #0]
    int16_t y     = r;
 8002782:	200e      	movs	r0, #14
 8002784:	183b      	adds	r3, r7, r0
 8002786:	1cba      	adds	r2, r7, #2
 8002788:	8812      	ldrh	r2, [r2, #0]
 800278a:	801a      	strh	r2, [r3, #0]
    int16_t px    = x;
 800278c:	230c      	movs	r3, #12
 800278e:	18fb      	adds	r3, r7, r3
 8002790:	187a      	adds	r2, r7, r1
 8002792:	8812      	ldrh	r2, [r2, #0]
 8002794:	801a      	strh	r2, [r3, #0]
    int16_t py    = y;
 8002796:	230a      	movs	r3, #10
 8002798:	18fb      	adds	r3, r7, r3
 800279a:	183a      	adds	r2, r7, r0
 800279c:	8812      	ldrh	r2, [r2, #0]
 800279e:	801a      	strh	r2, [r3, #0]

    delta++; // Avoid some +1's in the loop
 80027a0:	2128      	movs	r1, #40	; 0x28
 80027a2:	187b      	adds	r3, r7, r1
 80027a4:	2200      	movs	r2, #0
 80027a6:	5e9b      	ldrsh	r3, [r3, r2]
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	3301      	adds	r3, #1
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	187b      	adds	r3, r7, r1
 80027b0:	801a      	strh	r2, [r3, #0]

    while(x < y) {
 80027b2:	e0e7      	b.n	8002984 <fillCircleHelper+0x25c>
        if (f >= 0) {
 80027b4:	2316      	movs	r3, #22
 80027b6:	18fb      	adds	r3, r7, r3
 80027b8:	2200      	movs	r2, #0
 80027ba:	5e9b      	ldrsh	r3, [r3, r2]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	db18      	blt.n	80027f2 <fillCircleHelper+0xca>
            y--;
 80027c0:	210e      	movs	r1, #14
 80027c2:	187b      	adds	r3, r7, r1
 80027c4:	2200      	movs	r2, #0
 80027c6:	5e9b      	ldrsh	r3, [r3, r2]
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	3b01      	subs	r3, #1
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	187b      	adds	r3, r7, r1
 80027d0:	801a      	strh	r2, [r3, #0]
            ddF_y += 2;
 80027d2:	2112      	movs	r1, #18
 80027d4:	187b      	adds	r3, r7, r1
 80027d6:	881b      	ldrh	r3, [r3, #0]
 80027d8:	3302      	adds	r3, #2
 80027da:	b29a      	uxth	r2, r3
 80027dc:	187b      	adds	r3, r7, r1
 80027de:	801a      	strh	r2, [r3, #0]
            f     += ddF_y;
 80027e0:	2016      	movs	r0, #22
 80027e2:	183b      	adds	r3, r7, r0
 80027e4:	881a      	ldrh	r2, [r3, #0]
 80027e6:	187b      	adds	r3, r7, r1
 80027e8:	881b      	ldrh	r3, [r3, #0]
 80027ea:	18d3      	adds	r3, r2, r3
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	183b      	adds	r3, r7, r0
 80027f0:	801a      	strh	r2, [r3, #0]
        }
        x++;
 80027f2:	2110      	movs	r1, #16
 80027f4:	187b      	adds	r3, r7, r1
 80027f6:	2200      	movs	r2, #0
 80027f8:	5e9b      	ldrsh	r3, [r3, r2]
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	3301      	adds	r3, #1
 80027fe:	b29a      	uxth	r2, r3
 8002800:	187b      	adds	r3, r7, r1
 8002802:	801a      	strh	r2, [r3, #0]
        ddF_x += 2;
 8002804:	2014      	movs	r0, #20
 8002806:	183b      	adds	r3, r7, r0
 8002808:	881b      	ldrh	r3, [r3, #0]
 800280a:	3302      	adds	r3, #2
 800280c:	b29a      	uxth	r2, r3
 800280e:	183b      	adds	r3, r7, r0
 8002810:	801a      	strh	r2, [r3, #0]
        f     += ddF_x;
 8002812:	2416      	movs	r4, #22
 8002814:	193b      	adds	r3, r7, r4
 8002816:	881a      	ldrh	r2, [r3, #0]
 8002818:	183b      	adds	r3, r7, r0
 800281a:	881b      	ldrh	r3, [r3, #0]
 800281c:	18d3      	adds	r3, r2, r3
 800281e:	b29a      	uxth	r2, r3
 8002820:	193b      	adds	r3, r7, r4
 8002822:	801a      	strh	r2, [r3, #0]
        // These checks avoid double-drawing certain lines, important
        // for the SSD1306 library which has an INVERT drawing mode.
        if(x < (y + 1)) {
 8002824:	187b      	adds	r3, r7, r1
 8002826:	2200      	movs	r2, #0
 8002828:	5e9a      	ldrsh	r2, [r3, r2]
 800282a:	230e      	movs	r3, #14
 800282c:	18fb      	adds	r3, r7, r3
 800282e:	2100      	movs	r1, #0
 8002830:	5e5b      	ldrsh	r3, [r3, r1]
 8002832:	3301      	adds	r3, #1
 8002834:	429a      	cmp	r2, r3
 8002836:	da47      	bge.n	80028c8 <fillCircleHelper+0x1a0>
            if(corners & 1) drawFastVLine(x0+x, y0-y, 2*y+delta, color);
 8002838:	1c7b      	adds	r3, r7, #1
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2201      	movs	r2, #1
 800283e:	4013      	ands	r3, r2
 8002840:	d01e      	beq.n	8002880 <fillCircleHelper+0x158>
 8002842:	1dbb      	adds	r3, r7, #6
 8002844:	881a      	ldrh	r2, [r3, #0]
 8002846:	2310      	movs	r3, #16
 8002848:	18fb      	adds	r3, r7, r3
 800284a:	881b      	ldrh	r3, [r3, #0]
 800284c:	18d3      	adds	r3, r2, r3
 800284e:	b29b      	uxth	r3, r3
 8002850:	b218      	sxth	r0, r3
 8002852:	1d3b      	adds	r3, r7, #4
 8002854:	881a      	ldrh	r2, [r3, #0]
 8002856:	240e      	movs	r4, #14
 8002858:	193b      	adds	r3, r7, r4
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	b29b      	uxth	r3, r3
 8002860:	b219      	sxth	r1, r3
 8002862:	193b      	adds	r3, r7, r4
 8002864:	881b      	ldrh	r3, [r3, #0]
 8002866:	18db      	adds	r3, r3, r3
 8002868:	b29a      	uxth	r2, r3
 800286a:	2328      	movs	r3, #40	; 0x28
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	18d3      	adds	r3, r2, r3
 8002872:	b29b      	uxth	r3, r3
 8002874:	b21a      	sxth	r2, r3
 8002876:	232c      	movs	r3, #44	; 0x2c
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	f7ff fbd2 	bl	8002024 <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-x, y0-y, 2*y+delta, color);
 8002880:	1c7b      	adds	r3, r7, #1
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	2202      	movs	r2, #2
 8002886:	4013      	ands	r3, r2
 8002888:	d01e      	beq.n	80028c8 <fillCircleHelper+0x1a0>
 800288a:	1dbb      	adds	r3, r7, #6
 800288c:	881a      	ldrh	r2, [r3, #0]
 800288e:	2310      	movs	r3, #16
 8002890:	18fb      	adds	r3, r7, r3
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	b29b      	uxth	r3, r3
 8002898:	b218      	sxth	r0, r3
 800289a:	1d3b      	adds	r3, r7, #4
 800289c:	881a      	ldrh	r2, [r3, #0]
 800289e:	240e      	movs	r4, #14
 80028a0:	193b      	adds	r3, r7, r4
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	b219      	sxth	r1, r3
 80028aa:	193b      	adds	r3, r7, r4
 80028ac:	881b      	ldrh	r3, [r3, #0]
 80028ae:	18db      	adds	r3, r3, r3
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	2328      	movs	r3, #40	; 0x28
 80028b4:	18fb      	adds	r3, r7, r3
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	18d3      	adds	r3, r2, r3
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	b21a      	sxth	r2, r3
 80028be:	232c      	movs	r3, #44	; 0x2c
 80028c0:	18fb      	adds	r3, r7, r3
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	f7ff fbae 	bl	8002024 <drawFastVLine>
        }
        if(y != py) {
 80028c8:	230e      	movs	r3, #14
 80028ca:	18fa      	adds	r2, r7, r3
 80028cc:	230a      	movs	r3, #10
 80028ce:	18fb      	adds	r3, r7, r3
 80028d0:	2100      	movs	r1, #0
 80028d2:	5e52      	ldrsh	r2, [r2, r1]
 80028d4:	2100      	movs	r1, #0
 80028d6:	5e5b      	ldrsh	r3, [r3, r1]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d04d      	beq.n	8002978 <fillCircleHelper+0x250>
            if(corners & 1) drawFastVLine(x0+py, y0-px, 2*px+delta, color);
 80028dc:	1c7b      	adds	r3, r7, #1
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	2201      	movs	r2, #1
 80028e2:	4013      	ands	r3, r2
 80028e4:	d01e      	beq.n	8002924 <fillCircleHelper+0x1fc>
 80028e6:	1dbb      	adds	r3, r7, #6
 80028e8:	881a      	ldrh	r2, [r3, #0]
 80028ea:	230a      	movs	r3, #10
 80028ec:	18fb      	adds	r3, r7, r3
 80028ee:	881b      	ldrh	r3, [r3, #0]
 80028f0:	18d3      	adds	r3, r2, r3
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	b218      	sxth	r0, r3
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	881a      	ldrh	r2, [r3, #0]
 80028fa:	240c      	movs	r4, #12
 80028fc:	193b      	adds	r3, r7, r4
 80028fe:	881b      	ldrh	r3, [r3, #0]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	b29b      	uxth	r3, r3
 8002904:	b219      	sxth	r1, r3
 8002906:	193b      	adds	r3, r7, r4
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	18db      	adds	r3, r3, r3
 800290c:	b29a      	uxth	r2, r3
 800290e:	2328      	movs	r3, #40	; 0x28
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	881b      	ldrh	r3, [r3, #0]
 8002914:	18d3      	adds	r3, r2, r3
 8002916:	b29b      	uxth	r3, r3
 8002918:	b21a      	sxth	r2, r3
 800291a:	232c      	movs	r3, #44	; 0x2c
 800291c:	18fb      	adds	r3, r7, r3
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	f7ff fb80 	bl	8002024 <drawFastVLine>
            if(corners & 2) drawFastVLine(x0-py, y0-px, 2*px+delta, color);
 8002924:	1c7b      	adds	r3, r7, #1
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2202      	movs	r2, #2
 800292a:	4013      	ands	r3, r2
 800292c:	d01e      	beq.n	800296c <fillCircleHelper+0x244>
 800292e:	1dbb      	adds	r3, r7, #6
 8002930:	881a      	ldrh	r2, [r3, #0]
 8002932:	230a      	movs	r3, #10
 8002934:	18fb      	adds	r3, r7, r3
 8002936:	881b      	ldrh	r3, [r3, #0]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	b29b      	uxth	r3, r3
 800293c:	b218      	sxth	r0, r3
 800293e:	1d3b      	adds	r3, r7, #4
 8002940:	881a      	ldrh	r2, [r3, #0]
 8002942:	240c      	movs	r4, #12
 8002944:	193b      	adds	r3, r7, r4
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	b29b      	uxth	r3, r3
 800294c:	b219      	sxth	r1, r3
 800294e:	193b      	adds	r3, r7, r4
 8002950:	881b      	ldrh	r3, [r3, #0]
 8002952:	18db      	adds	r3, r3, r3
 8002954:	b29a      	uxth	r2, r3
 8002956:	2328      	movs	r3, #40	; 0x28
 8002958:	18fb      	adds	r3, r7, r3
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	18d3      	adds	r3, r2, r3
 800295e:	b29b      	uxth	r3, r3
 8002960:	b21a      	sxth	r2, r3
 8002962:	232c      	movs	r3, #44	; 0x2c
 8002964:	18fb      	adds	r3, r7, r3
 8002966:	881b      	ldrh	r3, [r3, #0]
 8002968:	f7ff fb5c 	bl	8002024 <drawFastVLine>
            py = y;
 800296c:	230a      	movs	r3, #10
 800296e:	18fb      	adds	r3, r7, r3
 8002970:	220e      	movs	r2, #14
 8002972:	18ba      	adds	r2, r7, r2
 8002974:	8812      	ldrh	r2, [r2, #0]
 8002976:	801a      	strh	r2, [r3, #0]
        }
        px = x;
 8002978:	230c      	movs	r3, #12
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	2210      	movs	r2, #16
 800297e:	18ba      	adds	r2, r7, r2
 8002980:	8812      	ldrh	r2, [r2, #0]
 8002982:	801a      	strh	r2, [r3, #0]
    while(x < y) {
 8002984:	2310      	movs	r3, #16
 8002986:	18fa      	adds	r2, r7, r3
 8002988:	230e      	movs	r3, #14
 800298a:	18fb      	adds	r3, r7, r3
 800298c:	2100      	movs	r1, #0
 800298e:	5e52      	ldrsh	r2, [r2, r1]
 8002990:	2100      	movs	r1, #0
 8002992:	5e5b      	ldrsh	r3, [r3, r1]
 8002994:	429a      	cmp	r2, r3
 8002996:	da00      	bge.n	800299a <fillCircleHelper+0x272>
 8002998:	e70c      	b.n	80027b4 <fillCircleHelper+0x8c>
    }
}
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	46bd      	mov	sp, r7
 800299e:	b006      	add	sp, #24
 80029a0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080029a4 <fillRect>:
    drawFastVLine(x, y, h, color);
    drawFastVLine(x+w-1, y, h, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 80029a4:	b5b0      	push	{r4, r5, r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	0005      	movs	r5, r0
 80029ac:	000c      	movs	r4, r1
 80029ae:	0010      	movs	r0, r2
 80029b0:	0019      	movs	r1, r3
 80029b2:	1dbb      	adds	r3, r7, #6
 80029b4:	1c2a      	adds	r2, r5, #0
 80029b6:	801a      	strh	r2, [r3, #0]
 80029b8:	1d3b      	adds	r3, r7, #4
 80029ba:	1c22      	adds	r2, r4, #0
 80029bc:	801a      	strh	r2, [r3, #0]
 80029be:	1cbb      	adds	r3, r7, #2
 80029c0:	1c02      	adds	r2, r0, #0
 80029c2:	801a      	strh	r2, [r3, #0]
 80029c4:	003b      	movs	r3, r7
 80029c6:	1c0a      	adds	r2, r1, #0
 80029c8:	801a      	strh	r2, [r3, #0]
    int16_t end;
#if defined(SUPPORT_9488_555)
    if (is555) color = color565_to_555(color);
#endif
    if (w < 0) {
 80029ca:	1cbb      	adds	r3, r7, #2
 80029cc:	2200      	movs	r2, #0
 80029ce:	5e9b      	ldrsh	r3, [r3, r2]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	da0d      	bge.n	80029f0 <fillRect+0x4c>
        w = -w;
 80029d4:	1cbb      	adds	r3, r7, #2
 80029d6:	881b      	ldrh	r3, [r3, #0]
 80029d8:	425b      	negs	r3, r3
 80029da:	b29a      	uxth	r2, r3
 80029dc:	1cbb      	adds	r3, r7, #2
 80029de:	801a      	strh	r2, [r3, #0]
        x -= w;
 80029e0:	1dbb      	adds	r3, r7, #6
 80029e2:	881a      	ldrh	r2, [r3, #0]
 80029e4:	1cbb      	adds	r3, r7, #2
 80029e6:	881b      	ldrh	r3, [r3, #0]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	1dbb      	adds	r3, r7, #6
 80029ee:	801a      	strh	r2, [r3, #0]
    }                           //+ve w
    end = x + w;
 80029f0:	1dbb      	adds	r3, r7, #6
 80029f2:	881a      	ldrh	r2, [r3, #0]
 80029f4:	1cbb      	adds	r3, r7, #2
 80029f6:	881b      	ldrh	r3, [r3, #0]
 80029f8:	18d3      	adds	r3, r2, r3
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	230e      	movs	r3, #14
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	801a      	strh	r2, [r3, #0]
    if (x < 0)
 8002a02:	1dbb      	adds	r3, r7, #6
 8002a04:	2200      	movs	r2, #0
 8002a06:	5e9b      	ldrsh	r3, [r3, r2]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	da02      	bge.n	8002a12 <fillRect+0x6e>
        x = 0;
 8002a0c:	1dbb      	adds	r3, r7, #6
 8002a0e:	2200      	movs	r2, #0
 8002a10:	801a      	strh	r2, [r3, #0]
    if (end > width())
 8002a12:	230e      	movs	r3, #14
 8002a14:	18fb      	adds	r3, r7, r3
 8002a16:	2400      	movs	r4, #0
 8002a18:	5f1c      	ldrsh	r4, [r3, r4]
 8002a1a:	f7fd fe47 	bl	80006ac <width>
 8002a1e:	0003      	movs	r3, r0
 8002a20:	429c      	cmp	r4, r3
 8002a22:	dd06      	ble.n	8002a32 <fillRect+0x8e>
        end = width();
 8002a24:	f7fd fe42 	bl	80006ac <width>
 8002a28:	0003      	movs	r3, r0
 8002a2a:	001a      	movs	r2, r3
 8002a2c:	230e      	movs	r3, #14
 8002a2e:	18fb      	adds	r3, r7, r3
 8002a30:	801a      	strh	r2, [r3, #0]
    w = end - x;
 8002a32:	230e      	movs	r3, #14
 8002a34:	18fb      	adds	r3, r7, r3
 8002a36:	881a      	ldrh	r2, [r3, #0]
 8002a38:	1dbb      	adds	r3, r7, #6
 8002a3a:	881b      	ldrh	r3, [r3, #0]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	1cbb      	adds	r3, r7, #2
 8002a42:	801a      	strh	r2, [r3, #0]
    if (h < 0) {
 8002a44:	003b      	movs	r3, r7
 8002a46:	2200      	movs	r2, #0
 8002a48:	5e9b      	ldrsh	r3, [r3, r2]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	da0d      	bge.n	8002a6a <fillRect+0xc6>
        h = -h;
 8002a4e:	003b      	movs	r3, r7
 8002a50:	881b      	ldrh	r3, [r3, #0]
 8002a52:	425b      	negs	r3, r3
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	003b      	movs	r3, r7
 8002a58:	801a      	strh	r2, [r3, #0]
        y -= h;
 8002a5a:	1d3b      	adds	r3, r7, #4
 8002a5c:	881a      	ldrh	r2, [r3, #0]
 8002a5e:	003b      	movs	r3, r7
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	801a      	strh	r2, [r3, #0]
    }                           //+ve h
    end = y + h;
 8002a6a:	1d3b      	adds	r3, r7, #4
 8002a6c:	881a      	ldrh	r2, [r3, #0]
 8002a6e:	003b      	movs	r3, r7
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	18d3      	adds	r3, r2, r3
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	230e      	movs	r3, #14
 8002a78:	18fb      	adds	r3, r7, r3
 8002a7a:	801a      	strh	r2, [r3, #0]
    if (y < 0)
 8002a7c:	1d3b      	adds	r3, r7, #4
 8002a7e:	2200      	movs	r2, #0
 8002a80:	5e9b      	ldrsh	r3, [r3, r2]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	da02      	bge.n	8002a8c <fillRect+0xe8>
        y = 0;
 8002a86:	1d3b      	adds	r3, r7, #4
 8002a88:	2200      	movs	r2, #0
 8002a8a:	801a      	strh	r2, [r3, #0]
    if (end > height())
 8002a8c:	230e      	movs	r3, #14
 8002a8e:	18fb      	adds	r3, r7, r3
 8002a90:	2400      	movs	r4, #0
 8002a92:	5f1c      	ldrsh	r4, [r3, r4]
 8002a94:	f7fd fe14 	bl	80006c0 <height>
 8002a98:	0003      	movs	r3, r0
 8002a9a:	429c      	cmp	r4, r3
 8002a9c:	dd06      	ble.n	8002aac <fillRect+0x108>
        end = height();
 8002a9e:	f7fd fe0f 	bl	80006c0 <height>
 8002aa2:	0003      	movs	r3, r0
 8002aa4:	001a      	movs	r2, r3
 8002aa6:	230e      	movs	r3, #14
 8002aa8:	18fb      	adds	r3, r7, r3
 8002aaa:	801a      	strh	r2, [r3, #0]
    h = end - y;
 8002aac:	230e      	movs	r3, #14
 8002aae:	18fb      	adds	r3, r7, r3
 8002ab0:	881a      	ldrh	r2, [r3, #0]
 8002ab2:	1d3b      	adds	r3, r7, #4
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	003b      	movs	r3, r7
 8002abc:	801a      	strh	r2, [r3, #0]
    setAddrWindow(x, y, x + w - 1, y + h - 1);
 8002abe:	1dbb      	adds	r3, r7, #6
 8002ac0:	881a      	ldrh	r2, [r3, #0]
 8002ac2:	1cbb      	adds	r3, r7, #2
 8002ac4:	881b      	ldrh	r3, [r3, #0]
 8002ac6:	18d3      	adds	r3, r2, r3
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	b21c      	sxth	r4, r3
 8002ad0:	1d3b      	adds	r3, r7, #4
 8002ad2:	881a      	ldrh	r2, [r3, #0]
 8002ad4:	003b      	movs	r3, r7
 8002ad6:	881b      	ldrh	r3, [r3, #0]
 8002ad8:	18d3      	adds	r3, r2, r3
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	3b01      	subs	r3, #1
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	b21a      	sxth	r2, r3
 8002ae2:	1d3b      	adds	r3, r7, #4
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	5e59      	ldrsh	r1, [r3, r1]
 8002ae8:	1dbb      	adds	r3, r7, #6
 8002aea:	2000      	movs	r0, #0
 8002aec:	5e18      	ldrsh	r0, [r3, r0]
 8002aee:	0013      	movs	r3, r2
 8002af0:	0022      	movs	r2, r4
 8002af2:	f7ff f815 	bl	8001b20 <setAddrWindow>
    CS_ACTIVE;
 8002af6:	4b7c      	ldr	r3, [pc, #496]	; (8002ce8 <fillRect+0x344>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	2101      	movs	r1, #1
 8002afc:	0018      	movs	r0, r3
 8002afe:	f000 febf 	bl	8003880 <HAL_GPIO_WritePin>
    WriteCmd(_MW);
 8002b02:	2390      	movs	r3, #144	; 0x90
 8002b04:	05db      	lsls	r3, r3, #23
 8002b06:	2200      	movs	r2, #0
 8002b08:	2110      	movs	r1, #16
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	f000 feb8 	bl	8003880 <HAL_GPIO_WritePin>
 8002b10:	4b76      	ldr	r3, [pc, #472]	; (8002cec <fillRect+0x348>)
 8002b12:	881b      	ldrh	r3, [r3, #0]
 8002b14:	0a1b      	lsrs	r3, r3, #8
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	210d      	movs	r1, #13
 8002b1a:	187b      	adds	r3, r7, r1
 8002b1c:	701a      	strb	r2, [r3, #0]
 8002b1e:	4b73      	ldr	r3, [pc, #460]	; (8002cec <fillRect+0x348>)
 8002b20:	881a      	ldrh	r2, [r3, #0]
 8002b22:	240c      	movs	r4, #12
 8002b24:	193b      	adds	r3, r7, r4
 8002b26:	701a      	strb	r2, [r3, #0]
 8002b28:	2390      	movs	r3, #144	; 0x90
 8002b2a:	05db      	lsls	r3, r3, #23
 8002b2c:	22e0      	movs	r2, #224	; 0xe0
 8002b2e:	04d2      	lsls	r2, r2, #19
 8002b30:	619a      	str	r2, [r3, #24]
 8002b32:	4b6d      	ldr	r3, [pc, #436]	; (8002ce8 <fillRect+0x344>)
 8002b34:	2287      	movs	r2, #135	; 0x87
 8002b36:	04d2      	lsls	r2, r2, #19
 8002b38:	619a      	str	r2, [r3, #24]
 8002b3a:	4b6d      	ldr	r3, [pc, #436]	; (8002cf0 <fillRect+0x34c>)
 8002b3c:	2280      	movs	r2, #128	; 0x80
 8002b3e:	0412      	lsls	r2, r2, #16
 8002b40:	619a      	str	r2, [r3, #24]
 8002b42:	0008      	movs	r0, r1
 8002b44:	183b      	adds	r3, r7, r0
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	025a      	lsls	r2, r3, #9
 8002b4a:	2380      	movs	r3, #128	; 0x80
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	401a      	ands	r2, r3
 8002b50:	183b      	adds	r3, r7, r0
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	0219      	lsls	r1, r3, #8
 8002b56:	2380      	movs	r3, #128	; 0x80
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	400b      	ands	r3, r1
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	183b      	adds	r3, r7, r0
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	0059      	lsls	r1, r3, #1
 8002b64:	2380      	movs	r3, #128	; 0x80
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	400b      	ands	r3, r1
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	2390      	movs	r3, #144	; 0x90
 8002b6e:	05db      	lsls	r3, r3, #23
 8002b70:	619a      	str	r2, [r3, #24]
 8002b72:	183b      	adds	r3, r7, r0
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	2208      	movs	r2, #8
 8002b78:	401a      	ands	r2, r3
 8002b7a:	183b      	adds	r3, r7, r0
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	2120      	movs	r1, #32
 8002b82:	400b      	ands	r3, r1
 8002b84:	431a      	orrs	r2, r3
 8002b86:	183b      	adds	r3, r7, r0
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	105b      	asrs	r3, r3, #1
 8002b8c:	2110      	movs	r1, #16
 8002b8e:	400b      	ands	r3, r1
 8002b90:	431a      	orrs	r2, r3
 8002b92:	183b      	adds	r3, r7, r0
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	0119      	lsls	r1, r3, #4
 8002b98:	2380      	movs	r3, #128	; 0x80
 8002b9a:	00db      	lsls	r3, r3, #3
 8002b9c:	400b      	ands	r3, r1
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	4b51      	ldr	r3, [pc, #324]	; (8002ce8 <fillRect+0x344>)
 8002ba2:	619a      	str	r2, [r3, #24]
 8002ba4:	183b      	adds	r3, r7, r0
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	019b      	lsls	r3, r3, #6
 8002baa:	0019      	movs	r1, r3
 8002bac:	4b50      	ldr	r3, [pc, #320]	; (8002cf0 <fillRect+0x34c>)
 8002bae:	2280      	movs	r2, #128	; 0x80
 8002bb0:	400a      	ands	r2, r1
 8002bb2:	619a      	str	r2, [r3, #24]
 8002bb4:	2390      	movs	r3, #144	; 0x90
 8002bb6:	05db      	lsls	r3, r3, #23
 8002bb8:	2200      	movs	r2, #0
 8002bba:	2102      	movs	r1, #2
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f000 fe5f 	bl	8003880 <HAL_GPIO_WritePin>
 8002bc2:	2390      	movs	r3, #144	; 0x90
 8002bc4:	05db      	lsls	r3, r3, #23
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	2102      	movs	r1, #2
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f000 fe58 	bl	8003880 <HAL_GPIO_WritePin>
 8002bd0:	2390      	movs	r3, #144	; 0x90
 8002bd2:	05db      	lsls	r3, r3, #23
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	2102      	movs	r1, #2
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f000 fe51 	bl	8003880 <HAL_GPIO_WritePin>
 8002bde:	2390      	movs	r3, #144	; 0x90
 8002be0:	05db      	lsls	r3, r3, #23
 8002be2:	22e0      	movs	r2, #224	; 0xe0
 8002be4:	04d2      	lsls	r2, r2, #19
 8002be6:	619a      	str	r2, [r3, #24]
 8002be8:	4b3f      	ldr	r3, [pc, #252]	; (8002ce8 <fillRect+0x344>)
 8002bea:	2287      	movs	r2, #135	; 0x87
 8002bec:	04d2      	lsls	r2, r2, #19
 8002bee:	619a      	str	r2, [r3, #24]
 8002bf0:	4b3f      	ldr	r3, [pc, #252]	; (8002cf0 <fillRect+0x34c>)
 8002bf2:	2280      	movs	r2, #128	; 0x80
 8002bf4:	0412      	lsls	r2, r2, #16
 8002bf6:	619a      	str	r2, [r3, #24]
 8002bf8:	193b      	adds	r3, r7, r4
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	025a      	lsls	r2, r3, #9
 8002bfe:	2380      	movs	r3, #128	; 0x80
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	401a      	ands	r2, r3
 8002c04:	193b      	adds	r3, r7, r4
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	0219      	lsls	r1, r3, #8
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	400b      	ands	r3, r1
 8002c10:	431a      	orrs	r2, r3
 8002c12:	193b      	adds	r3, r7, r4
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	0059      	lsls	r1, r3, #1
 8002c18:	2380      	movs	r3, #128	; 0x80
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	400b      	ands	r3, r1
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	2390      	movs	r3, #144	; 0x90
 8002c22:	05db      	lsls	r3, r3, #23
 8002c24:	619a      	str	r2, [r3, #24]
 8002c26:	0020      	movs	r0, r4
 8002c28:	183b      	adds	r3, r7, r0
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2208      	movs	r2, #8
 8002c2e:	401a      	ands	r2, r3
 8002c30:	183b      	adds	r3, r7, r0
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	2120      	movs	r1, #32
 8002c38:	400b      	ands	r3, r1
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	183b      	adds	r3, r7, r0
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	105b      	asrs	r3, r3, #1
 8002c42:	2110      	movs	r1, #16
 8002c44:	400b      	ands	r3, r1
 8002c46:	431a      	orrs	r2, r3
 8002c48:	183b      	adds	r3, r7, r0
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	0119      	lsls	r1, r3, #4
 8002c4e:	2380      	movs	r3, #128	; 0x80
 8002c50:	00db      	lsls	r3, r3, #3
 8002c52:	400b      	ands	r3, r1
 8002c54:	431a      	orrs	r2, r3
 8002c56:	4b24      	ldr	r3, [pc, #144]	; (8002ce8 <fillRect+0x344>)
 8002c58:	619a      	str	r2, [r3, #24]
 8002c5a:	183b      	adds	r3, r7, r0
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	019b      	lsls	r3, r3, #6
 8002c60:	0019      	movs	r1, r3
 8002c62:	4b23      	ldr	r3, [pc, #140]	; (8002cf0 <fillRect+0x34c>)
 8002c64:	2280      	movs	r2, #128	; 0x80
 8002c66:	400a      	ands	r2, r1
 8002c68:	619a      	str	r2, [r3, #24]
 8002c6a:	2390      	movs	r3, #144	; 0x90
 8002c6c:	05db      	lsls	r3, r3, #23
 8002c6e:	2200      	movs	r2, #0
 8002c70:	2102      	movs	r1, #2
 8002c72:	0018      	movs	r0, r3
 8002c74:	f000 fe04 	bl	8003880 <HAL_GPIO_WritePin>
 8002c78:	2390      	movs	r3, #144	; 0x90
 8002c7a:	05db      	lsls	r3, r3, #23
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	2102      	movs	r1, #2
 8002c80:	0018      	movs	r0, r3
 8002c82:	f000 fdfd 	bl	8003880 <HAL_GPIO_WritePin>
 8002c86:	2390      	movs	r3, #144	; 0x90
 8002c88:	05db      	lsls	r3, r3, #23
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	2102      	movs	r1, #2
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f000 fdf6 	bl	8003880 <HAL_GPIO_WritePin>
 8002c94:	2390      	movs	r3, #144	; 0x90
 8002c96:	05db      	lsls	r3, r3, #23
 8002c98:	2201      	movs	r2, #1
 8002c9a:	2110      	movs	r1, #16
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f000 fdef 	bl	8003880 <HAL_GPIO_WritePin>
    if (h > w) {
 8002ca2:	003a      	movs	r2, r7
 8002ca4:	1cbb      	adds	r3, r7, #2
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	5e52      	ldrsh	r2, [r2, r1]
 8002caa:	2100      	movs	r1, #0
 8002cac:	5e5b      	ldrsh	r3, [r3, r1]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	dd0c      	ble.n	8002ccc <fillRect+0x328>
        end = h;
 8002cb2:	210e      	movs	r1, #14
 8002cb4:	187b      	adds	r3, r7, r1
 8002cb6:	003a      	movs	r2, r7
 8002cb8:	8812      	ldrh	r2, [r2, #0]
 8002cba:	801a      	strh	r2, [r3, #0]
        h = w;
 8002cbc:	003b      	movs	r3, r7
 8002cbe:	1cba      	adds	r2, r7, #2
 8002cc0:	8812      	ldrh	r2, [r2, #0]
 8002cc2:	801a      	strh	r2, [r3, #0]
        w = end;
 8002cc4:	1cbb      	adds	r3, r7, #2
 8002cc6:	187a      	adds	r2, r7, r1
 8002cc8:	8812      	ldrh	r2, [r2, #0]
 8002cca:	801a      	strh	r2, [r3, #0]
    }
    uint8_t hi = color >> 8, lo = color & 0xFF;
 8002ccc:	2120      	movs	r1, #32
 8002cce:	187b      	adds	r3, r7, r1
 8002cd0:	881b      	ldrh	r3, [r3, #0]
 8002cd2:	0a1b      	lsrs	r3, r3, #8
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	230b      	movs	r3, #11
 8002cd8:	18fb      	adds	r3, r7, r3
 8002cda:	701a      	strb	r2, [r3, #0]
 8002cdc:	230a      	movs	r3, #10
 8002cde:	18fb      	adds	r3, r7, r3
 8002ce0:	187a      	adds	r2, r7, r1
 8002ce2:	8812      	ldrh	r2, [r2, #0]
 8002ce4:	701a      	strb	r2, [r3, #0]
    while (h-- > 0) {
 8002ce6:	e0cd      	b.n	8002e84 <fillRect+0x4e0>
 8002ce8:	48000400 	.word	0x48000400
 8002cec:	2000007a 	.word	0x2000007a
 8002cf0:	48000800 	.word	0x48000800
        end = w;
 8002cf4:	230e      	movs	r3, #14
 8002cf6:	18fb      	adds	r3, r7, r3
 8002cf8:	1cba      	adds	r2, r7, #2
 8002cfa:	8812      	ldrh	r2, [r2, #0]
 8002cfc:	801a      	strh	r2, [r3, #0]

        do {
            write8(hi);
 8002cfe:	2390      	movs	r3, #144	; 0x90
 8002d00:	05db      	lsls	r3, r3, #23
 8002d02:	22e0      	movs	r2, #224	; 0xe0
 8002d04:	04d2      	lsls	r2, r2, #19
 8002d06:	619a      	str	r2, [r3, #24]
 8002d08:	4b7a      	ldr	r3, [pc, #488]	; (8002ef4 <fillRect+0x550>)
 8002d0a:	2287      	movs	r2, #135	; 0x87
 8002d0c:	04d2      	lsls	r2, r2, #19
 8002d0e:	619a      	str	r2, [r3, #24]
 8002d10:	4b79      	ldr	r3, [pc, #484]	; (8002ef8 <fillRect+0x554>)
 8002d12:	2280      	movs	r2, #128	; 0x80
 8002d14:	0412      	lsls	r2, r2, #16
 8002d16:	619a      	str	r2, [r3, #24]
 8002d18:	200b      	movs	r0, #11
 8002d1a:	183b      	adds	r3, r7, r0
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	025a      	lsls	r2, r3, #9
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	401a      	ands	r2, r3
 8002d26:	183b      	adds	r3, r7, r0
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	0219      	lsls	r1, r3, #8
 8002d2c:	2380      	movs	r3, #128	; 0x80
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	400b      	ands	r3, r1
 8002d32:	431a      	orrs	r2, r3
 8002d34:	183b      	adds	r3, r7, r0
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	0059      	lsls	r1, r3, #1
 8002d3a:	2380      	movs	r3, #128	; 0x80
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	400b      	ands	r3, r1
 8002d40:	431a      	orrs	r2, r3
 8002d42:	2390      	movs	r3, #144	; 0x90
 8002d44:	05db      	lsls	r3, r3, #23
 8002d46:	619a      	str	r2, [r3, #24]
 8002d48:	183b      	adds	r3, r7, r0
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2208      	movs	r2, #8
 8002d4e:	401a      	ands	r2, r3
 8002d50:	183b      	adds	r3, r7, r0
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	2120      	movs	r1, #32
 8002d58:	400b      	ands	r3, r1
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	183b      	adds	r3, r7, r0
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	105b      	asrs	r3, r3, #1
 8002d62:	2110      	movs	r1, #16
 8002d64:	400b      	ands	r3, r1
 8002d66:	431a      	orrs	r2, r3
 8002d68:	183b      	adds	r3, r7, r0
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	0119      	lsls	r1, r3, #4
 8002d6e:	2380      	movs	r3, #128	; 0x80
 8002d70:	00db      	lsls	r3, r3, #3
 8002d72:	400b      	ands	r3, r1
 8002d74:	431a      	orrs	r2, r3
 8002d76:	4b5f      	ldr	r3, [pc, #380]	; (8002ef4 <fillRect+0x550>)
 8002d78:	619a      	str	r2, [r3, #24]
 8002d7a:	183b      	adds	r3, r7, r0
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	019b      	lsls	r3, r3, #6
 8002d80:	0019      	movs	r1, r3
 8002d82:	4b5d      	ldr	r3, [pc, #372]	; (8002ef8 <fillRect+0x554>)
 8002d84:	2280      	movs	r2, #128	; 0x80
 8002d86:	400a      	ands	r2, r1
 8002d88:	619a      	str	r2, [r3, #24]
 8002d8a:	2390      	movs	r3, #144	; 0x90
 8002d8c:	05db      	lsls	r3, r3, #23
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2102      	movs	r1, #2
 8002d92:	0018      	movs	r0, r3
 8002d94:	f000 fd74 	bl	8003880 <HAL_GPIO_WritePin>
 8002d98:	2390      	movs	r3, #144	; 0x90
 8002d9a:	05db      	lsls	r3, r3, #23
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	2102      	movs	r1, #2
 8002da0:	0018      	movs	r0, r3
 8002da2:	f000 fd6d 	bl	8003880 <HAL_GPIO_WritePin>
 8002da6:	2390      	movs	r3, #144	; 0x90
 8002da8:	05db      	lsls	r3, r3, #23
 8002daa:	2201      	movs	r2, #1
 8002dac:	2102      	movs	r1, #2
 8002dae:	0018      	movs	r0, r3
 8002db0:	f000 fd66 	bl	8003880 <HAL_GPIO_WritePin>
            write8(lo);
 8002db4:	2390      	movs	r3, #144	; 0x90
 8002db6:	05db      	lsls	r3, r3, #23
 8002db8:	22e0      	movs	r2, #224	; 0xe0
 8002dba:	04d2      	lsls	r2, r2, #19
 8002dbc:	619a      	str	r2, [r3, #24]
 8002dbe:	4b4d      	ldr	r3, [pc, #308]	; (8002ef4 <fillRect+0x550>)
 8002dc0:	2287      	movs	r2, #135	; 0x87
 8002dc2:	04d2      	lsls	r2, r2, #19
 8002dc4:	619a      	str	r2, [r3, #24]
 8002dc6:	4b4c      	ldr	r3, [pc, #304]	; (8002ef8 <fillRect+0x554>)
 8002dc8:	2280      	movs	r2, #128	; 0x80
 8002dca:	0412      	lsls	r2, r2, #16
 8002dcc:	619a      	str	r2, [r3, #24]
 8002dce:	200a      	movs	r0, #10
 8002dd0:	183b      	adds	r3, r7, r0
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	025a      	lsls	r2, r3, #9
 8002dd6:	2380      	movs	r3, #128	; 0x80
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	401a      	ands	r2, r3
 8002ddc:	183b      	adds	r3, r7, r0
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	0219      	lsls	r1, r3, #8
 8002de2:	2380      	movs	r3, #128	; 0x80
 8002de4:	00db      	lsls	r3, r3, #3
 8002de6:	400b      	ands	r3, r1
 8002de8:	431a      	orrs	r2, r3
 8002dea:	183b      	adds	r3, r7, r0
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	0059      	lsls	r1, r3, #1
 8002df0:	2380      	movs	r3, #128	; 0x80
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	400b      	ands	r3, r1
 8002df6:	431a      	orrs	r2, r3
 8002df8:	2390      	movs	r3, #144	; 0x90
 8002dfa:	05db      	lsls	r3, r3, #23
 8002dfc:	619a      	str	r2, [r3, #24]
 8002dfe:	183b      	adds	r3, r7, r0
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2208      	movs	r2, #8
 8002e04:	401a      	ands	r2, r3
 8002e06:	183b      	adds	r3, r7, r0
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	2120      	movs	r1, #32
 8002e0e:	400b      	ands	r3, r1
 8002e10:	431a      	orrs	r2, r3
 8002e12:	183b      	adds	r3, r7, r0
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	105b      	asrs	r3, r3, #1
 8002e18:	2110      	movs	r1, #16
 8002e1a:	400b      	ands	r3, r1
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	183b      	adds	r3, r7, r0
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	0119      	lsls	r1, r3, #4
 8002e24:	2380      	movs	r3, #128	; 0x80
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	400b      	ands	r3, r1
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	4b31      	ldr	r3, [pc, #196]	; (8002ef4 <fillRect+0x550>)
 8002e2e:	619a      	str	r2, [r3, #24]
 8002e30:	183b      	adds	r3, r7, r0
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	019b      	lsls	r3, r3, #6
 8002e36:	0019      	movs	r1, r3
 8002e38:	4b2f      	ldr	r3, [pc, #188]	; (8002ef8 <fillRect+0x554>)
 8002e3a:	2280      	movs	r2, #128	; 0x80
 8002e3c:	400a      	ands	r2, r1
 8002e3e:	619a      	str	r2, [r3, #24]
 8002e40:	2390      	movs	r3, #144	; 0x90
 8002e42:	05db      	lsls	r3, r3, #23
 8002e44:	2200      	movs	r2, #0
 8002e46:	2102      	movs	r1, #2
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f000 fd19 	bl	8003880 <HAL_GPIO_WritePin>
 8002e4e:	2390      	movs	r3, #144	; 0x90
 8002e50:	05db      	lsls	r3, r3, #23
 8002e52:	2201      	movs	r2, #1
 8002e54:	2102      	movs	r1, #2
 8002e56:	0018      	movs	r0, r3
 8002e58:	f000 fd12 	bl	8003880 <HAL_GPIO_WritePin>
 8002e5c:	2390      	movs	r3, #144	; 0x90
 8002e5e:	05db      	lsls	r3, r3, #23
 8002e60:	2201      	movs	r2, #1
 8002e62:	2102      	movs	r1, #2
 8002e64:	0018      	movs	r0, r3
 8002e66:	f000 fd0b 	bl	8003880 <HAL_GPIO_WritePin>
        } while (--end != 0);
 8002e6a:	210e      	movs	r1, #14
 8002e6c:	187b      	adds	r3, r7, r1
 8002e6e:	881b      	ldrh	r3, [r3, #0]
 8002e70:	3b01      	subs	r3, #1
 8002e72:	b29a      	uxth	r2, r3
 8002e74:	187b      	adds	r3, r7, r1
 8002e76:	801a      	strh	r2, [r3, #0]
 8002e78:	187b      	adds	r3, r7, r1
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	5e9b      	ldrsh	r3, [r3, r2]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d000      	beq.n	8002e84 <fillRect+0x4e0>
 8002e82:	e73c      	b.n	8002cfe <fillRect+0x35a>
    while (h-- > 0) {
 8002e84:	003b      	movs	r3, r7
 8002e86:	2200      	movs	r2, #0
 8002e88:	5e9b      	ldrsh	r3, [r3, r2]
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	3a01      	subs	r2, #1
 8002e8e:	b291      	uxth	r1, r2
 8002e90:	003a      	movs	r2, r7
 8002e92:	8011      	strh	r1, [r2, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	dd00      	ble.n	8002e9a <fillRect+0x4f6>
 8002e98:	e72c      	b.n	8002cf4 <fillRect+0x350>
    }
    CS_IDLE;
 8002e9a:	4b16      	ldr	r3, [pc, #88]	; (8002ef4 <fillRect+0x550>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f000 fced 	bl	8003880 <HAL_GPIO_WritePin>
    if (!(_lcd_capable & MIPI_DCS_REV1) || ((_lcd_ID == 0x1526) && (rotation & 1)))
 8002ea6:	4b15      	ldr	r3, [pc, #84]	; (8002efc <fillRect+0x558>)
 8002ea8:	881b      	ldrh	r3, [r3, #0]
 8002eaa:	001a      	movs	r2, r3
 8002eac:	2301      	movs	r3, #1
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d00a      	beq.n	8002ec8 <fillRect+0x524>
 8002eb2:	4b13      	ldr	r3, [pc, #76]	; (8002f00 <fillRect+0x55c>)
 8002eb4:	881b      	ldrh	r3, [r3, #0]
 8002eb6:	4a13      	ldr	r2, [pc, #76]	; (8002f04 <fillRect+0x560>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d116      	bne.n	8002eea <fillRect+0x546>
 8002ebc:	4b12      	ldr	r3, [pc, #72]	; (8002f08 <fillRect+0x564>)
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	001a      	movs	r2, r3
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	d010      	beq.n	8002eea <fillRect+0x546>
        setAddrWindow(0, 0, width() - 1, height() - 1);
 8002ec8:	f7fd fbf0 	bl	80006ac <width>
 8002ecc:	0003      	movs	r3, r0
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	b21c      	sxth	r4, r3
 8002ed4:	f7fd fbf4 	bl	80006c0 <height>
 8002ed8:	0003      	movs	r3, r0
 8002eda:	3b01      	subs	r3, #1
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	b21b      	sxth	r3, r3
 8002ee0:	0022      	movs	r2, r4
 8002ee2:	2100      	movs	r1, #0
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f7fe fe1b 	bl	8001b20 <setAddrWindow>
}
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b004      	add	sp, #16
 8002ef0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	48000400 	.word	0x48000400
 8002ef8:	48000800 	.word	0x48000800
 8002efc:	2000007c 	.word	0x2000007c
 8002f00:	2000008a 	.word	0x2000008a
 8002f04:	00001526 	.word	0x00001526
 8002f08:	2000002f 	.word	0x2000002f

08002f0c <testFillScreen>:


/********************************* TESTS  *********************************************/

void testFillScreen()
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
    fillScreen(BLACK);
 8002f10:	2000      	movs	r0, #0
 8002f12:	f7fe fff3 	bl	8001efc <fillScreen>
    fillScreen(RED);
 8002f16:	23f8      	movs	r3, #248	; 0xf8
 8002f18:	021b      	lsls	r3, r3, #8
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	f7fe ffee 	bl	8001efc <fillScreen>
    fillScreen(GREEN);
 8002f20:	23fc      	movs	r3, #252	; 0xfc
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	0018      	movs	r0, r3
 8002f26:	f7fe ffe9 	bl	8001efc <fillScreen>
    fillScreen(BLUE);
 8002f2a:	201f      	movs	r0, #31
 8002f2c:	f7fe ffe6 	bl	8001efc <fillScreen>
    fillScreen(BLACK);
 8002f30:	2000      	movs	r0, #0
 8002f32:	f7fe ffe3 	bl	8001efc <fillScreen>
}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <testLines>:

void testLines(uint16_t color)
{
 8002f3c:	b590      	push	{r4, r7, lr}
 8002f3e:	b08b      	sub	sp, #44	; 0x2c
 8002f40:	af02      	add	r7, sp, #8
 8002f42:	0002      	movs	r2, r0
 8002f44:	1dbb      	adds	r3, r7, #6
 8002f46:	801a      	strh	r2, [r3, #0]
    int           x1, y1, x2, y2,
                  w = width(),
 8002f48:	f7fd fbb0 	bl	80006ac <width>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	617b      	str	r3, [r7, #20]
                  h = height();
 8002f50:	f7fd fbb6 	bl	80006c0 <height>
 8002f54:	0003      	movs	r3, r0
 8002f56:	613b      	str	r3, [r7, #16]

    fillScreen(BLACK);
 8002f58:	2000      	movs	r0, #0
 8002f5a:	f7fe ffcf 	bl	8001efc <fillScreen>

    x1 = y1 = 0;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	60bb      	str	r3, [r7, #8]
    y2    = h - 1;
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	61fb      	str	r3, [r7, #28]
 8002f70:	e010      	b.n	8002f94 <testLines+0x58>
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	b218      	sxth	r0, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	b219      	sxth	r1, r3
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	b21a      	sxth	r2, r3
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	b21c      	sxth	r4, r3
 8002f82:	1dbb      	adds	r3, r7, #6
 8002f84:	881b      	ldrh	r3, [r3, #0]
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	0023      	movs	r3, r4
 8002f8a:	f7ff f9af 	bl	80022ec <drawLine>
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	3306      	adds	r3, #6
 8002f92:	61fb      	str	r3, [r7, #28]
 8002f94:	69fa      	ldr	r2, [r7, #28]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	dbea      	blt.n	8002f72 <testLines+0x36>
    x2    = w - 1;
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	61bb      	str	r3, [r7, #24]
 8002fa6:	e010      	b.n	8002fca <testLines+0x8e>
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	b218      	sxth	r0, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	b219      	sxth	r1, r3
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	b21a      	sxth	r2, r3
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	b21c      	sxth	r4, r3
 8002fb8:	1dbb      	adds	r3, r7, #6
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	0023      	movs	r3, r4
 8002fc0:	f7ff f994 	bl	80022ec <drawLine>
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	3306      	adds	r3, #6
 8002fc8:	61bb      	str	r3, [r7, #24]
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	dbea      	blt.n	8002fa8 <testLines+0x6c>

    fillScreen(BLACK);
 8002fd2:	2000      	movs	r0, #0
 8002fd4:	f7fe ff92 	bl	8001efc <fillScreen>

    x1    = w - 1;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	60bb      	str	r3, [r7, #8]
    y1    = 0;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]
    y2    = h - 1;
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 8002fe8:	2300      	movs	r3, #0
 8002fea:	61fb      	str	r3, [r7, #28]
 8002fec:	e010      	b.n	8003010 <testLines+0xd4>
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	b218      	sxth	r0, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	b219      	sxth	r1, r3
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	b21a      	sxth	r2, r3
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	b21c      	sxth	r4, r3
 8002ffe:	1dbb      	adds	r3, r7, #6
 8003000:	881b      	ldrh	r3, [r3, #0]
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	0023      	movs	r3, r4
 8003006:	f7ff f971 	bl	80022ec <drawLine>
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	3306      	adds	r3, #6
 800300e:	61fb      	str	r3, [r7, #28]
 8003010:	69fa      	ldr	r2, [r7, #28]
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	429a      	cmp	r2, r3
 8003016:	dbea      	blt.n	8002fee <testLines+0xb2>
    x2    = 0;
 8003018:	2300      	movs	r3, #0
 800301a:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 800301c:	2300      	movs	r3, #0
 800301e:	61bb      	str	r3, [r7, #24]
 8003020:	e010      	b.n	8003044 <testLines+0x108>
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	b218      	sxth	r0, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	b219      	sxth	r1, r3
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	b21a      	sxth	r2, r3
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	b21c      	sxth	r4, r3
 8003032:	1dbb      	adds	r3, r7, #6
 8003034:	881b      	ldrh	r3, [r3, #0]
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	0023      	movs	r3, r4
 800303a:	f7ff f957 	bl	80022ec <drawLine>
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	3306      	adds	r3, #6
 8003042:	61bb      	str	r3, [r7, #24]
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	429a      	cmp	r2, r3
 800304a:	dbea      	blt.n	8003022 <testLines+0xe6>

    fillScreen(BLACK);
 800304c:	2000      	movs	r0, #0
 800304e:	f7fe ff55 	bl	8001efc <fillScreen>

    x1    = 0;
 8003052:	2300      	movs	r3, #0
 8003054:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	3b01      	subs	r3, #1
 800305a:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 800305c:	2300      	movs	r3, #0
 800305e:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 8003060:	2300      	movs	r3, #0
 8003062:	61fb      	str	r3, [r7, #28]
 8003064:	e010      	b.n	8003088 <testLines+0x14c>
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	b218      	sxth	r0, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	b219      	sxth	r1, r3
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	b21a      	sxth	r2, r3
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	b21c      	sxth	r4, r3
 8003076:	1dbb      	adds	r3, r7, #6
 8003078:	881b      	ldrh	r3, [r3, #0]
 800307a:	9300      	str	r3, [sp, #0]
 800307c:	0023      	movs	r3, r4
 800307e:	f7ff f935 	bl	80022ec <drawLine>
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	3306      	adds	r3, #6
 8003086:	61fb      	str	r3, [r7, #28]
 8003088:	69fa      	ldr	r2, [r7, #28]
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	429a      	cmp	r2, r3
 800308e:	dbea      	blt.n	8003066 <testLines+0x12a>
    x2    = w - 1;
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	3b01      	subs	r3, #1
 8003094:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 8003096:	2300      	movs	r3, #0
 8003098:	61bb      	str	r3, [r7, #24]
 800309a:	e010      	b.n	80030be <testLines+0x182>
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	b218      	sxth	r0, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	b219      	sxth	r1, r3
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	b21a      	sxth	r2, r3
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	b21c      	sxth	r4, r3
 80030ac:	1dbb      	adds	r3, r7, #6
 80030ae:	881b      	ldrh	r3, [r3, #0]
 80030b0:	9300      	str	r3, [sp, #0]
 80030b2:	0023      	movs	r3, r4
 80030b4:	f7ff f91a 	bl	80022ec <drawLine>
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	3306      	adds	r3, #6
 80030bc:	61bb      	str	r3, [r7, #24]
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	dbea      	blt.n	800309c <testLines+0x160>

    fillScreen(BLACK);
 80030c6:	2000      	movs	r0, #0
 80030c8:	f7fe ff18 	bl	8001efc <fillScreen>

    x1    = w - 1;
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	3b01      	subs	r3, #1
 80030d0:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 80030d8:	2300      	movs	r3, #0
 80030da:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
 80030e0:	e010      	b.n	8003104 <testLines+0x1c8>
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	b218      	sxth	r0, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	b219      	sxth	r1, r3
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	b21a      	sxth	r2, r3
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	b21c      	sxth	r4, r3
 80030f2:	1dbb      	adds	r3, r7, #6
 80030f4:	881b      	ldrh	r3, [r3, #0]
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	0023      	movs	r3, r4
 80030fa:	f7ff f8f7 	bl	80022ec <drawLine>
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	3306      	adds	r3, #6
 8003102:	61fb      	str	r3, [r7, #28]
 8003104:	69fa      	ldr	r2, [r7, #28]
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	429a      	cmp	r2, r3
 800310a:	dbea      	blt.n	80030e2 <testLines+0x1a6>
    x2    = 0;
 800310c:	2300      	movs	r3, #0
 800310e:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) drawLine(x1, y1, x2, y2, color);
 8003110:	2300      	movs	r3, #0
 8003112:	61bb      	str	r3, [r7, #24]
 8003114:	e010      	b.n	8003138 <testLines+0x1fc>
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	b218      	sxth	r0, r3
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	b219      	sxth	r1, r3
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	b21a      	sxth	r2, r3
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	b21c      	sxth	r4, r3
 8003126:	1dbb      	adds	r3, r7, #6
 8003128:	881b      	ldrh	r3, [r3, #0]
 800312a:	9300      	str	r3, [sp, #0]
 800312c:	0023      	movs	r3, r4
 800312e:	f7ff f8dd 	bl	80022ec <drawLine>
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	3306      	adds	r3, #6
 8003136:	61bb      	str	r3, [r7, #24]
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	429a      	cmp	r2, r3
 800313e:	dbea      	blt.n	8003116 <testLines+0x1da>

}
 8003140:	46c0      	nop			; (mov r8, r8)
 8003142:	46bd      	mov	sp, r7
 8003144:	b009      	add	sp, #36	; 0x24
 8003146:	bd90      	pop	{r4, r7, pc}

08003148 <testFastLines>:

void testFastLines(uint16_t color1, uint16_t color2)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	0002      	movs	r2, r0
 8003150:	1dbb      	adds	r3, r7, #6
 8003152:	801a      	strh	r2, [r3, #0]
 8003154:	1d3b      	adds	r3, r7, #4
 8003156:	1c0a      	adds	r2, r1, #0
 8003158:	801a      	strh	r2, [r3, #0]
    int           x, y, w = width(), h = height();
 800315a:	f7fd faa7 	bl	80006ac <width>
 800315e:	0003      	movs	r3, r0
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	f7fd faad 	bl	80006c0 <height>
 8003166:	0003      	movs	r3, r0
 8003168:	60bb      	str	r3, [r7, #8]

    fillScreen(BLACK);
 800316a:	2000      	movs	r0, #0
 800316c:	f7fe fec6 	bl	8001efc <fillScreen>
    for (y = 0; y < h; y += 5) drawFastHLine(0, y, w, color1);
 8003170:	2300      	movs	r3, #0
 8003172:	613b      	str	r3, [r7, #16]
 8003174:	e00b      	b.n	800318e <testFastLines+0x46>
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	b219      	sxth	r1, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	b21a      	sxth	r2, r3
 800317e:	1dbb      	adds	r3, r7, #6
 8003180:	881b      	ldrh	r3, [r3, #0]
 8003182:	2000      	movs	r0, #0
 8003184:	f7fe ff75 	bl	8002072 <drawFastHLine>
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	3305      	adds	r3, #5
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	429a      	cmp	r2, r3
 8003194:	dbef      	blt.n	8003176 <testFastLines+0x2e>
    for (x = 0; x < w; x += 5) drawFastVLine(x, 0, h, color2);
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]
 800319a:	e00b      	b.n	80031b4 <testFastLines+0x6c>
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	b218      	sxth	r0, r3
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	b21a      	sxth	r2, r3
 80031a4:	1d3b      	adds	r3, r7, #4
 80031a6:	881b      	ldrh	r3, [r3, #0]
 80031a8:	2100      	movs	r1, #0
 80031aa:	f7fe ff3b 	bl	8002024 <drawFastVLine>
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	3305      	adds	r3, #5
 80031b2:	617b      	str	r3, [r7, #20]
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	dbef      	blt.n	800319c <testFastLines+0x54>
}
 80031bc:	46c0      	nop			; (mov r8, r8)
 80031be:	46bd      	mov	sp, r7
 80031c0:	b006      	add	sp, #24
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <testFilledCircles>:
        drawRect(cx - i2, cy - i2, i, i, color2);
    }
}

void testFilledCircles(uint8_t radius, uint16_t color)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b088      	sub	sp, #32
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	0002      	movs	r2, r0
 80031cc:	1dfb      	adds	r3, r7, #7
 80031ce:	701a      	strb	r2, [r3, #0]
 80031d0:	1d3b      	adds	r3, r7, #4
 80031d2:	1c0a      	adds	r2, r1, #0
 80031d4:	801a      	strh	r2, [r3, #0]
    int x, y, w = width(), h = height(), r2 = radius * 2;
 80031d6:	f7fd fa69 	bl	80006ac <width>
 80031da:	0003      	movs	r3, r0
 80031dc:	617b      	str	r3, [r7, #20]
 80031de:	f7fd fa6f 	bl	80006c0 <height>
 80031e2:	0003      	movs	r3, r0
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	1dfb      	adds	r3, r7, #7
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	60fb      	str	r3, [r7, #12]

    fillScreen(BLACK);
 80031ee:	2000      	movs	r0, #0
 80031f0:	f7fe fe84 	bl	8001efc <fillScreen>
    for (x = radius; x < w; x += r2) {
 80031f4:	1dfb      	adds	r3, r7, #7
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	61fb      	str	r3, [r7, #28]
 80031fa:	e01a      	b.n	8003232 <testFilledCircles+0x6e>
        for (y = radius; y < h; y += r2) {
 80031fc:	1dfb      	adds	r3, r7, #7
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	61bb      	str	r3, [r7, #24]
 8003202:	e00e      	b.n	8003222 <testFilledCircles+0x5e>
            fillCircle(x, y, radius, color);
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	b218      	sxth	r0, r3
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	b219      	sxth	r1, r3
 800320c:	1dfb      	adds	r3, r7, #7
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	b21a      	sxth	r2, r3
 8003212:	1d3b      	adds	r3, r7, #4
 8003214:	881b      	ldrh	r3, [r3, #0]
 8003216:	f7ff fa49 	bl	80026ac <fillCircle>
        for (y = radius; y < h; y += r2) {
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	18d3      	adds	r3, r2, r3
 8003220:	61bb      	str	r3, [r7, #24]
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	429a      	cmp	r2, r3
 8003228:	dbec      	blt.n	8003204 <testFilledCircles+0x40>
    for (x = radius; x < w; x += r2) {
 800322a:	69fa      	ldr	r2, [r7, #28]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	18d3      	adds	r3, r2, r3
 8003230:	61fb      	str	r3, [r7, #28]
 8003232:	69fa      	ldr	r2, [r7, #28]
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	429a      	cmp	r2, r3
 8003238:	dbe0      	blt.n	80031fc <testFilledCircles+0x38>
        }
    }

}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	46bd      	mov	sp, r7
 800323e:	b008      	add	sp, #32
 8003240:	bd80      	pop	{r7, pc}

08003242 <testCircles>:

void testCircles(uint8_t radius, uint16_t color)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b088      	sub	sp, #32
 8003246:	af00      	add	r7, sp, #0
 8003248:	0002      	movs	r2, r0
 800324a:	1dfb      	adds	r3, r7, #7
 800324c:	701a      	strb	r2, [r3, #0]
 800324e:	1d3b      	adds	r3, r7, #4
 8003250:	1c0a      	adds	r2, r1, #0
 8003252:	801a      	strh	r2, [r3, #0]
    int           x, y, r2 = radius * 2,
 8003254:	1dfb      	adds	r3, r7, #7
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	617b      	str	r3, [r7, #20]
                        w = width()  + radius,
 800325c:	f7fd fa26 	bl	80006ac <width>
 8003260:	0003      	movs	r3, r0
 8003262:	001a      	movs	r2, r3
 8003264:	1dfb      	adds	r3, r7, #7
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	18d3      	adds	r3, r2, r3
 800326a:	613b      	str	r3, [r7, #16]
                        h = height() + radius;
 800326c:	f7fd fa28 	bl	80006c0 <height>
 8003270:	0003      	movs	r3, r0
 8003272:	001a      	movs	r2, r3
 8003274:	1dfb      	adds	r3, r7, #7
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	18d3      	adds	r3, r2, r3
 800327a:	60fb      	str	r3, [r7, #12]

    // Screen is not cleared for this one -- this is
    // intentional and does not affect the reported time.
    for (x = 0; x < w; x += r2) {
 800327c:	2300      	movs	r3, #0
 800327e:	61fb      	str	r3, [r7, #28]
 8003280:	e019      	b.n	80032b6 <testCircles+0x74>
        for (y = 0; y < h; y += r2) {
 8003282:	2300      	movs	r3, #0
 8003284:	61bb      	str	r3, [r7, #24]
 8003286:	e00e      	b.n	80032a6 <testCircles+0x64>
            drawCircle(x, y, radius, color);
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	b218      	sxth	r0, r3
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	b219      	sxth	r1, r3
 8003290:	1dfb      	adds	r3, r7, #7
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	b21a      	sxth	r2, r3
 8003296:	1d3b      	adds	r3, r7, #4
 8003298:	881b      	ldrh	r3, [r3, #0]
 800329a:	f7ff f8b7 	bl	800240c <drawCircle>
        for (y = 0; y < h; y += r2) {
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	18d3      	adds	r3, r2, r3
 80032a4:	61bb      	str	r3, [r7, #24]
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	dbec      	blt.n	8003288 <testCircles+0x46>
    for (x = 0; x < w; x += r2) {
 80032ae:	69fa      	ldr	r2, [r7, #28]
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	18d3      	adds	r3, r2, r3
 80032b4:	61fb      	str	r3, [r7, #28]
 80032b6:	69fa      	ldr	r2, [r7, #28]
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	dbe1      	blt.n	8003282 <testCircles+0x40>
        }
    }

}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b008      	add	sp, #32
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032c8:	480d      	ldr	r0, [pc, #52]	; (8003300 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032ca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032cc:	480d      	ldr	r0, [pc, #52]	; (8003304 <LoopForever+0x6>)
  ldr r1, =_edata
 80032ce:	490e      	ldr	r1, [pc, #56]	; (8003308 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032d0:	4a0e      	ldr	r2, [pc, #56]	; (800330c <LoopForever+0xe>)
  movs r3, #0
 80032d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032d4:	e002      	b.n	80032dc <LoopCopyDataInit>

080032d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032da:	3304      	adds	r3, #4

080032dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032e0:	d3f9      	bcc.n	80032d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032e2:	4a0b      	ldr	r2, [pc, #44]	; (8003310 <LoopForever+0x12>)
  ldr r4, =_ebss
 80032e4:	4c0b      	ldr	r4, [pc, #44]	; (8003314 <LoopForever+0x16>)
  movs r3, #0
 80032e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032e8:	e001      	b.n	80032ee <LoopFillZerobss>

080032ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032ec:	3204      	adds	r2, #4

080032ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032f0:	d3fb      	bcc.n	80032ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80032f2:	f7fd f984 	bl	80005fe <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80032f6:	f001 fa8f 	bl	8004818 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032fa:	f7fc ff91 	bl	8000220 <main>

080032fe <LoopForever>:

LoopForever:
    b LoopForever
 80032fe:	e7fe      	b.n	80032fe <LoopForever>
  ldr   r0, =_estack
 8003300:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003304:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003308:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800330c:	08004910 	.word	0x08004910
  ldr r2, =_sbss
 8003310:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8003314:	20000098 	.word	0x20000098

08003318 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003318:	e7fe      	b.n	8003318 <ADC1_COMP_IRQHandler>
	...

0800331c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003320:	4b07      	ldr	r3, [pc, #28]	; (8003340 <HAL_Init+0x24>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	4b06      	ldr	r3, [pc, #24]	; (8003340 <HAL_Init+0x24>)
 8003326:	2110      	movs	r1, #16
 8003328:	430a      	orrs	r2, r1
 800332a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800332c:	2000      	movs	r0, #0
 800332e:	f000 f809 	bl	8003344 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003332:	f7fd f907 	bl	8000544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003336:	2300      	movs	r3, #0
}
 8003338:	0018      	movs	r0, r3
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			; (mov r8, r8)
 8003340:	40022000 	.word	0x40022000

08003344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003344:	b590      	push	{r4, r7, lr}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800334c:	4b14      	ldr	r3, [pc, #80]	; (80033a0 <HAL_InitTick+0x5c>)
 800334e:	681c      	ldr	r4, [r3, #0]
 8003350:	4b14      	ldr	r3, [pc, #80]	; (80033a4 <HAL_InitTick+0x60>)
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	0019      	movs	r1, r3
 8003356:	23fa      	movs	r3, #250	; 0xfa
 8003358:	0098      	lsls	r0, r3, #2
 800335a:	f7fc fed5 	bl	8000108 <__udivsi3>
 800335e:	0003      	movs	r3, r0
 8003360:	0019      	movs	r1, r3
 8003362:	0020      	movs	r0, r4
 8003364:	f7fc fed0 	bl	8000108 <__udivsi3>
 8003368:	0003      	movs	r3, r0
 800336a:	0018      	movs	r0, r3
 800336c:	f000 f903 	bl	8003576 <HAL_SYSTICK_Config>
 8003370:	1e03      	subs	r3, r0, #0
 8003372:	d001      	beq.n	8003378 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e00f      	b.n	8003398 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2b03      	cmp	r3, #3
 800337c:	d80b      	bhi.n	8003396 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800337e:	6879      	ldr	r1, [r7, #4]
 8003380:	2301      	movs	r3, #1
 8003382:	425b      	negs	r3, r3
 8003384:	2200      	movs	r2, #0
 8003386:	0018      	movs	r0, r3
 8003388:	f000 f8e0 	bl	800354c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800338c:	4b06      	ldr	r3, [pc, #24]	; (80033a8 <HAL_InitTick+0x64>)
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003392:	2300      	movs	r3, #0
 8003394:	e000      	b.n	8003398 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
}
 8003398:	0018      	movs	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	b003      	add	sp, #12
 800339e:	bd90      	pop	{r4, r7, pc}
 80033a0:	20000000 	.word	0x20000000
 80033a4:	2000000c 	.word	0x2000000c
 80033a8:	20000008 	.word	0x20000008

080033ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033b0:	4b05      	ldr	r3, [pc, #20]	; (80033c8 <HAL_IncTick+0x1c>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	001a      	movs	r2, r3
 80033b6:	4b05      	ldr	r3, [pc, #20]	; (80033cc <HAL_IncTick+0x20>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	18d2      	adds	r2, r2, r3
 80033bc:	4b03      	ldr	r3, [pc, #12]	; (80033cc <HAL_IncTick+0x20>)
 80033be:	601a      	str	r2, [r3, #0]
}
 80033c0:	46c0      	nop			; (mov r8, r8)
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	2000000c 	.word	0x2000000c
 80033cc:	20000094 	.word	0x20000094

080033d0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  return uwTick;
 80033d4:	4b02      	ldr	r3, [pc, #8]	; (80033e0 <HAL_GetTick+0x10>)
 80033d6:	681b      	ldr	r3, [r3, #0]
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	46c0      	nop			; (mov r8, r8)
 80033e0:	20000094 	.word	0x20000094

080033e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b084      	sub	sp, #16
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033ec:	f7ff fff0 	bl	80033d0 <HAL_GetTick>
 80033f0:	0003      	movs	r3, r0
 80033f2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	3301      	adds	r3, #1
 80033fc:	d005      	beq.n	800340a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033fe:	4b09      	ldr	r3, [pc, #36]	; (8003424 <HAL_Delay+0x40>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	001a      	movs	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	189b      	adds	r3, r3, r2
 8003408:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800340a:	46c0      	nop			; (mov r8, r8)
 800340c:	f7ff ffe0 	bl	80033d0 <HAL_GetTick>
 8003410:	0002      	movs	r2, r0
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	429a      	cmp	r2, r3
 800341a:	d8f7      	bhi.n	800340c <HAL_Delay+0x28>
  {
  }
}
 800341c:	46c0      	nop			; (mov r8, r8)
 800341e:	46bd      	mov	sp, r7
 8003420:	b004      	add	sp, #16
 8003422:	bd80      	pop	{r7, pc}
 8003424:	2000000c 	.word	0x2000000c

08003428 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003428:	b590      	push	{r4, r7, lr}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	0002      	movs	r2, r0
 8003430:	6039      	str	r1, [r7, #0]
 8003432:	1dfb      	adds	r3, r7, #7
 8003434:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003436:	1dfb      	adds	r3, r7, #7
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b7f      	cmp	r3, #127	; 0x7f
 800343c:	d828      	bhi.n	8003490 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800343e:	4a2f      	ldr	r2, [pc, #188]	; (80034fc <__NVIC_SetPriority+0xd4>)
 8003440:	1dfb      	adds	r3, r7, #7
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	b25b      	sxtb	r3, r3
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	33c0      	adds	r3, #192	; 0xc0
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	589b      	ldr	r3, [r3, r2]
 800344e:	1dfa      	adds	r2, r7, #7
 8003450:	7812      	ldrb	r2, [r2, #0]
 8003452:	0011      	movs	r1, r2
 8003454:	2203      	movs	r2, #3
 8003456:	400a      	ands	r2, r1
 8003458:	00d2      	lsls	r2, r2, #3
 800345a:	21ff      	movs	r1, #255	; 0xff
 800345c:	4091      	lsls	r1, r2
 800345e:	000a      	movs	r2, r1
 8003460:	43d2      	mvns	r2, r2
 8003462:	401a      	ands	r2, r3
 8003464:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	019b      	lsls	r3, r3, #6
 800346a:	22ff      	movs	r2, #255	; 0xff
 800346c:	401a      	ands	r2, r3
 800346e:	1dfb      	adds	r3, r7, #7
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	0018      	movs	r0, r3
 8003474:	2303      	movs	r3, #3
 8003476:	4003      	ands	r3, r0
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800347c:	481f      	ldr	r0, [pc, #124]	; (80034fc <__NVIC_SetPriority+0xd4>)
 800347e:	1dfb      	adds	r3, r7, #7
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	b25b      	sxtb	r3, r3
 8003484:	089b      	lsrs	r3, r3, #2
 8003486:	430a      	orrs	r2, r1
 8003488:	33c0      	adds	r3, #192	; 0xc0
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800348e:	e031      	b.n	80034f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003490:	4a1b      	ldr	r2, [pc, #108]	; (8003500 <__NVIC_SetPriority+0xd8>)
 8003492:	1dfb      	adds	r3, r7, #7
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	0019      	movs	r1, r3
 8003498:	230f      	movs	r3, #15
 800349a:	400b      	ands	r3, r1
 800349c:	3b08      	subs	r3, #8
 800349e:	089b      	lsrs	r3, r3, #2
 80034a0:	3306      	adds	r3, #6
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	18d3      	adds	r3, r2, r3
 80034a6:	3304      	adds	r3, #4
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	1dfa      	adds	r2, r7, #7
 80034ac:	7812      	ldrb	r2, [r2, #0]
 80034ae:	0011      	movs	r1, r2
 80034b0:	2203      	movs	r2, #3
 80034b2:	400a      	ands	r2, r1
 80034b4:	00d2      	lsls	r2, r2, #3
 80034b6:	21ff      	movs	r1, #255	; 0xff
 80034b8:	4091      	lsls	r1, r2
 80034ba:	000a      	movs	r2, r1
 80034bc:	43d2      	mvns	r2, r2
 80034be:	401a      	ands	r2, r3
 80034c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	019b      	lsls	r3, r3, #6
 80034c6:	22ff      	movs	r2, #255	; 0xff
 80034c8:	401a      	ands	r2, r3
 80034ca:	1dfb      	adds	r3, r7, #7
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	0018      	movs	r0, r3
 80034d0:	2303      	movs	r3, #3
 80034d2:	4003      	ands	r3, r0
 80034d4:	00db      	lsls	r3, r3, #3
 80034d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034d8:	4809      	ldr	r0, [pc, #36]	; (8003500 <__NVIC_SetPriority+0xd8>)
 80034da:	1dfb      	adds	r3, r7, #7
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	001c      	movs	r4, r3
 80034e0:	230f      	movs	r3, #15
 80034e2:	4023      	ands	r3, r4
 80034e4:	3b08      	subs	r3, #8
 80034e6:	089b      	lsrs	r3, r3, #2
 80034e8:	430a      	orrs	r2, r1
 80034ea:	3306      	adds	r3, #6
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	18c3      	adds	r3, r0, r3
 80034f0:	3304      	adds	r3, #4
 80034f2:	601a      	str	r2, [r3, #0]
}
 80034f4:	46c0      	nop			; (mov r8, r8)
 80034f6:	46bd      	mov	sp, r7
 80034f8:	b003      	add	sp, #12
 80034fa:	bd90      	pop	{r4, r7, pc}
 80034fc:	e000e100 	.word	0xe000e100
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3b01      	subs	r3, #1
 8003510:	4a0c      	ldr	r2, [pc, #48]	; (8003544 <SysTick_Config+0x40>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d901      	bls.n	800351a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003516:	2301      	movs	r3, #1
 8003518:	e010      	b.n	800353c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800351a:	4b0b      	ldr	r3, [pc, #44]	; (8003548 <SysTick_Config+0x44>)
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	3a01      	subs	r2, #1
 8003520:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003522:	2301      	movs	r3, #1
 8003524:	425b      	negs	r3, r3
 8003526:	2103      	movs	r1, #3
 8003528:	0018      	movs	r0, r3
 800352a:	f7ff ff7d 	bl	8003428 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800352e:	4b06      	ldr	r3, [pc, #24]	; (8003548 <SysTick_Config+0x44>)
 8003530:	2200      	movs	r2, #0
 8003532:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003534:	4b04      	ldr	r3, [pc, #16]	; (8003548 <SysTick_Config+0x44>)
 8003536:	2207      	movs	r2, #7
 8003538:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800353a:	2300      	movs	r3, #0
}
 800353c:	0018      	movs	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	b002      	add	sp, #8
 8003542:	bd80      	pop	{r7, pc}
 8003544:	00ffffff 	.word	0x00ffffff
 8003548:	e000e010 	.word	0xe000e010

0800354c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	60b9      	str	r1, [r7, #8]
 8003554:	607a      	str	r2, [r7, #4]
 8003556:	210f      	movs	r1, #15
 8003558:	187b      	adds	r3, r7, r1
 800355a:	1c02      	adds	r2, r0, #0
 800355c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800355e:	68ba      	ldr	r2, [r7, #8]
 8003560:	187b      	adds	r3, r7, r1
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	b25b      	sxtb	r3, r3
 8003566:	0011      	movs	r1, r2
 8003568:	0018      	movs	r0, r3
 800356a:	f7ff ff5d 	bl	8003428 <__NVIC_SetPriority>
}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	46bd      	mov	sp, r7
 8003572:	b004      	add	sp, #16
 8003574:	bd80      	pop	{r7, pc}

08003576 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003576:	b580      	push	{r7, lr}
 8003578:	b082      	sub	sp, #8
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	0018      	movs	r0, r3
 8003582:	f7ff ffbf 	bl	8003504 <SysTick_Config>
 8003586:	0003      	movs	r3, r0
}
 8003588:	0018      	movs	r0, r3
 800358a:	46bd      	mov	sp, r7
 800358c:	b002      	add	sp, #8
 800358e:	bd80      	pop	{r7, pc}

08003590 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800359a:	2300      	movs	r3, #0
 800359c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800359e:	e155      	b.n	800384c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2101      	movs	r1, #1
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4091      	lsls	r1, r2
 80035aa:	000a      	movs	r2, r1
 80035ac:	4013      	ands	r3, r2
 80035ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d100      	bne.n	80035b8 <HAL_GPIO_Init+0x28>
 80035b6:	e146      	b.n	8003846 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d00b      	beq.n	80035d8 <HAL_GPIO_Init+0x48>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	d007      	beq.n	80035d8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035cc:	2b11      	cmp	r3, #17
 80035ce:	d003      	beq.n	80035d8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	2b12      	cmp	r3, #18
 80035d6:	d130      	bne.n	800363a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	2203      	movs	r2, #3
 80035e4:	409a      	lsls	r2, r3
 80035e6:	0013      	movs	r3, r2
 80035e8:	43da      	mvns	r2, r3
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	4013      	ands	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	409a      	lsls	r2, r3
 80035fa:	0013      	movs	r3, r2
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4313      	orrs	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800360e:	2201      	movs	r2, #1
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	409a      	lsls	r2, r3
 8003614:	0013      	movs	r3, r2
 8003616:	43da      	mvns	r2, r3
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4013      	ands	r3, r2
 800361c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	091b      	lsrs	r3, r3, #4
 8003624:	2201      	movs	r2, #1
 8003626:	401a      	ands	r2, r3
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	409a      	lsls	r2, r3
 800362c:	0013      	movs	r3, r2
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	4313      	orrs	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	2203      	movs	r2, #3
 8003646:	409a      	lsls	r2, r3
 8003648:	0013      	movs	r3, r2
 800364a:	43da      	mvns	r2, r3
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	4013      	ands	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	689a      	ldr	r2, [r3, #8]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	409a      	lsls	r2, r3
 800365c:	0013      	movs	r3, r2
 800365e:	693a      	ldr	r2, [r7, #16]
 8003660:	4313      	orrs	r3, r2
 8003662:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b02      	cmp	r3, #2
 8003670:	d003      	beq.n	800367a <HAL_GPIO_Init+0xea>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b12      	cmp	r3, #18
 8003678:	d123      	bne.n	80036c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	08da      	lsrs	r2, r3, #3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	3208      	adds	r2, #8
 8003682:	0092      	lsls	r2, r2, #2
 8003684:	58d3      	ldr	r3, [r2, r3]
 8003686:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	2207      	movs	r2, #7
 800368c:	4013      	ands	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	220f      	movs	r2, #15
 8003692:	409a      	lsls	r2, r3
 8003694:	0013      	movs	r3, r2
 8003696:	43da      	mvns	r2, r3
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	4013      	ands	r3, r2
 800369c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	691a      	ldr	r2, [r3, #16]
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	2107      	movs	r1, #7
 80036a6:	400b      	ands	r3, r1
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	409a      	lsls	r2, r3
 80036ac:	0013      	movs	r3, r2
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	08da      	lsrs	r2, r3, #3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	3208      	adds	r2, #8
 80036bc:	0092      	lsls	r2, r2, #2
 80036be:	6939      	ldr	r1, [r7, #16]
 80036c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	2203      	movs	r2, #3
 80036ce:	409a      	lsls	r2, r3
 80036d0:	0013      	movs	r3, r2
 80036d2:	43da      	mvns	r2, r3
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	2203      	movs	r2, #3
 80036e0:	401a      	ands	r2, r3
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	409a      	lsls	r2, r3
 80036e8:	0013      	movs	r3, r2
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685a      	ldr	r2, [r3, #4]
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	055b      	lsls	r3, r3, #21
 80036fe:	4013      	ands	r3, r2
 8003700:	d100      	bne.n	8003704 <HAL_GPIO_Init+0x174>
 8003702:	e0a0      	b.n	8003846 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003704:	4b57      	ldr	r3, [pc, #348]	; (8003864 <HAL_GPIO_Init+0x2d4>)
 8003706:	699a      	ldr	r2, [r3, #24]
 8003708:	4b56      	ldr	r3, [pc, #344]	; (8003864 <HAL_GPIO_Init+0x2d4>)
 800370a:	2101      	movs	r1, #1
 800370c:	430a      	orrs	r2, r1
 800370e:	619a      	str	r2, [r3, #24]
 8003710:	4b54      	ldr	r3, [pc, #336]	; (8003864 <HAL_GPIO_Init+0x2d4>)
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	2201      	movs	r2, #1
 8003716:	4013      	ands	r3, r2
 8003718:	60bb      	str	r3, [r7, #8]
 800371a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800371c:	4a52      	ldr	r2, [pc, #328]	; (8003868 <HAL_GPIO_Init+0x2d8>)
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	089b      	lsrs	r3, r3, #2
 8003722:	3302      	adds	r3, #2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	589b      	ldr	r3, [r3, r2]
 8003728:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2203      	movs	r2, #3
 800372e:	4013      	ands	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	220f      	movs	r2, #15
 8003734:	409a      	lsls	r2, r3
 8003736:	0013      	movs	r3, r2
 8003738:	43da      	mvns	r2, r3
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	4013      	ands	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003740:	687a      	ldr	r2, [r7, #4]
 8003742:	2390      	movs	r3, #144	; 0x90
 8003744:	05db      	lsls	r3, r3, #23
 8003746:	429a      	cmp	r2, r3
 8003748:	d019      	beq.n	800377e <HAL_GPIO_Init+0x1ee>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a47      	ldr	r2, [pc, #284]	; (800386c <HAL_GPIO_Init+0x2dc>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d013      	beq.n	800377a <HAL_GPIO_Init+0x1ea>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a46      	ldr	r2, [pc, #280]	; (8003870 <HAL_GPIO_Init+0x2e0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d00d      	beq.n	8003776 <HAL_GPIO_Init+0x1e6>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a45      	ldr	r2, [pc, #276]	; (8003874 <HAL_GPIO_Init+0x2e4>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d007      	beq.n	8003772 <HAL_GPIO_Init+0x1e2>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a44      	ldr	r2, [pc, #272]	; (8003878 <HAL_GPIO_Init+0x2e8>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d101      	bne.n	800376e <HAL_GPIO_Init+0x1de>
 800376a:	2304      	movs	r3, #4
 800376c:	e008      	b.n	8003780 <HAL_GPIO_Init+0x1f0>
 800376e:	2305      	movs	r3, #5
 8003770:	e006      	b.n	8003780 <HAL_GPIO_Init+0x1f0>
 8003772:	2303      	movs	r3, #3
 8003774:	e004      	b.n	8003780 <HAL_GPIO_Init+0x1f0>
 8003776:	2302      	movs	r3, #2
 8003778:	e002      	b.n	8003780 <HAL_GPIO_Init+0x1f0>
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <HAL_GPIO_Init+0x1f0>
 800377e:	2300      	movs	r3, #0
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	2103      	movs	r1, #3
 8003784:	400a      	ands	r2, r1
 8003786:	0092      	lsls	r2, r2, #2
 8003788:	4093      	lsls	r3, r2
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	4313      	orrs	r3, r2
 800378e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003790:	4935      	ldr	r1, [pc, #212]	; (8003868 <HAL_GPIO_Init+0x2d8>)
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	089b      	lsrs	r3, r3, #2
 8003796:	3302      	adds	r3, #2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800379e:	4b37      	ldr	r3, [pc, #220]	; (800387c <HAL_GPIO_Init+0x2ec>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	43da      	mvns	r2, r3
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	4013      	ands	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	2380      	movs	r3, #128	; 0x80
 80037b4:	025b      	lsls	r3, r3, #9
 80037b6:	4013      	ands	r3, r2
 80037b8:	d003      	beq.n	80037c2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	4313      	orrs	r3, r2
 80037c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80037c2:	4b2e      	ldr	r3, [pc, #184]	; (800387c <HAL_GPIO_Init+0x2ec>)
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80037c8:	4b2c      	ldr	r3, [pc, #176]	; (800387c <HAL_GPIO_Init+0x2ec>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	43da      	mvns	r2, r3
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	4013      	ands	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	2380      	movs	r3, #128	; 0x80
 80037de:	029b      	lsls	r3, r3, #10
 80037e0:	4013      	ands	r3, r2
 80037e2:	d003      	beq.n	80037ec <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80037ec:	4b23      	ldr	r3, [pc, #140]	; (800387c <HAL_GPIO_Init+0x2ec>)
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037f2:	4b22      	ldr	r3, [pc, #136]	; (800387c <HAL_GPIO_Init+0x2ec>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	43da      	mvns	r2, r3
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	4013      	ands	r3, r2
 8003800:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	2380      	movs	r3, #128	; 0x80
 8003808:	035b      	lsls	r3, r3, #13
 800380a:	4013      	ands	r3, r2
 800380c:	d003      	beq.n	8003816 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4313      	orrs	r3, r2
 8003814:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003816:	4b19      	ldr	r3, [pc, #100]	; (800387c <HAL_GPIO_Init+0x2ec>)
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800381c:	4b17      	ldr	r3, [pc, #92]	; (800387c <HAL_GPIO_Init+0x2ec>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	43da      	mvns	r2, r3
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	4013      	ands	r3, r2
 800382a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	2380      	movs	r3, #128	; 0x80
 8003832:	039b      	lsls	r3, r3, #14
 8003834:	4013      	ands	r3, r2
 8003836:	d003      	beq.n	8003840 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	4313      	orrs	r3, r2
 800383e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003840:	4b0e      	ldr	r3, [pc, #56]	; (800387c <HAL_GPIO_Init+0x2ec>)
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	3301      	adds	r3, #1
 800384a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	40da      	lsrs	r2, r3
 8003854:	1e13      	subs	r3, r2, #0
 8003856:	d000      	beq.n	800385a <HAL_GPIO_Init+0x2ca>
 8003858:	e6a2      	b.n	80035a0 <HAL_GPIO_Init+0x10>
  } 
}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46bd      	mov	sp, r7
 800385e:	b006      	add	sp, #24
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	40021000 	.word	0x40021000
 8003868:	40010000 	.word	0x40010000
 800386c:	48000400 	.word	0x48000400
 8003870:	48000800 	.word	0x48000800
 8003874:	48000c00 	.word	0x48000c00
 8003878:	48001000 	.word	0x48001000
 800387c:	40010400 	.word	0x40010400

08003880 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	0008      	movs	r0, r1
 800388a:	0011      	movs	r1, r2
 800388c:	1cbb      	adds	r3, r7, #2
 800388e:	1c02      	adds	r2, r0, #0
 8003890:	801a      	strh	r2, [r3, #0]
 8003892:	1c7b      	adds	r3, r7, #1
 8003894:	1c0a      	adds	r2, r1, #0
 8003896:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003898:	1c7b      	adds	r3, r7, #1
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d004      	beq.n	80038aa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038a0:	1cbb      	adds	r3, r7, #2
 80038a2:	881a      	ldrh	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038a8:	e003      	b.n	80038b2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038aa:	1cbb      	adds	r3, r7, #2
 80038ac:	881a      	ldrh	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038b2:	46c0      	nop			; (mov r8, r8)
 80038b4:	46bd      	mov	sp, r7
 80038b6:	b002      	add	sp, #8
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b088      	sub	sp, #32
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d102      	bne.n	80038d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	f000 fb76 	bl	8003fbc <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2201      	movs	r2, #1
 80038d6:	4013      	ands	r3, r2
 80038d8:	d100      	bne.n	80038dc <HAL_RCC_OscConfig+0x20>
 80038da:	e08e      	b.n	80039fa <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80038dc:	4bc5      	ldr	r3, [pc, #788]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	220c      	movs	r2, #12
 80038e2:	4013      	ands	r3, r2
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	d00e      	beq.n	8003906 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038e8:	4bc2      	ldr	r3, [pc, #776]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	220c      	movs	r2, #12
 80038ee:	4013      	ands	r3, r2
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	d117      	bne.n	8003924 <HAL_RCC_OscConfig+0x68>
 80038f4:	4bbf      	ldr	r3, [pc, #764]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	23c0      	movs	r3, #192	; 0xc0
 80038fa:	025b      	lsls	r3, r3, #9
 80038fc:	401a      	ands	r2, r3
 80038fe:	2380      	movs	r3, #128	; 0x80
 8003900:	025b      	lsls	r3, r3, #9
 8003902:	429a      	cmp	r2, r3
 8003904:	d10e      	bne.n	8003924 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003906:	4bbb      	ldr	r3, [pc, #748]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	2380      	movs	r3, #128	; 0x80
 800390c:	029b      	lsls	r3, r3, #10
 800390e:	4013      	ands	r3, r2
 8003910:	d100      	bne.n	8003914 <HAL_RCC_OscConfig+0x58>
 8003912:	e071      	b.n	80039f8 <HAL_RCC_OscConfig+0x13c>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d000      	beq.n	800391e <HAL_RCC_OscConfig+0x62>
 800391c:	e06c      	b.n	80039f8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	f000 fb4c 	bl	8003fbc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d107      	bne.n	800393c <HAL_RCC_OscConfig+0x80>
 800392c:	4bb1      	ldr	r3, [pc, #708]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	4bb0      	ldr	r3, [pc, #704]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003932:	2180      	movs	r1, #128	; 0x80
 8003934:	0249      	lsls	r1, r1, #9
 8003936:	430a      	orrs	r2, r1
 8003938:	601a      	str	r2, [r3, #0]
 800393a:	e02f      	b.n	800399c <HAL_RCC_OscConfig+0xe0>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d10c      	bne.n	800395e <HAL_RCC_OscConfig+0xa2>
 8003944:	4bab      	ldr	r3, [pc, #684]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	4baa      	ldr	r3, [pc, #680]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 800394a:	49ab      	ldr	r1, [pc, #684]	; (8003bf8 <HAL_RCC_OscConfig+0x33c>)
 800394c:	400a      	ands	r2, r1
 800394e:	601a      	str	r2, [r3, #0]
 8003950:	4ba8      	ldr	r3, [pc, #672]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	4ba7      	ldr	r3, [pc, #668]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003956:	49a9      	ldr	r1, [pc, #676]	; (8003bfc <HAL_RCC_OscConfig+0x340>)
 8003958:	400a      	ands	r2, r1
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	e01e      	b.n	800399c <HAL_RCC_OscConfig+0xe0>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	2b05      	cmp	r3, #5
 8003964:	d10e      	bne.n	8003984 <HAL_RCC_OscConfig+0xc8>
 8003966:	4ba3      	ldr	r3, [pc, #652]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	4ba2      	ldr	r3, [pc, #648]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 800396c:	2180      	movs	r1, #128	; 0x80
 800396e:	02c9      	lsls	r1, r1, #11
 8003970:	430a      	orrs	r2, r1
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	4b9f      	ldr	r3, [pc, #636]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	4b9e      	ldr	r3, [pc, #632]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 800397a:	2180      	movs	r1, #128	; 0x80
 800397c:	0249      	lsls	r1, r1, #9
 800397e:	430a      	orrs	r2, r1
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	e00b      	b.n	800399c <HAL_RCC_OscConfig+0xe0>
 8003984:	4b9b      	ldr	r3, [pc, #620]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	4b9a      	ldr	r3, [pc, #616]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 800398a:	499b      	ldr	r1, [pc, #620]	; (8003bf8 <HAL_RCC_OscConfig+0x33c>)
 800398c:	400a      	ands	r2, r1
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	4b98      	ldr	r3, [pc, #608]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	4b97      	ldr	r3, [pc, #604]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003996:	4999      	ldr	r1, [pc, #612]	; (8003bfc <HAL_RCC_OscConfig+0x340>)
 8003998:	400a      	ands	r2, r1
 800399a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d014      	beq.n	80039ce <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a4:	f7ff fd14 	bl	80033d0 <HAL_GetTick>
 80039a8:	0003      	movs	r3, r0
 80039aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ac:	e008      	b.n	80039c0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039ae:	f7ff fd0f 	bl	80033d0 <HAL_GetTick>
 80039b2:	0002      	movs	r2, r0
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b64      	cmp	r3, #100	; 0x64
 80039ba:	d901      	bls.n	80039c0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e2fd      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c0:	4b8c      	ldr	r3, [pc, #560]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 80039c2:	681a      	ldr	r2, [r3, #0]
 80039c4:	2380      	movs	r3, #128	; 0x80
 80039c6:	029b      	lsls	r3, r3, #10
 80039c8:	4013      	ands	r3, r2
 80039ca:	d0f0      	beq.n	80039ae <HAL_RCC_OscConfig+0xf2>
 80039cc:	e015      	b.n	80039fa <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ce:	f7ff fcff 	bl	80033d0 <HAL_GetTick>
 80039d2:	0003      	movs	r3, r0
 80039d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039d8:	f7ff fcfa 	bl	80033d0 <HAL_GetTick>
 80039dc:	0002      	movs	r2, r0
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b64      	cmp	r3, #100	; 0x64
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e2e8      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ea:	4b82      	ldr	r3, [pc, #520]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	2380      	movs	r3, #128	; 0x80
 80039f0:	029b      	lsls	r3, r3, #10
 80039f2:	4013      	ands	r3, r2
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCC_OscConfig+0x11c>
 80039f6:	e000      	b.n	80039fa <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2202      	movs	r2, #2
 8003a00:	4013      	ands	r3, r2
 8003a02:	d100      	bne.n	8003a06 <HAL_RCC_OscConfig+0x14a>
 8003a04:	e06c      	b.n	8003ae0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003a06:	4b7b      	ldr	r3, [pc, #492]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	220c      	movs	r2, #12
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	d00e      	beq.n	8003a2e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003a10:	4b78      	ldr	r3, [pc, #480]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	220c      	movs	r2, #12
 8003a16:	4013      	ands	r3, r2
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d11f      	bne.n	8003a5c <HAL_RCC_OscConfig+0x1a0>
 8003a1c:	4b75      	ldr	r3, [pc, #468]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	23c0      	movs	r3, #192	; 0xc0
 8003a22:	025b      	lsls	r3, r3, #9
 8003a24:	401a      	ands	r2, r3
 8003a26:	2380      	movs	r3, #128	; 0x80
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d116      	bne.n	8003a5c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a2e:	4b71      	ldr	r3, [pc, #452]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	2202      	movs	r2, #2
 8003a34:	4013      	ands	r3, r2
 8003a36:	d005      	beq.n	8003a44 <HAL_RCC_OscConfig+0x188>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d001      	beq.n	8003a44 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e2bb      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a44:	4b6b      	ldr	r3, [pc, #428]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	22f8      	movs	r2, #248	; 0xf8
 8003a4a:	4393      	bics	r3, r2
 8003a4c:	0019      	movs	r1, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	00da      	lsls	r2, r3, #3
 8003a54:	4b67      	ldr	r3, [pc, #412]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a56:	430a      	orrs	r2, r1
 8003a58:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a5a:	e041      	b.n	8003ae0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d024      	beq.n	8003aae <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a64:	4b63      	ldr	r3, [pc, #396]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	4b62      	ldr	r3, [pc, #392]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a70:	f7ff fcae 	bl	80033d0 <HAL_GetTick>
 8003a74:	0003      	movs	r3, r0
 8003a76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a78:	e008      	b.n	8003a8c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a7a:	f7ff fca9 	bl	80033d0 <HAL_GetTick>
 8003a7e:	0002      	movs	r2, r0
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e297      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a8c:	4b59      	ldr	r3, [pc, #356]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2202      	movs	r2, #2
 8003a92:	4013      	ands	r3, r2
 8003a94:	d0f1      	beq.n	8003a7a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a96:	4b57      	ldr	r3, [pc, #348]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	22f8      	movs	r2, #248	; 0xf8
 8003a9c:	4393      	bics	r3, r2
 8003a9e:	0019      	movs	r1, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	00da      	lsls	r2, r3, #3
 8003aa6:	4b53      	ldr	r3, [pc, #332]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	e018      	b.n	8003ae0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aae:	4b51      	ldr	r3, [pc, #324]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	4b50      	ldr	r3, [pc, #320]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	438a      	bics	r2, r1
 8003ab8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aba:	f7ff fc89 	bl	80033d0 <HAL_GetTick>
 8003abe:	0003      	movs	r3, r0
 8003ac0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ac4:	f7ff fc84 	bl	80033d0 <HAL_GetTick>
 8003ac8:	0002      	movs	r2, r0
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e272      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ad6:	4b47      	ldr	r3, [pc, #284]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2202      	movs	r2, #2
 8003adc:	4013      	ands	r3, r2
 8003ade:	d1f1      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2208      	movs	r2, #8
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d036      	beq.n	8003b58 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	69db      	ldr	r3, [r3, #28]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d019      	beq.n	8003b26 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003af2:	4b40      	ldr	r3, [pc, #256]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003af4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003af6:	4b3f      	ldr	r3, [pc, #252]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003af8:	2101      	movs	r1, #1
 8003afa:	430a      	orrs	r2, r1
 8003afc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003afe:	f7ff fc67 	bl	80033d0 <HAL_GetTick>
 8003b02:	0003      	movs	r3, r0
 8003b04:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b08:	f7ff fc62 	bl	80033d0 <HAL_GetTick>
 8003b0c:	0002      	movs	r2, r0
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e250      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b1a:	4b36      	ldr	r3, [pc, #216]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1e:	2202      	movs	r2, #2
 8003b20:	4013      	ands	r3, r2
 8003b22:	d0f1      	beq.n	8003b08 <HAL_RCC_OscConfig+0x24c>
 8003b24:	e018      	b.n	8003b58 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b26:	4b33      	ldr	r3, [pc, #204]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003b28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b2a:	4b32      	ldr	r3, [pc, #200]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	438a      	bics	r2, r1
 8003b30:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b32:	f7ff fc4d 	bl	80033d0 <HAL_GetTick>
 8003b36:	0003      	movs	r3, r0
 8003b38:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b3c:	f7ff fc48 	bl	80033d0 <HAL_GetTick>
 8003b40:	0002      	movs	r2, r0
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e236      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b4e:	4b29      	ldr	r3, [pc, #164]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b52:	2202      	movs	r2, #2
 8003b54:	4013      	ands	r3, r2
 8003b56:	d1f1      	bne.n	8003b3c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2204      	movs	r2, #4
 8003b5e:	4013      	ands	r3, r2
 8003b60:	d100      	bne.n	8003b64 <HAL_RCC_OscConfig+0x2a8>
 8003b62:	e0b5      	b.n	8003cd0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b64:	231f      	movs	r3, #31
 8003b66:	18fb      	adds	r3, r7, r3
 8003b68:	2200      	movs	r2, #0
 8003b6a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b6c:	4b21      	ldr	r3, [pc, #132]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003b6e:	69da      	ldr	r2, [r3, #28]
 8003b70:	2380      	movs	r3, #128	; 0x80
 8003b72:	055b      	lsls	r3, r3, #21
 8003b74:	4013      	ands	r3, r2
 8003b76:	d111      	bne.n	8003b9c <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b78:	4b1e      	ldr	r3, [pc, #120]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003b7a:	69da      	ldr	r2, [r3, #28]
 8003b7c:	4b1d      	ldr	r3, [pc, #116]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003b7e:	2180      	movs	r1, #128	; 0x80
 8003b80:	0549      	lsls	r1, r1, #21
 8003b82:	430a      	orrs	r2, r1
 8003b84:	61da      	str	r2, [r3, #28]
 8003b86:	4b1b      	ldr	r3, [pc, #108]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003b88:	69da      	ldr	r2, [r3, #28]
 8003b8a:	2380      	movs	r3, #128	; 0x80
 8003b8c:	055b      	lsls	r3, r3, #21
 8003b8e:	4013      	ands	r3, r2
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b94:	231f      	movs	r3, #31
 8003b96:	18fb      	adds	r3, r7, r3
 8003b98:	2201      	movs	r2, #1
 8003b9a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9c:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <HAL_RCC_OscConfig+0x344>)
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	2380      	movs	r3, #128	; 0x80
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	d11a      	bne.n	8003bde <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba8:	4b15      	ldr	r3, [pc, #84]	; (8003c00 <HAL_RCC_OscConfig+0x344>)
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4b14      	ldr	r3, [pc, #80]	; (8003c00 <HAL_RCC_OscConfig+0x344>)
 8003bae:	2180      	movs	r1, #128	; 0x80
 8003bb0:	0049      	lsls	r1, r1, #1
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bb6:	f7ff fc0b 	bl	80033d0 <HAL_GetTick>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bbe:	e008      	b.n	8003bd2 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bc0:	f7ff fc06 	bl	80033d0 <HAL_GetTick>
 8003bc4:	0002      	movs	r2, r0
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b64      	cmp	r3, #100	; 0x64
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e1f4      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd2:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <HAL_RCC_OscConfig+0x344>)
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	2380      	movs	r3, #128	; 0x80
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	4013      	ands	r3, r2
 8003bdc:	d0f0      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d10e      	bne.n	8003c04 <HAL_RCC_OscConfig+0x348>
 8003be6:	4b03      	ldr	r3, [pc, #12]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003be8:	6a1a      	ldr	r2, [r3, #32]
 8003bea:	4b02      	ldr	r3, [pc, #8]	; (8003bf4 <HAL_RCC_OscConfig+0x338>)
 8003bec:	2101      	movs	r1, #1
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	621a      	str	r2, [r3, #32]
 8003bf2:	e035      	b.n	8003c60 <HAL_RCC_OscConfig+0x3a4>
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	fffeffff 	.word	0xfffeffff
 8003bfc:	fffbffff 	.word	0xfffbffff
 8003c00:	40007000 	.word	0x40007000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10c      	bne.n	8003c26 <HAL_RCC_OscConfig+0x36a>
 8003c0c:	4bca      	ldr	r3, [pc, #808]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c0e:	6a1a      	ldr	r2, [r3, #32]
 8003c10:	4bc9      	ldr	r3, [pc, #804]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c12:	2101      	movs	r1, #1
 8003c14:	438a      	bics	r2, r1
 8003c16:	621a      	str	r2, [r3, #32]
 8003c18:	4bc7      	ldr	r3, [pc, #796]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c1a:	6a1a      	ldr	r2, [r3, #32]
 8003c1c:	4bc6      	ldr	r3, [pc, #792]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c1e:	2104      	movs	r1, #4
 8003c20:	438a      	bics	r2, r1
 8003c22:	621a      	str	r2, [r3, #32]
 8003c24:	e01c      	b.n	8003c60 <HAL_RCC_OscConfig+0x3a4>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2b05      	cmp	r3, #5
 8003c2c:	d10c      	bne.n	8003c48 <HAL_RCC_OscConfig+0x38c>
 8003c2e:	4bc2      	ldr	r3, [pc, #776]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c30:	6a1a      	ldr	r2, [r3, #32]
 8003c32:	4bc1      	ldr	r3, [pc, #772]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c34:	2104      	movs	r1, #4
 8003c36:	430a      	orrs	r2, r1
 8003c38:	621a      	str	r2, [r3, #32]
 8003c3a:	4bbf      	ldr	r3, [pc, #764]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c3c:	6a1a      	ldr	r2, [r3, #32]
 8003c3e:	4bbe      	ldr	r3, [pc, #760]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c40:	2101      	movs	r1, #1
 8003c42:	430a      	orrs	r2, r1
 8003c44:	621a      	str	r2, [r3, #32]
 8003c46:	e00b      	b.n	8003c60 <HAL_RCC_OscConfig+0x3a4>
 8003c48:	4bbb      	ldr	r3, [pc, #748]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c4a:	6a1a      	ldr	r2, [r3, #32]
 8003c4c:	4bba      	ldr	r3, [pc, #744]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c4e:	2101      	movs	r1, #1
 8003c50:	438a      	bics	r2, r1
 8003c52:	621a      	str	r2, [r3, #32]
 8003c54:	4bb8      	ldr	r3, [pc, #736]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c56:	6a1a      	ldr	r2, [r3, #32]
 8003c58:	4bb7      	ldr	r3, [pc, #732]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c5a:	2104      	movs	r1, #4
 8003c5c:	438a      	bics	r2, r1
 8003c5e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d014      	beq.n	8003c92 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c68:	f7ff fbb2 	bl	80033d0 <HAL_GetTick>
 8003c6c:	0003      	movs	r3, r0
 8003c6e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c70:	e009      	b.n	8003c86 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c72:	f7ff fbad 	bl	80033d0 <HAL_GetTick>
 8003c76:	0002      	movs	r2, r0
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	4aaf      	ldr	r2, [pc, #700]	; (8003f3c <HAL_RCC_OscConfig+0x680>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e19a      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c86:	4bac      	ldr	r3, [pc, #688]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d0f0      	beq.n	8003c72 <HAL_RCC_OscConfig+0x3b6>
 8003c90:	e013      	b.n	8003cba <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c92:	f7ff fb9d 	bl	80033d0 <HAL_GetTick>
 8003c96:	0003      	movs	r3, r0
 8003c98:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c9a:	e009      	b.n	8003cb0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c9c:	f7ff fb98 	bl	80033d0 <HAL_GetTick>
 8003ca0:	0002      	movs	r2, r0
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	4aa5      	ldr	r2, [pc, #660]	; (8003f3c <HAL_RCC_OscConfig+0x680>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d901      	bls.n	8003cb0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e185      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cb0:	4ba1      	ldr	r3, [pc, #644]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003cba:	231f      	movs	r3, #31
 8003cbc:	18fb      	adds	r3, r7, r3
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d105      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc4:	4b9c      	ldr	r3, [pc, #624]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003cc6:	69da      	ldr	r2, [r3, #28]
 8003cc8:	4b9b      	ldr	r3, [pc, #620]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003cca:	499d      	ldr	r1, [pc, #628]	; (8003f40 <HAL_RCC_OscConfig+0x684>)
 8003ccc:	400a      	ands	r2, r1
 8003cce:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2210      	movs	r2, #16
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d063      	beq.n	8003da2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d12a      	bne.n	8003d38 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003ce2:	4b95      	ldr	r3, [pc, #596]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003ce4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ce6:	4b94      	ldr	r3, [pc, #592]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003ce8:	2104      	movs	r1, #4
 8003cea:	430a      	orrs	r2, r1
 8003cec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003cee:	4b92      	ldr	r3, [pc, #584]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003cf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cf2:	4b91      	ldr	r3, [pc, #580]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cfa:	f7ff fb69 	bl	80033d0 <HAL_GetTick>
 8003cfe:	0003      	movs	r3, r0
 8003d00:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d02:	e008      	b.n	8003d16 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d04:	f7ff fb64 	bl	80033d0 <HAL_GetTick>
 8003d08:	0002      	movs	r2, r0
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d901      	bls.n	8003d16 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e152      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d16:	4b88      	ldr	r3, [pc, #544]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d1a:	2202      	movs	r2, #2
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	d0f1      	beq.n	8003d04 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d20:	4b85      	ldr	r3, [pc, #532]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d24:	22f8      	movs	r2, #248	; 0xf8
 8003d26:	4393      	bics	r3, r2
 8003d28:	0019      	movs	r1, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	00da      	lsls	r2, r3, #3
 8003d30:	4b81      	ldr	r3, [pc, #516]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d32:	430a      	orrs	r2, r1
 8003d34:	635a      	str	r2, [r3, #52]	; 0x34
 8003d36:	e034      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	3305      	adds	r3, #5
 8003d3e:	d111      	bne.n	8003d64 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003d40:	4b7d      	ldr	r3, [pc, #500]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d44:	4b7c      	ldr	r3, [pc, #496]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d46:	2104      	movs	r1, #4
 8003d48:	438a      	bics	r2, r1
 8003d4a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d4c:	4b7a      	ldr	r3, [pc, #488]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d50:	22f8      	movs	r2, #248	; 0xf8
 8003d52:	4393      	bics	r3, r2
 8003d54:	0019      	movs	r1, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	00da      	lsls	r2, r3, #3
 8003d5c:	4b76      	ldr	r3, [pc, #472]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	635a      	str	r2, [r3, #52]	; 0x34
 8003d62:	e01e      	b.n	8003da2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d64:	4b74      	ldr	r3, [pc, #464]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d68:	4b73      	ldr	r3, [pc, #460]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d6a:	2104      	movs	r1, #4
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003d70:	4b71      	ldr	r3, [pc, #452]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d74:	4b70      	ldr	r3, [pc, #448]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d76:	2101      	movs	r1, #1
 8003d78:	438a      	bics	r2, r1
 8003d7a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d7c:	f7ff fb28 	bl	80033d0 <HAL_GetTick>
 8003d80:	0003      	movs	r3, r0
 8003d82:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d86:	f7ff fb23 	bl	80033d0 <HAL_GetTick>
 8003d8a:	0002      	movs	r2, r0
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e111      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d98:	4b67      	ldr	r3, [pc, #412]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	4013      	ands	r3, r2
 8003da0:	d1f1      	bne.n	8003d86 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2220      	movs	r2, #32
 8003da8:	4013      	ands	r3, r2
 8003daa:	d05c      	beq.n	8003e66 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003dac:	4b62      	ldr	r3, [pc, #392]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	220c      	movs	r2, #12
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b0c      	cmp	r3, #12
 8003db6:	d00e      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003db8:	4b5f      	ldr	r3, [pc, #380]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	220c      	movs	r2, #12
 8003dbe:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003dc0:	2b08      	cmp	r3, #8
 8003dc2:	d114      	bne.n	8003dee <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003dc4:	4b5c      	ldr	r3, [pc, #368]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	23c0      	movs	r3, #192	; 0xc0
 8003dca:	025b      	lsls	r3, r3, #9
 8003dcc:	401a      	ands	r2, r3
 8003dce:	23c0      	movs	r3, #192	; 0xc0
 8003dd0:	025b      	lsls	r3, r3, #9
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d10b      	bne.n	8003dee <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003dd6:	4b58      	ldr	r3, [pc, #352]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003dd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dda:	2380      	movs	r3, #128	; 0x80
 8003ddc:	025b      	lsls	r3, r3, #9
 8003dde:	4013      	ands	r3, r2
 8003de0:	d040      	beq.n	8003e64 <HAL_RCC_OscConfig+0x5a8>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d03c      	beq.n	8003e64 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e0e6      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a1b      	ldr	r3, [r3, #32]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d01b      	beq.n	8003e2e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003df6:	4b50      	ldr	r3, [pc, #320]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003df8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dfa:	4b4f      	ldr	r3, [pc, #316]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003dfc:	2180      	movs	r1, #128	; 0x80
 8003dfe:	0249      	lsls	r1, r1, #9
 8003e00:	430a      	orrs	r2, r1
 8003e02:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e04:	f7ff fae4 	bl	80033d0 <HAL_GetTick>
 8003e08:	0003      	movs	r3, r0
 8003e0a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e0e:	f7ff fadf 	bl	80033d0 <HAL_GetTick>
 8003e12:	0002      	movs	r2, r0
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e0cd      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003e20:	4b45      	ldr	r3, [pc, #276]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003e22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e24:	2380      	movs	r3, #128	; 0x80
 8003e26:	025b      	lsls	r3, r3, #9
 8003e28:	4013      	ands	r3, r2
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x552>
 8003e2c:	e01b      	b.n	8003e66 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003e2e:	4b42      	ldr	r3, [pc, #264]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003e30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e32:	4b41      	ldr	r3, [pc, #260]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003e34:	4943      	ldr	r1, [pc, #268]	; (8003f44 <HAL_RCC_OscConfig+0x688>)
 8003e36:	400a      	ands	r2, r1
 8003e38:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e3a:	f7ff fac9 	bl	80033d0 <HAL_GetTick>
 8003e3e:	0003      	movs	r3, r0
 8003e40:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e44:	f7ff fac4 	bl	80033d0 <HAL_GetTick>
 8003e48:	0002      	movs	r2, r0
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e0b2      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003e56:	4b38      	ldr	r3, [pc, #224]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003e58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e5a:	2380      	movs	r3, #128	; 0x80
 8003e5c:	025b      	lsls	r3, r3, #9
 8003e5e:	4013      	ands	r3, r2
 8003e60:	d1f0      	bne.n	8003e44 <HAL_RCC_OscConfig+0x588>
 8003e62:	e000      	b.n	8003e66 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003e64:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d100      	bne.n	8003e70 <HAL_RCC_OscConfig+0x5b4>
 8003e6e:	e0a4      	b.n	8003fba <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e70:	4b31      	ldr	r3, [pc, #196]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	220c      	movs	r2, #12
 8003e76:	4013      	ands	r3, r2
 8003e78:	2b08      	cmp	r3, #8
 8003e7a:	d100      	bne.n	8003e7e <HAL_RCC_OscConfig+0x5c2>
 8003e7c:	e078      	b.n	8003f70 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d14c      	bne.n	8003f20 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e86:	4b2c      	ldr	r3, [pc, #176]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	4b2b      	ldr	r3, [pc, #172]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003e8c:	492e      	ldr	r1, [pc, #184]	; (8003f48 <HAL_RCC_OscConfig+0x68c>)
 8003e8e:	400a      	ands	r2, r1
 8003e90:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e92:	f7ff fa9d 	bl	80033d0 <HAL_GetTick>
 8003e96:	0003      	movs	r3, r0
 8003e98:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e9a:	e008      	b.n	8003eae <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e9c:	f7ff fa98 	bl	80033d0 <HAL_GetTick>
 8003ea0:	0002      	movs	r2, r0
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d901      	bls.n	8003eae <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003eaa:	2303      	movs	r3, #3
 8003eac:	e086      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eae:	4b22      	ldr	r3, [pc, #136]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	2380      	movs	r3, #128	; 0x80
 8003eb4:	049b      	lsls	r3, r3, #18
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	d1f0      	bne.n	8003e9c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003eba:	4b1f      	ldr	r3, [pc, #124]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebe:	220f      	movs	r2, #15
 8003ec0:	4393      	bics	r3, r2
 8003ec2:	0019      	movs	r1, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ec8:	4b1b      	ldr	r3, [pc, #108]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ece:	4b1a      	ldr	r3, [pc, #104]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	4a1e      	ldr	r2, [pc, #120]	; (8003f4c <HAL_RCC_OscConfig+0x690>)
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	0019      	movs	r1, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	4b15      	ldr	r3, [pc, #84]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003ee4:	430a      	orrs	r2, r1
 8003ee6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ee8:	4b13      	ldr	r3, [pc, #76]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	4b12      	ldr	r3, [pc, #72]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003eee:	2180      	movs	r1, #128	; 0x80
 8003ef0:	0449      	lsls	r1, r1, #17
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef6:	f7ff fa6b 	bl	80033d0 <HAL_GetTick>
 8003efa:	0003      	movs	r3, r0
 8003efc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003efe:	e008      	b.n	8003f12 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f00:	f7ff fa66 	bl	80033d0 <HAL_GetTick>
 8003f04:	0002      	movs	r2, r0
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e054      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003f12:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	2380      	movs	r3, #128	; 0x80
 8003f18:	049b      	lsls	r3, r3, #18
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d0f0      	beq.n	8003f00 <HAL_RCC_OscConfig+0x644>
 8003f1e:	e04c      	b.n	8003fba <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f20:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	4b04      	ldr	r3, [pc, #16]	; (8003f38 <HAL_RCC_OscConfig+0x67c>)
 8003f26:	4908      	ldr	r1, [pc, #32]	; (8003f48 <HAL_RCC_OscConfig+0x68c>)
 8003f28:	400a      	ands	r2, r1
 8003f2a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f2c:	f7ff fa50 	bl	80033d0 <HAL_GetTick>
 8003f30:	0003      	movs	r3, r0
 8003f32:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f34:	e015      	b.n	8003f62 <HAL_RCC_OscConfig+0x6a6>
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	00001388 	.word	0x00001388
 8003f40:	efffffff 	.word	0xefffffff
 8003f44:	fffeffff 	.word	0xfffeffff
 8003f48:	feffffff 	.word	0xfeffffff
 8003f4c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f50:	f7ff fa3e 	bl	80033d0 <HAL_GetTick>
 8003f54:	0002      	movs	r2, r0
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e02c      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f62:	4b18      	ldr	r3, [pc, #96]	; (8003fc4 <HAL_RCC_OscConfig+0x708>)
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	2380      	movs	r3, #128	; 0x80
 8003f68:	049b      	lsls	r3, r3, #18
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	d1f0      	bne.n	8003f50 <HAL_RCC_OscConfig+0x694>
 8003f6e:	e024      	b.n	8003fba <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d101      	bne.n	8003f7c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e01f      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003f7c:	4b11      	ldr	r3, [pc, #68]	; (8003fc4 <HAL_RCC_OscConfig+0x708>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003f82:	4b10      	ldr	r3, [pc, #64]	; (8003fc4 <HAL_RCC_OscConfig+0x708>)
 8003f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f86:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	23c0      	movs	r3, #192	; 0xc0
 8003f8c:	025b      	lsls	r3, r3, #9
 8003f8e:	401a      	ands	r2, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d10e      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	220f      	movs	r2, #15
 8003f9c:	401a      	ands	r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d107      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	23f0      	movs	r3, #240	; 0xf0
 8003faa:	039b      	lsls	r3, r3, #14
 8003fac:	401a      	ands	r2, r3
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d001      	beq.n	8003fba <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	b008      	add	sp, #32
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	40021000 	.word	0x40021000

08003fc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0bf      	b.n	800415c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fdc:	4b61      	ldr	r3, [pc, #388]	; (8004164 <HAL_RCC_ClockConfig+0x19c>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d911      	bls.n	800400e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fea:	4b5e      	ldr	r3, [pc, #376]	; (8004164 <HAL_RCC_ClockConfig+0x19c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	4393      	bics	r3, r2
 8003ff2:	0019      	movs	r1, r3
 8003ff4:	4b5b      	ldr	r3, [pc, #364]	; (8004164 <HAL_RCC_ClockConfig+0x19c>)
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ffc:	4b59      	ldr	r3, [pc, #356]	; (8004164 <HAL_RCC_ClockConfig+0x19c>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2201      	movs	r2, #1
 8004002:	4013      	ands	r3, r2
 8004004:	683a      	ldr	r2, [r7, #0]
 8004006:	429a      	cmp	r2, r3
 8004008:	d001      	beq.n	800400e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e0a6      	b.n	800415c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2202      	movs	r2, #2
 8004014:	4013      	ands	r3, r2
 8004016:	d015      	beq.n	8004044 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2204      	movs	r2, #4
 800401e:	4013      	ands	r3, r2
 8004020:	d006      	beq.n	8004030 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004022:	4b51      	ldr	r3, [pc, #324]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004024:	685a      	ldr	r2, [r3, #4]
 8004026:	4b50      	ldr	r3, [pc, #320]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004028:	21e0      	movs	r1, #224	; 0xe0
 800402a:	00c9      	lsls	r1, r1, #3
 800402c:	430a      	orrs	r2, r1
 800402e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004030:	4b4d      	ldr	r3, [pc, #308]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	22f0      	movs	r2, #240	; 0xf0
 8004036:	4393      	bics	r3, r2
 8004038:	0019      	movs	r1, r3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	4b4a      	ldr	r3, [pc, #296]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004040:	430a      	orrs	r2, r1
 8004042:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2201      	movs	r2, #1
 800404a:	4013      	ands	r3, r2
 800404c:	d04c      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d107      	bne.n	8004066 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004056:	4b44      	ldr	r3, [pc, #272]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	2380      	movs	r3, #128	; 0x80
 800405c:	029b      	lsls	r3, r3, #10
 800405e:	4013      	ands	r3, r2
 8004060:	d120      	bne.n	80040a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e07a      	b.n	800415c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	2b02      	cmp	r3, #2
 800406c:	d107      	bne.n	800407e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800406e:	4b3e      	ldr	r3, [pc, #248]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	2380      	movs	r3, #128	; 0x80
 8004074:	049b      	lsls	r3, r3, #18
 8004076:	4013      	ands	r3, r2
 8004078:	d114      	bne.n	80040a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e06e      	b.n	800415c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	2b03      	cmp	r3, #3
 8004084:	d107      	bne.n	8004096 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004086:	4b38      	ldr	r3, [pc, #224]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004088:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800408a:	2380      	movs	r3, #128	; 0x80
 800408c:	025b      	lsls	r3, r3, #9
 800408e:	4013      	ands	r3, r2
 8004090:	d108      	bne.n	80040a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e062      	b.n	800415c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004096:	4b34      	ldr	r3, [pc, #208]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2202      	movs	r2, #2
 800409c:	4013      	ands	r3, r2
 800409e:	d101      	bne.n	80040a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e05b      	b.n	800415c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040a4:	4b30      	ldr	r3, [pc, #192]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2203      	movs	r2, #3
 80040aa:	4393      	bics	r3, r2
 80040ac:	0019      	movs	r1, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	4b2d      	ldr	r3, [pc, #180]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 80040b4:	430a      	orrs	r2, r1
 80040b6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040b8:	f7ff f98a 	bl	80033d0 <HAL_GetTick>
 80040bc:	0003      	movs	r3, r0
 80040be:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040c0:	e009      	b.n	80040d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040c2:	f7ff f985 	bl	80033d0 <HAL_GetTick>
 80040c6:	0002      	movs	r2, r0
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	4a27      	ldr	r2, [pc, #156]	; (800416c <HAL_RCC_ClockConfig+0x1a4>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e042      	b.n	800415c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040d6:	4b24      	ldr	r3, [pc, #144]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	220c      	movs	r2, #12
 80040dc:	401a      	ands	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d1ec      	bne.n	80040c2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040e8:	4b1e      	ldr	r3, [pc, #120]	; (8004164 <HAL_RCC_ClockConfig+0x19c>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2201      	movs	r2, #1
 80040ee:	4013      	ands	r3, r2
 80040f0:	683a      	ldr	r2, [r7, #0]
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d211      	bcs.n	800411a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040f6:	4b1b      	ldr	r3, [pc, #108]	; (8004164 <HAL_RCC_ClockConfig+0x19c>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2201      	movs	r2, #1
 80040fc:	4393      	bics	r3, r2
 80040fe:	0019      	movs	r1, r3
 8004100:	4b18      	ldr	r3, [pc, #96]	; (8004164 <HAL_RCC_ClockConfig+0x19c>)
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004108:	4b16      	ldr	r3, [pc, #88]	; (8004164 <HAL_RCC_ClockConfig+0x19c>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2201      	movs	r2, #1
 800410e:	4013      	ands	r3, r2
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d001      	beq.n	800411a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e020      	b.n	800415c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2204      	movs	r2, #4
 8004120:	4013      	ands	r3, r2
 8004122:	d009      	beq.n	8004138 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004124:	4b10      	ldr	r3, [pc, #64]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	4a11      	ldr	r2, [pc, #68]	; (8004170 <HAL_RCC_ClockConfig+0x1a8>)
 800412a:	4013      	ands	r3, r2
 800412c:	0019      	movs	r1, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68da      	ldr	r2, [r3, #12]
 8004132:	4b0d      	ldr	r3, [pc, #52]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004134:	430a      	orrs	r2, r1
 8004136:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004138:	f000 f820 	bl	800417c <HAL_RCC_GetSysClockFreq>
 800413c:	0001      	movs	r1, r0
 800413e:	4b0a      	ldr	r3, [pc, #40]	; (8004168 <HAL_RCC_ClockConfig+0x1a0>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	091b      	lsrs	r3, r3, #4
 8004144:	220f      	movs	r2, #15
 8004146:	4013      	ands	r3, r2
 8004148:	4a0a      	ldr	r2, [pc, #40]	; (8004174 <HAL_RCC_ClockConfig+0x1ac>)
 800414a:	5cd3      	ldrb	r3, [r2, r3]
 800414c:	000a      	movs	r2, r1
 800414e:	40da      	lsrs	r2, r3
 8004150:	4b09      	ldr	r3, [pc, #36]	; (8004178 <HAL_RCC_ClockConfig+0x1b0>)
 8004152:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004154:	2000      	movs	r0, #0
 8004156:	f7ff f8f5 	bl	8003344 <HAL_InitTick>
  
  return HAL_OK;
 800415a:	2300      	movs	r3, #0
}
 800415c:	0018      	movs	r0, r3
 800415e:	46bd      	mov	sp, r7
 8004160:	b004      	add	sp, #16
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40022000 	.word	0x40022000
 8004168:	40021000 	.word	0x40021000
 800416c:	00001388 	.word	0x00001388
 8004170:	fffff8ff 	.word	0xfffff8ff
 8004174:	080048a8 	.word	0x080048a8
 8004178:	20000000 	.word	0x20000000

0800417c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b08f      	sub	sp, #60	; 0x3c
 8004180:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004182:	2314      	movs	r3, #20
 8004184:	18fb      	adds	r3, r7, r3
 8004186:	4a37      	ldr	r2, [pc, #220]	; (8004264 <HAL_RCC_GetSysClockFreq+0xe8>)
 8004188:	ca13      	ldmia	r2!, {r0, r1, r4}
 800418a:	c313      	stmia	r3!, {r0, r1, r4}
 800418c:	6812      	ldr	r2, [r2, #0]
 800418e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004190:	1d3b      	adds	r3, r7, #4
 8004192:	4a35      	ldr	r2, [pc, #212]	; (8004268 <HAL_RCC_GetSysClockFreq+0xec>)
 8004194:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004196:	c313      	stmia	r3!, {r0, r1, r4}
 8004198:	6812      	ldr	r2, [r2, #0]
 800419a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041a0:	2300      	movs	r3, #0
 80041a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80041a4:	2300      	movs	r3, #0
 80041a6:	637b      	str	r3, [r7, #52]	; 0x34
 80041a8:	2300      	movs	r3, #0
 80041aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80041b0:	4b2e      	ldr	r3, [pc, #184]	; (800426c <HAL_RCC_GetSysClockFreq+0xf0>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041b8:	220c      	movs	r2, #12
 80041ba:	4013      	ands	r3, r2
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d006      	beq.n	80041ce <HAL_RCC_GetSysClockFreq+0x52>
 80041c0:	2b0c      	cmp	r3, #12
 80041c2:	d043      	beq.n	800424c <HAL_RCC_GetSysClockFreq+0xd0>
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d144      	bne.n	8004252 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80041c8:	4b29      	ldr	r3, [pc, #164]	; (8004270 <HAL_RCC_GetSysClockFreq+0xf4>)
 80041ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80041cc:	e044      	b.n	8004258 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80041ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041d0:	0c9b      	lsrs	r3, r3, #18
 80041d2:	220f      	movs	r2, #15
 80041d4:	4013      	ands	r3, r2
 80041d6:	2214      	movs	r2, #20
 80041d8:	18ba      	adds	r2, r7, r2
 80041da:	5cd3      	ldrb	r3, [r2, r3]
 80041dc:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80041de:	4b23      	ldr	r3, [pc, #140]	; (800426c <HAL_RCC_GetSysClockFreq+0xf0>)
 80041e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e2:	220f      	movs	r2, #15
 80041e4:	4013      	ands	r3, r2
 80041e6:	1d3a      	adds	r2, r7, #4
 80041e8:	5cd3      	ldrb	r3, [r2, r3]
 80041ea:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80041ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041ee:	23c0      	movs	r3, #192	; 0xc0
 80041f0:	025b      	lsls	r3, r3, #9
 80041f2:	401a      	ands	r2, r3
 80041f4:	2380      	movs	r3, #128	; 0x80
 80041f6:	025b      	lsls	r3, r3, #9
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d109      	bne.n	8004210 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80041fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041fe:	481c      	ldr	r0, [pc, #112]	; (8004270 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004200:	f7fb ff82 	bl	8000108 <__udivsi3>
 8004204:	0003      	movs	r3, r0
 8004206:	001a      	movs	r2, r3
 8004208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420a:	4353      	muls	r3, r2
 800420c:	637b      	str	r3, [r7, #52]	; 0x34
 800420e:	e01a      	b.n	8004246 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8004210:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004212:	23c0      	movs	r3, #192	; 0xc0
 8004214:	025b      	lsls	r3, r3, #9
 8004216:	401a      	ands	r2, r3
 8004218:	23c0      	movs	r3, #192	; 0xc0
 800421a:	025b      	lsls	r3, r3, #9
 800421c:	429a      	cmp	r2, r3
 800421e:	d109      	bne.n	8004234 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004220:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004222:	4814      	ldr	r0, [pc, #80]	; (8004274 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004224:	f7fb ff70 	bl	8000108 <__udivsi3>
 8004228:	0003      	movs	r3, r0
 800422a:	001a      	movs	r2, r3
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	4353      	muls	r3, r2
 8004230:	637b      	str	r3, [r7, #52]	; 0x34
 8004232:	e008      	b.n	8004246 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004234:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004236:	480e      	ldr	r0, [pc, #56]	; (8004270 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004238:	f7fb ff66 	bl	8000108 <__udivsi3>
 800423c:	0003      	movs	r3, r0
 800423e:	001a      	movs	r2, r3
 8004240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004242:	4353      	muls	r3, r2
 8004244:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8004246:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004248:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800424a:	e005      	b.n	8004258 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800424c:	4b09      	ldr	r3, [pc, #36]	; (8004274 <HAL_RCC_GetSysClockFreq+0xf8>)
 800424e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004250:	e002      	b.n	8004258 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004252:	4b07      	ldr	r3, [pc, #28]	; (8004270 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004254:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004256:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800425a:	0018      	movs	r0, r3
 800425c:	46bd      	mov	sp, r7
 800425e:	b00f      	add	sp, #60	; 0x3c
 8004260:	bd90      	pop	{r4, r7, pc}
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	08004888 	.word	0x08004888
 8004268:	08004898 	.word	0x08004898
 800426c:	40021000 	.word	0x40021000
 8004270:	007a1200 	.word	0x007a1200
 8004274:	02dc6c00 	.word	0x02dc6c00

08004278 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e042      	b.n	8004310 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	223d      	movs	r2, #61	; 0x3d
 800428e:	5c9b      	ldrb	r3, [r3, r2]
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d107      	bne.n	80042a6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	223c      	movs	r2, #60	; 0x3c
 800429a:	2100      	movs	r1, #0
 800429c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	0018      	movs	r0, r3
 80042a2:	f7fc f973 	bl	800058c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	223d      	movs	r2, #61	; 0x3d
 80042aa:	2102      	movs	r1, #2
 80042ac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	3304      	adds	r3, #4
 80042b6:	0019      	movs	r1, r3
 80042b8:	0010      	movs	r0, r2
 80042ba:	f000 f935 	bl	8004528 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2246      	movs	r2, #70	; 0x46
 80042c2:	2101      	movs	r1, #1
 80042c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	223e      	movs	r2, #62	; 0x3e
 80042ca:	2101      	movs	r1, #1
 80042cc:	5499      	strb	r1, [r3, r2]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	223f      	movs	r2, #63	; 0x3f
 80042d2:	2101      	movs	r1, #1
 80042d4:	5499      	strb	r1, [r3, r2]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2240      	movs	r2, #64	; 0x40
 80042da:	2101      	movs	r1, #1
 80042dc:	5499      	strb	r1, [r3, r2]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2241      	movs	r2, #65	; 0x41
 80042e2:	2101      	movs	r1, #1
 80042e4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2242      	movs	r2, #66	; 0x42
 80042ea:	2101      	movs	r1, #1
 80042ec:	5499      	strb	r1, [r3, r2]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2243      	movs	r2, #67	; 0x43
 80042f2:	2101      	movs	r1, #1
 80042f4:	5499      	strb	r1, [r3, r2]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2244      	movs	r2, #68	; 0x44
 80042fa:	2101      	movs	r1, #1
 80042fc:	5499      	strb	r1, [r3, r2]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2245      	movs	r2, #69	; 0x45
 8004302:	2101      	movs	r1, #1
 8004304:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	223d      	movs	r2, #61	; 0x3d
 800430a:	2101      	movs	r1, #1
 800430c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	0018      	movs	r0, r3
 8004312:	46bd      	mov	sp, r7
 8004314:	b002      	add	sp, #8
 8004316:	bd80      	pop	{r7, pc}

08004318 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	223d      	movs	r2, #61	; 0x3d
 8004324:	5c9b      	ldrb	r3, [r3, r2]
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b01      	cmp	r3, #1
 800432a:	d001      	beq.n	8004330 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e033      	b.n	8004398 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	223d      	movs	r2, #61	; 0x3d
 8004334:	2102      	movs	r1, #2
 8004336:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a18      	ldr	r2, [pc, #96]	; (80043a0 <HAL_TIM_Base_Start+0x88>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d00f      	beq.n	8004362 <HAL_TIM_Base_Start+0x4a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	2380      	movs	r3, #128	; 0x80
 8004348:	05db      	lsls	r3, r3, #23
 800434a:	429a      	cmp	r2, r3
 800434c:	d009      	beq.n	8004362 <HAL_TIM_Base_Start+0x4a>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a14      	ldr	r2, [pc, #80]	; (80043a4 <HAL_TIM_Base_Start+0x8c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d004      	beq.n	8004362 <HAL_TIM_Base_Start+0x4a>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a12      	ldr	r2, [pc, #72]	; (80043a8 <HAL_TIM_Base_Start+0x90>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d111      	bne.n	8004386 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	2207      	movs	r2, #7
 800436a:	4013      	ands	r3, r2
 800436c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2b06      	cmp	r3, #6
 8004372:	d010      	beq.n	8004396 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2101      	movs	r1, #1
 8004380:	430a      	orrs	r2, r1
 8004382:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004384:	e007      	b.n	8004396 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2101      	movs	r1, #1
 8004392:	430a      	orrs	r2, r1
 8004394:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	0018      	movs	r0, r3
 800439a:	46bd      	mov	sp, r7
 800439c:	b004      	add	sp, #16
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40012c00 	.word	0x40012c00
 80043a4:	40000400 	.word	0x40000400
 80043a8:	40014000 	.word	0x40014000

080043ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	223c      	movs	r2, #60	; 0x3c
 80043ba:	5c9b      	ldrb	r3, [r3, r2]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_TIM_ConfigClockSource+0x18>
 80043c0:	2302      	movs	r3, #2
 80043c2:	e0ab      	b.n	800451c <HAL_TIM_ConfigClockSource+0x170>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	223c      	movs	r2, #60	; 0x3c
 80043c8:	2101      	movs	r1, #1
 80043ca:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	223d      	movs	r2, #61	; 0x3d
 80043d0:	2102      	movs	r1, #2
 80043d2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2277      	movs	r2, #119	; 0x77
 80043e0:	4393      	bics	r3, r2
 80043e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	4a4f      	ldr	r2, [pc, #316]	; (8004524 <HAL_TIM_ConfigClockSource+0x178>)
 80043e8:	4013      	ands	r3, r2
 80043ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2b40      	cmp	r3, #64	; 0x40
 80043fa:	d100      	bne.n	80043fe <HAL_TIM_ConfigClockSource+0x52>
 80043fc:	e06b      	b.n	80044d6 <HAL_TIM_ConfigClockSource+0x12a>
 80043fe:	d80e      	bhi.n	800441e <HAL_TIM_ConfigClockSource+0x72>
 8004400:	2b10      	cmp	r3, #16
 8004402:	d100      	bne.n	8004406 <HAL_TIM_ConfigClockSource+0x5a>
 8004404:	e077      	b.n	80044f6 <HAL_TIM_ConfigClockSource+0x14a>
 8004406:	d803      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x64>
 8004408:	2b00      	cmp	r3, #0
 800440a:	d100      	bne.n	800440e <HAL_TIM_ConfigClockSource+0x62>
 800440c:	e073      	b.n	80044f6 <HAL_TIM_ConfigClockSource+0x14a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800440e:	e07c      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8004410:	2b20      	cmp	r3, #32
 8004412:	d100      	bne.n	8004416 <HAL_TIM_ConfigClockSource+0x6a>
 8004414:	e06f      	b.n	80044f6 <HAL_TIM_ConfigClockSource+0x14a>
 8004416:	2b30      	cmp	r3, #48	; 0x30
 8004418:	d100      	bne.n	800441c <HAL_TIM_ConfigClockSource+0x70>
 800441a:	e06c      	b.n	80044f6 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800441c:	e075      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800441e:	2b70      	cmp	r3, #112	; 0x70
 8004420:	d00e      	beq.n	8004440 <HAL_TIM_ConfigClockSource+0x94>
 8004422:	d804      	bhi.n	800442e <HAL_TIM_ConfigClockSource+0x82>
 8004424:	2b50      	cmp	r3, #80	; 0x50
 8004426:	d036      	beq.n	8004496 <HAL_TIM_ConfigClockSource+0xea>
 8004428:	2b60      	cmp	r3, #96	; 0x60
 800442a:	d044      	beq.n	80044b6 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800442c:	e06d      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800442e:	2280      	movs	r2, #128	; 0x80
 8004430:	0152      	lsls	r2, r2, #5
 8004432:	4293      	cmp	r3, r2
 8004434:	d068      	beq.n	8004508 <HAL_TIM_ConfigClockSource+0x15c>
 8004436:	2280      	movs	r2, #128	; 0x80
 8004438:	0192      	lsls	r2, r2, #6
 800443a:	4293      	cmp	r3, r2
 800443c:	d017      	beq.n	800446e <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800443e:	e064      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6818      	ldr	r0, [r3, #0]
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	6899      	ldr	r1, [r3, #8]
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	f000 f964 	bl	800471c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2277      	movs	r2, #119	; 0x77
 8004460:	4313      	orrs	r3, r2
 8004462:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68fa      	ldr	r2, [r7, #12]
 800446a:	609a      	str	r2, [r3, #8]
      break;
 800446c:	e04d      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6818      	ldr	r0, [r3, #0]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	6899      	ldr	r1, [r3, #8]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	f000 f94d 	bl	800471c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689a      	ldr	r2, [r3, #8]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2180      	movs	r1, #128	; 0x80
 800448e:	01c9      	lsls	r1, r1, #7
 8004490:	430a      	orrs	r2, r1
 8004492:	609a      	str	r2, [r3, #8]
      break;
 8004494:	e039      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6818      	ldr	r0, [r3, #0]
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	6859      	ldr	r1, [r3, #4]
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	001a      	movs	r2, r3
 80044a4:	f000 f8c0 	bl	8004628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2150      	movs	r1, #80	; 0x50
 80044ae:	0018      	movs	r0, r3
 80044b0:	f000 f91a 	bl	80046e8 <TIM_ITRx_SetConfig>
      break;
 80044b4:	e029      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6818      	ldr	r0, [r3, #0]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	6859      	ldr	r1, [r3, #4]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	001a      	movs	r2, r3
 80044c4:	f000 f8de 	bl	8004684 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2160      	movs	r1, #96	; 0x60
 80044ce:	0018      	movs	r0, r3
 80044d0:	f000 f90a 	bl	80046e8 <TIM_ITRx_SetConfig>
      break;
 80044d4:	e019      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6818      	ldr	r0, [r3, #0]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	6859      	ldr	r1, [r3, #4]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	001a      	movs	r2, r3
 80044e4:	f000 f8a0 	bl	8004628 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2140      	movs	r1, #64	; 0x40
 80044ee:	0018      	movs	r0, r3
 80044f0:	f000 f8fa 	bl	80046e8 <TIM_ITRx_SetConfig>
      break;
 80044f4:	e009      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	0019      	movs	r1, r3
 8004500:	0010      	movs	r0, r2
 8004502:	f000 f8f1 	bl	80046e8 <TIM_ITRx_SetConfig>
        break;
 8004506:	e000      	b.n	800450a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8004508:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	223d      	movs	r2, #61	; 0x3d
 800450e:	2101      	movs	r1, #1
 8004510:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	223c      	movs	r2, #60	; 0x3c
 8004516:	2100      	movs	r1, #0
 8004518:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	0018      	movs	r0, r3
 800451e:	46bd      	mov	sp, r7
 8004520:	b004      	add	sp, #16
 8004522:	bd80      	pop	{r7, pc}
 8004524:	ffff00ff 	.word	0xffff00ff

08004528 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a34      	ldr	r2, [pc, #208]	; (800460c <TIM_Base_SetConfig+0xe4>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d008      	beq.n	8004552 <TIM_Base_SetConfig+0x2a>
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	2380      	movs	r3, #128	; 0x80
 8004544:	05db      	lsls	r3, r3, #23
 8004546:	429a      	cmp	r2, r3
 8004548:	d003      	beq.n	8004552 <TIM_Base_SetConfig+0x2a>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a30      	ldr	r2, [pc, #192]	; (8004610 <TIM_Base_SetConfig+0xe8>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d108      	bne.n	8004564 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2270      	movs	r2, #112	; 0x70
 8004556:	4393      	bics	r3, r2
 8004558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	4313      	orrs	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a29      	ldr	r2, [pc, #164]	; (800460c <TIM_Base_SetConfig+0xe4>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d018      	beq.n	800459e <TIM_Base_SetConfig+0x76>
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	2380      	movs	r3, #128	; 0x80
 8004570:	05db      	lsls	r3, r3, #23
 8004572:	429a      	cmp	r2, r3
 8004574:	d013      	beq.n	800459e <TIM_Base_SetConfig+0x76>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a25      	ldr	r2, [pc, #148]	; (8004610 <TIM_Base_SetConfig+0xe8>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d00f      	beq.n	800459e <TIM_Base_SetConfig+0x76>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a24      	ldr	r2, [pc, #144]	; (8004614 <TIM_Base_SetConfig+0xec>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d00b      	beq.n	800459e <TIM_Base_SetConfig+0x76>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a23      	ldr	r2, [pc, #140]	; (8004618 <TIM_Base_SetConfig+0xf0>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d007      	beq.n	800459e <TIM_Base_SetConfig+0x76>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a22      	ldr	r2, [pc, #136]	; (800461c <TIM_Base_SetConfig+0xf4>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d003      	beq.n	800459e <TIM_Base_SetConfig+0x76>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a21      	ldr	r2, [pc, #132]	; (8004620 <TIM_Base_SetConfig+0xf8>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d108      	bne.n	80045b0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	4a20      	ldr	r2, [pc, #128]	; (8004624 <TIM_Base_SetConfig+0xfc>)
 80045a2:	4013      	ands	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2280      	movs	r2, #128	; 0x80
 80045b4:	4393      	bics	r3, r2
 80045b6:	001a      	movs	r2, r3
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	689a      	ldr	r2, [r3, #8]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a0c      	ldr	r2, [pc, #48]	; (800460c <TIM_Base_SetConfig+0xe4>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d00b      	beq.n	80045f6 <TIM_Base_SetConfig+0xce>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a0d      	ldr	r2, [pc, #52]	; (8004618 <TIM_Base_SetConfig+0xf0>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d007      	beq.n	80045f6 <TIM_Base_SetConfig+0xce>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a0c      	ldr	r2, [pc, #48]	; (800461c <TIM_Base_SetConfig+0xf4>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d003      	beq.n	80045f6 <TIM_Base_SetConfig+0xce>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a0b      	ldr	r2, [pc, #44]	; (8004620 <TIM_Base_SetConfig+0xf8>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d103      	bne.n	80045fe <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	691a      	ldr	r2, [r3, #16]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	615a      	str	r2, [r3, #20]
}
 8004604:	46c0      	nop			; (mov r8, r8)
 8004606:	46bd      	mov	sp, r7
 8004608:	b004      	add	sp, #16
 800460a:	bd80      	pop	{r7, pc}
 800460c:	40012c00 	.word	0x40012c00
 8004610:	40000400 	.word	0x40000400
 8004614:	40002000 	.word	0x40002000
 8004618:	40014000 	.word	0x40014000
 800461c:	40014400 	.word	0x40014400
 8004620:	40014800 	.word	0x40014800
 8004624:	fffffcff 	.word	0xfffffcff

08004628 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6a1b      	ldr	r3, [r3, #32]
 8004638:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a1b      	ldr	r3, [r3, #32]
 800463e:	2201      	movs	r2, #1
 8004640:	4393      	bics	r3, r2
 8004642:	001a      	movs	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	22f0      	movs	r2, #240	; 0xf0
 8004652:	4393      	bics	r3, r2
 8004654:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	4313      	orrs	r3, r2
 800465e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	220a      	movs	r2, #10
 8004664:	4393      	bics	r3, r2
 8004666:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	4313      	orrs	r3, r2
 800466e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	621a      	str	r2, [r3, #32]
}
 800467c:	46c0      	nop			; (mov r8, r8)
 800467e:	46bd      	mov	sp, r7
 8004680:	b006      	add	sp, #24
 8004682:	bd80      	pop	{r7, pc}

08004684 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	2210      	movs	r2, #16
 8004696:	4393      	bics	r3, r2
 8004698:	001a      	movs	r2, r3
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	4a0d      	ldr	r2, [pc, #52]	; (80046e4 <TIM_TI2_ConfigInputStage+0x60>)
 80046ae:	4013      	ands	r3, r2
 80046b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	031b      	lsls	r3, r3, #12
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	22a0      	movs	r2, #160	; 0xa0
 80046c0:	4393      	bics	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	011b      	lsls	r3, r3, #4
 80046c8:	693a      	ldr	r2, [r7, #16]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	697a      	ldr	r2, [r7, #20]
 80046d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	621a      	str	r2, [r3, #32]
}
 80046da:	46c0      	nop			; (mov r8, r8)
 80046dc:	46bd      	mov	sp, r7
 80046de:	b006      	add	sp, #24
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	46c0      	nop			; (mov r8, r8)
 80046e4:	ffff0fff 	.word	0xffff0fff

080046e8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2270      	movs	r2, #112	; 0x70
 80046fc:	4393      	bics	r3, r2
 80046fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	4313      	orrs	r3, r2
 8004706:	2207      	movs	r2, #7
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	609a      	str	r2, [r3, #8]
}
 8004712:	46c0      	nop			; (mov r8, r8)
 8004714:	46bd      	mov	sp, r7
 8004716:	b004      	add	sp, #16
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
 8004728:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	4a09      	ldr	r2, [pc, #36]	; (8004758 <TIM_ETR_SetConfig+0x3c>)
 8004734:	4013      	ands	r3, r2
 8004736:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	021a      	lsls	r2, r3, #8
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	431a      	orrs	r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	4313      	orrs	r3, r2
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	4313      	orrs	r3, r2
 8004748:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	609a      	str	r2, [r3, #8]
}
 8004750:	46c0      	nop			; (mov r8, r8)
 8004752:	46bd      	mov	sp, r7
 8004754:	b006      	add	sp, #24
 8004756:	bd80      	pop	{r7, pc}
 8004758:	ffff00ff 	.word	0xffff00ff

0800475c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	223c      	movs	r2, #60	; 0x3c
 800476a:	5c9b      	ldrb	r3, [r3, r2]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004770:	2302      	movs	r3, #2
 8004772:	e047      	b.n	8004804 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	223c      	movs	r2, #60	; 0x3c
 8004778:	2101      	movs	r1, #1
 800477a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	223d      	movs	r2, #61	; 0x3d
 8004780:	2102      	movs	r1, #2
 8004782:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2270      	movs	r2, #112	; 0x70
 8004798:	4393      	bics	r3, r2
 800479a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a16      	ldr	r2, [pc, #88]	; (800480c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d00f      	beq.n	80047d8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	2380      	movs	r3, #128	; 0x80
 80047be:	05db      	lsls	r3, r3, #23
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d009      	beq.n	80047d8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a11      	ldr	r2, [pc, #68]	; (8004810 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d004      	beq.n	80047d8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a10      	ldr	r2, [pc, #64]	; (8004814 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d10c      	bne.n	80047f2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2280      	movs	r2, #128	; 0x80
 80047dc:	4393      	bics	r3, r2
 80047de:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	223d      	movs	r2, #61	; 0x3d
 80047f6:	2101      	movs	r1, #1
 80047f8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	223c      	movs	r2, #60	; 0x3c
 80047fe:	2100      	movs	r1, #0
 8004800:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	0018      	movs	r0, r3
 8004806:	46bd      	mov	sp, r7
 8004808:	b004      	add	sp, #16
 800480a:	bd80      	pop	{r7, pc}
 800480c:	40012c00 	.word	0x40012c00
 8004810:	40000400 	.word	0x40000400
 8004814:	40014000 	.word	0x40014000

08004818 <__libc_init_array>:
 8004818:	b570      	push	{r4, r5, r6, lr}
 800481a:	2600      	movs	r6, #0
 800481c:	4d0c      	ldr	r5, [pc, #48]	; (8004850 <__libc_init_array+0x38>)
 800481e:	4c0d      	ldr	r4, [pc, #52]	; (8004854 <__libc_init_array+0x3c>)
 8004820:	1b64      	subs	r4, r4, r5
 8004822:	10a4      	asrs	r4, r4, #2
 8004824:	42a6      	cmp	r6, r4
 8004826:	d109      	bne.n	800483c <__libc_init_array+0x24>
 8004828:	2600      	movs	r6, #0
 800482a:	f000 f821 	bl	8004870 <_init>
 800482e:	4d0a      	ldr	r5, [pc, #40]	; (8004858 <__libc_init_array+0x40>)
 8004830:	4c0a      	ldr	r4, [pc, #40]	; (800485c <__libc_init_array+0x44>)
 8004832:	1b64      	subs	r4, r4, r5
 8004834:	10a4      	asrs	r4, r4, #2
 8004836:	42a6      	cmp	r6, r4
 8004838:	d105      	bne.n	8004846 <__libc_init_array+0x2e>
 800483a:	bd70      	pop	{r4, r5, r6, pc}
 800483c:	00b3      	lsls	r3, r6, #2
 800483e:	58eb      	ldr	r3, [r5, r3]
 8004840:	4798      	blx	r3
 8004842:	3601      	adds	r6, #1
 8004844:	e7ee      	b.n	8004824 <__libc_init_array+0xc>
 8004846:	00b3      	lsls	r3, r6, #2
 8004848:	58eb      	ldr	r3, [r5, r3]
 800484a:	4798      	blx	r3
 800484c:	3601      	adds	r6, #1
 800484e:	e7f2      	b.n	8004836 <__libc_init_array+0x1e>
 8004850:	08004908 	.word	0x08004908
 8004854:	08004908 	.word	0x08004908
 8004858:	08004908 	.word	0x08004908
 800485c:	0800490c 	.word	0x0800490c

08004860 <memset>:
 8004860:	0003      	movs	r3, r0
 8004862:	1812      	adds	r2, r2, r0
 8004864:	4293      	cmp	r3, r2
 8004866:	d100      	bne.n	800486a <memset+0xa>
 8004868:	4770      	bx	lr
 800486a:	7019      	strb	r1, [r3, #0]
 800486c:	3301      	adds	r3, #1
 800486e:	e7f9      	b.n	8004864 <memset+0x4>

08004870 <_init>:
 8004870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004872:	46c0      	nop			; (mov r8, r8)
 8004874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004876:	bc08      	pop	{r3}
 8004878:	469e      	mov	lr, r3
 800487a:	4770      	bx	lr

0800487c <_fini>:
 800487c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800487e:	46c0      	nop			; (mov r8, r8)
 8004880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004882:	bc08      	pop	{r3}
 8004884:	469e      	mov	lr, r3
 8004886:	4770      	bx	lr
