<h1 align="left">Usman Siddique</h1>
<!-- <h2 align="left">A passionate hardware engineer currently working as an Associate Design Verification Engineer.</h2> -->

<h2 align="left">A bit about me</h2>
Hi there ðŸ‘‹, I'm Usman Siddique and welcome to my GitHub page. I'm a passionate hardware engineer
currently working with FPGA's and digital logic design. Open source is something I really enjoy and
am really passionate about, and I'm always trying to sharpen my coding skills. I document my best to
share my journey online to support others on theirs and hopefully inspire them along the way.<br><br>

I'm currently working with an amazing team at the [NCT ZITI](https://www.ziti.uni-heidelberg.de/de/forschung/nct.html) group at Heidelberg University.

All of my projects are available [here](https://github.com/usman1515?tab=repositories).

<p align="left"> <img src="https://komarev.com/ghpvc/?username=usman1515&label=Profile%20views&color=0e75b6&style=flat" alt="usman1515" /> </p>

<h2 align="left">Nerd Corner</h2>

- **Arsenal of choice:** Fedora + i3 TWM + Tmux + Neovim.
- **Keyboard:** Keychron V2 max with Akko Penguin Switches (main keyboard). Currently diving into world of split ergonomic keybaords and trying to migrate to a Totem.

<h2 align="left">Currently</h2>

- Working on FPGAs using VHDL, Verilog and SystemVerilog.
- Learning Chisel, Rust, Docker.
<!-- - Iâ€™m looking to collaborate on ... -->
<!-- - Iâ€™m looking for help with ... -->
<!-- - Ask me about ... -->
<!-- - How to reach me: ... -->

<p><img align="center" src="https://github-readme-stats.vercel.app/api/top-langs?username=usman1515&show_icons=true&locale=en&layout=compact" alt="usman1515" /></p>

<p>&nbsp;<img align="center" src="https://github-readme-stats.vercel.app/api?username=usman1515&show_icons=true&locale=en" alt="usman1515" /></p>

<p><img align="center" src="https://github-readme-streak-stats.herokuapp.com/?user=usman1515&" alt="usman1515" /></p>
