

================================================================
== Vitis HLS Report for 'merge_sort_1'
================================================================
* Date:           Mon Apr 17 18:05:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2000002|  2000002|  20.000 ms|  20.000 ms|  2000002|  2000002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_7_1  |  2000000|  2000000|         2|          1|          1|  2000000|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      297|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      112|    -|
|Register             |        -|     -|      174|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      174|      409|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln7_fu_120_p2          |         +|   0|  0|  28|          21|           1|
    |j_6_fu_171_p2              |         +|   0|  0|  39|          32|           1|
    |j_fu_219_p2                |         +|   0|  0|  39|          32|           1|
    |k_4_fu_209_p2              |         +|   0|  0|  39|          32|           1|
    |k_5_fu_182_p2              |         +|   0|  0|  39|          32|           1|
    |and_ln10_fu_153_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln23_fu_165_p2         |       and|   0|  0|   2|           1|           1|
    |ap_condition_110           |       and|   0|  0|   2|           1|           1|
    |ap_condition_249           |       and|   0|  0|   2|           1|           1|
    |ap_condition_253           |       and|   0|  0|   2|           1|           1|
    |ap_condition_259           |       and|   0|  0|   2|           1|           1|
    |ap_condition_263           |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_1_fu_147_p2      |      icmp|   0|  0|  20|          32|          20|
    |icmp_ln10_fu_141_p2        |      icmp|   0|  0|  20|          32|          20|
    |icmp_ln11_fu_203_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln23_fu_159_p2        |      icmp|   0|  0|  20|          32|          20|
    |icmp_ln7_fu_114_p2         |      icmp|   0|  0|  15|          21|          18|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 297|         307|         125|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|   21|         42|
    |ap_sig_allocacmp_j_5     |  14|          3|   32|         96|
    |ap_sig_allocacmp_k_3     |  14|          3|   32|         96|
    |i_fu_38                  |   9|          2|   21|         42|
    |j_01_fu_46               |  20|          4|   32|        128|
    |k_fu_42                  |  14|          3|   32|         96|
    |output_r_d0              |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 112|         24|  204|        600|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln10_reg_276         |   1|   0|    1|          0|
    |and_ln23_reg_285         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |  21|   0|   21|          0|
    |j_01_fu_46               |  32|   0|   32|          0|
    |j_5_reg_258              |  32|   0|   32|          0|
    |k_3_reg_253              |  32|   0|   32|          0|
    |k_fu_42                  |  32|   0|   32|          0|
    |output_r_addr_reg_280    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 174|   0|  174|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  merge_sort.1|  return value|
|input1_address0    |  out|   19|   ap_memory|        input1|         array|
|input1_ce0         |  out|    1|   ap_memory|        input1|         array|
|input1_q0          |   in|   32|   ap_memory|        input1|         array|
|input2_address0    |  out|   19|   ap_memory|        input2|         array|
|input2_ce0         |  out|    1|   ap_memory|        input2|         array|
|input2_q0          |   in|   32|   ap_memory|        input2|         array|
|output_r_address0  |  out|   20|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

