// Seed: 3706254062
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output logic id_5
);
  logic id_6;
  type_11(
      id_2[1 : 1], id_5, 1
  );
endmodule
