<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=x-ua-compatible content="IE=edge"><title>The Cortex M7 CPU - Cortex-M7 Launches: Embedded, IoT and Wearables | VivaVlog</title><meta name=generator content="Hugo 0.98.0"><meta name=description content="The Cortex-M7 CPU The primary focus of the Cortex-M7 is improved performance. ARM’s goal was to elevate the M series performance to a level previously unseen, while maintaining the M series' signature small die size and tiny power consumption. There are at least two reasons ARM focused on performance for the M7 processor. First, they want to further drive a wedge between traditional 8- and 16-bit microcontrollers and provide ARM a further differentiated market position; second, the M7 will help support the IoT (Internet of Things) and wearable device markets."><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/normalize.css><link href="https://fonts.googleapis.com/css?family=Open+Sans:400,700" rel=stylesheet type=text/css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/cayman/css/cayman.css><link rel=apple-touch-icon sizes=180x180 href=./apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=./favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=./favicon-16x16.png><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.css integrity=sha384-yFRtMMDnQtDRO8rLpMIKrtPCD5jdktao2TV19YiZYWMDkUR5GQZR/NOVTdquEx1j crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/katex.min.js integrity=sha384-9Nhn55MVVN0/4OFx7EE5kpFBPsEMZxKTCnA+4fqDmg12eCTqGi6+BB2LjY8brQxJ crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.10.2/dist/contrib/auto-render.min.js integrity=sha384-kWPLUVMOks5AQFrykwIup5lo0m3iMkkHrD0uJ4H5cjeGihAutqP0yW0J6dpFiVkI crossorigin=anonymous onload=renderMathInElement(document.body)></script></head><body><section class=page-header><h1 class=project-name>VivaVlog</h1><h2 class=project-tagline></h2><nav><a href=./index.html class=btn>Blog</a>
<a href=./sitemap.xml class=btn>Sitemap</a>
<a href=./index.xml class=btn>RSS</a></nav></section><section class=main-content><h1>The Cortex M7 CPU - Cortex-M7 Launches: Embedded, IoT and Wearables</h1><div><strong>Publish date: </strong>2024-04-17</div><h2>The Cortex-M7 CPU</h2><p>The primary focus of the Cortex-M7 is improved performance. ARM’s goal was to elevate the M series performance to a level previously unseen, while maintaining the M series' signature small die size and tiny power consumption. There are at least two reasons ARM focused on performance for the M7 processor. First, they want to further drive a wedge between traditional 8- and 16-bit microcontrollers and provide ARM a further differentiated market position; second, the M7 will help support the IoT (Internet of Things) and wearable device markets. Focusing on enhanced DSP capabilities, the M7 is more suited to audio and visual sensor hub processing than any previous M series design.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/8542/target%20apps2_575px.JPG style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/8542/m%20series2_575px.JPG style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>Digging into the details, the Cortex-M7 features a six-stage, in-order, dual-issue superscalar pipeline with single- and double-precision floating point units, instruction and data caches, branch prediction, SIMD support, and tightly coupled memory. Here's the high level view of the pipeline:</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/8542/pipeline2_575px.JPG style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>The presence of instruction and data caches, branch prediction, as well as tightly coupled memory are differentiating features of the M7 versus previous M series processors. Microcontrollers often forego caches and sometimes even operate with flash as the only memory interface. By providing high performance instruction and data caches, the M7 approaches more typical high performance processor design.</p><p>Tightly coupled memory (TCM) is a technology ARM’s partners can use to extend the effective caching of a single M7 processor and has only been seen in previous A and R series designs. In use, it can have the performance of a cache but, unlike cache, its contents are directly controlled by the developer. That is, TCM is part of the physical memory map of the microcontroller. Developers can place critical code and data inside TCM that can be deterministically accessed with high performance in routines such as interrupt service requests. The M7 supports up to 16 MB of tightly coupled memory.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/8542/m7%20overview2_575px.JPG style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>Adding branch prediction allows arm to target dedicated DSP devices with its Cortex-M7 microcontroller. DSP code is often analog data stream filters for applications such as audio input keyword detection, audio output equalization, and frequency domain amplitude peak searching. When running on an always-on microcontroller these tasks are almost always looped. Without a branch predictor, the code must continually evaluate a loop condition that 99.9% of the time results in the same outcome. Branch predictors cost extra die space but when DSP is your target, they are an obvious design benefit.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/8542/dsp2_575px.JPG style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>Summarizing the M series cores can be done both from an instruction features standpoint and also a die size and performance standpoint. Unfortunately ARM, who provides HDL (Hardware Description Language) that can be synthesized to physical chips, was not yet willing to provide die size numbers until their partner Cortex-M7 announcements, since the processor does not become physical until a partner gets involved. Until a partner releases data, we can simply assume the M7 somewhat larger than its predecessors.</p><table align=center border=0 cellpadding=0 cellspacing=1 width=650><tbody readability=2><tr class=tgrey readability=2><td align=center colspan=12>ARM Cortex-M Instruction Sets</td></tr><tr class=tlblue><td width=55>&nbsp;</td><td align=center valign=middle>M0</td><td align=center valign=middle>M0+</td><td align=center valign=middle>M3</td><td align=center valign=middle>M4</td><td align=center valign=middle>M7</td></tr><tr><td class=tlgrey>Thumb</td><td align=center valign=middle>Most</td><td align=center valign=middle>Most</td><td align=center valign=middle><strong>Entire</strong></td><td align=center valign=middle><strong>Entire</strong></td><td align=center valign=middle><strong>Entire</strong></td></tr><tr><td class=tlgrey>Thumb-2</td><td align=center valign=middle>Subset</td><td align=center valign=middle>Subset</td><td align=center valign=middle><strong>Entire</strong></td><td align=center valign=middle><strong>Entire</strong></td><td align=center valign=middle><strong>Entire</strong></td></tr><tr><td class=tlgrey>Hardware multiply</td><td align=center valign=middle>1 or 32 cycles</td><td align=center valign=middle>1 or 32 cycles</td><td align=center valign=middle><strong>1 cycle</strong></td><td align=center valign=middle><strong>1 cycle</strong></td><td align=center valign=middle><strong>1 cycle</strong></td></tr><tr><td class=tlgrey>Hardware divide</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle><strong>Yes</strong></td><td align=center valign=middle><strong>Yes</strong></td><td align=center valign=middle><strong>Yes</strong></td></tr><tr><td class=tlgrey>Saturated math</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle><strong>Yes</strong></td><td align=center valign=middle><strong>Yes</strong></td><td align=center valign=middle><strong>Yes</strong></td></tr><tr><td class=tlgrey>DSP Extensions</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle><strong>Yes</strong></td><td align=center valign=middle><strong>Yes, enhanced</strong></td></tr><tr readability=2><td class=tlgrey>Floating-point</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle>Optional single precision</td><td align=center valign=middle><strong>Yes</strong></td></tr><tr><td class=tlgrey>Tightly coupled memory</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle>No</td><td align=center valign=middle><strong>yes</strong></td></tr><tr><td class=tlgrey>Architecture</td><td align=center valign=middle>ARMv6-M</td><td align=center valign=middle>ARMv6-M</td><td align=center valign=middle>ARMv7-M</td><td align=center valign=middle>ARMv7-M</td><td align=center valign=middle>ARMv7-M</td></tr><tr><td class=tlgrey>Cache Architecture</td><td align=center valign=middle>Von Neuman</td><td align=center valign=middle>Von Neuman</td><td align=center valign=middle>Harvard</td><td align=center valign=middle>Harvard</td><td align=center valign=middle>Harvard</td></tr></tbody></table><p>&nbsp;</p><table align=center border=0 cellpadding=0 cellspacing=1 width=650><tbody readability=6><tr class=tgrey readability=4><td align=center colspan=12>ARM Cortex-M Area, Power, Performance</td></tr><tr class=tlblue><td width=120>&nbsp;</td><td align=center valign=middle>M0</td><td align=center valign=middle>M0+</td><td align=center valign=middle>M3</td><td align=center valign=middle>M4</td><td align=center valign=middle>M7</td></tr><tr readability=2><td class=tlgrey>90nm LP dynamic power (µW/MHz)</td><td align=center valign=middle>16</td><td align=center valign=middle>9.8</td><td align=center valign=middle>32</td><td align=center valign=middle>33</td><td align=center valign=middle>n/a</td></tr><tr><td class=tlgrey>90nm LP area mm2</td><td align=center valign=middle>0.04</td><td align=center valign=middle>0.035</td><td align=center valign=middle>0.12</td><td align=center valign=middle>0.17</td><td align=center valign=middle>n/a</td></tr><tr readability=2><td class=tlgrey>40nm G dynamic power (µW/MHz)</td><td align=center valign=middle>4</td><td align=center valign=middle>3</td><td align=center valign=middle>7</td><td align=center valign=middle>8</td><td align=center valign=middle>n/a</td></tr><tr><td class=tlgrey>40nm G area mm2</td><td align=center valign=middle>0.01</td><td align=center valign=middle>0.009</td><td align=center valign=middle>0.03</td><td align=center valign=middle>0.04</td><td align=center valign=middle>n/a</td></tr><tr readability=2><td class=tlgrey>Dhrystone (official) DMIPS/MHz</td><td align=center valign=middle>0.84</td><td align=center valign=middle>0.94</td><td align=center valign=middle>1.25</td><td align=center valign=middle>1.25</td><td align=center valign=middle>2.14</td></tr><tr readability=2><td class=tlgrey>Dhrystone (max options) DMIPS/MHz</td><td align=center valign=middle>1.21</td><td align=center valign=middle>1.31</td><td align=center valign=middle>1.89</td><td align=center valign=middle>1.95</td><td align=center valign=middle>3.23</td></tr><tr><td class=tlgrey>CoreMark/MHz</td><td align=center valign=middle>2.33</td><td align=center valign=middle>2.42</td><td align=center valign=middle>3.32</td><td align=center valign=middle>3.40</td><td align=center valign=middle>5.04</td></tr></tbody></table><p>ARM did state that power consumption of M7 is roughly in line with previous performance/mW, so we could estimate a corresponding increase of 50% to 75% more power consumption. Area is anyone's guess at the moment.</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZIV2gJFomqiqpJrFroOMpZiuppOdsrR5xKaZnpyUmrFutc6tZJqmlGLEpq3RmpmlnaNkfw%3D%3D</p><footer class=site-footer><span class=site-footer-credits>Made with <a href=https://gohugo.io/>Hugo</a>. © 2022. All rights reserved.</span></footer></section><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/banner.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>