# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Shi Tong Yuan.srcs/sources_1/new/write_file.vhd" \

# Do not sort compile order
nosort
