gpasm-1.7.0_beta1 (Nov 23 2015)_mulint.asm        2015-11-26  01:02:18         PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Nov 23 2015) (Linux)
                      00004 ; This file was generated Thu Nov 26 01:02:18 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_mulint.c"
                      00009         list    p=5222
                      00010         radix dec
                      00011         include "5222.inc"
                      00001 
                      00002 ;mc32p5212 header file
                      00003 ;define must write at first row
                      00004 
                      00005 GOTOMTP macro x
                      00006         org 0x4000+x
                      00007         endm
                      00008        
  000001B0            00009 INDF0   EQU     0X1B0
  000001B1            00010 INDF1   EQU     0X1B1
  000001B2            00011 INDF2   EQU     0X1B2
  000001B3            00012 HIBYTE  EQU     0X1B3
  000001B4            00013 FSR0    EQU     0X1B4
  000001B5            00014 FSR1    EQU     0X1B5
  000001B6            00015 PCL     EQU     0X1B6
  000001B7            00016 PFLAG   EQU     0X1B7
  000001B8            00017 MCR     EQU     0X1B8
  000001B9            00018 INDF3   EQU     0X1B9   
  000001BA            00019 INTE0   EQU     0X1BA
  000001BB            00020 INTF0   EQU     0X1BB
  000001BC            00021 OSCM    EQU     0X1BC
  000001BD            00022 LVDCR   EQU     0X1BD
                      00023 
  000001C0            00024 MTPADH  EQU     0X1C0
  000001C1            00025 MTPADL  EQU     0X1C1
  000001C2            00026 MTPDB   EQU     0X1C2
  000001C3            00027 MTPMD   EQU     0X1C3
  000001C4            00028 MTPCTR  EQU     0X1C4
  000001C8            00029 IOP1    EQU     0X1C8
  000001C9            00030 OEP1    EQU     0X1C9
  000001CA            00031 PUP1    EQU     0X1CA
  000001CE            00032 DKWP1   EQU     0X1CE
                      00033 
  000001D0            00034 IOP2    EQU     0X1D0
  000001D1            00035 OEP2    EQU     0X1D1
  000001D2            00036 PUP2    EQU     0X1D2
  000001D6            00037 DKWP2   EQU     0X1D6
  000001D8            00038 T0CR    EQU     0X1D8
  000001D9            00039 T0LOADH EQU     0X1D9
  000001DA            00040 T0LOADL EQU     0X1DA
  000001DB            00041 T0LATRH EQU     0X1DB
  000001DC            00042 T0LATRL EQU     0X1DC
  000001DD            00043 T0LATFH EQU     0X1DD
  000001DE            00044 T0LATFL EQU     0X1DE
                      00045 
  000001E0            00046 T1CR    EQU     0X1E0
  000001E1            00047 T1DATA  EQU     0X1E1
  000001E2            00048 T1LOAD  EQU     0X1E2
                      00049 
  000001E4            00050 OPCR0   EQU     0X1E4
  000001E5            00051 OPCR1   EQU     0X1E5
  000001E6            00052 DKW0    EQU     0X1E6
  000001E7            00053 DKW1    EQU     0X1E7
                      00054 
                      00055 #define         STATUS          PFLAG
                      00056 #define         INDF              INDF0
                      00057 #define         FSR                 FSR0
                      00058 #define         INTE        INTE0
                      00059 #define         INTF      INTF0
                      00060 #define         INTECON         INTE
                      00061 #define         INTFLAG   INTF
                      00062 
                      00063 ; ----- INDF0 Bits --------------------------------------------
                      00064 #define INDF00          INDF0,0          /* bit 0 */
                      00065 #define INDF01          INDF0,1         /* bit 1 */
                      00066 #define INDF02          INDF0,2          /* bit 2 */
                      00067 #define INDF03          INDF0,3         /* bit 3 */
                      00068 #define INDF04          INDF0,4         /* bit 4 */
                      00069 #define INDF05          INDF0,5         /* bit 5 */
                      00070 #define INDF06          INDF0,6         /* bit 6 */
                      00071 #define INDF07          INDF0,7         /* bit 7 */
                      00072 
                      00073 ; ----- INDF1 Bits --------------------------------------------
                      00074 #define INDF10          INDF1,0          /* bit 0 */
                      00075 #define INDF11          INDF1,1          /* bit 1 */
                      00076 #define INDF12          INDF1,2          /* bit 2 */
                      00077 #define INDF13          INDF1,3          /* bit 3 */
                      00078 #define INDF14          INDF1,4          /* bit 4 */
                      00079 #define INDF15          INDF1,5          /* bit 5 */
                      00080 #define INDF16          INDF1,6          /* bit 6 */
                      00081 #define INDF17          INDF1,7          /* bit 7 */
                      00082 
                      00083 ; ----- INDF2 Bits --------------------------------------------
                      00084 #define INDF20          INDF2,0          /* bit 0 */
                      00085 #define INDF21          INDF2,1          /* bit 1 */
                      00086 #define INDF22          INDF2,2          /* bit 2 */
                      00087 #define INDF23          INDF2,3          /* bit 3 */
                      00088 #define INDF24          INDF2,4          /* bit 4 */
                      00089 #define INDF25          INDF2,5          /* bit 5 */
                      00090 #define INDF26          INDF2,6          /* bit 6 */
                      00091 #define INDF27          INDF2,7          /* bit 7 */
                      00092 
                      00093 ; ----- HIBYTE Bits --------------------------------------------
                      00094 #define HIBYTE0         HIBYTE,0         /* bit 0 */
                      00095 #define HIBYTE1         HIBYTE,1         /* bit 1 */
                      00096 #define HIBYTE2         HIBYTE,2         /* bit 2 */
                      00097 #define HIBYTE3         HIBYTE,3         /* bit 3 */
                      00098 #define HIBYTE4         HIBYTE,4         /* bit 4 */
                      00099 #define HIBYTE5         HIBYTE,5         /* bit 5 */
                      00100 #define HIBYTE6         HIBYTE,6         /* bit 6 */
                      00101 #define HIBYTE7         HIBYTE,7         /* bit 7 */
                      00102 
                      00103 ; ----- FSR0 Bits ---------------------------------------------
                      00104 #define FSR00           FSR0,0          /* bit 0 */
                      00105 #define FSR01           FSR0,1          /* bit 1 */
                      00106 #define FSR02           FSR0,2          /* bit 2 */
                      00107 #define FSR03           FSR0,3          /* bit 3 */
                      00108 #define FSR04           FSR0,4          /* bit 4 */
                      00109 #define FSR05           FSR0,5          /* bit 5 */
                      00110 #define FSR06           FSR0,6          /* bit 6 */
                      00111 #define FSR07           FSR0,7          /* bit 7 */
                      00112 
                      00113 ; ----- FSR1 Bits ---------------------------------------------
                      00114 #define FSR10           FSR1,0          /* bit 0 */
                      00115 #define FSR11           FSR1,1          /* bit 1 */
                      00116 #define FSR12           FSR1,2          /* bit 2 */
                      00117 #define FSR13           FSR1,3          /* bit 3 */
                      00118 #define FSR14           FSR1,4          /* bit 4 */
                      00119 #define FSR15           FSR1,5          /* bit 5 */
                      00120 #define FSR16           FSR1,6          /* bit 6 */
                      00121 #define FSR17           FSR1,7          /* bit 7 */
                      00122 
                      00123 ; ----- PCL Bits ---------------------------------------------
                      00124 #define PC0             PCL,0          /* bit 0 */
                      00125 #define PC1             PCL,1          /* bit 1 */
                      00126 #define PC2             PCL,2          /* bit 2 */
                      00127 #define PC3             PCL,3          /* bit 3 */
                      00128 #define PC4             PCL,4          /* bit 4 */
                      00129 #define PC5             PCL,5          /* bit 5 */
                      00130 #define PC6             PCL,6          /* bit 6 */
                      00131 #define PC7             PCL,7          /* bit 7 */
                      00132 
                      00133 ;PFLAG bit 
                      00134 #define         Z               PFLAG,2
                      00135 #define         DC              PFLAG,1
                      00136 #define         C               PFLAG,0 
                      00137                                 
                      00138 ;MCR                            
                      00139 #define         GIE             MCR,7
                      00140 #define         TO              MCR,5
                      00141 #define         PD              MCR,4
                      00142 #define         MINT11          MCR,3
                      00143 #define         MINT10          MCR,2
                      00144 #define         MINT01          MCR,1
                      00145 #define         MINT00          MCR,0 
                      00146 
                      00147 ;INDF3 
                      00148 #define         INDF37          INDF3,7
                      00149 #define         INDF36          INDF3,6
                      00150 #define         INDF35          INDF3,5
                      00151 #define         INDF34          INDF3,4
                      00152 #define         INDF33          INDF3,3
                      00153 #define         INDF32          INDF3,2
                      00154 #define         INDF31          INDF3,1
                      00155 #define         INDF30          INDF3,0 
                      00156 
                      00157 ;INTE     
                      00158 #DEFINE         MTPIE           INTE,7                              
                      00159 #DEFINE         LVDIE           INTE,5
                      00160 #DEFINE         INT1IE          INTE,3
                      00161 #DEFINE         INT0IE          INTE,2
                      00162 #DEFINE         T1IE            INTE,1
                      00163 #define         T0IE            INTE,0
                      00164                                 
                      00165 ;INTF      
                      00166 #DEFINE         MTPIF           INTF,7                     
                      00167 #DEFINE         T0RF            INTF,6
                      00168 #DEFINE         LVDIF           INTF,5
                      00169 #DEFINE         INT1IF          INTF,3
                      00170 #DEFINE         INT0IF          INTF,2
                      00171 #DEFINE         T1IF            INTF,1
                      00172 #DEFINE         T0IF            INTF,0
                      00173                                 
                      00174 ;OSCM                           
                      00175 #define         STBL            OSCM,5
                      00176 #define         STBH            OSCM,4
                      00177 #define         CLKS            OSCM,2
                      00178 #define         LFEN            OSCM,1
                      00179 #define         HFEN            OSCM,0
                      00180 
                      00181 ;LVDCR
                      00182 #define         LVDEN           LVDCR,7
                      00183 #define         LVDS            LVDCR,3
                      00184 #define         LVDF            LVDCR,0 
                      00185 
                      00186 ;MTPADH                                  
                      00187 #define         MTPAD9          MTPADH,5 
                      00188 #define         MTPAD8          MTPADH,4 
                      00189 #define         MTPAD7          MTPADH,3 
                      00190 #define         MTPAD6          MTPADH,2 
                      00191 #define         MTPAD5          MTPADH,1 
                      00192 #define         MTPAD4          MTPADH,0 
                      00193 
                      00194 ;MTPADL                                  
                      00195 #define         MTPAD3          MTPADL,3 
                      00196 #define         MTPAD2          MTPADL,2 
                      00197 #define         MTPAD1          MTPADL,1 
                      00198 #define         MTPAD0          MTPADL,0 
                      00199 
                      00200 ;MTPDB
                      00201 #define         MTPDB7          MTPDB,7
                      00202 #define         MTPDB6          MTPDB,6
                      00203 #define         MTPDB5          MTPDB,5
                      00204 #define         MTPDB4          MTPDB,4
                      00205 #define         MTPDB3          MTPDB,3
                      00206 #define         MTPDB2          MTPDB,2
                      00207 #define         MTPDB1          MTPDB,1
                      00208 #define         MTPDB0          MTPDB,0
                      00209 
                      00210 ;MTPMD  
                      00211 #define         MTPEN           MTPMD,7
                      00212 #define         CHIPERS         MTPMD,4
                      00213 #define         PAGEERS         MTPMD,3
                      00214 #define         PAGEWR          MTPMD,2
                      00215 #define         BYTEWR          MTPMD,1
                      00216 #define         BYTERD          MTPMD,0
                      00217 
                      00218 ;MTPCTR
                      00219 #define         MTPBUSY         MTPCTR,7
                      00220 #define         MTPTOUT         MTPCTR,6
                      00221 #define         MTPLD           MTPCTR,2
                      00222 #define         MTPWR           MTPCTR,1
                      00223 #define         MTPRD           MTPCTR,0
                      00224 
                      00225 ;IOP1
                      00226 #define         P17D            IOP1,7
                      00227 #define         P16D            IOP1,6
                      00228 #define         P15D            IOP1,5
                      00229 #define         P14D            IOP1,4
                      00230 #define         P13D            IOP1,3
                      00231 #define         P12D            IOP1,2
                      00232 #define         P11D            IOP1,1
                      00233 #define         P10D              IOP1,0
                      00234 
                      00235 ;OEP1
                      00236 #define         P17OE           OEP1,7
                      00237 #define         P16OE           OEP1,6
                      00238 #define         P15OE           OEP1,5
                      00239 #define         P14OE           OEP1,4
                      00240 #define         P13OE           OEP1,3
                      00241 #define         P12OE           OEP1,2
                      00242 #define         P11OE           OEP1,1
                      00243 #define         P10OE           OEP1,0
                      00244 
                      00245 ;PUP1
                      00246 #define         P16PU           PUP1,6
                      00247 #define         P15PU           PUP1,5
                      00248 #define         P14PU           PUP1,4
                      00249 #define         P13PU           PUP1,3
                      00250 #define         P12PU           PUP1,2
                      00251 #define         P11PU           PUP1,1
                      00252 #define         P10PU           PUP1,0
                      00253 
                      00254 ;DKWP1
                      00255 #define         P16DKW                DKWP1,6
                      00256 #define         P15DKW                DKWP1,5
                      00257 #define         P14DKW                DKWP1,4
                      00258 #define         P13DKW                DKWP1,3
                      00259 #define         P12DKW                DKWP1,2
                      00260 #define         P11DKW                DKWP1,1
                      00261 #define         P10DKW          DKWP1,0
                      00262 
                      00263 ;IOP2
                      00264 #define         P27D            IOP2,7
                      00265 #define         P26D            IOP2,6
                      00266 #define         P25D            IOP2,5
                      00267 #define         P24D            IOP2,4
                      00268 #define         P22D            IOP2,2
                      00269 #define         P21D            IOP2,1
                      00270 
                      00271 ;OEP2
                      00272 #define         P27OE           OEP2,7
                      00273 #define         P26OE           OEP2,6
                      00274 #define         P25OE           OEP2,5
                      00275 #define         P24OE           OEP2,4
                      00276 #define         P22OE           OEP2,2
                      00277 #define         P21OE           OEP2,1
                      00278 
                      00279 ;PUP2
                      00280 #define         P27PU           PUP2,7
                      00281 #define         P26PU           PUP2,6
                      00282 #define         P25PU           PUP2,5
                      00283 #define         P24PU           PUP2,4
                      00284 #define         P22PU           PUP2,2
                      00285 #define         P21PU           PUP2,1
                      00286 
                      00287 ;DKWP2
                      00288 #define         P27DKW                DKWP2,7
                      00289 #define         P26DKW                DKWP2,6
                      00290 #define         P25DKW                DKWP2,5
                      00291 #define         P24DKW                DKWP2,4
                      00292 #define         P22DKW                DKWP2,2
                      00293 #define         P21DKW                DKWP2,1
                      00294 
                      00295 ;T0CR
                      00296 #define         TC0EN           T0CR,7
                      00297 #define         T0MOD1          T0CR,6
                      00298 #define         T0MOD0          T0CR,5
                      00299 #define         T0PS1           T0CR,4
                      00300 #define         T0PS0           T0CR,3
                      00301 #define         T0PR2           T0CR,2
                      00302 #define         T0PR1           T0CR,1
                      00303 #define         T0PR0           T0CR,0
                      00304 
                      00305 ;T0LOADH
                      00306 #define         T0LOADH7        T0LOADH,7
                      00307 #define         T0LOADH6        T0LOADH,6
                      00308 #define         T0LOADH5        T0LOADH,5
                      00309 #define         T0LOADH4        T0LOADH,4
                      00310 #define         T0LOADH3        T0LOADH,3
                      00311 #define         T0LOADH2        T0LOADH,2
                      00312 #define         T0LOADH1        T0LOADH,1
                      00313 #define         T0LOADH0        T0LOADH,0
                      00314 
                      00315 ;T0LOADL
                      00316 #define         T0LOADL7        T0LOADL,7
                      00317 #define         T0LOADL6        T0LOADL,6
                      00318 #define         T0LOADL5        T0LOADL,5
                      00319 #define         T0LOADL4        T0LOADL,4
                      00320 #define         T0LOADL3        T0LOADL,3
                      00321 #define         T0LOADL2        T0LOADL,2
                      00322 #define         T0LOADL1        T0LOADL,1
                      00323 #define         T0LOADL0        T0LOADL,0
                      00324 
                      00325 ;T0LATFH
                      00326 #define         T0LATFH7        T0LATFH,7
                      00327 #define         T0LATFH6        T0LATFH,6
                      00328 #define         T0LATFH5        T0LATFH,5
                      00329 #define         T0LATFH4        T0LATFH,4
                      00330 #define         T0LATFH3        T0LATFH,3
                      00331 #define         T0LATFH2        T0LATFH,2
                      00332 #define         T0LATFH1        T0LATFH,1
                      00333 #define         T0LATFH0        T0LATFH,0
                      00334 
                      00335 ;T0LATFL
                      00336 #define         T0LATFL7        T0LATFL,7
                      00337 #define         T0LATFL6        T0LATFL,6
                      00338 #define         T0LATFL5        T0LATFL,5
                      00339 #define         T0LATFL4        T0LATFL,4
                      00340 #define         T0LATFL3        T0LATFL,3
                      00341 #define         T0LATFL2        T0LATFL,2
                      00342 #define         T0LATFL1        T0LATFL,1
                      00343 #define         T0LATFL0        T0LATFL,0
                      00344 
                      00345 ;T0LATRH
                      00346 #define         T0LATRH7        T0LOADH,7
                      00347 #define         T0LATRH6        T0LOADH,6
                      00348 #define         T0LATRH5        T0LOADH,5
                      00349 #define         T0LATRH4        T0LOADH,4
                      00350 #define         T0LATRH3        T0LOADH,3
                      00351 #define         T0LATRH2        T0LOADH,2
                      00352 #define         T0LATRH1        T0LOADH,1
                      00353 #define         T0LATRH0        T0LOADH,0
                      00354 
                      00355 ;T0LATRL
                      00356 #define         T0LATRL7        T0LATRL,7
                      00357 #define         T0LATRL6        T0LATRL,6
                      00358 #define         T0LATRL5        T0LATRL,5
                      00359 #define         T0LATRL4        T0LATRL,4
                      00360 #define         T0LATRL3        T0LATRL,3
                      00361 #define         T0LATRL2        T0LATRL,2
                      00362 #define         T0LATRL1        T0LATRL,1
                      00363 #define         T0LATRL0        T0LATRL,0
                      00364 
                      00365 ;T1CR
                      00366 #define         TC1EN           T1CR,7
                      00367 #define         T1MOD1          T1CR,6
                      00368 #define         T1MOD0          T1CR,5
                      00369 #define         T1PS1           T1CR,4
                      00370 #define         T1PS0           T1CR,3
                      00371 #define         T1PR2           T1CR,2
                      00372 #define         T1PR1           T1CR,1
                      00373 #define         T1PR0           T1CR,0
                      00374 
                      00375 ;T1LOAD
                      00376 #define         T1LOAD7         T1LOAD,7
                      00377 #define         T1LOAD6         T1LOAD,6
                      00378 #define         T1LOAD5         T1LOAD,5
                      00379 #define         T1LOAD4         T1LOAD,4
                      00380 #define         T1LOAD3         T1LOAD,3
                      00381 #define         T1LOAD2         T1LOAD,2
                      00382 #define         T1LOAD1         T1LOAD,1
                      00383 #define         T1LOAD0         T1LOAD,0
                      00384 
                      00385 ;T1DATA
                      00386 #define         T1DATA7         T1DATA,7
                      00387 #define         T1DATA6         T1DATA,6
                      00388 #define         T1DATA5         T1DATA,5
                      00389 #define         T1DATA4         T1DATA,4
                      00390 #define         T1DATA3         T1DATA,3
                      00391 #define         T1DATA2         T1DATA,2
                      00392 #define         T1DATA1         T1DATA,1
                      00393 #define         T1DATA0         T1DATA,0
                      00394 
                      00395 ;OPCR0
                      00396 #define         OPAE            OPCR0,7
                      00397 #define         OPAM            OPCR0,6
                      00398 #define         OPFC5           OPCR0,5
                      00399 #define         OPFC4           OPCR0,4
                      00400 #define         OPFC3           OPCR0,3
                      00401 #define         OPFC2           OPCR0,2
                      00402 #define         OPFC1           OPCR0,1
                      00403 #define         OPFC0           OPCR0,0
                      00404 
                      00405 ;OPCR1
                      00406 #define         IRIN            OPCR1,7
                      00407 #define         VSEL            OPCR1,6
                      00408 #define         FSEL1           OPCR1,3
                      00409 #define         FSEL0           OPCR1,2
                      00410 #define         CSEL1           OPCR1,1
                      00411 #define         CSEL0           OPCR1,0
                      00412 
                      00413 ;DKW0
                      00414 #define         DKWE            DKW0,7
                      00415 #define         IROS            DKW0,6
                      00416 #define         IROT            DKW0,5         
                      00417 #define         WSEL0           DKW0,4
                      00418 #define         WSEL1           DKW0,3
                      00419 #define         RSEL            DKW0,2     
                      00420 
                      00421 ;DKW1
                      00422 #define         IRES1           DKW1,5         
                      00423 #define         IRES0           DKW1,4
                      00424 #define         LSEL11          DKW1,3
                      00425 #define         LSEL10          DKW1,2
                      00426 #define         LSEL01          DKW1,1
                      00427 #define         LSEL00          DKW1,0
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __mulint
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__mulint_0   udata
0000                  00038 r0x1001 res     1
0000                  00039 r0x1000 res     1
0001                  00040 r0x1003 res     1
0001                  00041 r0x1002 res     1
0002                  00042 r0x1004 res     1
0002                  00043 r0x1005 res     1
0003                  00044 r0x1006 res     1
0003                  00045 r0x1007 res     1
0004                  00046 r0x1008 res     1
0004                  00047 r0x100A res     1
0005                  00048 r0x1009 res     1
                      00049 ;--------------------------------------------------------
                      00050 ; initialized data
                      00051 ;--------------------------------------------------------
                      00052 ;--------------------------------------------------------
                      00053 ; overlayable items in internal ram 
                      00054 ;--------------------------------------------------------
                      00055 ;       udata_ovr
                      00056 ;--------------------------------------------------------
                      00057 ; code
                      00058 ;--------------------------------------------------------
                      00059 code__mulint    code
                      00060 ;***
                      00061 ;  pBlock Stats: dbName = C
                      00062 ;***
                      00063 ;entry:  __mulint       ;Function start
                      00064 ; 2 exit points
                      00065 ;has an exit
                      00066 ;14 compiler assigned registers:
                      00067 ;   r0x1000
                      00068 ;   STK00
                      00069 ;   r0x1001
                      00070 ;   STK01
                      00071 ;   r0x1002
                      00072 ;   STK02
                      00073 ;   r0x1003
                      00074 ;   r0x1004
                      00075 ;   r0x1005
                      00076 ;   r0x1006
                      00077 ;   r0x1007
                      00078 ;   r0x1008
                      00079 ;   r0x1009
                      00080 ;   r0x100A
                      00081 ;; Starting pCode block
                      00082 ;;[ICODE] ../libsdcc/_mulint.c:33:  _entry($16) :
                      00083 ;;[ICODE] ../libsdcc/_mulint.c:33:      proc __mulint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0000                  00084 __mulint        ;Function start
                      00085 ; 2 exit points
                      00086 ;;[ICODE] ../libsdcc/_mulint.c:33: iTemp0 [k2 lr3:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_a_1_1}[r0x1000 r0x1001 ] = recv __mulint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
                      00087 ;       .line   33; "../libsdcc/_mulint.c"      _mulint (int a, int b)
0000   5600           00088         MOVRA   r0x1000
0001   5800           00089         MOVAR   STK00
0002   5600           00090         MOVRA   r0x1001
                      00091 ;;[ICODE] ../libsdcc/_mulint.c:33: iTemp1 [k4 lr4:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_b_1_1}[r0x1002 r0x1003 ] = recv __mulint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0003   5800           00092         MOVAR   STK01
0004   5600           00093         MOVRA   r0x1002
0005   5800           00094         MOVAR   STK02
0006   5600           00095         MOVRA   r0x1003
                      00096 ;;[ICODE] ../libsdcc/_mulint.c:35:      iTemp2 [k6 lr5:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_result_1_2}[r0x1004 r0x1005 ] := 0x0 {int literal}
                      00097 ;       .line   35; "../libsdcc/_mulint.c"      int result = 0;
0007   7600           00098         CLRR    r0x1004
0008   7600           00099         CLRR    r0x1005
                      00100 ;;[ICODE] ../libsdcc/_mulint.c:39:      iTemp3 [k8 lr6:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mulint_i_1_2}[r0x1006 ] := 0x8 {unsigned-char literal}
                      00101 ;       .line   39; "../libsdcc/_mulint.c"      for (i = 0; i < 8u; i++) {
0009   3C08           00102         MOVAI   0x08
000A   5600           00103         MOVRA   r0x1006
                      00104 ;;[ICODE] ../libsdcc/_mulint.c:39:  _forcontinue_0($14) :
                      00105 ;;[ICODE] ../libsdcc/_mulint.c:41:      iTemp4 [k10 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int register}[r0x1007 r0x1008 ] = (unsigned-int register)iTemp0 [k2 lr3:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_a_1_1}[r0x1000 r0x1001 ]
000B                  00106 _00118_DS_
                      00107 ;       .line   41; "../libsdcc/_mulint.c"      if (a & 0x0001u) result += b;
000B   5800           00108         MOVAR   r0x1001
000C   5600           00109         MOVRA   r0x1007
000D   5800           00110         MOVAR   r0x1000
000E   5600           00111         MOVRA   r0x1008
                      00112 ;;[ICODE] ../libsdcc/_mulint.c:41:      iTemp5 [k11 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int register} = iTemp4 [k10 lr9:10 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int register}[r0x1007 r0x1008 ] & 0x1 {const-unsigned-int literal}
000F   E000           00113         JBSET   r0x1007,0
0010   A000           00114         GOTO    _00109_DS_
                      00115 ;;[ICODE] ../libsdcc/_mulint.c:41:      if iTemp5 [k11 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int register} == 0 goto _andif_0($5)
                      00116 ;;[ICODE] ../libsdcc/_mulint.c:41:      iTemp2 [k6 lr5:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_result_1_2}[r0x1004 r0x1005 ] = iTemp2 [k6 lr5:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_result_1_2}[r0x1004 r0x1005 ] + iTemp1 [k4 lr4:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_b_1_1}[r0x1002 r0x1003 ]
0011   5800           00117         MOVAR   r0x1003
0012   7E00           00118         ADDRA   r0x1004
0013   5800           00119         MOVAR   r0x1002
0014   F1B7           00120         JBCLR   STATUS,0
0015   6000           00121         JZAR    r0x1002
0016   7E00           00122         ADDRA   r0x1005
                      00123 ;;[ICODE] ../libsdcc/_mulint.c:42:  _andif_0($5) :
                      00124 ;;[ICODE] ../libsdcc/_mulint.c:42:      iTemp7 [k13 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ] = (unsigned-long-int register)iTemp0 [k2 lr3:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_a_1_1}[r0x1000 r0x1001 ]
0017                  00125 _00109_DS_
                      00126 ;       .line   42; "../libsdcc/_mulint.c"      if (sizeof (a) > 1 && (a & 0x00000100ul)) result += (b << 8u);
0017   5800           00127         MOVAR   r0x1001
0018   5600           00128         MOVRA   r0x1007
0019   5800           00129         MOVAR   r0x1000
001A   5600           00130         MOVRA   r0x1008
001B   3C00           00131         MOVAI   0x00
001C   FE00           00132         JBCLR   r0x1008,7
001D   3CFF           00133         MOVAI   0xff
001E   5600           00134         MOVRA   r0x1009
001F   5600           00135         MOVRA   r0x100A
                      00136 ;;[ICODE] ../libsdcc/_mulint.c:42:      iTemp8 [k14 lr16:17 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp7 [k13 lr15:16 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1007 r0x1008 r0x1009 r0x100A ] & 0x100 {const-unsigned-long-int literal}
0020   E000           00137         JBSET   r0x1008,0
0021   A000           00138         GOTO    _00114_DS_
                      00139 ;;[ICODE] ../libsdcc/_mulint.c:42:      if iTemp8 [k14 lr16:17 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} == 0 goto _iffalse_3($10)
                      00140 ;;[ICODE] ../libsdcc/_mulint.c:42:      iTemp10 [k16 lr18:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int register}[r0x1007 r0x1008 ] = iTemp1 [k4 lr4:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_b_1_1}[r0x1002 r0x1003 ] << 0x8 {const-unsigned-int literal}
                      00141 ;;100   MOVAR   r0x1003
0022   7600           00142         CLRR    r0x1007
                      00143 ;;[ICODE] ../libsdcc/_mulint.c:42:      iTemp11 [k17 lr19:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int register}[r0x1009 r0x100A ] = (unsigned-int register)iTemp2 [k6 lr5:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_result_1_2}[r0x1004 r0x1005 ]
0023   5800           00144         MOVAR   r0x1004
0024   5600           00145         MOVRA   r0x100A
0025   5800           00146         MOVAR   r0x1005
0026   5600           00147         MOVRA   r0x1005
0027   5600           00148         MOVRA   r0x1009
                      00149 ;;[ICODE] ../libsdcc/_mulint.c:42:      iTemp2 [k6 lr5:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_result_1_2}[r0x1004 r0x1005 ] = iTemp11 [k17 lr19:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int register}[r0x1009 r0x100A ] + iTemp10 [k16 lr18:20 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int register}[r0x1007 r0x1008 ]
0028   3C00           00150         MOVAI   0x00
0029   7C00           00151         ADDAR   r0x100A
002A   5600           00152         MOVRA   r0x1004
                      00153 ;;101   MOVAR   r0x1009
                      00154 ;;99    MOVAR   r0x1008
002B   5800           00155         MOVAR   r0x1003
002C   5600           00156         MOVRA   r0x1008
002D   F1B7           00157         JBCLR   STATUS,0
002E   6000           00158         JZAR    r0x1008
002F   7E00           00159         ADDRA   r0x1005
                      00160 ;;[ICODE] ../libsdcc/_mulint.c:44:  _iffalse_3($10) :
                      00161 ;;[ICODE] ../libsdcc/_mulint.c:45:      iTemp19 [k25 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1007 r0x1008 ] = (unsigned-int fixed)iTemp0 [k2 lr3:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_a_1_1}[r0x1000 r0x1001 ]
0030                  00162 _00114_DS_
                      00163 ;       .line   45; "../libsdcc/_mulint.c"      a = ((unsigned int)a) >> 1u;
0030   5800           00164         MOVAR   r0x1001
0031   5600           00165         MOVRA   r0x1007
0032   5800           00166         MOVAR   r0x1000
0033   5600           00167         MOVRA   r0x1008
                      00168 ;;[ICODE] ../libsdcc/_mulint.c:45:      iTemp0 [k2 lr3:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_a_1_1}[r0x1000 r0x1001 ] = iTemp19 [k25 lr23:24 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int fixed}[r0x1007 r0x1008 ] >> 0x1 {const-unsigned-int literal}
                      00169 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=2, sign=0, same=0, offr=0
0034   D1B7           00170         BCLR    STATUS,0
0035   4C00           00171         RRAR    r0x1008
0036   5600           00172         MOVRA   r0x1000
0037   4C00           00173         RRAR    r0x1007
0038   5600           00174         MOVRA   r0x1001
                      00175 ;;[ICODE] ../libsdcc/_mulint.c:46:      iTemp1 [k4 lr4:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_b_1_1}[r0x1002 r0x1003 ] << 0x1 {const-unsigned-int literal}
                      00176 ;       .line   46; "../libsdcc/_mulint.c"      b <<= 1u;
0039   D1B7           00177         BCLR    STATUS,0
003A   5200           00178         RLR     r0x1003
003B   5200           00179         RLR     r0x1002
                      00180 ;;[ICODE] ../libsdcc/_mulint.c:46:      iTemp23 [k29 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char register}[r0x1007 ] = (char register)iTemp3 [k8 lr6:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mulint_i_1_2}[r0x1006 ]
003C   5800           00181         MOVAR   r0x1006
003D   5600           00182         MOVRA   r0x1007
                      00183 ;;[ICODE] ../libsdcc/_mulint.c:46:      iTemp3 [k8 lr6:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mulint_i_1_2}[r0x1006 ] = iTemp23 [k29 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char register}[r0x1007 ] - 0x1 {const-char literal}
003E   6C00           00184         DECAR   r0x1007
003F   5600           00185         MOVRA   r0x1006
                      00186 ;;[ICODE] ../libsdcc/_mulint.c:39:      if iTemp3 [k8 lr6:31 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __mulint_i_1_2}[r0x1006 ] != 0 goto _forcontinue_0($14)
                      00187 ;       .line   39; "../libsdcc/_mulint.c"      for (i = 0; i < 8u; i++) {
0040   3C00           00188         MOVAI   0x00
0041   5C00           00189         ORAR    r0x1006
0042   E5B7           00190         JBSET   STATUS,2
0043   A000           00191         GOTO    _00118_DS_
                      00192 ;;[ICODE] ../libsdcc/_mulint.c:49:      ret iTemp2 [k6 lr5:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{int fixed}{ sir@ __mulint_result_1_2}[r0x1004 r0x1005 ]
                      00193 ;       .line   49; "../libsdcc/_mulint.c"      return result;
0044   5800           00194         MOVAR   r0x1004
0045   5600           00195         MOVRA   STK00
0046   5800           00196         MOVAR   r0x1005
                      00197 ;;[ICODE] ../libsdcc/_mulint.c:49:  _return($15) :
                      00198 ;;[ICODE] ../libsdcc/_mulint.c:49:      eproc __mulint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{int function ( int fixed, int fixed) fixed}
0047   000C           00199         RETURN  
                      00200 ; exit point of __mulint
                      00201 
                      00202 
                      00203 ;       code size estimation:
                      00204 ;          72+    0 =    72 instructions (  144 byte)
                      00205 
                      00206         end
gpasm-1.7.0_beta1 (Nov 23 2015)_mulint.asm        2015-11-26  01:02:18         PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

DKW0                              000001E6
DKW1                              000001E7
DKWP1                             000001CE
DKWP2                             000001D6
FSR0                              000001B4
FSR1                              000001B5
HIBYTE                            000001B3
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INTE0                             000001BA
INTF0                             000001BB
IOP1                              000001C8
IOP2                              000001D0
LVDCR                             000001BD
MCR                               000001B8
MTPADH                            000001C0
MTPADL                            000001C1
MTPCTR                            000001C4
MTPDB                             000001C2
MTPMD                             000001C3
OEP1                              000001C9
OEP2                              000001D1
OPCR0                             000001E4
OPCR1                             000001E5
OSCM                              000001BC
PCL                               000001B6
PFLAG                             000001B7
PUP1                              000001CA
PUP2                              000001D2
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CR                              000001D8
T0LATFH                           000001DD
T0LATFL                           000001DE
T0LATRH                           000001DB
T0LATRL                           000001DC
T0LOADH                           000001D9
T0LOADL                           000001DA
T1CR                              000001E0
T1DATA                            000001E1
T1LOAD                            000001E2
_00109_DS_                        00000017
_00114_DS_                        00000030
_00118_DS_                        0000000B
__32P5222                         00000001
__mulint                          00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1008                           00000008
r0x1009                           0000000A
r0x100A                           00000009
BYTERD                            MTPMD,0
BYTEWR                            MTPMD,1
C                                 PFLAG,0
CHIPERS                           MTPMD,4
CLKS                              OSCM,2
CSEL0                             OPCR1,0
CSEL1                             OPCR1,1
DC                                PFLAG,1
DKWE                              DKW0,7
FSEL0                             OPCR1,2
FSEL1                             OPCR1,3
FSR                               FSR0
FSR00                             FSR0,0          /* bit 0 */
FSR01                             FSR0,1          /* bit 1 */
FSR02                             FSR0,2          /* bit 2 */
FSR03                             FSR0,3          /* bit 3 */
FSR04                             FSR0,4          /* bit 4 */
FSR05                             FSR0,5          /* bit 5 */
FSR06                             FSR0,6          /* bit 6 */
FSR07                             FSR0,7          /* bit 7 */
FSR10                             FSR1,0          /* bit 0 */
FSR11                             FSR1,1          /* bit 1 */
FSR12                             FSR1,2          /* bit 2 */
FSR13                             FSR1,3          /* bit 3 */
FSR14                             FSR1,4          /* bit 4 */
FSR15                             FSR1,5          /* bit 5 */
FSR16                             FSR1,6          /* bit 6 */
FSR17                             FSR1,7          /* bit 7 */
GIE                               MCR,7
HFEN                              OSCM,0
HIBYTE0                           HIBYTE,0         /* bit 0 */
HIBYTE1                           HIBYTE,1         /* bit 1 */
HIBYTE2                           HIBYTE,2         /* bit 2 */
HIBYTE3                           HIBYTE,3         /* bit 3 */
HIBYTE4                           HIBYTE,4         /* bit 4 */
HIBYTE5                           HIBYTE,5         /* bit 5 */
HIBYTE6                           HIBYTE,6         /* bit 6 */
HIBYTE7                           HIBYTE,7         /* bit 7 */
INDF                              INDF0
INDF00                            INDF0,0          /* bit 0 */
INDF01                            INDF0,1        	/* bit 1 */
INDF02                            INDF0,2          /* bit 2 */
INDF03                            INDF0,3        	/* bit 3 */
INDF04                            INDF0,4        	/* bit 4 */
INDF05                            INDF0,5        	/* bit 5 */
INDF06                            INDF0,6        	/* bit 6 */
INDF07                            INDF0,7        	/* bit 7 */
INDF10                            INDF1,0          /* bit 0 */
INDF11                            INDF1,1          /* bit 1 */
INDF12                            INDF1,2          /* bit 2 */
INDF13                            INDF1,3          /* bit 3 */
INDF14                            INDF1,4          /* bit 4 */
INDF15                            INDF1,5          /* bit 5 */
INDF16                            INDF1,6          /* bit 6 */
INDF17                            INDF1,7          /* bit 7 */
INDF20                            INDF2,0          /* bit 0 */
INDF21                            INDF2,1          /* bit 1 */
INDF22                            INDF2,2          /* bit 2 */
INDF23                            INDF2,3          /* bit 3 */
INDF24                            INDF2,4          /* bit 4 */
INDF25                            INDF2,5          /* bit 5 */
INDF26                            INDF2,6          /* bit 6 */
INDF27                            INDF2,7          /* bit 7 */
INDF30                            INDF3,0
INDF31                            INDF3,1
INDF32                            INDF3,2
INDF33                            INDF3,3
INDF34                            INDF3,4
INDF35                            INDF3,5
INDF36                            INDF3,6
INDF37                            INDF3,7
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
INTE                              INTE0
INTECON                           INTE
INTF                              INTF0
INTFLAG                           INTF
IRES0                             DKW1,4
IRES1                             DKW1,5
IRIN                              OPCR1,7
IROS                              DKW0,6
IROT                              DKW0,5
LFEN                              OSCM,1
LSEL00                            DKW1,0
LSEL01                            DKW1,1
LSEL10                            DKW1,2
LSEL11                            DKW1,3
LVDEN                             LVDCR,7
LVDF                              LVDCR,0
LVDIE                             INTE,5
LVDIF                             INTF,5
LVDS                              LVDCR,3
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
MTPAD0                            MTPADL,0
MTPAD1                            MTPADL,1
MTPAD2                            MTPADL,2
MTPAD3                            MTPADL,3
MTPAD4                            MTPADH,0
MTPAD5                            MTPADH,1
MTPAD6                            MTPADH,2
MTPAD7                            MTPADH,3
MTPAD8                            MTPADH,4
MTPAD9                            MTPADH,5
MTPBUSY                           MTPCTR,7
MTPDB0                            MTPDB,0
MTPDB1                            MTPDB,1
MTPDB2                            MTPDB,2
MTPDB3                            MTPDB,3
MTPDB4                            MTPDB,4
MTPDB5                            MTPDB,5
MTPDB6                            MTPDB,6
MTPDB7                            MTPDB,7
MTPEN                             MTPMD,7
MTPIE                             INTE,7
MTPIF                             INTF,7
MTPLD                             MTPCTR,2
MTPRD                             MTPCTR,0
MTPTOUT                           MTPCTR,6
MTPWR                             MTPCTR,1
OPAE                              OPCR0,7
OPAM                              OPCR0,6
OPFC0                             OPCR0,0
OPFC1                             OPCR0,1
OPFC2                             OPCR0,2
OPFC3                             OPCR0,3
OPFC4                             OPCR0,4
OPFC5                             OPCR0,5
P10D                              IOP1,0
P10DKW                            DKWP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11DKW                            DKWP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12D                              IOP1,2
P12DKW                            DKWP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13D                              IOP1,3
P13DKW                            DKWP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14D                              IOP1,4
P14DKW                            DKWP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15D                              IOP1,5
P15DKW                            DKWP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16D                              IOP1,6
P16DKW                            DKWP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P17D                              IOP1,7
P17OE                             OEP1,7
P21D                              IOP2,1
P21DKW                            DKWP2,1
P21OE                             OEP2,1
P21PU                             PUP2,1
P22D                              IOP2,2
P22DKW                            DKWP2,2
P22OE                             OEP2,2
P22PU                             PUP2,2
P24D                              IOP2,4
P24DKW                            DKWP2,4
P24OE                             OEP2,4
P24PU                             PUP2,4
P25D                              IOP2,5
P25DKW                            DKWP2,5
P25OE                             OEP2,5
P25PU                             PUP2,5
P26D                              IOP2,6
P26DKW                            DKWP2,6
P26OE                             OEP2,6
P26PU                             PUP2,6
P27D                              IOP2,7
P27DKW                            DKWP2,7
P27OE                             OEP2,7
P27PU                             PUP2,7
PAGEERS                           MTPMD,3
PAGEWR                            MTPMD,2
PC0                               PCL,0          /* bit 0 */
PC1                               PCL,1          /* bit 1 */
PC2                               PCL,2          /* bit 2 */
PC3                               PCL,3          /* bit 3 */
PC4                               PCL,4          /* bit 4 */
PC5                               PCL,5          /* bit 5 */
PC6                               PCL,6          /* bit 6 */
PC7                               PCL,7          /* bit 7 */
PD                                MCR,4
RSEL                              DKW0,2
STATUS                            PFLAG
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T0LATFH0                          T0LATFH,0
T0LATFH1                          T0LATFH,1
T0LATFH2                          T0LATFH,2
T0LATFH3                          T0LATFH,3
T0LATFH4                          T0LATFH,4
T0LATFH5                          T0LATFH,5
T0LATFH6                          T0LATFH,6
T0LATFH7                          T0LATFH,7
T0LATFL0                          T0LATFL,0
T0LATFL1                          T0LATFL,1
T0LATFL2                          T0LATFL,2
T0LATFL3                          T0LATFL,3
T0LATFL4                          T0LATFL,4
T0LATFL5                          T0LATFL,5
T0LATFL6                          T0LATFL,6
T0LATFL7                          T0LATFL,7
T0LATRH0                          T0LOADH,0
T0LATRH1                          T0LOADH,1
T0LATRH2                          T0LOADH,2
T0LATRH3                          T0LOADH,3
T0LATRH4                          T0LOADH,4
T0LATRH5                          T0LOADH,5
T0LATRH6                          T0LOADH,6
T0LATRH7                          T0LOADH,7
T0LATRL0                          T0LATRL,0
T0LATRL1                          T0LATRL,1
T0LATRL2                          T0LATRL,2
T0LATRL3                          T0LATRL,3
T0LATRL4                          T0LATRL,4
T0LATRL5                          T0LATRL,5
T0LATRL6                          T0LATRL,6
T0LATRL7                          T0LATRL,7
T0LOADH0                          T0LOADH,0
T0LOADH1                          T0LOADH,1
T0LOADH2                          T0LOADH,2
T0LOADH3                          T0LOADH,3
T0LOADH4                          T0LOADH,4
T0LOADH5                          T0LOADH,5
T0LOADH6                          T0LOADH,6
T0LOADH7                          T0LOADH,7
T0LOADL0                          T0LOADL,0
T0LOADL1                          T0LOADL,1
T0LOADL2                          T0LOADL,2
T0LOADL3                          T0LOADL,3
T0LOADL4                          T0LOADL,4
T0LOADL5                          T0LOADL,5
T0LOADL6                          T0LOADL,6
T0LOADL7                          T0LOADL,7
T0MOD0                            T0CR,5
T0MOD1                            T0CR,6
T0PR0                             T0CR,0
T0PR1                             T0CR,1
T0PR2                             T0CR,2
T0PS0                             T0CR,3
T0PS1                             T0CR,4
T0RF                              INTF,6
T1DATA0                           T1DATA,0
T1DATA1                           T1DATA,1
T1DATA2                           T1DATA,2
T1DATA3                           T1DATA,3
T1DATA4                           T1DATA,4
T1DATA5                           T1DATA,5
T1DATA6                           T1DATA,6
T1DATA7                           T1DATA,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1MOD0                            T1CR,5
T1MOD1                            T1CR,6
T1PR0                             T1CR,0
T1PR1                             T1CR,1
T1PR2                             T1CR,2
T1PS0                             T1CR,3
T1PS1                             T1CR,4
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
VSEL                              OPCR1,6
WSEL0                             DKW0,4
WSEL1                             DKW0,3
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

