
    Selected circuits
    ===================
     - **Bitwidth**: 16
     - **Pareto filtration critera**: pwr - mre
    
    
    Parameters of selected circuits
    ----------------------------
    
    | Circuit name | MAE | WCE | EP | MRE | Download |
    | --- |  --- | --- | --- | --- | --- | 
| mul16u_pwr_2_202_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul16u_pwr_2_202_mre_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_2_202_mre_00_0000_pdk45.v)  [C](mul16u_pwr_2_202_mre_00_0000.c) |
| mul16u_pwr_2_181_mre_00_0000 | 2.5 | 7 | 76.85546875 | 8.2566e-06 |  [Verilog generic](mul16u_pwr_2_181_mre_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_2_181_mre_00_0000_pdk45.v)  [C](mul16u_pwr_2_181_mre_00_0000.c) |
| mul16u_pwr_2_116_mre_00_0001 | 33.4 | 148 | 84.6923828125 | 9.49337e-05 |  [Verilog generic](mul16u_pwr_2_116_mre_00_0001_gen.v) [Verilog PDK45](mul16u_pwr_2_116_mre_00_0001_pdk45.v)  [C](mul16u_pwr_2_116_mre_00_0001.c) |
| mul16u_pwr_1_855_mre_00_0011 | 458.8 | 2181 | 99.1535186768 | 0.0010941563 |  [Verilog generic](mul16u_pwr_1_855_mre_00_0011_gen.v) [Verilog PDK45](mul16u_pwr_1_855_mre_00_0011_pdk45.v)  [C](mul16u_pwr_1_855_mre_00_0011.c) |
| mul16u_pwr_1_581_mre_00_0115 | 5059.2 | 27438 | 99.9970944133 | 0.0115264473 |  [Verilog generic](mul16u_pwr_1_581_mre_00_0115_gen.v) [Verilog PDK45](mul16u_pwr_1_581_mre_00_0115_pdk45.v)  [C](mul16u_pwr_1_581_mre_00_0115.c) |
| mul16u_pwr_1_043_mre_00_1449 | 104671.8 | 612440 | 99.9989937758 | 0.1449046683 |  [Verilog generic](mul16u_pwr_1_043_mre_00_1449_gen.v) [Verilog PDK45](mul16u_pwr_1_043_mre_00_1449_pdk45.v)  [C](mul16u_pwr_1_043_mre_00_1449.c) |
| mul16u_pwr_0_512_mre_01_3437 | 2040347.8 | 8404992 | 99.9954342842 | 1.3436846892 |  [Verilog generic](mul16u_pwr_0_512_mre_01_3437_gen.v) [Verilog PDK45](mul16u_pwr_0_512_mre_01_3437_pdk45.v)  [C](mul16u_pwr_0_512_mre_01_3437.c) |
| mul16u_pwr_0_101_mre_19_3002 | 75464704.2501 | 301858817 | 99.9969415367 | 19.3001503943 |  [Verilog generic](mul16u_pwr_0_101_mre_19_3002_gen.v) [Verilog PDK45](mul16u_pwr_0_101_mre_19_3002_pdk45.v)  [C](mul16u_pwr_0_101_mre_19_3002.c) |
| mul16u_pwr_0_000_mre_87_9880 | 805273600.3 | 3221094401 | 99.9969482422 | 87.9880436608 |  [Verilog generic](mul16u_pwr_0_000_mre_87_9880_gen.v) [Verilog PDK45](mul16u_pwr_0_000_mre_87_9880_pdk45.v)  [C](mul16u_pwr_0_000_mre_87_9880.c) |
    
    Parameters
    --------------
    ![Parameters figure](fig.png)
             