INFO-FLOW: Workspace /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1 opened at Mon Apr 28 20:12:46 CDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 0.16 sec.
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.21 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
Execute       ap_set_clock -name default -period 30 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 8.1 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 8.1ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 206.133 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.12 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:38:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:38:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:46:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:46:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:54:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:54:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:63:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:63:77)
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=30 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (/opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_shift_reg.h:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.86 seconds; current allocated memory: 213.395 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.71 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.31 sec.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=30 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=8.1 -x ir /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,305 Compile/Link /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,305 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,289 Unroll/Inline (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,289 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,295 Unroll/Inline (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,946 Unroll/Inline (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,946 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,749 Unroll/Inline (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,749 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,384 Array/Struct (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,384 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,207 Array/Struct (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,207 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,228 Array/Struct (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,228 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,756 Array/Struct (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,756 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,118 Array/Struct (step 5) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,118 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,675 Performance (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,675 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,427 Performance (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,427 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,314 Performance (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,314 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,314 Performance (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,314 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,210 HW Transforms (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,210 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,439 HW Transforms (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,439 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:259:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_uint<8>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_uint<8>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:145:17)
INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*) (.18)' into 'void nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5_mult::weight_t*, config5_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*) (.14)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8_mult::weight_t*, config8_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*) (.10)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[](unsigned long) (.7)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config12>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type*) (.6)' (firmware/nnet_utils/nnet_dense_stream.h:39:39)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*) (.5)' into 'void nnet::dense_resource_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*) (.4)' (firmware/nnet_utils/nnet_dense_stream.h:24:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.3)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.1)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config12>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type*) (.6)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.1)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*) (.4)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:97:9)
INFO: [HLS 214-291] Loop 'LinearPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:27:9)
INFO: [HLS 214-291] Loop 'DataPackPipeline' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_stream.h:37:13)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:55:9)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:205:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:208:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:189:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:192:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:236:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:239:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:228:5)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:142:9)
INFO: [HLS 214-186] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27:9) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, linear_config13>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation_stream.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>' completely with a factor of 5 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>' completely with a factor of 2 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:162:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:142:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:114:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:89:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_uint<8>, ap_uint<1> >::value), ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:89:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>(hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>(hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(config5_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5_mult::weight_t*, config5_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(config8_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8_mult::weight_t*, config8_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(config12::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, linear_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, linear_config13>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixedILi20ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEE7config2EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (firmware/weights/b5.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (firmware/weights/b12.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixedILi20ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_resource.h:110:32)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:274:29)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 16-bits (firmware/myproject.cpp:61:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 30-bits (firmware/myproject.cpp:56:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 100-bits (firmware/myproject.cpp:52:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 24-bits (firmware/myproject.cpp:48:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 76-bits (firmware/myproject.cpp:44:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 12-bits (firmware/myproject.cpp:40:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 40-bits (firmware/myproject.cpp:36:30)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_3' with compact=bit mode in 6-bits
INFO: [HLS 214-248] Applying array_reshape to 'w5': Block reshaping with factor 4 on dimension 1. (firmware/weights/w5.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w8': Block reshaping with factor 10 on dimension 1. (firmware/weights/w8.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w12': Block reshaping with factor 5 on dimension 1. (firmware/weights/w12.h:12:0)
INFO: [HLS 214-449] Automatically partitioning array 'alloca' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.41 seconds. Elapsed time: 7.43 seconds; current allocated memory: 227.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.055 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 231.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.22 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 237.410 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 8 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>'
	 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config12>'
	 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, linear_config13>'.
Command           transform done; 0.54 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:135:25) to (firmware/nnet_utils/nnet_dense_resource.h:135:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:46:5)...9 expression(s) balanced.
Command           transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 264.789 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:135:5) in function 'dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:135) in function 'dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>'.
Execute             auto_get_db
Command           transform done; 0.35 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 450.594 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.62 sec.
Command       elaborate done; 12.92 sec.
Execute       ap_eval exec zip -j /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>' to 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>' to 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>' to 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>' to 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>' to 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>' to 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>' to 'dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>' to 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
Execute         preproc_iomode -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
Execute         preproc_iomode -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         preproc_iomode -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> myproject
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_uint<8>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO-FLOW: Configuring Module : dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> ...
Execute         set_default_model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
Execute         apply_spec_resource_limit dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> ...
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Configuring Module : dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> ...
Execute         set_default_model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         apply_spec_resource_limit dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
INFO-FLOW: Configuring Module : linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> ...
Execute         set_default_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
Execute         apply_spec_resource_limit linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> myproject
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_uint<8>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> ...
Execute         set_default_model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
Execute         cdfg_preprocess -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
Execute         rtl_gen_preprocess dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> ...
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare ...
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
INFO-FLOW: Preprocessing Module: dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> ...
Execute         set_default_model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         cdfg_preprocess -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
INFO-FLOW: Preprocessing Module: linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> ...
Execute         set_default_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
Execute         cdfg_preprocess -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
Execute         rtl_gen_preprocess linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_uint_8_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         schedule -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.543 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_uint<8>, 1u>, config2>.
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         bind -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 452.730 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_uint<8>, 1u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
Execute         schedule -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 455.453 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>.
Execute         set_default_model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
Execute         bind -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 455.453 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 455.453 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 455.453 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         schedule -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 455.453 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>.
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         bind -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 455.453 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 456.051 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.051 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 456.051 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.297 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 460.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         bind -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 460.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 460.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 460.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 460.734 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.777 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 461.969 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.504 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 470.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         bind -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 470.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 470.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 470.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 470.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 470.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         schedule -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 470.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>.
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         bind -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 470.324 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
Execute         schedule -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DataPrepare'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 473.117 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare.
Execute         set_default_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
Execute         bind -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 473.117 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 482.465 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         bind -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 482.465 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         schedule -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 482.465 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>.
Execute         set_default_model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         bind -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 482.465 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
Execute         schedule -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 482.465 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>.
Execute         set_default_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
Execute         bind -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 482.465 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.bind.adb -f 
INFO-FLOW: Finish binding linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer12_out (from dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0 to linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 482.465 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 482.465 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         rtl_gen_preprocess dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> 
Execute         rtl_gen_preprocess linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_uint_8_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_ccud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_ceOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_uint_8_1u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 482.465 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_uint<8>, 1u>, config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_uint<8>, 1u>, config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_uint_8_1u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_uint_8_1u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_uint<8>, 1u>, config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R' to 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROM_NP_BRAM_1R' to 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5s_20s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_5_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 483.250 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s 
Execute         gen_rtl dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s 
Execute         syn_report -csynth -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.adb 
Execute         db_write -model dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 486.879 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 488.312 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 489.168 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.adb 
Execute         db_write -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_ocq' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 491.117 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_4s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_18s_18_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_101_6_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 495.137 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 501.430 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 503.105 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 504.520 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.adb 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_Ffa' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 508.688 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_4s_12s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_12s_13_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6ns_12_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_101_6_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 516.367 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 527.875 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.176 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 531.824 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
Execute         gen_rtl relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.adb 
Execute         db_write -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 536.266 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare 
Execute         gen_rtl dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.adb 
Execute         db_write -model dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_4s_12s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_12s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_13s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6ns_12_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_51_5_6_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 547.930 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 560.352 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s 
Execute         gen_rtl dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s 
Execute         syn_report -csynth -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.adb 
Execute         db_write -model dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 563.594 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s 
Execute         gen_rtl linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s 
Execute         syn_report -csynth -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.adb 
Execute         db_write -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer13_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0' to 'start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w40_d900_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w12_d900_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w76_d169_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w24_d169_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w100_d25_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w30_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w16_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_U(myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0_U(myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0_U(myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0_U(myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO_U(myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 565.016 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model myproject -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -wcfg -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} dense_resource_rf_gt_nin_rem0<ap_uint,ap_fixed<20,16,5,3,0>,config2_mult> compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config12>_Pipeline_DataPrepare dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config12> dense<array<ap_ufixed,5u>,array<ap_fixed<16,6,5,3,0>,1u>,config12> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config13> myproject
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_uint_8_1u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb
INFO-FLOW: Handling components in module [dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_51_5_8_1_1.
INFO-FLOW: Append model myproject_sparsemux_51_5_8_1_1
INFO-FLOW: Found component myproject_mac_muladd_8ns_5s_20s_21_1_1.
INFO-FLOW: Append model myproject_mac_muladd_8ns_5s_20s_21_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi.
INFO-FLOW: Append model myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi
INFO-FLOW: Found component myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j.
INFO-FLOW: Append model myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_101_6_6_1_1.
INFO-FLOW: Append model myproject_sparsemux_101_6_6_1_1
INFO-FLOW: Found component myproject_mac_muladd_6s_6ns_18s_18_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6s_6ns_18s_18_1_1
INFO-FLOW: Found component myproject_mac_muladd_6ns_4s_16s_16_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6ns_4s_16s_16_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_6s_6ns_12_1_1.
INFO-FLOW: Append model myproject_mul_6s_6ns_12_1_1
INFO-FLOW: Found component myproject_mac_muladd_6s_6ns_12s_13_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6s_6ns_12s_13_1_1
INFO-FLOW: Found component myproject_mac_muladd_6ns_4s_12s_13_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6ns_4s_12s_13_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model myproject_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_51_5_6_1_1.
INFO-FLOW: Append model myproject_sparsemux_51_5_6_1_1
INFO-FLOW: Found component myproject_mac_muladd_6s_6ns_13s_14_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6s_6ns_13s_14_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu
INFO-FLOW: Handling components in module [dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
INFO-FLOW: Handling components in module [linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w40_d900_A.
INFO-FLOW: Append model myproject_fifo_w40_d900_A
INFO-FLOW: Found component myproject_fifo_w12_d900_A.
INFO-FLOW: Append model myproject_fifo_w12_d900_A
INFO-FLOW: Found component myproject_fifo_w76_d169_A.
INFO-FLOW: Append model myproject_fifo_w76_d169_A
INFO-FLOW: Found component myproject_fifo_w24_d169_A.
INFO-FLOW: Append model myproject_fifo_w24_d169_A
INFO-FLOW: Found component myproject_fifo_w100_d25_A.
INFO-FLOW: Append model myproject_fifo_w100_d25_A
INFO-FLOW: Found component myproject_fifo_w30_d25_S.
INFO-FLOW: Append model myproject_fifo_w30_d25_S
INFO-FLOW: Found component myproject_fifo_w16_d1_S.
INFO-FLOW: Append model myproject_fifo_w16_d1_S
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0
INFO-FLOW: Found component myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO.
INFO-FLOW: Append model myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO
INFO-FLOW: Append model shift_line_buffer_array_ap_uint_8_1u_config2_s
INFO-FLOW: Append model dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: Append model relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
INFO-FLOW: Append model dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: Append model dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s
INFO-FLOW: Append model linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb myproject_sparsemux_51_5_8_1_1 myproject_mac_muladd_8ns_5s_20s_21_1_1 myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j myproject_regslice_both myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi myproject_sparsemux_101_6_6_1_1 myproject_mac_muladd_6s_6ns_18s_18_1_1 myproject_mac_muladd_6ns_4s_16s_16_1_1 myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK myproject_mul_6s_6ns_12_1_1 myproject_mac_muladd_6s_6ns_12s_13_1_1 myproject_mac_muladd_6ns_4s_12s_13_1_1 myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk myproject_flow_control_loop_pipe myproject_flow_control_loop_pipe_sequential_init myproject_sparsemux_51_5_6_1_1 myproject_mac_muladd_6s_6ns_13s_14_1_1 myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu myproject_regslice_both myproject_fifo_w40_d900_A myproject_fifo_w12_d900_A myproject_fifo_w76_d169_A myproject_fifo_w24_d169_A myproject_fifo_w100_d25_A myproject_fifo_w30_d25_S myproject_fifo_w16_d1_S myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0 myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO shift_line_buffer_array_ap_uint_8_1u_config2_s dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s myproject
INFO-FLOW: Generating /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb
INFO-FLOW: To file: write model myproject_sparsemux_51_5_8_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_8ns_5s_20s_21_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi
INFO-FLOW: To file: write model myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi
INFO-FLOW: To file: write model myproject_sparsemux_101_6_6_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6s_6ns_18s_18_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6ns_4s_16s_16_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK
INFO-FLOW: To file: write model myproject_mul_6s_6ns_12_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6s_6ns_12s_13_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6ns_4s_12s_13_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model myproject_sparsemux_51_5_6_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6s_6ns_13s_14_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_fifo_w40_d900_A
INFO-FLOW: To file: write model myproject_fifo_w12_d900_A
INFO-FLOW: To file: write model myproject_fifo_w76_d169_A
INFO-FLOW: To file: write model myproject_fifo_w24_d169_A
INFO-FLOW: To file: write model myproject_fifo_w100_d25_A
INFO-FLOW: To file: write model myproject_fifo_w30_d25_S
INFO-FLOW: To file: write model myproject_fifo_w16_d1_S
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0
INFO-FLOW: To file: write model myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO
INFO-FLOW: To file: write model shift_line_buffer_array_ap_uint_8_1u_config2_s
INFO-FLOW: To file: write model dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: To file: write model relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s
INFO-FLOW: To file: write model dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s
INFO-FLOW: To file: write model linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=30.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db' modelList='myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb
myproject_sparsemux_51_5_8_1_1
myproject_mac_muladd_8ns_5s_20s_21_1_1
myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi
myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi
myproject_sparsemux_101_6_6_1_1
myproject_mac_muladd_6s_6ns_18s_18_1_1
myproject_mac_muladd_6ns_4s_16s_16_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK
myproject_mul_6s_6ns_12_1_1
myproject_mac_muladd_6s_6ns_12s_13_1_1
myproject_mac_muladd_6ns_4s_12s_13_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe_sequential_init
myproject_sparsemux_51_5_6_1_1
myproject_mac_muladd_6s_6ns_13s_14_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu
myproject_regslice_both
myproject_fifo_w40_d900_A
myproject_fifo_w12_d900_A
myproject_fifo_w76_d169_A
myproject_fifo_w24_d169_A
myproject_fifo_w100_d25_A
myproject_fifo_w30_d25_S
myproject_fifo_w16_d1_S
myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE
myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0
myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO
shift_line_buffer_array_ap_uint_8_1u_config2_s
dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s
dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s
linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s
myproject
' expOnly='0'
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 566.715 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s
INFO-FLOW: No bind nodes found for module_name linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb
myproject_sparsemux_51_5_8_1_1
myproject_mac_muladd_8ns_5s_20s_21_1_1
myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_outfYi
myproject_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_w2_g8j
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi
myproject_sparsemux_101_6_6_1_1
myproject_mac_muladd_6s_6ns_18s_18_1_1
myproject_mac_muladd_6ns_4s_16s_16_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMpcA
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK
myproject_mul_6s_6ns_12_1_1
myproject_mac_muladd_6s_6ns_12s_13_1_1
myproject_mac_muladd_6ns_4s_12s_13_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROGfk
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe_sequential_init
myproject_sparsemux_51_5_6_1_1
myproject_mac_muladd_6s_6ns_13s_14_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w12_ROM_NPHfu
myproject_regslice_both
myproject_fifo_w40_d900_A
myproject_fifo_w12_d900_A
myproject_fifo_w76_d169_A
myproject_fifo_w24_d169_A
myproject_fifo_w100_d25_A
myproject_fifo_w30_d25_S
myproject_fifo_w16_d1_S
myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8IfE
myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
myproject_start_for_dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0
myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config1JfO
shift_line_buffer_array_ap_uint_8_1u_config2_s
dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s
dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s
linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/models/deeppicar-stats/models/1100-000_64x64x1_0.1/hls/project_1/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_118 shift_line_buffer_array_ap_uint_8_1u_config2_s call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131 dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0 dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_fu_533 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_664 linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0} INST2MODULE {myproject myproject conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_118 compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131 shift_line_buffer_array_ap_uint_8_1u_config2_s grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195 dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0 dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_fu_533 dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_664 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0 linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s} INSTDATA {myproject {DEPTH 1 CHILDREN {conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0 linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0}} conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_118} grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_118 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131 grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195}} call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_131 {DEPTH 4 CHILDREN {}} grp_dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s_fu_195 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176} grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195 grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319}} call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195 {DEPTH 4 CHILDREN {}} grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300} grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327 grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571}} call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327 {DEPTH 4 CHILDREN {}} grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_U0 {DEPTH 2 CHILDREN {grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_fu_533 grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_664}} grp_dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare_fu_533 {DEPTH 3 CHILDREN {}} grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_664 {DEPTH 3 CHILDREN {}} linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {shift_line_buffer_array_ap_uint_8_1u_config2_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_rf_gt_nin_rem0_ap_uint_ap_fixed_20_16_5_3_0_config2_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_51_5_8_1_1_U28 SOURCE firmware/nnet_utils/nnet_dense_resource.h:135 VARIABLE a LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5s_20s_21_1_1_U29 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_fu_1138_p3 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE select_ln144 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_5s_20s_21_1_1_U29 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE sext_ln144_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5s_20s_21_1_1_U29 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE add_ln144 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_fu_1150_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE icmp_ln144 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_1_fu_1155_p3 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE select_ln144_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_2_fu_1163_p3 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE select_ln144_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME acc_3_fu_1171_p3 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE acc_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME acc_2_fu_1179_p3 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE acc_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME acc_5_fu_1190_p3 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE acc_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME acc_4_fu_1198_p3 SOURCE firmware/nnet_utils/nnet_dense_resource.h:144 VARIABLE acc_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_1_fu_1206_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:153 VARIABLE in_index_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln154_fu_1212_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:154 VARIABLE icmp_ln154 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME in_index_fu_1218_p3 SOURCE firmware/nnet_utils/nnet_dense_resource.h:154 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_1006_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:135 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln135_fu_1012_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:135 VARIABLE icmp_ln135 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME outidx_U SOURCE {} VARIABLE outidx LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 50 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_np PRAGMA pragma RTLNAME w2_U SOURCE {} VARIABLE w2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 50 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 1 BRAM 1 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_257_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_1_fu_275_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_2_fu_291_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_3_fu_307_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_313_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_1_fu_319_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_342_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_347_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_359_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_366_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_389_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_394_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_406_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_411_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_419_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 1 URAM 0}} conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_204_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE icmp_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_210_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 1 URAM 0}} relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_111_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_147_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_153_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_159_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_26_fu_165_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_26 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_173_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_179_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_0_0_0_0_load_fu_187_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_0_0_0_0_load LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_1_fu_195_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_1_fu_237_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_1_fu_243_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_1_fu_249_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_27_fu_255_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_27 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_1_fu_263_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_1_fu_269_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge_fu_277_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE storemerge LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_294_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_300_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_23_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_21_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_19_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_22_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_20_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_18_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_101_6_6_1_1_U119 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U120 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U120 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U120 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U121 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U121 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U121 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U122 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U122 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_18s_18_1_1_U122 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_4s_16s_16_1_1_U123 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6ns_4s_16s_16_1_1_U123 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_4s_16s_16_1_1_U123 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_1863_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_1869_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE icmp_ln46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_np PRAGMA pragma RTLNAME w5_U SOURCE {} VARIABLE w5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {22 50 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 4 BRAM 1 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_429_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_7_fu_447_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_8_fu_463_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_9_fu_479_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_485_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_3_fu_491_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_526_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_531_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_543_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_550_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_573_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_578_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_590_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_595_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_603_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 1 URAM 0}} conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_318_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE icmp_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_324_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 1 URAM 0}} relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_175_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_211_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_233_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_239_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_249_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_10_fu_265_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_37_fu_279_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_37 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_13_fu_285_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_291_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_15_fu_297_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_303_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_16_fu_309_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_16 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_315_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_15_fu_323_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_16_fu_331_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_16 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_fu_339_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_5_fu_347_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_11_fu_389_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_17_fu_411_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_6_fu_417_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_5_fu_427_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_12_fu_443_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_44_fu_457_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_44 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_15_fu_463_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_42_fu_469_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_42 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_18_fu_475_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_18 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_5_fu_481_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_19_fu_487_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_19 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_17_fu_493_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_18_fu_501_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_18 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_19_fu_509_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_19 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_5_fu_517_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_6_fu_525_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_13_fu_567_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_20_fu_589_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_20 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_7_fu_595_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_6_fu_605_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_14_fu_621_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_14 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_51_fu_635_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_17_fu_641_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_43_fu_647_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_43 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_21_fu_653_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_21 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_6_fu_659_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_22_fu_665_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_22 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_20_fu_671_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_20 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_21_fu_679_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_21 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_22_fu_687_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_22 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_6_fu_695_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_7_fu_703_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_15_fu_745_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_23_fu_767_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_23 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_8_fu_773_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_7_fu_783_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_16_fu_799_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_16 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_58_fu_813_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_58 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_18_fu_819_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_18 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_44_fu_825_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_44 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_24_fu_831_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_7_fu_837_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_25_fu_843_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_25 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_23_fu_849_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_23 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_24_fu_857_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_25_fu_865_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_25 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_7_fu_873_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_894_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_900_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_101_6_6_1_1_U290 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_101_6_6_1_1_U291 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U292 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U297 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_3978_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U293 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U298 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_4025_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U294 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U299 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_4072_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U295 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U300 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_4119_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U296 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U301 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U301 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U301 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_4166_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_3503_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_3509_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE icmp_ln46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_np PRAGMA pragma RTLNAME w8_U SOURCE {} VARIABLE w8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 50 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 5 BRAM 2 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_781_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_4_fu_799_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_5_fu_815_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_6_fu_831_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_837_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_2_fu_843_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_884_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_889_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_901_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_908_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_931_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_936_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_948_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_953_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_961_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 5 BRAM 2 URAM 0}} conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_560_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE icmp_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_566_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 5 BRAM 2 URAM 0}} relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_199_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_235_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_257_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_263_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_273_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_1_fu_289_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_3_fu_303_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_4_fu_309_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_315_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_1_fu_321_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_327_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_2_fu_333_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_339_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_1_fu_347_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_2_fu_355_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_fu_363_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_1_fu_371_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_2_fu_413_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_3_fu_435_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_1_fu_441_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_451_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_3_fu_467_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_10_fu_481_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_6_fu_487_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_38_fu_493_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_38 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_4_fu_499_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_1_fu_505_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_5_fu_511_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_3_fu_517_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_4_fu_525_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_5_fu_533_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_1_fu_541_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_2_fu_549_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_4_fu_591_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_6_fu_613_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_2_fu_619_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_2_fu_629_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_5_fu_645_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_17_fu_659_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_8_fu_665_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_39_fu_671_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_39 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_7_fu_677_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_2_fu_683_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_8_fu_689_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_6_fu_695_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_7_fu_703_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_8_fu_711_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_2_fu_719_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_3_fu_727_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_6_fu_769_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_9_fu_791_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_3_fu_797_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_3_fu_807_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_7_fu_823_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_24_fu_837_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_10_fu_843_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_40_fu_849_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_40 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_10_fu_855_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_3_fu_861_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_11_fu_867_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_9_fu_873_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_10_fu_881_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_11_fu_889_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_3_fu_897_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_4_fu_905_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_8_fu_947_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_12_fu_969_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_5_fu_975_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_4_fu_985_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_9_fu_1001_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_31_fu_1015_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_31 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_11_fu_1021_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_41_fu_1027_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_13_fu_1033_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_4_fu_1039_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_14_fu_1045_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_14 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_12_fu_1051_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_13_fu_1059_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_14_fu_1067_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_14 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_4_fu_1075_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_1098_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_1104_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_Pipeline_DataPrepare {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_in_fu_1783_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:33 VARIABLE i_in LOOP DataPrepare BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln33_fu_2414_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:33 VARIABLE icmp_ln33 LOOP DataPrepare BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_51_5_6_1_1_U541 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_51_5_6_1_1_U543 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_51_5_6_1_1_U544 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_51_5_6_1_1_U546 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_51_5_6_1_1_U547 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U550 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U549 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U550 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U548 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_5088_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_16_fu_5098_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_4423_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_4429_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE icmp_ln46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_np PRAGMA pragma RTLNAME w12_U SOURCE {} VARIABLE w12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {28 25 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 3 BRAM 1 URAM 0}} myproject {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_U SOURCE :0 VARIABLE layer2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE stream STORAGESIZE {40 900 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_U SOURCE :0 VARIABLE layer4_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {12 900 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_U SOURCE :0 VARIABLE layer5_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE stream STORAGESIZE {76 169 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_U SOURCE :0 VARIABLE layer7_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 169 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer8_out_U SOURCE :0 VARIABLE layer8_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE stream STORAGESIZE {100 25 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_U SOURCE :0 VARIABLE layer10_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {30 25 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_U SOURCE :0 VARIABLE layer12_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 13 BRAM 22 URAM 0}} dense_array_ap_ufixed_5u_array_ap_fixed_16_6_5_3_0_1u_config12_s {AREA {DSP 3 BRAM 1 URAM 0}} linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config13_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 579.215 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 48.65 MHz
Command       autosyn done; 3.69 sec.
Command     csynth_design done; 16.65 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 374.605 MB.
Execute     cleanup_all 
