verilog xil_defaultlib  \
"../../../../PipeLine.srcs/sources_1/ip/AXI_RAM_I/sim/AXI_RAM_I.v" \

verilog xil_defaultlib "glbl.v"

nosort
