[{"DBLP title": "Characterizing and mitigating the impact of process variations on phase change based memory systems.", "DBLP authors": ["Wangyuan Zhang", "Tao Li"], "year": 2009, "MAG papers": [{"PaperId": 2138436606, "PaperTitle": "characterizing and mitigating the impact of process variations on phase change based memory systems", "Year": 2009, "CitationCount": 116, "EstimatedCitation": 139, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling.", "DBLP authors": ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis Lastras", "B\u00fclent Abali"], "year": 2009, "MAG papers": [{"PaperId": 2112753327, "PaperTitle": "enhancing lifetime and security of pcm based main memory with start gap wear leveling", "Year": 2009, "CitationCount": 477, "EstimatedCitation": 637, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Characterizing flash memory: anomalies, observations, and applications.", "DBLP authors": ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "year": 2009, "MAG papers": [{"PaperId": 2155370145, "PaperTitle": "characterizing flash memory anomalies observations and applications", "Year": 2009, "CitationCount": 327, "EstimatedCitation": 426, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Complexity effective memory access scheduling for many-core accelerator architectures.", "DBLP authors": ["George L. Yuan", "Ali Bakhoda", "Tor M. Aamodt"], "year": 2009, "MAG papers": [{"PaperId": 2107333973, "PaperTitle": "complexity effective memory access scheduling for many core accelerator architectures", "Year": 2009, "CitationCount": 91, "EstimatedCitation": 123, "Affiliations": ["university of british columbia", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping.", "DBLP authors": ["Chi-Keung Luk", "Sunpyo Hong", "Hyesoon Kim"], "year": 2009, "MAG papers": [{"PaperId": 2150476673, "PaperTitle": "qilin exploiting parallelism on heterogeneous multiprocessors with adaptive mapping", "Year": 2009, "CitationCount": 375, "EstimatedCitation": 573, "Affiliations": ["georgia institute of technology", "intel", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage.", "DBLP authors": ["Changhee Jung", "Nathan Clark"], "year": 2009, "MAG papers": [{"PaperId": 2109547380, "PaperTitle": "ddt design and evaluation of a dynamic program analysis for optimizing data structure usage", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Tree register allocation.", "DBLP authors": ["Hongbo Rong"], "year": 2009, "MAG papers": [{"PaperId": 2107428139, "PaperTitle": "tree register allocation", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["microsoft"]}], "source": "ES"}, {"DBLP title": "Portable compiler optimisation across embedded programs and microarchitectures using machine learning.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. O'Boyle"], "year": 2009, "MAG papers": [{"PaperId": 2171539112, "PaperTitle": "portable compiler optimisation across embedded programs and microarchitectures using machine learning", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 105, "Affiliations": ["university of edinburgh", "university of edinburgh", "french institute for research in computer science and automation", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Improving cache lifetime reliability at ultra-low voltages.", "DBLP authors": ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "year": 2009, "MAG papers": [{"PaperId": 2136444750, "PaperTitle": "improving cache lifetime reliability at ultra low voltages", "Year": 2009, "CitationCount": 124, "EstimatedCitation": 164, "Affiliations": ["intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "ZerehCache: armoring cache architectures in high defect density technologies.", "DBLP authors": ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 2099339734, "PaperTitle": "zerehcache armoring cache architectures in high defect density technologies", "Year": 2009, "CitationCount": 71, "EstimatedCitation": 92, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Low Vccmin fault-tolerant cache with highly predictable performance.", "DBLP authors": ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2009, "MAG papers": [{"PaperId": 1671479386, "PaperTitle": "low vccmin fault tolerant cache with highly predictable performance", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null]}, {"PaperId": 2119306084, "PaperTitle": "low vccmin fault tolerant cache with highly predictable performance", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 93, "Affiliations": ["intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "mSWAT: low-cost hardware fault detection and diagnosis for multicore systems.", "DBLP authors": ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "year": 2009, "MAG papers": [{"PaperId": 2148162182, "PaperTitle": "mswat low cost hardware fault detection and diagnosis for multicore systems", "Year": 2009, "CitationCount": 79, "EstimatedCitation": 93, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support.", "DBLP authors": ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "year": 2009, "MAG papers": [{"PaperId": 2127731413, "PaperTitle": "bulkcompiler high performance sequential consistency through cooperative compiler and hardware support", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 58, "Affiliations": ["university of illinois at urbana champaign", "purdue university", "university of illinois at urbana champaign", "purdue university", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "intel", "purdue university"]}], "source": "ES"}, {"DBLP title": "EazyHTM: eager-lazy hardware transactional memory.", "DBLP authors": ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adri\u00e0 Armejach", "Adri\u00e1n Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "year": 2009, "MAG papers": [{"PaperId": 2138476373, "PaperTitle": "eazyhtm eager lazy hardware transactional memory", "Year": 2009, "CitationCount": 92, "EstimatedCitation": 137, "Affiliations": ["microsoft", "microsoft", "microsoft", "polytechnic university of catalonia", "microsoft", "polytechnic university of catalonia", "microsoft", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Proactive transaction scheduling for contention management.", "DBLP authors": ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2009, "MAG papers": [{"PaperId": 2123635616, "PaperTitle": "proactive transaction scheduling for contention management", "Year": 2009, "CitationCount": 54, "EstimatedCitation": 63, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures.", "DBLP authors": ["Alex Shye", "Benjamin Scholbrock", "Gokhan Memik"], "year": 2009, "MAG papers": [{"PaperId": 2123185187, "PaperTitle": "into the wild studying real user activity patterns to guide power optimizations for mobile architectures", "Year": 2009, "CitationCount": 257, "EstimatedCitation": 357, "Affiliations": ["northwestern university", "northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "A microarchitecture-based framework for pre- and post-silicon power delivery analysis.", "DBLP authors": ["Mahesh Ketkar", "Eli Chiprout"], "year": 2009, "MAG papers": [{"PaperId": 2099919421, "PaperTitle": "a microarchitecture based framework for pre and post silicon power delivery analysis", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["intel", "intel"]}], "source": "ES"}, {"DBLP title": "Reducing peak power with a table-driven adaptive processor core.", "DBLP authors": ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"], "year": 2009, "MAG papers": [{"PaperId": 2146115859, "PaperTitle": "reducing peak power with a table driven adaptive processor core", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 60, "Affiliations": ["university of california san diego", "university of california san diego", "university of illinois at urbana champaign", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy.", "DBLP authors": ["Gabriel H. Loh"], "year": 2009, "MAG papers": [{"PaperId": 2109292926, "PaperTitle": "extending the effectiveness of 3d stacked dram caches with an adaptive multi queue policy", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 95, "Affiliations": ["georgia institute of technology college of computing"]}], "source": "ES"}, {"DBLP title": "An hybrid eDRAM/SRAM macrocell to implement first-level data caches.", "DBLP authors": ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2009, "MAG papers": [{"PaperId": 2114429886, "PaperTitle": "an hybrid edram sram macrocell to implement first level data caches", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["polytechnic university of valencia", "polytechnic university of valencia", "polytechnic university of catalonia", "polytechnic university of valencia", "polytechnic university of valencia", "polytechnic university of valencia", "polytechnic university of valencia"]}], "source": "ES"}, {"DBLP title": "Variation-tolerant non-uniform 3D cache management in die stacked multicore processor.", "DBLP authors": ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"], "year": 2009, "MAG papers": [{"PaperId": 2160980152, "PaperTitle": "variation tolerant non uniform 3d cache management in die stacked multicore processor", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "In-network coherence filtering: snoopy coherence without broadcasts.", "DBLP authors": ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "year": 2009, "MAG papers": [{"PaperId": 2169625571, "PaperTitle": "in network coherence filtering snoopy coherence without broadcasts", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 67, "Affiliations": ["princeton university", "massachusetts institute of technology", "princeton university"]}, {"PaperId": 2216121280, "PaperTitle": "in network coherence filtering snoopy coherence without broadcasts", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "SCARAB: a single cycle adaptive routing and bufferless network.", "DBLP authors": ["Mitchell Hayenga", "Natalie D. Enright Jerger", "Mikko H. Lipasti"], "year": 2009, "MAG papers": [{"PaperId": 2117254768, "PaperTitle": "scarab a single cycle adaptive routing and bufferless network", "Year": 2009, "CitationCount": 117, "EstimatedCitation": 163, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Low-cost router microarchitecture for on-chip networks.", "DBLP authors": ["John Kim"], "year": 2009, "MAG papers": [{"PaperId": 2106418317, "PaperTitle": "low cost router microarchitecture for on chip networks", "Year": 2009, "CitationCount": 135, "EstimatedCitation": 165, "Affiliations": ["kaist"]}], "source": "ES"}, {"DBLP title": "Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "DBLP authors": ["Boris Grot", "Stephen W. Keckler", "Onur Mutlu"], "year": 2009, "MAG papers": [{"PaperId": 2161948491, "PaperTitle": "preemptive virtual clock a flexible efficient and cost effective qos scheme for networks on chip", "Year": 2009, "CitationCount": 86, "EstimatedCitation": 128, "Affiliations": ["university of texas at austin", "carnegie mellon university", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Application-aware prioritization mechanisms for on-chip networks.", "DBLP authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "year": 2009, "MAG papers": [{"PaperId": 2136684653, "PaperTitle": "application aware prioritization mechanisms for on chip networks", "Year": 2009, "CitationCount": 154, "EstimatedCitation": 207, "Affiliations": ["carnegie mellon university", "microsoft", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "A case for dynamic frequency tuning in on-chip networks.", "DBLP authors": ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2009, "MAG papers": [{"PaperId": 2158684546, "PaperTitle": "a case for dynamic frequency tuning in on chip networks", "Year": 2009, "CitationCount": 86, "EstimatedCitation": 115, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "intel", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Light speed arbitration and flow control for nanophotonic interconnects.", "DBLP authors": ["Dana Vantrease", "Nathan L. Binkert", "Robert Schreiber", "Mikko H. Lipasti"], "year": 2009, "MAG papers": [{"PaperId": 2104989962, "PaperTitle": "light speed arbitration and flow control for nanophotonic interconnects", "Year": 2009, "CitationCount": 94, "EstimatedCitation": 125, "Affiliations": ["hewlett packard", "university of wisconsin madison", "hewlett packard", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Coordinated control of multiple prefetchers in multi-core systems.", "DBLP authors": ["Eiman Ebrahimi", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt"], "year": 2009, "MAG papers": [{"PaperId": 2152659795, "PaperTitle": "coordinated control of multiple prefetchers in multi core systems", "Year": 2009, "CitationCount": 111, "EstimatedCitation": 164, "Affiliations": ["carnegie mellon university", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Improving memory bank-level parallelism in the presence of prefetching.", "DBLP authors": ["Chang Joo Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"], "year": 2009, "MAG papers": [{"PaperId": 2121256363, "PaperTitle": "improving memory bank level parallelism in the presence of prefetching", "Year": 2009, "CitationCount": 69, "EstimatedCitation": 110, "Affiliations": ["university of texas at austin", "carnegie mellon university", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem.", "DBLP authors": ["Ciji Isen", "Lizy Kurian John"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance.", "DBLP authors": ["Sangyeun Cho", "Hyunjin Lee"], "year": 2009, "MAG papers": [{"PaperId": 2097823832, "PaperTitle": "flip n write a simple deterministic technique to improve pram write performance energy and endurance", "Year": 2009, "CitationCount": 341, "EstimatedCitation": 447, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Using a configurable processor generator for computer architecture prototyping.", "DBLP authors": ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "year": 2009, "MAG papers": [{"PaperId": 2162154969, "PaperTitle": "using a configurable processor generator for computer architecture prototyping", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": [null, "stanford university", null, "stanford university", "stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications.", "DBLP authors": ["Hyunchul Park", "Yongjun Park", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 2112495948, "PaperTitle": "polymorphic pipeline array a flexible multicore accelerator with virtualized execution for mobile multimedia applications", "Year": 2009, "CitationCount": 72, "EstimatedCitation": 104, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Ordering decoupled metadata accesses in multiprocessors.", "DBLP authors": ["Hari Kannan"], "year": 2009, "MAG papers": [{"PaperId": 2167763105, "PaperTitle": "ordering decoupled metadata accesses in multiprocessors", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["stanford university"]}], "source": "ES"}, {"DBLP title": "Control flow obfuscation with information flow tracking.", "DBLP authors": ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "year": 2009, "MAG papers": [{"PaperId": 1982199114, "PaperTitle": "control flow obfuscation with information flow tracking", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["fudan university", "fudan university", "university of minnesota", "fudan university", "fudan university", "intel"]}], "source": "ES"}, {"DBLP title": "Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches.", "DBLP authors": ["Mainak Chaudhuri"], "year": 2009, "MAG papers": [{"PaperId": 1968029317, "PaperTitle": "pseudo lifo the foundation of a new family of replacement policies for last level caches", "Year": 2009, "CitationCount": 88, "EstimatedCitation": 137, "Affiliations": ["indian institute of technology kanpur"]}], "source": "ES"}, {"DBLP title": "Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems.", "DBLP authors": ["Daniel Hackenberg", "Daniel Molka", "Wolfgang E. Nagel"], "year": 2009, "MAG papers": [{"PaperId": 2170241157, "PaperTitle": "comparing cache architectures and coherency protocols on x86 64 multicore smp systems", "Year": 2009, "CitationCount": 79, "EstimatedCitation": 132, "Affiliations": ["dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "A tagless coherence directory.", "DBLP authors": ["Jason Zebchuk", "Vijayalakshmi Srinivasan", "Moinuddin K. Qureshi", "Andreas Moshovos"], "year": 2009, "MAG papers": [{"PaperId": 2151032144, "PaperTitle": "a tagless coherence directory", "Year": 2009, "CitationCount": 111, "EstimatedCitation": 160, "Affiliations": ["university of toronto", "university of toronto", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Optimizing shared cache behavior of chip multiprocessors.", "DBLP authors": ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "year": 2009, "MAG papers": [{"PaperId": 2112878711, "PaperTitle": "optimizing shared cache behavior of chip multiprocessors", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "bilkent university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "SHARP control: controlled shared cache management in chip multiprocessors.", "DBLP authors": ["Shekhar Srikantaiah", "Mahmut T. Kandemir", "Qian Wang"], "year": 2009, "MAG papers": [{"PaperId": 2096572124, "PaperTitle": "sharp control controlled shared cache management in chip multiprocessors", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 66, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Adaptive line placement with the set balancing cache.", "DBLP authors": ["Dyer Rol\u00e1n", "Basilio B. Fraguela", "Ramon Doallo"], "year": 2009, "MAG papers": [{"PaperId": 2109683087, "PaperTitle": "adaptive line placement with the set balancing cache", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 85, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Tribeca: design for PVT variations with local recovery and fine-grained adaptation.", "DBLP authors": ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2098764315, "PaperTitle": "tribeca design for pvt variations with local recovery and fine grained adaptation", "Year": 2009, "CitationCount": 48, "EstimatedCitation": 82, "Affiliations": ["ibm", "ibm", "harvard university", "harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "The BubbleWrap many-core: popping cores for sequential acceleration.", "DBLP authors": ["Ulya R. Karpuzcu", "Brian Greskamp", "Josep Torrellas"], "year": 2009, "MAG papers": [{"PaperId": 1975295215, "PaperTitle": "the bubblewrap many core popping cores for sequential acceleration", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 93, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Multiple clock and voltage domains for chip multi processors.", "DBLP authors": ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri C. Weiser"], "year": 2009, "MAG papers": [{"PaperId": 2122547471, "PaperTitle": "multiple clock and voltage domains for chip multi processors", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["technion israel institute of technology", "technion israel institute of technology", "intel", "microsoft"]}], "source": "ES"}, {"DBLP title": "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures.", "DBLP authors": ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "year": 2009, "MAG papers": [{"PaperId": 2170382128, "PaperTitle": "mcpat an integrated power area and timing modeling framework for multicore and manycore architectures", "Year": 2009, "CitationCount": 1386, "EstimatedCitation": 2044, "Affiliations": ["university of notre dame", "seoul national university", "university of california san diego", "university of notre dame", "hewlett packard", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Characterizing the resource-sharing levels in the UltraSPARC T2 processor.", "DBLP authors": ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verd\u00fa", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "year": 2009, "MAG papers": [{"PaperId": 2100909259, "PaperTitle": "characterizing the resource sharing levels in the ultrasparc t2 processor", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center", "polytechnic university of catalonia", "polytechnic university of catalonia", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Execution leases: a hardware-supported mechanism for enforcing strong non-interference.", "DBLP authors": ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "year": 2009, "MAG papers": [{"PaperId": 2147378257, "PaperTitle": "execution leases a hardware supported mechanism for enforcing strong non interference", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 62, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Light64: lightweight hardware support for data race detection during systematic testing of parallel programs.", "DBLP authors": ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "year": 2009, "MAG papers": [{"PaperId": 2123106754, "PaperTitle": "light64 lightweight hardware support for data race detection during systematic testing of parallel programs", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Finding concurrency bugs with context-aware communication graphs.", "DBLP authors": ["Brandon Lucia", "Luis Ceze"], "year": 2009, "MAG papers": [{"PaperId": 2115015193, "PaperTitle": "finding concurrency bugs with context aware communication graphs", "Year": 2009, "CitationCount": 72, "EstimatedCitation": 96, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Offline symbolic analysis for multi-processor execution replay.", "DBLP authors": ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "year": 2009, "MAG papers": [{"PaperId": 2127445923, "PaperTitle": "offline symbolic analysis for multi processor execution replay", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": ["university of michigan", "western michigan university", "intel", "western michigan university", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Architecting a chunk-based memory race recorder in modern CMPs.", "DBLP authors": ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "year": 2009, "MAG papers": [{"PaperId": 2159324407, "PaperTitle": "architecting a chunk based memory race recorder in modern cmps", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}]