# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_11_Full_adder/project_11_Full_adder.srcs/sources_1/new/Full_adder.vhd" \
"../../../../../project_11_Half_adder/project_11_Half_adder.srcs/sources_1/new/Half_adder.vhd" \
"../../../../project_11_wallace_4.srcs/sources_1/new/wallace4.vhd" \
"../../../../project_11_wallace_4.srcs/sim_1/new/test_Mul.vhd" \

# Do not sort compile order
nosort
