#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5699ddb08fe0 .scope module, "tb_add" "tb_add" 2 10;
 .timescale 0 0;
v0x5699ddb38360_0 .net "aluout", 15 0, v0x5699ddb2ed90_0;  1 drivers
v0x5699ddb38440_0 .net "carry", 0 0, v0x5699ddb2ecd0_0;  1 drivers
v0x5699ddb38550_0 .var "clk", 0 0;
o0x715e99ce3c78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5699ddb385f0_0 .net "dataaddr", 15 0, o0x715e99ce3c78;  0 drivers
v0x5699ddb386e0_0 .net "instr", 15 0, v0x5699ddb32780_0;  1 drivers
o0x715e99ce3cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5699ddb38820_0 .net "memwrite", 0 0, o0x715e99ce3cd8;  0 drivers
v0x5699ddb38910_0 .var "reset", 0 0;
v0x5699ddb389b0_0 .net "result", 15 0, L_0x5699ddb4a620;  1 drivers
v0x5699ddb38a70_0 .net "srca", 15 0, v0x5699ddb2dfb0_0;  1 drivers
v0x5699ddb38b30_0 .net "srcb", 15 0, L_0x5699ddb4aa70;  1 drivers
v0x5699ddb38bf0_0 .net "state", 1 0, v0x5699ddb37cc0_0;  1 drivers
v0x5699ddb38cb0_0 .net "writedata", 15 0, v0x5699ddb2e090_0;  1 drivers
v0x5699ddb38d70_0 .net "zero", 0 0, v0x5699ddb2eec0_0;  1 drivers
E_0x5699ddaf5420 .event negedge, v0x5699ddb12f40_0;
S_0x5699ddaf4bd0 .scope module, "main" "multi_cycle" 2 16, 3 9 0, S_0x5699ddb08fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "write_data";
    .port_info 3 /INOUT 16 "data_addr";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 16 "instr";
    .port_info 6 /OUTPUT 16 "srca";
    .port_info 7 /OUTPUT 16 "srcb";
    .port_info 8 /OUTPUT 16 "result";
    .port_info 9 /OUTPUT 16 "aluout";
    .port_info 10 /OUTPUT 2 "state";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 1 "carry";
v0x5699ddb36820_0 .net "alucontrol", 1 0, v0x5699ddb2f670_0;  1 drivers
v0x5699ddb36900_0 .net "aluout", 15 0, v0x5699ddb2ed90_0;  alias, 1 drivers
v0x5699ddb36a10_0 .net "alusrc", 0 0, L_0x5699ddb39110;  1 drivers
v0x5699ddb36ab0_0 .net "carry", 0 0, v0x5699ddb2ecd0_0;  alias, 1 drivers
v0x5699ddb36b50_0 .net "clk", 0 0, v0x5699ddb38550_0;  1 drivers
v0x5699ddb36c40_0 .net "data_addr", 15 0, o0x715e99ce3c78;  alias, 0 drivers
v0x5699ddb36ce0_0 .net "instr", 15 0, v0x5699ddb32780_0;  alias, 1 drivers
v0x5699ddb36db0_0 .net "mem_write", 0 0, o0x715e99ce3cd8;  alias, 0 drivers
v0x5699ddb36e80_0 .net "memtoreg", 0 0, L_0x5699ddb394f0;  1 drivers
v0x5699ddb36fb0_0 .net "memwrite", 0 0, L_0x5699ddb39370;  1 drivers
v0x5699ddb37050_0 .net "pc", 15 0, v0x5699ddb33530_0;  1 drivers
v0x5699ddb370f0_0 .net "pcbranch", 15 0, L_0x5699ddb4a150;  1 drivers
v0x5699ddb371e0_0 .net "pcnext", 15 0, L_0x5699ddb4a280;  1 drivers
v0x5699ddb372d0_0 .net "pcplus2", 15 0, L_0x5699ddb39880;  1 drivers
v0x5699ddb37390_0 .net "pcsrc", 0 0, L_0x5699ddb39730;  1 drivers
v0x5699ddb37480_0 .net "read_data", 15 0, L_0x5699ddb39920;  1 drivers
v0x5699ddb37590_0 .net "regdst", 0 0, L_0x5699ddb38fe0;  1 drivers
v0x5699ddb37630_0 .net "regwrite", 0 0, L_0x5699ddb38eb0;  1 drivers
v0x5699ddb376d0_0 .net "reset", 0 0, v0x5699ddb38910_0;  1 drivers
v0x5699ddb377c0_0 .net "result", 15 0, L_0x5699ddb4a620;  alias, 1 drivers
v0x5699ddb378d0_0 .net "signimm", 15 0, L_0x5699ddb49e40;  1 drivers
v0x5699ddb37990_0 .net "signimmsh", 15 0, L_0x5699ddb4a0b0;  1 drivers
v0x5699ddb37aa0_0 .net "srca", 15 0, v0x5699ddb2dfb0_0;  alias, 1 drivers
v0x5699ddb37bb0_0 .net "srcb", 15 0, L_0x5699ddb4aa70;  alias, 1 drivers
v0x5699ddb37cc0_0 .var "state", 1 0;
v0x5699ddb37e90_0 .net "write_data", 15 0, v0x5699ddb2e090_0;  alias, 1 drivers
v0x5699ddb37f50_0 .net "writereg", 2 0, L_0x5699ddb4a440;  1 drivers
v0x5699ddb38060_0 .net "zero", 0 0, v0x5699ddb2eec0_0;  alias, 1 drivers
E_0x5699ddaf5730 .event posedge, v0x5699ddb2e280_0;
L_0x5699ddb38e10 .part v0x5699ddb33530_0, 1, 5;
L_0x5699ddb397e0 .part v0x5699ddb32780_0, 12, 4;
L_0x5699ddb49ee0 .part v0x5699ddb32780_0, 0, 6;
L_0x5699ddb4a4e0 .part v0x5699ddb32780_0, 9, 3;
L_0x5699ddb4a580 .part v0x5699ddb32780_0, 3, 3;
L_0x5699ddb4a7e0 .part v0x5699ddb32780_0, 9, 3;
L_0x5699ddb4a8c0 .part v0x5699ddb32780_0, 6, 3;
S_0x5699ddaf4d60 .scope module, "_reg" "regfile" 3 62, 3 97 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 3 "ra1";
    .port_info 5 /INPUT 3 "ra2";
    .port_info 6 /INPUT 3 "wa";
    .port_info 7 /INPUT 16 "wd";
    .port_info 8 /OUTPUT 16 "rd1";
    .port_info 9 /OUTPUT 16 "rd2";
v0x5699ddb12f40_0 .net "clk", 0 0, v0x5699ddb38550_0;  alias, 1 drivers
v0x5699ddb05cd0_0 .net "ra1", 2 0, L_0x5699ddb4a7e0;  1 drivers
v0x5699ddb2def0_0 .net "ra2", 2 0, L_0x5699ddb4a8c0;  1 drivers
v0x5699ddb2dfb0_0 .var "rd1", 15 0;
v0x5699ddb2e090_0 .var "rd2", 15 0;
v0x5699ddb2e1c0 .array "register_file", 0 7, 15 0;
v0x5699ddb2e280_0 .net "reset", 0 0, v0x5699ddb38910_0;  alias, 1 drivers
v0x5699ddb2e340_0 .net "state", 1 0, v0x5699ddb37cc0_0;  alias, 1 drivers
v0x5699ddb2e420_0 .net "wa", 2 0, L_0x5699ddb4a440;  alias, 1 drivers
v0x5699ddb2e500_0 .net "wd", 15 0, L_0x5699ddb4a620;  alias, 1 drivers
v0x5699ddb2e5e0_0 .net "we", 0 0, L_0x5699ddb38eb0;  alias, 1 drivers
E_0x5699ddaf5b80/0 .event anyedge, v0x5699ddb2e340_0;
E_0x5699ddaf5b80/1 .event posedge, v0x5699ddb12f40_0;
E_0x5699ddaf5b80 .event/or E_0x5699ddaf5b80/0, E_0x5699ddaf5b80/1;
S_0x5699ddb2e7e0 .scope module, "alu1" "alu" 3 66, 3 202 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 16 "i_data_A";
    .port_info 2 /INPUT 16 "i_data_B";
    .port_info 3 /INPUT 2 "i_alu_control";
    .port_info 4 /OUTPUT 16 "o_result";
    .port_info 5 /OUTPUT 1 "o_zero_flag";
    .port_info 6 /OUTPUT 1 "o_carry_flag";
v0x5699ddb2ea70_0 .net "i_alu_control", 1 0, v0x5699ddb2f670_0;  alias, 1 drivers
v0x5699ddb2eb70_0 .net "i_data_A", 15 0, v0x5699ddb2dfb0_0;  alias, 1 drivers
v0x5699ddb2ec30_0 .net "i_data_B", 15 0, L_0x5699ddb4aa70;  alias, 1 drivers
v0x5699ddb2ecd0_0 .var "o_carry_flag", 0 0;
v0x5699ddb2ed90_0 .var "o_result", 15 0;
v0x5699ddb2eec0_0 .var "o_zero_flag", 0 0;
v0x5699ddb2ef80_0 .net "state", 1 0, v0x5699ddb37cc0_0;  alias, 1 drivers
E_0x5699ddb15540/0 .event anyedge, v0x5699ddb2e340_0, v0x5699ddb2ea70_0, v0x5699ddb2dfb0_0, v0x5699ddb2ec30_0;
E_0x5699ddb15540/1 .event anyedge, v0x5699ddb2ed90_0;
E_0x5699ddb15540 .event/or E_0x5699ddb15540/0, E_0x5699ddb15540/1;
S_0x5699ddb2f100 .scope module, "cntrl" "controller" 3 49, 3 130 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 2 "alucontrol";
L_0x5699ddb39730 .functor AND 1, L_0x5699ddb39240, v0x5699ddb2eec0_0, C4<1>, C4<1>;
v0x5699ddb30630_0 .net "alucontrol", 1 0, v0x5699ddb2f670_0;  alias, 1 drivers
v0x5699ddb30710_0 .net "alusrc", 0 0, L_0x5699ddb39110;  alias, 1 drivers
v0x5699ddb307d0_0 .net "branch", 0 0, L_0x5699ddb39240;  1 drivers
v0x5699ddb308d0_0 .net "memread", 0 0, L_0x5699ddb39410;  1 drivers
v0x5699ddb309a0_0 .net "memtoreg", 0 0, L_0x5699ddb394f0;  alias, 1 drivers
v0x5699ddb30a90_0 .net "memwrite", 0 0, L_0x5699ddb39370;  alias, 1 drivers
v0x5699ddb30b60_0 .net "op", 3 0, L_0x5699ddb397e0;  1 drivers
v0x5699ddb30c50_0 .net "pcsrc", 0 0, L_0x5699ddb39730;  alias, 1 drivers
v0x5699ddb30cf0_0 .net "regdst", 0 0, L_0x5699ddb38fe0;  alias, 1 drivers
v0x5699ddb30e20_0 .net "regwrite", 0 0, L_0x5699ddb38eb0;  alias, 1 drivers
v0x5699ddb30ec0_0 .net "state", 1 0, v0x5699ddb37cc0_0;  alias, 1 drivers
v0x5699ddb30ff0_0 .net "zero", 0 0, v0x5699ddb2eec0_0;  alias, 1 drivers
S_0x5699ddb2f3e0 .scope module, "ad" "aludecoder" 3 138, 3 165 0, S_0x5699ddb2f100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 2 "alucontrol";
v0x5699ddb2f670_0 .var "alucontrol", 1 0;
v0x5699ddb2f750_0 .net "opcode", 3 0, L_0x5699ddb397e0;  alias, 1 drivers
v0x5699ddb2f810_0 .net "state", 1 0, v0x5699ddb37cc0_0;  alias, 1 drivers
E_0x5699ddaba390 .event anyedge, v0x5699ddb2e340_0, v0x5699ddb2f750_0;
S_0x5699ddb2f980 .scope module, "md" "decoder" 3 137, 3 144 0, S_0x5699ddb2f100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
v0x5699ddb2fc90_0 .net *"_ivl_9", 6 0, v0x5699ddb2fed0_0;  1 drivers
v0x5699ddb2fd70_0 .net "alusrc", 0 0, L_0x5699ddb39110;  alias, 1 drivers
v0x5699ddb2fe30_0 .net "branch", 0 0, L_0x5699ddb39240;  alias, 1 drivers
v0x5699ddb2fed0_0 .var "controls", 6 0;
v0x5699ddb2ffb0_0 .net "memread", 0 0, L_0x5699ddb39410;  alias, 1 drivers
v0x5699ddb300c0_0 .net "memtoreg", 0 0, L_0x5699ddb394f0;  alias, 1 drivers
v0x5699ddb30180_0 .net "memwrite", 0 0, L_0x5699ddb39370;  alias, 1 drivers
v0x5699ddb30240_0 .net "op", 3 0, L_0x5699ddb397e0;  alias, 1 drivers
v0x5699ddb30300_0 .net "regdst", 0 0, L_0x5699ddb38fe0;  alias, 1 drivers
v0x5699ddb303a0_0 .net "regwrite", 0 0, L_0x5699ddb38eb0;  alias, 1 drivers
v0x5699ddb30470_0 .net "state", 1 0, v0x5699ddb37cc0_0;  alias, 1 drivers
L_0x5699ddb38eb0 .part v0x5699ddb2fed0_0, 6, 1;
L_0x5699ddb38fe0 .part v0x5699ddb2fed0_0, 5, 1;
L_0x5699ddb39110 .part v0x5699ddb2fed0_0, 4, 1;
L_0x5699ddb39240 .part v0x5699ddb2fed0_0, 3, 1;
L_0x5699ddb39370 .part v0x5699ddb2fed0_0, 2, 1;
L_0x5699ddb39410 .part v0x5699ddb2fed0_0, 1, 1;
L_0x5699ddb394f0 .part v0x5699ddb2fed0_0, 0, 1;
S_0x5699ddb31170 .scope module, "dmem" "data_memory" 3 69, 3 77 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 16 "wd";
    .port_info 5 /OUTPUT 16 "rd";
L_0x5699ddb39920 .functor BUFZ 16, L_0x5699ddb4ab10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5699ddb31460 .array "RAM", 0 31, 15 0;
v0x5699ddb31540_0 .net *"_ivl_0", 15 0, L_0x5699ddb4ab10;  1 drivers
v0x5699ddb31620_0 .net *"_ivl_3", 13 0, L_0x5699ddb4abb0;  1 drivers
v0x5699ddb31710_0 .net "addr", 15 0, o0x715e99ce3c78;  alias, 0 drivers
v0x5699ddb317f0_0 .net "clk", 0 0, v0x5699ddb38550_0;  alias, 1 drivers
v0x5699ddb318e0_0 .net "rd", 15 0, L_0x5699ddb39920;  alias, 1 drivers
v0x5699ddb319a0_0 .net "state", 1 0, v0x5699ddb37cc0_0;  alias, 1 drivers
v0x5699ddb31a60_0 .net "wd", 15 0, v0x5699ddb2e090_0;  alias, 1 drivers
v0x5699ddb31b50_0 .net "we", 0 0, o0x715e99ce3cd8;  alias, 0 drivers
E_0x5699ddb313e0 .event posedge, v0x5699ddb12f40_0;
L_0x5699ddb4ab10 .array/port v0x5699ddb31460, L_0x5699ddb4abb0;
L_0x5699ddb4abb0 .part o0x715e99ce3c78, 2, 14;
S_0x5699ddb31d80 .scope module, "imem" "instr_memory" 3 46, 3 86 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 5 "addr";
    .port_info 3 /OUTPUT 16 "rd";
v0x5699ddb320a0 .array "RAM", 0 31, 15 0;
v0x5699ddb32580_0 .net "addr", 4 0, L_0x5699ddb38e10;  1 drivers
v0x5699ddb32660_0 .net "clk", 0 0, v0x5699ddb38550_0;  alias, 1 drivers
v0x5699ddb32780_0 .var "rd", 15 0;
v0x5699ddb32840_0 .net "state", 1 0, v0x5699ddb37cc0_0;  alias, 1 drivers
v0x5699ddb320a0_0 .array/port v0x5699ddb320a0, 0;
v0x5699ddb320a0_1 .array/port v0x5699ddb320a0, 1;
E_0x5699ddb31300/0 .event anyedge, v0x5699ddb2e340_0, v0x5699ddb32580_0, v0x5699ddb320a0_0, v0x5699ddb320a0_1;
v0x5699ddb320a0_2 .array/port v0x5699ddb320a0, 2;
v0x5699ddb320a0_3 .array/port v0x5699ddb320a0, 3;
v0x5699ddb320a0_4 .array/port v0x5699ddb320a0, 4;
v0x5699ddb320a0_5 .array/port v0x5699ddb320a0, 5;
E_0x5699ddb31300/1 .event anyedge, v0x5699ddb320a0_2, v0x5699ddb320a0_3, v0x5699ddb320a0_4, v0x5699ddb320a0_5;
v0x5699ddb320a0_6 .array/port v0x5699ddb320a0, 6;
v0x5699ddb320a0_7 .array/port v0x5699ddb320a0, 7;
v0x5699ddb320a0_8 .array/port v0x5699ddb320a0, 8;
v0x5699ddb320a0_9 .array/port v0x5699ddb320a0, 9;
E_0x5699ddb31300/2 .event anyedge, v0x5699ddb320a0_6, v0x5699ddb320a0_7, v0x5699ddb320a0_8, v0x5699ddb320a0_9;
v0x5699ddb320a0_10 .array/port v0x5699ddb320a0, 10;
v0x5699ddb320a0_11 .array/port v0x5699ddb320a0, 11;
v0x5699ddb320a0_12 .array/port v0x5699ddb320a0, 12;
v0x5699ddb320a0_13 .array/port v0x5699ddb320a0, 13;
E_0x5699ddb31300/3 .event anyedge, v0x5699ddb320a0_10, v0x5699ddb320a0_11, v0x5699ddb320a0_12, v0x5699ddb320a0_13;
v0x5699ddb320a0_14 .array/port v0x5699ddb320a0, 14;
v0x5699ddb320a0_15 .array/port v0x5699ddb320a0, 15;
v0x5699ddb320a0_16 .array/port v0x5699ddb320a0, 16;
v0x5699ddb320a0_17 .array/port v0x5699ddb320a0, 17;
E_0x5699ddb31300/4 .event anyedge, v0x5699ddb320a0_14, v0x5699ddb320a0_15, v0x5699ddb320a0_16, v0x5699ddb320a0_17;
v0x5699ddb320a0_18 .array/port v0x5699ddb320a0, 18;
v0x5699ddb320a0_19 .array/port v0x5699ddb320a0, 19;
v0x5699ddb320a0_20 .array/port v0x5699ddb320a0, 20;
v0x5699ddb320a0_21 .array/port v0x5699ddb320a0, 21;
E_0x5699ddb31300/5 .event anyedge, v0x5699ddb320a0_18, v0x5699ddb320a0_19, v0x5699ddb320a0_20, v0x5699ddb320a0_21;
v0x5699ddb320a0_22 .array/port v0x5699ddb320a0, 22;
v0x5699ddb320a0_23 .array/port v0x5699ddb320a0, 23;
v0x5699ddb320a0_24 .array/port v0x5699ddb320a0, 24;
v0x5699ddb320a0_25 .array/port v0x5699ddb320a0, 25;
E_0x5699ddb31300/6 .event anyedge, v0x5699ddb320a0_22, v0x5699ddb320a0_23, v0x5699ddb320a0_24, v0x5699ddb320a0_25;
v0x5699ddb320a0_26 .array/port v0x5699ddb320a0, 26;
v0x5699ddb320a0_27 .array/port v0x5699ddb320a0, 27;
v0x5699ddb320a0_28 .array/port v0x5699ddb320a0, 28;
v0x5699ddb320a0_29 .array/port v0x5699ddb320a0, 29;
E_0x5699ddb31300/7 .event anyedge, v0x5699ddb320a0_26, v0x5699ddb320a0_27, v0x5699ddb320a0_28, v0x5699ddb320a0_29;
v0x5699ddb320a0_30 .array/port v0x5699ddb320a0, 30;
v0x5699ddb320a0_31 .array/port v0x5699ddb320a0, 31;
E_0x5699ddb31300/8 .event anyedge, v0x5699ddb320a0_30, v0x5699ddb320a0_31;
E_0x5699ddb31300 .event/or E_0x5699ddb31300/0, E_0x5699ddb31300/1, E_0x5699ddb31300/2, E_0x5699ddb31300/3, E_0x5699ddb31300/4, E_0x5699ddb31300/5, E_0x5699ddb31300/6, E_0x5699ddb31300/7, E_0x5699ddb31300/8;
S_0x5699ddb329d0 .scope module, "immsh" "sl1" 3 55, 3 184 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5699ddb32c10_0 .net *"_ivl_1", 14 0, L_0x5699ddb4a010;  1 drivers
L_0x715e99c9a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5699ddb32d10_0 .net/2u *"_ivl_2", 0 0, L_0x715e99c9a0a8;  1 drivers
v0x5699ddb32df0_0 .net "a", 15 0, L_0x5699ddb49e40;  alias, 1 drivers
v0x5699ddb32eb0_0 .net "y", 15 0, L_0x5699ddb4a0b0;  alias, 1 drivers
L_0x5699ddb4a010 .part L_0x5699ddb49e40, 0, 15;
L_0x5699ddb4a0b0 .concat [ 1 15 0 0], L_0x715e99c9a0a8, L_0x5699ddb4a010;
S_0x5699ddb32ff0 .scope module, "pc_reg" "flipflop" 3 52, 3 192 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
P_0x5699ddb331d0 .param/l "WIDTH" 0 3 192, +C4<00000000000000000000000000010000>;
v0x5699ddb33390_0 .net "clk", 0 0, v0x5699ddb38550_0;  alias, 1 drivers
v0x5699ddb33450_0 .net "d", 15 0, L_0x5699ddb4a280;  alias, 1 drivers
v0x5699ddb33530_0 .var "q", 15 0;
v0x5699ddb33620_0 .net "reset", 0 0, v0x5699ddb38910_0;  alias, 1 drivers
v0x5699ddb336f0_0 .net "state", 1 0, v0x5699ddb37cc0_0;  alias, 1 drivers
E_0x5699ddb33330 .event posedge, v0x5699ddb2e280_0, v0x5699ddb12f40_0;
S_0x5699ddb33880 .scope module, "pcadd1" "adder" 3 53, 3 180 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5699ddb33ad0_0 .net "a", 15 0, v0x5699ddb33530_0;  alias, 1 drivers
L_0x715e99c9a018 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5699ddb33bb0_0 .net "b", 15 0, L_0x715e99c9a018;  1 drivers
v0x5699ddb33c70_0 .net "y", 15 0, L_0x5699ddb39880;  alias, 1 drivers
L_0x5699ddb39880 .arith/sum 16, v0x5699ddb33530_0, L_0x715e99c9a018;
S_0x5699ddb33de0 .scope module, "pcadd2" "adder" 3 56, 3 180 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
v0x5699ddb33fc0_0 .net "a", 15 0, L_0x5699ddb39880;  alias, 1 drivers
v0x5699ddb340d0_0 .net "b", 15 0, L_0x5699ddb4a0b0;  alias, 1 drivers
v0x5699ddb341a0_0 .net "y", 15 0, L_0x5699ddb4a150;  alias, 1 drivers
L_0x5699ddb4a150 .arith/sum 16, L_0x5699ddb39880, L_0x5699ddb4a0b0;
S_0x5699ddb342f0 .scope module, "pcbrmux" "mux2" 3 57, 3 198 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5699ddb344d0 .param/l "WIDTH" 0 3 198, +C4<00000000000000000000000000010000>;
v0x5699ddb34660_0 .net "d0", 15 0, L_0x5699ddb39880;  alias, 1 drivers
v0x5699ddb34770_0 .net "d1", 15 0, L_0x5699ddb4a150;  alias, 1 drivers
v0x5699ddb34830_0 .net "s", 0 0, L_0x5699ddb39730;  alias, 1 drivers
v0x5699ddb34930_0 .net "y", 15 0, L_0x5699ddb4a280;  alias, 1 drivers
L_0x5699ddb4a280 .functor MUXZ 16, L_0x5699ddb39880, L_0x5699ddb4a150, L_0x5699ddb39730, C4<>;
S_0x5699ddb34a50 .scope module, "resultmux" "mux2" 3 61, 3 198 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5699ddb34c30 .param/l "WIDTH" 0 3 198, +C4<00000000000000000000000000010000>;
v0x5699ddb34d70_0 .net "d0", 15 0, v0x5699ddb2ed90_0;  alias, 1 drivers
v0x5699ddb34e80_0 .net "d1", 15 0, L_0x5699ddb39920;  alias, 1 drivers
v0x5699ddb34f50_0 .net "s", 0 0, L_0x5699ddb394f0;  alias, 1 drivers
v0x5699ddb35070_0 .net "y", 15 0, L_0x5699ddb4a620;  alias, 1 drivers
L_0x5699ddb4a620 .functor MUXZ 16, v0x5699ddb2ed90_0, L_0x5699ddb39920, L_0x5699ddb394f0, C4<>;
S_0x5699ddb35180 .scope module, "se" "sign_ext" 3 54, 3 188 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x5699ddb353c0_0 .net *"_ivl_1", 0 0, L_0x5699ddb49ac0;  1 drivers
v0x5699ddb354c0_0 .net *"_ivl_2", 8 0, L_0x5699ddb49b60;  1 drivers
v0x5699ddb355a0_0 .net *"_ivl_4", 14 0, L_0x5699ddb49da0;  1 drivers
L_0x715e99c9a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5699ddb35660_0 .net *"_ivl_9", 0 0, L_0x715e99c9a060;  1 drivers
v0x5699ddb35740_0 .net "a", 5 0, L_0x5699ddb49ee0;  1 drivers
v0x5699ddb35870_0 .net "y", 15 0, L_0x5699ddb49e40;  alias, 1 drivers
L_0x5699ddb49ac0 .part L_0x5699ddb49ee0, 5, 1;
LS_0x5699ddb49b60_0_0 .concat [ 1 1 1 1], L_0x5699ddb49ac0, L_0x5699ddb49ac0, L_0x5699ddb49ac0, L_0x5699ddb49ac0;
LS_0x5699ddb49b60_0_4 .concat [ 1 1 1 1], L_0x5699ddb49ac0, L_0x5699ddb49ac0, L_0x5699ddb49ac0, L_0x5699ddb49ac0;
LS_0x5699ddb49b60_0_8 .concat [ 1 0 0 0], L_0x5699ddb49ac0;
L_0x5699ddb49b60 .concat [ 4 4 1 0], LS_0x5699ddb49b60_0_0, LS_0x5699ddb49b60_0_4, LS_0x5699ddb49b60_0_8;
L_0x5699ddb49da0 .concat [ 6 9 0 0], L_0x5699ddb49ee0, L_0x5699ddb49b60;
L_0x5699ddb49e40 .concat [ 15 1 0 0], L_0x5699ddb49da0, L_0x715e99c9a060;
S_0x5699ddb35970 .scope module, "srcbmux" "mux2" 3 65, 3 198 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5699ddb35b50 .param/l "WIDTH" 0 3 198, +C4<00000000000000000000000000010000>;
v0x5699ddb35cc0_0 .net "d0", 15 0, v0x5699ddb2e090_0;  alias, 1 drivers
v0x5699ddb35dd0_0 .net "d1", 15 0, L_0x5699ddb49e40;  alias, 1 drivers
v0x5699ddb35ee0_0 .net "s", 0 0, L_0x5699ddb39110;  alias, 1 drivers
v0x5699ddb35fd0_0 .net "y", 15 0, L_0x5699ddb4aa70;  alias, 1 drivers
L_0x5699ddb4aa70 .functor MUXZ 16, v0x5699ddb2e090_0, L_0x5699ddb49e40, L_0x5699ddb39110, C4<>;
S_0x5699ddb360d0 .scope module, "writemux" "mux2" 3 60, 3 198 0, S_0x5699ddaf4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 3 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 3 "y";
P_0x5699ddb362b0 .param/l "WIDTH" 0 3 198, +C4<00000000000000000000000000000011>;
v0x5699ddb363f0_0 .net "d0", 2 0, L_0x5699ddb4a4e0;  1 drivers
v0x5699ddb364f0_0 .net "d1", 2 0, L_0x5699ddb4a580;  1 drivers
v0x5699ddb365d0_0 .net "s", 0 0, L_0x5699ddb38fe0;  alias, 1 drivers
v0x5699ddb366f0_0 .net "y", 2 0, L_0x5699ddb4a440;  alias, 1 drivers
L_0x5699ddb4a440 .functor MUXZ 3, L_0x5699ddb4a4e0, L_0x5699ddb4a580, L_0x5699ddb38fe0, C4<>;
    .scope S_0x5699ddb31d80;
T_0 ;
    %vpi_call 3 90 "$readmemh", "memfile.dat", v0x5699ddb320a0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5699ddb31d80;
T_1 ;
    %wait E_0x5699ddb31300;
    %load/vec4 v0x5699ddb32840_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5699ddb32580_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5699ddb320a0, 4;
    %store/vec4 v0x5699ddb32780_0, 0, 16;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5699ddb2f980;
T_2 ;
    %wait E_0x5699ddaba390;
    %load/vec4 v0x5699ddb30470_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5699ddb30240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 127, 127, 7;
    %assign/vec4 v0x5699ddb2fed0_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 96, 0, 7;
    %assign/vec4 v0x5699ddb2fed0_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 96, 0, 7;
    %assign/vec4 v0x5699ddb2fed0_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 83, 0, 7;
    %assign/vec4 v0x5699ddb2fed0_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 20, 0, 7;
    %assign/vec4 v0x5699ddb2fed0_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 8, 0, 7;
    %assign/vec4 v0x5699ddb2fed0_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 88, 0, 7;
    %assign/vec4 v0x5699ddb2fed0_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5699ddb2f3e0;
T_3 ;
    %wait E_0x5699ddaba390;
    %load/vec4 v0x5699ddb2f810_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5699ddb2f750_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5699ddb2f670_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5699ddb2f670_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5699ddb2f670_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5699ddb2f670_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5699ddb2f670_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5699ddb2f670_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5699ddb2f670_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5699ddb32ff0;
T_4 ;
    %wait E_0x5699ddb33330;
    %load/vec4 v0x5699ddb33620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5699ddb33530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5699ddb33450_0;
    %assign/vec4 v0x5699ddb33530_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5699ddaf4d60;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5699ddb2e1c0, 4, 0;
    %pushi/vec4 11, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5699ddb2e1c0, 4, 0;
    %pushi/vec4 22, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5699ddb2e1c0, 4, 0;
    %pushi/vec4 33, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5699ddb2e1c0, 4, 0;
    %pushi/vec4 44, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5699ddb2e1c0, 4, 0;
    %pushi/vec4 55, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5699ddb2e1c0, 4, 0;
    %pushi/vec4 66, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5699ddb2e1c0, 4, 0;
    %pushi/vec4 77, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5699ddb2e1c0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x5699ddaf4d60;
T_6 ;
    %wait E_0x5699ddaf5b80;
    %load/vec4 v0x5699ddb2e340_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5699ddb05cd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5699ddb2e1c0, 4;
    %assign/vec4 v0x5699ddb2dfb0_0, 0;
    %load/vec4 v0x5699ddb2def0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5699ddb2e1c0, 4;
    %assign/vec4 v0x5699ddb2e090_0, 0;
T_6.0 ;
    %load/vec4 v0x5699ddb2e340_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5699ddb2e5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5699ddb2e500_0;
    %load/vec4 v0x5699ddb2e420_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5699ddb2e1c0, 0, 4;
T_6.4 ;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5699ddb2e7e0;
T_7 ;
    %wait E_0x5699ddb15540;
    %load/vec4 v0x5699ddb2ef80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5699ddb2ea70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5699ddb2ed90_0, 0, 16;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5699ddb2eb70_0;
    %pad/u 17;
    %load/vec4 v0x5699ddb2ec30_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x5699ddb2ed90_0, 0, 16;
    %store/vec4 v0x5699ddb2ecd0_0, 0, 1;
    %load/vec4 v0x5699ddb2ed90_0;
    %nor/r;
    %store/vec4 v0x5699ddb2eec0_0, 0, 1;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5699ddb2eb70_0;
    %load/vec4 v0x5699ddb2ec30_0;
    %sub;
    %store/vec4 v0x5699ddb2ed90_0, 0, 16;
    %load/vec4 v0x5699ddb2ed90_0;
    %nor/r;
    %store/vec4 v0x5699ddb2eec0_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5699ddb2eb70_0;
    %load/vec4 v0x5699ddb2ec30_0;
    %and;
    %inv;
    %store/vec4 v0x5699ddb2ed90_0, 0, 16;
    %load/vec4 v0x5699ddb2ed90_0;
    %nor/r;
    %store/vec4 v0x5699ddb2eec0_0, 0, 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5699ddb31170;
T_8 ;
    %wait E_0x5699ddb313e0;
    %load/vec4 v0x5699ddb31b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x5699ddb319a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5699ddb31a60_0;
    %load/vec4 v0x5699ddb31710_0;
    %parti/s 14, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5699ddb31460, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5699ddaf4bd0;
T_9 ;
    %wait E_0x5699ddaf5730;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5699ddb37cc0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5699ddaf4bd0;
T_10 ;
    %wait E_0x5699ddb313e0;
    %load/vec4 v0x5699ddb37cc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5699ddb36ce0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5699ddb37cc0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5699ddb37cc0_0, 0;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5699ddb37cc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x5699ddb36ce0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_10.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5699ddb36ce0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
T_10.8;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5699ddb37cc0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5699ddb37cc0_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5699ddb37cc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5699ddb37cc0_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5699ddb37cc0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5699ddb37cc0_0, 0;
T_10.11 ;
T_10.10 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5699ddb08fe0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38910_0, 0;
    %delay 21, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38910_0, 0;
    %end;
    .thread T_11;
    .scope S_0x5699ddb08fe0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5699ddb38550_0, 0;
    %delay 5, 0;
    %end;
    .thread T_12;
    .scope S_0x5699ddb08fe0;
T_13 ;
    %wait E_0x5699ddaf5420;
    %vpi_call 2 68 "$display", "Instruction: %h", v0x5699ddb386e0_0 {0 0 0};
    %vpi_call 2 69 "$display", "State: %h", v0x5699ddb38bf0_0 {0 0 0};
    %vpi_call 2 70 "$display", "Now: srca=%h, srcb=%h, aluout=%h, write_data=%h, result=%h, zero=%h, carry=%h", v0x5699ddb38a70_0, v0x5699ddb38b30_0, v0x5699ddb38360_0, v0x5699ddb38cb0_0, v0x5699ddb389b0_0, v0x5699ddb38d70_0, v0x5699ddb38440_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_add.v";
    "multi_cycle.v";
