// Seed: 1080388679
module module_0 #(
    parameter id_1 = 32'd86
) ();
  if (-1) begin : LABEL_0
    if ((1 !== 1 ? -1 : -1 - 1)) begin : LABEL_1
      wire _id_1 = id_1;
      wire [-1 : id_1] id_2;
    end
  end else begin : LABEL_2
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output tri1 id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_3 = 1'b0;
endmodule
module module_0 #(
    parameter id_22 = 32'd54,
    parameter id_6  = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    module_2,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  output wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire _id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output logic [7:0] id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire [id_22 : -1 'b0] id_29;
  module_0 modCall_1 ();
  assign id_17[id_6] = id_21;
endmodule
