set_min_delay 4.0 -rise -fall_from clk1 -rise_through and1 -fall_through * -fall_to adder1 -ignore_clock_latency -probe -reset_path
