ARM GAS  /tmp/ccLXhInW.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"lattice_ice_hx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/lattice_ice_hx.c"
  20              		.section	.text.FPGAGetBitstreamData,"ax",%progbits
  21              		.align	1
  22              		.global	FPGAGetBitstreamData
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	FPGAGetBitstreamData:
  28              	.LVL0:
  29              	.LFB145:
   1:Core/Src/lattice_ice_hx.c **** /**
   2:Core/Src/lattice_ice_hx.c ****  * Lattice ICE40HX NyanOS - Nyan Keys Driver
   3:Core/Src/lattice_ice_hx.c ****  * @author Reese Russell
   4:Core/Src/lattice_ice_hx.c ****  */
   5:Core/Src/lattice_ice_hx.c **** 
   6:Core/Src/lattice_ice_hx.c **** #include <stdlib.h>
   7:Core/Src/lattice_ice_hx.c **** 
   8:Core/Src/lattice_ice_hx.c **** #include "spi.h"
   9:Core/Src/lattice_ice_hx.c **** #include "24xx_eeprom.h"
  10:Core/Src/lattice_ice_hx.c **** #include "iceuncompr.h"
  11:Core/Src/lattice_ice_hx.c **** #include "lattice_ice_hx.h"
  12:Core/Src/lattice_ice_hx.c **** 
  13:Core/Src/lattice_ice_hx.c **** FPGAReturn FPGAInit(LatticeIceHX* fpga)
  14:Core/Src/lattice_ice_hx.c **** {
  15:Core/Src/lattice_ice_hx.c ****     // This needs to be 
  16:Core/Src/lattice_ice_hx.c ****     fpga->configured = false;
  17:Core/Src/lattice_ice_hx.c ****     FPGAGetBitstreamCompressedSize(fpga);
  18:Core/Src/lattice_ice_hx.c ****     FPGAGetBitstreamData(fpga);
  19:Core/Src/lattice_ice_hx.c ****     // First lets set the CRESET_B Low for more than 200ns and make sure the slave select is low
  20:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
  21:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_RESET);
  22:Core/Src/lattice_ice_hx.c ****     HAL_Delay(1); // Much longer than the needed 200ns but easy to implement
  23:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_SET);
  24:Core/Src/lattice_ice_hx.c ****     HAL_Delay(3); // This lets the internal configuration memory clear
  25:Core/Src/lattice_ice_hx.c ****     // Now we need to pull the slave select high and send 8 dummy cycles
  26:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_SET);
  27:Core/Src/lattice_ice_hx.c ****     const uint8_t lattice_dummy_bits = 0x00;
  28:Core/Src/lattice_ice_hx.c ****     HAL_SPI_Transmit(&hspi4, (uint8_t *)&lattice_dummy_bits, 1, 100);
  29:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
ARM GAS  /tmp/ccLXhInW.s 			page 2


  30:Core/Src/lattice_ice_hx.c ****     // Uncompress and write the bitstream - This happens all in one file to keep the ram footprint 
  31:Core/Src/lattice_ice_hx.c ****     WriteUncomprBitstream(&ice_uncompr, fpga->p_bitstream_compressed, fpga->bitstream_compressed_si
  32:Core/Src/lattice_ice_hx.c ****     
  33:Core/Src/lattice_ice_hx.c ****     return FPGA_SUCCESS;
  34:Core/Src/lattice_ice_hx.c **** }
  35:Core/Src/lattice_ice_hx.c **** 
  36:Core/Src/lattice_ice_hx.c **** FPGAReturn FPGAGetBitstreamData(LatticeIceHX* fpga)
  37:Core/Src/lattice_ice_hx.c **** {
  30              		.loc 1 37 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  38:Core/Src/lattice_ice_hx.c ****     // First lets work out the chunk logic
  39:Core/Src/lattice_ice_hx.c ****     if (fpga->bitstream_compressed_size == 0)
  34              		.loc 1 39 5 view .LVU1
  35              		.loc 1 39 13 is_stmt 0 view .LVU2
  36 0000 4188     		ldrh	r1, [r0, #2]
  37              		.loc 1 39 8 view .LVU3
  38 0002 0029     		cmp	r1, #0
  39 0004 36D0     		beq	.L9
  37:Core/Src/lattice_ice_hx.c ****     // First lets work out the chunk logic
  40              		.loc 1 37 1 view .LVU4
  41 0006 70B5     		push	{r4, r5, r6, lr}
  42              		.cfi_def_cfa_offset 16
  43              		.cfi_offset 4, -16
  44              		.cfi_offset 5, -12
  45              		.cfi_offset 6, -8
  46              		.cfi_offset 14, -4
  47 0008 0546     		mov	r5, r0
  40:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
  41:Core/Src/lattice_ice_hx.c ****     
  42:Core/Src/lattice_ice_hx.c ****     // Chunk loading and tracking
  43:Core/Src/lattice_ice_hx.c ****     uint16_t processed_chunks = 0; 
  48              		.loc 1 43 5 is_stmt 1 view .LVU5
  49              	.LVL1:
  44:Core/Src/lattice_ice_hx.c ****     uint16_t chunks = fpga->bitstream_compressed_size / EEPROM_DRIVER_TX_BUF_SZ;
  50              		.loc 1 44 5 view .LVU6
  45:Core/Src/lattice_ice_hx.c ****     chunks += fpga->bitstream_compressed_size % EEPROM_DRIVER_TX_BUF_SZ  == 0 ? 0 : 1;
  51              		.loc 1 45 5 view .LVU7
  52              		.loc 1 45 83 is_stmt 0 view .LVU8
  53 000a 11F07F06 		ands	r6, r1, #127
  54 000e 18BF     		it	ne
  55 0010 0126     		movne	r6, #1
  56              	.LVL2:
  46:Core/Src/lattice_ice_hx.c ****     if(chunks == 0)
  57              		.loc 1 46 5 is_stmt 1 view .LVU9
  58              		.loc 1 46 7 is_stmt 0 view .LVU10
  59 0012 16EBD116 		adds	r6, r6, r1, lsr #7
  60              	.LVL3:
  61              		.loc 1 46 7 view .LVU11
  62 0016 01D1     		bne	.L15
  47:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
  63              		.loc 1 47 16 view .LVU12
  64 0018 0020     		movs	r0, #0
  65              	.LVL4:
  66              	.L2:
  48:Core/Src/lattice_ice_hx.c ****     
ARM GAS  /tmp/ccLXhInW.s 			page 3


  49:Core/Src/lattice_ice_hx.c ****     // Reallocate the memory needed to hold the compressed bitstream
  50:Core/Src/lattice_ice_hx.c ****     uint8_t* temp_ptr = realloc(fpga->p_bitstream_compressed, fpga->bitstream_compressed_size);
  51:Core/Src/lattice_ice_hx.c ****     if (temp_ptr == NULL) {
  52:Core/Src/lattice_ice_hx.c ****         // Free the original memory as its contents are not needed
  53:Core/Src/lattice_ice_hx.c ****         free(fpga->p_bitstream_compressed);
  54:Core/Src/lattice_ice_hx.c ****         fpga->p_bitstream_compressed = NULL; // Avoid dangling pointer
  55:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
  56:Core/Src/lattice_ice_hx.c ****     }
  57:Core/Src/lattice_ice_hx.c **** 
  58:Core/Src/lattice_ice_hx.c ****     // Update the pointer as realloc was successful
  59:Core/Src/lattice_ice_hx.c ****     fpga->p_bitstream_compressed = temp_ptr;
  60:Core/Src/lattice_ice_hx.c **** 
  61:Core/Src/lattice_ice_hx.c ****     // Now lets start reading blocks of EEPROM in to the STM32F723's RAM
  62:Core/Src/lattice_ice_hx.c ****     for (uint16_t blk = 0; blk < chunks; ++blk) {
  63:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  64:Core/Src/lattice_ice_hx.c ****         EepromRead(&nos_eeprom, true, ADDR_FPGA_BITSTREAM + blk * EEPROM_DRIVER_TX_BUF_SZ, EEPROM_D
  65:Core/Src/lattice_ice_hx.c ****         while(nos_eeprom.rx_inflight){}
  66:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
  67:Core/Src/lattice_ice_hx.c ****         for(uint8_t byte = 0; byte < EEPROM_DRIVER_TX_BUF_SZ; ++byte) {
  68:Core/Src/lattice_ice_hx.c ****             fpga->p_bitstream_compressed[blk * EEPROM_DRIVER_TX_BUF_SZ + byte] = nos_eeprom.rx_buf[
  69:Core/Src/lattice_ice_hx.c ****         }
  70:Core/Src/lattice_ice_hx.c ****     }
  71:Core/Src/lattice_ice_hx.c **** 
  72:Core/Src/lattice_ice_hx.c ****     return FPGA_SUCCESS;
  73:Core/Src/lattice_ice_hx.c **** }
  67              		.loc 1 73 1 view .LVU13
  68 001a 70BD     		pop	{r4, r5, r6, pc}
  69              	.LVL5:
  70              	.L15:
  50:Core/Src/lattice_ice_hx.c ****     if (temp_ptr == NULL) {
  71              		.loc 1 50 5 is_stmt 1 view .LVU14
  50:Core/Src/lattice_ice_hx.c ****     if (temp_ptr == NULL) {
  72              		.loc 1 50 25 is_stmt 0 view .LVU15
  73 001c 4068     		ldr	r0, [r0, #4]
  74              	.LVL6:
  50:Core/Src/lattice_ice_hx.c ****     if (temp_ptr == NULL) {
  75              		.loc 1 50 25 view .LVU16
  76 001e FFF7FEFF 		bl	realloc
  77              	.LVL7:
  51:Core/Src/lattice_ice_hx.c ****         // Free the original memory as its contents are not needed
  78              		.loc 1 51 5 is_stmt 1 view .LVU17
  51:Core/Src/lattice_ice_hx.c ****         // Free the original memory as its contents are not needed
  79              		.loc 1 51 8 is_stmt 0 view .LVU18
  80 0022 10B1     		cbz	r0, .L16
  59:Core/Src/lattice_ice_hx.c **** 
  81              		.loc 1 59 5 is_stmt 1 view .LVU19
  59:Core/Src/lattice_ice_hx.c **** 
  82              		.loc 1 59 34 is_stmt 0 view .LVU20
  83 0024 6860     		str	r0, [r5, #4]
  62:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  84              		.loc 1 62 5 is_stmt 1 view .LVU21
  85              	.LBB2:
  62:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  86              		.loc 1 62 10 view .LVU22
  87              	.LVL8:
  62:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  88              		.loc 1 62 19 is_stmt 0 view .LVU23
ARM GAS  /tmp/ccLXhInW.s 			page 4


  89 0026 0024     		movs	r4, #0
  62:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  90              		.loc 1 62 5 view .LVU24
  91 0028 14E0     		b	.L4
  92              	.LVL9:
  93              	.L16:
  62:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
  94              		.loc 1 62 5 view .LVU25
  95              	.LBE2:
  53:Core/Src/lattice_ice_hx.c ****         fpga->p_bitstream_compressed = NULL; // Avoid dangling pointer
  96              		.loc 1 53 9 is_stmt 1 view .LVU26
  97 002a 6868     		ldr	r0, [r5, #4]
  98              	.LVL10:
  53:Core/Src/lattice_ice_hx.c ****         fpga->p_bitstream_compressed = NULL; // Avoid dangling pointer
  99              		.loc 1 53 9 is_stmt 0 view .LVU27
 100 002c FFF7FEFF 		bl	free
 101              	.LVL11:
  54:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
 102              		.loc 1 54 9 is_stmt 1 view .LVU28
  54:Core/Src/lattice_ice_hx.c ****         return FPGA_FAILURE;
 103              		.loc 1 54 38 is_stmt 0 view .LVU29
 104 0030 0020     		movs	r0, #0
 105 0032 6860     		str	r0, [r5, #4]
  55:Core/Src/lattice_ice_hx.c ****     }
 106              		.loc 1 55 9 is_stmt 1 view .LVU30
  55:Core/Src/lattice_ice_hx.c ****     }
 107              		.loc 1 55 16 is_stmt 0 view .LVU31
 108 0034 F1E7     		b	.L2
 109              	.LVL12:
 110              	.L7:
 111              	.LBB4:
 112              	.LBB3:
  68:Core/Src/lattice_ice_hx.c ****         }
 113              		.loc 1 68 13 is_stmt 1 discriminator 3 view .LVU32
  68:Core/Src/lattice_ice_hx.c ****         }
 114              		.loc 1 68 17 is_stmt 0 discriminator 3 view .LVU33
 115 0036 6868     		ldr	r0, [r5, #4]
  68:Core/Src/lattice_ice_hx.c ****         }
 116              		.loc 1 68 72 discriminator 3 view .LVU34
 117 0038 03EBC411 		add	r1, r3, r4, lsl #7
  68:Core/Src/lattice_ice_hx.c ****         }
 118              		.loc 1 68 99 discriminator 3 view .LVU35
 119 003c 0E4A     		ldr	r2, .L18
 120 003e 1A44     		add	r2, r2, r3
 121 0040 92F88520 		ldrb	r2, [r2, #133]	@ zero_extendqisi2
  68:Core/Src/lattice_ice_hx.c ****         }
 122              		.loc 1 68 80 discriminator 3 view .LVU36
 123 0044 4254     		strb	r2, [r0, r1]
  67:Core/Src/lattice_ice_hx.c ****             fpga->p_bitstream_compressed[blk * EEPROM_DRIVER_TX_BUF_SZ + byte] = nos_eeprom.rx_buf[
 124              		.loc 1 67 63 is_stmt 1 discriminator 3 view .LVU37
 125 0046 0133     		adds	r3, r3, #1
 126              	.LVL13:
  67:Core/Src/lattice_ice_hx.c ****             fpga->p_bitstream_compressed[blk * EEPROM_DRIVER_TX_BUF_SZ + byte] = nos_eeprom.rx_buf[
 127              		.loc 1 67 63 is_stmt 0 discriminator 3 view .LVU38
 128 0048 DBB2     		uxtb	r3, r3
 129              	.LVL14:
 130              	.L6:
ARM GAS  /tmp/ccLXhInW.s 			page 5


  67:Core/Src/lattice_ice_hx.c ****             fpga->p_bitstream_compressed[blk * EEPROM_DRIVER_TX_BUF_SZ + byte] = nos_eeprom.rx_buf[
 131              		.loc 1 67 36 is_stmt 1 discriminator 1 view .LVU39
 132 004a 13F0800F 		tst	r3, #128
 133 004e F2D0     		beq	.L7
 134              	.LBE3:
  62:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
 135              		.loc 1 62 42 discriminator 2 view .LVU40
 136 0050 0134     		adds	r4, r4, #1
 137              	.LVL15:
  62:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
 138              		.loc 1 62 42 is_stmt 0 discriminator 2 view .LVU41
 139 0052 A4B2     		uxth	r4, r4
 140              	.LVL16:
 141              	.L4:
  62:Core/Src/lattice_ice_hx.c ****         // Fetch 128 Bytes
 142              		.loc 1 62 32 is_stmt 1 discriminator 1 view .LVU42
 143 0054 B442     		cmp	r4, r6
 144 0056 0BD2     		bcs	.L17
  64:Core/Src/lattice_ice_hx.c ****         while(nos_eeprom.rx_inflight){}
 145              		.loc 1 64 9 view .LVU43
 146 0058 E201     		lsls	r2, r4, #7
 147 005a 8023     		movs	r3, #128
 148 005c 12B2     		sxth	r2, r2
 149 005e 0121     		movs	r1, #1
 150 0060 0548     		ldr	r0, .L18
 151 0062 FFF7FEFF 		bl	EepromRead
 152              	.LVL17:
  65:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 153              		.loc 1 65 9 view .LVU44
 154              	.L5:
  65:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 155              		.loc 1 65 39 discriminator 1 view .LVU45
  65:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 156              		.loc 1 65 15 discriminator 1 view .LVU46
  65:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 157              		.loc 1 65 25 is_stmt 0 discriminator 1 view .LVU47
 158 0066 044B     		ldr	r3, .L18
 159 0068 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
  65:Core/Src/lattice_ice_hx.c ****         // Write them to the allocated compressed bitstream buffer
 160              		.loc 1 65 15 discriminator 1 view .LVU48
 161 006a 002B     		cmp	r3, #0
 162 006c FBD1     		bne	.L5
 163 006e ECE7     		b	.L6
 164              	.L17:
 165              	.LBE4:
  72:Core/Src/lattice_ice_hx.c **** }
 166              		.loc 1 72 12 view .LVU49
 167 0070 0120     		movs	r0, #1
 168              	.LBB5:
 169 0072 D2E7     		b	.L2
 170              	.LVL18:
 171              	.L9:
 172              		.cfi_def_cfa_offset 0
 173              		.cfi_restore 4
 174              		.cfi_restore 5
 175              		.cfi_restore 6
 176              		.cfi_restore 14
ARM GAS  /tmp/ccLXhInW.s 			page 6


  72:Core/Src/lattice_ice_hx.c **** }
 177              		.loc 1 72 12 view .LVU50
 178              	.LBE5:
  40:Core/Src/lattice_ice_hx.c ****     
 179              		.loc 1 40 16 view .LVU51
 180 0074 0020     		movs	r0, #0
 181              	.LVL19:
 182              		.loc 1 73 1 view .LVU52
 183 0076 7047     		bx	lr
 184              	.L19:
 185              		.align	2
 186              	.L18:
 187 0078 00000000 		.word	nos_eeprom
 188              		.cfi_endproc
 189              	.LFE145:
 191              		.section	.text.FPGAGetBitstreamCompressedSize,"ax",%progbits
 192              		.align	1
 193              		.global	FPGAGetBitstreamCompressedSize
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	FPGAGetBitstreamCompressedSize:
 199              	.LVL20:
 200              	.LFB146:
  74:Core/Src/lattice_ice_hx.c **** 
  75:Core/Src/lattice_ice_hx.c **** FPGAReturn FPGAGetBitstreamCompressedSize(LatticeIceHX* fpga)
  76:Core/Src/lattice_ice_hx.c **** {
 201              		.loc 1 76 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		.loc 1 76 1 is_stmt 0 view .LVU54
 206 0000 10B5     		push	{r4, lr}
 207              		.cfi_def_cfa_offset 8
 208              		.cfi_offset 4, -8
 209              		.cfi_offset 14, -4
 210 0002 0446     		mov	r4, r0
  77:Core/Src/lattice_ice_hx.c ****     // We need to fetch the owners name from the eeprom - !!!FIXME!!! Polled
  78:Core/Src/lattice_ice_hx.c ****     EepromRead(&nos_eeprom, false, ADDR_FPGA_BITSTREAM_LEN, SIZE_FPGA_BITSTREAM_LEN);
 211              		.loc 1 78 5 is_stmt 1 view .LVU55
 212 0004 1023     		movs	r3, #16
 213 0006 B022     		movs	r2, #176
 214 0008 0021     		movs	r1, #0
 215 000a 0648     		ldr	r0, .L23
 216              	.LVL21:
 217              		.loc 1 78 5 is_stmt 0 view .LVU56
 218 000c FFF7FEFF 		bl	EepromRead
 219              	.LVL22:
  79:Core/Src/lattice_ice_hx.c ****     while(nos_eeprom.rx_inflight){}
 220              		.loc 1 79 5 is_stmt 1 view .LVU57
 221              	.L21:
 222              		.loc 1 79 35 discriminator 1 view .LVU58
 223              		.loc 1 79 11 discriminator 1 view .LVU59
 224              		.loc 1 79 21 is_stmt 0 discriminator 1 view .LVU60
 225 0010 044B     		ldr	r3, .L23
 226 0012 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 227              		.loc 1 79 11 discriminator 1 view .LVU61
ARM GAS  /tmp/ccLXhInW.s 			page 7


 228 0014 002B     		cmp	r3, #0
 229 0016 FBD1     		bne	.L21
  80:Core/Src/lattice_ice_hx.c ****     // Cast the eeprom as a pointer of shorts
  81:Core/Src/lattice_ice_hx.c ****     uint16_t *rx_buf = (uint16_t *)nos_eeprom.rx_buf;
 230              		.loc 1 81 5 is_stmt 1 view .LVU62
 231              	.LVL23:
  82:Core/Src/lattice_ice_hx.c ****     fpga->bitstream_compressed_size = rx_buf[SIZE_FPGA_BITSTREAM_LEN/2 - 2]; //Little Endian Cast? 
 232              		.loc 1 82 5 view .LVU63
 233              		.loc 1 82 37 is_stmt 0 view .LVU64
 234 0018 024B     		ldr	r3, .L23
 235 001a B3F89130 		ldrh	r3, [r3, #145]	@ unaligned
 236 001e 6380     		strh	r3, [r4, #2]	@ movhi
  83:Core/Src/lattice_ice_hx.c **** 
  84:Core/Src/lattice_ice_hx.c ****     return FPGA_SUCCESS;
 237              		.loc 1 84 5 is_stmt 1 view .LVU65
  85:Core/Src/lattice_ice_hx.c **** }...
 238              		.loc 1 85 1 is_stmt 0 view .LVU66
 239 0020 0120     		movs	r0, #1
 240 0022 10BD     		pop	{r4, pc}
 241              	.LVL24:
 242              	.L24:
 243              		.loc 1 85 1 view .LVU67
 244              		.align	2
 245              	.L23:
 246 0024 00000000 		.word	nos_eeprom
 247              		.cfi_endproc
 248              	.LFE146:
 250              		.section	.text.FPGAInit,"ax",%progbits
 251              		.align	1
 252              		.global	FPGAInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	FPGAInit:
 258              	.LVL25:
 259              	.LFB144:
  14:Core/Src/lattice_ice_hx.c **** {
 260              		.loc 1 14 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 8
 263              		@ frame_needed = 0, uses_anonymous_args = 0
  14:Core/Src/lattice_ice_hx.c **** {
 264              		.loc 1 14 1 is_stmt 0 view .LVU69
 265 0000 70B5     		push	{r4, r5, r6, lr}
 266              		.cfi_def_cfa_offset 16
 267              		.cfi_offset 4, -16
 268              		.cfi_offset 5, -12
 269              		.cfi_offset 6, -8
 270              		.cfi_offset 14, -4
 271 0002 82B0     		sub	sp, sp, #8
 272              		.cfi_def_cfa_offset 24
 273 0004 0446     		mov	r4, r0
  16:Core/Src/lattice_ice_hx.c ****     fpga->configured = false;
 274              		.loc 1 16 5 is_stmt 1 view .LVU70
  16:Core/Src/lattice_ice_hx.c ****     fpga->configured = false;
 275              		.loc 1 16 22 is_stmt 0 view .LVU71
 276 0006 0026     		movs	r6, #0
ARM GAS  /tmp/ccLXhInW.s 			page 8


 277 0008 0670     		strb	r6, [r0]
  17:Core/Src/lattice_ice_hx.c ****     FPGAGetBitstreamCompressedSize(fpga);
 278              		.loc 1 17 5 is_stmt 1 view .LVU72
 279 000a FFF7FEFF 		bl	FPGAGetBitstreamCompressedSize
 280              	.LVL26:
  18:Core/Src/lattice_ice_hx.c ****     FPGAGetBitstreamData(fpga);
 281              		.loc 1 18 5 view .LVU73
 282 000e 2046     		mov	r0, r4
 283 0010 FFF7FEFF 		bl	FPGAGetBitstreamData
 284              	.LVL27:
  20:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
 285              		.loc 1 20 5 view .LVU74
 286 0014 184D     		ldr	r5, .L27
 287 0016 3246     		mov	r2, r6
 288 0018 0821     		movs	r1, #8
 289 001a 2846     		mov	r0, r5
 290 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 291              	.LVL28:
  21:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_RESET);
 292              		.loc 1 21 5 view .LVU75
 293 0020 3246     		mov	r2, r6
 294 0022 1021     		movs	r1, #16
 295 0024 2846     		mov	r0, r5
 296 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 297              	.LVL29:
  22:Core/Src/lattice_ice_hx.c ****     HAL_Delay(1); // Much longer than the needed 200ns but easy to implement
 298              		.loc 1 22 5 view .LVU76
 299 002a 0120     		movs	r0, #1
 300 002c FFF7FEFF 		bl	HAL_Delay
 301              	.LVL30:
  23:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_SET);
 302              		.loc 1 23 5 view .LVU77
 303 0030 0122     		movs	r2, #1
 304 0032 1021     		movs	r1, #16
 305 0034 2846     		mov	r0, r5
 306 0036 FFF7FEFF 		bl	HAL_GPIO_WritePin
 307              	.LVL31:
  24:Core/Src/lattice_ice_hx.c ****     HAL_Delay(3); // This lets the internal configuration memory clear
 308              		.loc 1 24 5 view .LVU78
 309 003a 0320     		movs	r0, #3
 310 003c FFF7FEFF 		bl	HAL_Delay
 311              	.LVL32:
  26:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_SET);
 312              		.loc 1 26 5 view .LVU79
 313 0040 0122     		movs	r2, #1
 314 0042 0821     		movs	r1, #8
 315 0044 2846     		mov	r0, r5
 316 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 317              	.LVL33:
  27:Core/Src/lattice_ice_hx.c ****     const uint8_t lattice_dummy_bits = 0x00;
 318              		.loc 1 27 5 view .LVU80
  27:Core/Src/lattice_ice_hx.c ****     const uint8_t lattice_dummy_bits = 0x00;
 319              		.loc 1 27 19 is_stmt 0 view .LVU81
 320 004a 8DF80760 		strb	r6, [sp, #7]
  28:Core/Src/lattice_ice_hx.c ****     HAL_SPI_Transmit(&hspi4, (uint8_t *)&lattice_dummy_bits, 1, 100);
 321              		.loc 1 28 5 is_stmt 1 view .LVU82
 322 004e 6423     		movs	r3, #100
ARM GAS  /tmp/ccLXhInW.s 			page 9


 323 0050 0122     		movs	r2, #1
 324 0052 0DF10701 		add	r1, sp, #7
 325 0056 0948     		ldr	r0, .L27+4
 326 0058 FFF7FEFF 		bl	HAL_SPI_Transmit
 327              	.LVL34:
  29:Core/Src/lattice_ice_hx.c ****     HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
 328              		.loc 1 29 5 view .LVU83
 329 005c 3246     		mov	r2, r6
 330 005e 0821     		movs	r1, #8
 331 0060 2846     		mov	r0, r5
 332 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 333              	.LVL35:
  31:Core/Src/lattice_ice_hx.c ****     WriteUncomprBitstream(&ice_uncompr, fpga->p_bitstream_compressed, fpga->bitstream_compressed_si
 334              		.loc 1 31 5 view .LVU84
 335 0066 6288     		ldrh	r2, [r4, #2]
 336 0068 6168     		ldr	r1, [r4, #4]
 337 006a 0548     		ldr	r0, .L27+8
 338 006c FFF7FEFF 		bl	WriteUncomprBitstream
 339              	.LVL36:
  33:Core/Src/lattice_ice_hx.c ****     return FPGA_SUCCESS;
 340              		.loc 1 33 5 view .LVU85
  34:Core/Src/lattice_ice_hx.c **** }
 341              		.loc 1 34 1 is_stmt 0 view .LVU86
 342 0070 0120     		movs	r0, #1
 343 0072 02B0     		add	sp, sp, #8
 344              		.cfi_def_cfa_offset 16
 345              		@ sp needed
 346 0074 70BD     		pop	{r4, r5, r6, pc}
 347              	.LVL37:
 348              	.L28:
  34:Core/Src/lattice_ice_hx.c **** }
 349              		.loc 1 34 1 view .LVU87
 350 0076 00BF     		.align	2
 351              	.L27:
 352 0078 00100240 		.word	1073876992
 353 007c 00000000 		.word	hspi4
 354 0080 00000000 		.word	ice_uncompr
 355              		.cfi_endproc
 356              	.LFE144:
 358              		.text
 359              	.Letext0:
 360              		.file 2 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 361              		.file 3 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 362              		.file 4 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 363              		.file 5 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 364              		.file 6 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 365              		.file 7 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 366              		.file 8 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f723xx.h"
 367              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 368              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 369              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 370              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 371              		.file 13 "Core/Inc/24xx_eeprom.h"
 372              		.file 14 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 373              		.file 15 "Core/Inc/iceuncompr.h"
 374              		.file 16 "Core/Inc/spi.h"
 375              		.file 17 "Core/Inc/lattice_ice_hx.h"
ARM GAS  /tmp/ccLXhInW.s 			page 10


 376              		.file 18 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 377              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/ccLXhInW.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 lattice_ice_hx.c
     /tmp/ccLXhInW.s:21     .text.FPGAGetBitstreamData:00000000 $t
     /tmp/ccLXhInW.s:27     .text.FPGAGetBitstreamData:00000000 FPGAGetBitstreamData
     /tmp/ccLXhInW.s:187    .text.FPGAGetBitstreamData:00000078 $d
     /tmp/ccLXhInW.s:192    .text.FPGAGetBitstreamCompressedSize:00000000 $t
     /tmp/ccLXhInW.s:198    .text.FPGAGetBitstreamCompressedSize:00000000 FPGAGetBitstreamCompressedSize
     /tmp/ccLXhInW.s:246    .text.FPGAGetBitstreamCompressedSize:00000024 $d
     /tmp/ccLXhInW.s:251    .text.FPGAInit:00000000 $t
     /tmp/ccLXhInW.s:257    .text.FPGAInit:00000000 FPGAInit
     /tmp/ccLXhInW.s:352    .text.FPGAInit:00000078 $d

UNDEFINED SYMBOLS
realloc
free
EepromRead
nos_eeprom
HAL_GPIO_WritePin
HAL_Delay
HAL_SPI_Transmit
WriteUncomprBitstream
hspi4
ice_uncompr
