Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  1 14:14:03 2025
| Host         : gougou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  1 13:55:06 2025
| Host         : gougou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  1 13:52:28 2025
| Host         : gougou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  1 13:42:36 2025
| Host         : gougou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  1 13:22:18 2025
| Host         : gougou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 3) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr  1 13:11:03 2025
| Host         : gougou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 23:05:41 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 22:56:52 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 22:40:53 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mux_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_mux_0_0 (xilinx.com:user:mux:1.0 (Rev. 2)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mux_0_0'. These changes may impact your design.


-Upgraded port 'ctrl' width 3 differs from original width 1







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 22:40:53 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 22:13:13 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 3) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_img_proc_top_0_0'. These changes may impact your design.


-Upgrade has added port 'filter_sel'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 19:13:52 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 18:38:32 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 18:27:15 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 18:03:58 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 17:52:00 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 29 17:41:20 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 23 18:08:15 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 3) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_img_proc_top_0_0'. These changes may impact your design.


-Upgrade has removed port 'o_raddr'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 23 17:30:24 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_img_proc_top_0_0'. These changes may impact your design.


-Upgrade has removed port 'o_bram_addr'

-Upgrade has added port 'o_raddr'

-Upgrade has added port 'o_waddr'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 22 18:01:09 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 5) to (Rev. 2)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 22 17:46:22 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 3) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_img_proc_top_0_0'. These changes may impact your design.


-Upgrade has added port 'o_bram_addr'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 22 17:45:18 2025
| Host         : LAPTOP-NB96A511 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_img_proc_top_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_img_proc_top_0_0 (xilinx.com:user:img_proc_top:1.0) from (Rev. 2) to (Rev. 3)

