Analysis & Synthesis report for Nios_Sys_1
Wed Mar 13 12:51:38 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_p3n1:auto_generated
 21. Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux:cmd_demux
 22. Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 23. Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux
 24. Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 25. Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 26. Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux_003
 27. Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux_004
 28. Source assignments for Nios_V1:u0|altera_reset_controller:rst_controller
 29. Source assignments for Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo
 32. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo
 33. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory
 34. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 36. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 37. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 38. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 39. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator
 40. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator
 41. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator
 42. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 43. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 44. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 45. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 46. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 47. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 48. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 49. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 50. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent
 51. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent
 54. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent
 57. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router:router|Nios_V1_mm_interconnect_0_router_default_decode:the_default_decode
 60. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_001:router_001|Nios_V1_mm_interconnect_0_router_001_default_decode:the_default_decode
 61. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_002|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode
 62. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_003|Nios_V1_mm_interconnect_0_router_003_default_decode:the_default_decode
 63. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_004|Nios_V1_mm_interconnect_0_router_003_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_005|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_006|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
 67. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
 68. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 69. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 70. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
 71. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 72. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 73. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 74. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 75. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 76. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 77. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 78. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 79. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 80. Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 81. Parameter Settings for User Entity Instance: Nios_V1:u0|altera_reset_controller:rst_controller
 82. Parameter Settings for User Entity Instance: Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Parameter Settings for User Entity Instance: Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. scfifo Parameter Settings by Entity Instance
 85. altsyncram Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 87. Port Connectivity Checks: "Nios_V1:u0|altera_reset_controller:rst_controller"
 88. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 89. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 90. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 91. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_003|Nios_V1_mm_interconnect_0_router_003_default_decode:the_default_decode"
 92. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_002|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode"
 93. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_001:router_001|Nios_V1_mm_interconnect_0_router_001_default_decode:the_default_decode"
 94. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router:router|Nios_V1_mm_interconnect_0_router_default_decode:the_default_decode"
 95. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
 96. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent"
 97. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo"
 98. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent"
 99. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo"
100. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent"
101. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
102. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
103. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
104. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
105. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
106. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
107. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator"
108. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator"
109. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator"
110. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
111. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
112. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
113. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
114. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory"
115. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic"
116. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart"
117. Port Connectivity Checks: "Nios_V1:u0|Nios_V1_cpu:cpu"
118. Post-Synthesis Netlist Statistics for Top Partition
119. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
120. Elapsed Time Per Partition
121. Analysis & Synthesis Messages
122. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 13 12:51:38 2024           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; Nios_Sys_1                                      ;
; Top-level Entity Name           ; Nios_Sys_1                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2038                                            ;
; Total pins                      ; 10                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 227,200                                         ;
; Total DSP Blocks                ; 3                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Nios_Sys_1         ; Nios_Sys_1         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processors 12-16       ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                 ; Library     ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; Nios_V1/synthesis/Nios_V1.vhd                                                               ; yes             ; User VHDL File                               ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd                                                               ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_reset_controller.v                                      ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_reset_synchronizer.v                                    ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_irq_mapper.sv                                          ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v                                    ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_avalon_st_adapter.v                  ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_mux_001.sv                       ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_mux.sv                           ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_demux_001.sv                     ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_demux.sv                         ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_mux_001.sv                       ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_mux.sv                           ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_demux_001.sv                     ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_demux.sv                         ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_003.sv                        ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_002.sv                        ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_001.sv                        ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router.sv                            ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_master_agent.sv                                  ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_slave_translator.sv                              ; Nios_V1     ;
; Nios_V1/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_master_translator.sv                             ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_sys_timer.v                                            ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_sys_timer.v                                            ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_onchip_memory.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_onchip_memory.hex                                      ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_onchip_memory.v                                        ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_onchip_memory.v                                        ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v                                            ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_cpu.v                                                  ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu.v                                                  ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v                                              ; yes             ; Encrypted User Verilog HDL File              ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v                                              ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_sysclk.v                           ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_tck.v                              ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_wrapper.v                          ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_mult_cell.v                                    ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_mult_cell.v                                    ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_test_bench.v                                   ; Nios_V1     ;
; Nios_V1/synthesis/submodules/Nios_V1_LED_pio.v                                              ; yes             ; User Verilog HDL File                        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_LED_pio.v                                              ; Nios_V1     ;
; Nios_V1/Nios_Sys_1.vhd                                                                      ; yes             ; User VHDL File                               ; H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/Nios_Sys_1.vhd                                                                      ;             ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;             ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;             ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;             ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;             ;
; aglobal181.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                             ;             ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;             ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                 ;             ;
; altram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                 ;             ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                               ;             ;
; db/altsyncram_spj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_spj1.tdf                                                                      ;             ;
; db/altsyncram_ngj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_ngj1.tdf                                                                      ;             ;
; db/altsyncram_pdj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_pdj1.tdf                                                                      ;             ;
; db/altsyncram_voi1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_voi1.tdf                                                                      ;             ;
; altera_mult_add.tdf                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                        ;             ;
; db/altera_mult_add_37p2.v                                                                   ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altera_mult_add_37p2.v                                                                   ;             ;
; altera_mult_add_rtl.v                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                      ;             ;
; db/altsyncram_hmi1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_hmi1.tdf                                                                      ;             ;
; db/altsyncram_4kl1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_4kl1.tdf                                                                      ;             ;
; db/altsyncram_baj1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_baj1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                  ;             ;
; db/altsyncram_qid1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_qid1.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                          ;             ;
; scfifo.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                 ;             ;
; a_regfifo.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                              ;             ;
; a_dpfifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                               ;             ;
; a_i2fifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                               ;             ;
; a_fffifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                               ;             ;
; a_f2fifo.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                               ;             ;
; db/scfifo_3291.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/scfifo_3291.tdf                                                                          ;             ;
; db/a_dpfifo_5771.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/a_dpfifo_5771.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_vg7.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/cntr_vg7.tdf                                                                             ;             ;
; db/altsyncram_7pu1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_7pu1.tdf                                                                      ;             ;
; db/cntr_jgb.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/cntr_jgb.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                        ;             ;
; db/altsyncram_p3n1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_p3n1.tdf                                                                      ;             ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                ; altera_sld  ;
; db/ip/sld678592ff/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                           ;             ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                             ;             ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1348           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1996           ;
;     -- 7 input functions                    ; 27             ;
;     -- 6 input functions                    ; 438            ;
;     -- 5 input functions                    ; 445            ;
;     -- 4 input functions                    ; 355            ;
;     -- <=3 input functions                  ; 731            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2038           ;
;                                             ;                ;
; I/O pins                                    ; 10             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 227200         ;
;                                             ;                ;
; Total DSP Blocks                            ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2130           ;
; Total fan-out                               ; 20633          ;
; Average fan-out                             ; 4.77           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |Nios_Sys_1                                                                                                                             ; 1996 (1)            ; 2038 (0)                  ; 227200            ; 3          ; 10   ; 0            ; |Nios_Sys_1                                                                                                                                                                                                                                                                                                                                            ; Nios_Sys_1                              ; work         ;
;    |Nios_V1:u0|                                                                                                                         ; 1881 (0)            ; 1953 (0)                  ; 227200            ; 3          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0                                                                                                                                                                                                                                                                                                                                 ; Nios_V1                                 ; nios_v1      ;
;       |Nios_V1_LED_pio:led_pio|                                                                                                         ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_LED_pio:led_pio                                                                                                                                                                                                                                                                                                         ; Nios_V1_LED_pio                         ; Nios_V1      ;
;       |Nios_V1_cpu:cpu|                                                                                                                 ; 1356 (0)            ; 1558 (0)                  ; 62336             ; 3          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu                                                                                                                                                                                                                                                                                                                 ; Nios_V1_cpu                             ; Nios_V1      ;
;          |Nios_V1_cpu_cpu:cpu|                                                                                                          ; 1356 (1188)         ; 1558 (1225)               ; 62336             ; 3          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu                                                                                                                                                                                                                                                                                             ; Nios_V1_cpu_cpu                         ; Nios_V1      ;
;             |Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht|                                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht                                                                                                                                                                                                                                              ; Nios_V1_cpu_cpu_bht_module              ; Nios_V1      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                    ; altsyncram                              ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                     ; altsyncram_pdj1                         ; work         ;
;             |Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data|                                                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data                                                                                                                                                                                                                                      ; Nios_V1_cpu_cpu_dc_data_module          ; Nios_V1      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                            ; altsyncram                              ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                             ; altsyncram_4kl1                         ; work         ;
;             |Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag|                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag                                                                                                                                                                                                                                        ; Nios_V1_cpu_cpu_dc_tag_module           ; Nios_V1      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                              ; altsyncram                              ; work         ;
;                   |altsyncram_hmi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated                                                                                                                                                                               ; altsyncram_hmi1                         ; work         ;
;             |Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim|                                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim                                                                                                                                                                                                                                  ; Nios_V1_cpu_cpu_dc_victim_module        ; Nios_V1      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                        ; altsyncram                              ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                         ; altsyncram_baj1                         ; work         ;
;             |Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data|                                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data                                                                                                                                                                                                                                      ; Nios_V1_cpu_cpu_ic_data_module          ; Nios_V1      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                            ; altsyncram                              ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                             ; altsyncram_spj1                         ; work         ;
;             |Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag|                                                                      ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag                                                                                                                                                                                                                                        ; Nios_V1_cpu_cpu_ic_tag_module           ; Nios_V1      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                              ; altsyncram                              ; work         ;
;                   |altsyncram_ngj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated                                                                                                                                                                               ; altsyncram_ngj1                         ; work         ;
;             |Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|                                                                   ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell                                                                                                                                                                                                                                     ; Nios_V1_cpu_cpu_mult_cell               ; Nios_V1      ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                  ; altera_mult_add                         ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                              ; altera_mult_add_37p2                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                     ; altera_mult_add_rtl                     ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                            ; ama_multiplier_function                 ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                          ; ama_register_function                   ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                  ; altera_mult_add                         ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                              ; altera_mult_add_37p2                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                     ; altera_mult_add_rtl                     ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                            ; ama_multiplier_function                 ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                          ; ama_register_function                   ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                  ; altera_mult_add                         ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                              ; altera_mult_add_37p2                    ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                     ; altera_mult_add_rtl                     ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                            ; ama_multiplier_function                 ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                          ; ama_register_function                   ; work         ;
;             |Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|                                                                   ; 168 (6)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci                                                                                                                                                                                                                                     ; Nios_V1_cpu_cpu_nios2_oci               ; Nios_V1      ;
;                |Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|                                            ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper                                                                                                                                                         ; Nios_V1_cpu_cpu_debug_slave_wrapper     ; Nios_V1      ;
;                   |Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk|                                           ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk                                                                               ; Nios_V1_cpu_cpu_debug_slave_sysclk      ; Nios_V1      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                          ; altera_std_synchronizer                 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                          ; altera_std_synchronizer                 ; work         ;
;                   |Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|                                                 ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck                                                                                     ; Nios_V1_cpu_cpu_debug_slave_tck         ; Nios_V1      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                ; altera_std_synchronizer                 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                ; altera_std_synchronizer                 ; work         ;
;                   |sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy|                                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy                                                                                                  ; sld_virtual_jtag_basic                  ; work         ;
;                |Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|                                                  ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg                                                                                                                                                               ; Nios_V1_cpu_cpu_nios2_avalon_reg        ; Nios_V1      ;
;                |Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break|                                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break                                                                                                                                                                 ; Nios_V1_cpu_cpu_nios2_oci_break         ; Nios_V1      ;
;                |Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug|                                                    ; 6 (6)               ; 8 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug                                                                                                                                                                 ; Nios_V1_cpu_cpu_nios2_oci_debug         ; Nios_V1      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                             ; altera_std_synchronizer                 ; work         ;
;                |Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|                                                          ; 83 (83)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem                                                                                                                                                                       ; Nios_V1_cpu_cpu_nios2_ocimem            ; Nios_V1      ;
;                   |Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram|                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram                                                                                                    ; Nios_V1_cpu_cpu_ociram_sp_ram_module    ; Nios_V1      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                          ; altsyncram                              ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                           ; altsyncram_qid1                         ; work         ;
;             |Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a|                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a                                                                                                                                                                                                                      ; Nios_V1_cpu_cpu_register_bank_a_module  ; Nios_V1      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                            ; altsyncram                              ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                             ; altsyncram_voi1                         ; work         ;
;             |Nios_V1_cpu_cpu_register_bank_b_module:Nios_V1_cpu_cpu_register_bank_b|                                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_b_module:Nios_V1_cpu_cpu_register_bank_b                                                                                                                                                                                                                      ; Nios_V1_cpu_cpu_register_bank_b_module  ; Nios_V1      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_b_module:Nios_V1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                            ; altsyncram                              ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_b_module:Nios_V1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                             ; altsyncram_voi1                         ; work         ;
;       |Nios_V1_jtag_uart:jtag_uart|                                                                                                     ; 116 (35)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                     ; Nios_V1_jtag_uart                       ; Nios_V1      ;
;          |Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r                                                                                                                                                                                                                                           ; Nios_V1_jtag_uart_scfifo_r              ; Nios_V1      ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                  ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                             ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                           ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                            ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                         ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                ; work         ;
;          |Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w                                                                                                                                                                                                                                           ; Nios_V1_jtag_uart_scfifo_w              ; Nios_V1      ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                  ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                             ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                           ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                            ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                         ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                ; work         ;
;          |alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|                                                                        ; 33 (33)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                               ; alt_jtag_atlantic                       ; work         ;
;       |Nios_V1_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 286 (0)             ; 139 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                     ; Nios_V1_mm_interconnect_0               ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                       ; Nios_V1_mm_interconnect_0_cmd_demux     ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                               ; Nios_V1_mm_interconnect_0_cmd_demux_001 ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                            ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                   ; Nios_V1_mm_interconnect_0_cmd_mux_001   ; Nios_V1      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                      ; altera_merlin_arbitrator                ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                            ; 57 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                   ; Nios_V1_mm_interconnect_0_cmd_mux_001   ; Nios_V1      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                      ; altera_merlin_arbitrator                ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_router:router|                                                                                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router:router                                                                                                                                                                                                                                             ; Nios_V1_mm_interconnect_0_router        ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_router_001:router_001|                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                     ; Nios_V1_mm_interconnect_0_router_001    ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                               ; Nios_V1_mm_interconnect_0_rsp_demux_001 ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                               ; Nios_V1_mm_interconnect_0_rsp_demux_001 ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                           ; Nios_V1_mm_interconnect_0_rsp_mux       ; Nios_V1      ;
;          |Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                   ; Nios_V1_mm_interconnect_0_rsp_mux_001   ; Nios_V1      ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                   ; Nios_V1      ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                   ; Nios_V1      ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                   ; Nios_V1      ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                   ; Nios_V1      ;
;          |altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|                                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                   ; Nios_V1      ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                    ; altera_merlin_master_agent              ; Nios_V1      ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent               ; Nios_V1      ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent               ; Nios_V1      ;
;          |altera_merlin_slave_agent:sys_timer_s1_agent|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent               ; Nios_V1      ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator          ; Nios_V1      ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator          ; Nios_V1      ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 8 (8)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator          ; Nios_V1      ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator          ; Nios_V1      ;
;          |altera_merlin_slave_translator:sys_timer_s1_translator|                                                                       ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator          ; Nios_V1      ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter           ; Nios_V1      ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter           ; Nios_V1      ;
;       |Nios_V1_onchip_memory:onchip_memory|                                                                                             ; 1 (1)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                             ; Nios_V1_onchip_memory                   ; Nios_V1      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                              ; work         ;
;             |altsyncram_p3n1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_p3n1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_p3n1                         ; work         ;
;       |Nios_V1_sys_timer:sys_timer|                                                                                                     ; 106 (106)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_sys_timer:sys_timer                                                                                                                                                                                                                                                                                                     ; Nios_V1_sys_timer                       ; Nios_V1      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                          ; altera_reset_controller                 ; Nios_V1      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                           ; altera_reset_synchronizer               ; Nios_V1      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                               ; altera_reset_synchronizer               ; Nios_V1      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 114 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 113 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 113 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 113 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 112 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 112 (77)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664   ; None                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_b_module:Nios_V1_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                      ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                      ;
; Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_p3n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; Nios_V1_onchip_memory.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                        ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                    ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit          ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric        ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter          ;                 ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0                                                                                                                                                                                                                                                                 ; Nios_V1.qsys    ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu                                                                                                                                                                                                                                                 ; Nios_V1.qsys    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu                                                                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht                                                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim                                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data                                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_b_module:Nios_V1_cpu_cpu_register_bank_b                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dtrace:the_Nios_V1_cpu_cpu_nios2_oci_dtrace                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dtrace:the_Nios_V1_cpu_cpu_nios2_oci_dtrace|Nios_V1_cpu_cpu_nios2_oci_td_mode:Nios_V1_cpu_cpu_nios2_oci_trc_ctrl_td_mode                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_fifo:the_Nios_V1_cpu_cpu_nios2_oci_fifo                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_fifo:the_Nios_V1_cpu_cpu_nios2_oci_fifo|Nios_V1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_V1_cpu_cpu_nios2_oci_compute_input_tm_cnt ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_fifo:the_Nios_V1_cpu_cpu_nios2_oci_fifo|Nios_V1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_V1_cpu_cpu_nios2_oci_fifo_cnt_inc                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_fifo:the_Nios_V1_cpu_cpu_nios2_oci_fifo|Nios_V1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_V1_cpu_cpu_nios2_oci_fifo_wrptr_inc             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_im:the_Nios_V1_cpu_cpu_nios2_oci_im                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_itrace:the_Nios_V1_cpu_cpu_nios2_oci_itrace                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_pib:the_Nios_V1_cpu_cpu_nios2_oci_pib                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram                                    ;                 ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_irq_mapper:irq_mapper                                                                                                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart                                                                                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_LED_pio:led_pio                                                                                                                                                                                                                                         ; Nios_V1.qsys    ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                       ; Nios_V1.qsys    ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                           ; Nios_V1.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                               ; Nios_V1.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                           ; Nios_V1.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                    ; Nios_V1.qsys    ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                               ; Nios_V1.qsys    ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                          ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                 ; Nios_V1.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                            ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                             ; Nios_V1.qsys    ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                        ; Nios_V1.qsys    ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                         ; Nios_V1.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                    ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                               ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                          ; Nios_V1.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                    ; Nios_V1.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                               ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                          ; Nios_V1.qsys    ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router:router                                                                                                                                                                             ; Nios_V1.qsys    ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_001:router_001                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_002                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_003                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_004                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_005                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_006                                                                                                                                                                     ; Nios_V1.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                       ; Nios_V1.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                               ; Nios_V1.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                               ; Nios_V1.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                           ; Nios_V1.qsys    ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent                                                                                                                                                                        ; Nios_V1.qsys    ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo                                                                                                                                                                   ; Nios_V1.qsys    ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator                                                                                                                                                              ; Nios_V1.qsys    ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory                                                                                                                                                                                                                             ; Nios_V1.qsys    ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                          ; Nios_V1.qsys    ;
; Altera ; altera_avalon_timer             ; 18.1    ; N/A          ; N/A          ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_sys_timer:sys_timer                                                                                                                                                                                                                                     ; Nios_V1.qsys    ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                 ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[8..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|av_chipselect_pre                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|av_chipselect_pre                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[17..31]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_im:the_Nios_V1_cpu_cpu_nios2_oci_im|trc_wrap                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_im:the_Nios_V1_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                       ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                       ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                       ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                       ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[1]                                                                                                                               ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                               ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                 ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                 ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                 ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                 ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                 ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                 ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                               ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                               ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                               ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                               ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                               ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                               ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_badaddr_reg_baddr[0..15]                                                                                                                                                                                         ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                                                                                            ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                 ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                          ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                   ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                   ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                                                            ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator|waitrequest_reset_override                                                                                                                      ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|waitrequest_reset_override                                                                                                                          ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                     ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[2]                                                                                                                                      ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                                                                      ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                        ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                           ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                               ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                               ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                               ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                               ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                 ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                 ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                 ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                 ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                 ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                 ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                   ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                    ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                  ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..16]                                                                                                                                                                                  ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                  ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                            ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                            ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                         ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ; Merged with Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                 ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break|trigger_state                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                              ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break|trigbrktype                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize.001 ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 343                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                                       ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_badaddr_reg_baddr[16]                                                                                                                                                                                            ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                   ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[17],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                           ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                     ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                  ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                     ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                       ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break|trigbrktype                                                                            ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                               ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                 ;                           ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                             ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                 ;                           ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                              ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76],                                                                                                                               ;
;                                                                                                                                                                                                                                                                 ;                           ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                         ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                       ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                      ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                    ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                      ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                  ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                 ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break|trigger_state                                                                          ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                           ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                           ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                             ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                               ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                 ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                               ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                 ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                             ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                               ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                             ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                               ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                            ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                              ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                              ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                               ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                              ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                              ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                             ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                               ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                      ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                         ; Stuck at GND              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                  ; Stuck at VCC              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                  ; Stuck at VCC              ; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                   ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2038  ;
; Number of registers using Synchronous Clear  ; 250   ;
; Number of registers using Synchronous Load   ; 251   ;
; Number of registers using Asynchronous Clear ; 1707  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1483  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                   ; 35      ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                           ; 7       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                           ; 1       ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                           ; 11      ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                       ; 2       ;
; Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                       ; 2       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                        ; 1       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                        ; 4       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                           ; 2       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                     ; 8       ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                    ; 3       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; 1       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                           ; 1       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                     ; 2       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                     ; 2       ;
; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                               ; 3       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                              ; 1       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; 1       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[3]                                                                                                                                                                                                                                                                      ; 3       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[15]                                                                                                                                                                                                                                                                     ; 3       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[14]                                                                                                                                                                                                                                                                     ; 3       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[9]                                                                                                                                                                                                                                                                      ; 3       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[8]                                                                                                                                                                                                                                                                      ; 3       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[6]                                                                                                                                                                                                                                                                      ; 3       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[2]                                                                                                                                                                                                                                                                      ; 3       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|internal_counter[0]                                                                                                                                                                                                                                                                      ; 3       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                            ; 1       ;
; Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_pipe_flush_waddr[13]                                                                                                                                                                                                                                                           ; 1       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 1       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[3]                                                                                                                                                                                                                                                                     ; 2       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[15]                                                                                                                                                                                                                                                                    ; 2       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[14]                                                                                                                                                                                                                                                                    ; 2       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[9]                                                                                                                                                                                                                                                                     ; 2       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[8]                                                                                                                                                                                                                                                                     ; 2       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[6]                                                                                                                                                                                                                                                                     ; 2       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[2]                                                                                                                                                                                                                                                                     ; 2       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[1]                                                                                                                                                                                                                                                                     ; 2       ;
; Nios_V1:u0|Nios_V1_sys_timer:sys_timer|period_l_register[0]                                                                                                                                                                                                                                                                     ; 2       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 43                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                 ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_inst_result[6]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_inst_result[27]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|sr[36]                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|sr[33]                                                                                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|sr[6]                                                                                             ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck|sr[29]                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_pipe_flush_waddr[4]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|M_rot[21]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|dc_data_rd_port_addr[3]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|dc_data_wr_port_data[3]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|dc_data_wr_port_data[14]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_rot_step1[9]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|E_logic_result[4]                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|D_src2_reg[11]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Nios_Sys_1|Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |Nios_Sys_1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_p3n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory ;
+----------------+---------------------------+------------------------------------------------+
; Parameter Name ; Value                     ; Type                                           ;
+----------------+---------------------------+------------------------------------------------+
; INIT_FILE      ; Nios_V1_onchip_memory.hex ; String                                         ;
+----------------+---------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                 ;
+------------------------------------+---------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                              ;
; WIDTH_A                            ; 32                        ; Signed Integer                                       ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                                       ;
; NUMWORDS_A                         ; 5120                      ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WIDTH_B                            ; 1                         ; Untyped                                              ;
; WIDTHAD_B                          ; 1                         ; Untyped                                              ;
; NUMWORDS_B                         ; 1                         ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                              ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                              ;
; INIT_FILE                          ; Nios_V1_onchip_memory.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 5120                      ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_p3n1           ; Untyped                                              ;
+------------------------------------+---------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router:router|Nios_V1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_001:router_001|Nios_V1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_002|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_003|Nios_V1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_004|Nios_V1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_005|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_006|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                        ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                        ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                        ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                        ;
; REORDER                   ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                               ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                             ;
; Entity Instance            ; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
; Entity Instance            ; Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                        ;
; Entity Instance                           ; Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 5120                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_003|Nios_V1_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_002|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_001:router_001|Nios_V1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router:router|Nios_V1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic"                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Nios_V1:u0|Nios_V1_cpu:cpu"                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1953                        ;
;     CLR               ; 370                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 19                          ;
;     ENA               ; 62                          ;
;     ENA CLR           ; 1009                        ;
;     ENA CLR SCLR      ; 95                          ;
;     ENA CLR SCLR SLD  ; 58                          ;
;     ENA CLR SLD       ; 114                         ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 30                          ;
;     plain             ; 97                          ;
; arriav_lcell_comb     ; 1882                        ;
;     arith             ; 203                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 110                         ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 25                          ;
;         7 data inputs ; 25                          ;
;     normal            ; 1654                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 188                         ;
;         3 data inputs ; 250                         ;
;         4 data inputs ; 341                         ;
;         5 data inputs ; 419                         ;
;         6 data inputs ; 416                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 49                          ;
; stratixv_ram_block    ; 263                         ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 2.44                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 114                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 112                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 19                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 26                                       ;
;         6 data inputs ; 22                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.61                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Mar 13 12:50:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Nios_Sys_1 -c Nios_Sys_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file nios_v1/synthesis/nios_v1.vhd
    Info (12022): Found design unit 1: Nios_V1-rtl File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 17
    Info (12023): Found entity 1: Nios_V1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_irq_mapper.sv
    Info (12023): Found entity 1: Nios_V1_irq_mapper File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0.v
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_avalon_st_adapter File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_rsp_mux_001 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file nios_v1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_rsp_mux File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_rsp_demux_001 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_rsp_demux File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_cmd_mux_001 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_cmd_mux File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_cmd_demux_001 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_cmd_demux File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file nios_v1/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_router_003_default_decode File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Nios_V1_mm_interconnect_0_router_003 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_router_002_default_decode File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Nios_V1_mm_interconnect_0_router_002 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_router_001_default_decode File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Nios_V1_mm_interconnect_0_router_001 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_v1/synthesis/submodules/nios_v1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Nios_V1_mm_interconnect_0_router_default_decode File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Nios_V1_mm_interconnect_0_router File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_sys_timer.v
    Info (12023): Found entity 1: Nios_V1_sys_timer File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_sys_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_onchip_memory.v
    Info (12023): Found entity 1: Nios_V1_onchip_memory File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_onchip_memory.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file nios_v1/synthesis/submodules/nios_v1_jtag_uart.v
    Info (12023): Found entity 1: Nios_V1_jtag_uart_sim_scfifo_w File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Nios_V1_jtag_uart_scfifo_w File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Nios_V1_jtag_uart_sim_scfifo_r File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Nios_V1_jtag_uart_scfifo_r File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Nios_V1_jtag_uart File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_cpu.v
    Info (12023): Found entity 1: Nios_V1_cpu File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file nios_v1/synthesis/submodules/nios_v1_cpu_cpu.v
    Info (12023): Found entity 1: Nios_V1_cpu_cpu_ic_data_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: Nios_V1_cpu_cpu_ic_tag_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: Nios_V1_cpu_cpu_bht_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: Nios_V1_cpu_cpu_register_bank_a_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: Nios_V1_cpu_cpu_register_bank_b_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: Nios_V1_cpu_cpu_dc_tag_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: Nios_V1_cpu_cpu_dc_data_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: Nios_V1_cpu_cpu_dc_victim_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: Nios_V1_cpu_cpu_nios2_oci_debug File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: Nios_V1_cpu_cpu_nios2_oci_break File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: Nios_V1_cpu_cpu_nios2_oci_xbrk File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: Nios_V1_cpu_cpu_nios2_oci_dbrk File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: Nios_V1_cpu_cpu_nios2_oci_itrace File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: Nios_V1_cpu_cpu_nios2_oci_td_mode File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: Nios_V1_cpu_cpu_nios2_oci_dtrace File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: Nios_V1_cpu_cpu_nios2_oci_compute_input_tm_cnt File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: Nios_V1_cpu_cpu_nios2_oci_fifo_wrptr_inc File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: Nios_V1_cpu_cpu_nios2_oci_fifo_cnt_inc File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: Nios_V1_cpu_cpu_nios2_oci_fifo File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: Nios_V1_cpu_cpu_nios2_oci_pib File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: Nios_V1_cpu_cpu_nios2_oci_im File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: Nios_V1_cpu_cpu_nios2_performance_monitors File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: Nios_V1_cpu_cpu_nios2_avalon_reg File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: Nios_V1_cpu_cpu_ociram_sp_ram_module File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: Nios_V1_cpu_cpu_nios2_ocimem File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: Nios_V1_cpu_cpu_nios2_oci File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: Nios_V1_cpu_cpu File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Nios_V1_cpu_cpu_debug_slave_sysclk File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Nios_V1_cpu_cpu_debug_slave_tck File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Nios_V1_cpu_cpu_debug_slave_wrapper File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: Nios_V1_cpu_cpu_mult_cell File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: Nios_V1_cpu_cpu_test_bench File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_v1/synthesis/submodules/nios_v1_led_pio.v
    Info (12023): Found entity 1: Nios_V1_LED_pio File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_LED_pio.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file nios_v1/nios_sys_1.vhd
    Info (12022): Found design unit 1: Nios_Sys_1-structure File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/Nios_Sys_1.vhd Line: 13
    Info (12023): Found entity 1: Nios_Sys_1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/Nios_Sys_1.vhd Line: 7
Info (12127): Elaborating entity "Nios_Sys_1" for the top level hierarchy
Info (12128): Elaborating entity "Nios_V1" for hierarchy "Nios_V1:u0" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/Nios_Sys_1.vhd Line: 24
Info (12128): Elaborating entity "Nios_V1_LED_pio" for hierarchy "Nios_V1:u0|Nios_V1_LED_pio:led_pio" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 297
Info (12128): Elaborating entity "Nios_V1_cpu" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 309
Info (12128): Elaborating entity "Nios_V1_cpu_cpu" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu.v Line: 69
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_test_bench" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_test_bench:the_Nios_V1_cpu_cpu_test_bench" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 5979
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_ic_data_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 6981
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_data_module:Nios_V1_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_ic_tag_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 7047
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ngj1.tdf
    Info (12023): Found entity 1: altsyncram_ngj1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_ngj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ngj1" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_ic_tag_module:Nios_V1_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ngj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_bht_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 7245
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_bht_module:Nios_V1_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_register_bank_a_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 8202
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_a_module:Nios_V1_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_register_bank_b_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_register_bank_b_module:Nios_V1_cpu_cpu_register_bank_b" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 8220
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_mult_cell" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 8805
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_mult_cell:the_Nios_V1_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_dc_tag_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 9227
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hmi1.tdf
    Info (12023): Found entity 1: altsyncram_hmi1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_hmi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hmi1" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_tag_module:Nios_V1_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_hmi1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_dc_data_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 9293
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_data_module:Nios_V1_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_dc_victim_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 9405
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_dc_victim_module:Nios_V1_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 10184
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_debug" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 632
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_debug:the_Nios_V1_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_break" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_break:the_Nios_V1_cpu_cpu_nios2_oci_break" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_xbrk" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_xbrk:the_Nios_V1_cpu_cpu_nios2_oci_xbrk" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_dbrk" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dbrk:the_Nios_V1_cpu_cpu_nios2_oci_dbrk" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_itrace" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_itrace:the_Nios_V1_cpu_cpu_nios2_oci_itrace" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_dtrace" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dtrace:the_Nios_V1_cpu_cpu_nios2_oci_dtrace" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_td_mode" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_dtrace:the_Nios_V1_cpu_cpu_nios2_oci_dtrace|Nios_V1_cpu_cpu_nios2_oci_td_mode:Nios_V1_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_fifo" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_fifo:the_Nios_V1_cpu_cpu_nios2_oci_fifo" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_fifo:the_Nios_V1_cpu_cpu_nios2_oci_fifo|Nios_V1_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_Nios_V1_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_fifo:the_Nios_V1_cpu_cpu_nios2_oci_fifo|Nios_V1_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_Nios_V1_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_fifo:the_Nios_V1_cpu_cpu_nios2_oci_fifo|Nios_V1_cpu_cpu_nios2_oci_fifo_cnt_inc:the_Nios_V1_cpu_cpu_nios2_oci_fifo_cnt_inc" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_pib" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_pib:the_Nios_V1_cpu_cpu_nios2_oci_pib" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_oci_im" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_oci_im:the_Nios_V1_cpu_cpu_nios2_oci_im" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_avalon_reg" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_avalon_reg:the_Nios_V1_cpu_cpu_nios2_avalon_reg" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_nios2_ocimem" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_ociram_sp_ram_module" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2675
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_nios2_ocimem:the_Nios_V1_cpu_cpu_nios2_ocimem|Nios_V1_cpu_cpu_ociram_sp_ram_module:Nios_V1_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_debug_slave_wrapper" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_debug_slave_tck" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_tck:the_Nios_V1_cpu_cpu_debug_slave_tck" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Nios_V1_cpu_cpu_debug_slave_sysclk" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|Nios_V1_cpu_cpu_debug_slave_sysclk:the_Nios_V1_cpu_cpu_debug_slave_sysclk" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Nios_V1:u0|Nios_V1_cpu:cpu|Nios_V1_cpu_cpu:cpu|Nios_V1_cpu_cpu_nios2_oci:the_Nios_V1_cpu_cpu_nios2_oci|Nios_V1_cpu_cpu_debug_slave_wrapper:the_Nios_V1_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_V1_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Nios_V1_jtag_uart" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 341
Info (12128): Elaborating entity "Nios_V1_jtag_uart_scfifo_w" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_w:the_Nios_V1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "Nios_V1_jtag_uart_scfifo_r" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|Nios_V1_jtag_uart_scfifo_r:the_Nios_V1_jtag_uart_scfifo_r" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Nios_V1:u0|Nios_V1_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_V1_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Nios_V1_onchip_memory" for hierarchy "Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 355
Info (12128): Elaborating entity "altsyncram" for hierarchy "Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_onchip_memory.v Line: 69
Info (12130): Elaborated megafunction instantiation "Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_onchip_memory.v Line: 69
Info (12133): Instantiated megafunction "Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram" with the following parameter: File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_onchip_memory.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Nios_V1_onchip_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3n1.tdf
    Info (12023): Found entity 1: altsyncram_p3n1 File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/altsyncram_p3n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p3n1" for hierarchy "Nios_V1:u0|Nios_V1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_p3n1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Nios_V1_sys_timer" for hierarchy "Nios_V1:u0|Nios_V1_sys_timer:sys_timer" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 370
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 382
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 508
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 568
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 632
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 760
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_s1_translator" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 824
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 888
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 969
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1050
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1134
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1175
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_router" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router:router" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1691
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_router_default_decode" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router:router|Nios_V1_mm_interconnect_0_router_default_decode:the_default_decode" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_router_001" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_001:router_001" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1707
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_router_001_default_decode" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_001:router_001|Nios_V1_mm_interconnect_0_router_001_default_decode:the_default_decode" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_router_002" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_002" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1723
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_router_002_default_decode" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_002:router_002|Nios_V1_mm_interconnect_0_router_002_default_decode:the_default_decode" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_router_003" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_003" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1739
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_router_003_default_decode" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_router_003:router_003|Nios_V1_mm_interconnect_0_router_003_default_decode:the_default_decode" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1837
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_cmd_demux" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux:cmd_demux" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1928
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_cmd_demux_001" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1951
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_cmd_mux" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux:cmd_mux" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1968
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_cmd_mux_001" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 1991
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_rsp_demux" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux:rsp_demux" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 2065
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_rsp_demux_001" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 2088
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_rsp_mux" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 2186
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_rsp_mux_001" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 2209
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_avalon_st_adapter" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0.v Line: 2238
Info (12128): Elaborating entity "Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Nios_V1:u0|Nios_V1_mm_interconnect_0:mm_interconnect_0|Nios_V1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Nios_V1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Nios_V1_irq_mapper" for hierarchy "Nios_V1:u0|Nios_V1_irq_mapper:irq_mapper" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 434
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Nios_V1:u0|altera_reset_controller:rst_controller" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/Nios_V1.vhd Line: 443
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Nios_V1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_Nios_V1_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: H:/COMPSYS701/COMPSYS701/Lab1/P1/Nios_V1/synthesis/submodules/Nios_V1_cpu_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.13.12:51:21 Progress: Loading sld678592ff/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: H:/COMPSYS701/COMPSYS701/Lab1/P1/db/ip/sld678592ff/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file H:/COMPSYS701/COMPSYS701/Lab1/P1/output_files/Nios_Sys_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3423 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 3142 logic cells
    Info (21064): Implemented 263 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 575 warnings
    Info: Peak virtual memory: 5116 megabytes
    Info: Processing ended: Wed Mar 13 12:51:39 2024
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/COMPSYS701/COMPSYS701/Lab1/P1/output_files/Nios_Sys_1.map.smsg.


