Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\vladi\Desktop\Elec\Architecture_SE\Radar_2D_Vlad\Test_Unitaire_Materiel\Neopixel_Alone\Neopixel.qsys --block-symbol-file --output-directory=C:\Users\vladi\Desktop\Elec\Architecture_SE\Radar_2D_Vlad\Test_Unitaire_Materiel\Neopixel_Alone\Neopixel --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Neopixel_Alone/Neopixel.qsys
Progress: Reading input file
Progress: Adding Neopixel_Alone_1 [Neopixel_Alone 1.50]
Progress: Parameterizing module Neopixel_Alone_1
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\vladi\Desktop\Elec\Architecture_SE\Radar_2D_Vlad\Test_Unitaire_Materiel\Neopixel_Alone\Neopixel.qsys --synthesis=VERILOG --output-directory=C:\Users\vladi\Desktop\Elec\Architecture_SE\Radar_2D_Vlad\Test_Unitaire_Materiel\Neopixel_Alone\Neopixel\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading Neopixel_Alone/Neopixel.qsys
Progress: Reading input file
Progress: Adding Neopixel_Alone_1 [Neopixel_Alone 1.50]
Progress: Parameterizing module Neopixel_Alone_1
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Neopixel: Generating Neopixel "Neopixel" for QUARTUS_SYNTH
Info: Neopixel_Alone_1: "Neopixel" instantiated Neopixel_Alone "Neopixel_Alone_1"
Info: rst_controller: "Neopixel" instantiated altera_reset_controller "rst_controller"
Info: Neopixel: Done "Neopixel" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
