Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 07:57:38 PDT 2021
Options: -files ../Genus_inputs/Script_Adders_mmmc.tcl -log log_Adders_mmmc.log 
Date:    Tue Oct 31 01:41:00 2023
Host:    ip-172-31-46-123.us-east-2.compute.internal (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (8cores*8cpus*1physical cpu*Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz 46080KB) (32778796KB)
PID:     3439
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (12 seconds elapsed).

#@ Processing -files option
@genus 1> source ../Genus_inputs/Script_Adders_mmmc.tcl
#@ Begin verbose source ../Genus_inputs/Script_Adders_mmmc.tcl
@file(Script_Adders_mmmc.tcl) 7: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
model name	: Intel(R) Xeon(R) CPU E5-2686 v4 @ 2.30GHz
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
cpu MHz		: 2300.081
@file(Script_Adders_mmmc.tcl) 12: puts "Hostname : [info hostname]"
Hostname : ip-172-31-46-123.us-east-2.compute.internal
@file(Script_Adders_mmmc.tcl) 17: set DESIGN risc_v_top
@file(Script_Adders_mmmc.tcl) 18: set Timing_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/
@file(Script_Adders_mmmc.tcl) 19: set LEF_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ 
@file(Script_Adders_mmmc.tcl) 24: set LEF_List {gsclib045_tech.lef gsclib045_macro.lef gsclib045_multibitsDFF.lef}
@file(Script_Adders_mmmc.tcl) 26: set GEN_EFF high
@file(Script_Adders_mmmc.tcl) 27: set MAP_OPT_EFF high
@file(Script_Adders_mmmc.tcl) 28: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(Script_Adders_mmmc.tcl) 30: set RELEASE [lindex [get_db program_version] end]
@file(Script_Adders_mmmc.tcl) 32: set _OUTPUTS_PATH outputs_${DATE}
@file(Script_Adders_mmmc.tcl) 33: set _NETLIST_PATH Netlist
@file(Script_Adders_mmmc.tcl) 34: set _REPORTS_PATH reports_${DATE}
@file(Script_Adders_mmmc.tcl) 35: set _LOG_PATH logs_${DATE}
@file(Script_Adders_mmmc.tcl) 39: set RTL_LIST {Counter_02Limit_ovf.v risc_v_top.v multiplexor_param.v ffd_param_pc_risk.v adder.v branch_prediction.v instr_memory.v ffd_param_clear_n.v imm_gen.v register_file.v jump_detection_unit.v control_unit.v hazard_detection_unit.v ALU_control.v double_multiplexor_param.v ALU.v forward_unit.v master_memory_map.v data_memory.v uart_IP.v branch_control_unit.v uart_full_duplex.v UART_Rx.v uart_tx.v uart_tx_fsm.v ffd_param_clear.v Delayer.v Bit_Rate_Pulse.v ffd_param.v parallel2serial.v Shift_Register_R_Param.v FSM_UART_Rx.v Counter_Param.v}
@file(Script_Adders_mmmc.tcl) 40: set QRC_TECH_FILE {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch}
@file(Script_Adders_mmmc.tcl) 44: set_db init_lib_search_path "$Timing_Libs_Path $LEF_Libs_Path"
  Setting attribute of root '/': 'init_lib_search_path' = /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/
@file(Script_Adders_mmmc.tcl) 45: set_db / .script_search_path {../Genus_inputs} 
  Setting attribute of root '/': 'script_search_path' = ../Genus_inputs
@file(Script_Adders_mmmc.tcl) 46: set_db / .init_hdl_search_path {../../src} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../../src
@file(Script_Adders_mmmc.tcl) 47: set_db qos_report_power true
  Setting attribute of root '/': 'qos_report_power' = true
@file(Script_Adders_mmmc.tcl) 48: set_db delete_unloaded_seqs false
  Setting attribute of root '/': 'delete_unloaded_seqs' = false
@file(Script_Adders_mmmc.tcl) 49: set_db delete_unloaded_insts false
  Setting attribute of root '/': 'delete_unloaded_insts' = false
@file(Script_Adders_mmmc.tcl) 59: set_db / .information_level 11 
  Setting attribute of root '/': 'information_level' = 11
@file(Script_Adders_mmmc.tcl) 61: set_db hdl_track_filename_row_col true 
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(Script_Adders_mmmc.tcl) 63: set_db lp_power_unit mW 
  Setting attribute of root '/': 'lp_power_unit' = mW
@file(Script_Adders_mmmc.tcl) 77: read_mmmc ../Genus_inputs/mmmc_risc_v.tcl
Sourcing '../Genus_inputs/mmmc_risc_v.tcl' (Tue Oct 31 01:41:14 UTC 2023)...
#@ Begin verbose source ../Genus_inputs/mmmc_risc_v.tcl
@file(mmmc_risc_v.tcl) 8: create_library_set -name LS_slow -timing { 
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib  \ 
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib }
@file(mmmc_risc_v.tcl) 12: create_library_set -name LS_fast -timing {
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib \
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib }
@file(mmmc_risc_v.tcl) 19: create_opcond -name OP_risc_v_slow	-process 1 -voltage 0.9  -temperature 125
@file(mmmc_risc_v.tcl) 20: create_opcond -name OP_risc_v_fast	-process 1 -voltage 1.32 -temperature 0
@file(mmmc_risc_v.tcl) 24: create_timing_condition -name TC_risc_v_slow    -opcond OP_risc_v_slow  -library_sets { LS_slow }
@file(mmmc_risc_v.tcl) 25: create_timing_condition -name TC_risc_v_fast    -opcond OP_risc_v_fast  -library_sets { LS_fast }
@file(mmmc_risc_v.tcl) 40: create_delay_corner -name DC_risc_v_slow -early_timing_condition TC_risc_v_slow \
                    -late_timing_condition TC_risc_v_slow 
@file(mmmc_risc_v.tcl) 48: create_delay_corner -name DC_risc_v_fast -early_timing_condition TC_risc_v_fast \
                    -late_timing_condition TC_risc_v_fast
@file(mmmc_risc_v.tcl) 56: create_constraint_mode -name CM_risc_v_slow -sdc_files { \
   ../Genus_inputs/constraints_risc_v_slow_sdc.tcl
}
            Reading file '/users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/../Genus_inputs/constraints_risc_v_slow_sdc.tcl'
@file(mmmc_risc_v.tcl) 60: create_constraint_mode -name CM_risc_v_fast -sdc_files { \
   ../Genus_inputs/constraints_risc_v_fast_sdc.tcl
}
            Reading file '/users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis/../Genus_inputs/constraints_risc_v_fast_sdc.tcl'
@file(mmmc_risc_v.tcl) 69: create_analysis_view -name view_risc_v_slow -constraint_mode CM_risc_v_slow -delay_corner  DC_risc_v_slow
@file(mmmc_risc_v.tcl) 70: create_analysis_view -name view_risc_v_fast -constraint_mode CM_risc_v_fast -delay_corner  DC_risc_v_fast
@file(mmmc_risc_v.tcl) 74: set_analysis_view -setup { view_risc_v_slow view_risc_v_fast }

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib, Line 67517)

Reading library /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.libInfo    : Appending library. [LBR-3]
        : Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
        : Appending libraries will overwrite some of the characteristics of the library.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3574)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3578)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3684)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 3688)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4486)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4490)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4596)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 4600)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6358)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6362)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6366)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6370)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6476)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6480)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6484)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 6488)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8262)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8266)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib, Line 8270)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 49
  Appending library. [LBR-3]: 1
  *******************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib'
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_multibitsDFF.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:TC_risc_v_slow'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
#@ End verbose source ../Genus_inputs/mmmc_risc_v.tcl
@file(Script_Adders_mmmc.tcl) 79: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF read_mmmc command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF read_mmmc command
@file(Script_Adders_mmmc.tcl) 86: read_physical -lef $LEF_List
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHLDX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOHX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_OFF cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISOLX1_ON cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ISONLX1_OFF cannot be found in library.
@file(Script_Adders_mmmc.tcl) 88: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF read_physical command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF read_physical command
@file(Script_Adders_mmmc.tcl) 98: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF read_qrc command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF read_qrc command
@file(Script_Adders_mmmc.tcl) 107: set_db tns_opto true 
  Setting attribute of root '/': 'tns_opto' = true
@file(Script_Adders_mmmc.tcl) 112: read_hdl -v2001 $RTL_LIST
            Reading Verilog file '../../src/Counter_02Limit_ovf.v'
            Reading Verilog file '../../src/risc_v_top.v'
            Reading Verilog file '../../src/multiplexor_param.v'
            Reading Verilog file '../../src/ffd_param_pc_risk.v'
            Reading Verilog file '../../src/adder.v'
            Reading Verilog file '../../src/branch_prediction.v'
            Reading Verilog file '../../src/instr_memory.v'
            Reading Verilog file '../../src/ffd_param_clear_n.v'
            Reading Verilog file '../../src/imm_gen.v'
            Reading Verilog file '../../src/register_file.v'
            Reading Verilog file '../../src/jump_detection_unit.v'
            Reading Verilog file '../../src/control_unit.v'
            Reading Verilog file '../../src/hazard_detection_unit.v'
            Reading Verilog file '../../src/ALU_control.v'
            Reading Verilog file '../../src/double_multiplexor_param.v'
            Reading Verilog file '../../src/ALU.v'
            Reading Verilog file '../../src/forward_unit.v'
            Reading Verilog file '../../src/master_memory_map.v'
            Reading Verilog file '../../src/data_memory.v'
            Reading Verilog file '../../src/uart_IP.v'
            Reading Verilog file '../../src/branch_control_unit.v'
            Reading Verilog file '../../src/uart_full_duplex.v'
            Reading Verilog file '../../src/UART_Rx.v'
            Reading Verilog file '../../src/uart_tx.v'
            Reading Verilog file '../../src/uart_tx_fsm.v'
            Reading Verilog file '../../src/ffd_param_clear.v'
            Reading Verilog file '../../src/Delayer.v'
            Reading Verilog file '../../src/Bit_Rate_Pulse.v'
            Reading Verilog file '../../src/ffd_param.v'
            Reading Verilog file '../../src/parallel2serial.v'
            Reading Verilog file '../../src/Shift_Register_R_Param.v'
            Reading Verilog file '../../src/FSM_UART_Rx.v'
            Reading Verilog file '../../src/Counter_Param.v'
@file(Script_Adders_mmmc.tcl) 113: puts "AQUI MERO HDL"
AQUI MERO HDL
@file(Script_Adders_mmmc.tcl) 115: elaborate $DESIGN
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'risc_v_top' from file '../../src/risc_v_top.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'multiplexor_param_LENGTH32' from file '../../src/multiplexor_param.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_pc_risk_LENGTH32_RST_VAL32h00400000' from file '../../src/ffd_param_pc_risk.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'adder_LENGTH32' from file '../../src/adder.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 15 in the file '../../src/adder.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 15 in the file '../../src/adder.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'branch_prediction_DATA_WIDTH32_BRANCH_NO8' from file '../../src/branch_prediction.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'BHB' in module 'branch_prediction_DATA_WIDTH32_BRANCH_NO8' in file '../../src/branch_prediction.v' on line 25.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 46.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../src/branch_prediction.v' on line 70.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../src/branch_prediction.v' on line 69.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 71.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 34.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../src/branch_prediction.v' on line 70.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../src/branch_prediction.v' on line 69.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 45 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 45 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=1 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=2 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=3 B=3 Z=1) at line 34 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 69 in the file '../../src/branch_prediction.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=7 B=7 Z=1) at line 69 in the file '../../src/branch_prediction.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instr_memory_DATA_WIDTH32_ADDR_WIDTH10' from file '../../src/instr_memory.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rom_memory' in module 'instr_memory_DATA_WIDTH32_ADDR_WIDTH10' in file '../../src/instr_memory.v' on line 17.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 18 in the file '../../src/instr_memory.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 18 in the file '../../src/instr_memory.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_clear_n_LENGTH1' from file '../../src/ffd_param_clear_n.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [1] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 23.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [1] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 25.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'multiplexor_param_LENGTH64' from file '../../src/multiplexor_param.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_clear_n_LENGTH64' from file '../../src/ffd_param_clear_n.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [64] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 23.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [64] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 25.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'imm_gen' from file '../../src/imm_gen.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'register_file' from file '../../src/register_file.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'registers' in module 'register_file' in file '../../src/register_file.v' on line 22.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 31 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 31 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=2 Z=1) at line 31 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=2 Z=1) at line 31 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=2 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=2 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=3 Z=1) at line 41 in the file '../../src/register_file.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'reg_t2' of instance 'reg_file' of module 'register_file' inside module 'risc_v_top' in file '../../src/risc_v_top.v' on line 179.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'reg_t3' of instance 'reg_file' of module 'register_file' inside module 'risc_v_top' in file '../../src/risc_v_top.v' on line 179.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'reg_t6' of instance 'reg_file' of module 'register_file' inside module 'risc_v_top' in file '../../src/risc_v_top.v' on line 179.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'jump_detection_unit' from file '../../src/jump_detection_unit.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'control_unit' from file '../../src/control_unit.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 53.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 67.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 81.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 95.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 109.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 123.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 139.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 153.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 168.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 182.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 196.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'ALUOP' [3] doesn't match the width of right hand side [2] in assignment in file '../../src/control_unit.v' on line 210.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'control_unit' in file '../../src/control_unit.v' on line 58.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'control_unit' in file '../../src/control_unit.v' on line 131.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'hazard_detection_unit' from file '../../src/hazard_detection_unit.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'multiplexor_param_LENGTH14' from file '../../src/multiplexor_param.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_clear_n_LENGTH193' from file '../../src/ffd_param_clear_n.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [193] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 23.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [193] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 25.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ffd_param_clear_n_LENGTH14' from file '../../src/ffd_param_clear_n.v'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [14] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 23.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'q' [14] doesn't match the width of right hand side [32] in assignment in file '../../src/ffd_param_clear_n.v' on line 25.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU_control' from file '../../src/ALU_control.v'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ALU_control' in file '../../src/ALU_control.v' on line 49.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ALU_control' in file '../../src/ALU_control.v' on line 46.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'ALU_control' in file '../../src/ALU_control.v' on line 77.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'double_multiplexor_param_LENGTH32' from file '../../src/double_multiplexor_param.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ALU_LENGTH32' from file '../../src/ALU.v'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=32 Z=32) at line 46 in the file '../../src/ALU.v' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b2' is invalid for the call to synthetic operator 'SLL_VLOG_UNS_OP' (pin widths: A=32 SH=5 Z=32) because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'forward_unit' from file '../../src/forward_unit.v'.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'master_memory_map_DATA_WIDTH32_ADDR_WIDTH7' in file '../../src/master_memory_map.v' on line 51.
Info    : Unused module input port. [CDFG-500]
        : Input port 're' is not used in module 'master_memory_map_DATA_WIDTH32_ADDR_WIDTH7' in file '../../src/master_memory_map.v' on line 11.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'master_memory_map_DATA_WIDTH32_ADDR_WIDTH7' in file '../../src/master_memory_map.v' on line 11.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ram' in module 'data_memory_DATA_WIDTH32_ADDR_WIDTH9' in file '../../src/data_memory.v' on line 49.
Info    : Unused module input port. [CDFG-500]
        : Input port 're' is not used in module 'data_memory_DATA_WIDTH32_ADDR_WIDTH9' in file '../../src/data_memory.v' on line 11.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'uart_val' in module 'uart_IP_DATA_WIDTH32' in file '../../src/uart_IP.v' on line 33.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'FSM_UART_Rx' in file '../../src/FSM_UART_Rx.v' on line 61.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'uart_tx_fsm' in file '../../src/uart_tx_fsm.v' on line 112.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'end_half_time' of instance 'baudrate_counter' of module 'Bit_Rate_Pulse_delay_counts5210' inside module 'uart_tx_baud_rate5210' in file '../../src/uart_tx.v' on line 91.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'risc_v_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: risc_v_top, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: risc_v_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Script_Adders_mmmc.tcl) 118: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(Script_Adders_mmmc.tcl) 119: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:07 (Oct31) |  170.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:13) |  00:00:12(00:00:13) | 100.0(100.0) |    1:41:20 (Oct31) |  362.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_Adders_mmmc.tcl) 121: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)               38
Assigns                                     34
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                       100
Constant hierarchical Pin(s)              1575
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        78
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(Script_Adders_mmmc.tcl) 123: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF check_design COMMAND & REVIEW RTL SCHEMATIC"
REVIEW LOG FILE FOR EXECUTION RESULTS OF check_design COMMAND & REVIEW RTL SCHEMATIC
@file(Script_Adders_mmmc.tcl) 127: init_design

Threads Configured:6
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib, Line 67517)

Reading library /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.libInfo    : Appending library. [LBR-3]
        : Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3574)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3578)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3684)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 3688)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4486)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4490)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4596)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF2RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 4600)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6358)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6362)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6366)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6370)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6476)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6480)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6484)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q4N' for the cell 'SDFF4RX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 6488)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q1' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8262)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q2' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8266)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Q3' for the cell 'SDFF4RX2'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib, Line 8270)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 49
  Appending library. [LBR-3]: 1
  *******************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib'
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_multibitsDFF.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Inconsistency detected among the units specified in the timing libraries being used. [LBR-714]
        : Libraries with inconsistent time/capacitance units were loaded.
        : Default system time/capacitance unit will be used.
Started checking and loading power intent for design risc_v_top...
==================================================================
No power intent for design 'risc_v_top'.
Completed checking and loading power intent for design risc_v_top (runtime 0.00s).
==================================================================================
#
# Reading SDC ../Genus_inputs/constraints_risc_v_slow_sdc.tcl for view:view_risc_v_slow (constraint_mode:CM_risc_v_slow)
#
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      3 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      8 , failed      0 (runtime  0.00)
 "get_ports"                - successful      4 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC ../Genus_inputs/constraints_risc_v_fast_sdc.tcl for view:view_risc_v_fast (constraint_mode:CM_risc_v_fast)
#
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      3 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      8 , failed      0 (runtime  0.00)
 "get_ports"                - successful      4 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(Script_Adders_mmmc.tcl) 128: time_info init_design
stamp 'init_design' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:07 (Oct31) |  170.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:13) |  00:00:12(00:00:13) |  85.7( 86.7) |    1:41:20 (Oct31) |  362.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:15) |  00:00:02(00:00:02) |  14.3( 13.3) |    1:41:22 (Oct31) |  362.6 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_Adders_mmmc.tcl) 130: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF init_design command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF init_design command
@file(Script_Adders_mmmc.tcl) 135: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)               38
Assigns                                     34
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                       100
Constant hierarchical Pin(s)              1575
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        78
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(Script_Adders_mmmc.tcl) 137: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF check_design command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF check_design command
@file(Script_Adders_mmmc.tcl) 151: puts "$::dc::sdc_failed_commands > failed.sdc"
 > failed.sdc
@file(Script_Adders_mmmc.tcl) 153: puts "CHECK FOR NO-APPLIED CONSTRAINTS"
CHECK FOR NO-APPLIED CONSTRAINTS
@file(Script_Adders_mmmc.tcl) 157: check_timing_intent -verbose
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:risc_v_top/view_risc_v_fast'.
        : Worst paths will be shown in this view.
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 31 2023  01:41:24 am
  Module:                 risc_v_top
  Library domain:         TC_risc_v_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_risc_v_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:risc_v_top/view_risc_v_slow'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 31 2023  01:41:24 am
  Module:                 risc_v_top
  Library domain:         TC_risc_v_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_risc_v_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(Script_Adders_mmmc.tcl) 159: puts "REVIEW LOG FILE FOR EXECUTION RESULTS OF check_timing_intent command"
REVIEW LOG FILE FOR EXECUTION RESULTS OF check_timing_intent command
@file(Script_Adders_mmmc.tcl) 162: report clocks
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 31 2023  01:41:24 am
  Module:                 risc_v_top
  Library domain:         TC_risc_v_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_risc_v_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

                   Clock                             Clock               No of   
      Mode         Name    Period   Rise    Fall     Domain  Pin/Port  Registers 
---------------------------------------------------------------------------------
view_risc_v_slow  My_CLK   10000.0   0.0   5000.0   domain_1   clk       8087    
view_risc_v_fast  My_CLK    1000.0   0.0    500.0   domain_1   clk       8087    

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

                          Network   Network   Source   Source     Setup        Setup    
                  Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
      Mode        Name     Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------------------------
view_risc_v_slow My_CLK      15.0      10.0     30.0     20.0          8.0          8.0 
view_risc_v_fast My_CLK      15.0      10.0     30.0     20.0          8.0          8.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

        Mode          From      To      R->R     R->F     F->R     F->F  
-------------------------------------------------------------------------
  view_risc_v_slow   My_CLK   My_CLK   9992.0   4977.0   5007.0   9992.0 
  view_risc_v_fast   My_CLK   My_CLK    992.0    477.0    507.0    992.0 
@file(Script_Adders_mmmc.tcl) 163: puts "Review Timing Lint Reporte and Clock reports"
Review Timing Lint Reporte and Clock reports
@file(Script_Adders_mmmc.tcl) 167: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 2
@file(Script_Adders_mmmc.tcl) 168: puts "REVIEW EXCEPTIONS"
REVIEW EXCEPTIONS
@file(Script_Adders_mmmc.tcl) 171: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Oct31-01:41:14
@file(Script_Adders_mmmc.tcl) 176: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Oct31-01:41:14
@file(Script_Adders_mmmc.tcl) 181: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Oct31-01:41:14
@file(Script_Adders_mmmc.tcl) 195: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(Script_Adders_mmmc.tcl) 196: syn_generic
      Running additional step before syn_gen...

##Generic Timing Info for library domain: TC_risc_v_slow typical gate delay: 166.5 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: risc_v_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.009s)
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom/rom_memory_reg[99][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'uart_IP_module/uart_val_reg[7][20]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 4583
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 117 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'uart_IP_module/uart_val_reg[3][1]', 'uart_IP_module/uart_val_reg[3][2]', 
'uart_IP_module/uart_val_reg[3][3]', 'uart_IP_module/uart_val_reg[3][4]', 
'uart_IP_module/uart_val_reg[3][5]', 'uart_IP_module/uart_val_reg[3][6]', 
'uart_IP_module/uart_val_reg[3][7]', 'uart_IP_module/uart_val_reg[3][8]', 
'uart_IP_module/uart_val_reg[3][9]', 'uart_IP_module/uart_val_reg[3][10]', 
'uart_IP_module/uart_val_reg[3][11]', 'uart_IP_module/uart_val_reg[3][12]', 
'uart_IP_module/uart_val_reg[3][13]', 'uart_IP_module/uart_val_reg[3][14]', 
'uart_IP_module/uart_val_reg[3][15]', 'uart_IP_module/uart_val_reg[3][16]', 
'uart_IP_module/uart_val_reg[3][17]', 'uart_IP_module/uart_val_reg[3][18]', 
'uart_IP_module/uart_val_reg[3][19]', 'uart_IP_module/uart_val_reg[3][20]', 
'uart_IP_module/uart_val_reg[3][21]', 'uart_IP_module/uart_val_reg[3][22]', 
'uart_IP_module/uart_val_reg[3][23]', 'uart_IP_module/uart_val_reg[3][24]', 
'uart_IP_module/uart_val_reg[3][25]', 'uart_IP_module/uart_val_reg[3][26]', 
'uart_IP_module/uart_val_reg[3][27]', 'uart_IP_module/uart_val_reg[3][28]', 
'uart_IP_module/uart_val_reg[3][29]', 'uart_IP_module/uart_val_reg[3][30]', 
'uart_IP_module/uart_val_reg[3][31]', 'uart_IP_module/uart_val_reg[4][8]', 
'uart_IP_module/uart_val_reg[4][9]', 'uart_IP_module/uart_val_reg[4][10]', 
'uart_IP_module/uart_val_reg[4][11]', 'uart_IP_module/uart_val_reg[4][12]', 
'uart_IP_module/uart_val_reg[4][13]', 'uart_IP_module/uart_val_reg[4][14]', 
'uart_IP_module/uart_val_reg[4][15]', 'uart_IP_module/uart_val_reg[4][16]', 
'uart_IP_module/uart_val_reg[4][17]', 'uart_IP_module/uart_val_reg[4][18]', 
'uart_IP_module/uart_val_reg[4][19]', 'uart_IP_module/uart_val_reg[4][20]', 
'uart_IP_module/uart_val_reg[4][21]', 'uart_IP_module/uart_val_reg[4][22]', 
'uart_IP_module/uart_val_reg[4][23]', 'uart_IP_module/uart_val_reg[4][24]', 
'uart_IP_module/uart_val_reg[4][25]', 'uart_IP_module/uart_val_reg[4][26]', 
'uart_IP_module/uart_val_reg[4][27]', 'uart_IP_module/uart_val_reg[4][28]', 
'uart_IP_module/uart_val_reg[4][29]', 'uart_IP_module/uart_val_reg[4][30]', 
'uart_IP_module/uart_val_reg[4][31]', 'uart_IP_module/uart_val_reg[5][1]', 
'uart_IP_module/uart_val_reg[5][2]', 'uart_IP_module/uart_val_reg[5][3]', 
'uart_IP_module/uart_val_reg[5][4]', 'uart_IP_module/uart_val_reg[5][5]', 
'uart_IP_module/uart_val_reg[5][6]', 'uart_IP_module/uart_val_reg[5][7]', 
'uart_IP_module/uart_val_reg[5][8]', 'uart_IP_module/uart_val_reg[5][9]', 
'uart_IP_module/uart_val_reg[5][10]', 'uart_IP_module/uart_val_reg[5][11]', 
'uart_IP_module/uart_val_reg[5][12]', 'uart_IP_module/uart_val_reg[5][13]', 
'uart_IP_module/uart_val_reg[5][14]', 'uart_IP_module/uart_val_reg[5][15]', 
'uart_IP_module/uart_val_reg[5][16]', 'uart_IP_module/uart_val_reg[5][17]', 
'uart_IP_module/uart_val_reg[5][18]', 'uart_IP_module/uart_val_reg[5][19]', 
'uart_IP_module/uart_val_reg[5][20]', 'uart_IP_module/uart_val_reg[5][21]', 
'uart_IP_module/uart_val_reg[5][22]', 'uart_IP_module/uart_val_reg[5][23]', 
'uart_IP_module/uart_val_reg[5][24]', 'uart_IP_module/uart_val_reg[5][25]', 
'uart_IP_module/uart_val_reg[5][26]', 'uart_IP_module/uart_val_reg[5][27]', 
'uart_IP_module/uart_val_reg[5][28]', 'uart_IP_module/uart_val_reg[5][29]', 
'uart_IP_module/uart_val_reg[5][30]', 'uart_IP_module/uart_val_reg[5][31]', 
'uart_IP_module/uart_val_reg[7][1]', 'uart_IP_module/uart_val_reg[7][2]', 
'uart_IP_module/uart_val_reg[7][3]', 'uart_IP_module/uart_val_reg[7][4]', 
'uart_IP_module/uart_val_reg[7][5]', 'uart_IP_module/uart_val_reg[7][6]', 
'uart_IP_module/uart_val_reg[7][7]', 'uart_IP_module/uart_val_reg[7][8]', 
'uart_IP_module/uart_val_reg[7][9]', 'uart_IP_module/uart_val_reg[7][10]', 
'uart_IP_module/uart_val_reg[7][11]', 'uart_IP_module/uart_val_reg[7][12]', 
'uart_IP_module/uart_val_reg[7][13]', 'uart_IP_module/uart_val_reg[7][14]', 
'uart_IP_module/uart_val_reg[7][15]', 'uart_IP_module/uart_val_reg[7][16]', 
'uart_IP_module/uart_val_reg[7][17]', 'uart_IP_module/uart_val_reg[7][18]', 
'uart_IP_mo
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'risc_v_top' to generic gates using 'high' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: risc_v_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: risc_v_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.006s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'g2' and 'g4' in 'ALU_LENGTH32' have been merged.
        : This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'sll_50_22' and 'sll_74_22' in 'ALU_LENGTH32' have been merged.
Info    : Combinational hierarchical blocks with identical inputs have been merged. [GLO-40]
        : Instances 'srl_62_22' and 'srl_78_22' in 'ALU_LENGTH32' have been merged.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 46, runtime: 0.071s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
          Accepted mux input consolidation in module master_memory_map_DATA_WIDTH32_ADDR_WIDTH7 for instance(s): mux_WSel_1_51_7
Completed mux input consolidation (accepts: 1, rejects: 0, runtime: 0.007s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 2.011s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.078s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.012s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 5, runtime: 0.004s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.008s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed clip mux common data inputs (accepts: 3, rejects: 0, runtime: 0.025s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: risc_v_top, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 3
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult2' in module 'double_multiplexor_param_LENGTH32' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult3' in module 'double_multiplexor_param_LENGTH32' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'memory_rom' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ff_par' in module 'UART_Rx_baud_rate5210' is ungrouped to improve datapath connectivity.
new_area=21365820  new_slack=-31.70  new_is_better=1
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'risc_v_top':
          live_trim(2) sop(5) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder_jump' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder_pc_4' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder_pc_prev_4' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'alu_block' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'branch_control' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'branch_predictor' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ff_pc' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult1' in module 'double_multiplexor_param_LENGTH32_3_420' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult2' in module 'double_multiplexor_param_LENGTH32_3_420' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult3' in module 'double_multiplexor_param_LENGTH32_3_420' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'forwardA_mux' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'forwardB_mux' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fwd_unit' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'hazard_detection' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'if_id_datapath_ffd' in module 'risc_v_top' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult1' in module 'double_multiplexor_param_LENGTH32' is ungrouped to improve datapath connectivity.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'risc_v_top'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_ff_pc_mux_q_24_10' in design 'CDN_DP_region_23_0'.
	The following set of instances are flattened ( ff_pc_mux_q_24_10 mult_branch_predict_mux_18_14 mult_pc_mux_18_14 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mult_alu_param_mult3_mux_18_14' in design 'CDN_DP_region_23_0'.
	The following set of instances are flattened ( mult_alu_param_mult3_mux_18_14 mult_alu_param_mult2_mux_18_14 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_23_0'
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_23_0_c1' to a form more suitable for further optimization.
      Timing add_unsigned_carry...
      Timing csa_tree...
      Timing add_unsigned...
      Timing csa_tree_482...
      Timing csa_tree_525...
      Timing equal_adder...
      Timing add_unsigned_563...
      Timing add_unsigned_587...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_23_0_c1 in risc_v_top':
	  (adder_pc_prev_4_add_15_16, adder_pc_4_add_15_16)

      Timing lt_unsigned_rtlopto_model_809...
      Timing geq_unsigned_619_rtlopto_model_811...
      Timing geq_unsigned_617_rtlopto_model_812...
      Timing geq_unsigned_rtlopto_model_813...
      Timing lt_unsigned_615_rtlopto_model_814...
      Timing lt_unsigned_613_rtlopto_model_815...
      Timing leq_unsigned_611_rtlopto_model_816...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_ff_pc_mux_q_24_10' in design 'CDN_DP_region_23_0_c1'.
	The following set of instances are flattened ( F_ff_pc_mux_q_24_10 mult_pc_restore_mux_18_14 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_23_0_c2' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_23_0_c2 in risc_v_top':
	  (adder_pc_prev_4_add_15_16, adder_pc_4_add_15_16)

      Timing lt_unsigned_rtlopto_model_1412...
      Timing geq_unsigned_619_rtlopto_model_1414...
      Timing geq_unsigned_617_rtlopto_model_1415...
      Timing geq_unsigned_rtlopto_model_1416...
      Timing lt_unsigned_615_rtlopto_model_1417...
      Timing lt_unsigned_613_rtlopto_model_1418...
      Timing leq_unsigned_611_rtlopto_model_1419...
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_F_ff_pc_mux_q_24_10' in design 'CDN_DP_region_23_0_c2'.
	The following set of instances are flattened ( F_ff_pc_mux_q_24_10 mult_pc_restore_mux_18_14 ).

Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_23_0_c3' to a form more suitable for further optimization.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_23_0_c3'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

      Timing lt_unsigned_rtlopto_model_1986...
      Timing geq_unsigned_619_rtlopto_model_1988...
      Timing geq_unsigned_617_rtlopto_model_1989...
      Timing geq_unsigned_rtlopto_model_1990...
      Timing lt_unsigned_615_rtlopto_model_1991...
      Timing lt_unsigned_613_rtlopto_model_1992...
      Timing leq_unsigned_611_rtlopto_model_1993...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_23_0_c4' to a form more suitable for further optimization.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_23_0_c4'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

      Timing lt_unsigned_rtlopto_model_2559...
      Timing geq_unsigned_619_rtlopto_model_2561...
      Timing geq_unsigned_617_rtlopto_model_2562...
      Timing geq_unsigned_rtlopto_model_2563...
      Timing lt_unsigned_615_rtlopto_model_2564...
      Timing lt_unsigned_613_rtlopto_model_2565...
      Timing leq_unsigned_611_rtlopto_model_2566...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_23_0_c5' to a form more suitable for further optimization.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_23_0_c5'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_23_0_c5'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux for Speculation 'F_memory_map_mux_add_val_33_32' in design 'CDN_DP_region_23_0_c5'.
	The following set of instances are flattened ( memory_map_mux_add_val_33_32 memory_map_mux_add_val_35_33 ).

      Timing lt_unsigned_rtlopto_model_3144...
      Timing geq_unsigned_619_rtlopto_model_3146...
      Timing geq_unsigned_617_rtlopto_model_3147...
      Timing geq_unsigned_rtlopto_model_3148...
      Timing lt_unsigned_615_rtlopto_model_3149...
      Timing lt_unsigned_613_rtlopto_model_3150...
      Timing leq_unsigned_611_rtlopto_model_3151...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_23_0_c6' to a form more suitable for further optimization.
      Timing addsub_unsigned_3174...
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_23_0_c6 in risc_v_top':
	  (adder_pc_prev_4_add_15_16, adder_pc_4_add_15_16)
	  (alu_block_add_42_22, alu_block_add_38_22)

      Timing csa_tree_3695...
      Timing csa_tree_3705...
      Timing lt_unsigned_rtlopto_model_3976...
      Timing geq_unsigned_619_rtlopto_model_3978...
      Timing geq_unsigned_617_rtlopto_model_3979...
      Timing geq_unsigned_rtlopto_model_3980...
      Timing lt_unsigned_615_rtlopto_model_3981...
      Timing lt_unsigned_613_rtlopto_model_3982...
      Timing leq_unsigned_611_rtlopto_model_3983...
CDN_DP_region_23_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_23_0_c0 in risc_v_top: area: 174115408635 ,dp = 31 mux = 98 sg = slow         worst_clk_period: -4592028935095457943685366656458477049139426289534278904031380676065855492477960205618511858929779986172086041202652336773535388953106677313149046248640035433686190113713133483681816560122045141042477044651583561827668310257889548624380826237899115560832068045744731304350449664.0000 
    wns: 2559  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  87460  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 300
 skipped
CDN_DP_region_23_0_c1 in risc_v_top: area: 169126489665 ,dp = 23 mux = 99 sg = fast         worst_clk_period: 0.0000 
    wns: 2230  norm_wns:  441031203867154235111444123926139887470372051372567947844642471443554372733860660666089785989188026084717604542432211133566502167349444028865647029304637154399679004587213811764641404147772728781647474396729219408984237062479966946958759279049212182887661568.0000 
    fail_endp: 2320533993037062008 
    tns:  102023  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_23_0_c2 in risc_v_top: area: 169126489665 ,dp = 23 mux = 99 sg = very_slow    worst_clk_period: 0.0000 
    wns: 2230  norm_wns:  441031203867154235111444123926139887470372051372567947844642471443554372733860660666089785989188026084717604542432211133566502167349444028865647029304637154399679004587213811764641404147772728781647474396729219408984237062479966946958759279049212182887661568.0000 
    fail_endp: 2320533993037062008 
    tns:  102023  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_23_0_c3 in risc_v_top: area: 170568682515 ,dp = 24 mux = 99 sg = very_fast    worst_clk_period: 0.0000 
    wns: 2230  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  63424  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_23_0_c4 in risc_v_top: area: 170568682515 ,dp = 24 mux = 99 sg = very_fast    worst_clk_period: 0.0000 
    wns: 2230  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  63424  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_23_0_c5 in risc_v_top: area: 170568682515 ,dp = 24 mux = 99 sg = very_fast    worst_clk_period: 0.0000 
    wns: 2230  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  63424  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_23_0_c6 in risc_v_top: area: 172026899730 ,dp = 24 mux = 102 sg = very_fast    worst_clk_period: 0.0000 
    wns: 2230  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  107818  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_23_0_c5 in risc_v_top: area: 170568682515 ,dp = 24 mux = 99 sg = very_fast    worst_clk_period: 0.0000 
    wns: 2230  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  63424  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 169126489665.  Fastest config wns;  2230
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_23_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     174115408635       169126489665       169126489665       170568682515       170568682515       170568682515       172026899730  
##>            WNS          -255.90            -223.00            -223.00            -223.00            -223.00            -223.00            -223.00  
##>            TNS            87460             102023             102023              63424              63424              63424             107818  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  1                  1                  0                  0                  0                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  6                  6                  6                  6                  6                  9  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_23_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           174115408635 (      )     -255.90 (        )         87460 (        )              
##> datapath_rewrite_one_def       START           174115408635 ( +0.00)     -255.90 (   +0.00)         87460 (       0)              
##>  fast_cse_elim                 START           174115408635 ( +0.00)     -255.90 (   +0.00)         87460 (       0)              
##>                                  END           174040628265 ( -0.04)     -255.90 (   +0.00)         87223 (    -237)           0  
##>  fast_cse_elim                 START           174040628265 ( +0.00)     -255.90 (   +0.00)         87223 (       0)              
##>                                  END           174040628265 ( +0.00)     -255.90 (   +0.00)         87223 (       0)           0  
##>  rewrite                       START           174040628265 ( +0.00)     -255.90 (   +0.00)         87223 (       0)              (a,ar) 2scompliment_from --> 2scompliment_to
##>                                  END           173773555515 ( -0.15)     -255.90 (   +0.00)         87223 (       0)           0  
##>                                  END           173773555515 ( -0.20)     -255.90 (   +0.00)         87223 (    -237)           0  
##> speculate_in_gdef              START           173773555515 ( +0.00)     -255.90 (   +0.00)         87223 (       0)              
##>  pre_speculate_mux_merge       START           173773555515 ( +0.00)     -255.90 (   +0.00)         87223 (       0)              
##>                                  END           173773555515 ( +0.00)     -255.90 (   +0.00)         87223 (       0)           0  
##>                                  END           173773555515 ( +0.00)     -255.90 (   +0.00)         87223 (       0)           0  
##> csa_opto                       START           173773555515 ( +0.00)     -255.90 (   +0.00)         87223 (       0)              
##>                                  END           174216896280 ( +0.26)     -223.00 (  +32.90)         84553 (   -2670)           0  
##>                                  END           174216896280 ( +0.06)     -223.00 (  +32.90)         84553 (   -2907)           0  
##>canonicalize_by_names           START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>datapath_csa_factoring_one_gde  START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>dpopt_share_one_def             START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           2  
##>datapath_rewrite_post_share     START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>dp_combine_const_mult_with_com  START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>speculate_in_gdef               START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##> pre_speculate_mux_merge        START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>dp_operator_level_decompositio  START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>selective_flatten_dp_config     START           174216896280 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174184847550 ( -0.02)     -223.00 (   +0.00)         84553 (       0)           0  
##>createMaxCarrySave              START           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##> datapath_rewrite_one_def       START           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>  fast_cse_elim                 START           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>  fast_cse_elim                 START           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>                                  END           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##> speculate_in_gdef              START           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>  pre_speculate_mux_merge       START           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>                                  END           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##> csa_opto                       START           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>                                  END           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)           0  
##>context_based_simplify          START           174184847550 ( +0.00)     -223.00 (   +0.00)         84553 (       0)              
##>                                  END           173218044195 ( -0.56)     -223.00 (   +0.00)         68653 (  -15900)           0  
##>group_csa_final_adder_dp        START           173218044195 ( +0.00)     -223.00 (   +0.00)         68653 (       0)              
##>                                  END           173218044195 ( +0.00)     -223.00 (   +0.00)         68682 (      29)           0  
##>dpopt_flatten_critical_muxes_i  START           173218044195 ( +0.00)     -223.00 (   +0.00)         68682 (       0)              
##>                                  END           170568682515 ( -1.53)     -223.00 (   +0.00)         63424 (   -5258)           0  
##>speculate_in_gdef               START           170568682515 ( +0.00)     -223.00 (   +0.00)         63424 (       0)              
##> pre_speculate_mux_merge        START           170568682515 ( +0.00)     -223.00 (   +0.00)         63424 (       0)              
##>                                  END           170568682515 ( +0.00)     -223.00 (   +0.00)         63424 (       0)           0  
##>                                  END           170568682515 ( +0.00)     -223.00 (   +0.00)         63424 (       0)           0  
##>create_score                    START           170568682515 ( +0.00)     -223.00 (   +0.00)         63424 (       0)              
##>                                  END           170568682515 ( +0.00)     -223.00 (   +0.00)         63424 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_23_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_23_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_baudrate_counter_mux_count_29_17' in design 'CDN_DP_region_25_0'.
	The following set of instances are flattened ( baudrate_counter_mux_count_29_17 baudrate_counter_mux_count_30_21 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_bit_counter_mux_Q_29_18' in design 'CDN_DP_region_25_0'.
	The following set of instances are flattened ( bit_counter_mux_Q_29_18 bit_counter_mux_Q_30_18 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_25_0'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing increment_unsigned...
      Timing increment_unsigned_4029...
      Timing increment_unsigned_4030...
      Timing increment_unsigned_4032...
      Timing equal_unsigned_638_rtlopto_model_4048...
      Timing equal_unsigned_630_rtlopto_model_4049...
      Timing increment_unsigned_4032_4050...
      Timing increment_unsigned_4051...
      Timing increment_unsigned_4030_4052...
      Timing equal_unsigned_638_rtlopto_model_4071...
      Timing equal_unsigned_630_rtlopto_model_4072...
      Timing increment_unsigned_4032_4073...
      Timing increment_unsigned_4074...
      Timing increment_unsigned_4030_4075...
      Timing equal_unsigned_638_rtlopto_model_4094...
      Timing equal_unsigned_630_rtlopto_model_4095...
      Timing increment_unsigned_4032_4096...
      Timing increment_unsigned_4097...
      Timing increment_unsigned_4030_4098...
      Timing equal_unsigned_638_rtlopto_model_4117...
      Timing equal_unsigned_630_rtlopto_model_4118...
      Timing increment_unsigned_4032_4119...
      Timing increment_unsigned_4120...
      Timing increment_unsigned_4030_4121...
      Timing equal_unsigned_638_rtlopto_model_4140...
      Timing equal_unsigned_630_rtlopto_model_4141...
      Timing increment_unsigned_4032_4142...
      Timing increment_unsigned_4143...
      Timing increment_unsigned_4030_4144...
      Timing equal_unsigned_638_rtlopto_model_4163...
      Timing equal_unsigned_630_rtlopto_model_4164...
      Timing increment_unsigned_4032_4165...
      Timing increment_unsigned_4166...
      Timing increment_unsigned_4030_4167...
CDN_DP_region_25_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_25_0_c0 in uart_tx_baud_rate5210: area: 3263629005 ,dp = 5 mux = 11 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_25_0_c1 in uart_tx_baud_rate5210: area: 2836312605 ,dp = 5 mux = 11 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_25_0_c2 in uart_tx_baud_rate5210: area: 2836312605 ,dp = 5 mux = 11 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_25_0_c3 in uart_tx_baud_rate5210: area: 2836312605 ,dp = 5 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_25_0_c4 in uart_tx_baud_rate5210: area: 2836312605 ,dp = 5 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_25_0_c5 in uart_tx_baud_rate5210: area: 2836312605 ,dp = 5 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_25_0_c6 in uart_tx_baud_rate5210: area: 2836312605 ,dp = 5 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_25_0_c7 in uart_tx_baud_rate5210: area: 8215157790 ,dp = 5 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_25_0_c6 in uart_tx_baud_rate5210: area: 2836312605 ,dp = 5 mux = 11 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 2836312605.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_25_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       3263629005         2836312605         2836312605         2836312605         2836312605         2836312605         2836312605         8215157790  
##>            WNS          +295.10            +295.10            +295.10            +295.10            +295.10            +295.10            +295.10            +295.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_25_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             3263629005 (      )    107374477.50 (        )             0 (        )              
##> datapath_rewrite_one_def       START             3263629005 ( +0.00)    107374477.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             3263629005 ( +0.00)    107374477.50 (   +0.00)             0 (       0)              
##>                                  END             3263629005 ( +0.00)    107374477.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             3263629005 ( +0.00)    107374477.50 (   +0.00)             0 (       0)              
##>                                  END             3263629005 ( +0.00)    107374477.50 (   +0.00)             0 (       0)           0  
##>                                  END             3263629005 ( +0.00)    107374477.50 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             3263629005 ( +0.00)    107374477.50 (   +0.00)             0 (       0)              
##>                                  END             3263629005 ( +0.00)    107374477.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3263629005 ( +0.00)    214748364.70 (+107373887.20)             0 (       0)              
##>                                  END             3172824270 ( -2.78)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3172824270 ( -2.78)    214748364.70 (+107373887.20)             0 (       0)           0  
##>canonicalize_by_names           START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             3172824270 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2836312605 (-10.61)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2836312605 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2836312605 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2836312605 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2836312605 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             2836312605 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             2836312605 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2836312605 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2836312605 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             2836312605 ( +0.00)      295.10 (-214748069.60)             0 (       0)              
##>                                  END             2836312605 ( +0.00)      295.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_25_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_25_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing equal_unsigned_638_rtlopto_model_4200...
      Timing equal_unsigned_644_rtlopto_model_4201...
      Timing increment_unsigned_4032_4202...
      Timing equal_unsigned_638_rtlopto_model_4210...
      Timing equal_unsigned_644_rtlopto_model_4211...
      Timing increment_unsigned_4032_4212...
      Timing equal_unsigned_638_rtlopto_model_4220...
      Timing equal_unsigned_644_rtlopto_model_4221...
      Timing increment_unsigned_4032_4222...
      Timing equal_unsigned_638_rtlopto_model_4230...
      Timing equal_unsigned_644_rtlopto_model_4231...
      Timing increment_unsigned_4032_4232...
      Timing equal_unsigned_638_rtlopto_model_4240...
      Timing equal_unsigned_644_rtlopto_model_4241...
      Timing increment_unsigned_4032_4242...
      Timing equal_unsigned_638_rtlopto_model_4250...
      Timing equal_unsigned_644_rtlopto_model_4251...
      Timing increment_unsigned_4032_4252...
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in Bit_Rate_Pulse_delay_counts5210: area: 1089656820 ,dp = 3 mux = 3 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_0_c1 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c2 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c3 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c4 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c5 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c6 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c7 in Bit_Rate_Pulse_delay_counts5210: area: 4267822545 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_1_0_c6 in Bit_Rate_Pulse_delay_counts5210: area: 870657165 ,dp = 3 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 870657165.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1089656820          870657165          870657165          870657165          870657165          870657165          870657165         4267822545  
##>            WNS          +652.30            +663.80            +663.80            +663.80            +663.80            +663.80            +663.80            +421.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             1089656820 (      )    107374834.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START             1089656820 ( +0.00)    107374834.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1089656820 ( +0.00)    107374834.70 (   +0.00)             0 (       0)              
##>                                  END             1089656820 ( +0.00)    107374834.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1089656820 ( +0.00)    107374834.70 (   +0.00)             0 (       0)              
##>                                  END             1089656820 ( +0.00)    107374834.70 (   +0.00)             0 (       0)           0  
##>                                  END             1089656820 ( +0.00)    107374834.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1089656820 ( +0.00)    107374834.70 (   +0.00)             0 (       0)              
##>                                  END             1089656820 ( +0.00)    107374834.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1089656820 ( +0.00)    214748364.70 (+107373530.00)             0 (       0)              
##>                                  END             1041583725 ( -4.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1041583725 ( -4.41)    214748364.70 (+107373530.00)             0 (       0)           0  
##>canonicalize_by_names           START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1041583725 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              870657165 (-16.41)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END              870657165 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              870657165 ( +0.00)      663.80 (-214747700.90)             0 (       0)              
##>                                  END              870657165 ( +0.00)      663.80 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_18_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_18_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_18_0_c0 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_18_0_c1 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c2 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c3 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c4 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c5 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c6 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_18_0_c7 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_18_0_c7 in imm_gen: area: 2131240545 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 2131240545.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_18_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2131240545         2131240545         2131240545         2131240545         2131240545         2131240545         2131240545         2131240545  
##>            WNS          +150.70            +150.70            +150.70            +150.70            +150.70            +150.70            +150.70            +150.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_18_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2131240545 (      )      150.70 (        )             0 (        )              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)              
##>                                  END             2131240545 ( +0.00)      150.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_18_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_18_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr4
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_4278...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_4284...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_4290...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_4296...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_4302...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_4308...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_2_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_4314...
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in Counter_Param_n4: area: 176268015 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -4592027941899159845494392648598976621982168355358538146913758325879957089181479092810948288922436489369308848102022784630830459330665910235407352010901899776004009453793294583696794430894249274997113438984321474503386985516216729207046556236660024018946231325116840141500973056.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 300
 skipped
CDN_DP_region_2_0_c1 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c2 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c3 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c4 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c5 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c6 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c7 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_2_0_c7 in Counter_Param_n4: area: 74780370 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 74780370.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        176268015           74780370           74780370           74780370           74780370           74780370           74780370           74780370  
##>            WNS          +703.10            +705.40            +705.40            +705.40            +705.40            +705.40            +705.40            +705.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              176268015 (      )      703.10 (        )             0 (        )              
##> rewrite                        START              235024020 (+33.33)      697.70 (   -5.40)             0 (       0)              (a,ar) Expr4_from --> Expr4_to
##>                                  END              400609125 (+70.45)      697.70 (   +0.00)             0 (       0)           0  
##>                                  END              176268015 ( +0.00)      703.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              176268015 ( +0.00)      703.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              176268015 ( +0.00)      703.10 (   +0.00)             0 (       0)              
##>  rewrite                       START              176268015 ( +0.00)      703.10 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END              106829100 (-39.39)      705.40 (   +2.30)             0 (       0)           0  
##>                                  END              106829100 (-39.39)      705.40 (   +2.30)             0 (       0)           0  
##> csa_opto                       START              106829100 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 (-15.00)      705.40 (   +0.00)             0 (       0)           0  
##>                                  END               90804735 (-48.48)      705.40 (   +2.30)             0 (       0)           0  
##>canonicalize_by_names           START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>                                  END               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START               90804735 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               74780370 (-17.65)      705.40 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START               74780370 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               74780370 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START               74780370 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               74780370 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>create_score                    START               74780370 ( +0.00)      705.40 (   +0.00)             0 (       0)              
##>                                  END               74780370 ( +0.00)      705.40 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'risc_v_top'.
      Removing temporary intermediate hierarchies under risc_v_top
Number of big hc bmuxes after = 3
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: risc_v_top, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: risc_v_top, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.012s)
              Optimizing muxes in design 'risc_v_top'.
              Post blast muxes in design 'risc_v_top'.
              Optimizing muxes in design 'DPOPT_INTERNAL_INST_761'.
              Post blast muxes in design 'DPOPT_INTERNAL_INST_761'.
              Optimizing muxes in design 'ffd_param_clear_n_LENGTH206'.
              Post blast muxes in design 'ffd_param_clear_n_LENGTH206'.
              Optimizing muxes in design 'imm_gen'.
              Post blast muxes in design 'imm_gen'.
              Optimizing muxes in design 'DPOPT_INTERNAL_INST'.
              Post blast muxes in design 'DPOPT_INTERNAL_INST'.
              Optimizing muxes in design 'multiplexor_param_LENGTH1_1'.
              Post blast muxes in design 'multiplexor_param_LENGTH1_1'.
              Optimizing muxes in design 'jump_detection_unit'.
              Post blast muxes in design 'jump_detection_unit'.
              Optimizing muxes in design 'uart_tx_baud_rate5210'.
              Post blast muxes in design 'uart_tx_baud_rate5210'.
              Optimizing muxes in design 'UART_Rx_baud_rate5210'.
              Post blast muxes in design 'UART_Rx_baud_rate5210'.
              Optimizing muxes in design 'ffd_param_LENGTH8_422'.
              Post blast muxes in design 'ffd_param_LENGTH8_422'.
              Optimizing muxes in design 'multiplexor_param_LENGTH1'.
              Post blast muxes in design 'multiplexor_param_LENGTH1'.
              Optimizing muxes in design 'FSM_UART_Rx'.
              Post blast muxes in design 'FSM_UART_Rx'.
              Optimizing muxes in design 'ffd_param_clear_LENGTH1'.
              Post blast muxes in design 'ffd_param_clear_LENGTH1'.
              Optimizing muxes in design 'ffd_param_LENGTH8'.
              Post blast muxes in design 'ffd_param_LENGTH8'.
              Optimizing muxes in design 'Bit_Rate_Pulse_delay_counts5210'.
              Post blast muxes in design 'Bit_Rate_Pulse_delay_counts5210'.
              Optimizing muxes in design 'ffd_param_clear_LENGTH1_423'.
              Post blast muxes in design 'ffd_param_clear_LENGTH1_423'.
              Optimizing muxes in design 'parallel2serial_N10'.
              Post blast muxes in design 'parallel2serial_N10'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: risc_v_top, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 1.575s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                    Message Text                                      |
----------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    5 |Processing multi-dimensional arrays.                                                  |
| CDFG-372    |Info    |   34 |Bitwidth mismatch in assignment.                                                      |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth |
|             |        |      | mismatch warning for explicit assignments present in RTL as-well-as for implicit     |
|             |        |      | assignments inferred by the tool. For example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value to the enum variables. It also issues   |
|             |        |      | the warning for any bitwidth mismatch that appears in this implicit assignment.      |
| CDFG-500    |Info    |    3 |Unused module input port.                                                             |
|             |        |      |(In port definition within the module, the input port is not used in any assignment s |
|             |        |      | tatements or conditional expressions for decision statements.                        |
| CDFG-738    |Info    |   72 |Common subexpression eliminated.                                                      |
| CDFG-739    |Info    |   72 |Common subexpression kept.                                                            |
| CDFG-769    |Info    |    8 |Identified sum-of-products logic to be optimized during syn_generic.                  |
| CWD-19      |Info    |  418 |An implementation was inferred.                                                       |
| CWD-21      |Info    |    2 |Skipping an invalid binding for a subprogram call.                                    |
| CWD-36      |Info    |   20 |Sorted the set of valid implementations for synthetic operator.                       |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                            |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                       |
| DPOPT-3     |Info    |    5 |Implementing datapath configurations.                                                 |
| DPOPT-4     |Info    |    5 |Done implementing datapath configurations.                                            |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                         |
| DPOPT-10    |Info    |   11 |Optimized a mux chain.                                                                |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                   |
| ELAB-2      |Info    |   43 |Elaborating Subdesign.                                                                |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                              |
| ELABUTL-132 |Info    |    4 |Unused instance port.                                                                 |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it     |
|             |        |      | matches the design intent.                                                           |
| GB-6        |Info    |    3 |A datapath component has been ungrouped.                                              |
| GLO-12      |Info    |  117 |Replacing a flip-flop with a logic constant 0.                                        |
|             |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to   |
|             |        |      | 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see |
|             |        |      | the complete list of deleted sequential with command 'report sequential -deleted'    |
|             |        |      | (on Reason 'constant0').                                                             |
| GLO-21      |Info    | 3200 |Replacing a blocking flip-flop with a logic constant 0.                               |
|             |        |      |The value used to replace the flop can be set by the root attribute                   |
|             |        |      | 'optimize_seq_x_to'.                                                                 |
| GLO-32      |Info    |    1 |Deleting sequential instances not driving any primary outputs.                        |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the     |
|             |        |      | connections so an instance does not drive any primary outputs anymore. To see the    |
|             |        |      | list of deleted sequential, set the 'information_level' attribute to 2 or above. If  |
|             |        |      | the message is truncated set the message attribute 'truncate' to false to see the    |
|             |        |      | complete list.                                                                       |
| GLO-40      |Info    |    3 |Combinational hierarchical blocks with identical inputs have been merged.             |
|             |        |      |This optimization usually reduces design area. To prevent merging of combinational    |
|             |        |      | hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to  |
|             |        |      | 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.    |
| GLO-51      |Info    |   45 |Hierarchical instance automatically ungrouped.                                        |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or     |
|             |        |      | timing optimization. To prevent this ungroup, set the root-level attribute           |
|             |        |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the   |
|             |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                           |
| LBR-3       |Info    |    2 |Appending library.                                                                    |
|             |        |      |Appending libraries will overwrite some of the characteristics of the library.        |
| LBR-9       |Warning |   40 |Library cell has no output pins defined.                                              |
|             |        |      |Add the missing output pin(s)                                                         |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. |
|             |        |      | unusable. Timing_model means that the cell does not have any defined function. If    |
|             |        |      | there is no output pin, Genus will mark library cell as unusable i.e. the attribute  |
|             |        |      | 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used   |
|             |        |      | for mapping and it will not be picked up from the library for synthesis. If you      |
|             |        |      | query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell  |
|             |        |      | has no output pins.'Note: The message LBR-9 is only for the logical pins and not for |
|             |        |      | the power_ground pins. Genus will depend upon the output function defined in the pin |
|             |        |      | group (output pin)                                                                   |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.   |
| LBR-41      |Info    |    2 |An output library pin lacks a function attribute.                                     |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be    |
|             |        |      | considered as a timing-model                                                         |
|             |        |      | (because one of its outputs does not have a valid function.                          |
| LBR-109     |Info    |    1 |Set default library domain.                                                           |
| LBR-155     |Info    | 1848 |Mismatch in unateness between 'timing_sense' attribute and the function.              |
|             |        |      |The 'timing_sense' attribute will be respected.                                       |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less    |
|             |        |      | than 9.                                                                              |
| LBR-162     |Info    |  248 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.               |
|             |        |      |Setting the 'timing_sense' to non_unate.                                              |
| LBR-412     |Info    |    2 |Created nominal operating condition.                                                  |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values      |
|             |        |      | specified in the library source                                                      |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively)                       |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                        |
| LBR-518     |Info    |   98 |Missing a function attribute in the output pin definition.                            |
| LBR-714     |Warning |    1 |Inconsistency detected among the units specified in the timing libraries being used.  |
|             |        |      |Default system time/capacitance unit will be used.                                    |
| MESG-6      |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.           |
|             |        |      |By default messages are limited to 4096 characters. All characters after the 4096     |
|             |        |      | character limit are truncated. To remove this limit, set the message attribute       |
|             |        |      | 'truncate' to 'false'. However, this may dramatically increase the size of the log   |
|             |        |      | file.                                                                                |
| PHYS-107    |Warning |   16 |Duplicate macro definition.                                                           |
| PHYS-129    |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.      |
|             |        |      |If this is the expected behavior, this message can be ignored.                        |
| PHYS-279    |Warning |  156 |Physical cell not defined in library.                                                 |
|             |        |      |Ensure that the proper library files are available and have been imported.            |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                          |
| RTLOPT-30   |Info    |    3 |Accepted resource sharing opportunity.                                                |
| RTLOPT-40   |Info    |   13 |Transformed datapath macro.                                                           |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                         |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                             |
| TUI-744     |Info    |    2 |Timing analysis will be done for this view.                                           |
|             |        |      |Worst paths will be shown in this view.                                               |
----------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain TC_risc_v_fast: 324 combo usable cells and 128 sequential usable cells
      Mapping 'risc_v_top'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_alu_block_add_42_22' of datapath component 'csa_tree_482'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'id_ex_controlpath_ffd/q_reg[4]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'memory_map_add_61_28' of datapath component 'add_unsigned_621'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'memory_map_add_73_27' of datapath component 'add_unsigned_620'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'memory_map_gte_33_14' of datapath component 'geq_unsigned_619_rtlopto_model_3146'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'memory_map_gte_35_15' of datapath component 'geq_unsigned_617_rtlopto_model_3147'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'memory_map_gte_42_23' of datapath component 'geq_unsigned_rtlopto_model_3148'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'memory_map_lt_33_43' of datapath component 'lt_unsigned_615_rtlopto_model_3149'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'memory_map_lt_42_52' of datapath component 'lt_unsigned_613_rtlopto_model_3150'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'memory_map_lte_35_44' of datapath component 'leq_unsigned_611_rtlopto_model_3151'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_33_40' of datapath component 'increment_unsigned_4032_4252'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_4278'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_baudrate_counter_add_33_40' of datapath component 'increment_unsigned_4032_4165'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_bit_counter_add_33_24' of datapath component 'increment_unsigned_4166'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][31]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][30]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][28]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_file_registers_reg[0][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[56]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[55]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[54]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[53]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[52]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[51]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[50]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[49]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[48]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_id_datapath_ffd_q_reg[47]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[32]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[33]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[34]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[36]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[37]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[38]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[39]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[40]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[41]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[42]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[43]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[44]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[45]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[46]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[47]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[48]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[49]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_id_datapath_ffd_q_reg[50]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][2]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][5]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][6]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][7]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][8]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][9]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][10]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][11]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][13]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][14]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][15]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][16]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][17]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][18]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][19]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][20]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][21]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][22]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][23]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'reg_file_registers_reg[2][24]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'branch_predictor_BHT_reg[0]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'branch_predictor_BHT_reg[1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'branch_predictor_BHT_reg[2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'branch_predictor_BHT_reg[3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'branch_predictor_BHT_reg[4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'branch_predictor_BHT_reg[5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'branch_predictor_BHT_reg[6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'branch_predictor_BHT_reg[7]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'alu_block_lt_54_24' of datapath component 'lt_unsigned_rtlopto_model_3144' because it is trivial.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'alu_block_sll_50_22' of datapath component 'shift_left_vlog_unsigned' because it is trivial.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'alu_block_srl_62_22' of datapath component 'shift_right_vlog_unsigned' because it is trivial.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_alu_block_mul_46_22' of datapath component 'csa_tree' because it is trivial.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'DPOPT_INTERNAL_INSTi' of datapath component 'DPOPT_INTERNAL_INST'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'DPOPT_INTERNAL_INSTi3880' of datapath component 'DPOPT_INTERNAL_INST_761'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_alu_block_eq_84_34_groupi' of datapath component 'csa_tree_alu_block_eq_84_34_group_4'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'shift_reg' in module 'UART_Rx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tx_reg' in module 'uart_tx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tx_data_mux' in module 'uart_tx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'shift_right_reg' in module 'uart_tx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ff_rx_flag' in module 'UART_Rx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ff_tx_finish_flag' in module 'uart_tx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'FSM_Rx' in module 'UART_Rx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'BR_pulse' in module 'UART_Rx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'Counter_bits' in module 'UART_Rx_baud_rate5210' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rx_Data_Reg_i' in module 'UART_Rx_baud_rate5210' would be automatically ungrouped.
          There are 10 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rx_uart' in module 'uart_full_duplex' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'uart_IP_module_UART_full_duplex' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'nop_delayer' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mult_branch' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'mem_wb_datapath_ffd' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'jump_detection' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'immediate_gen' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'id_ex_datapath_ffd' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'id_ex_controlpath_ffd' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ex_mem_datapath_ffd' in module 'risc_v_top' would be automatically ungrouped.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 141503
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4423 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'branch_predictor_BHB_reg[0][0]', 'branch_predictor_BHB_reg[0][1]', 
'branch_predictor_BHB_reg[0][2]', 'branch_predictor_BHB_reg[0][3]', 
'branch_predictor_BHB_reg[0][4]', 'branch_predictor_BHB_reg[0][5]', 
'branch_predictor_BHB_reg[0][6]', 'branch_predictor_BHB_reg[0][7]', 
'branch_predictor_BHB_reg[0][8]', 'branch_predictor_BHB_reg[0][9]', 
'branch_predictor_BHB_reg[0][10]', 'branch_predictor_BHB_reg[0][11]', 
'branch_predictor_BHB_reg[0][12]', 'branch_predictor_BHB_reg[0][13]', 
'branch_predictor_BHB_reg[0][14]', 'branch_predictor_BHB_reg[0][15]', 
'branch_predictor_BHB_reg[0][16]', 'branch_predictor_BHB_reg[0][17]', 
'branch_predictor_BHB_reg[0][18]', 'branch_predictor_BHB_reg[0][19]', 
'branch_predictor_BHB_reg[0][20]', 'branch_predictor_BHB_reg[0][21]', 
'branch_predictor_BHB_reg[0][22]', 'branch_predictor_BHB_reg[0][23]', 
'branch_predictor_BHB_reg[0][24]', 'branch_predictor_BHB_reg[0][25]', 
'branch_predictor_BHB_reg[0][26]', 'branch_predictor_BHB_reg[0][27]', 
'branch_predictor_BHB_reg[0][28]', 'branch_predictor_BHB_reg[0][29]', 
'branch_predictor_BHB_reg[0][30]', 'branch_predictor_BHB_reg[0][31]', 
'branch_predictor_BHB_reg[1][0]', 'branch_predictor_BHB_reg[1][1]', 
'branch_predictor_BHB_reg[1][2]', 'branch_predictor_BHB_reg[1][3]', 
'branch_predictor_BHB_reg[1][4]', 'branch_predictor_BHB_reg[1][5]', 
'branch_predictor_BHB_reg[1][6]', 'branch_predictor_BHB_reg[1][7]', 
'branch_predictor_BHB_reg[1][8]', 'branch_predictor_BHB_reg[1][9]', 
'branch_predictor_BHB_reg[1][10]', 'branch_predictor_BHB_reg[1][11]', 
'branch_predictor_BHB_reg[1][12]', 'branch_predictor_BHB_reg[1][13]', 
'branch_predictor_BHB_reg[1][14]', 'branch_predictor_BHB_reg[1][15]', 
'branch_predictor_BHB_reg[1][16]', 'branch_predictor_BHB_reg[1][17]', 
'branch_predictor_BHB_reg[1][18]', 'branch_predictor_BHB_reg[1][19]', 
'branch_predictor_BHB_reg[1][20]', 'branch_predictor_BHB_reg[1][21]', 
'branch_predictor_BHB_reg[1][22]', 'branch_predictor_BHB_reg[1][23]', 
'branch_predictor_BHB_reg[1][24]', 'branch_predictor_BHB_reg[1][25]', 
'branch_predictor_BHB_reg[1][26]', 'branch_predictor_BHB_reg[1][27]', 
'branch_predictor_BHB_reg[1][28]', 'branch_predictor_BHB_reg[1][29]', 
'branch_predictor_BHB_reg[1][30]', 'branch_predictor_BHB_reg[1][31]', 
'branch_predictor_BHB_reg[2][0]', 'branch_predictor_BHB_reg[2][1]', 
'branch_predictor_BHB_reg[2][2]', 'branch_predictor_BHB_reg[2][3]', 
'branch_predictor_BHB_reg[2][4]', 'branch_predictor_BHB_reg[2][5]', 
'branch_predictor_BHB_reg[2][6]', 'branch_predictor_BHB_reg[2][7]', 
'branch_predictor_BHB_reg[2][8]', 'branch_predictor_BHB_reg[2][9]', 
'branch_predictor_BHB_reg[2][10]', 'branch_predictor_BHB_reg[2][11]', 
'branch_predictor_BHB_reg[2][12]', 'branch_predictor_BHB_reg[2][13]', 
'branch_predictor_BHB_reg[2][14]', 'branch_predictor_BHB_reg[2][15]', 
'branch_predictor_BHB_reg[2][16]', 'branch_predictor_BHB_reg[2][17]', 
'branch_predictor_BHB_reg[2][18]', 'branch_predictor_BHB_reg[2][19]', 
'branch_predictor_BHB_reg[2][20]', 'branch_predictor_BHB_reg[2][21]', 
'branch_predictor_BHB_reg[2][22]', 'branch_predictor_BHB_reg[2][23]', 
'branch_predictor_BHB_reg[2][24]', 'branch_predictor_BHB_reg[2][25]', 
'branch_predictor_BHB_reg[2][26]', 'branch_predictor_BHB_reg[2][27]', 
'branch_predictor_BHB_reg[2][28]', 'branch_predictor_BHB_reg[2][29]', 
'branch_predictor_BHB_reg[2][30]', 'branch_predictor_BHB_reg[2][31]', 
'branch_predictor_BHB_reg[3][0]', 'branch_predictor_BHB_reg[3][1]', 
'branch_predictor_BHB_reg[3][2]', 'branch_predictor_BHB_reg[3][3]', 
'branch_predictor_BHB_reg[3][4]', 'branch_predictor_BHB_reg[3][5]', 
'branch_predictor_BHB_reg[3][6]', 'branch_predictor_BHB_reg[3][7]', 
'branch_predictor_BHB_reg[3][8]', 'branch_predictor_BHB_reg[3][9]', 
'branch_predictor_BHB_reg[3][10]', 'branch_predictor_BHB_reg[3][11]', 
'branch_predictor_BHB_reg[3][12]', 'branch_predictor_BHB_reg[3][13]', 
'branch_predictor_BHB_reg[3][14]', 'branch_predictor_BHB_reg[3][15]', 
'branch_predictor_BHB_reg[3][16]', 'branch_predic
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 20 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[0]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[1]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[2]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[3]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[4]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[5]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[6]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[7]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[8]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[9]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[10]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[11]', 
'uart_IP_module_UART_full_duplex_tx_uart/baudrate_counter_count_reg[12]', 
'uart_IP_module_UART_full_duplex_tx_uart/bit_counter_Q_reg[0]', 
'uart_IP_module_UART_full_duplex_tx_uart/bit_counter_Q_reg[1]', 
'uart_IP_module_UART_full_duplex_tx_uart/bit_counter_Q_reg[2]', 
'uart_IP_module_UART_full_duplex_tx_uart/bit_counter_Q_reg[3]', 
'uart_IP_module_UART_full_duplex_tx_uart/tx_fsm_current_state_reg[0]', 
'uart_IP_module_UART_full_duplex_tx_uart/tx_fsm_current_state_reg[1]', 
'uart_IP_module_UART_full_duplex_tx_uart/tx_fsm_current_state_reg[2]'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[2]' and 'ex_mem_datapath_ffd_q_reg[34]' in 'risc_v_top' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[3]' and 'ex_mem_datapath_ffd_q_reg[35]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[4]' and 'ex_mem_datapath_ffd_q_reg[36]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[5]' and 'ex_mem_datapath_ffd_q_reg[37]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[6]' and 'ex_mem_datapath_ffd_q_reg[38]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[7]' and 'ex_mem_datapath_ffd_q_reg[39]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[8]' and 'ex_mem_datapath_ffd_q_reg[40]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[9]' and 'ex_mem_datapath_ffd_q_reg[41]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[10]' and 'ex_mem_datapath_ffd_q_reg[42]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[11]' and 'ex_mem_datapath_ffd_q_reg[43]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[12]' and 'ex_mem_datapath_ffd_q_reg[44]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[13]' and 'ex_mem_datapath_ffd_q_reg[45]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[14]' and 'ex_mem_datapath_ffd_q_reg[46]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[15]' and 'ex_mem_datapath_ffd_q_reg[47]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[16]' and 'ex_mem_datapath_ffd_q_reg[48]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[17]' and 'ex_mem_datapath_ffd_q_reg[49]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[18]' and 'ex_mem_datapath_ffd_q_reg[50]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[19]' and 'ex_mem_datapath_ffd_q_reg[51]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[20]' and 'ex_mem_datapath_ffd_q_reg[52]' in 'risc_v_top' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'ex_mem_datapath_ffd_q_reg[21]' and 'ex_mem_datapath_ffd_q_reg[53]' in 'risc_v_top' have been merged.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=3792433050  new_slack=315.80  new_is_better=1
new_area=5341455  new_slack=214748364.70  new_is_better=0
new_area=10682910  new_slack=214748364.70  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) risc_v_top...
          Done structuring (delay-based) risc_v_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) increment_unsigned_4030_4167...
            Starting partial collapsing (xors only) increment_unsigned_4030_4167
            Finished partial collapsing.
            Starting partial collapsing  increment_unsigned_4030_4167
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) increment_unsigned_4030_4167
        Mapping component increment_unsigned_4030_4167...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) add_unsigned...
            Starting partial collapsing (xors only) add_unsigned
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) add_unsigned_739...
            Starting partial collapsing (xors only) add_unsigned_739
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_739
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_739
        Mapping component add_unsigned_739...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) add_unsigned_628...
            Starting partial collapsing (xors only) add_unsigned_628
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_628
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_628
        Mapping component add_unsigned_628...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) add_unsigned_622...
            Starting partial collapsing (xors only) add_unsigned_622
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_622
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) add_unsigned_622
        Mapping component add_unsigned_622...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_oseq_5551...
            Starting partial collapsing  cb_oseq_5551
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq_5551
        Mapping component cb_oseq_5551...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) logic partition in risc_v_top...
          Done structuring (delay-based) logic partition in risc_v_top
        Mapping logic partition in risc_v_top...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                    Message Text                                     |
----------------------------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |   12 |The database contains a field that the reader does not support.                      |
| GB-6         |Info    |   22 |A datapath component has been ungrouped.                                             |
| GLO-12       |Info    | 4417 |Replacing a flip-flop with a logic constant 0.                                       |
|              |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to  |
|              |        |      | 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also    |
|              |        |      | see the complete list of deleted sequential with command 'report sequential         |
|              |        |      | -deleted' (on Reason 'constant0').                                                  |
| GLO-13       |Info    |   26 |Replacing a flip-flop with a logic constant 1.                                       |
|              |        |      |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to  |
|              |        |      | 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.                 |
| GLO-21       |Info    |    8 |Replacing a blocking flip-flop with a logic constant 0.                              |
|              |        |      |The value used to replace the flop can be set by the root attribute                  |
|              |        |      | 'optimize_seq_x_to'.                                                                |
| GLO-32       |Info    |    2 |Deleting sequential instances not driving any primary outputs.                       |
|              |        |      |Optimizations such as constant propagation or redundancy removal could change the    |
|              |        |      | connections so an instance does not drive any primary outputs anymore. To see the   |
|              |        |      | list of deleted sequential, set the 'information_level' attribute to 2 or above. If |
|              |        |      | the message is truncated set the message attribute 'truncate' to false to see the   |
|              |        |      | complete list.                                                                      |
| GLO-42       |Info    |   30 |Equivalent sequential instances have been merged.                                    |
|              |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and       |
|              |        |      | 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq'     |
|              |        |      | instance attribute to 'false'.                                                      |
| GLO-45       |Info    | 2823 |Replacing the synchronous part of an always feeding back flip-flop with a logic      |
|              |        |      | constant.                                                                           |
|              |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute   |
|              |        |      | to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this   |
|              |        |      | optimization.                                                                       |
| GLO-51       |Info    |   25 |Hierarchical instance automatically ungrouped.                                       |
|              |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or    |
|              |        |      | timing optimization. To prevent this ungroup, set the root-level attribute          |
|              |        |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the  |
|              |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                          |
| MESG-6       |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.          |
|              |        |      |By default messages are limited to 4096 characters. All characters after the 4096    |
|              |        |      | character limit are truncated. To remove this limit, set the message attribute      |
|              |        |      | 'truncate' to 'false'. However, this may dramatically increase the size of the log  |
|              |        |      | file.                                                                               |
----------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'My_CLK' target slack:    14 ps
Target path end-point (Pin: if_id_datapath_ffd_q_reg[2]/d)

              Pin                          Type         Fanout Load Arrival   
                                          (Domain)             (fF)   (ps)    
------------------------------------------------------------------------------
(clock My_CLK)                    <<<  launch                             0 R 
                                       latency                                
cb_seqi
  ff_pc_q_reg[2]/clk                                                          
  ff_pc_q_reg[2]/q                (u)  unmapped_d_flop       6  7.2           
cb_seqi/adder_pc_4_add_15_16_B[0] 
cb_oseqi/cb_seqi_adder_pc_4_add_15_16_B[0] 
  if_id_datapath_ffd_q_reg[2]/d   <<<  unmapped_d_flop                        
  if_id_datapath_ffd_q_reg[2]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock My_CLK)                         capture                          500 F 
                                       latency                                
                                       uncertainty                            
------------------------------------------------------------------------------
Cost Group   : 'My_CLK' (path_group 'My_CLK')
Start-point  : cb_seqi/ff_pc_q_reg[2]/clk
End-point    : cb_oseqi/if_id_datapath_ffd_q_reg[2]/d
Analysis View: view_risc_v_fast

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 286ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  3527        100.0
Excluded from State Retention    3527        100.0
    - Will not convert           3527        100.0
      - Preserved                   0          0.0
      - Power intent excluded    3527        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 136, CPU_Time 138.001667
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) | 100.0(100.0) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  99.3( 99.3) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.7(  0.7) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -     22013    142933       469
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -      4415     35321       774
##>G:Misc                             136
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      139
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'risc_v_top' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Script_Adders_mmmc.tcl) 197: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(Script_Adders_mmmc.tcl) 198: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:07 (Oct31) |  170.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:13) |  00:00:12(00:00:13) |   7.5(  8.3) |    1:41:20 (Oct31) |  362.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:15) |  00:00:02(00:00:02) |   1.3(  1.3) |    1:41:22 (Oct31) |  362.6 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:02:25(00:02:22) |  91.2( 90.4) |    1:43:44 (Oct31) |  774.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_Adders_mmmc.tcl) 199: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
        Computing net loads.
@file(Script_Adders_mmmc.tcl) 200: write_snapshot -outdir $_REPORTS_PATH -tag generic
%# Begin write_snapshot (10/31 01:43:44, mem=1456.88M)
%# Begin qos_stats (10/31 01:43:44, mem=1456.88M)
        Computing arrivals and requireds.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : risc_v_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  22%  45%  67% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
%# End qos_stats (10/31 01:43:46, total cpu=08:00:02, real=08:00:02, peak res=894.40M, current mem=1464.52M)


Working Directory = /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis
QoS Summary for risc_v_top
================================================================================
Metric                          generic        
================================================================================

View : view_risc_v_slow
Slack (ps):                     4,186
  R2R (ps):                     4,186
  I2R (ps):                     8,603
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0

View : view_risc_v_fast
Slack (ps):                       340
  R2R (ps):                       340
  I2R (ps):                       826
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0

Leakage Power (mW):             0.000
Cell Area:                     35,322
Total Cell Area:               35,322
Leaf Instances:                 4,415
Total Instances:                4,415
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:54
Real Runtime (h:m:s):        00:02:37
CPU  Elapsed (h:m:s):        00:03:02
Real Elapsed (h:m:s):        00:02:41
Memory (MB):                  1464.52
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:39
Total Memory (MB):     1464.52
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:risc_v_top should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Did not find power models when running power analysis on a generic netlist. [PA-17]
        : Design design:risc_v_top has no power models available.
        : The power analysis results on a generic netlist are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Oct31-01:41:14/generic_risc_v_top.db' for 'risc_v_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:02, real = 00:03).
%# End write_snapshot (10/31 01:43:47, total cpu=08:00:02, real=08:00:03, peak res=894.40M, current mem=1464.52M)
@file(Script_Adders_mmmc.tcl) 201: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis
QoS Summary for risc_v_top
================================================================================
Metric                          generic        
================================================================================

View : view_risc_v_slow
Slack (ps):                     4,186
  R2R (ps):                     4,186
  I2R (ps):                     8,603
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0

View : view_risc_v_fast
Slack (ps):                       340
  R2R (ps):                       340
  I2R (ps):                       826
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                  no_value
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                      0

Leakage Power (mW):             0.000
Cell Area:                     35,322
Total Cell Area:               35,322
Leaf Instances:                 4,415
Total Instances:                4,415
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:54
Real Runtime (h:m:s):        00:02:37
CPU  Elapsed (h:m:s):        00:03:02
Real Elapsed (h:m:s):        00:02:41
Memory (MB):                  1464.52
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:02:40
Total Memory (MB):     1464.52
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_Adders_mmmc.tcl) 204: write_hdl -generic > ${_OUTPUTS_PATH}/${DESIGN}_generic.v
@file(Script_Adders_mmmc.tcl) 206: puts "VIEW GENERIC SCHEMATIC"
VIEW GENERIC SCHEMATIC
@file(Script_Adders_mmmc.tcl) 212: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(Script_Adders_mmmc.tcl) 213: syn_map
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
##Generic Timing Info for library domain: TC_risc_v_slow typical gate delay: 166.5 ps std_slew: 17.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'risc_v_top' using 'high' effort.
Mapper: Libraries have:
	domain TC_risc_v_slow: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  97.2( 96.5) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.7(  0.7) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:02(00:00:04) |   2.1(  2.8) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  97.2( 96.5) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.7(  0.7) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:02(00:00:04) |   2.1(  2.8) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain TC_risc_v_slow: 324 combo usable cells and 128 sequential usable cells
Dominant view analysis is reducing the number of views from 2 (2 corners) to 1 (1 corners).
      Mapping 'risc_v_top'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) risc_v_top...
          Done structuring (delay-based) risc_v_top
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
          Structuring (delay-based) increment_unsigned_4030_4167...
          Done structuring (delay-based) increment_unsigned_4030_4167
        Mapping component increment_unsigned_4030_4167...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_oseq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) add_unsigned...
          Done structuring (delay-based) add_unsigned
        Mapping component add_unsigned...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) add_unsigned_739...
          Done structuring (delay-based) add_unsigned_739
        Mapping component add_unsigned_739...
          Structuring (delay-based) add_unsigned_622...
          Done structuring (delay-based) add_unsigned_622
        Mapping component add_unsigned_622...
          Structuring (delay-based) add_unsigned_628...
          Done structuring (delay-based) add_unsigned_628
        Mapping component add_unsigned_628...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Structuring (delay-based) cb_seq...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'My_CLK' target slack:    14 ps
Target path end-point (Pin: if_id_datapath_ffd_q_reg[31]/d)

               Pin                          Type         Fanout Load Arrival   
                                           (Domain)             (fF)   (ps)    
-------------------------------------------------------------------------------
(clock My_CLK)                     <<<  launch                             0 R 
                                        latency                                
cb_seqi
  ff_pc_q_reg[31]/clk                                                          
  ff_pc_q_reg[31]/q                (u)  unmapped_d_flop       3  3.6           
cb_seqi/adder_pc_4_add_15_16_B[29] 
cb_oseqi/cb_seqi_adder_pc_4_add_15_16_B[29] 
  if_id_datapath_ffd_q_reg[31]/d   <<<  unmapped_d_flop                        
  if_id_datapath_ffd_q_reg[31]/clk      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock My_CLK)                          capture                          500 F 
                                        latency                                
                                        uncertainty                            
-------------------------------------------------------------------------------
Cost Group   : 'My_CLK' (path_group 'My_CLK')
Start-point  : cb_seqi/ff_pc_q_reg[31]/clk
End-point    : cb_oseqi/if_id_datapath_ffd_q_reg[31]/d
Analysis View: view_risc_v_fast

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 288ps.
 
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) add_unsigned_739...
          Done restructuring (delay-based) add_unsigned_739
        Optimizing component add_unsigned_739...
        Early Area Reclamation for add_unsigned_739 'very_fast' (slack=214748365, area=147)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_unsigned_5581...
          Done restructuring (delay-based) add_unsigned_5581
        Optimizing component add_unsigned_5581...
          Restructuring (delay-based) add_unsigned_5583...
          Done restructuring (delay-based) add_unsigned_5583
        Optimizing component add_unsigned_5583...
          Restructuring (delay-based) add_unsigned_622...
          Done restructuring (delay-based) add_unsigned_622
        Optimizing component add_unsigned_622...
        Early Area Reclamation for add_unsigned_622 'very_fast' (slack=214748365, area=150)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_unsigned_5584...
          Done restructuring (delay-based) add_unsigned_5584
        Optimizing component add_unsigned_5584...
        Pre-mapped Exploration for add_unsigned_622 'slow' (slack=214748365, area=148)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_unsigned_5585...
          Done restructuring (delay-based) add_unsigned_5585
        Optimizing component add_unsigned_5585...
          Restructuring (delay-based) add_unsigned_628...
          Done restructuring (delay-based) add_unsigned_628
        Optimizing component add_unsigned_628...
        Early Area Reclamation for add_unsigned_628 'very_fast' (slack=214748365, area=147)...
                  			o_slack=214748365,  bc_slack=0
          Restructuring (delay-based) add_unsigned_5615...
          Done restructuring (delay-based) add_unsigned_5615
        Optimizing component add_unsigned_5615...
          Restructuring (delay-based) add_unsigned_5617...
          Done restructuring (delay-based) add_unsigned_5617
        Optimizing component add_unsigned_5617...
          Restructuring (delay-based) increment_unsigned_4030_4167...
          Done restructuring (delay-based) increment_unsigned_4030_4167
        Optimizing component increment_unsigned_4030_4167...
        Early Area Reclamation for increment_unsigned_4030_4167 'very_fast' (slack=331, area=104)...
                  			o_slack=331,  bc_slack=0
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
          Restructuring (delay-based) increment_unsigned...
          Done restructuring (delay-based) increment_unsigned
        Optimizing component increment_unsigned...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Early Area Reclamation for add_unsigned 'very_fast' (slack=491, area=224)...
                  			o_slack=491,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
        Pre-mapped Exploration for add_unsigned 'slow' (slack=2, area=192)...
                  			o_slack=2,  bc_slack=0
          Restructuring (delay-based) add_unsigned...
          Done restructuring (delay-based) add_unsigned
        Optimizing component add_unsigned...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
        Pin                  Type       Fanout Load Slew Delay Arrival   
                            (Domain)           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock My_CLK)            launch                                     0 R 
                          latency                          +45      45 R 
cb_seqi
  ff_pc_q_reg[2]/CK                                   55    +0      45 R 
  ff_pc_q_reg[2]/Q        DFFRHQX8(1)        4 12.5   16   +65     110 R 
cb_seqi/adder_pc_4_add_15_16_B[0] 
adder_pc_4_add_15_16/B[2] 
  g382/A                                                    +0     110   
  g382/Y                  CLKAND2X3(1)       2  7.5   17   +25     135 R 
  g380/B                                                    +0     135   
  g380/Y                  CLKAND2X6(1)       3 11.5   15   +22     157 R 
  g378/B                                                    +0     157   
  g378/Y                  CLKAND2X6(1)       2  7.5   11   +20     178 R 
  g376/B                                                    +0     178   
  g376/Y                  CLKAND2X6(1)       3 11.5   15   +22     199 R 
  g374/B                                                    +0     199   
  g374/Y                  CLKAND2X6(1)       2  7.5   11   +20     220 R 
  g372/B                                                    +0     220   
  g372/Y                  CLKAND2X6(1)       3 11.5   15   +22     242 R 
  g370/B                                                    +0     242   
  g370/Y                  CLKAND2X6(1)       2  7.5   11   +20     262 R 
  g368/B                                                    +0     262   
  g368/Y                  CLKAND2X6(1)       3 11.5   15   +22     284 R 
  g366/B                                                    +0     284   
  g366/Y                  CLKAND2X6(1)       2  7.5   11   +20     304 R 
  g364/B                                                    +0     304   
  g364/Y                  CLKAND2X6(1)       3 11.5   15   +22     326 R 
  g362/B                                                    +0     326   
  g362/Y                  CLKAND2X6(1)       2  7.5   11   +20     346 R 
  g360/B                                                    +0     346   
  g360/Y                  CLKAND2X6(1)       3 10.9   15   +22     368 R 
  g358/B                                                    +0     368   
  g358/Y                  CLKAND2X3(1)       2  6.9   16   +23     390 R 
  g356/B                                                    +0     390   
  g356/Y                  CLKAND2X4(1)       3 10.6   19   +26     417 R 
  g354/B                                                    +0     417   
  g354/Y                  CLKAND2X2(1)       1  4.8   16   +25     442 R 
  g352/B                                                    +0     442   
  g352/CO                 ADDHX2(1)          1  4.8   18   +32     474 R 
  g351/B                                                    +0     474   
  g351/CO                 ADDHX2(1)          1  4.8   18   +33     507 R 
  g350/B                                                    +0     507   
  g350/CO                 ADDHX2(1)          1  4.8   18   +33     539 R 
  g349/B                                                    +0     539   
  g349/CO                 ADDHX2(1)          1  4.8   18   +33     572 R 
  g348/B                                                    +0     572   
  g348/CO                 ADDHX2(1)          1  4.8   18   +33     605 R 
  g347/B                                                    +0     605   
  g347/CO                 ADDHX2(1)          1  4.8   18   +33     638 R 
  g346/B                                                    +0     638   
  g346/CO                 ADDHX2(1)          1  4.8   18   +33     670 R 
  g345/B                                                    +0     670   
  g345/CO                 ADDHX2(1)          1  4.8   18   +33     703 R 
  g344/B                                                    +0     703   
  g344/CO                 ADDHX2(1)          1  4.8   18   +33     736 R 
  g343/B                                                    +0     736   
  g343/CO                 ADDHX2(1)          1  4.8   18   +33     768 R 
  g342/B                                                    +0     768   
  g342/CO                 ADDHX2(1)          1  4.8   18   +33     801 R 
  g341/B                                                    +0     801   
  g341/CO                 ADDHX2(1)          1  4.8   18   +33     834 R 
  g340/B                                                    +0     834   
  g340/CO                 ADDHX2(1)          1  4.5   17   +32     866 R 
  g339/B                                                    +0     866   
  g339/Y                  CLKXOR2X2(1)       1  4.3   17   +34     900 R 
adder_pc_4_add_15_16/Z[31] 
cb_seqi/adder_pc_4_add_15_16_Z[28] 
  ff_pc_q_reg[31]/D  <<<  DFFRHQX4(1)                       +0     900   
  ff_pc_q_reg[31]/CK      setup                       55   +14     914 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock My_CLK)            capture                                 1000 R 
                          latency                          +45    1045 R 
                          uncertainty                       -8    1037 R 
-------------------------------------------------------------------------
Cost Group   : 'My_CLK' (path_group 'My_CLK')
Timing slack :     123ps 
Start-point  : cb_seqi/ff_pc_q_reg[2]/CK
End-point    : cb_seqi/ff_pc_q_reg[31]/D
Analysis View: view_risc_v_fast

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                25831        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        My_CLK                14      123              1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder_pc_4_add_15_16' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'memory_map_add0015517' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'add_565_33' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'adder_pc_prev_4_add_15_16' in module 'risc_v_top' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42' in module 'risc_v_top' would be automatically ungrouped.
          There are 5 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  3527        100.0
Excluded from State Retention    3527        100.0
    - Will not convert           3527        100.0
      - Preserved                   0          0.0
      - Power intent excluded    3527        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 20, CPU_Time 20.255265999999978
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  85.1( 84.5) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.6(  0.6) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:02(00:00:04) |   1.8(  2.5) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:08(00:03:01) |  00:00:20(00:00:20) |  12.4( 12.4) |    1:44:08 (Oct31) |  771.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 2 (2 corners) to 1 (1 corners).
-------------------------------------------------------------------------------
 hi_fo_buf                 25275        0         0    139217        0       16

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 


                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_area                 25275        0         0    139217        0       16
 rem_buf                   25197        0         0    139167        0       16
 rem_inv                   25184        0         0    139163        0       16
 merge_bi                  25167        0         0    139102        0       15
 rem_inv_qb                25095        0         0    139102        0       15
 io_phase                  25092        0         0    139096        0       15
 gate_comp                 25078        0         0    139096        0       15
 gcomp_mog                 25064        0         0    139096        0       15
 glob_area                 25038        0         0    139094        0       15
 area_down                 24761        0         0    139092        0       15
 size_n_buf                24802        0         0    139033        0       15
 rem_buf                   24732        0         0    138815        0       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        63  (       23 /       24 )  0.20
         rem_inv         7  (        6 /        6 )  0.03
        merge_bi         6  (        6 /        6 )  0.03
      rem_inv_qb        36  (        1 /        1 )  0.08
    seq_res_area         0  (        0 /        0 )  0.02
        io_phase        11  (        7 /        7 )  0.18
       gate_comp        48  (       10 /       10 )  0.22
       gcomp_mog         6  (        6 /        6 )  0.06
       glob_area        43  (       26 /       43 )  0.31
       area_down       160  (       64 /       64 )  1.04
      size_n_buf        15  (        1 /        1 )  0.40
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        47  (       36 /       36 )  0.17
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        0 /        1 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                24732        0         0    138815        0       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  24732        0         0    138815        0       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Restoring original analysis views.
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/risc_v_top/fv_map.fv.json' for netlist 'fv/risc_v_top/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/risc_v_top/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/risc_v_top/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 7, CPU_Time 7.380664999999993
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  81.5( 81.0) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.6(  0.6) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:02(00:00:04) |   1.8(  2.4) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:08(00:03:01) |  00:00:20(00:00:20) |  11.9( 11.9) |    1:44:08 (Oct31) |  771.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:03:08) |  00:00:07(00:00:07) |   4.3(  4.2) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.1890420000000006
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  81.6( 81.0) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.6(  0.6) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:02(00:00:04) |   1.8(  2.4) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:08(00:03:01) |  00:00:20(00:00:20) |  11.9( 11.9) |    1:44:08 (Oct31) |  771.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:03:08) |  00:00:07(00:00:07) |   4.3(  4.2) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:15(00:03:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:risc_v_top ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.010 seconds.

Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'branch_predictor_BHT_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'branch_predictor_BHT_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'branch_predictor_BHT_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'branch_predictor_BHT_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'branch_predictor_BHT_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'branch_predictor_BHT_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'branch_predictor_BHT_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'branch_predictor_BHT_reg[7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][0]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'memory_rom_rom_memory_reg[0][19]'.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 8 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'branch_predictor_BHT_reg[0]', 'branch_predictor_BHT_reg[1]', 
'branch_predictor_BHT_reg[2]', 'branch_predictor_BHT_reg[3]', 
'branch_predictor_BHT_reg[4]', 'branch_predictor_BHT_reg[5]', 
'branch_predictor_BHT_reg[6]', 'branch_predictor_BHT_reg[7]'.
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  81.6( 80.5) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.6(  0.6) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:02(00:00:04) |   1.8(  2.4) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:08(00:03:01) |  00:00:20(00:00:20) |  11.9( 11.8) |    1:44:08 (Oct31) |  771.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:03:08) |  00:00:07(00:00:07) |   4.3(  4.1) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:15(00:03:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:15(00:03:09) |  00:00:00(00:00:01) |   0.0(  0.6) |    1:44:16 (Oct31) |  765.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 2 (2 corners) to 1 (1 corners).
-------------------------------------------------------------------------------
 hi_fo_buf                 22316        0         0       575        0       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                22316        0         0       575        0       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  22316        0         0       575        0       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 1.7340170000000228
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  80.7( 80.0) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.6(  0.6) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:02(00:00:04) |   1.7(  2.4) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:08(00:03:01) |  00:00:20(00:00:20) |  11.8( 11.8) |    1:44:08 (Oct31) |  771.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:03:08) |  00:00:07(00:00:07) |   4.3(  4.1) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:15(00:03:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:15(00:03:09) |  00:00:00(00:00:01) |   0.0(  0.6) |    1:44:16 (Oct31) |  765.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:03:10) |  00:00:01(00:00:01) |   1.0(  0.6) |    1:44:17 (Oct31) |  765.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:20) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:27 (Oct31) |  469.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:02:36) |  00:02:19(00:02:16) |  80.7( 80.0) |    1:43:43 (Oct31) |  774.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:00:01(00:00:01) |   0.6(  0.6) |    1:43:44 (Oct31) |  774.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:02(00:00:04) |   1.7(  2.4) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:48(00:02:41) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:43:48 (Oct31) |  771.7 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:08(00:03:01) |  00:00:20(00:00:20) |  11.8( 11.8) |    1:44:08 (Oct31) |  771.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:16(00:03:08) |  00:00:07(00:00:07) |   4.3(  4.1) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:15(00:03:08) |  00:00:00(00:00:00) |  -0.1(  0.0) |    1:44:15 (Oct31) |  765.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:15(00:03:09) |  00:00:00(00:00:01) |   0.0(  0.6) |    1:44:16 (Oct31) |  765.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:03:10) |  00:00:01(00:00:01) |   1.0(  0.6) |    1:44:17 (Oct31) |  765.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:17(00:03:10) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:44:17 (Oct31) |  765.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Restoring original analysis views.
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      4415     35321       771
##>M:Pre Cleanup                        0         -         -      4415     35321       771
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      7         -         -      3818     21787       765
##>M:Const Prop                         0         7         0      3818     21787       765
##>M:Cleanup                            1         7         0      3810     21743       765
##>M:MBCI                               0         -         -      3810     21743       765
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              21
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       29
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'risc_v_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(Script_Adders_mmmc.tcl) 214: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(Script_Adders_mmmc.tcl) 215: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:07 (Oct31) |  170.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:13) |  00:00:12(00:00:13) |   6.2(  6.8) |    1:41:20 (Oct31) |  362.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:15) |  00:00:02(00:00:02) |   1.0(  1.1) |    1:41:22 (Oct31) |  362.6 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:02:25(00:02:22) |  75.5( 74.7) |    1:43:44 (Oct31) |  774.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:18(00:03:10) |  00:00:33(00:00:33) |  17.2( 17.4) |    1:44:17 (Oct31) |  765.9 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_Adders_mmmc.tcl) 216: write_snapshot -outdir $_REPORTS_PATH -tag map
%# Begin write_snapshot (10/31 01:44:17, mem=1456.09M)
%# Begin qos_stats (10/31 01:44:18, mem=1456.09M)
        Computing arrivals and requireds.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist risc_v_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Warning: PWRA-0302 Frequency scaling is not applicable for vectorless flow.
       : Ignoring frequency scaling.
Warning: PWRA-0304 -stim option is not applicable with vectorless mode of power
       : analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  26%  52% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
%# End qos_stats (10/31 01:44:19, total cpu=08:00:01, real=08:00:01, peak res=894.40M, current mem=1464.09M)


Working Directory = /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis
QoS Summary for risc_v_top
================================================================================
Metric                          generic         map            
================================================================================

View : view_risc_v_slow
Slack (ps):                     4,186           4,010
  R2R (ps):                     4,186           4,010
  I2R (ps):                     8,603           8,415
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

View : view_risc_v_fast
Slack (ps):                       340               7
  R2R (ps):                       340               7
  I2R (ps):                       826             787
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

Leakage Power (mW):             0.000           0.000
Cell Area:                     35,322          21,744
Total Cell Area:               35,322          21,744
Leaf Instances:                 4,415           3,810
Total Instances:                4,415           3,810
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:54        00:00:52
Real Runtime (h:m:s):        00:02:37        00:00:34
CPU  Elapsed (h:m:s):        00:03:02        00:03:53
Real Elapsed (h:m:s):        00:02:41        00:03:14
Memory (MB):                  1464.52         1464.09
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:03:12
Total Memory (MB):     1464.09
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_Oct31-01:41:14/map_risc_v_top.db' for 'risc_v_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:01, real = 00:02).
%# End write_snapshot (10/31 01:44:20, total cpu=08:00:01, real=08:00:03, peak res=894.40M, current mem=1464.09M)
@file(Script_Adders_mmmc.tcl) 219: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis
QoS Summary for risc_v_top
================================================================================
Metric                          generic         map            
================================================================================

View : view_risc_v_slow
Slack (ps):                     4,186           4,010
  R2R (ps):                     4,186           4,010
  I2R (ps):                     8,603           8,415
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

View : view_risc_v_fast
Slack (ps):                       340               7
  R2R (ps):                       340               7
  I2R (ps):                       826             787
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                  no_value        no_value
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                      0               0

Leakage Power (mW):             0.000           0.000
Cell Area:                     35,322          21,744
Total Cell Area:               35,322          21,744
Leaf Instances:                 4,415           3,810
Total Instances:                4,415           3,810
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:54        00:00:52
Real Runtime (h:m:s):        00:02:37        00:00:34
CPU  Elapsed (h:m:s):        00:03:02        00:03:53
Real Elapsed (h:m:s):        00:02:41        00:03:14
Memory (MB):                  1464.52         1464.09
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:03:13
Total Memory (MB):     1464.09
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_Adders_mmmc.tcl) 220: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
@file(Script_Adders_mmmc.tcl) 223: write_hdl -lec > ${_OUTPUTS_PATH}/${DESIGN}_intermediate.v
@file(Script_Adders_mmmc.tcl) 229: write_do_lec -no_exit -revised_design ${_NETLIST_PATH}/${DESIGN}_intermediate.v -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/risc_v_top/risc_v_top_intermediatev.fv.json' for netlist 'Netlist/risc_v_top_intermediate.v'.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'outputs_Oct31-01:41:14/rtl2intermediate.lec.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
@file(Script_Adders_mmmc.tcl) 234: puts "VIEW MAPPED SCHEMATIC"
VIEW MAPPED SCHEMATIC
@file(Script_Adders_mmmc.tcl) 245: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(Script_Adders_mmmc.tcl) 246: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
Metal1          H         0.00        0.000412  
Metal2          V         1.00        0.000416  
Metal3          H         1.00        0.000416  
Metal4          V         1.00        0.000416  
Metal5          H         1.00        0.000416  
Metal6          V         1.00        0.000416  
Metal7          H         1.00        0.000416  
Metal8          V         1.00        0.000416  
Metal9          H         1.00        0.000416  
Metal10         V         1.00        0.000444  
Metal11         H         1.00        0.000444  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
Metal1          H         0.00         1.226667  
Metal2          V         1.00         0.755000  
Metal3          H         1.00         0.755000  
Metal4          V         1.00         0.755000  
Metal5          H         1.00         0.755000  
Metal6          V         1.00         0.755000  
Metal7          H         1.00         0.755000  
Metal8          V         1.00         0.267500  
Metal9          H         1.00         0.267500  
Metal10         V         1.00         0.097273  
Metal11         H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'risc_v_top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 22316        0         0     86242        0       15
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.009 seconds.

-------------------------------------------------------------------------------
 const_prop                22316        0         0     86242        0       15
-------------------------------------------------------------------------------
 hi_fo_buf                 22316        0         0     86242        0       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                22316        0         0     86242        0       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  22316        0         0     86242        0       15
 incr_max_trans            23474        0         0     70712        0        0
 incr_max_trans            23837        0         0     66942        0        0
 incr_max_trans            24033        0         0     65365        0        0
 incr_max_trans            24085        0         0     65107        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st      1488  (        0 /        0 )  0.00
        plc_star      1488  (        0 /        0 )  0.00
        drc_bufs      2976  (       16 /     1488 )  5.53
        drc_fopt      1472  (       24 /       24 )  1.25
        drc_bufb      1448  (        0 /        0 )  0.01
      simple_buf      1448  (       80 /       80 )  9.90
             dup      1368  (       26 /       26 )  4.12
       crit_dnsz      1758  (      182 /      190 )  4.21
       crit_upsz      1160  (      336 /      385 )  2.26
       crit_slew       824  (      144 /      150 )  1.09


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  24085        0         0     65107        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 24085        0         0     65107        0        0
 rem_buf                   23759        0         0     64087        0        0
 merge_bi                  23727        0         0     63690        0        0
 rem_inv_qb                23722        0         0     63588        0        0
 io_phase                  23712        0         0     63523        0        0
 gate_comp                 23687        0         0     63414        0        0
 glob_area                 23686        0         0     63400        0        0
 area_down                 23682        0         0     63382        0        0
 rem_buf                   23669        0         0     63375        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       162  (       51 /      107 )  0.62
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        24  (        8 /       24 )  0.12
      rem_inv_qb         2  (        1 /        1 )  0.01
    seq_res_area         0  (        0 /        0 )  0.02
        io_phase         8  (        2 /        2 )  0.04
       gate_comp        21  (        7 /        7 )  0.14
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        31  (        2 /       31 )  0.04
       area_down       168  (        3 /        3 )  1.53
      size_n_buf        15  (        0 /        0 )  0.52
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf       110  (        2 /       55 )  0.42
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        14  (        0 /       14 )  0.09
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                23669        0         0     63375        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  23669        0         0     63375        0        0
 incr_max_trans            24061        0         0     57025        0        0
 incr_max_trans            24083        0         0     56901        0        0
 incr_max_trans            24085        0         0     56894        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       935  (        0 /        0 )  0.00
        plc_star       935  (        0 /        0 )  0.00
        drc_bufs      1869  (        0 /      934 )  3.64
        drc_fopt       935  (        2 /        2 )  0.90
        drc_bufb       933  (        0 /        0 )  0.01
      simple_buf       933  (        9 /        9 )  6.35
             dup       924  (        2 /        5 )  2.83
       crit_dnsz      1352  (       47 /       50 )  3.27
       crit_upsz       875  (      189 /      220 )  3.65
       crit_slew       686  (       10 /       11 )  0.84


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  24085        0         0     56894        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 24085        0         0     56894        0        0
 rem_buf                   24068        0         0     56873        0        0
 glob_area                 24067        0         0     56870        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf       121  (        2 /       61 )  0.47
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        16  (        0 /       14 )  0.09
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         6  (        0 /        0 )  0.03
       gate_comp        11  (        0 /        0 )  0.08
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        31  (        2 /       31 )  0.03
       area_down       171  (        0 /        0 )  1.56
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                24067        0         0     56870        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  24067        0         0     56870        0        0
 incr_max_trans            24196        0         0     56215        0        0
 incr_max_trans            24196        0         0     56214        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st       718  (        0 /        0 )  0.00
        plc_star       718  (        0 /        0 )  0.00
        drc_bufs      1435  (        0 /      717 )  2.61
        drc_fopt       718  (        0 /        0 )  0.66
        drc_bufb       718  (        0 /        0 )  0.01
      simple_buf       718  (       14 /       14 )  4.84
             dup       704  (        1 /        3 )  2.14
       crit_dnsz      1030  (        4 /        6 )  2.42
       crit_upsz       699  (        9 /       39 )  2.82
       crit_slew       690  (        1 /        2 )  0.84


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                    Message Text                                     |
----------------------------------------------------------------------------------------------------------------------
| CFM-1        |Info    |    1 |Wrote dofile.                                                                        |
| CFM-2        |Info    |    1 |Wrote composite dofile.                                                              |
| CFM-5        |Info    |    2 |Wrote formal verification information.                                               |
| CFM-212      |Info    |    2 |Forcing flat compare.                                                                |
| CPI-506      |Info    |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.     |
| DATABASE-103 |Warning |   11 |The database contains a field that the reader does not support.                      |
| GLO-12       |Info    |    8 |Replacing a flip-flop with a logic constant 0.                                       |
|              |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to  |
|              |        |      | 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also    |
|              |        |      | see the complete list of deleted sequential with command 'report sequential         |
|              |        |      | -deleted' (on Reason 'constant0').                                                  |
| GLO-21       |Info    | 3200 |Replacing a blocking flip-flop with a logic constant 0.                              |
|              |        |      |The value used to replace the flop can be set by the root attribute                  |
|              |        |      | 'optimize_seq_x_to'.                                                                |
| GLO-32       |Info    |    1 |Deleting sequential instances not driving any primary outputs.                       |
|              |        |      |Optimizations such as constant propagation or redundancy removal could change the    |
|              |        |      | connections so an instance does not drive any primary outputs anymore. To see the   |
|              |        |      | list of deleted sequential, set the 'information_level' attribute to 2 or above. If |
|              |        |      | the message is truncated set the message attribute 'truncate' to false to see the   |
|              |        |      | complete list.                                                                      |
| GLO-51       |Info    |    5 |Hierarchical instance automatically ungrouped.                                       |
|              |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or    |
|              |        |      | timing optimization. To prevent this ungroup, set the root-level attribute          |
|              |        |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the  |
|              |        |      | attribute 'ungroup_ok' of instances or modules to 'false'.                          |
| LBR-155      |Info    | 1056 |Mismatch in unateness between 'timing_sense' attribute and the function.             |
|              |        |      |The 'timing_sense' attribute will be respected.                                      |
| PA-7         |Info    |    8 |Resetting power analysis results.                                                    |
|              |        |      |All computed switching activities are removed.                                       |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                                         |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                                                   |
| SYNTH-4      |Info    |    1 |Mapping.                                                                             |
| SYNTH-5      |Info    |    1 |Done mapping.                                                                        |
| SYNTH-7      |Info    |    1 |Incrementally optimizing.                                                            |
----------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'risc_v_top'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(Script_Adders_mmmc.tcl) 247: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
%# Begin write_snapshot (10/31 01:45:37, mem=1456.09M)
%# Begin qos_stats (10/31 01:45:37, mem=1456.09M)
        Computing arrivals and requireds.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist risc_v_top
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Warning: PWRA-0302 Frequency scaling is not applicable for vectorless flow.
       : Ignoring frequency scaling.
Warning: PWRA-0304 -stim option is not applicable with vectorless mode of power
       : analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  25%  50% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
%# End qos_stats (10/31 01:45:38, total cpu=08:00:01, real=08:00:01, peak res=894.40M, current mem=1464.10M)


Working Directory = /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis
QoS Summary for risc_v_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================

View : view_risc_v_slow
Slack (ps):                     4,186           4,010           4,082
  R2R (ps):                     4,186           4,010           4,082
  I2R (ps):                     8,603           8,415           8,451
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_risc_v_fast
Slack (ps):                       340               7             127
  R2R (ps):                       340               7             127
  I2R (ps):                       826             787             791
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

Leakage Power (mW):             0.000           0.000           0.001
Cell Area:                     35,322          21,744          23,537
Total Cell Area:               35,322          21,744          23,537
Leaf Instances:                 4,415           3,810           3,926
Total Instances:                4,415           3,810           3,926
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:54        00:00:52        00:01:18
Real Runtime (h:m:s):        00:02:37        00:00:34        00:01:19
CPU  Elapsed (h:m:s):        00:03:02        00:03:53        00:05:11
Real Elapsed (h:m:s):        00:02:41        00:03:14        00:04:33
Memory (MB):                  1464.52         1464.09         1464.10
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:31
Total Memory (MB):     1464.10
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Finished exporting design database to file 'reports_Oct31-01:41:14/syn_opt_risc_v_top.db' for 'risc_v_top' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:01, real = 00:02).
%# End write_snapshot (10/31 01:45:39, total cpu=08:00:01, real=08:00:02, peak res=894.40M, current mem=1464.10M)
@file(Script_Adders_mmmc.tcl) 248: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis
QoS Summary for risc_v_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================

View : view_risc_v_slow
Slack (ps):                     4,186           4,010           4,082
  R2R (ps):                     4,186           4,010           4,082
  I2R (ps):                     8,603           8,415           8,451
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_risc_v_fast
Slack (ps):                       340               7             127
  R2R (ps):                       340               7             127
  I2R (ps):                       826             787             791
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

Leakage Power (mW):             0.000           0.000           0.001
Cell Area:                     35,322          21,744          23,537
Total Cell Area:               35,322          21,744          23,537
Leaf Instances:                 4,415           3,810           3,926
Total Instances:                4,415           3,810           3,926
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:54        00:00:52        00:01:18
Real Runtime (h:m:s):        00:02:37        00:00:34        00:01:19
CPU  Elapsed (h:m:s):        00:03:02        00:03:53        00:05:11
Real Elapsed (h:m:s):        00:02:41        00:03:14        00:04:33
Memory (MB):                  1464.52         1464.09         1464.10
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:32
Total Memory (MB):     1464.10
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_Adders_mmmc.tcl) 249: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(Script_Adders_mmmc.tcl) 250: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:07 (Oct31) |  170.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:13) |  00:00:12(00:00:13) |   4.4(  4.8) |    1:41:20 (Oct31) |  362.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:15) |  00:00:02(00:00:02) |   0.7(  0.7) |    1:41:22 (Oct31) |  362.6 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:02:25(00:02:22) |  53.9( 52.2) |    1:43:44 (Oct31) |  774.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:18(00:03:10) |  00:00:33(00:00:33) |  12.3( 12.1) |    1:44:17 (Oct31) |  765.9 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:36(00:04:32) |  00:01:17(00:01:22) |  28.7( 30.1) |    1:45:39 (Oct31) |  774.4 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_Adders_mmmc.tcl) 253: report_summary -directory $_REPORTS_PATH


Working Directory = /users/iteso-s012/my_designs/DM_Michel_Castillo_RISC_V/synthesis/Logic_synthesis
QoS Summary for risc_v_top
================================================================================
Metric                          generic         map             syn_opt        
================================================================================

View : view_risc_v_slow
Slack (ps):                     4,186           4,010           4,082
  R2R (ps):                     4,186           4,010           4,082
  I2R (ps):                     8,603           8,415           8,451
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

View : view_risc_v_fast
Slack (ps):                       340               7             127
  R2R (ps):                       340               7             127
  I2R (ps):                       826             787             791
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                           0               0               0
  R2R (ps):                         0               0               0
  I2R (ps):                         0               0               0
  R2O (ps):                  no_value        no_value        no_value
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                      0               0               0

Leakage Power (mW):             0.000           0.000           0.001
Cell Area:                     35,322          21,744          23,537
Total Cell Area:               35,322          21,744          23,537
Leaf Instances:                 4,415           3,810           3,926
Total Instances:                4,415           3,810           3,926
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:02:54        00:00:52        00:01:18
Real Runtime (h:m:s):        00:02:37        00:00:34        00:01:19
CPU  Elapsed (h:m:s):        00:03:02        00:03:53        00:05:11
Real Elapsed (h:m:s):        00:02:41        00:03:14        00:04:33
Memory (MB):                  1464.52         1464.09         1464.10
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:04:32
Total Memory (MB):     1464.10
Executable Version:    20.11-s111_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(Script_Adders_mmmc.tcl) 254: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_opt.v
@file(Script_Adders_mmmc.tcl) 255: write_design -basename ${_OUTPUTS_PATH}/${DESIGN}_opt
Exporting design data for 'risc_v_top' to outputs_Oct31-01:41:14/risc_v_top_opt...
%# Begin write_design (10/31 01:45:39, mem=1464.10M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: outputs_Oct31-01:41:14/risc_v_top_opt.v
        : The database contains all the files required to restore the design in the specified application.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: outputs_Oct31-01:41:14/risc_v_top_opt.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: outputs_Oct31-01:41:14/risc_v_top_opt.g
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: outputs_Oct31-01:41:14/risc_v_top_opt.mmmc.tcl
File outputs_Oct31-01:41:14/risc_v_top_opt.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file outputs_Oct31-01:41:14/risc_v_top_opt.CM_risc_v_slow.sdc has been written
Info: file outputs_Oct31-01:41:14/risc_v_top_opt.CM_risc_v_fast.sdc has been written
Info: file outputs_Oct31-01:41:14/risc_v_top_opt.CM_risc_v_slow.sdc has been written
Info: file outputs_Oct31-01:41:14/risc_v_top_opt.CM_risc_v_fast.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing INIT setup file for Genus: outputs_Oct31-01:41:14/risc_v_top_opt.genus_init.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: outputs_Oct31-01:41:14/risc_v_top_opt.genus_setup.tcl
** To load the database source outputs_Oct31-01:41:14/risc_v_top_opt.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'risc_v_top' (command execution time mm:ss cpu = 00:00, real = 00:01).
.
%# End write_design (10/31 01:45:40, total cpu=08:00:00, real=08:00:01, peak res=894.40M, current mem=1456.10M)
@file(Script_Adders_mmmc.tcl) 260: write_sdc -version 1.1 -view view_risc_v_slow $DESIGN > ${_OUTPUTS_PATH}/${DESIGN}_opt_slow.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(Script_Adders_mmmc.tcl) 262: puts "REVIEW OPTIMIZED REPORTS AND SCHEMATIC DIAGRAM"
REVIEW OPTIMIZED REPORTS AND SCHEMATIC DIAGRAM
@file(Script_Adders_mmmc.tcl) 270: write_do_lec -no_exit -golden_design ${_NETLIST_PATH}/${DESIGN}_intermediate.v -revised_design ${_NETLIST_PATH}/${DESIGN}_opt.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/risc_v_top/risc_v_top_optv.fv.json' for netlist 'Netlist/risc_v_top_opt.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Oct31-01:41:14/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
@file(Script_Adders_mmmc.tcl) 274: write_do_lec -no_exit -revised_design ${_NETLIST_PATH}/${DESIGN}_opt.v -logfile ${_LOG_PATH}/rtl2final.lec.log > ${_OUTPUTS_PATH}/rtl2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'outputs_Oct31-01:41:14/rtl2final.lec.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
@file(Script_Adders_mmmc.tcl) 276: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(Script_Adders_mmmc.tcl) 277: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |    1:41:07 (Oct31) |  170.6 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:13) |  00:00:12(00:00:13) |   4.4(  4.7) |    1:41:20 (Oct31) |  362.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:15) |  00:00:02(00:00:02) |   0.7(  0.7) |    1:41:22 (Oct31) |  362.6 MB | init_design
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:45(00:02:37) |  00:02:25(00:02:22) |  53.1( 51.3) |    1:43:44 (Oct31) |  774.7 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:18(00:03:10) |  00:00:33(00:00:33) |  12.1( 11.9) |    1:44:17 (Oct31) |  765.9 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:36(00:04:32) |  00:01:17(00:01:22) |  28.2( 29.6) |    1:45:39 (Oct31) |  774.4 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:40(00:04:37) |  00:00:04(00:00:05) |   1.5(  1.8) |    1:45:44 (Oct31) |  765.3 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(Script_Adders_mmmc.tcl) 279: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
