#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x616911e482e0 .scope module, "register_tb" "register_tb" 2 1;
 .timescale 0 0;
P_0x616911e4a410 .param/l "W" 0 2 1, +C4<00000000000000000000000000100000>;
v0x616911e61ad0_0 .net "Data1", 31 0, L_0x616911e624d0;  1 drivers
v0x616911e61bb0_0 .net "Data2", 31 0, L_0x616911e62840;  1 drivers
v0x616911e61c80_0 .var "Read1", 4 0;
v0x616911e61d80_0 .var "Read2", 4 0;
v0x616911e61e50_0 .var "RegWrite", 0 0;
v0x616911e61ef0_0 .var "WriteData", 31 0;
v0x616911e61fc0_0 .var "WriteReg", 4 0;
v0x616911e62090_0 .var "clock", 0 0;
v0x616911e62160_0 .var/i "i", 31 0;
S_0x616911e484c0 .scope module, "regs" "registerfile" 2 14, 3 1 0, S_0x616911e482e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read1";
    .port_info 1 /INPUT 5 "Read2";
    .port_info 2 /INPUT 5 "WriteReg";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "Data1";
    .port_info 6 /OUTPUT 32 "Data2";
    .port_info 7 /INPUT 1 "clock";
P_0x616911e34430 .param/l "W" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x616911e624d0 .functor BUFZ 32, L_0x616911e62290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x616911e62840 .functor BUFZ 32, L_0x616911e625e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x616911e0c1a0_0 .net "Data1", 31 0, L_0x616911e624d0;  alias, 1 drivers
v0x616911e60ce0_0 .net "Data2", 31 0, L_0x616911e62840;  alias, 1 drivers
v0x616911e60dc0_0 .net "Read1", 4 0, v0x616911e61c80_0;  1 drivers
v0x616911e60e80_0 .net "Read2", 4 0, v0x616911e61d80_0;  1 drivers
v0x616911e60f60_0 .net "RegWrite", 0 0, v0x616911e61e50_0;  1 drivers
v0x616911e61070_0 .net "WriteData", 31 0, v0x616911e61ef0_0;  1 drivers
v0x616911e61150_0 .net "WriteReg", 4 0, v0x616911e61fc0_0;  1 drivers
v0x616911e61230_0 .net *"_ivl_0", 31 0, L_0x616911e62290;  1 drivers
v0x616911e61310_0 .net *"_ivl_10", 6 0, L_0x616911e62680;  1 drivers
L_0x70ef54293060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616911e613f0_0 .net *"_ivl_13", 1 0, L_0x70ef54293060;  1 drivers
v0x616911e614d0_0 .net *"_ivl_2", 6 0, L_0x616911e62390;  1 drivers
L_0x70ef54293018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616911e615b0_0 .net *"_ivl_5", 1 0, L_0x70ef54293018;  1 drivers
v0x616911e61690_0 .net *"_ivl_8", 31 0, L_0x616911e625e0;  1 drivers
v0x616911e61770_0 .net "clock", 0 0, v0x616911e62090_0;  1 drivers
v0x616911e61830_0 .var/i "i", 31 0;
v0x616911e61910 .array "registers", 0 31, 31 0;
E_0x616911e453a0 .event posedge, v0x616911e61770_0;
L_0x616911e62290 .array/port v0x616911e61910, L_0x616911e62390;
L_0x616911e62390 .concat [ 5 2 0 0], v0x616911e61c80_0, L_0x70ef54293018;
L_0x616911e625e0 .array/port v0x616911e61910, L_0x616911e62680;
L_0x616911e62680 .concat [ 5 2 0 0], v0x616911e61d80_0, L_0x70ef54293060;
    .scope S_0x616911e484c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616911e61830_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x616911e61830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x616911e61830_0;
    %addi 1, 0, 32;
    %ix/getv/s 4, v0x616911e61830_0;
    %store/vec4a v0x616911e61910, 4, 0;
    %load/vec4 v0x616911e61830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616911e61830_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616911e61910, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x616911e61910, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x616911e484c0;
T_1 ;
    %wait E_0x616911e453a0;
    %load/vec4 v0x616911e60f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x616911e61070_0;
    %load/vec4 v0x616911e61150_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616911e61910, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x616911e482e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616911e62090_0, 0, 1;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v0x616911e62090_0;
    %inv;
    %store/vec4 v0x616911e62090_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x616911e482e0;
T_3 ;
    %vpi_call 2 28 "$monitor", "%h: %d; %h: %d;", v0x616911e61c80_0, v0x616911e61ad0_0, v0x616911e61d80_0, v0x616911e61bb0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616911e62160_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x616911e62160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x616911e62160_0;
    %pad/s 5;
    %store/vec4 v0x616911e61c80_0, 0, 5;
    %load/vec4 v0x616911e62160_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0x616911e61d80_0, 0, 5;
    %delay 1, 0;
    %load/vec4 v0x616911e62160_0;
    %addi 2, 0, 32;
    %store/vec4 v0x616911e62160_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_tb.v";
    "register2.v";
