# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test6.srcs/sources_1/new/receiver.v" \
"../../../../test6.srcs/sources_1/new/transmitter.v" \
"../../../../test6.srcs/sources_1/new/vga_sync.v" \
"../../../../test6.srcs/sim_1/new/vga_test.v" \
"../../../../test6.srcs/sim_1/new/Txtest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
