/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for HIPERFACE
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file HIPERFACE.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for HIPERFACE
 *
 * CMSIS Peripheral Access Layer for HIPERFACE
 */

#if !defined(HIPERFACE_H_)
#define HIPERFACE_H_                             /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- HIPERFACE Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup HIPERFACE_Peripheral_Access_Layer HIPERFACE Peripheral Access Layer
 * @{
 */

/** HIPERFACE - Size of Registers Arrays */
#define HIPERFACE_POS_PRIM_COUNT                  5u
#define HIPERFACE_VEL_PRIM_COUNT                  3u
#define HIPERFACE_PC_BUFFER_COUNT                 8u
#define HIPERFACE_MIR_ST_COUNT                    8u
#define HIPERFACE_VPOS_SAFE_COUNT                 5u
#define HIPERFACE_POSCRC_SAFE_COUNT               2u
#define HIPERFACE_ENC_ST_COUNT                    8u
#define HIPERFACE_VPOS2_COUNT                     5u
#define HIPERFACE_POSCRC2_COUNT                   2u

/** HIPERFACE - Register Layout Typedef */
typedef struct {
  __IO uint8_t SYS_CTRL;                           /**< System Control, offset: 0x0 */
  __O  uint8_t SYNC_CTRL;                          /**< Synchronization Control, offset: 0x1 */
       uint8_t RESERVED_0[1];
  __I  uint8_t MASTER_QM;                          /**< Quality Monitoring, offset: 0x3 */
  __IO uint8_t EVENT_H;                            /**< High Byte Event, offset: 0x4 */
  __IO uint8_t EVENT_L;                            /**< Low Byte Event, offset: 0x5 */
  __O  uint8_t EVENT_MASK_H;                       /**< High Byte Event Mask, offset: 0x6 */
  __O  uint8_t EVENT_MASK_L;                       /**< Low Byte Event Mask, offset: 0x7 */
  __O  uint8_t MASK_SUM;                           /**< Summary Mask, offset: 0x8 */
  __I  uint8_t EDGES_PRIM;                         /**< Edge, offset: 0x9 */
  __I  uint8_t DELAY_PRIM;                         /**< Delay, offset: 0xA */
  __I  uint8_t VERSION_PRIM;                       /**< Version, offset: 0xB */
  __I  uint8_t RELEASE_PRIM;                       /**< Release, offset: 0xC */
  __I  uint8_t ENC_ID2_PRIM;                       /**< System Control, offset: 0xD */
  __I  uint8_t ENC_ID1_PRIM;                       /**< System Control, offset: 0xE */
  __I  uint8_t ENC_ID0_PRIM;                       /**< System Control, offset: 0xF */
  __I  uint8_t POS_PRIM[HIPERFACE_POS_PRIM_COUNT]; /**< Fast Position4..Fast Position0, array offset: 0x10, array step: 0x1 */
  __I  uint8_t VEL_PRIM[HIPERFACE_VEL_PRIM_COUNT]; /**< Speed, Byte2..Speed, Byte0, array offset: 0x15, array step: 0x1 */
  __I  uint8_t MIR_SUM;                            /**< Mirror Summary, offset: 0x18 */
       uint8_t RESERVED_1[7];
  __IO uint8_t PRIM[HIPERFACE_PC_BUFFER_COUNT];    /**< Parameters Channel Buffer0..Parameters Channel Buffer7, array offset: 0x20, array step: 0x1 */
  __IO uint8_t PC_ADD_H;                           /**< System Control, offset: 0x28 */
  __O  uint8_t PC_ADD_L;                           /**< Long Message Address Offset, offset: 0x29 */
  __IO uint8_t PC_OFF_H;                           /**< Long Message Address Offset, offset: 0x2A */
  __O  uint8_t PC_OFF_L;                           /**< Long Message Address Offset, offset: 0x2B */
  __O  uint8_t PC_CTRL;                            /**< Parameters Channel Control, offset: 0x2C */
  __I  uint8_t PIPE_S;                             /**< SensorHub Channel Status, offset: 0x2D */
  __I  uint8_t PIPE_D_PRIM;                        /**< SensorHub Channel Data, offset: 0x2E */
  __I  uint8_t PC_DATA_PRIM;                       /**< Mirror Short Message, offset: 0x2F */
       uint8_t RESERVED_2[8];
  __IO uint8_t ACC_ERR_CNT;                        /**< Fast Position Error Counter, offset: 0x38 */
  __O  uint8_t MAXACC;                             /**< Fast Position Acceleration Boundary, offset: 0x39 */
  __IO uint8_t MAXDEV_H;                           /**< Fast Position Estimator Deviation, offset: 0x3A */
  __IO uint8_t MAXDEV_L;                           /**< Fast Position Estimator Deviation, offset: 0x3B */
       uint8_t RESERVED_3[3];
       uint8_t DUMMY_PRIM;                         /**< Dummy, offset: 0x3F */
       uint8_t RESERVED_4[32];
  __IO uint8_t MIR_ST[HIPERFACE_MIR_ST_COUNT];     /**< Mirror Status0..Mirror Status7, array offset: 0x60, array step: 0x1 */
       uint8_t RESERVED_5[65441];
  __I  uint8_t EDGES_SAFE;                         /**< Edge, offset: 0x10009 */
  __I  uint8_t DELAY_SAFE;                         /**< Delay, offset: 0x1000A */
  __I  uint8_t VERSION_SAFE;                       /**< Version, offset: 0x1000B */
  __I  uint8_t RELEASE_SAFE;                       /**< Release, offset: 0x1000C */
  __I  uint8_t ENC_ID2_SAFE;                       /**< System Control, offset: 0x1000D */
  __I  uint8_t ENC_ID1_SAFE;                       /**< System Control, offset: 0x1000E */
  __I  uint8_t ENC_ID0_SAFE;                       /**< System Control, offset: 0x1000F */
       uint8_t RESERVED_6[9];
  __I  uint8_t VPOS_SAFE[HIPERFACE_VPOS_SAFE_COUNT]; /**< Safe Position, Channel 1, array offset: 0x10019, array step: 0x1 */
  __I  uint8_t POSCRC_SAFE[HIPERFACE_POSCRC_SAFE_COUNT]; /**< Position Checksum, Channel 1, array offset: 0x1001E, array step: 0x1 */
       uint8_t RESERVED_7[21];
  __IO uint8_t SAFE_CTRL;                          /**< Safe System Control, offset: 0x10035 */
  __I  uint8_t SAFE_SUM;                           /**< Safe Summary, offset: 0x10036 */
  __I  uint8_t S_PC_DATA_SAFE;                     /**< Parameters Channel Short Message, offset: 0x10037 */
       uint8_t RESERVED_8[5];
  __IO uint8_t EVENT_S;                            /**< Safe Events, offset: 0x1003D */
  __O  uint8_t MASK_S;                             /**< Safe Event Mask, offset: 0x1003E */
       uint8_t DUMMY_PRIM_SAFE;                    /**< Dummy, offset: 0x1003F */
  __IO uint8_t ENC_ST[HIPERFACE_ENC_ST_COUNT];     /**< Encoder Status0..Encoder Status7, array offset: 0x10040, array step: 0x1 */
       uint8_t RESERVED_9[52];
  __I  uint8_t SRSSI_SAFE;                         /**< Slave Received Signal Strength Indication, offset: 0x1007C */
       uint8_t RESERVED_10[1];
  __O  uint8_t MAIL;                               /**< Slave Mail, offset: 0x1007E */
  __IO uint8_t PING;                               /**< Slave Ping, offset: 0x1007F */
       uint8_t RESERVED_11[65419];
  __I  uint8_t VERSION_SEC;                        /**< Version, offset: 0x2000B */
       uint8_t RESERVED_12[3];
  __I  uint8_t ENC2_ID;                            /**< Encoder ID in Safe Channel 2, offset: 0x2000F */
       uint8_t RESERVED_13[8];
  __I  uint8_t STATUS2;                            /**< Safe Channel 2 Status, offset: 0x20018 */
  __I  uint8_t VPOS2[HIPERFACE_VPOS2_COUNT];       /**< Safe Position, Channel 2, array offset: 0x20019, array step: 0x1 */
  __I  uint8_t POSCRC2[HIPERFACE_POSCRC2_COUNT];   /**< Position Checksum, Channel 2, array offset: 0x2001E, array step: 0x1 */
       uint8_t RESERVED_14[31];
       uint8_t DUMMY_SEC;                          /**< Dummy, offset: 0x2003F */
} HIPERFACE_Type;

/* ----------------------------------------------------------------------------
   -- HIPERFACE Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup HIPERFACE_Register_Masks HIPERFACE Register Masks
 * @{
 */

/*! @name SYS_CTRL - System Control */
/*! @{ */

#define HIPERFACE_SYS_CTRL_OEN_MASK              (0x1U)
#define HIPERFACE_SYS_CTRL_OEN_SHIFT             (0U)
/*! OEN - Activation of the Output
 *  0b0..The impedance of the cable is high
 *  0b1..The cables are activated for output to the DSL Slave
 */
#define HIPERFACE_SYS_CTRL_OEN(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SYS_CTRL_OEN_SHIFT)) & HIPERFACE_SYS_CTRL_OEN_MASK)

#define HIPERFACE_SYS_CTRL_SPOL_MASK             (0x2U)
#define HIPERFACE_SYS_CTRL_SPOL_SHIFT            (1U)
/*! SPOL - Polarity of the Synchronization Pulse
 *  0b0..The sync leading edge is used
 *  0b1..The sync trailing edge is used
 */
#define HIPERFACE_SYS_CTRL_SPOL(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SYS_CTRL_SPOL_SHIFT)) & HIPERFACE_SYS_CTRL_SPOL_MASK)

#define HIPERFACE_SYS_CTRL_PRDY_MASK             (0x8U)
#define HIPERFACE_SYS_CTRL_PRDY_SHIFT            (3U)
/*! PRDY - POS_READY Mode
 *  0b0..pos_ready shows only the time of receipt of position transmissions following a control clock (sync input)
 *  0b1..pos_ready shows time of receipt of all position transmissions
 */
#define HIPERFACE_SYS_CTRL_PRDY(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SYS_CTRL_PRDY_SHIFT)) & HIPERFACE_SYS_CTRL_PRDY_MASK)

#define HIPERFACE_SYS_CTRL_LOOP_MASK             (0x10U)
#define HIPERFACE_SYS_CTRL_LOOP_SHIFT            (4U)
/*! LOOP - Test Drive Interface */
#define HIPERFACE_SYS_CTRL_LOOP(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SYS_CTRL_LOOP_SHIFT)) & HIPERFACE_SYS_CTRL_LOOP_MASK)

#define HIPERFACE_SYS_CTRL_FRST_MASK             (0x20U)
#define HIPERFACE_SYS_CTRL_FRST_SHIFT            (5U)
/*! FRST - Pipeline FIFO, Reset
 *  0b0..Normal FIFO access
 *  0b1..The FIFO is reset. Data is not stored and cannot be read
 */
#define HIPERFACE_SYS_CTRL_FRST(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SYS_CTRL_FRST_SHIFT)) & HIPERFACE_SYS_CTRL_FRST_MASK)

#define HIPERFACE_SYS_CTRL_MRST_MASK             (0x40U)
#define HIPERFACE_SYS_CTRL_MRST_SHIFT            (6U)
/*! MRST - Messages Reset
 *  0b0..Normal Parameters Channel action
 *  0b1..The Parameters Channel is reset. Current short and long messages are discarded
 */
#define HIPERFACE_SYS_CTRL_MRST(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SYS_CTRL_MRST_SHIFT)) & HIPERFACE_SYS_CTRL_MRST_MASK)

#define HIPERFACE_SYS_CTRL_PRST_MASK             (0x80U)
#define HIPERFACE_SYS_CTRL_PRST_SHIFT            (7U)
/*! PRST - Protocol Reset
 *  0b0..Normal protocol action
 *  0b1..A forced reset of the protocol status is initiated. If the bit is deleted, a restart of the connection is triggered
 */
#define HIPERFACE_SYS_CTRL_PRST(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SYS_CTRL_PRST_SHIFT)) & HIPERFACE_SYS_CTRL_PRST_MASK)
/*! @} */

/*! @name SYNC_CTRL - Synchronization Control */
/*! @{ */

#define HIPERFACE_SYNC_CTRL_ES_MASK              (0xFFU)
#define HIPERFACE_SYNC_CTRL_ES_SHIFT             (0U)
/*! ES - External Synchronization */
#define HIPERFACE_SYNC_CTRL_ES(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SYNC_CTRL_ES_SHIFT)) & HIPERFACE_SYNC_CTRL_ES_MASK)
/*! @} */

/*! @name MASTER_QM - Quality Monitoring */
/*! @{ */

#define HIPERFACE_MASTER_QM_QM_MASK              (0xFU)
#define HIPERFACE_MASTER_QM_QM_SHIFT             (0U)
/*! QM - Quality Monitoring */
#define HIPERFACE_MASTER_QM_QM(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASTER_QM_QM_SHIFT)) & HIPERFACE_MASTER_QM_QM_MASK)

#define HIPERFACE_MASTER_QM_LINK_MASK            (0x80U)
#define HIPERFACE_MASTER_QM_LINK_SHIFT           (7U)
/*! LINK - DSL Protocol Connection Status
 *  0b0..No connection present or connection error due to a communications error
 *  0b1..Protocol connection between DSL Master and Slave was established
 */
#define HIPERFACE_MASTER_QM_LINK(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASTER_QM_LINK_SHIFT)) & HIPERFACE_MASTER_QM_LINK_MASK)
/*! @} */

/*! @name EVENT_H - High Byte Event */
/*! @{ */

#define HIPERFACE_EVENT_H_PRST_MASK              (0x1U)
#define HIPERFACE_EVENT_H_PRST_SHIFT             (0U)
/*! PRST - Protocol Reset Warning
 *  0b0..Normal protocol action
 *  0b1..The forced protocol reset was triggered
 */
#define HIPERFACE_EVENT_H_PRST(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_H_PRST_SHIFT)) & HIPERFACE_EVENT_H_PRST_MASK)

#define HIPERFACE_EVENT_H_DTE_MASK               (0x2U)
#define HIPERFACE_EVENT_H_DTE_SHIFT              (1U)
/*! DTE - Estimator Deviation Threshold Error
 *  0b0..Smaller
 *  0b1..Greater
 */
#define HIPERFACE_EVENT_H_DTE(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_H_DTE_SHIFT)) & HIPERFACE_EVENT_H_DTE_MASK)

#define HIPERFACE_EVENT_H_POS_MASK               (0x8U)
#define HIPERFACE_EVENT_H_POS_SHIFT              (3U)
/*! POS - Estimator Turned On
 *  0b0..The data for the fast position was correctly transmitted
 *  0b1..Fast position data consistency error. The fast position read through drive interface is supplied by the estimator
 */
#define HIPERFACE_EVENT_H_POS(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_H_POS_SHIFT)) & HIPERFACE_EVENT_H_POS_MASK)

#define HIPERFACE_EVENT_H_SUM_MASK               (0x40U)
#define HIPERFACE_EVENT_H_SUM_SHIFT              (6U)
/*! SUM - Remote Event Monitoring
 *  0b0..All DSL Slave events are deleted
 *  0b1..The DSL Slave has signaled an event and the summary mask is set accordingly
 */
#define HIPERFACE_EVENT_H_SUM(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_H_SUM_SHIFT)) & HIPERFACE_EVENT_H_SUM_MASK)

#define HIPERFACE_EVENT_H_INT_MASK               (0x80U)
#define HIPERFACE_EVENT_H_INT_SHIFT              (7U)
/*! INT - Interrupt Signal */
#define HIPERFACE_EVENT_H_INT(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_H_INT_SHIFT)) & HIPERFACE_EVENT_H_INT_MASK)
/*! @} */

/*! @name EVENT_L - Low Byte Event */
/*! @{ */

#define HIPERFACE_EVENT_L_FREL_MASK              (0x2U)
#define HIPERFACE_EVENT_L_FREL_SHIFT             (1U)
/*! FREL - Channel Free for Long Message
 *  0b0..No "long message" can be sent
 *  0b1..A "long message" can be sent on the Parameters Channel
 */
#define HIPERFACE_EVENT_L_FREL(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_L_FREL_SHIFT)) & HIPERFACE_EVENT_L_FREL_MASK)

#define HIPERFACE_EVENT_L_QMLW_MASK              (0x4U)
#define HIPERFACE_EVENT_L_QMLW_SHIFT             (2U)
/*! QMLW - Quality Monitoring Low Value Warning
 *  0b0..Quality monitoring value greater than or equal to "14"
 *  0b1..Quality monitoring value below "14"
 */
#define HIPERFACE_EVENT_L_QMLW(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_L_QMLW_SHIFT)) & HIPERFACE_EVENT_L_QMLW_MASK)

#define HIPERFACE_EVENT_L_ANS_MASK               (0x10U)
#define HIPERFACE_EVENT_L_ANS_SHIFT              (4U)
/*! ANS - Erroneous Answer to Long Message
 *  0b0..The last answers to "long messages" were error free
 *  0b1..An error occurred during the answer to a long message. The effectiveness of the previous transaction is not known
 */
#define HIPERFACE_EVENT_L_ANS(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_L_ANS_SHIFT)) & HIPERFACE_EVENT_L_ANS_MASK)

#define HIPERFACE_EVENT_L_MIN_MASK               (0x20U)
#define HIPERFACE_EVENT_L_MIN_SHIFT              (5U)
/*! MIN - Message Initialization
 *  0b0..No acknowledgment for the initialization received
 *  0b1..An acknowledgment was received from the Slave for the initialization of a message
 */
#define HIPERFACE_EVENT_L_MIN(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_L_MIN_SHIFT)) & HIPERFACE_EVENT_L_MIN_MASK)
/*! @} */

/*! @name EVENT_MASK_H - High Byte Event Mask */
/*! @{ */

#define HIPERFACE_EVENT_MASK_H_MPRST_MASK        (0x1U)
#define HIPERFACE_EVENT_MASK_H_MPRST_SHIFT       (0U)
/*! MPRST - Mask for Protocol Reset Warning
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_EVENT_MASK_H_MPRST(x)          (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_MASK_H_MPRST_SHIFT)) & HIPERFACE_EVENT_MASK_H_MPRST_MASK)

#define HIPERFACE_EVENT_MASK_H_MDTE_MASK         (0x2U)
#define HIPERFACE_EVENT_MASK_H_MDTE_SHIFT        (1U)
/*! MDTE - Mask for Estimator Deviation Threshold Error Warning
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_EVENT_MASK_H_MDTE(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_MASK_H_MDTE_SHIFT)) & HIPERFACE_EVENT_MASK_H_MDTE_MASK)

#define HIPERFACE_EVENT_MASK_H_MPOS_MASK         (0x8U)
#define HIPERFACE_EVENT_MASK_H_MPOS_SHIFT        (3U)
/*! MPOS - Mask for Fast Position Error
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_EVENT_MASK_H_MPOS(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_MASK_H_MPOS_SHIFT)) & HIPERFACE_EVENT_MASK_H_MPOS_MASK)

#define HIPERFACE_EVENT_MASK_H_MSUM_MASK         (0x40U)
#define HIPERFACE_EVENT_MASK_H_MSUM_SHIFT        (6U)
/*! MSUM - Mask for Remote Event Monitoring
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_EVENT_MASK_H_MSUM(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_MASK_H_MSUM_SHIFT)) & HIPERFACE_EVENT_MASK_H_MSUM_MASK)
/*! @} */

/*! @name EVENT_MASK_L - Low Byte Event Mask */
/*! @{ */

#define HIPERFACE_EVENT_MASK_L_MFREL_MASK        (0x2U)
#define HIPERFACE_EVENT_MASK_L_MFREL_SHIFT       (1U)
/*! MFREL - Mask for Channel Free for Long Message
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_EVENT_MASK_L_MFREL(x)          (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_MASK_L_MFREL_SHIFT)) & HIPERFACE_EVENT_MASK_L_MFREL_MASK)

#define HIPERFACE_EVENT_MASK_L_MQMLW_MASK        (0x4U)
#define HIPERFACE_EVENT_MASK_L_MQMLW_SHIFT       (2U)
/*! MQMLW - Mask for Low Quality Monitoring Value Warning
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_EVENT_MASK_L_MQMLW(x)          (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_MASK_L_MQMLW_SHIFT)) & HIPERFACE_EVENT_MASK_L_MQMLW_MASK)

#define HIPERFACE_EVENT_MASK_L_MANS_MASK         (0x10U)
#define HIPERFACE_EVENT_MASK_L_MANS_SHIFT        (4U)
/*! MANS - Mask for Erroneous Answer to Long Message
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_EVENT_MASK_L_MANS(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_MASK_L_MANS_SHIFT)) & HIPERFACE_EVENT_MASK_L_MANS_MASK)

#define HIPERFACE_EVENT_MASK_L_MMIN_MASK         (0x20U)
#define HIPERFACE_EVENT_MASK_L_MMIN_SHIFT        (5U)
/*! MMIN - Mask for Message Initialization Confirmation
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_EVENT_MASK_L_MMIN(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_MASK_L_MMIN_SHIFT)) & HIPERFACE_EVENT_MASK_L_MMIN_MASK)
/*! @} */

/*! @name MASK_SUM - Summary Mask */
/*! @{ */

#define HIPERFACE_MASK_SUM_MSUM_MASK             (0xFFU)
#define HIPERFACE_MASK_SUM_MSUM_SHIFT            (0U)
/*! MSUM - Mask for Status Summary
 *  0b00000000..Not set
 *  0b00000001..Set
 */
#define HIPERFACE_MASK_SUM_MSUM(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASK_SUM_MSUM_SHIFT)) & HIPERFACE_MASK_SUM_MSUM_MASK)
/*! @} */

/*! @name EDGES_PRIM - Edge */
/*! @{ */

#define HIPERFACE_EDGES_PRIM_EDGES_MASK          (0xFFU)
#define HIPERFACE_EDGES_PRIM_EDGES_SHIFT         (0U)
/*! EDGES - Activation of the Output
 *  0b00000000..No edge was detected in the time period of the corresponding bit
 *  0b00000001..An edge was detected in the time period of the corresponding bit
 */
#define HIPERFACE_EDGES_PRIM_EDGES(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EDGES_PRIM_EDGES_SHIFT)) & HIPERFACE_EDGES_PRIM_EDGES_MASK)
/*! @} */

/*! @name DELAY_PRIM - Delay */
/*! @{ */

#define HIPERFACE_DELAY_PRIM_CABLE_DELAY_MASK    (0xFU)
#define HIPERFACE_DELAY_PRIM_CABLE_DELAY_SHIFT   (0U)
/*! CABLE_DELAY - Cable Delay */
#define HIPERFACE_DELAY_PRIM_CABLE_DELAY(x)      (((uint8_t)(((uint8_t)(x)) << HIPERFACE_DELAY_PRIM_CABLE_DELAY_SHIFT)) & HIPERFACE_DELAY_PRIM_CABLE_DELAY_MASK)

#define HIPERFACE_DELAY_PRIM_RSSI_MASK           (0xF0U)
#define HIPERFACE_DELAY_PRIM_RSSI_SHIFT          (4U)
/*! RSSI - Received Signal Strength Indication */
#define HIPERFACE_DELAY_PRIM_RSSI(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_DELAY_PRIM_RSSI_SHIFT)) & HIPERFACE_DELAY_PRIM_RSSI_MASK)
/*! @} */

/*! @name VERSION_PRIM - Version */
/*! @{ */

#define HIPERFACE_VERSION_PRIM_MINOR_RELEASE_MASK (0xFU)
#define HIPERFACE_VERSION_PRIM_MINOR_RELEASE_SHIFT (0U)
/*! MINOR_RELEASE - Minor Release */
#define HIPERFACE_VERSION_PRIM_MINOR_RELEASE(x)  (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_PRIM_MINOR_RELEASE_SHIFT)) & HIPERFACE_VERSION_PRIM_MINOR_RELEASE_MASK)

#define HIPERFACE_VERSION_PRIM_MAJOR_RELEASE_MASK (0x30U)
#define HIPERFACE_VERSION_PRIM_MAJOR_RELEASE_SHIFT (4U)
/*! MAJOR_RELEASE - Major Release */
#define HIPERFACE_VERSION_PRIM_MAJOR_RELEASE(x)  (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_PRIM_MAJOR_RELEASE_SHIFT)) & HIPERFACE_VERSION_PRIM_MAJOR_RELEASE_MASK)

#define HIPERFACE_VERSION_PRIM_CODING_MASK       (0xC0U)
#define HIPERFACE_VERSION_PRIM_CODING_SHIFT      (6U)
/*! CODING - Coding */
#define HIPERFACE_VERSION_PRIM_CODING(x)         (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_PRIM_CODING_SHIFT)) & HIPERFACE_VERSION_PRIM_CODING_MASK)
/*! @} */

/*! @name RELEASE_PRIM - Release */
/*! @{ */

#define HIPERFACE_RELEASE_PRIM_RELEASE_DATE_MASK (0xFFU)
#define HIPERFACE_RELEASE_PRIM_RELEASE_DATE_SHIFT (0U)
/*! RELEASE_DATE - Release Date FIFO */
#define HIPERFACE_RELEASE_PRIM_RELEASE_DATE(x)   (((uint8_t)(((uint8_t)(x)) << HIPERFACE_RELEASE_PRIM_RELEASE_DATE_SHIFT)) & HIPERFACE_RELEASE_PRIM_RELEASE_DATE_MASK)
/*! @} */

/*! @name ENC_ID2_PRIM - System Control */
/*! @{ */

#define HIPERFACE_ENC_ID2_PRIM_CONTINUE_MASK     (0x8U)
#define HIPERFACE_ENC_ID2_PRIM_CONTINUE_SHIFT    (3U)
#define HIPERFACE_ENC_ID2_PRIM_CONTINUE(x)       (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID2_PRIM_CONTINUE_SHIFT)) & HIPERFACE_ENC_ID2_PRIM_CONTINUE_MASK)

#define HIPERFACE_ENC_ID2_PRIM_SCI_MASK          (0x70U)
#define HIPERFACE_ENC_ID2_PRIM_SCI_SHIFT         (4U)
/*! SCI - Indication of Special Characters */
#define HIPERFACE_ENC_ID2_PRIM_SCI(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID2_PRIM_SCI_SHIFT)) & HIPERFACE_ENC_ID2_PRIM_SCI_MASK)
/*! @} */

/*! @name ENC_ID1_PRIM - System Control */
/*! @{ */

#define HIPERFACE_ENC_ID1_PRIM_POS_ACC_MASK      (0x3U)
#define HIPERFACE_ENC_ID1_PRIM_POS_ACC_SHIFT     (0U)
#define HIPERFACE_ENC_ID1_PRIM_POS_ACC(x)        (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID1_PRIM_POS_ACC_SHIFT)) & HIPERFACE_ENC_ID1_PRIM_POS_ACC_MASK)

#define HIPERFACE_ENC_ID1_PRIM_SIGN_MASK         (0x4U)
#define HIPERFACE_ENC_ID1_PRIM_SIGN_SHIFT        (2U)
#define HIPERFACE_ENC_ID1_PRIM_SIGN(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID1_PRIM_SIGN_SHIFT)) & HIPERFACE_ENC_ID1_PRIM_SIGN_MASK)

#define HIPERFACE_ENC_ID1_PRIM_USER_DEFINED_ENCODER_INDEX_MASK (0xF0U)
#define HIPERFACE_ENC_ID1_PRIM_USER_DEFINED_ENCODER_INDEX_SHIFT (4U)
#define HIPERFACE_ENC_ID1_PRIM_USER_DEFINED_ENCODER_INDEX(x) (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID1_PRIM_USER_DEFINED_ENCODER_INDEX_SHIFT)) & HIPERFACE_ENC_ID1_PRIM_USER_DEFINED_ENCODER_INDEX_MASK)
/*! @} */

/*! @name ENC_ID0_PRIM - System Control */
/*! @{ */

#define HIPERFACE_ENC_ID0_PRIM_ACC_8_MASK        (0xFU)
#define HIPERFACE_ENC_ID0_PRIM_ACC_8_SHIFT       (0U)
#define HIPERFACE_ENC_ID0_PRIM_ACC_8(x)          (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID0_PRIM_ACC_8_SHIFT)) & HIPERFACE_ENC_ID0_PRIM_ACC_8_MASK)

#define HIPERFACE_ENC_ID0_PRIM_POS_ACC_MASK      (0xF0U)
#define HIPERFACE_ENC_ID0_PRIM_POS_ACC_SHIFT     (4U)
#define HIPERFACE_ENC_ID0_PRIM_POS_ACC(x)        (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID0_PRIM_POS_ACC_SHIFT)) & HIPERFACE_ENC_ID0_PRIM_POS_ACC_MASK)
/*! @} */

/*! @name POS_PRIM - Fast Position4..Fast Position0 */
/*! @{ */

#define HIPERFACE_POS_PRIM_POS0_MASK             (0xFFU)
#define HIPERFACE_POS_PRIM_POS0_SHIFT            (0U)
/*! POS0 - Fast Position0 */
#define HIPERFACE_POS_PRIM_POS0(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POS_PRIM_POS0_SHIFT)) & HIPERFACE_POS_PRIM_POS0_MASK)

#define HIPERFACE_POS_PRIM_POS1_MASK             (0xFFU)
#define HIPERFACE_POS_PRIM_POS1_SHIFT            (0U)
/*! POS1 - Fast Position1 */
#define HIPERFACE_POS_PRIM_POS1(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POS_PRIM_POS1_SHIFT)) & HIPERFACE_POS_PRIM_POS1_MASK)

#define HIPERFACE_POS_PRIM_POS2_MASK             (0xFFU)
#define HIPERFACE_POS_PRIM_POS2_SHIFT            (0U)
/*! POS2 - Fast Position2 */
#define HIPERFACE_POS_PRIM_POS2(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POS_PRIM_POS2_SHIFT)) & HIPERFACE_POS_PRIM_POS2_MASK)

#define HIPERFACE_POS_PRIM_POS3_MASK             (0xFFU)
#define HIPERFACE_POS_PRIM_POS3_SHIFT            (0U)
/*! POS3 - Fast Position3 */
#define HIPERFACE_POS_PRIM_POS3(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POS_PRIM_POS3_SHIFT)) & HIPERFACE_POS_PRIM_POS3_MASK)

#define HIPERFACE_POS_PRIM_POS4_MASK             (0xFFU)
#define HIPERFACE_POS_PRIM_POS4_SHIFT            (0U)
/*! POS4 - Fast Position4 */
#define HIPERFACE_POS_PRIM_POS4(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POS_PRIM_POS4_SHIFT)) & HIPERFACE_POS_PRIM_POS4_MASK)
/*! @} */

/*! @name VEL_PRIM - Speed, Byte2..Speed, Byte0 */
/*! @{ */

#define HIPERFACE_VEL_PRIM_VEL0_MASK             (0xFFU)
#define HIPERFACE_VEL_PRIM_VEL0_SHIFT            (0U)
/*! VEL0 - Speed, Byte0 */
#define HIPERFACE_VEL_PRIM_VEL0(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VEL_PRIM_VEL0_SHIFT)) & HIPERFACE_VEL_PRIM_VEL0_MASK)

#define HIPERFACE_VEL_PRIM_VEL1_MASK             (0xFFU)
#define HIPERFACE_VEL_PRIM_VEL1_SHIFT            (0U)
/*! VEL1 - Speed, Byte1 */
#define HIPERFACE_VEL_PRIM_VEL1(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VEL_PRIM_VEL1_SHIFT)) & HIPERFACE_VEL_PRIM_VEL1_MASK)

#define HIPERFACE_VEL_PRIM_VEL2_MASK             (0xFFU)
#define HIPERFACE_VEL_PRIM_VEL2_SHIFT            (0U)
/*! VEL2 - Speed, Byte2 */
#define HIPERFACE_VEL_PRIM_VEL2(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VEL_PRIM_VEL2_SHIFT)) & HIPERFACE_VEL_PRIM_VEL2_MASK)
/*! @} */

/*! @name MIR_SUM - Mirror Summary */
/*! @{ */

#define HIPERFACE_MIR_SUM_SUM0_MASK              (0x1U)
#define HIPERFACE_MIR_SUM_SUM0_SHIFT             (0U)
/*! SUM0 - Status Summary Bit (interface)
 *  0b0..The DSL Slave protocol has not triggered an error, a warning or event
 *  0b1..An error, a warning or an event associated with the DSL Slave protocol interface was triggered
 */
#define HIPERFACE_MIR_SUM_SUM0(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_SUM_SUM0_SHIFT)) & HIPERFACE_MIR_SUM_SUM0_MASK)

#define HIPERFACE_MIR_SUM_SUM1_MASK              (0x2U)
#define HIPERFACE_MIR_SUM_SUM1_SHIFT             (1U)
/*! SUM1 - Status Summary Bit (external resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_MIR_SUM_SUM1(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_SUM_SUM1_SHIFT)) & HIPERFACE_MIR_SUM_SUM1_MASK)

#define HIPERFACE_MIR_SUM_SUM2_MASK              (0x4U)
#define HIPERFACE_MIR_SUM_SUM2_SHIFT             (2U)
/*! SUM2 - Status Summary Bit (external resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_MIR_SUM_SUM2(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_SUM_SUM2_SHIFT)) & HIPERFACE_MIR_SUM_SUM2_MASK)

#define HIPERFACE_MIR_SUM_SUM3_MASK              (0x8U)
#define HIPERFACE_MIR_SUM_SUM3_SHIFT             (3U)
/*! SUM3 - Status Summary Bit (external resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_MIR_SUM_SUM3(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_SUM_SUM3_SHIFT)) & HIPERFACE_MIR_SUM_SUM3_MASK)

#define HIPERFACE_MIR_SUM_SUM4_MASK              (0x10U)
#define HIPERFACE_MIR_SUM_SUM4_SHIFT             (4U)
/*! SUM4 - Status Summary Bit (external resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_MIR_SUM_SUM4(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_SUM_SUM4_SHIFT)) & HIPERFACE_MIR_SUM_SUM4_MASK)

#define HIPERFACE_MIR_SUM_SUM5_MASK              (0x20U)
#define HIPERFACE_MIR_SUM_SUM5_SHIFT             (5U)
/*! SUM5 - Status Summary Bit (external resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_MIR_SUM_SUM5(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_SUM_SUM5_SHIFT)) & HIPERFACE_MIR_SUM_SUM5_MASK)

#define HIPERFACE_MIR_SUM_SUM6_MASK              (0x40U)
#define HIPERFACE_MIR_SUM_SUM6_SHIFT             (6U)
/*! SUM6 - Status Summary Bit (external resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_MIR_SUM_SUM6(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_SUM_SUM6_SHIFT)) & HIPERFACE_MIR_SUM_SUM6_MASK)

#define HIPERFACE_MIR_SUM_SUM7_MASK              (0x80U)
#define HIPERFACE_MIR_SUM_SUM7_SHIFT             (7U)
/*! SUM7 - Status Summary Bit (external resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_MIR_SUM_SUM7(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_SUM_SUM7_SHIFT)) & HIPERFACE_MIR_SUM_SUM7_MASK)
/*! @} */

/*! @name PRIM - Parameters Channel Buffer0..Parameters Channel Buffer7 */
/*! @{ */

#define HIPERFACE_PRIM_PC_BUFFER0_MASK           (0xFFU)
#define HIPERFACE_PRIM_PC_BUFFER0_SHIFT          (0U)
/*! PC_BUFFER0 - Parameters Channel Buffer0
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_PRIM_PC_BUFFER0(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PRIM_PC_BUFFER0_SHIFT)) & HIPERFACE_PRIM_PC_BUFFER0_MASK)

#define HIPERFACE_PRIM_PC_BUFFER1_MASK           (0xFFU)
#define HIPERFACE_PRIM_PC_BUFFER1_SHIFT          (0U)
/*! PC_BUFFER1 - Parameters Channel Buffer1
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_PRIM_PC_BUFFER1(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PRIM_PC_BUFFER1_SHIFT)) & HIPERFACE_PRIM_PC_BUFFER1_MASK)

#define HIPERFACE_PRIM_PC_BUFFER2_MASK           (0xFFU)
#define HIPERFACE_PRIM_PC_BUFFER2_SHIFT          (0U)
/*! PC_BUFFER2 - Parameters Channel Buffer2
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_PRIM_PC_BUFFER2(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PRIM_PC_BUFFER2_SHIFT)) & HIPERFACE_PRIM_PC_BUFFER2_MASK)

#define HIPERFACE_PRIM_PC_BUFFER3_MASK           (0xFFU)
#define HIPERFACE_PRIM_PC_BUFFER3_SHIFT          (0U)
/*! PC_BUFFER3 - Parameters Channel Buffer3
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_PRIM_PC_BUFFER3(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PRIM_PC_BUFFER3_SHIFT)) & HIPERFACE_PRIM_PC_BUFFER3_MASK)

#define HIPERFACE_PRIM_PC_BUFFER4_MASK           (0xFFU)
#define HIPERFACE_PRIM_PC_BUFFER4_SHIFT          (0U)
/*! PC_BUFFER4 - Parameters Channel Buffer4
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_PRIM_PC_BUFFER4(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PRIM_PC_BUFFER4_SHIFT)) & HIPERFACE_PRIM_PC_BUFFER4_MASK)

#define HIPERFACE_PRIM_PC_BUFFER5_MASK           (0xFFU)
#define HIPERFACE_PRIM_PC_BUFFER5_SHIFT          (0U)
/*! PC_BUFFER5 - Parameters Channel Buffer5
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_PRIM_PC_BUFFER5(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PRIM_PC_BUFFER5_SHIFT)) & HIPERFACE_PRIM_PC_BUFFER5_MASK)

#define HIPERFACE_PRIM_PC_BUFFER6_MASK           (0xFFU)
#define HIPERFACE_PRIM_PC_BUFFER6_SHIFT          (0U)
/*! PC_BUFFER6 - Parameters Channel Buffer6
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_PRIM_PC_BUFFER6(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PRIM_PC_BUFFER6_SHIFT)) & HIPERFACE_PRIM_PC_BUFFER6_MASK)

#define HIPERFACE_PRIM_PC_BUFFER7_MASK           (0xFFU)
#define HIPERFACE_PRIM_PC_BUFFER7_SHIFT          (0U)
/*! PC_BUFFER7 - Parameters Channel Buffer7
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_PRIM_PC_BUFFER7(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PRIM_PC_BUFFER7_SHIFT)) & HIPERFACE_PRIM_PC_BUFFER7_MASK)
/*! @} */

/* The count of HIPERFACE_PRIM */
#define HIPERFACE_PRIM_COUNT                     (8U)

/*! @name PC_ADD_H - System Control */
/*! @{ */

#define HIPERFACE_PC_ADD_H_LADD_MASK             (0x3U)
#define HIPERFACE_PC_ADD_H_LADD_SHIFT            (0U)
/*! LADD - Long Message Address */
#define HIPERFACE_PC_ADD_H_LADD(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_ADD_H_LADD_SHIFT)) & HIPERFACE_PC_ADD_H_LADD_MASK)

#define HIPERFACE_PC_ADD_H_LLEN_MASK             (0xCU)
#define HIPERFACE_PC_ADD_H_LLEN_SHIFT            (2U)
/*! LLEN - Data Length of the "Long Message"
 *  0b00..No data bytes
 *  0b01..2 data bytes
 *  0b10..4 data bytes
 *  0b11..8 data bytes
 */
#define HIPERFACE_PC_ADD_H_LLEN(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_ADD_H_LLEN_SHIFT)) & HIPERFACE_PC_ADD_H_LLEN_MASK)

#define HIPERFACE_PC_ADD_H_LIND_MASK             (0x10U)
#define HIPERFACE_PC_ADD_H_LIND_SHIFT            (4U)
/*! LIND - Indirect Addressing of Long Messages
 *  0b0..Direct addressing of "long messages". The operation affects the database entry given in the current address
 *  0b1..Indirect addressing of "long messages". During this operation, the stored address content in the given database entry is evaluated
 */
#define HIPERFACE_PC_ADD_H_LIND(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_ADD_H_LIND_SHIFT)) & HIPERFACE_PC_ADD_H_LIND_MASK)

#define HIPERFACE_PC_ADD_H_LOFF_MASK             (0x20U)
#define HIPERFACE_PC_ADD_H_LOFF_SHIFT            (5U)
/*! LOFF - Long Message Addressing Mode/Long Message Error */
#define HIPERFACE_PC_ADD_H_LOFF(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_ADD_H_LOFF_SHIFT)) & HIPERFACE_PC_ADD_H_LOFF_MASK)

#define HIPERFACE_PC_ADD_H_LRW_MASK              (0x40U)
#define HIPERFACE_PC_ADD_H_LRW_SHIFT             (6U)
/*! LRW - Long Message, Read/Write Mode
 *  0b0.."Long message" write operation
 *  0b1.."Long message" read operation
 */
#define HIPERFACE_PC_ADD_H_LRW(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_ADD_H_LRW_SHIFT)) & HIPERFACE_PC_ADD_H_LRW_MASK)
/*! @} */

/*! @name PC_ADD_L - Long Message Address Offset */
/*! @{ */

#define HIPERFACE_PC_ADD_L_LADD_MASK             (0xFFU)
#define HIPERFACE_PC_ADD_L_LADD_SHIFT            (0U)
/*! LADD - Long Message Address */
#define HIPERFACE_PC_ADD_L_LADD(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_ADD_L_LADD_SHIFT)) & HIPERFACE_PC_ADD_L_LADD_MASK)
/*! @} */

/*! @name PC_OFF_H - Long Message Address Offset */
/*! @{ */

#define HIPERFACE_PC_OFF_H_LOFFADD_MASK          (0x7FU)
#define HIPERFACE_PC_OFF_H_LOFFADD_SHIFT         (0U)
/*! LOFFADD - Long Message Offset Value */
#define HIPERFACE_PC_OFF_H_LOFFADD(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_OFF_H_LOFFADD_SHIFT)) & HIPERFACE_PC_OFF_H_LOFFADD_MASK)

#define HIPERFACE_PC_OFF_H_LID_MASK              (0x80U)
#define HIPERFACE_PC_OFF_H_LID_SHIFT             (7U)
/*! LID - Long Message Identification */
#define HIPERFACE_PC_OFF_H_LID(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_OFF_H_LID_SHIFT)) & HIPERFACE_PC_OFF_H_LID_MASK)
/*! @} */

/*! @name PC_OFF_L - Long Message Address Offset */
/*! @{ */

#define HIPERFACE_PC_OFF_L_LOFFADD_MASK          (0xFFU)
#define HIPERFACE_PC_OFF_L_LOFFADD_SHIFT         (0U)
/*! LOFFADD - Long Message Offset Value */
#define HIPERFACE_PC_OFF_L_LOFFADD(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_OFF_L_LOFFADD_SHIFT)) & HIPERFACE_PC_OFF_L_LOFFADD_MASK)
/*! @} */

/*! @name PC_CTRL - Parameters Channel Control */
/*! @{ */

#define HIPERFACE_PC_CTRL_LSTA_MASK              (0x1U)
#define HIPERFACE_PC_CTRL_LSTA_SHIFT             (0U)
/*! LSTA - Control of the Long Message Start
 *  0b0..No effect
 *  0b1..A "long message" transaction is started with the values currently stored in the "long message" registers
 */
#define HIPERFACE_PC_CTRL_LSTA(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_CTRL_LSTA_SHIFT)) & HIPERFACE_PC_CTRL_LSTA_MASK)
/*! @} */

/*! @name PIPE_S - SensorHub Channel Status */
/*! @{ */

#define HIPERFACE_PIPE_S_PSCI_MASK               (0x1U)
#define HIPERFACE_PIPE_S_PSCI_SHIFT              (0U)
/*! PSCI - Indication for Special Characters in the SensorHub Channel
 *  0b0..Indication for "no special character"
 *  0b1..A special character was received in the SensorHub Channel
 */
#define HIPERFACE_PIPE_S_PSCI(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PIPE_S_PSCI_SHIFT)) & HIPERFACE_PIPE_S_PSCI_MASK)

#define HIPERFACE_PIPE_S_PERR_MASK               (0x2U)
#define HIPERFACE_PIPE_S_PERR_SHIFT              (1U)
/*! PERR - Coding Error of the Bits in the SensorHub Channel
 *  0b0..No error in bit coding
 *  0b1..The bit level coding of the data currently in the SensorHub Channel is erroneous
 */
#define HIPERFACE_PIPE_S_PERR(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PIPE_S_PERR_SHIFT)) & HIPERFACE_PIPE_S_PERR_MASK)

#define HIPERFACE_PIPE_S_PEMP_MASK               (0x4U)
#define HIPERFACE_PIPE_S_PEMP_SHIFT              (2U)
/*! PEMP - SensorHub Channel Buffer is Empty
 *  0b0..No "buffer empty" error
 *  0b1..A read request was issued, but the FIFO buffer for SensorHub Channel data is empty. In this case, PIPE_D contains the value 00h
 */
#define HIPERFACE_PIPE_S_PEMP(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PIPE_S_PEMP_SHIFT)) & HIPERFACE_PIPE_S_PEMP_MASK)

#define HIPERFACE_PIPE_S_POVR_MASK               (0x8U)
#define HIPERFACE_PIPE_S_POVR_SHIFT              (3U)
/*! POVR - SensorHub Channel Overflow
 *  0b0..Not yet exhausted
 *  0b1..Exhausted and since the last read process, values have been discarded
 */
#define HIPERFACE_PIPE_S_POVR(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PIPE_S_POVR_SHIFT)) & HIPERFACE_PIPE_S_POVR_MASK)
/*! @} */

/*! @name PIPE_D_PRIM - SensorHub Channel Data */
/*! @{ */

#define HIPERFACE_PIPE_D_PRIM_PIPE_D_MASK        (0xFFU)
#define HIPERFACE_PIPE_D_PRIM_PIPE_D_SHIFT       (0U)
/*! PIPE_D - SensorHub Channel Data */
#define HIPERFACE_PIPE_D_PRIM_PIPE_D(x)          (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PIPE_D_PRIM_PIPE_D_SHIFT)) & HIPERFACE_PIPE_D_PRIM_PIPE_D_MASK)
/*! @} */

/*! @name PC_DATA_PRIM - Mirror Short Message */
/*! @{ */

#define HIPERFACE_PC_DATA_PRIM_PC_DATA_MASK      (0xFFU)
#define HIPERFACE_PC_DATA_PRIM_PC_DATA_SHIFT     (0U)
/*! PC_DATA - Short Message Mirror Data */
#define HIPERFACE_PC_DATA_PRIM_PC_DATA(x)        (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PC_DATA_PRIM_PC_DATA_SHIFT)) & HIPERFACE_PC_DATA_PRIM_PC_DATA_MASK)
/*! @} */

/*! @name ACC_ERR_CNT - Fast Position Error Counter */
/*! @{ */

#define HIPERFACE_ACC_ERR_CNT_CNT_MASK           (0x1FU)
#define HIPERFACE_ACC_ERR_CNT_CNT_SHIFT          (0U)
/*! CNT - Position Error Count/Threshold for acc_thr_err
 *  0b00000..5 bit value of count of transmitted fast position values with consecutive transmission errors
 *  0b00001..5 bit value for threshold of acc_thr_err
 */
#define HIPERFACE_ACC_ERR_CNT_CNT(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ACC_ERR_CNT_CNT_SHIFT)) & HIPERFACE_ACC_ERR_CNT_CNT_MASK)
/*! @} */

/*! @name MAXACC - Fast Position Acceleration Boundary */
/*! @{ */

#define HIPERFACE_MAXACC_MNT_MASK                (0x3FU)
#define HIPERFACE_MAXACC_MNT_SHIFT               (0U)
/*! MNT - Mantissa */
#define HIPERFACE_MAXACC_MNT(x)                  (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXACC_MNT_SHIFT)) & HIPERFACE_MAXACC_MNT_MASK)

#define HIPERFACE_MAXACC_RES_MASK                (0xC0U)
#define HIPERFACE_MAXACC_RES_SHIFT               (6U)
/*! RES - Resolution */
#define HIPERFACE_MAXACC_RES(x)                  (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXACC_RES_SHIFT)) & HIPERFACE_MAXACC_RES_MASK)
/*! @} */

/*! @name MAXDEV_H - Fast Position Estimator Deviation */
/*! @{ */

#define HIPERFACE_MAXDEV_H_DEV_0_MASK            (0x1U)
#define HIPERFACE_MAXDEV_H_DEV_0_SHIFT           (0U)
/*! DEV_0 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_H_DEV_0(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_H_DEV_0_SHIFT)) & HIPERFACE_MAXDEV_H_DEV_0_MASK)

#define HIPERFACE_MAXDEV_H_DEV_1_MASK            (0x2U)
#define HIPERFACE_MAXDEV_H_DEV_1_SHIFT           (1U)
/*! DEV_1 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_H_DEV_1(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_H_DEV_1_SHIFT)) & HIPERFACE_MAXDEV_H_DEV_1_MASK)

#define HIPERFACE_MAXDEV_H_DEV_2_MASK            (0x4U)
#define HIPERFACE_MAXDEV_H_DEV_2_SHIFT           (2U)
/*! DEV_2 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_H_DEV_2(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_H_DEV_2_SHIFT)) & HIPERFACE_MAXDEV_H_DEV_2_MASK)

#define HIPERFACE_MAXDEV_H_DEV_3_MASK            (0x8U)
#define HIPERFACE_MAXDEV_H_DEV_3_SHIFT           (3U)
/*! DEV_3 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_H_DEV_3(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_H_DEV_3_SHIFT)) & HIPERFACE_MAXDEV_H_DEV_3_MASK)

#define HIPERFACE_MAXDEV_H_DEV_4_MASK            (0x10U)
#define HIPERFACE_MAXDEV_H_DEV_4_SHIFT           (4U)
/*! DEV_4 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_H_DEV_4(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_H_DEV_4_SHIFT)) & HIPERFACE_MAXDEV_H_DEV_4_MASK)

#define HIPERFACE_MAXDEV_H_DEV_5_MASK            (0x20U)
#define HIPERFACE_MAXDEV_H_DEV_5_SHIFT           (5U)
/*! DEV_5 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_H_DEV_5(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_H_DEV_5_SHIFT)) & HIPERFACE_MAXDEV_H_DEV_5_MASK)

#define HIPERFACE_MAXDEV_H_DEV_6_MASK            (0x40U)
#define HIPERFACE_MAXDEV_H_DEV_6_SHIFT           (6U)
/*! DEV_6 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_H_DEV_6(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_H_DEV_6_SHIFT)) & HIPERFACE_MAXDEV_H_DEV_6_MASK)

#define HIPERFACE_MAXDEV_H_DEV_7_MASK            (0x80U)
#define HIPERFACE_MAXDEV_H_DEV_7_SHIFT           (7U)
/*! DEV_7 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_H_DEV_7(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_H_DEV_7_SHIFT)) & HIPERFACE_MAXDEV_H_DEV_7_MASK)
/*! @} */

/*! @name MAXDEV_L - Fast Position Estimator Deviation */
/*! @{ */

#define HIPERFACE_MAXDEV_L_DEV_8_MASK            (0x1U)
#define HIPERFACE_MAXDEV_L_DEV_8_SHIFT           (0U)
/*! DEV_8 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_L_DEV_8(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_L_DEV_8_SHIFT)) & HIPERFACE_MAXDEV_L_DEV_8_MASK)

#define HIPERFACE_MAXDEV_L_DEV_9_MASK            (0x2U)
#define HIPERFACE_MAXDEV_L_DEV_9_SHIFT           (1U)
/*! DEV_9 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_L_DEV_9(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_L_DEV_9_SHIFT)) & HIPERFACE_MAXDEV_L_DEV_9_MASK)

#define HIPERFACE_MAXDEV_L_DEV_10_MASK           (0x4U)
#define HIPERFACE_MAXDEV_L_DEV_10_SHIFT          (2U)
/*! DEV_10 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_L_DEV_10(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_L_DEV_10_SHIFT)) & HIPERFACE_MAXDEV_L_DEV_10_MASK)

#define HIPERFACE_MAXDEV_L_DEV_11_MASK           (0x8U)
#define HIPERFACE_MAXDEV_L_DEV_11_SHIFT          (3U)
/*! DEV_11 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_L_DEV_11(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_L_DEV_11_SHIFT)) & HIPERFACE_MAXDEV_L_DEV_11_MASK)

#define HIPERFACE_MAXDEV_L_DEV_12_MASK           (0x10U)
#define HIPERFACE_MAXDEV_L_DEV_12_SHIFT          (4U)
/*! DEV_12 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_L_DEV_12(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_L_DEV_12_SHIFT)) & HIPERFACE_MAXDEV_L_DEV_12_MASK)

#define HIPERFACE_MAXDEV_L_DEV_13_MASK           (0x20U)
#define HIPERFACE_MAXDEV_L_DEV_13_SHIFT          (5U)
/*! DEV_13 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_L_DEV_13(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_L_DEV_13_SHIFT)) & HIPERFACE_MAXDEV_L_DEV_13_MASK)

#define HIPERFACE_MAXDEV_L_DEV_14_MASK           (0x40U)
#define HIPERFACE_MAXDEV_L_DEV_14_SHIFT          (6U)
/*! DEV_14 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_L_DEV_14(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_L_DEV_14_SHIFT)) & HIPERFACE_MAXDEV_L_DEV_14_MASK)

#define HIPERFACE_MAXDEV_L_DEV_15_MASK           (0x80U)
#define HIPERFACE_MAXDEV_L_DEV_15_SHIFT          (7U)
/*! DEV_15 - Position Deviation/Deviation Threshold
 *  0b0..16 bit value for deviation threshold for dev_thr_err
 *  0b1..16 bit value of position deviation
 */
#define HIPERFACE_MAXDEV_L_DEV_15(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAXDEV_L_DEV_15_SHIFT)) & HIPERFACE_MAXDEV_L_DEV_15_MASK)
/*! @} */

/*! @name MIR_ST - Mirror Status0..Mirror Status7 */
/*! @{ */

#define HIPERFACE_MIR_ST_SUM0_MASK               (0xFFU)
#define HIPERFACE_MIR_ST_SUM0_SHIFT              (0U)
/*! SUM0 - Mirror Status0
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_MIR_ST_SUM0(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_ST_SUM0_SHIFT)) & HIPERFACE_MIR_ST_SUM0_MASK)

#define HIPERFACE_MIR_ST_SUM1_MASK               (0xFFU)
#define HIPERFACE_MIR_ST_SUM1_SHIFT              (0U)
/*! SUM1 - Mirror Status1
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_MIR_ST_SUM1(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_ST_SUM1_SHIFT)) & HIPERFACE_MIR_ST_SUM1_MASK)

#define HIPERFACE_MIR_ST_SUM2_MASK               (0xFFU)
#define HIPERFACE_MIR_ST_SUM2_SHIFT              (0U)
/*! SUM2 - Mirror Status2
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_MIR_ST_SUM2(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_ST_SUM2_SHIFT)) & HIPERFACE_MIR_ST_SUM2_MASK)

#define HIPERFACE_MIR_ST_SUM3_MASK               (0xFFU)
#define HIPERFACE_MIR_ST_SUM3_SHIFT              (0U)
/*! SUM3 - Mirror Status3
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_MIR_ST_SUM3(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_ST_SUM3_SHIFT)) & HIPERFACE_MIR_ST_SUM3_MASK)

#define HIPERFACE_MIR_ST_SUM4_MASK               (0xFFU)
#define HIPERFACE_MIR_ST_SUM4_SHIFT              (0U)
/*! SUM4 - Mirror Status4
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_MIR_ST_SUM4(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_ST_SUM4_SHIFT)) & HIPERFACE_MIR_ST_SUM4_MASK)

#define HIPERFACE_MIR_ST_SUM5_MASK               (0xFFU)
#define HIPERFACE_MIR_ST_SUM5_SHIFT              (0U)
/*! SUM5 - Mirror Status5
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_MIR_ST_SUM5(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_ST_SUM5_SHIFT)) & HIPERFACE_MIR_ST_SUM5_MASK)

#define HIPERFACE_MIR_ST_SUM6_MASK               (0xFFU)
#define HIPERFACE_MIR_ST_SUM6_SHIFT              (0U)
/*! SUM6 - Mirror Status6
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_MIR_ST_SUM6(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_ST_SUM6_SHIFT)) & HIPERFACE_MIR_ST_SUM6_MASK)

#define HIPERFACE_MIR_ST_SUM7_MASK               (0xFFU)
#define HIPERFACE_MIR_ST_SUM7_SHIFT              (0U)
/*! SUM7 - Mirror Status7
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_MIR_ST_SUM7(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MIR_ST_SUM7_SHIFT)) & HIPERFACE_MIR_ST_SUM7_MASK)
/*! @} */

/*! @name EDGES_SAFE - Edge */
/*! @{ */

#define HIPERFACE_EDGES_SAFE_EDGES_MASK          (0xFFU)
#define HIPERFACE_EDGES_SAFE_EDGES_SHIFT         (0U)
/*! EDGES - Activation of the Output
 *  0b00000000..No edge was detected in the time period of the corresponding bit
 *  0b00000001..An edge was detected in the time period of the corresponding bit
 */
#define HIPERFACE_EDGES_SAFE_EDGES(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EDGES_SAFE_EDGES_SHIFT)) & HIPERFACE_EDGES_SAFE_EDGES_MASK)
/*! @} */

/*! @name DELAY_SAFE - Delay */
/*! @{ */

#define HIPERFACE_DELAY_SAFE_CABLE_DELAY_MASK    (0xFU)
#define HIPERFACE_DELAY_SAFE_CABLE_DELAY_SHIFT   (0U)
/*! CABLE_DELAY - Cable Delay */
#define HIPERFACE_DELAY_SAFE_CABLE_DELAY(x)      (((uint8_t)(((uint8_t)(x)) << HIPERFACE_DELAY_SAFE_CABLE_DELAY_SHIFT)) & HIPERFACE_DELAY_SAFE_CABLE_DELAY_MASK)

#define HIPERFACE_DELAY_SAFE_RSSI_MASK           (0xF0U)
#define HIPERFACE_DELAY_SAFE_RSSI_SHIFT          (4U)
/*! RSSI - Received Signal Strength Indication */
#define HIPERFACE_DELAY_SAFE_RSSI(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_DELAY_SAFE_RSSI_SHIFT)) & HIPERFACE_DELAY_SAFE_RSSI_MASK)
/*! @} */

/*! @name VERSION_SAFE - Version */
/*! @{ */

#define HIPERFACE_VERSION_SAFE_MINOR_RELEASE_MASK (0xFU)
#define HIPERFACE_VERSION_SAFE_MINOR_RELEASE_SHIFT (0U)
/*! MINOR_RELEASE - Minor Release */
#define HIPERFACE_VERSION_SAFE_MINOR_RELEASE(x)  (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_SAFE_MINOR_RELEASE_SHIFT)) & HIPERFACE_VERSION_SAFE_MINOR_RELEASE_MASK)

#define HIPERFACE_VERSION_SAFE_MAJOR_RELEASE_MASK (0x30U)
#define HIPERFACE_VERSION_SAFE_MAJOR_RELEASE_SHIFT (4U)
/*! MAJOR_RELEASE - Major Release */
#define HIPERFACE_VERSION_SAFE_MAJOR_RELEASE(x)  (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_SAFE_MAJOR_RELEASE_SHIFT)) & HIPERFACE_VERSION_SAFE_MAJOR_RELEASE_MASK)

#define HIPERFACE_VERSION_SAFE_CODING_MASK       (0xC0U)
#define HIPERFACE_VERSION_SAFE_CODING_SHIFT      (6U)
/*! CODING - Coding */
#define HIPERFACE_VERSION_SAFE_CODING(x)         (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_SAFE_CODING_SHIFT)) & HIPERFACE_VERSION_SAFE_CODING_MASK)
/*! @} */

/*! @name RELEASE_SAFE - Release */
/*! @{ */

#define HIPERFACE_RELEASE_SAFE_RELEASE_DATE_MASK (0xFFU)
#define HIPERFACE_RELEASE_SAFE_RELEASE_DATE_SHIFT (0U)
/*! RELEASE_DATE - Release Date FIFO */
#define HIPERFACE_RELEASE_SAFE_RELEASE_DATE(x)   (((uint8_t)(((uint8_t)(x)) << HIPERFACE_RELEASE_SAFE_RELEASE_DATE_SHIFT)) & HIPERFACE_RELEASE_SAFE_RELEASE_DATE_MASK)
/*! @} */

/*! @name ENC_ID2_SAFE - System Control */
/*! @{ */

#define HIPERFACE_ENC_ID2_SAFE_CONTINUE_MASK     (0x8U)
#define HIPERFACE_ENC_ID2_SAFE_CONTINUE_SHIFT    (3U)
#define HIPERFACE_ENC_ID2_SAFE_CONTINUE(x)       (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID2_SAFE_CONTINUE_SHIFT)) & HIPERFACE_ENC_ID2_SAFE_CONTINUE_MASK)

#define HIPERFACE_ENC_ID2_SAFE_SCI_MASK          (0x70U)
#define HIPERFACE_ENC_ID2_SAFE_SCI_SHIFT         (4U)
/*! SCI - Indication of Special Characters */
#define HIPERFACE_ENC_ID2_SAFE_SCI(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID2_SAFE_SCI_SHIFT)) & HIPERFACE_ENC_ID2_SAFE_SCI_MASK)
/*! @} */

/*! @name ENC_ID1_SAFE - System Control */
/*! @{ */

#define HIPERFACE_ENC_ID1_SAFE_POS_ACC_MASK      (0x3U)
#define HIPERFACE_ENC_ID1_SAFE_POS_ACC_SHIFT     (0U)
#define HIPERFACE_ENC_ID1_SAFE_POS_ACC(x)        (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID1_SAFE_POS_ACC_SHIFT)) & HIPERFACE_ENC_ID1_SAFE_POS_ACC_MASK)

#define HIPERFACE_ENC_ID1_SAFE_SIGN_MASK         (0x4U)
#define HIPERFACE_ENC_ID1_SAFE_SIGN_SHIFT        (2U)
#define HIPERFACE_ENC_ID1_SAFE_SIGN(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID1_SAFE_SIGN_SHIFT)) & HIPERFACE_ENC_ID1_SAFE_SIGN_MASK)

#define HIPERFACE_ENC_ID1_SAFE_USER_DEFINED_ENC_INDEX_MASK (0xF0U)
#define HIPERFACE_ENC_ID1_SAFE_USER_DEFINED_ENC_INDEX_SHIFT (4U)
#define HIPERFACE_ENC_ID1_SAFE_USER_DEFINED_ENC_INDEX(x) (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID1_SAFE_USER_DEFINED_ENC_INDEX_SHIFT)) & HIPERFACE_ENC_ID1_SAFE_USER_DEFINED_ENC_INDEX_MASK)
/*! @} */

/*! @name ENC_ID0_SAFE - System Control */
/*! @{ */

#define HIPERFACE_ENC_ID0_SAFE_ACC_8_MASK        (0xFU)
#define HIPERFACE_ENC_ID0_SAFE_ACC_8_SHIFT       (0U)
#define HIPERFACE_ENC_ID0_SAFE_ACC_8(x)          (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID0_SAFE_ACC_8_SHIFT)) & HIPERFACE_ENC_ID0_SAFE_ACC_8_MASK)

#define HIPERFACE_ENC_ID0_SAFE_POS_ACC_MASK      (0xF0U)
#define HIPERFACE_ENC_ID0_SAFE_POS_ACC_SHIFT     (4U)
#define HIPERFACE_ENC_ID0_SAFE_POS_ACC(x)        (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ID0_SAFE_POS_ACC_SHIFT)) & HIPERFACE_ENC_ID0_SAFE_POS_ACC_MASK)
/*! @} */

/*! @name VPOS_SAFE - Safe Position, Channel 1 */
/*! @{ */

#define HIPERFACE_VPOS_SAFE_VPOS_0_MASK          (0xFFU)
#define HIPERFACE_VPOS_SAFE_VPOS_0_SHIFT         (0U)
/*! VPOS_0 - Safe Position, Safe Channel 1 */
#define HIPERFACE_VPOS_SAFE_VPOS_0(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS_SAFE_VPOS_0_SHIFT)) & HIPERFACE_VPOS_SAFE_VPOS_0_MASK)

#define HIPERFACE_VPOS_SAFE_VPOS_1_MASK          (0xFFU)
#define HIPERFACE_VPOS_SAFE_VPOS_1_SHIFT         (0U)
/*! VPOS_1 - Safe Position, Safe Channel 1 */
#define HIPERFACE_VPOS_SAFE_VPOS_1(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS_SAFE_VPOS_1_SHIFT)) & HIPERFACE_VPOS_SAFE_VPOS_1_MASK)

#define HIPERFACE_VPOS_SAFE_VPOS_2_MASK          (0xFFU)
#define HIPERFACE_VPOS_SAFE_VPOS_2_SHIFT         (0U)
/*! VPOS_2 - Safe Position, Safe Channel 1 */
#define HIPERFACE_VPOS_SAFE_VPOS_2(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS_SAFE_VPOS_2_SHIFT)) & HIPERFACE_VPOS_SAFE_VPOS_2_MASK)

#define HIPERFACE_VPOS_SAFE_VPOS_3_MASK          (0xFFU)
#define HIPERFACE_VPOS_SAFE_VPOS_3_SHIFT         (0U)
/*! VPOS_3 - Safe Position, Safe Channel 1 */
#define HIPERFACE_VPOS_SAFE_VPOS_3(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS_SAFE_VPOS_3_SHIFT)) & HIPERFACE_VPOS_SAFE_VPOS_3_MASK)

#define HIPERFACE_VPOS_SAFE_VPOS_4_MASK          (0xFFU)
#define HIPERFACE_VPOS_SAFE_VPOS_4_SHIFT         (0U)
/*! VPOS_4 - Safe Position, Safe Channel 1 */
#define HIPERFACE_VPOS_SAFE_VPOS_4(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS_SAFE_VPOS_4_SHIFT)) & HIPERFACE_VPOS_SAFE_VPOS_4_MASK)
/*! @} */

/*! @name POSCRC_SAFE - Position Checksum, Channel 1 */
/*! @{ */

#define HIPERFACE_POSCRC_SAFE_POSCRC_0_MASK      (0xFFU)
#define HIPERFACE_POSCRC_SAFE_POSCRC_0_SHIFT     (0U)
/*! POSCRC_0 - Position Checksum, Channel 1 */
#define HIPERFACE_POSCRC_SAFE_POSCRC_0(x)        (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POSCRC_SAFE_POSCRC_0_SHIFT)) & HIPERFACE_POSCRC_SAFE_POSCRC_0_MASK)

#define HIPERFACE_POSCRC_SAFE_POSCRC_1_MASK      (0xFFU)
#define HIPERFACE_POSCRC_SAFE_POSCRC_1_SHIFT     (0U)
/*! POSCRC_1 - Position Checksum, Channel 1 */
#define HIPERFACE_POSCRC_SAFE_POSCRC_1(x)        (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POSCRC_SAFE_POSCRC_1_SHIFT)) & HIPERFACE_POSCRC_SAFE_POSCRC_1_MASK)
/*! @} */

/*! @name SAFE_CTRL - Safe System Control */
/*! @{ */

#define HIPERFACE_SAFE_CTRL_MRST_MASK            (0x40U)
#define HIPERFACE_SAFE_CTRL_MRST_SHIFT           (6U)
/*! MRST - Messages Reset
 *  0b0..Normal Parameters Channel action
 *  0b1..The Parameters Channel is reset. Current short and long messages are discarded
 */
#define HIPERFACE_SAFE_CTRL_MRST(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_CTRL_MRST_SHIFT)) & HIPERFACE_SAFE_CTRL_MRST_MASK)

#define HIPERFACE_SAFE_CTRL_PRST_MASK            (0x80U)
#define HIPERFACE_SAFE_CTRL_PRST_SHIFT           (7U)
/*! PRST - Protocol Reset
 *  0b0..Normal protocol action
 *  0b1..A forced reset of the protocol status is initiated. If the bit is deleted, a restart of the connection is triggered
 */
#define HIPERFACE_SAFE_CTRL_PRST(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_CTRL_PRST_SHIFT)) & HIPERFACE_SAFE_CTRL_PRST_MASK)
/*! @} */

/*! @name SAFE_SUM - Safe Summary */
/*! @{ */

#define HIPERFACE_SAFE_SUM_SSUM0_MASK            (0x1U)
#define HIPERFACE_SAFE_SUM_SSUM0_SHIFT           (0U)
/*! SSUM0 - Status Summary Bit (Interface)
 *  0b0..The DSL Slave protocol has not triggered an error, a warning or event
 *  0b1..An error, a warning or an event associated with the DSL Slave protocol interface was triggered
 */
#define HIPERFACE_SAFE_SUM_SSUM0(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_SUM_SSUM0_SHIFT)) & HIPERFACE_SAFE_SUM_SSUM0_MASK)

#define HIPERFACE_SAFE_SUM_SSUM1_MASK            (0x2U)
#define HIPERFACE_SAFE_SUM_SSUM1_SHIFT           (1U)
/*! SSUM1 - Status Summary Bit (External Resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_SAFE_SUM_SSUM1(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_SUM_SSUM1_SHIFT)) & HIPERFACE_SAFE_SUM_SSUM1_MASK)

#define HIPERFACE_SAFE_SUM_SSUM2_MASK            (0x4U)
#define HIPERFACE_SAFE_SUM_SSUM2_SHIFT           (2U)
/*! SSUM2 - Status Summary Bit (External Resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_SAFE_SUM_SSUM2(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_SUM_SSUM2_SHIFT)) & HIPERFACE_SAFE_SUM_SSUM2_MASK)

#define HIPERFACE_SAFE_SUM_SSUM3_MASK            (0x8U)
#define HIPERFACE_SAFE_SUM_SSUM3_SHIFT           (3U)
/*! SSUM3 - Status Summary Bit (External Resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_SAFE_SUM_SSUM3(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_SUM_SSUM3_SHIFT)) & HIPERFACE_SAFE_SUM_SSUM3_MASK)

#define HIPERFACE_SAFE_SUM_SSUM4_MASK            (0x10U)
#define HIPERFACE_SAFE_SUM_SSUM4_SHIFT           (4U)
/*! SSUM4 - Status Summary Bit (External Resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_SAFE_SUM_SSUM4(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_SUM_SSUM4_SHIFT)) & HIPERFACE_SAFE_SUM_SSUM4_MASK)

#define HIPERFACE_SAFE_SUM_SSUM5_MASK            (0x20U)
#define HIPERFACE_SAFE_SUM_SSUM5_SHIFT           (5U)
/*! SSUM5 - Status Summary Bit (External Resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_SAFE_SUM_SSUM5(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_SUM_SSUM5_SHIFT)) & HIPERFACE_SAFE_SUM_SSUM5_MASK)

#define HIPERFACE_SAFE_SUM_SSUM6_MASK            (0x40U)
#define HIPERFACE_SAFE_SUM_SSUM6_SHIFT           (6U)
/*! SSUM6 - Status Summary Bit (External Resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_SAFE_SUM_SSUM6(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_SUM_SSUM6_SHIFT)) & HIPERFACE_SAFE_SUM_SSUM6_MASK)

#define HIPERFACE_SAFE_SUM_SSUM7_MASK            (0x80U)
#define HIPERFACE_SAFE_SUM_SSUM7_SHIFT           (7U)
/*! SSUM7 - Status Summary Bit (External Resource)
 *  0b0..The corresponding error, warning or event is not active
 *  0b1..An error, a warning or an event associated with DSL Slave external resources was triggered
 */
#define HIPERFACE_SAFE_SUM_SSUM7(x)              (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SAFE_SUM_SSUM7_SHIFT)) & HIPERFACE_SAFE_SUM_SSUM7_MASK)
/*! @} */

/*! @name S_PC_DATA_SAFE - Parameters Channel Short Message */
/*! @{ */

#define HIPERFACE_S_PC_DATA_SAFE_S_PC_DATA_MASK  (0xFFU)
#define HIPERFACE_S_PC_DATA_SAFE_S_PC_DATA_SHIFT (0U)
/*! S_PC_DATA - Short Message Parameters Channel Data */
#define HIPERFACE_S_PC_DATA_SAFE_S_PC_DATA(x)    (((uint8_t)(((uint8_t)(x)) << HIPERFACE_S_PC_DATA_SAFE_S_PC_DATA_SHIFT)) & HIPERFACE_S_PC_DATA_SAFE_S_PC_DATA_MASK)
/*! @} */

/*! @name EVENT_S - Safe Events */
/*! @{ */

#define HIPERFACE_EVENT_S_FRES_MASK              (0x1U)
#define HIPERFACE_EVENT_S_FRES_SHIFT             (0U)
/*! FRES - Channel Free for Short Message
 *  0b0..No "short message" can be sent.
 *  0b1..A "short message" can be sent on the Parameters Channel.
 */
#define HIPERFACE_EVENT_S_FRES(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_S_FRES_SHIFT)) & HIPERFACE_EVENT_S_FRES_MASK)

#define HIPERFACE_EVENT_S_MIN_MASK               (0x2U)
#define HIPERFACE_EVENT_S_MIN_SHIFT              (1U)
/*! MIN - Message Init
 *  0b0..No acknowledgment for the initialization received.
 *  0b1..An acknowledgment was received from the Slave for the initialization of a message.
 */
#define HIPERFACE_EVENT_S_MIN(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_S_MIN_SHIFT)) & HIPERFACE_EVENT_S_MIN_MASK)

#define HIPERFACE_EVENT_S_PRST_MASK              (0x4U)
#define HIPERFACE_EVENT_S_PRST_SHIFT             (2U)
/*! PRST - Protocol Reset Warning
 *  0b0..Normal protocol action
 *  0b1..The forced protocol reset was triggered
 */
#define HIPERFACE_EVENT_S_PRST(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_S_PRST_SHIFT)) & HIPERFACE_EVENT_S_PRST_MASK)

#define HIPERFACE_EVENT_S_QMLW_MASK              (0x8U)
#define HIPERFACE_EVENT_S_QMLW_SHIFT             (3U)
/*! QMLW - Quality Monitoring Low Value Warning
 *  0b0..Quality monitoring value greater than or equal to "14"
 *  0b1..Quality monitoring value (see register 03h) below "14"
 */
#define HIPERFACE_EVENT_S_QMLW(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_S_QMLW_SHIFT)) & HIPERFACE_EVENT_S_QMLW_MASK)

#define HIPERFACE_EVENT_S_VPOS_MASK              (0x10U)
#define HIPERFACE_EVENT_S_VPOS_SHIFT             (4U)
/*! VPOS - Safe Position Error
 *  0b0..The safe position is correct
 *  0b1..Sensor error
 */
#define HIPERFACE_EVENT_S_VPOS(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_S_VPOS_SHIFT)) & HIPERFACE_EVENT_S_VPOS_MASK)

#define HIPERFACE_EVENT_S_SCE_MASK               (0x20U)
#define HIPERFACE_EVENT_S_SCE_SHIFT              (5U)
/*! SCE - Error on the Safe Channel
 *  0b0..Safe Channel data was correctly transmitted
 *  0b1..Data consistency error on the Safe Channel
 */
#define HIPERFACE_EVENT_S_SCE(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_S_SCE_SHIFT)) & HIPERFACE_EVENT_S_SCE_MASK)

#define HIPERFACE_EVENT_S_SSUM_MASK              (0x40U)
#define HIPERFACE_EVENT_S_SSUM_SHIFT             (6U)
/*! SSUM - Remote Event Monitoring
 *  0b0..All DSL Slave events are deleted
 *  0b1..The DSL Slave has signaled an event
 */
#define HIPERFACE_EVENT_S_SSUM(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_S_SSUM_SHIFT)) & HIPERFACE_EVENT_S_SSUM_MASK)

#define HIPERFACE_EVENT_S_SINT_MASK              (0x80U)
#define HIPERFACE_EVENT_S_SINT_SHIFT             (7U)
/*! SINT - Safe Interrupt Status */
#define HIPERFACE_EVENT_S_SINT(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_EVENT_S_SINT_SHIFT)) & HIPERFACE_EVENT_S_SINT_MASK)
/*! @} */

/*! @name MASK_S - Safe Event Mask */
/*! @{ */

#define HIPERFACE_MASK_S_MFRES_MASK              (0x1U)
#define HIPERFACE_MASK_S_MFRES_SHIFT             (0U)
/*! MFRES - Mask for Channel Free for Short Message
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_MASK_S_MFRES(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASK_S_MFRES_SHIFT)) & HIPERFACE_MASK_S_MFRES_MASK)

#define HIPERFACE_MASK_S_MMIN_MASK               (0x2U)
#define HIPERFACE_MASK_S_MMIN_SHIFT              (1U)
/*! MMIN - Mask for Message Initialization Confirmation
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_MASK_S_MMIN(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASK_S_MMIN_SHIFT)) & HIPERFACE_MASK_S_MMIN_MASK)

#define HIPERFACE_MASK_S_MPRST_MASK              (0x4U)
#define HIPERFACE_MASK_S_MPRST_SHIFT             (2U)
/*! MPRST - Mask for Protocol Reset Warning
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_MASK_S_MPRST(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASK_S_MPRST_SHIFT)) & HIPERFACE_MASK_S_MPRST_MASK)

#define HIPERFACE_MASK_S_MQMLW_MASK              (0x8U)
#define HIPERFACE_MASK_S_MQMLW_SHIFT             (3U)
/*! MQMLW - Mask for Low Quality Monitoring Value Warning
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_MASK_S_MQMLW(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASK_S_MQMLW_SHIFT)) & HIPERFACE_MASK_S_MQMLW_MASK)

#define HIPERFACE_MASK_S_MVPOS_MASK              (0x10U)
#define HIPERFACE_MASK_S_MVPOS_SHIFT             (4U)
/*! MVPOS - Mask for Safe Position Error
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_MASK_S_MVPOS(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASK_S_MVPOS_SHIFT)) & HIPERFACE_MASK_S_MVPOS_MASK)

#define HIPERFACE_MASK_S_MSCE_MASK               (0x20U)
#define HIPERFACE_MASK_S_MSCE_SHIFT              (5U)
/*! MSCE - Mask for Transmission Errors on the Safe Channel
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_MASK_S_MSCE(x)                 (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASK_S_MSCE_SHIFT)) & HIPERFACE_MASK_S_MSCE_MASK)

#define HIPERFACE_MASK_S_MSSUM_MASK              (0x40U)
#define HIPERFACE_MASK_S_MSSUM_SHIFT             (6U)
/*! MSSUM - Mask for Remote Event Monitoring
 *  0b0..Not set
 *  0b1..Set
 */
#define HIPERFACE_MASK_S_MSSUM(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MASK_S_MSSUM_SHIFT)) & HIPERFACE_MASK_S_MSSUM_MASK)
/*! @} */

/*! @name ENC_ST - Encoder Status0..Encoder Status7 */
/*! @{ */

#define HIPERFACE_ENC_ST_SSUM0_MASK              (0xFFU)
#define HIPERFACE_ENC_ST_SSUM0_SHIFT             (0U)
/*! SSUM0 - Encoder Status0
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_ENC_ST_SSUM0(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ST_SSUM0_SHIFT)) & HIPERFACE_ENC_ST_SSUM0_MASK)

#define HIPERFACE_ENC_ST_SSUM1_MASK              (0xFFU)
#define HIPERFACE_ENC_ST_SSUM1_SHIFT             (0U)
/*! SSUM1 - Encoder Status1
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_ENC_ST_SSUM1(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ST_SSUM1_SHIFT)) & HIPERFACE_ENC_ST_SSUM1_MASK)

#define HIPERFACE_ENC_ST_SSUM2_MASK              (0xFFU)
#define HIPERFACE_ENC_ST_SSUM2_SHIFT             (0U)
/*! SSUM2 - Encoder Status2
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_ENC_ST_SSUM2(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ST_SSUM2_SHIFT)) & HIPERFACE_ENC_ST_SSUM2_MASK)

#define HIPERFACE_ENC_ST_SSUM3_MASK              (0xFFU)
#define HIPERFACE_ENC_ST_SSUM3_SHIFT             (0U)
/*! SSUM3 - Encoder Status3
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_ENC_ST_SSUM3(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ST_SSUM3_SHIFT)) & HIPERFACE_ENC_ST_SSUM3_MASK)

#define HIPERFACE_ENC_ST_SSUM4_MASK              (0xFFU)
#define HIPERFACE_ENC_ST_SSUM4_SHIFT             (0U)
/*! SSUM4 - Encoder Status4
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_ENC_ST_SSUM4(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ST_SSUM4_SHIFT)) & HIPERFACE_ENC_ST_SSUM4_MASK)

#define HIPERFACE_ENC_ST_SSUM5_MASK              (0xFFU)
#define HIPERFACE_ENC_ST_SSUM5_SHIFT             (0U)
/*! SSUM5 - Encoder Status5
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_ENC_ST_SSUM5(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ST_SSUM5_SHIFT)) & HIPERFACE_ENC_ST_SSUM5_MASK)

#define HIPERFACE_ENC_ST_SSUM6_MASK              (0xFFU)
#define HIPERFACE_ENC_ST_SSUM6_SHIFT             (0U)
/*! SSUM6 - Encoder Status6
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_ENC_ST_SSUM6(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ST_SSUM6_SHIFT)) & HIPERFACE_ENC_ST_SSUM6_MASK)

#define HIPERFACE_ENC_ST_SSUM7_MASK              (0xFFU)
#define HIPERFACE_ENC_ST_SSUM7_SHIFT             (0U)
/*! SSUM7 - Encoder Status7
 *  0b00000000..Encoder in normal status
 *  0b00000001..Error, event or warning status
 */
#define HIPERFACE_ENC_ST_SSUM7(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC_ST_SSUM7_SHIFT)) & HIPERFACE_ENC_ST_SSUM7_MASK)
/*! @} */

/*! @name SRSSI_SAFE - Slave Received Signal Strength Indication */
/*! @{ */

#define HIPERFACE_SRSSI_SAFE_SRSSI_MASK          (0x7U)
#define HIPERFACE_SRSSI_SAFE_SRSSI_SHIFT         (0U)
/*! SRSSI - Slave RSSI */
#define HIPERFACE_SRSSI_SAFE_SRSSI(x)            (((uint8_t)(((uint8_t)(x)) << HIPERFACE_SRSSI_SAFE_SRSSI_SHIFT)) & HIPERFACE_SRSSI_SAFE_SRSSI_MASK)
/*! @} */

/*! @name MAIL - Slave Mail */
/*! @{ */

#define HIPERFACE_MAIL_SLAVE_MAIL_MASK           (0xFFU)
#define HIPERFACE_MAIL_SLAVE_MAIL_SHIFT          (0U)
/*! SLAVE_MAIL - Slave Mail */
#define HIPERFACE_MAIL_SLAVE_MAIL(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_MAIL_SLAVE_MAIL_SHIFT)) & HIPERFACE_MAIL_SLAVE_MAIL_MASK)
/*! @} */

/*! @name PING - Slave Ping */
/*! @{ */

#define HIPERFACE_PING_SLAVE_PING_MASK           (0xFFU)
#define HIPERFACE_PING_SLAVE_PING_SHIFT          (0U)
/*! SLAVE_PING - Slave Ping */
#define HIPERFACE_PING_SLAVE_PING(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_PING_SLAVE_PING_SHIFT)) & HIPERFACE_PING_SLAVE_PING_MASK)
/*! @} */

/*! @name VERSION_SEC - Version */
/*! @{ */

#define HIPERFACE_VERSION_SEC_MINOR_RELEASE_MASK (0xFU)
#define HIPERFACE_VERSION_SEC_MINOR_RELEASE_SHIFT (0U)
/*! MINOR_RELEASE - Minor Release */
#define HIPERFACE_VERSION_SEC_MINOR_RELEASE(x)   (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_SEC_MINOR_RELEASE_SHIFT)) & HIPERFACE_VERSION_SEC_MINOR_RELEASE_MASK)

#define HIPERFACE_VERSION_SEC_MAJOR_RELEASE_MASK (0x30U)
#define HIPERFACE_VERSION_SEC_MAJOR_RELEASE_SHIFT (4U)
/*! MAJOR_RELEASE - Major Release */
#define HIPERFACE_VERSION_SEC_MAJOR_RELEASE(x)   (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_SEC_MAJOR_RELEASE_SHIFT)) & HIPERFACE_VERSION_SEC_MAJOR_RELEASE_MASK)

#define HIPERFACE_VERSION_SEC_CODING_MASK        (0xC0U)
#define HIPERFACE_VERSION_SEC_CODING_SHIFT       (6U)
/*! CODING - Coding */
#define HIPERFACE_VERSION_SEC_CODING(x)          (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VERSION_SEC_CODING_SHIFT)) & HIPERFACE_VERSION_SEC_CODING_MASK)
/*! @} */

/*! @name ENC2_ID - Encoder ID in Safe Channel 2 */
/*! @{ */

#define HIPERFACE_ENC2_ID_ENC2_ID_MASK           (0xFFU)
#define HIPERFACE_ENC2_ID_ENC2_ID_SHIFT          (0U)
/*! ENC2_ID - Designation of the Secondary Channel
 *  0b00000000..03h/33h: SIL3 arrangement. Position data is transmitted to the secondary channel that originates
 *              from the secondary sensor in the motor feedback system.
 *  0b00000001..02h/22h: SIL2 arrangement. The same position data is transmitted to the secondary channel as to the primary channel.
 */
#define HIPERFACE_ENC2_ID_ENC2_ID(x)             (((uint8_t)(((uint8_t)(x)) << HIPERFACE_ENC2_ID_ENC2_ID_SHIFT)) & HIPERFACE_ENC2_ID_ENC2_ID_MASK)
/*! @} */

/*! @name STATUS2 - Safe Channel 2 Status */
/*! @{ */

#define HIPERFACE_STATUS2_FIX2_MASK              (0x1FU)
#define HIPERFACE_STATUS2_FIX2_SHIFT             (0U)
/*! FIX2 - Safe Channel 2, Fixed Bit Pattern */
#define HIPERFACE_STATUS2_FIX2(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_STATUS2_FIX2_SHIFT)) & HIPERFACE_STATUS2_FIX2_MASK)

#define HIPERFACE_STATUS2_ERR2_MASK              (0x20U)
#define HIPERFACE_STATUS2_ERR2_SHIFT             (5U)
/*! ERR2 - Safe Channel 2, Position Error
 *  0b0..Correct
 *  0b1..Invalid
 */
#define HIPERFACE_STATUS2_ERR2(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_STATUS2_ERR2_SHIFT)) & HIPERFACE_STATUS2_ERR2_MASK)

#define HIPERFACE_STATUS2_TEST2_MASK             (0x40U)
#define HIPERFACE_STATUS2_TEST2_SHIFT            (6U)
/*! TEST2 - Safe Channel 2 Testing */
#define HIPERFACE_STATUS2_TEST2(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_STATUS2_TEST2_SHIFT)) & HIPERFACE_STATUS2_TEST2_MASK)

#define HIPERFACE_STATUS2_TOG2_MASK              (0x80U)
#define HIPERFACE_STATUS2_TOG2_SHIFT             (7U)
/*! TOG2 - Safe Channel 2 Toggle */
#define HIPERFACE_STATUS2_TOG2(x)                (((uint8_t)(((uint8_t)(x)) << HIPERFACE_STATUS2_TOG2_SHIFT)) & HIPERFACE_STATUS2_TOG2_MASK)
/*! @} */

/*! @name VPOS2 - Safe Position, Channel 2 */
/*! @{ */

#define HIPERFACE_VPOS2_VPOS2_0_MASK             (0xFFU)
#define HIPERFACE_VPOS2_VPOS2_0_SHIFT            (0U)
/*! VPOS2_0 - Safe Position, Safe Channel 2 */
#define HIPERFACE_VPOS2_VPOS2_0(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS2_VPOS2_0_SHIFT)) & HIPERFACE_VPOS2_VPOS2_0_MASK)

#define HIPERFACE_VPOS2_VPOS2_1_MASK             (0xFFU)
#define HIPERFACE_VPOS2_VPOS2_1_SHIFT            (0U)
/*! VPOS2_1 - Safe Position, Safe Channel 2 */
#define HIPERFACE_VPOS2_VPOS2_1(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS2_VPOS2_1_SHIFT)) & HIPERFACE_VPOS2_VPOS2_1_MASK)

#define HIPERFACE_VPOS2_VPOS2_2_MASK             (0xFFU)
#define HIPERFACE_VPOS2_VPOS2_2_SHIFT            (0U)
/*! VPOS2_2 - Safe Position, Safe Channel 2 */
#define HIPERFACE_VPOS2_VPOS2_2(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS2_VPOS2_2_SHIFT)) & HIPERFACE_VPOS2_VPOS2_2_MASK)

#define HIPERFACE_VPOS2_VPOS2_3_MASK             (0xFFU)
#define HIPERFACE_VPOS2_VPOS2_3_SHIFT            (0U)
/*! VPOS2_3 - Safe Position, Safe Channel 2 */
#define HIPERFACE_VPOS2_VPOS2_3(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS2_VPOS2_3_SHIFT)) & HIPERFACE_VPOS2_VPOS2_3_MASK)

#define HIPERFACE_VPOS2_VPOS2_4_MASK             (0xFFU)
#define HIPERFACE_VPOS2_VPOS2_4_SHIFT            (0U)
/*! VPOS2_4 - Safe Position, Safe Channel 2 */
#define HIPERFACE_VPOS2_VPOS2_4(x)               (((uint8_t)(((uint8_t)(x)) << HIPERFACE_VPOS2_VPOS2_4_SHIFT)) & HIPERFACE_VPOS2_VPOS2_4_MASK)
/*! @} */

/*! @name POSCRC2 - Position Checksum, Channel 2 */
/*! @{ */

#define HIPERFACE_POSCRC2_POSCRC2_0_MASK         (0xFFU)
#define HIPERFACE_POSCRC2_POSCRC2_0_SHIFT        (0U)
/*! POSCRC2_0 - Position Checksum, Channel 2 */
#define HIPERFACE_POSCRC2_POSCRC2_0(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POSCRC2_POSCRC2_0_SHIFT)) & HIPERFACE_POSCRC2_POSCRC2_0_MASK)

#define HIPERFACE_POSCRC2_POSCRC2_1_MASK         (0xFFU)
#define HIPERFACE_POSCRC2_POSCRC2_1_SHIFT        (0U)
/*! POSCRC2_1 - Position Checksum, Channel 2 */
#define HIPERFACE_POSCRC2_POSCRC2_1(x)           (((uint8_t)(((uint8_t)(x)) << HIPERFACE_POSCRC2_POSCRC2_1_SHIFT)) & HIPERFACE_POSCRC2_POSCRC2_1_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group HIPERFACE_Register_Masks */


/*!
 * @}
 */ /* end of group HIPERFACE_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* HIPERFACE_H_ */

