G1_REG_ADDR_DST,VAR_0
G1_REG_ADDR_QTABLE,VAR_1
G1_REG_FWD_PIC,FUNC_0
G1_REG_FWD_PIC1_SEGMENT_BASE,FUNC_1
G1_REG_FWD_PIC1_SEGMENT_E,VAR_2
G1_REG_FWD_PIC1_SEGMENT_UPD_E,VAR_3
V4L2_VP8_SEGMENT_HEADER_FLAG_ENABLED,VAR_4
V4L2_VP8_SEGMENT_HEADER_FLAG_UPDATE_MAP,VAR_5
hantro_get_dst_buf,FUNC_2
vb2_dma_contig_plane_dma_addr,FUNC_3
vdpu_write_relaxed,FUNC_4
cfg_buffers,FUNC_5
ctx,VAR_6
hdr,VAR_7
seg,VAR_8
vpu,VAR_9
vb2_dst,VAR_10
dst_dma,VAR_11
reg,VAR_12
