
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002178  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002234  08002234  00003234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002274  08002274  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  08002274  08002274  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002274  08002274  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002274  08002274  00003274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002278  08002278  00003278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800227c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  2000000c  08002288  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a0  08002288  000040a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006e07  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001904  00000000  00000000  0000ae3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  0000c740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000585  00000000  00000000  0000ceb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001991  00000000  00000000  0000d435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000093c6  00000000  00000000  0000edc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eec7  00000000  00000000  0001818c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a7053  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018a4  00000000  00000000  000a7098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000a893c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800221c 	.word	0x0800221c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	0800221c 	.word	0x0800221c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800021c:	b590      	push	{r4, r7, lr}
 800021e:	b089      	sub	sp, #36	@ 0x24
 8000220:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000222:	240c      	movs	r4, #12
 8000224:	193b      	adds	r3, r7, r4
 8000226:	0018      	movs	r0, r3
 8000228:	2314      	movs	r3, #20
 800022a:	001a      	movs	r2, r3
 800022c:	2100      	movs	r1, #0
 800022e:	f001 ffc9 	bl	80021c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000232:	4b1a      	ldr	r3, [pc, #104]	@ (800029c <MX_GPIO_Init+0x80>)
 8000234:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000236:	4b19      	ldr	r3, [pc, #100]	@ (800029c <MX_GPIO_Init+0x80>)
 8000238:	2101      	movs	r1, #1
 800023a:	430a      	orrs	r2, r1
 800023c:	635a      	str	r2, [r3, #52]	@ 0x34
 800023e:	4b17      	ldr	r3, [pc, #92]	@ (800029c <MX_GPIO_Init+0x80>)
 8000240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000242:	2201      	movs	r2, #1
 8000244:	4013      	ands	r3, r2
 8000246:	60bb      	str	r3, [r7, #8]
 8000248:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800024a:	4b14      	ldr	r3, [pc, #80]	@ (800029c <MX_GPIO_Init+0x80>)
 800024c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800024e:	4b13      	ldr	r3, [pc, #76]	@ (800029c <MX_GPIO_Init+0x80>)
 8000250:	2104      	movs	r1, #4
 8000252:	430a      	orrs	r2, r1
 8000254:	635a      	str	r2, [r3, #52]	@ 0x34
 8000256:	4b11      	ldr	r3, [pc, #68]	@ (800029c <MX_GPIO_Init+0x80>)
 8000258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800025a:	2204      	movs	r2, #4
 800025c:	4013      	ands	r3, r2
 800025e:	607b      	str	r3, [r7, #4]
 8000260:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8000262:	4b0f      	ldr	r3, [pc, #60]	@ (80002a0 <MX_GPIO_Init+0x84>)
 8000264:	2200      	movs	r2, #0
 8000266:	21b0      	movs	r1, #176	@ 0xb0
 8000268:	0018      	movs	r0, r3
 800026a:	f000 ff1b 	bl	80010a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 800026e:	0021      	movs	r1, r4
 8000270:	187b      	adds	r3, r7, r1
 8000272:	22b0      	movs	r2, #176	@ 0xb0
 8000274:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000276:	187b      	adds	r3, r7, r1
 8000278:	2201      	movs	r2, #1
 800027a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800027c:	187b      	adds	r3, r7, r1
 800027e:	2200      	movs	r2, #0
 8000280:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000282:	187b      	adds	r3, r7, r1
 8000284:	2200      	movs	r2, #0
 8000286:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000288:	187b      	adds	r3, r7, r1
 800028a:	4a05      	ldr	r2, [pc, #20]	@ (80002a0 <MX_GPIO_Init+0x84>)
 800028c:	0019      	movs	r1, r3
 800028e:	0010      	movs	r0, r2
 8000290:	f000 fda4 	bl	8000ddc <HAL_GPIO_Init>

}
 8000294:	46c0      	nop			@ (mov r8, r8)
 8000296:	46bd      	mov	sp, r7
 8000298:	b009      	add	sp, #36	@ 0x24
 800029a:	bd90      	pop	{r4, r7, pc}
 800029c:	40021000 	.word	0x40021000
 80002a0:	50000800 	.word	0x50000800

080002a4 <LCD_Init>:



void LCD_Init(LCD_HandleTypeDef* lcdHandle, SPI_HandleTypeDef* hspi,
              GPIO_TypeDef* gpioPort, uint16_t pinCS, uint16_t pinDC, uint16_t pinRES)
{
 80002a4:	b5b0      	push	{r4, r5, r7, lr}
 80002a6:	b084      	sub	sp, #16
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	60f8      	str	r0, [r7, #12]
 80002ac:	60b9      	str	r1, [r7, #8]
 80002ae:	607a      	str	r2, [r7, #4]
 80002b0:	001a      	movs	r2, r3
 80002b2:	1cbb      	adds	r3, r7, #2
 80002b4:	801a      	strh	r2, [r3, #0]
    lcdHandle->hspi = hspi;
 80002b6:	68fb      	ldr	r3, [r7, #12]
 80002b8:	68ba      	ldr	r2, [r7, #8]
 80002ba:	60da      	str	r2, [r3, #12]
    lcdHandle->gpioPort = gpioPort;
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	687a      	ldr	r2, [r7, #4]
 80002c0:	601a      	str	r2, [r3, #0]
    lcdHandle->pinCS = pinCS;
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	1cba      	adds	r2, r7, #2
 80002c6:	8812      	ldrh	r2, [r2, #0]
 80002c8:	80da      	strh	r2, [r3, #6]
    lcdHandle->pinDC = pinDC;
 80002ca:	68fa      	ldr	r2, [r7, #12]
 80002cc:	2318      	movs	r3, #24
 80002ce:	2508      	movs	r5, #8
 80002d0:	195b      	adds	r3, r3, r5
 80002d2:	19db      	adds	r3, r3, r7
 80002d4:	881b      	ldrh	r3, [r3, #0]
 80002d6:	8093      	strh	r3, [r2, #4]
    lcdHandle->pinRES = pinRES;
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	241c      	movs	r4, #28
 80002dc:	1962      	adds	r2, r4, r5
 80002de:	19d2      	adds	r2, r2, r7
 80002e0:	8812      	ldrh	r2, [r2, #0]
 80002e2:	811a      	strh	r2, [r3, #8]

    // Reset pulse
    HAL_GPIO_WritePin(gpioPort, pinRES, GPIO_PIN_RESET);
 80002e4:	1963      	adds	r3, r4, r5
 80002e6:	19db      	adds	r3, r3, r7
 80002e8:	8819      	ldrh	r1, [r3, #0]
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	2200      	movs	r2, #0
 80002ee:	0018      	movs	r0, r3
 80002f0:	f000 fed8 	bl	80010a4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80002f4:	2064      	movs	r0, #100	@ 0x64
 80002f6:	f000 fc99 	bl	8000c2c <HAL_Delay>
    HAL_GPIO_WritePin(gpioPort, pinRES, GPIO_PIN_SET);
 80002fa:	1963      	adds	r3, r4, r5
 80002fc:	19db      	adds	r3, r3, r7
 80002fe:	8819      	ldrh	r1, [r3, #0]
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	2201      	movs	r2, #1
 8000304:	0018      	movs	r0, r3
 8000306:	f000 fecd 	bl	80010a4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800030a:	2064      	movs	r0, #100	@ 0x64
 800030c:	f000 fc8e 	bl	8000c2c <HAL_Delay>

    // Exit sleep and turn display on
    LCD_SendCommand(lcdHandle, DISPLAY_OFF); // Sleep out
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	2128      	movs	r1, #40	@ 0x28
 8000314:	0018      	movs	r0, r3
 8000316:	f000 f8ea 	bl	80004ee <LCD_SendCommand>
    LCD_SendCommand(lcdHandle, EXIT_SLEEP);
 800031a:	68fb      	ldr	r3, [r7, #12]
 800031c:	2111      	movs	r1, #17
 800031e:	0018      	movs	r0, r3
 8000320:	f000 f8e5 	bl	80004ee <LCD_SendCommand>

    LCD_SendCommand(lcdHandle, PWR_CTRL_A);
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	21cb      	movs	r1, #203	@ 0xcb
 8000328:	0018      	movs	r0, r3
 800032a:	f000 f8e0 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x39);
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	2139      	movs	r1, #57	@ 0x39
 8000332:	0018      	movs	r0, r3
 8000334:	f000 f905 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x2C);
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	212c      	movs	r1, #44	@ 0x2c
 800033c:	0018      	movs	r0, r3
 800033e:	f000 f900 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x00);
 8000342:	68fb      	ldr	r3, [r7, #12]
 8000344:	2100      	movs	r1, #0
 8000346:	0018      	movs	r0, r3
 8000348:	f000 f8fb 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x34);
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	2134      	movs	r1, #52	@ 0x34
 8000350:	0018      	movs	r0, r3
 8000352:	f000 f8f6 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x02);
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	2102      	movs	r1, #2
 800035a:	0018      	movs	r0, r3
 800035c:	f000 f8f1 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, PWR_CTRL_B);
 8000360:	68fb      	ldr	r3, [r7, #12]
 8000362:	21cf      	movs	r1, #207	@ 0xcf
 8000364:	0018      	movs	r0, r3
 8000366:	f000 f8c2 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x00);
 800036a:	68fb      	ldr	r3, [r7, #12]
 800036c:	2100      	movs	r1, #0
 800036e:	0018      	movs	r0, r3
 8000370:	f000 f8e7 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x81);
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	2181      	movs	r1, #129	@ 0x81
 8000378:	0018      	movs	r0, r3
 800037a:	f000 f8e2 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x30);
 800037e:	68fb      	ldr	r3, [r7, #12]
 8000380:	2130      	movs	r1, #48	@ 0x30
 8000382:	0018      	movs	r0, r3
 8000384:	f000 f8dd 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, PWR_CTRL_1);
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	21c0      	movs	r1, #192	@ 0xc0
 800038c:	0018      	movs	r0, r3
 800038e:	f000 f8ae 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x26);
 8000392:	68fb      	ldr	r3, [r7, #12]
 8000394:	2126      	movs	r1, #38	@ 0x26
 8000396:	0018      	movs	r0, r3
 8000398:	f000 f8d3 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x04);
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	2104      	movs	r1, #4
 80003a0:	0018      	movs	r0, r3
 80003a2:	f000 f8ce 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, PWR_CTRL_2);
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	21c1      	movs	r1, #193	@ 0xc1
 80003aa:	0018      	movs	r0, r3
 80003ac:	f000 f89f 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x11);
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	2111      	movs	r1, #17
 80003b4:	0018      	movs	r0, r3
 80003b6:	f000 f8c4 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, VCOM_CTRL_1);
 80003ba:	68fb      	ldr	r3, [r7, #12]
 80003bc:	21c5      	movs	r1, #197	@ 0xc5
 80003be:	0018      	movs	r0, r3
 80003c0:	f000 f895 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x35);
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2135      	movs	r1, #53	@ 0x35
 80003c8:	0018      	movs	r0, r3
 80003ca:	f000 f8ba 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x3E);
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	213e      	movs	r1, #62	@ 0x3e
 80003d2:	0018      	movs	r0, r3
 80003d4:	f000 f8b5 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, MEM_ACC_CTRL);
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	2136      	movs	r1, #54	@ 0x36
 80003dc:	0018      	movs	r0, r3
 80003de:	f000 f886 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x88);
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	2188      	movs	r1, #136	@ 0x88
 80003e6:	0018      	movs	r0, r3
 80003e8:	f000 f8ab 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, FRAME_RATE_CTRL);
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	21b1      	movs	r1, #177	@ 0xb1
 80003f0:	0018      	movs	r0, r3
 80003f2:	f000 f87c 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x00);
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	2100      	movs	r1, #0
 80003fa:	0018      	movs	r0, r3
 80003fc:	f000 f8a1 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x18);
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	2118      	movs	r1, #24
 8000404:	0018      	movs	r0, r3
 8000406:	f000 f89c 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, DISPLAY_FUNC_CTRL);
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	21b6      	movs	r1, #182	@ 0xb6
 800040e:	0018      	movs	r0, r3
 8000410:	f000 f86d 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x0A);
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	210a      	movs	r1, #10
 8000418:	0018      	movs	r0, r3
 800041a:	f000 f892 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0xA2);
 800041e:	68fb      	ldr	r3, [r7, #12]
 8000420:	21a2      	movs	r1, #162	@ 0xa2
 8000422:	0018      	movs	r0, r3
 8000424:	f000 f88d 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, VCOM_CTRL_2);
 8000428:	68fb      	ldr	r3, [r7, #12]
 800042a:	21c7      	movs	r1, #199	@ 0xc7
 800042c:	0018      	movs	r0, r3
 800042e:	f000 f85e 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0xBE);
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	21be      	movs	r1, #190	@ 0xbe
 8000436:	0018      	movs	r0, r3
 8000438:	f000 f883 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, PXL_FORMAT);
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	213a      	movs	r1, #58	@ 0x3a
 8000440:	0018      	movs	r0, r3
 8000442:	f000 f854 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x55);
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	2155      	movs	r1, #85	@ 0x55
 800044a:	0018      	movs	r0, r3
 800044c:	f000 f879 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, GAMMA_3D_CTRL);
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	21f2      	movs	r1, #242	@ 0xf2
 8000454:	0018      	movs	r0, r3
 8000456:	f000 f84a 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x02);
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	2102      	movs	r1, #2
 800045e:	0018      	movs	r0, r3
 8000460:	f000 f86f 	bl	8000542 <LCD_SendData>

    LCD_SendCommand(lcdHandle, GAMMA_CURVE_3);
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	2126      	movs	r1, #38	@ 0x26
 8000468:	0018      	movs	r0, r3
 800046a:	f000 f840 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x01);
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	2101      	movs	r1, #1
 8000472:	0018      	movs	r0, r3
 8000474:	f000 f865 	bl	8000542 <LCD_SendData>

    LCD_SendCommand (lcdHandle, COL_ADDR_SET);
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	212a      	movs	r1, #42	@ 0x2a
 800047c:	0018      	movs	r0, r3
 800047e:	f000 f836 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x00);
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	2100      	movs	r1, #0
 8000486:	0018      	movs	r0, r3
 8000488:	f000 f85b 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x00);
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	2100      	movs	r1, #0
 8000490:	0018      	movs	r0, r3
 8000492:	f000 f856 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x00);
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	2100      	movs	r1, #0
 800049a:	0018      	movs	r0, r3
 800049c:	f000 f851 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0xEF);
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	21ef      	movs	r1, #239	@ 0xef
 80004a4:	0018      	movs	r0, r3
 80004a6:	f000 f84c 	bl	8000542 <LCD_SendData>

    LCD_SendCommand (lcdHandle, PAGE_ADDR_SET);
 80004aa:	68fb      	ldr	r3, [r7, #12]
 80004ac:	212b      	movs	r1, #43	@ 0x2b
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 f81d 	bl	80004ee <LCD_SendCommand>
    LCD_SendData(lcdHandle, 0x00);
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	2100      	movs	r1, #0
 80004b8:	0018      	movs	r0, r3
 80004ba:	f000 f842 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x00);
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	2100      	movs	r1, #0
 80004c2:	0018      	movs	r0, r3
 80004c4:	f000 f83d 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x01);
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	2101      	movs	r1, #1
 80004cc:	0018      	movs	r0, r3
 80004ce:	f000 f838 	bl	8000542 <LCD_SendData>
    LCD_SendData(lcdHandle, 0x3F);
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	213f      	movs	r1, #63	@ 0x3f
 80004d6:	0018      	movs	r0, r3
 80004d8:	f000 f833 	bl	8000542 <LCD_SendData>

    LCD_SendCommand (lcdHandle, DISPLAY_ON);
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	2129      	movs	r1, #41	@ 0x29
 80004e0:	0018      	movs	r0, r3
 80004e2:	f000 f804 	bl	80004ee <LCD_SendCommand>

}
 80004e6:	46c0      	nop			@ (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b004      	add	sp, #16
 80004ec:	bdb0      	pop	{r4, r5, r7, pc}

080004ee <LCD_SendCommand>:


// Send a command to the LCD
void LCD_SendCommand(LCD_HandleTypeDef* lcdHandle, uint8_t command) {
 80004ee:	b580      	push	{r7, lr}
 80004f0:	b082      	sub	sp, #8
 80004f2:	af00      	add	r7, sp, #0
 80004f4:	6078      	str	r0, [r7, #4]
 80004f6:	000a      	movs	r2, r1
 80004f8:	1cfb      	adds	r3, r7, #3
 80004fa:	701a      	strb	r2, [r3, #0]
    // Select the LCD by driving CS low
    HAL_GPIO_WritePin(lcdHandle->gpioPort, lcdHandle->pinCS, GPIO_PIN_RESET);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	6818      	ldr	r0, [r3, #0]
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	88db      	ldrh	r3, [r3, #6]
 8000504:	2200      	movs	r2, #0
 8000506:	0019      	movs	r1, r3
 8000508:	f000 fdcc 	bl	80010a4 <HAL_GPIO_WritePin>
    // Set the DC pin low for command mode
    HAL_GPIO_WritePin(lcdHandle->gpioPort, lcdHandle->pinDC, GPIO_PIN_RESET);
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	6818      	ldr	r0, [r3, #0]
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	889b      	ldrh	r3, [r3, #4]
 8000514:	2200      	movs	r2, #0
 8000516:	0019      	movs	r1, r3
 8000518:	f000 fdc4 	bl	80010a4 <HAL_GPIO_WritePin>

    // Send the command
    SPISendByte(lcdHandle, command);
 800051c:	1cfb      	adds	r3, r7, #3
 800051e:	781a      	ldrb	r2, [r3, #0]
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	0011      	movs	r1, r2
 8000524:	0018      	movs	r0, r3
 8000526:	f000 f8b2 	bl	800068e <SPISendByte>

    // Deselect the LCD by driving CS high
    HAL_GPIO_WritePin(lcdHandle->gpioPort, lcdHandle->pinCS, GPIO_PIN_SET);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	6818      	ldr	r0, [r3, #0]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	88db      	ldrh	r3, [r3, #6]
 8000532:	2201      	movs	r2, #1
 8000534:	0019      	movs	r1, r3
 8000536:	f000 fdb5 	bl	80010a4 <HAL_GPIO_WritePin>
}
 800053a:	46c0      	nop			@ (mov r8, r8)
 800053c:	46bd      	mov	sp, r7
 800053e:	b002      	add	sp, #8
 8000540:	bd80      	pop	{r7, pc}

08000542 <LCD_SendData>:

// Send data to the LCD
void LCD_SendData(LCD_HandleTypeDef* lcdHandle, uint8_t data) {
 8000542:	b580      	push	{r7, lr}
 8000544:	b082      	sub	sp, #8
 8000546:	af00      	add	r7, sp, #0
 8000548:	6078      	str	r0, [r7, #4]
 800054a:	000a      	movs	r2, r1
 800054c:	1cfb      	adds	r3, r7, #3
 800054e:	701a      	strb	r2, [r3, #0]
    // Select the LCD by driving CS low
    HAL_GPIO_WritePin(lcdHandle->gpioPort, lcdHandle->pinCS, GPIO_PIN_RESET);
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	6818      	ldr	r0, [r3, #0]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	88db      	ldrh	r3, [r3, #6]
 8000558:	2200      	movs	r2, #0
 800055a:	0019      	movs	r1, r3
 800055c:	f000 fda2 	bl	80010a4 <HAL_GPIO_WritePin>
    // Set the DC pin high for data mode
    HAL_GPIO_WritePin(lcdHandle->gpioPort, lcdHandle->pinDC, GPIO_PIN_SET);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	6818      	ldr	r0, [r3, #0]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	889b      	ldrh	r3, [r3, #4]
 8000568:	2201      	movs	r2, #1
 800056a:	0019      	movs	r1, r3
 800056c:	f000 fd9a 	bl	80010a4 <HAL_GPIO_WritePin>

    // Send the data
    SPISendByte(lcdHandle, data);
 8000570:	1cfb      	adds	r3, r7, #3
 8000572:	781a      	ldrb	r2, [r3, #0]
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	0011      	movs	r1, r2
 8000578:	0018      	movs	r0, r3
 800057a:	f000 f888 	bl	800068e <SPISendByte>

    // Deselect the LCD by driving CS high
    HAL_GPIO_WritePin(lcdHandle->gpioPort, lcdHandle->pinCS, GPIO_PIN_SET);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	6818      	ldr	r0, [r3, #0]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	88db      	ldrh	r3, [r3, #6]
 8000586:	2201      	movs	r2, #1
 8000588:	0019      	movs	r1, r3
 800058a:	f000 fd8b 	bl	80010a4 <HAL_GPIO_WritePin>
}
 800058e:	46c0      	nop			@ (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b002      	add	sp, #8
 8000594:	bd80      	pop	{r7, pc}

08000596 <SPI_SendData>:
void LCD_TurnOff(LCD_HandleTypeDef* lcdHandle){
	LCD_SendCommand(lcdHandle, DISPLAY_OFF);
}
// === Internal helper ===
void SPI_SendData(LCD_HandleTypeDef *lcd, uint8_t *data, uint16_t size) {
 8000596:	b590      	push	{r4, r7, lr}
 8000598:	b085      	sub	sp, #20
 800059a:	af00      	add	r7, sp, #0
 800059c:	60f8      	str	r0, [r7, #12]
 800059e:	60b9      	str	r1, [r7, #8]
 80005a0:	1dbb      	adds	r3, r7, #6
 80005a2:	801a      	strh	r2, [r3, #0]
    HAL_SPI_Transmit(lcd->hspi, data, size, HAL_MAX_DELAY);
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	68d8      	ldr	r0, [r3, #12]
 80005a8:	2301      	movs	r3, #1
 80005aa:	425c      	negs	r4, r3
 80005ac:	1dbb      	adds	r3, r7, #6
 80005ae:	881a      	ldrh	r2, [r3, #0]
 80005b0:	68b9      	ldr	r1, [r7, #8]
 80005b2:	0023      	movs	r3, r4
 80005b4:	f001 fb30 	bl	8001c18 <HAL_SPI_Transmit>
}
 80005b8:	46c0      	nop			@ (mov r8, r8)
 80005ba:	46bd      	mov	sp, r7
 80005bc:	b005      	add	sp, #20
 80005be:	bd90      	pop	{r4, r7, pc}

080005c0 <LCD_SetAddressWindow>:
static void LCD_SetAddressWindow(LCD_HandleTypeDef *lcd, uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80005c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c2:	b087      	sub	sp, #28
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	60f8      	str	r0, [r7, #12]
 80005c8:	000c      	movs	r4, r1
 80005ca:	0010      	movs	r0, r2
 80005cc:	0019      	movs	r1, r3
 80005ce:	250a      	movs	r5, #10
 80005d0:	197b      	adds	r3, r7, r5
 80005d2:	1c22      	adds	r2, r4, #0
 80005d4:	801a      	strh	r2, [r3, #0]
 80005d6:	2608      	movs	r6, #8
 80005d8:	19bb      	adds	r3, r7, r6
 80005da:	1c02      	adds	r2, r0, #0
 80005dc:	801a      	strh	r2, [r3, #0]
 80005de:	1dbb      	adds	r3, r7, #6
 80005e0:	1c0a      	adds	r2, r1, #0
 80005e2:	801a      	strh	r2, [r3, #0]
    uint8_t data[4];

    // Column address
    LCD_SendCommand(lcd, 0x2A);
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	212a      	movs	r1, #42	@ 0x2a
 80005e8:	0018      	movs	r0, r3
 80005ea:	f7ff ff80 	bl	80004ee <LCD_SendCommand>
    data[0] = x0 >> 8; data[1] = x0 & 0xFF;
 80005ee:	197b      	adds	r3, r7, r5
 80005f0:	881b      	ldrh	r3, [r3, #0]
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	b2da      	uxtb	r2, r3
 80005f8:	2414      	movs	r4, #20
 80005fa:	193b      	adds	r3, r7, r4
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	197b      	adds	r3, r7, r5
 8000600:	881b      	ldrh	r3, [r3, #0]
 8000602:	b2da      	uxtb	r2, r3
 8000604:	193b      	adds	r3, r7, r4
 8000606:	705a      	strb	r2, [r3, #1]
    data[2] = x1 >> 8; data[3] = x1 & 0xFF;
 8000608:	1dbb      	adds	r3, r7, #6
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	0a1b      	lsrs	r3, r3, #8
 800060e:	b29b      	uxth	r3, r3
 8000610:	b2da      	uxtb	r2, r3
 8000612:	193b      	adds	r3, r7, r4
 8000614:	709a      	strb	r2, [r3, #2]
 8000616:	1dbb      	adds	r3, r7, #6
 8000618:	881b      	ldrh	r3, [r3, #0]
 800061a:	b2da      	uxtb	r2, r3
 800061c:	193b      	adds	r3, r7, r4
 800061e:	70da      	strb	r2, [r3, #3]
    SPI_SendData(lcd, data, 4);
 8000620:	1939      	adds	r1, r7, r4
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	2204      	movs	r2, #4
 8000626:	0018      	movs	r0, r3
 8000628:	f7ff ffb5 	bl	8000596 <SPI_SendData>

    // Page address
    LCD_SendCommand(lcd, 0x2B);
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	212b      	movs	r1, #43	@ 0x2b
 8000630:	0018      	movs	r0, r3
 8000632:	f7ff ff5c 	bl	80004ee <LCD_SendCommand>
    data[0] = y0 >> 8; data[1] = y0 & 0xFF;
 8000636:	19bb      	adds	r3, r7, r6
 8000638:	881b      	ldrh	r3, [r3, #0]
 800063a:	0a1b      	lsrs	r3, r3, #8
 800063c:	b29b      	uxth	r3, r3
 800063e:	b2da      	uxtb	r2, r3
 8000640:	0021      	movs	r1, r4
 8000642:	187b      	adds	r3, r7, r1
 8000644:	701a      	strb	r2, [r3, #0]
 8000646:	19bb      	adds	r3, r7, r6
 8000648:	881b      	ldrh	r3, [r3, #0]
 800064a:	b2da      	uxtb	r2, r3
 800064c:	187b      	adds	r3, r7, r1
 800064e:	705a      	strb	r2, [r3, #1]
    data[2] = y1 >> 8; data[3] = y1 & 0xFF;
 8000650:	2028      	movs	r0, #40	@ 0x28
 8000652:	2408      	movs	r4, #8
 8000654:	1903      	adds	r3, r0, r4
 8000656:	19db      	adds	r3, r3, r7
 8000658:	881b      	ldrh	r3, [r3, #0]
 800065a:	0a1b      	lsrs	r3, r3, #8
 800065c:	b29b      	uxth	r3, r3
 800065e:	b2da      	uxtb	r2, r3
 8000660:	187b      	adds	r3, r7, r1
 8000662:	709a      	strb	r2, [r3, #2]
 8000664:	1903      	adds	r3, r0, r4
 8000666:	19db      	adds	r3, r3, r7
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	b2da      	uxtb	r2, r3
 800066c:	187b      	adds	r3, r7, r1
 800066e:	70da      	strb	r2, [r3, #3]
    SPI_SendData(lcd, data, 4);
 8000670:	1879      	adds	r1, r7, r1
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	2204      	movs	r2, #4
 8000676:	0018      	movs	r0, r3
 8000678:	f7ff ff8d 	bl	8000596 <SPI_SendData>

    // Write memory
    LCD_SendCommand(lcd, 0x2C);
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	212c      	movs	r1, #44	@ 0x2c
 8000680:	0018      	movs	r0, r3
 8000682:	f7ff ff34 	bl	80004ee <LCD_SendCommand>
}
 8000686:	46c0      	nop			@ (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	b007      	add	sp, #28
 800068c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800068e <SPISendByte>:
// Function to send a byte over SPI
void SPISendByte(LCD_HandleTypeDef* lcdHandle, uint8_t SendValue) {
 800068e:	b580      	push	{r7, lr}
 8000690:	b084      	sub	sp, #16
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	000a      	movs	r2, r1
 8000698:	1cfb      	adds	r3, r7, #3
 800069a:	701a      	strb	r2, [r3, #0]
    uint8_t LocalSendValue = SendValue;
 800069c:	210f      	movs	r1, #15
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	1cfa      	adds	r2, r7, #3
 80006a2:	7812      	ldrb	r2, [r2, #0]
 80006a4:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(lcdHandle->hspi, &LocalSendValue, 1, HAL_MAX_DELAY);
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	68d8      	ldr	r0, [r3, #12]
 80006aa:	2301      	movs	r3, #1
 80006ac:	425b      	negs	r3, r3
 80006ae:	1879      	adds	r1, r7, r1
 80006b0:	2201      	movs	r2, #1
 80006b2:	f001 fab1 	bl	8001c18 <HAL_SPI_Transmit>
}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	b004      	add	sp, #16
 80006bc:	bd80      	pop	{r7, pc}
	...

080006c0 <LCD_FillScreen>:
    uint8_t ReceiveValue;
    HAL_SPI_Receive(lcdHandle->hspi, &ReceiveValue, 1, HAL_MAX_DELAY);
    return ReceiveValue;
}
void LCD_FillScreen(LCD_HandleTypeDef *lcd, uint16_t color)
{
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	4c4b      	ldr	r4, [pc, #300]	@ (80007f0 <LCD_FillScreen+0x130>)
 80006c4:	44a5      	add	sp, r4
 80006c6:	af02      	add	r7, sp, #8
 80006c8:	6078      	str	r0, [r7, #4]
 80006ca:	000a      	movs	r2, r1
 80006cc:	4b49      	ldr	r3, [pc, #292]	@ (80007f4 <LCD_FillScreen+0x134>)
 80006ce:	2186      	movs	r1, #134	@ 0x86
 80006d0:	0089      	lsls	r1, r1, #2
 80006d2:	185b      	adds	r3, r3, r1
 80006d4:	19db      	adds	r3, r3, r7
 80006d6:	801a      	strh	r2, [r3, #0]
    uint8_t colorData[512];  // transmit buffer (must be even number of bytes)
    uint16_t chunkPixels = sizeof(colorData) / 2;
 80006d8:	2384      	movs	r3, #132	@ 0x84
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	18fb      	adds	r3, r7, r3
 80006de:	2280      	movs	r2, #128	@ 0x80
 80006e0:	0052      	lsls	r2, r2, #1
 80006e2:	801a      	strh	r2, [r3, #0]
    uint32_t totalPixels = LCD_WIDTH * LCD_HEIGHT;
 80006e4:	2396      	movs	r3, #150	@ 0x96
 80006e6:	025b      	lsls	r3, r3, #9
 80006e8:	2285      	movs	r2, #133	@ 0x85
 80006ea:	0092      	lsls	r2, r2, #2
 80006ec:	18ba      	adds	r2, r7, r2
 80006ee:	6013      	str	r3, [r2, #0]

    // Fill color buffer
    for (uint16_t i = 0; i < chunkPixels; i++) {
 80006f0:	4b41      	ldr	r3, [pc, #260]	@ (80007f8 <LCD_FillScreen+0x138>)
 80006f2:	18fb      	adds	r3, r7, r3
 80006f4:	2200      	movs	r2, #0
 80006f6:	801a      	strh	r2, [r3, #0]
 80006f8:	e022      	b.n	8000740 <LCD_FillScreen+0x80>
        colorData[i * 2]     = color >> 8;   // High byte
 80006fa:	4b3e      	ldr	r3, [pc, #248]	@ (80007f4 <LCD_FillScreen+0x134>)
 80006fc:	2086      	movs	r0, #134	@ 0x86
 80006fe:	0080      	lsls	r0, r0, #2
 8000700:	181b      	adds	r3, r3, r0
 8000702:	19db      	adds	r3, r3, r7
 8000704:	881b      	ldrh	r3, [r3, #0]
 8000706:	0a1b      	lsrs	r3, r3, #8
 8000708:	b29a      	uxth	r2, r3
 800070a:	4c3b      	ldr	r4, [pc, #236]	@ (80007f8 <LCD_FillScreen+0x138>)
 800070c:	193b      	adds	r3, r7, r4
 800070e:	881b      	ldrh	r3, [r3, #0]
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	b2d1      	uxtb	r1, r2
 8000714:	4a39      	ldr	r2, [pc, #228]	@ (80007fc <LCD_FillScreen+0x13c>)
 8000716:	1812      	adds	r2, r2, r0
 8000718:	19d2      	adds	r2, r2, r7
 800071a:	54d1      	strb	r1, [r2, r3]
        colorData[i * 2 + 1] = color & 0xFF; // Low byte
 800071c:	193b      	adds	r3, r7, r4
 800071e:	881b      	ldrh	r3, [r3, #0]
 8000720:	005b      	lsls	r3, r3, #1
 8000722:	3301      	adds	r3, #1
 8000724:	4a33      	ldr	r2, [pc, #204]	@ (80007f4 <LCD_FillScreen+0x134>)
 8000726:	1812      	adds	r2, r2, r0
 8000728:	19d2      	adds	r2, r2, r7
 800072a:	8812      	ldrh	r2, [r2, #0]
 800072c:	b2d1      	uxtb	r1, r2
 800072e:	4a33      	ldr	r2, [pc, #204]	@ (80007fc <LCD_FillScreen+0x13c>)
 8000730:	1812      	adds	r2, r2, r0
 8000732:	19d2      	adds	r2, r2, r7
 8000734:	54d1      	strb	r1, [r2, r3]
    for (uint16_t i = 0; i < chunkPixels; i++) {
 8000736:	193b      	adds	r3, r7, r4
 8000738:	881a      	ldrh	r2, [r3, #0]
 800073a:	193b      	adds	r3, r7, r4
 800073c:	3201      	adds	r2, #1
 800073e:	801a      	strh	r2, [r3, #0]
 8000740:	4b2d      	ldr	r3, [pc, #180]	@ (80007f8 <LCD_FillScreen+0x138>)
 8000742:	18fa      	adds	r2, r7, r3
 8000744:	2384      	movs	r3, #132	@ 0x84
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	18fb      	adds	r3, r7, r3
 800074a:	8812      	ldrh	r2, [r2, #0]
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	429a      	cmp	r2, r3
 8000750:	d3d3      	bcc.n	80006fa <LCD_FillScreen+0x3a>
    }

    // Set the full window
    LCD_SetAddressWindow(lcd, 0, 0, LCD_WIDTH - 1, LCD_HEIGHT - 1);
 8000752:	6878      	ldr	r0, [r7, #4]
 8000754:	2340      	movs	r3, #64	@ 0x40
 8000756:	33ff      	adds	r3, #255	@ 0xff
 8000758:	9300      	str	r3, [sp, #0]
 800075a:	23ef      	movs	r3, #239	@ 0xef
 800075c:	2200      	movs	r2, #0
 800075e:	2100      	movs	r1, #0
 8000760:	f7ff ff2e 	bl	80005c0 <LCD_SetAddressWindow>

    // Start data mode
    HAL_GPIO_WritePin(lcd->gpioPort, lcd->pinDC, GPIO_PIN_SET);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6818      	ldr	r0, [r3, #0]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	889b      	ldrh	r3, [r3, #4]
 800076c:	2201      	movs	r2, #1
 800076e:	0019      	movs	r1, r3
 8000770:	f000 fc98 	bl	80010a4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(lcd->gpioPort, lcd->pinCS, GPIO_PIN_RESET);
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	6818      	ldr	r0, [r3, #0]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	88db      	ldrh	r3, [r3, #6]
 800077c:	2200      	movs	r2, #0
 800077e:	0019      	movs	r1, r3
 8000780:	f000 fc90 	bl	80010a4 <HAL_GPIO_WritePin>

    // Send the same chunk repeatedly
    while (totalPixels > 0) {
 8000784:	e020      	b.n	80007c8 <LCD_FillScreen+0x108>
        uint16_t pixelsToSend = (totalPixels > chunkPixels) ? chunkPixels : totalPixels;
 8000786:	2384      	movs	r3, #132	@ 0x84
 8000788:	009b      	lsls	r3, r3, #2
 800078a:	18fb      	adds	r3, r7, r3
 800078c:	881a      	ldrh	r2, [r3, #0]
 800078e:	2385      	movs	r3, #133	@ 0x85
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4293      	cmp	r3, r2
 8000798:	d900      	bls.n	800079c <LCD_FillScreen+0xdc>
 800079a:	0013      	movs	r3, r2
 800079c:	4c18      	ldr	r4, [pc, #96]	@ (8000800 <LCD_FillScreen+0x140>)
 800079e:	193a      	adds	r2, r7, r4
 80007a0:	8013      	strh	r3, [r2, #0]
        SPI_SendData(lcd, colorData, pixelsToSend * 2);
 80007a2:	193b      	adds	r3, r7, r4
 80007a4:	881b      	ldrh	r3, [r3, #0]
 80007a6:	18db      	adds	r3, r3, r3
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	230c      	movs	r3, #12
 80007ac:	18f9      	adds	r1, r7, r3
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	0018      	movs	r0, r3
 80007b2:	f7ff fef0 	bl	8000596 <SPI_SendData>
        totalPixels -= pixelsToSend;
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	881b      	ldrh	r3, [r3, #0]
 80007ba:	2185      	movs	r1, #133	@ 0x85
 80007bc:	0089      	lsls	r1, r1, #2
 80007be:	187a      	adds	r2, r7, r1
 80007c0:	6812      	ldr	r2, [r2, #0]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	187a      	adds	r2, r7, r1
 80007c6:	6013      	str	r3, [r2, #0]
    while (totalPixels > 0) {
 80007c8:	2385      	movs	r3, #133	@ 0x85
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	18fb      	adds	r3, r7, r3
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d1d8      	bne.n	8000786 <LCD_FillScreen+0xc6>
    }

    HAL_GPIO_WritePin(lcd->gpioPort, lcd->pinCS, GPIO_PIN_SET);
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	6818      	ldr	r0, [r3, #0]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	88db      	ldrh	r3, [r3, #6]
 80007dc:	2201      	movs	r2, #1
 80007de:	0019      	movs	r1, r3
 80007e0:	f000 fc60 	bl	80010a4 <HAL_GPIO_WritePin>
}
 80007e4:	46c0      	nop			@ (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	2387      	movs	r3, #135	@ 0x87
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	449d      	add	sp, r3
 80007ee:	bd90      	pop	{r4, r7, pc}
 80007f0:	fffffddc 	.word	0xfffffddc
 80007f4:	fffffdea 	.word	0xfffffdea
 80007f8:	00000212 	.word	0x00000212
 80007fc:	fffffdf4 	.word	0xfffffdf4
 8000800:	0000020e 	.word	0x0000020e

08000804 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800080a:	f000 f989 	bl	8000b20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800080e:	f000 f845 	bl	800089c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000812:	f7ff fd03 	bl	800021c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000816:	f000 f88f 	bl	8000938 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  	LCD_Init(&lcd, &hspi1, GPIOC, GPIO_PIN_4, GPIO_PIN_5, GPIO_PIN_7);
 800081a:	4a1c      	ldr	r2, [pc, #112]	@ (800088c <main+0x88>)
 800081c:	491c      	ldr	r1, [pc, #112]	@ (8000890 <main+0x8c>)
 800081e:	481d      	ldr	r0, [pc, #116]	@ (8000894 <main+0x90>)
 8000820:	2380      	movs	r3, #128	@ 0x80
 8000822:	9301      	str	r3, [sp, #4]
 8000824:	2320      	movs	r3, #32
 8000826:	9300      	str	r3, [sp, #0]
 8000828:	2310      	movs	r3, #16
 800082a:	f7ff fd3b 	bl	80002a4 <LCD_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	LCD_FillScreen(&lcd, 0xF800); // Red full screen
 800082e:	23f8      	movs	r3, #248	@ 0xf8
 8000830:	021a      	lsls	r2, r3, #8
 8000832:	4b18      	ldr	r3, [pc, #96]	@ (8000894 <main+0x90>)
 8000834:	0011      	movs	r1, r2
 8000836:	0018      	movs	r0, r3
 8000838:	f7ff ff42 	bl	80006c0 <LCD_FillScreen>
	    HAL_Delay(1000);
 800083c:	23fa      	movs	r3, #250	@ 0xfa
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	0018      	movs	r0, r3
 8000842:	f000 f9f3 	bl	8000c2c <HAL_Delay>
	    LCD_FillScreen(&lcd, 0x07E0); // Green full screen
 8000846:	23fc      	movs	r3, #252	@ 0xfc
 8000848:	00da      	lsls	r2, r3, #3
 800084a:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <main+0x90>)
 800084c:	0011      	movs	r1, r2
 800084e:	0018      	movs	r0, r3
 8000850:	f7ff ff36 	bl	80006c0 <LCD_FillScreen>
	    HAL_Delay(1000);
 8000854:	23fa      	movs	r3, #250	@ 0xfa
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	0018      	movs	r0, r3
 800085a:	f000 f9e7 	bl	8000c2c <HAL_Delay>
	    LCD_FillScreen(&lcd, 0x001F); // Blue full screen
 800085e:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <main+0x90>)
 8000860:	211f      	movs	r1, #31
 8000862:	0018      	movs	r0, r3
 8000864:	f7ff ff2c 	bl	80006c0 <LCD_FillScreen>
	    HAL_Delay(1000);
 8000868:	23fa      	movs	r3, #250	@ 0xfa
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	0018      	movs	r0, r3
 800086e:	f000 f9dd 	bl	8000c2c <HAL_Delay>
	    LCD_FillScreen(&lcd, 0xFFFF); // White full screen
 8000872:	4a09      	ldr	r2, [pc, #36]	@ (8000898 <main+0x94>)
 8000874:	4b07      	ldr	r3, [pc, #28]	@ (8000894 <main+0x90>)
 8000876:	0011      	movs	r1, r2
 8000878:	0018      	movs	r0, r3
 800087a:	f7ff ff21 	bl	80006c0 <LCD_FillScreen>
	    HAL_Delay(1000);
 800087e:	23fa      	movs	r3, #250	@ 0xfa
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	0018      	movs	r0, r3
 8000884:	f000 f9d2 	bl	8000c2c <HAL_Delay>
	  	LCD_FillScreen(&lcd, 0xF800); // Red full screen
 8000888:	46c0      	nop			@ (mov r8, r8)
 800088a:	e7d0      	b.n	800082e <main+0x2a>
 800088c:	50000800 	.word	0x50000800
 8000890:	20000038 	.word	0x20000038
 8000894:	20000028 	.word	0x20000028
 8000898:	0000ffff 	.word	0x0000ffff

0800089c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800089c:	b590      	push	{r4, r7, lr}
 800089e:	b093      	sub	sp, #76	@ 0x4c
 80008a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a2:	2410      	movs	r4, #16
 80008a4:	193b      	adds	r3, r7, r4
 80008a6:	0018      	movs	r0, r3
 80008a8:	2338      	movs	r3, #56	@ 0x38
 80008aa:	001a      	movs	r2, r3
 80008ac:	2100      	movs	r1, #0
 80008ae:	f001 fc89 	bl	80021c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b2:	003b      	movs	r3, r7
 80008b4:	0018      	movs	r0, r3
 80008b6:	2310      	movs	r3, #16
 80008b8:	001a      	movs	r2, r3
 80008ba:	2100      	movs	r1, #0
 80008bc:	f001 fc82 	bl	80021c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008c0:	2380      	movs	r3, #128	@ 0x80
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	0018      	movs	r0, r3
 80008c6:	f000 fc0b 	bl	80010e0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	2202      	movs	r2, #2
 80008ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d0:	193b      	adds	r3, r7, r4
 80008d2:	2280      	movs	r2, #128	@ 0x80
 80008d4:	0052      	lsls	r2, r2, #1
 80008d6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80008d8:	193b      	adds	r3, r7, r4
 80008da:	2200      	movs	r2, #0
 80008dc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	2240      	movs	r2, #64	@ 0x40
 80008e2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	2200      	movs	r2, #0
 80008e8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	0018      	movs	r0, r3
 80008ee:	f000 fc37 	bl	8001160 <HAL_RCC_OscConfig>
 80008f2:	1e03      	subs	r3, r0, #0
 80008f4:	d001      	beq.n	80008fa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80008f6:	f000 f819 	bl	800092c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fa:	003b      	movs	r3, r7
 80008fc:	2207      	movs	r2, #7
 80008fe:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000900:	003b      	movs	r3, r7
 8000902:	2200      	movs	r2, #0
 8000904:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000906:	003b      	movs	r3, r7
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800090c:	003b      	movs	r3, r7
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000912:	003b      	movs	r3, r7
 8000914:	2100      	movs	r1, #0
 8000916:	0018      	movs	r0, r3
 8000918:	f000 ff3c 	bl	8001794 <HAL_RCC_ClockConfig>
 800091c:	1e03      	subs	r3, r0, #0
 800091e:	d001      	beq.n	8000924 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000920:	f000 f804 	bl	800092c <Error_Handler>
  }
}
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b013      	add	sp, #76	@ 0x4c
 800092a:	bd90      	pop	{r4, r7, pc}

0800092c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000930:	b672      	cpsid	i
}
 8000932:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000934:	46c0      	nop			@ (mov r8, r8)
 8000936:	e7fd      	b.n	8000934 <Error_Handler+0x8>

08000938 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800093c:	4b1b      	ldr	r3, [pc, #108]	@ (80009ac <MX_SPI1_Init+0x74>)
 800093e:	4a1c      	ldr	r2, [pc, #112]	@ (80009b0 <MX_SPI1_Init+0x78>)
 8000940:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000942:	4b1a      	ldr	r3, [pc, #104]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000944:	2282      	movs	r2, #130	@ 0x82
 8000946:	0052      	lsls	r2, r2, #1
 8000948:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800094a:	4b18      	ldr	r3, [pc, #96]	@ (80009ac <MX_SPI1_Init+0x74>)
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000950:	4b16      	ldr	r3, [pc, #88]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000952:	22e0      	movs	r2, #224	@ 0xe0
 8000954:	00d2      	lsls	r2, r2, #3
 8000956:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000958:	4b14      	ldr	r3, [pc, #80]	@ (80009ac <MX_SPI1_Init+0x74>)
 800095a:	2200      	movs	r2, #0
 800095c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800095e:	4b13      	ldr	r3, [pc, #76]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000960:	2200      	movs	r2, #0
 8000962:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000964:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000966:	2280      	movs	r2, #128	@ 0x80
 8000968:	0092      	lsls	r2, r2, #2
 800096a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800096c:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <MX_SPI1_Init+0x74>)
 800096e:	2208      	movs	r2, #8
 8000970:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000972:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000974:	2200      	movs	r2, #0
 8000976:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000978:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <MX_SPI1_Init+0x74>)
 800097a:	2200      	movs	r2, #0
 800097c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800097e:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000980:	2200      	movs	r2, #0
 8000982:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000984:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000986:	2207      	movs	r2, #7
 8000988:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800098a:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <MX_SPI1_Init+0x74>)
 800098c:	2200      	movs	r2, #0
 800098e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000990:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000992:	2208      	movs	r2, #8
 8000994:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000996:	4b05      	ldr	r3, [pc, #20]	@ (80009ac <MX_SPI1_Init+0x74>)
 8000998:	0018      	movs	r0, r3
 800099a:	f001 f885 	bl	8001aa8 <HAL_SPI_Init>
 800099e:	1e03      	subs	r3, r0, #0
 80009a0:	d001      	beq.n	80009a6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80009a2:	f7ff ffc3 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000038 	.word	0x20000038
 80009b0:	40013000 	.word	0x40013000

080009b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b08b      	sub	sp, #44	@ 0x2c
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009bc:	2414      	movs	r4, #20
 80009be:	193b      	adds	r3, r7, r4
 80009c0:	0018      	movs	r0, r3
 80009c2:	2314      	movs	r3, #20
 80009c4:	001a      	movs	r2, r3
 80009c6:	2100      	movs	r1, #0
 80009c8:	f001 fbfc 	bl	80021c4 <memset>
  if(spiHandle->Instance==SPI1)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000a40 <HAL_SPI_MspInit+0x8c>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d130      	bne.n	8000a38 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a44 <HAL_SPI_MspInit+0x90>)
 80009d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009da:	4b1a      	ldr	r3, [pc, #104]	@ (8000a44 <HAL_SPI_MspInit+0x90>)
 80009dc:	2180      	movs	r1, #128	@ 0x80
 80009de:	0149      	lsls	r1, r1, #5
 80009e0:	430a      	orrs	r2, r1
 80009e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80009e4:	4b17      	ldr	r3, [pc, #92]	@ (8000a44 <HAL_SPI_MspInit+0x90>)
 80009e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009e8:	2380      	movs	r3, #128	@ 0x80
 80009ea:	015b      	lsls	r3, r3, #5
 80009ec:	4013      	ands	r3, r2
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f2:	4b14      	ldr	r3, [pc, #80]	@ (8000a44 <HAL_SPI_MspInit+0x90>)
 80009f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009f6:	4b13      	ldr	r3, [pc, #76]	@ (8000a44 <HAL_SPI_MspInit+0x90>)
 80009f8:	2101      	movs	r1, #1
 80009fa:	430a      	orrs	r2, r1
 80009fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80009fe:	4b11      	ldr	r3, [pc, #68]	@ (8000a44 <HAL_SPI_MspInit+0x90>)
 8000a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a02:	2201      	movs	r2, #1
 8000a04:	4013      	ands	r3, r2
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6;
 8000a0a:	0021      	movs	r1, r4
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2246      	movs	r2, #70	@ 0x46
 8000a10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2202      	movs	r2, #2
 8000a16:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2200      	movs	r2, #0
 8000a22:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a24:	187b      	adds	r3, r7, r1
 8000a26:	2200      	movs	r2, #0
 8000a28:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2a:	187a      	adds	r2, r7, r1
 8000a2c:	23a0      	movs	r3, #160	@ 0xa0
 8000a2e:	05db      	lsls	r3, r3, #23
 8000a30:	0011      	movs	r1, r2
 8000a32:	0018      	movs	r0, r3
 8000a34:	f000 f9d2 	bl	8000ddc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000a38:	46c0      	nop			@ (mov r8, r8)
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b00b      	add	sp, #44	@ 0x2c
 8000a3e:	bd90      	pop	{r4, r7, pc}
 8000a40:	40013000 	.word	0x40013000
 8000a44:	40021000 	.word	0x40021000

08000a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <HAL_MspInit+0x44>)
 8000a50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a52:	4b0e      	ldr	r3, [pc, #56]	@ (8000a8c <HAL_MspInit+0x44>)
 8000a54:	2101      	movs	r1, #1
 8000a56:	430a      	orrs	r2, r1
 8000a58:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a8c <HAL_MspInit+0x44>)
 8000a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5e:	2201      	movs	r2, #1
 8000a60:	4013      	ands	r3, r2
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a66:	4b09      	ldr	r3, [pc, #36]	@ (8000a8c <HAL_MspInit+0x44>)
 8000a68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a6a:	4b08      	ldr	r3, [pc, #32]	@ (8000a8c <HAL_MspInit+0x44>)
 8000a6c:	2180      	movs	r1, #128	@ 0x80
 8000a6e:	0549      	lsls	r1, r1, #21
 8000a70:	430a      	orrs	r2, r1
 8000a72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a74:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <HAL_MspInit+0x44>)
 8000a76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a78:	2380      	movs	r3, #128	@ 0x80
 8000a7a:	055b      	lsls	r3, r3, #21
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	603b      	str	r3, [r7, #0]
 8000a80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a82:	46c0      	nop			@ (mov r8, r8)
 8000a84:	46bd      	mov	sp, r7
 8000a86:	b002      	add	sp, #8
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	46c0      	nop			@ (mov r8, r8)
 8000a8c:	40021000 	.word	0x40021000

08000a90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a94:	46c0      	nop			@ (mov r8, r8)
 8000a96:	e7fd      	b.n	8000a94 <NMI_Handler+0x4>

08000a98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a9c:	46c0      	nop			@ (mov r8, r8)
 8000a9e:	e7fd      	b.n	8000a9c <HardFault_Handler+0x4>

08000aa0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000aa4:	46c0      	nop			@ (mov r8, r8)
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ab8:	f000 f89c 	bl	8000bf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000abc:	46c0      	nop			@ (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac2:	b580      	push	{r7, lr}
 8000ac4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ac6:	46c0      	nop			@ (mov r8, r8)
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000acc:	480d      	ldr	r0, [pc, #52]	@ (8000b04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ace:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ad0:	f7ff fff7 	bl	8000ac2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ad4:	480c      	ldr	r0, [pc, #48]	@ (8000b08 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ad6:	490d      	ldr	r1, [pc, #52]	@ (8000b0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8000b10 <LoopForever+0xe>)
  movs r3, #0
 8000ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000adc:	e002      	b.n	8000ae4 <LoopCopyDataInit>

08000ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ae2:	3304      	adds	r3, #4

08000ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae8:	d3f9      	bcc.n	8000ade <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aea:	4a0a      	ldr	r2, [pc, #40]	@ (8000b14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000aec:	4c0a      	ldr	r4, [pc, #40]	@ (8000b18 <LoopForever+0x16>)
  movs r3, #0
 8000aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af0:	e001      	b.n	8000af6 <LoopFillZerobss>

08000af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000af4:	3204      	adds	r2, #4

08000af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af8:	d3fb      	bcc.n	8000af2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000afa:	f001 fb6b 	bl	80021d4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000afe:	f7ff fe81 	bl	8000804 <main>

08000b02 <LoopForever>:

LoopForever:
  b LoopForever
 8000b02:	e7fe      	b.n	8000b02 <LoopForever>
  ldr   r0, =_estack
 8000b04:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000b08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b0c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b10:	0800227c 	.word	0x0800227c
  ldr r2, =_sbss
 8000b14:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b18:	200000a0 	.word	0x200000a0

08000b1c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b1c:	e7fe      	b.n	8000b1c <ADC1_COMP_IRQHandler>
	...

08000b20 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b26:	1dfb      	adds	r3, r7, #7
 8000b28:	2200      	movs	r2, #0
 8000b2a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b5c <HAL_Init+0x3c>)
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4b0a      	ldr	r3, [pc, #40]	@ (8000b5c <HAL_Init+0x3c>)
 8000b32:	2180      	movs	r1, #128	@ 0x80
 8000b34:	0049      	lsls	r1, r1, #1
 8000b36:	430a      	orrs	r2, r1
 8000b38:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b3a:	2003      	movs	r0, #3
 8000b3c:	f000 f810 	bl	8000b60 <HAL_InitTick>
 8000b40:	1e03      	subs	r3, r0, #0
 8000b42:	d003      	beq.n	8000b4c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b44:	1dfb      	adds	r3, r7, #7
 8000b46:	2201      	movs	r2, #1
 8000b48:	701a      	strb	r2, [r3, #0]
 8000b4a:	e001      	b.n	8000b50 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b4c:	f7ff ff7c 	bl	8000a48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b50:	1dfb      	adds	r3, r7, #7
 8000b52:	781b      	ldrb	r3, [r3, #0]
}
 8000b54:	0018      	movs	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	b002      	add	sp, #8
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40022000 	.word	0x40022000

08000b60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b68:	230f      	movs	r3, #15
 8000b6a:	18fb      	adds	r3, r7, r3
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000b70:	4b1d      	ldr	r3, [pc, #116]	@ (8000be8 <HAL_InitTick+0x88>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d02b      	beq.n	8000bd0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000b78:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <HAL_InitTick+0x8c>)
 8000b7a:	681c      	ldr	r4, [r3, #0]
 8000b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000be8 <HAL_InitTick+0x88>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	0019      	movs	r1, r3
 8000b82:	23fa      	movs	r3, #250	@ 0xfa
 8000b84:	0098      	lsls	r0, r3, #2
 8000b86:	f7ff fabd 	bl	8000104 <__udivsi3>
 8000b8a:	0003      	movs	r3, r0
 8000b8c:	0019      	movs	r1, r3
 8000b8e:	0020      	movs	r0, r4
 8000b90:	f7ff fab8 	bl	8000104 <__udivsi3>
 8000b94:	0003      	movs	r3, r0
 8000b96:	0018      	movs	r0, r3
 8000b98:	f000 f913 	bl	8000dc2 <HAL_SYSTICK_Config>
 8000b9c:	1e03      	subs	r3, r0, #0
 8000b9e:	d112      	bne.n	8000bc6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b03      	cmp	r3, #3
 8000ba4:	d80a      	bhi.n	8000bbc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ba6:	6879      	ldr	r1, [r7, #4]
 8000ba8:	2301      	movs	r3, #1
 8000baa:	425b      	negs	r3, r3
 8000bac:	2200      	movs	r2, #0
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f000 f8f2 	bl	8000d98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf0 <HAL_InitTick+0x90>)
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	e00d      	b.n	8000bd8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000bbc:	230f      	movs	r3, #15
 8000bbe:	18fb      	adds	r3, r7, r3
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
 8000bc4:	e008      	b.n	8000bd8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bc6:	230f      	movs	r3, #15
 8000bc8:	18fb      	adds	r3, r7, r3
 8000bca:	2201      	movs	r2, #1
 8000bcc:	701a      	strb	r2, [r3, #0]
 8000bce:	e003      	b.n	8000bd8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000bd8:	230f      	movs	r3, #15
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	781b      	ldrb	r3, [r3, #0]
}
 8000bde:	0018      	movs	r0, r3
 8000be0:	46bd      	mov	sp, r7
 8000be2:	b005      	add	sp, #20
 8000be4:	bd90      	pop	{r4, r7, pc}
 8000be6:	46c0      	nop			@ (mov r8, r8)
 8000be8:	20000008 	.word	0x20000008
 8000bec:	20000000 	.word	0x20000000
 8000bf0:	20000004 	.word	0x20000004

08000bf4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bf8:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <HAL_IncTick+0x1c>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	001a      	movs	r2, r3
 8000bfe:	4b05      	ldr	r3, [pc, #20]	@ (8000c14 <HAL_IncTick+0x20>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	18d2      	adds	r2, r2, r3
 8000c04:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <HAL_IncTick+0x20>)
 8000c06:	601a      	str	r2, [r3, #0]
}
 8000c08:	46c0      	nop			@ (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	46c0      	nop			@ (mov r8, r8)
 8000c10:	20000008 	.word	0x20000008
 8000c14:	2000009c 	.word	0x2000009c

08000c18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c1c:	4b02      	ldr	r3, [pc, #8]	@ (8000c28 <HAL_GetTick+0x10>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
}
 8000c20:	0018      	movs	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			@ (mov r8, r8)
 8000c28:	2000009c 	.word	0x2000009c

08000c2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c34:	f7ff fff0 	bl	8000c18 <HAL_GetTick>
 8000c38:	0003      	movs	r3, r0
 8000c3a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	3301      	adds	r3, #1
 8000c44:	d005      	beq.n	8000c52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c46:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <HAL_Delay+0x44>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	001a      	movs	r2, r3
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	189b      	adds	r3, r3, r2
 8000c50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c52:	46c0      	nop			@ (mov r8, r8)
 8000c54:	f7ff ffe0 	bl	8000c18 <HAL_GetTick>
 8000c58:	0002      	movs	r2, r0
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	1ad3      	subs	r3, r2, r3
 8000c5e:	68fa      	ldr	r2, [r7, #12]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d8f7      	bhi.n	8000c54 <HAL_Delay+0x28>
  {
  }
}
 8000c64:	46c0      	nop			@ (mov r8, r8)
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	b004      	add	sp, #16
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	46c0      	nop			@ (mov r8, r8)
 8000c70:	20000008 	.word	0x20000008

08000c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c74:	b590      	push	{r4, r7, lr}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	0002      	movs	r2, r0
 8000c7c:	6039      	str	r1, [r7, #0]
 8000c7e:	1dfb      	adds	r3, r7, #7
 8000c80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c82:	1dfb      	adds	r3, r7, #7
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c88:	d828      	bhi.n	8000cdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8000d48 <__NVIC_SetPriority+0xd4>)
 8000c8c:	1dfb      	adds	r3, r7, #7
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	b25b      	sxtb	r3, r3
 8000c92:	089b      	lsrs	r3, r3, #2
 8000c94:	33c0      	adds	r3, #192	@ 0xc0
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	589b      	ldr	r3, [r3, r2]
 8000c9a:	1dfa      	adds	r2, r7, #7
 8000c9c:	7812      	ldrb	r2, [r2, #0]
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	400a      	ands	r2, r1
 8000ca4:	00d2      	lsls	r2, r2, #3
 8000ca6:	21ff      	movs	r1, #255	@ 0xff
 8000ca8:	4091      	lsls	r1, r2
 8000caa:	000a      	movs	r2, r1
 8000cac:	43d2      	mvns	r2, r2
 8000cae:	401a      	ands	r2, r3
 8000cb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	019b      	lsls	r3, r3, #6
 8000cb6:	22ff      	movs	r2, #255	@ 0xff
 8000cb8:	401a      	ands	r2, r3
 8000cba:	1dfb      	adds	r3, r7, #7
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	4003      	ands	r3, r0
 8000cc4:	00db      	lsls	r3, r3, #3
 8000cc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc8:	481f      	ldr	r0, [pc, #124]	@ (8000d48 <__NVIC_SetPriority+0xd4>)
 8000cca:	1dfb      	adds	r3, r7, #7
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	b25b      	sxtb	r3, r3
 8000cd0:	089b      	lsrs	r3, r3, #2
 8000cd2:	430a      	orrs	r2, r1
 8000cd4:	33c0      	adds	r3, #192	@ 0xc0
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cda:	e031      	b.n	8000d40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8000d4c <__NVIC_SetPriority+0xd8>)
 8000cde:	1dfb      	adds	r3, r7, #7
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	0019      	movs	r1, r3
 8000ce4:	230f      	movs	r3, #15
 8000ce6:	400b      	ands	r3, r1
 8000ce8:	3b08      	subs	r3, #8
 8000cea:	089b      	lsrs	r3, r3, #2
 8000cec:	3306      	adds	r3, #6
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	18d3      	adds	r3, r2, r3
 8000cf2:	3304      	adds	r3, #4
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	1dfa      	adds	r2, r7, #7
 8000cf8:	7812      	ldrb	r2, [r2, #0]
 8000cfa:	0011      	movs	r1, r2
 8000cfc:	2203      	movs	r2, #3
 8000cfe:	400a      	ands	r2, r1
 8000d00:	00d2      	lsls	r2, r2, #3
 8000d02:	21ff      	movs	r1, #255	@ 0xff
 8000d04:	4091      	lsls	r1, r2
 8000d06:	000a      	movs	r2, r1
 8000d08:	43d2      	mvns	r2, r2
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	019b      	lsls	r3, r3, #6
 8000d12:	22ff      	movs	r2, #255	@ 0xff
 8000d14:	401a      	ands	r2, r3
 8000d16:	1dfb      	adds	r3, r7, #7
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	4003      	ands	r3, r0
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d24:	4809      	ldr	r0, [pc, #36]	@ (8000d4c <__NVIC_SetPriority+0xd8>)
 8000d26:	1dfb      	adds	r3, r7, #7
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	001c      	movs	r4, r3
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	4023      	ands	r3, r4
 8000d30:	3b08      	subs	r3, #8
 8000d32:	089b      	lsrs	r3, r3, #2
 8000d34:	430a      	orrs	r2, r1
 8000d36:	3306      	adds	r3, #6
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	18c3      	adds	r3, r0, r3
 8000d3c:	3304      	adds	r3, #4
 8000d3e:	601a      	str	r2, [r3, #0]
}
 8000d40:	46c0      	nop			@ (mov r8, r8)
 8000d42:	46bd      	mov	sp, r7
 8000d44:	b003      	add	sp, #12
 8000d46:	bd90      	pop	{r4, r7, pc}
 8000d48:	e000e100 	.word	0xe000e100
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	1e5a      	subs	r2, r3, #1
 8000d5c:	2380      	movs	r3, #128	@ 0x80
 8000d5e:	045b      	lsls	r3, r3, #17
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d301      	bcc.n	8000d68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d64:	2301      	movs	r3, #1
 8000d66:	e010      	b.n	8000d8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d68:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <SysTick_Config+0x44>)
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	3a01      	subs	r2, #1
 8000d6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d70:	2301      	movs	r3, #1
 8000d72:	425b      	negs	r3, r3
 8000d74:	2103      	movs	r1, #3
 8000d76:	0018      	movs	r0, r3
 8000d78:	f7ff ff7c 	bl	8000c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d7c:	4b05      	ldr	r3, [pc, #20]	@ (8000d94 <SysTick_Config+0x44>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d82:	4b04      	ldr	r3, [pc, #16]	@ (8000d94 <SysTick_Config+0x44>)
 8000d84:	2207      	movs	r2, #7
 8000d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b002      	add	sp, #8
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	46c0      	nop			@ (mov r8, r8)
 8000d94:	e000e010 	.word	0xe000e010

08000d98 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60b9      	str	r1, [r7, #8]
 8000da0:	607a      	str	r2, [r7, #4]
 8000da2:	210f      	movs	r1, #15
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	1c02      	adds	r2, r0, #0
 8000da8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	b25b      	sxtb	r3, r3
 8000db2:	0011      	movs	r1, r2
 8000db4:	0018      	movs	r0, r3
 8000db6:	f7ff ff5d 	bl	8000c74 <__NVIC_SetPriority>
}
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	b004      	add	sp, #16
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	b082      	sub	sp, #8
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f7ff ffbf 	bl	8000d50 <SysTick_Config>
 8000dd2:	0003      	movs	r3, r0
}
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b002      	add	sp, #8
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dea:	e147      	b.n	800107c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2101      	movs	r1, #1
 8000df2:	697a      	ldr	r2, [r7, #20]
 8000df4:	4091      	lsls	r1, r2
 8000df6:	000a      	movs	r2, r1
 8000df8:	4013      	ands	r3, r2
 8000dfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d100      	bne.n	8000e04 <HAL_GPIO_Init+0x28>
 8000e02:	e138      	b.n	8001076 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	2203      	movs	r2, #3
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d005      	beq.n	8000e1c <HAL_GPIO_Init+0x40>
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	2203      	movs	r2, #3
 8000e16:	4013      	ands	r3, r2
 8000e18:	2b02      	cmp	r3, #2
 8000e1a:	d130      	bne.n	8000e7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	2203      	movs	r2, #3
 8000e28:	409a      	lsls	r2, r3
 8000e2a:	0013      	movs	r3, r2
 8000e2c:	43da      	mvns	r2, r3
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	4013      	ands	r3, r2
 8000e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	68da      	ldr	r2, [r3, #12]
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	409a      	lsls	r2, r3
 8000e3e:	0013      	movs	r3, r2
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e52:	2201      	movs	r2, #1
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	409a      	lsls	r2, r3
 8000e58:	0013      	movs	r3, r2
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	091b      	lsrs	r3, r3, #4
 8000e68:	2201      	movs	r2, #1
 8000e6a:	401a      	ands	r2, r3
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	409a      	lsls	r2, r3
 8000e70:	0013      	movs	r3, r2
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	693a      	ldr	r2, [r7, #16]
 8000e7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	2203      	movs	r2, #3
 8000e84:	4013      	ands	r3, r2
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d017      	beq.n	8000eba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	2203      	movs	r2, #3
 8000e96:	409a      	lsls	r2, r3
 8000e98:	0013      	movs	r3, r2
 8000e9a:	43da      	mvns	r2, r3
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	689a      	ldr	r2, [r3, #8]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	409a      	lsls	r2, r3
 8000eac:	0013      	movs	r3, r2
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d123      	bne.n	8000f0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	08da      	lsrs	r2, r3, #3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	3208      	adds	r2, #8
 8000ece:	0092      	lsls	r2, r2, #2
 8000ed0:	58d3      	ldr	r3, [r2, r3]
 8000ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	2207      	movs	r2, #7
 8000ed8:	4013      	ands	r3, r2
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	220f      	movs	r2, #15
 8000ede:	409a      	lsls	r2, r3
 8000ee0:	0013      	movs	r3, r2
 8000ee2:	43da      	mvns	r2, r3
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	691a      	ldr	r2, [r3, #16]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	2107      	movs	r1, #7
 8000ef2:	400b      	ands	r3, r1
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	409a      	lsls	r2, r3
 8000ef8:	0013      	movs	r3, r2
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	08da      	lsrs	r2, r3, #3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	3208      	adds	r2, #8
 8000f08:	0092      	lsls	r2, r2, #2
 8000f0a:	6939      	ldr	r1, [r7, #16]
 8000f0c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	2203      	movs	r2, #3
 8000f1a:	409a      	lsls	r2, r3
 8000f1c:	0013      	movs	r3, r2
 8000f1e:	43da      	mvns	r2, r3
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	4013      	ands	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	2203      	movs	r2, #3
 8000f2c:	401a      	ands	r2, r3
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	409a      	lsls	r2, r3
 8000f34:	0013      	movs	r3, r2
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	23c0      	movs	r3, #192	@ 0xc0
 8000f48:	029b      	lsls	r3, r3, #10
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	d100      	bne.n	8000f50 <HAL_GPIO_Init+0x174>
 8000f4e:	e092      	b.n	8001076 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000f50:	4a50      	ldr	r2, [pc, #320]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	089b      	lsrs	r3, r3, #2
 8000f56:	3318      	adds	r3, #24
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	589b      	ldr	r3, [r3, r2]
 8000f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	2203      	movs	r2, #3
 8000f62:	4013      	ands	r3, r2
 8000f64:	00db      	lsls	r3, r3, #3
 8000f66:	220f      	movs	r2, #15
 8000f68:	409a      	lsls	r2, r3
 8000f6a:	0013      	movs	r3, r2
 8000f6c:	43da      	mvns	r2, r3
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	23a0      	movs	r3, #160	@ 0xa0
 8000f78:	05db      	lsls	r3, r3, #23
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d013      	beq.n	8000fa6 <HAL_GPIO_Init+0x1ca>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a45      	ldr	r2, [pc, #276]	@ (8001098 <HAL_GPIO_Init+0x2bc>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d00d      	beq.n	8000fa2 <HAL_GPIO_Init+0x1c6>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a44      	ldr	r2, [pc, #272]	@ (800109c <HAL_GPIO_Init+0x2c0>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d007      	beq.n	8000f9e <HAL_GPIO_Init+0x1c2>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a43      	ldr	r2, [pc, #268]	@ (80010a0 <HAL_GPIO_Init+0x2c4>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d101      	bne.n	8000f9a <HAL_GPIO_Init+0x1be>
 8000f96:	2303      	movs	r3, #3
 8000f98:	e006      	b.n	8000fa8 <HAL_GPIO_Init+0x1cc>
 8000f9a:	2305      	movs	r3, #5
 8000f9c:	e004      	b.n	8000fa8 <HAL_GPIO_Init+0x1cc>
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	e002      	b.n	8000fa8 <HAL_GPIO_Init+0x1cc>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <HAL_GPIO_Init+0x1cc>
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	2103      	movs	r1, #3
 8000fac:	400a      	ands	r2, r1
 8000fae:	00d2      	lsls	r2, r2, #3
 8000fb0:	4093      	lsls	r3, r2
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000fb8:	4936      	ldr	r1, [pc, #216]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	089b      	lsrs	r3, r3, #2
 8000fbe:	3318      	adds	r3, #24
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fc6:	4b33      	ldr	r3, [pc, #204]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	43da      	mvns	r2, r3
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685a      	ldr	r2, [r3, #4]
 8000fda:	2380      	movs	r3, #128	@ 0x80
 8000fdc:	035b      	lsls	r3, r3, #13
 8000fde:	4013      	ands	r3, r2
 8000fe0:	d003      	beq.n	8000fea <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fea:	4b2a      	ldr	r3, [pc, #168]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000ff0:	4b28      	ldr	r3, [pc, #160]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	43da      	mvns	r2, r3
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685a      	ldr	r2, [r3, #4]
 8001004:	2380      	movs	r3, #128	@ 0x80
 8001006:	039b      	lsls	r3, r3, #14
 8001008:	4013      	ands	r3, r2
 800100a:	d003      	beq.n	8001014 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001014:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800101a:	4a1e      	ldr	r2, [pc, #120]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 800101c:	2384      	movs	r3, #132	@ 0x84
 800101e:	58d3      	ldr	r3, [r2, r3]
 8001020:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	43da      	mvns	r2, r3
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685a      	ldr	r2, [r3, #4]
 8001030:	2380      	movs	r3, #128	@ 0x80
 8001032:	029b      	lsls	r3, r3, #10
 8001034:	4013      	ands	r3, r2
 8001036:	d003      	beq.n	8001040 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001040:	4914      	ldr	r1, [pc, #80]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 8001042:	2284      	movs	r2, #132	@ 0x84
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001048:	4a12      	ldr	r2, [pc, #72]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 800104a:	2380      	movs	r3, #128	@ 0x80
 800104c:	58d3      	ldr	r3, [r2, r3]
 800104e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	43da      	mvns	r2, r3
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	4013      	ands	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685a      	ldr	r2, [r3, #4]
 800105e:	2380      	movs	r3, #128	@ 0x80
 8001060:	025b      	lsls	r3, r3, #9
 8001062:	4013      	ands	r3, r2
 8001064:	d003      	beq.n	800106e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	4313      	orrs	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800106e:	4909      	ldr	r1, [pc, #36]	@ (8001094 <HAL_GPIO_Init+0x2b8>)
 8001070:	2280      	movs	r2, #128	@ 0x80
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	3301      	adds	r3, #1
 800107a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	40da      	lsrs	r2, r3
 8001084:	1e13      	subs	r3, r2, #0
 8001086:	d000      	beq.n	800108a <HAL_GPIO_Init+0x2ae>
 8001088:	e6b0      	b.n	8000dec <HAL_GPIO_Init+0x10>
  }
}
 800108a:	46c0      	nop			@ (mov r8, r8)
 800108c:	46c0      	nop			@ (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	b006      	add	sp, #24
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40021800 	.word	0x40021800
 8001098:	50000400 	.word	0x50000400
 800109c:	50000800 	.word	0x50000800
 80010a0:	50000c00 	.word	0x50000c00

080010a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	0008      	movs	r0, r1
 80010ae:	0011      	movs	r1, r2
 80010b0:	1cbb      	adds	r3, r7, #2
 80010b2:	1c02      	adds	r2, r0, #0
 80010b4:	801a      	strh	r2, [r3, #0]
 80010b6:	1c7b      	adds	r3, r7, #1
 80010b8:	1c0a      	adds	r2, r1, #0
 80010ba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010bc:	1c7b      	adds	r3, r7, #1
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d004      	beq.n	80010ce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010c4:	1cbb      	adds	r3, r7, #2
 80010c6:	881a      	ldrh	r2, [r3, #0]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010cc:	e003      	b.n	80010d6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010ce:	1cbb      	adds	r3, r7, #2
 80010d0:	881a      	ldrh	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010d6:	46c0      	nop			@ (mov r8, r8)
 80010d8:	46bd      	mov	sp, r7
 80010da:	b002      	add	sp, #8
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a19      	ldr	r2, [pc, #100]	@ (8001154 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80010ee:	4013      	ands	r3, r2
 80010f0:	0019      	movs	r1, r3
 80010f2:	4b17      	ldr	r3, [pc, #92]	@ (8001150 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	430a      	orrs	r2, r1
 80010f8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010fa:	687a      	ldr	r2, [r7, #4]
 80010fc:	2380      	movs	r3, #128	@ 0x80
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	429a      	cmp	r2, r3
 8001102:	d11f      	bne.n	8001144 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001104:	4b14      	ldr	r3, [pc, #80]	@ (8001158 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	0013      	movs	r3, r2
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	189b      	adds	r3, r3, r2
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	4912      	ldr	r1, [pc, #72]	@ (800115c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001112:	0018      	movs	r0, r3
 8001114:	f7fe fff6 	bl	8000104 <__udivsi3>
 8001118:	0003      	movs	r3, r0
 800111a:	3301      	adds	r3, #1
 800111c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800111e:	e008      	b.n	8001132 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3b01      	subs	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	e001      	b.n	8001132 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e009      	b.n	8001146 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001132:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001134:	695a      	ldr	r2, [r3, #20]
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	00db      	lsls	r3, r3, #3
 800113a:	401a      	ands	r2, r3
 800113c:	2380      	movs	r3, #128	@ 0x80
 800113e:	00db      	lsls	r3, r3, #3
 8001140:	429a      	cmp	r2, r3
 8001142:	d0ed      	beq.n	8001120 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001144:	2300      	movs	r3, #0
}
 8001146:	0018      	movs	r0, r3
 8001148:	46bd      	mov	sp, r7
 800114a:	b004      	add	sp, #16
 800114c:	bd80      	pop	{r7, pc}
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	40007000 	.word	0x40007000
 8001154:	fffff9ff 	.word	0xfffff9ff
 8001158:	20000000 	.word	0x20000000
 800115c:	000f4240 	.word	0x000f4240

08001160 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b088      	sub	sp, #32
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d101      	bne.n	8001172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e2fe      	b.n	8001770 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2201      	movs	r2, #1
 8001178:	4013      	ands	r3, r2
 800117a:	d100      	bne.n	800117e <HAL_RCC_OscConfig+0x1e>
 800117c:	e07c      	b.n	8001278 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800117e:	4bc3      	ldr	r3, [pc, #780]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	2238      	movs	r2, #56	@ 0x38
 8001184:	4013      	ands	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001188:	4bc0      	ldr	r3, [pc, #768]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	2203      	movs	r2, #3
 800118e:	4013      	ands	r3, r2
 8001190:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	2b10      	cmp	r3, #16
 8001196:	d102      	bne.n	800119e <HAL_RCC_OscConfig+0x3e>
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	2b03      	cmp	r3, #3
 800119c:	d002      	beq.n	80011a4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	2b08      	cmp	r3, #8
 80011a2:	d10b      	bne.n	80011bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a4:	4bb9      	ldr	r3, [pc, #740]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	2380      	movs	r3, #128	@ 0x80
 80011aa:	029b      	lsls	r3, r3, #10
 80011ac:	4013      	ands	r3, r2
 80011ae:	d062      	beq.n	8001276 <HAL_RCC_OscConfig+0x116>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d15e      	bne.n	8001276 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e2d9      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685a      	ldr	r2, [r3, #4]
 80011c0:	2380      	movs	r3, #128	@ 0x80
 80011c2:	025b      	lsls	r3, r3, #9
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d107      	bne.n	80011d8 <HAL_RCC_OscConfig+0x78>
 80011c8:	4bb0      	ldr	r3, [pc, #704]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4baf      	ldr	r3, [pc, #700]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80011ce:	2180      	movs	r1, #128	@ 0x80
 80011d0:	0249      	lsls	r1, r1, #9
 80011d2:	430a      	orrs	r2, r1
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	e020      	b.n	800121a <HAL_RCC_OscConfig+0xba>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	23a0      	movs	r3, #160	@ 0xa0
 80011de:	02db      	lsls	r3, r3, #11
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d10e      	bne.n	8001202 <HAL_RCC_OscConfig+0xa2>
 80011e4:	4ba9      	ldr	r3, [pc, #676]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4ba8      	ldr	r3, [pc, #672]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80011ea:	2180      	movs	r1, #128	@ 0x80
 80011ec:	02c9      	lsls	r1, r1, #11
 80011ee:	430a      	orrs	r2, r1
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	4ba6      	ldr	r3, [pc, #664]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	4ba5      	ldr	r3, [pc, #660]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80011f8:	2180      	movs	r1, #128	@ 0x80
 80011fa:	0249      	lsls	r1, r1, #9
 80011fc:	430a      	orrs	r2, r1
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	e00b      	b.n	800121a <HAL_RCC_OscConfig+0xba>
 8001202:	4ba2      	ldr	r3, [pc, #648]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	4ba1      	ldr	r3, [pc, #644]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001208:	49a1      	ldr	r1, [pc, #644]	@ (8001490 <HAL_RCC_OscConfig+0x330>)
 800120a:	400a      	ands	r2, r1
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	4b9f      	ldr	r3, [pc, #636]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	4b9e      	ldr	r3, [pc, #632]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001214:	499f      	ldr	r1, [pc, #636]	@ (8001494 <HAL_RCC_OscConfig+0x334>)
 8001216:	400a      	ands	r2, r1
 8001218:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d014      	beq.n	800124c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001222:	f7ff fcf9 	bl	8000c18 <HAL_GetTick>
 8001226:	0003      	movs	r3, r0
 8001228:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800122c:	f7ff fcf4 	bl	8000c18 <HAL_GetTick>
 8001230:	0002      	movs	r2, r0
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b64      	cmp	r3, #100	@ 0x64
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e298      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800123e:	4b93      	ldr	r3, [pc, #588]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	2380      	movs	r3, #128	@ 0x80
 8001244:	029b      	lsls	r3, r3, #10
 8001246:	4013      	ands	r3, r2
 8001248:	d0f0      	beq.n	800122c <HAL_RCC_OscConfig+0xcc>
 800124a:	e015      	b.n	8001278 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124c:	f7ff fce4 	bl	8000c18 <HAL_GetTick>
 8001250:	0003      	movs	r3, r0
 8001252:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001254:	e008      	b.n	8001268 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001256:	f7ff fcdf 	bl	8000c18 <HAL_GetTick>
 800125a:	0002      	movs	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b64      	cmp	r3, #100	@ 0x64
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e283      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001268:	4b88      	ldr	r3, [pc, #544]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	2380      	movs	r3, #128	@ 0x80
 800126e:	029b      	lsls	r3, r3, #10
 8001270:	4013      	ands	r3, r2
 8001272:	d1f0      	bne.n	8001256 <HAL_RCC_OscConfig+0xf6>
 8001274:	e000      	b.n	8001278 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001276:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2202      	movs	r2, #2
 800127e:	4013      	ands	r3, r2
 8001280:	d100      	bne.n	8001284 <HAL_RCC_OscConfig+0x124>
 8001282:	e099      	b.n	80013b8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001284:	4b81      	ldr	r3, [pc, #516]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	2238      	movs	r2, #56	@ 0x38
 800128a:	4013      	ands	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800128e:	4b7f      	ldr	r3, [pc, #508]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	2203      	movs	r2, #3
 8001294:	4013      	ands	r3, r2
 8001296:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	2b10      	cmp	r3, #16
 800129c:	d102      	bne.n	80012a4 <HAL_RCC_OscConfig+0x144>
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d002      	beq.n	80012aa <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80012a4:	69bb      	ldr	r3, [r7, #24]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d135      	bne.n	8001316 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012aa:	4b78      	ldr	r3, [pc, #480]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	2380      	movs	r3, #128	@ 0x80
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	4013      	ands	r3, r2
 80012b4:	d005      	beq.n	80012c2 <HAL_RCC_OscConfig+0x162>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e256      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012c2:	4b72      	ldr	r3, [pc, #456]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	4a74      	ldr	r2, [pc, #464]	@ (8001498 <HAL_RCC_OscConfig+0x338>)
 80012c8:	4013      	ands	r3, r2
 80012ca:	0019      	movs	r1, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	695b      	ldr	r3, [r3, #20]
 80012d0:	021a      	lsls	r2, r3, #8
 80012d2:	4b6e      	ldr	r3, [pc, #440]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80012d4:	430a      	orrs	r2, r1
 80012d6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d112      	bne.n	8001304 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012de:	4b6b      	ldr	r3, [pc, #428]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a6e      	ldr	r2, [pc, #440]	@ (800149c <HAL_RCC_OscConfig+0x33c>)
 80012e4:	4013      	ands	r3, r2
 80012e6:	0019      	movs	r1, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	691a      	ldr	r2, [r3, #16]
 80012ec:	4b67      	ldr	r3, [pc, #412]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80012ee:	430a      	orrs	r2, r1
 80012f0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80012f2:	4b66      	ldr	r3, [pc, #408]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	0adb      	lsrs	r3, r3, #11
 80012f8:	2207      	movs	r2, #7
 80012fa:	4013      	ands	r3, r2
 80012fc:	4a68      	ldr	r2, [pc, #416]	@ (80014a0 <HAL_RCC_OscConfig+0x340>)
 80012fe:	40da      	lsrs	r2, r3
 8001300:	4b68      	ldr	r3, [pc, #416]	@ (80014a4 <HAL_RCC_OscConfig+0x344>)
 8001302:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001304:	4b68      	ldr	r3, [pc, #416]	@ (80014a8 <HAL_RCC_OscConfig+0x348>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	0018      	movs	r0, r3
 800130a:	f7ff fc29 	bl	8000b60 <HAL_InitTick>
 800130e:	1e03      	subs	r3, r0, #0
 8001310:	d051      	beq.n	80013b6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e22c      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d030      	beq.n	8001380 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800131e:	4b5b      	ldr	r3, [pc, #364]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a5e      	ldr	r2, [pc, #376]	@ (800149c <HAL_RCC_OscConfig+0x33c>)
 8001324:	4013      	ands	r3, r2
 8001326:	0019      	movs	r1, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	691a      	ldr	r2, [r3, #16]
 800132c:	4b57      	ldr	r3, [pc, #348]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 800132e:	430a      	orrs	r2, r1
 8001330:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001332:	4b56      	ldr	r3, [pc, #344]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4b55      	ldr	r3, [pc, #340]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001338:	2180      	movs	r1, #128	@ 0x80
 800133a:	0049      	lsls	r1, r1, #1
 800133c:	430a      	orrs	r2, r1
 800133e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001340:	f7ff fc6a 	bl	8000c18 <HAL_GetTick>
 8001344:	0003      	movs	r3, r0
 8001346:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001348:	e008      	b.n	800135c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800134a:	f7ff fc65 	bl	8000c18 <HAL_GetTick>
 800134e:	0002      	movs	r2, r0
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d901      	bls.n	800135c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e209      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800135c:	4b4b      	ldr	r3, [pc, #300]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	2380      	movs	r3, #128	@ 0x80
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	4013      	ands	r3, r2
 8001366:	d0f0      	beq.n	800134a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001368:	4b48      	ldr	r3, [pc, #288]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	4a4a      	ldr	r2, [pc, #296]	@ (8001498 <HAL_RCC_OscConfig+0x338>)
 800136e:	4013      	ands	r3, r2
 8001370:	0019      	movs	r1, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	021a      	lsls	r2, r3, #8
 8001378:	4b44      	ldr	r3, [pc, #272]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 800137a:	430a      	orrs	r2, r1
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	e01b      	b.n	80013b8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001380:	4b42      	ldr	r3, [pc, #264]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	4b41      	ldr	r3, [pc, #260]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001386:	4949      	ldr	r1, [pc, #292]	@ (80014ac <HAL_RCC_OscConfig+0x34c>)
 8001388:	400a      	ands	r2, r1
 800138a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138c:	f7ff fc44 	bl	8000c18 <HAL_GetTick>
 8001390:	0003      	movs	r3, r0
 8001392:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001396:	f7ff fc3f 	bl	8000c18 <HAL_GetTick>
 800139a:	0002      	movs	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e1e3      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013a8:	4b38      	ldr	r3, [pc, #224]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	2380      	movs	r3, #128	@ 0x80
 80013ae:	00db      	lsls	r3, r3, #3
 80013b0:	4013      	ands	r3, r2
 80013b2:	d1f0      	bne.n	8001396 <HAL_RCC_OscConfig+0x236>
 80013b4:	e000      	b.n	80013b8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2208      	movs	r2, #8
 80013be:	4013      	ands	r3, r2
 80013c0:	d047      	beq.n	8001452 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80013c2:	4b32      	ldr	r3, [pc, #200]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	2238      	movs	r2, #56	@ 0x38
 80013c8:	4013      	ands	r3, r2
 80013ca:	2b18      	cmp	r3, #24
 80013cc:	d10a      	bne.n	80013e4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80013ce:	4b2f      	ldr	r3, [pc, #188]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80013d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d2:	2202      	movs	r2, #2
 80013d4:	4013      	ands	r3, r2
 80013d6:	d03c      	beq.n	8001452 <HAL_RCC_OscConfig+0x2f2>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d138      	bne.n	8001452 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e1c5      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d019      	beq.n	8001420 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80013ec:	4b27      	ldr	r3, [pc, #156]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80013ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013f0:	4b26      	ldr	r3, [pc, #152]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 80013f2:	2101      	movs	r1, #1
 80013f4:	430a      	orrs	r2, r1
 80013f6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f8:	f7ff fc0e 	bl	8000c18 <HAL_GetTick>
 80013fc:	0003      	movs	r3, r0
 80013fe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001402:	f7ff fc09 	bl	8000c18 <HAL_GetTick>
 8001406:	0002      	movs	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e1ad      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001414:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001418:	2202      	movs	r2, #2
 800141a:	4013      	ands	r3, r2
 800141c:	d0f1      	beq.n	8001402 <HAL_RCC_OscConfig+0x2a2>
 800141e:	e018      	b.n	8001452 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001420:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001422:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001424:	4b19      	ldr	r3, [pc, #100]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001426:	2101      	movs	r1, #1
 8001428:	438a      	bics	r2, r1
 800142a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800142c:	f7ff fbf4 	bl	8000c18 <HAL_GetTick>
 8001430:	0003      	movs	r3, r0
 8001432:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001434:	e008      	b.n	8001448 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001436:	f7ff fbef 	bl	8000c18 <HAL_GetTick>
 800143a:	0002      	movs	r2, r0
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d901      	bls.n	8001448 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e193      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001448:	4b10      	ldr	r3, [pc, #64]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 800144a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800144c:	2202      	movs	r2, #2
 800144e:	4013      	ands	r3, r2
 8001450:	d1f1      	bne.n	8001436 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2204      	movs	r2, #4
 8001458:	4013      	ands	r3, r2
 800145a:	d100      	bne.n	800145e <HAL_RCC_OscConfig+0x2fe>
 800145c:	e0c6      	b.n	80015ec <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800145e:	231f      	movs	r3, #31
 8001460:	18fb      	adds	r3, r7, r3
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001466:	4b09      	ldr	r3, [pc, #36]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2238      	movs	r2, #56	@ 0x38
 800146c:	4013      	ands	r3, r2
 800146e:	2b20      	cmp	r3, #32
 8001470:	d11e      	bne.n	80014b0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HAL_RCC_OscConfig+0x32c>)
 8001474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001476:	2202      	movs	r2, #2
 8001478:	4013      	ands	r3, r2
 800147a:	d100      	bne.n	800147e <HAL_RCC_OscConfig+0x31e>
 800147c:	e0b6      	b.n	80015ec <HAL_RCC_OscConfig+0x48c>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d000      	beq.n	8001488 <HAL_RCC_OscConfig+0x328>
 8001486:	e0b1      	b.n	80015ec <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e171      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
 800148c:	40021000 	.word	0x40021000
 8001490:	fffeffff 	.word	0xfffeffff
 8001494:	fffbffff 	.word	0xfffbffff
 8001498:	ffff80ff 	.word	0xffff80ff
 800149c:	ffffc7ff 	.word	0xffffc7ff
 80014a0:	00f42400 	.word	0x00f42400
 80014a4:	20000000 	.word	0x20000000
 80014a8:	20000004 	.word	0x20000004
 80014ac:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80014b0:	4bb1      	ldr	r3, [pc, #708]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80014b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014b4:	2380      	movs	r3, #128	@ 0x80
 80014b6:	055b      	lsls	r3, r3, #21
 80014b8:	4013      	ands	r3, r2
 80014ba:	d101      	bne.n	80014c0 <HAL_RCC_OscConfig+0x360>
 80014bc:	2301      	movs	r3, #1
 80014be:	e000      	b.n	80014c2 <HAL_RCC_OscConfig+0x362>
 80014c0:	2300      	movs	r3, #0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d011      	beq.n	80014ea <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80014c6:	4bac      	ldr	r3, [pc, #688]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80014c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014ca:	4bab      	ldr	r3, [pc, #684]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80014cc:	2180      	movs	r1, #128	@ 0x80
 80014ce:	0549      	lsls	r1, r1, #21
 80014d0:	430a      	orrs	r2, r1
 80014d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014d4:	4ba8      	ldr	r3, [pc, #672]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80014d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014d8:	2380      	movs	r3, #128	@ 0x80
 80014da:	055b      	lsls	r3, r3, #21
 80014dc:	4013      	ands	r3, r2
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80014e2:	231f      	movs	r3, #31
 80014e4:	18fb      	adds	r3, r7, r3
 80014e6:	2201      	movs	r2, #1
 80014e8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ea:	4ba4      	ldr	r3, [pc, #656]	@ (800177c <HAL_RCC_OscConfig+0x61c>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	2380      	movs	r3, #128	@ 0x80
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4013      	ands	r3, r2
 80014f4:	d11a      	bne.n	800152c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014f6:	4ba1      	ldr	r3, [pc, #644]	@ (800177c <HAL_RCC_OscConfig+0x61c>)
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	4ba0      	ldr	r3, [pc, #640]	@ (800177c <HAL_RCC_OscConfig+0x61c>)
 80014fc:	2180      	movs	r1, #128	@ 0x80
 80014fe:	0049      	lsls	r1, r1, #1
 8001500:	430a      	orrs	r2, r1
 8001502:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001504:	f7ff fb88 	bl	8000c18 <HAL_GetTick>
 8001508:	0003      	movs	r3, r0
 800150a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150e:	f7ff fb83 	bl	8000c18 <HAL_GetTick>
 8001512:	0002      	movs	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e127      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001520:	4b96      	ldr	r3, [pc, #600]	@ (800177c <HAL_RCC_OscConfig+0x61c>)
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	4013      	ands	r3, r2
 800152a:	d0f0      	beq.n	800150e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d106      	bne.n	8001542 <HAL_RCC_OscConfig+0x3e2>
 8001534:	4b90      	ldr	r3, [pc, #576]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001536:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001538:	4b8f      	ldr	r3, [pc, #572]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 800153a:	2101      	movs	r1, #1
 800153c:	430a      	orrs	r2, r1
 800153e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001540:	e01c      	b.n	800157c <HAL_RCC_OscConfig+0x41c>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b05      	cmp	r3, #5
 8001548:	d10c      	bne.n	8001564 <HAL_RCC_OscConfig+0x404>
 800154a:	4b8b      	ldr	r3, [pc, #556]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 800154c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800154e:	4b8a      	ldr	r3, [pc, #552]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001550:	2104      	movs	r1, #4
 8001552:	430a      	orrs	r2, r1
 8001554:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001556:	4b88      	ldr	r3, [pc, #544]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001558:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800155a:	4b87      	ldr	r3, [pc, #540]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 800155c:	2101      	movs	r1, #1
 800155e:	430a      	orrs	r2, r1
 8001560:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001562:	e00b      	b.n	800157c <HAL_RCC_OscConfig+0x41c>
 8001564:	4b84      	ldr	r3, [pc, #528]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001566:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001568:	4b83      	ldr	r3, [pc, #524]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 800156a:	2101      	movs	r1, #1
 800156c:	438a      	bics	r2, r1
 800156e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001570:	4b81      	ldr	r3, [pc, #516]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001572:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001574:	4b80      	ldr	r3, [pc, #512]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001576:	2104      	movs	r1, #4
 8001578:	438a      	bics	r2, r1
 800157a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d014      	beq.n	80015ae <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001584:	f7ff fb48 	bl	8000c18 <HAL_GetTick>
 8001588:	0003      	movs	r3, r0
 800158a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800158c:	e009      	b.n	80015a2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800158e:	f7ff fb43 	bl	8000c18 <HAL_GetTick>
 8001592:	0002      	movs	r2, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	4a79      	ldr	r2, [pc, #484]	@ (8001780 <HAL_RCC_OscConfig+0x620>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e0e6      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015a2:	4b75      	ldr	r3, [pc, #468]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80015a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a6:	2202      	movs	r2, #2
 80015a8:	4013      	ands	r3, r2
 80015aa:	d0f0      	beq.n	800158e <HAL_RCC_OscConfig+0x42e>
 80015ac:	e013      	b.n	80015d6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ae:	f7ff fb33 	bl	8000c18 <HAL_GetTick>
 80015b2:	0003      	movs	r3, r0
 80015b4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015b6:	e009      	b.n	80015cc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b8:	f7ff fb2e 	bl	8000c18 <HAL_GetTick>
 80015bc:	0002      	movs	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	4a6f      	ldr	r2, [pc, #444]	@ (8001780 <HAL_RCC_OscConfig+0x620>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e0d1      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80015ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015d0:	2202      	movs	r2, #2
 80015d2:	4013      	ands	r3, r2
 80015d4:	d1f0      	bne.n	80015b8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80015d6:	231f      	movs	r3, #31
 80015d8:	18fb      	adds	r3, r7, r3
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d105      	bne.n	80015ec <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80015e0:	4b65      	ldr	r3, [pc, #404]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80015e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015e4:	4b64      	ldr	r3, [pc, #400]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80015e6:	4967      	ldr	r1, [pc, #412]	@ (8001784 <HAL_RCC_OscConfig+0x624>)
 80015e8:	400a      	ands	r2, r1
 80015ea:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	69db      	ldr	r3, [r3, #28]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d100      	bne.n	80015f6 <HAL_RCC_OscConfig+0x496>
 80015f4:	e0bb      	b.n	800176e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015f6:	4b60      	ldr	r3, [pc, #384]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	2238      	movs	r2, #56	@ 0x38
 80015fc:	4013      	ands	r3, r2
 80015fe:	2b10      	cmp	r3, #16
 8001600:	d100      	bne.n	8001604 <HAL_RCC_OscConfig+0x4a4>
 8001602:	e07b      	b.n	80016fc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	2b02      	cmp	r3, #2
 800160a:	d156      	bne.n	80016ba <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160c:	4b5a      	ldr	r3, [pc, #360]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	4b59      	ldr	r3, [pc, #356]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001612:	495d      	ldr	r1, [pc, #372]	@ (8001788 <HAL_RCC_OscConfig+0x628>)
 8001614:	400a      	ands	r2, r1
 8001616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001618:	f7ff fafe 	bl	8000c18 <HAL_GetTick>
 800161c:	0003      	movs	r3, r0
 800161e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001622:	f7ff faf9 	bl	8000c18 <HAL_GetTick>
 8001626:	0002      	movs	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e09d      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001634:	4b50      	ldr	r3, [pc, #320]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	2380      	movs	r3, #128	@ 0x80
 800163a:	049b      	lsls	r3, r3, #18
 800163c:	4013      	ands	r3, r2
 800163e:	d1f0      	bne.n	8001622 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001640:	4b4d      	ldr	r3, [pc, #308]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	4a51      	ldr	r2, [pc, #324]	@ (800178c <HAL_RCC_OscConfig+0x62c>)
 8001646:	4013      	ands	r3, r2
 8001648:	0019      	movs	r1, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a1a      	ldr	r2, [r3, #32]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001652:	431a      	orrs	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001658:	021b      	lsls	r3, r3, #8
 800165a:	431a      	orrs	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001660:	431a      	orrs	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800166c:	431a      	orrs	r2, r3
 800166e:	4b42      	ldr	r3, [pc, #264]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001670:	430a      	orrs	r2, r1
 8001672:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001674:	4b40      	ldr	r3, [pc, #256]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4b3f      	ldr	r3, [pc, #252]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 800167a:	2180      	movs	r1, #128	@ 0x80
 800167c:	0449      	lsls	r1, r1, #17
 800167e:	430a      	orrs	r2, r1
 8001680:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001682:	4b3d      	ldr	r3, [pc, #244]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001684:	68da      	ldr	r2, [r3, #12]
 8001686:	4b3c      	ldr	r3, [pc, #240]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 8001688:	2180      	movs	r1, #128	@ 0x80
 800168a:	0549      	lsls	r1, r1, #21
 800168c:	430a      	orrs	r2, r1
 800168e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001690:	f7ff fac2 	bl	8000c18 <HAL_GetTick>
 8001694:	0003      	movs	r3, r0
 8001696:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800169a:	f7ff fabd 	bl	8000c18 <HAL_GetTick>
 800169e:	0002      	movs	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e061      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ac:	4b32      	ldr	r3, [pc, #200]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	2380      	movs	r3, #128	@ 0x80
 80016b2:	049b      	lsls	r3, r3, #18
 80016b4:	4013      	ands	r3, r2
 80016b6:	d0f0      	beq.n	800169a <HAL_RCC_OscConfig+0x53a>
 80016b8:	e059      	b.n	800176e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	4b2e      	ldr	r3, [pc, #184]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80016c0:	4931      	ldr	r1, [pc, #196]	@ (8001788 <HAL_RCC_OscConfig+0x628>)
 80016c2:	400a      	ands	r2, r1
 80016c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c6:	f7ff faa7 	bl	8000c18 <HAL_GetTick>
 80016ca:	0003      	movs	r3, r0
 80016cc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016d0:	f7ff faa2 	bl	8000c18 <HAL_GetTick>
 80016d4:	0002      	movs	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e046      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016e2:	4b25      	ldr	r3, [pc, #148]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	2380      	movs	r3, #128	@ 0x80
 80016e8:	049b      	lsls	r3, r3, #18
 80016ea:	4013      	ands	r3, r2
 80016ec:	d1f0      	bne.n	80016d0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80016ee:	4b22      	ldr	r3, [pc, #136]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80016f0:	68da      	ldr	r2, [r3, #12]
 80016f2:	4b21      	ldr	r3, [pc, #132]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 80016f4:	4926      	ldr	r1, [pc, #152]	@ (8001790 <HAL_RCC_OscConfig+0x630>)
 80016f6:	400a      	ands	r2, r1
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	e038      	b.n	800176e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69db      	ldr	r3, [r3, #28]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d101      	bne.n	8001708 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e033      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001708:	4b1b      	ldr	r3, [pc, #108]	@ (8001778 <HAL_RCC_OscConfig+0x618>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	2203      	movs	r2, #3
 8001712:	401a      	ands	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6a1b      	ldr	r3, [r3, #32]
 8001718:	429a      	cmp	r2, r3
 800171a:	d126      	bne.n	800176a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	2270      	movs	r2, #112	@ 0x70
 8001720:	401a      	ands	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001726:	429a      	cmp	r2, r3
 8001728:	d11f      	bne.n	800176a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800172a:	697a      	ldr	r2, [r7, #20]
 800172c:	23fe      	movs	r3, #254	@ 0xfe
 800172e:	01db      	lsls	r3, r3, #7
 8001730:	401a      	ands	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001736:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001738:	429a      	cmp	r2, r3
 800173a:	d116      	bne.n	800176a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800173c:	697a      	ldr	r2, [r7, #20]
 800173e:	23f8      	movs	r3, #248	@ 0xf8
 8001740:	039b      	lsls	r3, r3, #14
 8001742:	401a      	ands	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001748:	429a      	cmp	r2, r3
 800174a:	d10e      	bne.n	800176a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	23e0      	movs	r3, #224	@ 0xe0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	401a      	ands	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001758:	429a      	cmp	r2, r3
 800175a:	d106      	bne.n	800176a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	0f5b      	lsrs	r3, r3, #29
 8001760:	075a      	lsls	r2, r3, #29
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001766:	429a      	cmp	r2, r3
 8001768:	d001      	beq.n	800176e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e000      	b.n	8001770 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800176e:	2300      	movs	r3, #0
}
 8001770:	0018      	movs	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	b008      	add	sp, #32
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40021000 	.word	0x40021000
 800177c:	40007000 	.word	0x40007000
 8001780:	00001388 	.word	0x00001388
 8001784:	efffffff 	.word	0xefffffff
 8001788:	feffffff 	.word	0xfeffffff
 800178c:	11c1808c 	.word	0x11c1808c
 8001790:	eefefffc 	.word	0xeefefffc

08001794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d101      	bne.n	80017a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e0e9      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017a8:	4b76      	ldr	r3, [pc, #472]	@ (8001984 <HAL_RCC_ClockConfig+0x1f0>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2207      	movs	r2, #7
 80017ae:	4013      	ands	r3, r2
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d91e      	bls.n	80017f4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b6:	4b73      	ldr	r3, [pc, #460]	@ (8001984 <HAL_RCC_ClockConfig+0x1f0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2207      	movs	r2, #7
 80017bc:	4393      	bics	r3, r2
 80017be:	0019      	movs	r1, r3
 80017c0:	4b70      	ldr	r3, [pc, #448]	@ (8001984 <HAL_RCC_ClockConfig+0x1f0>)
 80017c2:	683a      	ldr	r2, [r7, #0]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017c8:	f7ff fa26 	bl	8000c18 <HAL_GetTick>
 80017cc:	0003      	movs	r3, r0
 80017ce:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017d0:	e009      	b.n	80017e6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d2:	f7ff fa21 	bl	8000c18 <HAL_GetTick>
 80017d6:	0002      	movs	r2, r0
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	4a6a      	ldr	r2, [pc, #424]	@ (8001988 <HAL_RCC_ClockConfig+0x1f4>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e0ca      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017e6:	4b67      	ldr	r3, [pc, #412]	@ (8001984 <HAL_RCC_ClockConfig+0x1f0>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2207      	movs	r2, #7
 80017ec:	4013      	ands	r3, r2
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d1ee      	bne.n	80017d2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2202      	movs	r2, #2
 80017fa:	4013      	ands	r3, r2
 80017fc:	d015      	beq.n	800182a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2204      	movs	r2, #4
 8001804:	4013      	ands	r3, r2
 8001806:	d006      	beq.n	8001816 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001808:	4b60      	ldr	r3, [pc, #384]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 800180a:	689a      	ldr	r2, [r3, #8]
 800180c:	4b5f      	ldr	r3, [pc, #380]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 800180e:	21e0      	movs	r1, #224	@ 0xe0
 8001810:	01c9      	lsls	r1, r1, #7
 8001812:	430a      	orrs	r2, r1
 8001814:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001816:	4b5d      	ldr	r3, [pc, #372]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	4a5d      	ldr	r2, [pc, #372]	@ (8001990 <HAL_RCC_ClockConfig+0x1fc>)
 800181c:	4013      	ands	r3, r2
 800181e:	0019      	movs	r1, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	4b59      	ldr	r3, [pc, #356]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 8001826:	430a      	orrs	r2, r1
 8001828:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2201      	movs	r2, #1
 8001830:	4013      	ands	r3, r2
 8001832:	d057      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d107      	bne.n	800184c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800183c:	4b53      	ldr	r3, [pc, #332]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	029b      	lsls	r3, r3, #10
 8001844:	4013      	ands	r3, r2
 8001846:	d12b      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
 800184a:	e097      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	2b02      	cmp	r3, #2
 8001852:	d107      	bne.n	8001864 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001854:	4b4d      	ldr	r3, [pc, #308]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2380      	movs	r3, #128	@ 0x80
 800185a:	049b      	lsls	r3, r3, #18
 800185c:	4013      	ands	r3, r2
 800185e:	d11f      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e08b      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d107      	bne.n	800187c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800186c:	4b47      	ldr	r3, [pc, #284]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	2380      	movs	r3, #128	@ 0x80
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	4013      	ands	r3, r2
 8001876:	d113      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e07f      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b03      	cmp	r3, #3
 8001882:	d106      	bne.n	8001892 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001884:	4b41      	ldr	r3, [pc, #260]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 8001886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001888:	2202      	movs	r2, #2
 800188a:	4013      	ands	r3, r2
 800188c:	d108      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e074      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001892:	4b3e      	ldr	r3, [pc, #248]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 8001894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001896:	2202      	movs	r2, #2
 8001898:	4013      	ands	r3, r2
 800189a:	d101      	bne.n	80018a0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e06d      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018a0:	4b3a      	ldr	r3, [pc, #232]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	2207      	movs	r2, #7
 80018a6:	4393      	bics	r3, r2
 80018a8:	0019      	movs	r1, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	4b37      	ldr	r3, [pc, #220]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 80018b0:	430a      	orrs	r2, r1
 80018b2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018b4:	f7ff f9b0 	bl	8000c18 <HAL_GetTick>
 80018b8:	0003      	movs	r3, r0
 80018ba:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018bc:	e009      	b.n	80018d2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018be:	f7ff f9ab 	bl	8000c18 <HAL_GetTick>
 80018c2:	0002      	movs	r2, r0
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	4a2f      	ldr	r2, [pc, #188]	@ (8001988 <HAL_RCC_ClockConfig+0x1f4>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e054      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d2:	4b2e      	ldr	r3, [pc, #184]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2238      	movs	r2, #56	@ 0x38
 80018d8:	401a      	ands	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	00db      	lsls	r3, r3, #3
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d1ec      	bne.n	80018be <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018e4:	4b27      	ldr	r3, [pc, #156]	@ (8001984 <HAL_RCC_ClockConfig+0x1f0>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2207      	movs	r2, #7
 80018ea:	4013      	ands	r3, r2
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d21e      	bcs.n	8001930 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f2:	4b24      	ldr	r3, [pc, #144]	@ (8001984 <HAL_RCC_ClockConfig+0x1f0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2207      	movs	r2, #7
 80018f8:	4393      	bics	r3, r2
 80018fa:	0019      	movs	r1, r3
 80018fc:	4b21      	ldr	r3, [pc, #132]	@ (8001984 <HAL_RCC_ClockConfig+0x1f0>)
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	430a      	orrs	r2, r1
 8001902:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001904:	f7ff f988 	bl	8000c18 <HAL_GetTick>
 8001908:	0003      	movs	r3, r0
 800190a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800190c:	e009      	b.n	8001922 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800190e:	f7ff f983 	bl	8000c18 <HAL_GetTick>
 8001912:	0002      	movs	r2, r0
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	4a1b      	ldr	r2, [pc, #108]	@ (8001988 <HAL_RCC_ClockConfig+0x1f4>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e02c      	b.n	800197c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001922:	4b18      	ldr	r3, [pc, #96]	@ (8001984 <HAL_RCC_ClockConfig+0x1f0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2207      	movs	r2, #7
 8001928:	4013      	ands	r3, r2
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d1ee      	bne.n	800190e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2204      	movs	r2, #4
 8001936:	4013      	ands	r3, r2
 8001938:	d009      	beq.n	800194e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800193a:	4b14      	ldr	r3, [pc, #80]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	4a15      	ldr	r2, [pc, #84]	@ (8001994 <HAL_RCC_ClockConfig+0x200>)
 8001940:	4013      	ands	r3, r2
 8001942:	0019      	movs	r1, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68da      	ldr	r2, [r3, #12]
 8001948:	4b10      	ldr	r3, [pc, #64]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 800194a:	430a      	orrs	r2, r1
 800194c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800194e:	f000 f829 	bl	80019a4 <HAL_RCC_GetSysClockFreq>
 8001952:	0001      	movs	r1, r0
 8001954:	4b0d      	ldr	r3, [pc, #52]	@ (800198c <HAL_RCC_ClockConfig+0x1f8>)
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	0a1b      	lsrs	r3, r3, #8
 800195a:	220f      	movs	r2, #15
 800195c:	401a      	ands	r2, r3
 800195e:	4b0e      	ldr	r3, [pc, #56]	@ (8001998 <HAL_RCC_ClockConfig+0x204>)
 8001960:	0092      	lsls	r2, r2, #2
 8001962:	58d3      	ldr	r3, [r2, r3]
 8001964:	221f      	movs	r2, #31
 8001966:	4013      	ands	r3, r2
 8001968:	000a      	movs	r2, r1
 800196a:	40da      	lsrs	r2, r3
 800196c:	4b0b      	ldr	r3, [pc, #44]	@ (800199c <HAL_RCC_ClockConfig+0x208>)
 800196e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001970:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <HAL_RCC_ClockConfig+0x20c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	0018      	movs	r0, r3
 8001976:	f7ff f8f3 	bl	8000b60 <HAL_InitTick>
 800197a:	0003      	movs	r3, r0
}
 800197c:	0018      	movs	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	b004      	add	sp, #16
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40022000 	.word	0x40022000
 8001988:	00001388 	.word	0x00001388
 800198c:	40021000 	.word	0x40021000
 8001990:	fffff0ff 	.word	0xfffff0ff
 8001994:	ffff8fff 	.word	0xffff8fff
 8001998:	08002234 	.word	0x08002234
 800199c:	20000000 	.word	0x20000000
 80019a0:	20000004 	.word	0x20000004

080019a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019aa:	4b3c      	ldr	r3, [pc, #240]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	2238      	movs	r2, #56	@ 0x38
 80019b0:	4013      	ands	r3, r2
 80019b2:	d10f      	bne.n	80019d4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80019b4:	4b39      	ldr	r3, [pc, #228]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	0adb      	lsrs	r3, r3, #11
 80019ba:	2207      	movs	r2, #7
 80019bc:	4013      	ands	r3, r2
 80019be:	2201      	movs	r2, #1
 80019c0:	409a      	lsls	r2, r3
 80019c2:	0013      	movs	r3, r2
 80019c4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80019c6:	6839      	ldr	r1, [r7, #0]
 80019c8:	4835      	ldr	r0, [pc, #212]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80019ca:	f7fe fb9b 	bl	8000104 <__udivsi3>
 80019ce:	0003      	movs	r3, r0
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	e05d      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019d4:	4b31      	ldr	r3, [pc, #196]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	2238      	movs	r2, #56	@ 0x38
 80019da:	4013      	ands	r3, r2
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d102      	bne.n	80019e6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80019e0:	4b30      	ldr	r3, [pc, #192]	@ (8001aa4 <HAL_RCC_GetSysClockFreq+0x100>)
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	e054      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019e6:	4b2d      	ldr	r3, [pc, #180]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	2238      	movs	r2, #56	@ 0x38
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b10      	cmp	r3, #16
 80019f0:	d138      	bne.n	8001a64 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80019f2:	4b2a      	ldr	r3, [pc, #168]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019f4:	68db      	ldr	r3, [r3, #12]
 80019f6:	2203      	movs	r2, #3
 80019f8:	4013      	ands	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019fc:	4b27      	ldr	r3, [pc, #156]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	091b      	lsrs	r3, r3, #4
 8001a02:	2207      	movs	r2, #7
 8001a04:	4013      	ands	r3, r2
 8001a06:	3301      	adds	r3, #1
 8001a08:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2b03      	cmp	r3, #3
 8001a0e:	d10d      	bne.n	8001a2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a10:	68b9      	ldr	r1, [r7, #8]
 8001a12:	4824      	ldr	r0, [pc, #144]	@ (8001aa4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a14:	f7fe fb76 	bl	8000104 <__udivsi3>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	0019      	movs	r1, r3
 8001a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	0a1b      	lsrs	r3, r3, #8
 8001a22:	227f      	movs	r2, #127	@ 0x7f
 8001a24:	4013      	ands	r3, r2
 8001a26:	434b      	muls	r3, r1
 8001a28:	617b      	str	r3, [r7, #20]
        break;
 8001a2a:	e00d      	b.n	8001a48 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001a2c:	68b9      	ldr	r1, [r7, #8]
 8001a2e:	481c      	ldr	r0, [pc, #112]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a30:	f7fe fb68 	bl	8000104 <__udivsi3>
 8001a34:	0003      	movs	r3, r0
 8001a36:	0019      	movs	r1, r3
 8001a38:	4b18      	ldr	r3, [pc, #96]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	0a1b      	lsrs	r3, r3, #8
 8001a3e:	227f      	movs	r2, #127	@ 0x7f
 8001a40:	4013      	ands	r3, r2
 8001a42:	434b      	muls	r3, r1
 8001a44:	617b      	str	r3, [r7, #20]
        break;
 8001a46:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001a48:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	0f5b      	lsrs	r3, r3, #29
 8001a4e:	2207      	movs	r2, #7
 8001a50:	4013      	ands	r3, r2
 8001a52:	3301      	adds	r3, #1
 8001a54:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	6978      	ldr	r0, [r7, #20]
 8001a5a:	f7fe fb53 	bl	8000104 <__udivsi3>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	e015      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a64:	4b0d      	ldr	r3, [pc, #52]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	2238      	movs	r2, #56	@ 0x38
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	2b20      	cmp	r3, #32
 8001a6e:	d103      	bne.n	8001a78 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001a70:	2380      	movs	r3, #128	@ 0x80
 8001a72:	021b      	lsls	r3, r3, #8
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	e00b      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a78:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	2238      	movs	r2, #56	@ 0x38
 8001a7e:	4013      	ands	r3, r2
 8001a80:	2b18      	cmp	r3, #24
 8001a82:	d103      	bne.n	8001a8c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001a84:	23fa      	movs	r3, #250	@ 0xfa
 8001a86:	01db      	lsls	r3, r3, #7
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	e001      	b.n	8001a90 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a90:	693b      	ldr	r3, [r7, #16]
}
 8001a92:	0018      	movs	r0, r3
 8001a94:	46bd      	mov	sp, r7
 8001a96:	b006      	add	sp, #24
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	46c0      	nop			@ (mov r8, r8)
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	00f42400 	.word	0x00f42400
 8001aa4:	007a1200 	.word	0x007a1200

08001aa8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e0a8      	b.n	8001c0c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d109      	bne.n	8001ad6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685a      	ldr	r2, [r3, #4]
 8001ac6:	2382      	movs	r3, #130	@ 0x82
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d009      	beq.n	8001ae2 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	61da      	str	r2, [r3, #28]
 8001ad4:	e005      	b.n	8001ae2 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	225d      	movs	r2, #93	@ 0x5d
 8001aec:	5c9b      	ldrb	r3, [r3, r2]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d107      	bne.n	8001b04 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	225c      	movs	r2, #92	@ 0x5c
 8001af8:	2100      	movs	r1, #0
 8001afa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	0018      	movs	r0, r3
 8001b00:	f7fe ff58 	bl	80009b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	225d      	movs	r2, #93	@ 0x5d
 8001b08:	2102      	movs	r1, #2
 8001b0a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2140      	movs	r1, #64	@ 0x40
 8001b18:	438a      	bics	r2, r1
 8001b1a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68da      	ldr	r2, [r3, #12]
 8001b20:	23e0      	movs	r3, #224	@ 0xe0
 8001b22:	00db      	lsls	r3, r3, #3
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d902      	bls.n	8001b2e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	e002      	b.n	8001b34 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001b2e:	2380      	movs	r3, #128	@ 0x80
 8001b30:	015b      	lsls	r3, r3, #5
 8001b32:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	68da      	ldr	r2, [r3, #12]
 8001b38:	23f0      	movs	r3, #240	@ 0xf0
 8001b3a:	011b      	lsls	r3, r3, #4
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d008      	beq.n	8001b52 <HAL_SPI_Init+0xaa>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68da      	ldr	r2, [r3, #12]
 8001b44:	23e0      	movs	r3, #224	@ 0xe0
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d002      	beq.n	8001b52 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	2382      	movs	r3, #130	@ 0x82
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6899      	ldr	r1, [r3, #8]
 8001b60:	2384      	movs	r3, #132	@ 0x84
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	400b      	ands	r3, r1
 8001b66:	431a      	orrs	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	691b      	ldr	r3, [r3, #16]
 8001b6c:	2102      	movs	r1, #2
 8001b6e:	400b      	ands	r3, r1
 8001b70:	431a      	orrs	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	695b      	ldr	r3, [r3, #20]
 8001b76:	2101      	movs	r1, #1
 8001b78:	400b      	ands	r3, r1
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6999      	ldr	r1, [r3, #24]
 8001b80:	2380      	movs	r3, #128	@ 0x80
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	400b      	ands	r3, r1
 8001b86:	431a      	orrs	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	2138      	movs	r1, #56	@ 0x38
 8001b8e:	400b      	ands	r3, r1
 8001b90:	431a      	orrs	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	2180      	movs	r1, #128	@ 0x80
 8001b98:	400b      	ands	r3, r1
 8001b9a:	431a      	orrs	r2, r3
 8001b9c:	0011      	movs	r1, r2
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ba2:	2380      	movs	r3, #128	@ 0x80
 8001ba4:	019b      	lsls	r3, r3, #6
 8001ba6:	401a      	ands	r2, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	430a      	orrs	r2, r1
 8001bae:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	0c1b      	lsrs	r3, r3, #16
 8001bb6:	2204      	movs	r2, #4
 8001bb8:	401a      	ands	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bbe:	2110      	movs	r1, #16
 8001bc0:	400b      	ands	r3, r1
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc8:	2108      	movs	r1, #8
 8001bca:	400b      	ands	r3, r1
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	68d9      	ldr	r1, [r3, #12]
 8001bd2:	23f0      	movs	r3, #240	@ 0xf0
 8001bd4:	011b      	lsls	r3, r3, #4
 8001bd6:	400b      	ands	r3, r1
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	0011      	movs	r1, r2
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	2380      	movs	r3, #128	@ 0x80
 8001be0:	015b      	lsls	r3, r3, #5
 8001be2:	401a      	ands	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	430a      	orrs	r2, r1
 8001bea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	69da      	ldr	r2, [r3, #28]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4907      	ldr	r1, [pc, #28]	@ (8001c14 <HAL_SPI_Init+0x16c>)
 8001bf8:	400a      	ands	r2, r1
 8001bfa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	225d      	movs	r2, #93	@ 0x5d
 8001c06:	2101      	movs	r1, #1
 8001c08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	b004      	add	sp, #16
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	fffff7ff 	.word	0xfffff7ff

08001c18 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b088      	sub	sp, #32
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	1dbb      	adds	r3, r7, #6
 8001c26:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001c28:	231f      	movs	r3, #31
 8001c2a:	18fb      	adds	r3, r7, r3
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	225c      	movs	r2, #92	@ 0x5c
 8001c34:	5c9b      	ldrb	r3, [r3, r2]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d101      	bne.n	8001c3e <HAL_SPI_Transmit+0x26>
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	e147      	b.n	8001ece <HAL_SPI_Transmit+0x2b6>
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	225c      	movs	r2, #92	@ 0x5c
 8001c42:	2101      	movs	r1, #1
 8001c44:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c46:	f7fe ffe7 	bl	8000c18 <HAL_GetTick>
 8001c4a:	0003      	movs	r3, r0
 8001c4c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001c4e:	2316      	movs	r3, #22
 8001c50:	18fb      	adds	r3, r7, r3
 8001c52:	1dba      	adds	r2, r7, #6
 8001c54:	8812      	ldrh	r2, [r2, #0]
 8001c56:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	225d      	movs	r2, #93	@ 0x5d
 8001c5c:	5c9b      	ldrb	r3, [r3, r2]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d004      	beq.n	8001c6e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8001c64:	231f      	movs	r3, #31
 8001c66:	18fb      	adds	r3, r7, r3
 8001c68:	2202      	movs	r2, #2
 8001c6a:	701a      	strb	r2, [r3, #0]
    goto error;
 8001c6c:	e128      	b.n	8001ec0 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <HAL_SPI_Transmit+0x64>
 8001c74:	1dbb      	adds	r3, r7, #6
 8001c76:	881b      	ldrh	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d104      	bne.n	8001c86 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8001c7c:	231f      	movs	r3, #31
 8001c7e:	18fb      	adds	r3, r7, r3
 8001c80:	2201      	movs	r2, #1
 8001c82:	701a      	strb	r2, [r3, #0]
    goto error;
 8001c84:	e11c      	b.n	8001ec0 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	225d      	movs	r2, #93	@ 0x5d
 8001c8a:	2103      	movs	r1, #3
 8001c8c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	68ba      	ldr	r2, [r7, #8]
 8001c98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	1dba      	adds	r2, r7, #6
 8001c9e:	8812      	ldrh	r2, [r2, #0]
 8001ca0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	1dba      	adds	r2, r7, #6
 8001ca6:	8812      	ldrh	r2, [r2, #0]
 8001ca8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2200      	movs	r2, #0
 8001cae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2244      	movs	r2, #68	@ 0x44
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2246      	movs	r2, #70	@ 0x46
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	2380      	movs	r3, #128	@ 0x80
 8001cd2:	021b      	lsls	r3, r3, #8
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d110      	bne.n	8001cfa <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2140      	movs	r1, #64	@ 0x40
 8001ce4:	438a      	bics	r2, r1
 8001ce6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2180      	movs	r1, #128	@ 0x80
 8001cf4:	01c9      	lsls	r1, r1, #7
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2240      	movs	r2, #64	@ 0x40
 8001d02:	4013      	ands	r3, r2
 8001d04:	2b40      	cmp	r3, #64	@ 0x40
 8001d06:	d007      	beq.n	8001d18 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2140      	movs	r1, #64	@ 0x40
 8001d14:	430a      	orrs	r2, r1
 8001d16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	68da      	ldr	r2, [r3, #12]
 8001d1c:	23e0      	movs	r3, #224	@ 0xe0
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d952      	bls.n	8001dca <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d004      	beq.n	8001d36 <HAL_SPI_Transmit+0x11e>
 8001d2c:	2316      	movs	r3, #22
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d143      	bne.n	8001dbe <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d3a:	881a      	ldrh	r2, [r3, #0]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d46:	1c9a      	adds	r2, r3, #2
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	3b01      	subs	r3, #1
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001d5a:	e030      	b.n	8001dbe <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	2202      	movs	r2, #2
 8001d64:	4013      	ands	r3, r2
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d112      	bne.n	8001d90 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d6e:	881a      	ldrh	r2, [r3, #0]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d7a:	1c9a      	adds	r2, r3, #2
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	3b01      	subs	r3, #1
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001d8e:	e016      	b.n	8001dbe <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d90:	f7fe ff42 	bl	8000c18 <HAL_GetTick>
 8001d94:	0002      	movs	r2, r0
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d802      	bhi.n	8001da6 <HAL_SPI_Transmit+0x18e>
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	3301      	adds	r3, #1
 8001da4:	d102      	bne.n	8001dac <HAL_SPI_Transmit+0x194>
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d108      	bne.n	8001dbe <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8001dac:	231f      	movs	r3, #31
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	2203      	movs	r2, #3
 8001db2:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	225d      	movs	r2, #93	@ 0x5d
 8001db8:	2101      	movs	r1, #1
 8001dba:	5499      	strb	r1, [r3, r2]
          goto error;
 8001dbc:	e080      	b.n	8001ec0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1c9      	bne.n	8001d5c <HAL_SPI_Transmit+0x144>
 8001dc8:	e053      	b.n	8001e72 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d004      	beq.n	8001ddc <HAL_SPI_Transmit+0x1c4>
 8001dd2:	2316      	movs	r3, #22
 8001dd4:	18fb      	adds	r3, r7, r3
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d145      	bne.n	8001e68 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	330c      	adds	r3, #12
 8001de6:	7812      	ldrb	r2, [r2, #0]
 8001de8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	b29a      	uxth	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8001e02:	e031      	b.n	8001e68 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	2202      	movs	r2, #2
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d113      	bne.n	8001e3a <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	330c      	adds	r3, #12
 8001e1c:	7812      	ldrb	r2, [r2, #0]
 8001e1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e24:	1c5a      	adds	r2, r3, #1
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	3b01      	subs	r3, #1
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001e38:	e016      	b.n	8001e68 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e3a:	f7fe feed 	bl	8000c18 <HAL_GetTick>
 8001e3e:	0002      	movs	r2, r0
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d802      	bhi.n	8001e50 <HAL_SPI_Transmit+0x238>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	d102      	bne.n	8001e56 <HAL_SPI_Transmit+0x23e>
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d108      	bne.n	8001e68 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8001e56:	231f      	movs	r3, #31
 8001e58:	18fb      	adds	r3, r7, r3
 8001e5a:	2203      	movs	r2, #3
 8001e5c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	225d      	movs	r2, #93	@ 0x5d
 8001e62:	2101      	movs	r1, #1
 8001e64:	5499      	strb	r1, [r3, r2]
          goto error;
 8001e66:	e02b      	b.n	8001ec0 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1c8      	bne.n	8001e04 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	6839      	ldr	r1, [r7, #0]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f000 f95d 	bl	8002138 <SPI_EndRxTxTransaction>
 8001e7e:	1e03      	subs	r3, r0, #0
 8001e80:	d002      	beq.n	8001e88 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2220      	movs	r2, #32
 8001e86:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10a      	bne.n	8001ea6 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e90:	2300      	movs	r3, #0
 8001e92:	613b      	str	r3, [r7, #16]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d004      	beq.n	8001eb8 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8001eae:	231f      	movs	r3, #31
 8001eb0:	18fb      	adds	r3, r7, r3
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	701a      	strb	r2, [r3, #0]
 8001eb6:	e003      	b.n	8001ec0 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	225d      	movs	r2, #93	@ 0x5d
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	225c      	movs	r2, #92	@ 0x5c
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001ec8:	231f      	movs	r3, #31
 8001eca:	18fb      	adds	r3, r7, r3
 8001ecc:	781b      	ldrb	r3, [r3, #0]
}
 8001ece:	0018      	movs	r0, r3
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	b008      	add	sp, #32
 8001ed4:	bd80      	pop	{r7, pc}
	...

08001ed8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b088      	sub	sp, #32
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	1dfb      	adds	r3, r7, #7
 8001ee6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001ee8:	f7fe fe96 	bl	8000c18 <HAL_GetTick>
 8001eec:	0002      	movs	r2, r0
 8001eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ef0:	1a9b      	subs	r3, r3, r2
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	18d3      	adds	r3, r2, r3
 8001ef6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001ef8:	f7fe fe8e 	bl	8000c18 <HAL_GetTick>
 8001efc:	0003      	movs	r3, r0
 8001efe:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001f00:	4b3a      	ldr	r3, [pc, #232]	@ (8001fec <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	015b      	lsls	r3, r3, #5
 8001f06:	0d1b      	lsrs	r3, r3, #20
 8001f08:	69fa      	ldr	r2, [r7, #28]
 8001f0a:	4353      	muls	r3, r2
 8001f0c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f0e:	e058      	b.n	8001fc2 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	3301      	adds	r3, #1
 8001f14:	d055      	beq.n	8001fc2 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001f16:	f7fe fe7f 	bl	8000c18 <HAL_GetTick>
 8001f1a:	0002      	movs	r2, r0
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d902      	bls.n	8001f2c <SPI_WaitFlagStateUntilTimeout+0x54>
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d142      	bne.n	8001fb2 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	685a      	ldr	r2, [r3, #4]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	21e0      	movs	r1, #224	@ 0xe0
 8001f38:	438a      	bics	r2, r1
 8001f3a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	2382      	movs	r3, #130	@ 0x82
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d113      	bne.n	8001f70 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	2380      	movs	r3, #128	@ 0x80
 8001f4e:	021b      	lsls	r3, r3, #8
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d005      	beq.n	8001f60 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	2380      	movs	r3, #128	@ 0x80
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d107      	bne.n	8001f70 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2140      	movs	r1, #64	@ 0x40
 8001f6c:	438a      	bics	r2, r1
 8001f6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f74:	2380      	movs	r3, #128	@ 0x80
 8001f76:	019b      	lsls	r3, r3, #6
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d110      	bne.n	8001f9e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	491a      	ldr	r1, [pc, #104]	@ (8001ff0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001f88:	400a      	ands	r2, r1
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2180      	movs	r1, #128	@ 0x80
 8001f98:	0189      	lsls	r1, r1, #6
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	225d      	movs	r2, #93	@ 0x5d
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	225c      	movs	r2, #92	@ 0x5c
 8001faa:	2100      	movs	r1, #0
 8001fac:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e017      	b.n	8001fe2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d101      	bne.n	8001fbc <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	68ba      	ldr	r2, [r7, #8]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	68ba      	ldr	r2, [r7, #8]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	425a      	negs	r2, r3
 8001fd2:	4153      	adcs	r3, r2
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	001a      	movs	r2, r3
 8001fd8:	1dfb      	adds	r3, r7, #7
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d197      	bne.n	8001f10 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	b008      	add	sp, #32
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	20000000 	.word	0x20000000
 8001ff0:	ffffdfff 	.word	0xffffdfff

08001ff4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b08a      	sub	sp, #40	@ 0x28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
 8002000:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002002:	2317      	movs	r3, #23
 8002004:	18fb      	adds	r3, r7, r3
 8002006:	2200      	movs	r2, #0
 8002008:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800200a:	f7fe fe05 	bl	8000c18 <HAL_GetTick>
 800200e:	0002      	movs	r2, r0
 8002010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002012:	1a9b      	subs	r3, r3, r2
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	18d3      	adds	r3, r2, r3
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800201a:	f7fe fdfd 	bl	8000c18 <HAL_GetTick>
 800201e:	0003      	movs	r3, r0
 8002020:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	330c      	adds	r3, #12
 8002028:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800202a:	4b41      	ldr	r3, [pc, #260]	@ (8002130 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	0013      	movs	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	189b      	adds	r3, r3, r2
 8002034:	00da      	lsls	r2, r3, #3
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	0d1b      	lsrs	r3, r3, #20
 800203a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800203c:	4353      	muls	r3, r2
 800203e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002040:	e068      	b.n	8002114 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002042:	68ba      	ldr	r2, [r7, #8]
 8002044:	23c0      	movs	r3, #192	@ 0xc0
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	429a      	cmp	r2, r3
 800204a:	d10a      	bne.n	8002062 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d107      	bne.n	8002062 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	b2da      	uxtb	r2, r3
 8002058:	2117      	movs	r1, #23
 800205a:	187b      	adds	r3, r7, r1
 800205c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800205e:	187b      	adds	r3, r7, r1
 8002060:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	3301      	adds	r3, #1
 8002066:	d055      	beq.n	8002114 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002068:	f7fe fdd6 	bl	8000c18 <HAL_GetTick>
 800206c:	0002      	movs	r2, r0
 800206e:	6a3b      	ldr	r3, [r7, #32]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002074:	429a      	cmp	r2, r3
 8002076:	d902      	bls.n	800207e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800207a:	2b00      	cmp	r3, #0
 800207c:	d142      	bne.n	8002104 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	21e0      	movs	r1, #224	@ 0xe0
 800208a:	438a      	bics	r2, r1
 800208c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	2382      	movs	r3, #130	@ 0x82
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	429a      	cmp	r2, r3
 8002098:	d113      	bne.n	80020c2 <SPI_WaitFifoStateUntilTimeout+0xce>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	2380      	movs	r3, #128	@ 0x80
 80020a0:	021b      	lsls	r3, r3, #8
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d005      	beq.n	80020b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	689a      	ldr	r2, [r3, #8]
 80020aa:	2380      	movs	r3, #128	@ 0x80
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d107      	bne.n	80020c2 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2140      	movs	r1, #64	@ 0x40
 80020be:	438a      	bics	r2, r1
 80020c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020c6:	2380      	movs	r3, #128	@ 0x80
 80020c8:	019b      	lsls	r3, r3, #6
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d110      	bne.n	80020f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4916      	ldr	r1, [pc, #88]	@ (8002134 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80020da:	400a      	ands	r2, r1
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2180      	movs	r1, #128	@ 0x80
 80020ea:	0189      	lsls	r1, r1, #6
 80020ec:	430a      	orrs	r2, r1
 80020ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	225d      	movs	r2, #93	@ 0x5d
 80020f4:	2101      	movs	r1, #1
 80020f6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	225c      	movs	r2, #92	@ 0x5c
 80020fc:	2100      	movs	r1, #0
 80020fe:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e010      	b.n	8002126 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800210a:	2300      	movs	r3, #0
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	3b01      	subs	r3, #1
 8002112:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	4013      	ands	r3, r2
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	429a      	cmp	r2, r3
 8002122:	d18e      	bne.n	8002042 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	0018      	movs	r0, r3
 8002128:	46bd      	mov	sp, r7
 800212a:	b00a      	add	sp, #40	@ 0x28
 800212c:	bd80      	pop	{r7, pc}
 800212e:	46c0      	nop			@ (mov r8, r8)
 8002130:	20000000 	.word	0x20000000
 8002134:	ffffdfff 	.word	0xffffdfff

08002138 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af02      	add	r7, sp, #8
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002144:	68ba      	ldr	r2, [r7, #8]
 8002146:	23c0      	movs	r3, #192	@ 0xc0
 8002148:	0159      	lsls	r1, r3, #5
 800214a:	68f8      	ldr	r0, [r7, #12]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	0013      	movs	r3, r2
 8002152:	2200      	movs	r2, #0
 8002154:	f7ff ff4e 	bl	8001ff4 <SPI_WaitFifoStateUntilTimeout>
 8002158:	1e03      	subs	r3, r0, #0
 800215a:	d007      	beq.n	800216c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002160:	2220      	movs	r2, #32
 8002162:	431a      	orrs	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e027      	b.n	80021bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	0013      	movs	r3, r2
 8002176:	2200      	movs	r2, #0
 8002178:	2180      	movs	r1, #128	@ 0x80
 800217a:	f7ff fead 	bl	8001ed8 <SPI_WaitFlagStateUntilTimeout>
 800217e:	1e03      	subs	r3, r0, #0
 8002180:	d007      	beq.n	8002192 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002186:	2220      	movs	r2, #32
 8002188:	431a      	orrs	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e014      	b.n	80021bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	23c0      	movs	r3, #192	@ 0xc0
 8002196:	00d9      	lsls	r1, r3, #3
 8002198:	68f8      	ldr	r0, [r7, #12]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	0013      	movs	r3, r2
 80021a0:	2200      	movs	r2, #0
 80021a2:	f7ff ff27 	bl	8001ff4 <SPI_WaitFifoStateUntilTimeout>
 80021a6:	1e03      	subs	r3, r0, #0
 80021a8:	d007      	beq.n	80021ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ae:	2220      	movs	r2, #32
 80021b0:	431a      	orrs	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e000      	b.n	80021bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	0018      	movs	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	b004      	add	sp, #16
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <memset>:
 80021c4:	0003      	movs	r3, r0
 80021c6:	1882      	adds	r2, r0, r2
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d100      	bne.n	80021ce <memset+0xa>
 80021cc:	4770      	bx	lr
 80021ce:	7019      	strb	r1, [r3, #0]
 80021d0:	3301      	adds	r3, #1
 80021d2:	e7f9      	b.n	80021c8 <memset+0x4>

080021d4 <__libc_init_array>:
 80021d4:	b570      	push	{r4, r5, r6, lr}
 80021d6:	2600      	movs	r6, #0
 80021d8:	4c0c      	ldr	r4, [pc, #48]	@ (800220c <__libc_init_array+0x38>)
 80021da:	4d0d      	ldr	r5, [pc, #52]	@ (8002210 <__libc_init_array+0x3c>)
 80021dc:	1b64      	subs	r4, r4, r5
 80021de:	10a4      	asrs	r4, r4, #2
 80021e0:	42a6      	cmp	r6, r4
 80021e2:	d109      	bne.n	80021f8 <__libc_init_array+0x24>
 80021e4:	2600      	movs	r6, #0
 80021e6:	f000 f819 	bl	800221c <_init>
 80021ea:	4c0a      	ldr	r4, [pc, #40]	@ (8002214 <__libc_init_array+0x40>)
 80021ec:	4d0a      	ldr	r5, [pc, #40]	@ (8002218 <__libc_init_array+0x44>)
 80021ee:	1b64      	subs	r4, r4, r5
 80021f0:	10a4      	asrs	r4, r4, #2
 80021f2:	42a6      	cmp	r6, r4
 80021f4:	d105      	bne.n	8002202 <__libc_init_array+0x2e>
 80021f6:	bd70      	pop	{r4, r5, r6, pc}
 80021f8:	00b3      	lsls	r3, r6, #2
 80021fa:	58eb      	ldr	r3, [r5, r3]
 80021fc:	4798      	blx	r3
 80021fe:	3601      	adds	r6, #1
 8002200:	e7ee      	b.n	80021e0 <__libc_init_array+0xc>
 8002202:	00b3      	lsls	r3, r6, #2
 8002204:	58eb      	ldr	r3, [r5, r3]
 8002206:	4798      	blx	r3
 8002208:	3601      	adds	r6, #1
 800220a:	e7f2      	b.n	80021f2 <__libc_init_array+0x1e>
 800220c:	08002274 	.word	0x08002274
 8002210:	08002274 	.word	0x08002274
 8002214:	08002278 	.word	0x08002278
 8002218:	08002274 	.word	0x08002274

0800221c <_init>:
 800221c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800221e:	46c0      	nop			@ (mov r8, r8)
 8002220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002222:	bc08      	pop	{r3}
 8002224:	469e      	mov	lr, r3
 8002226:	4770      	bx	lr

08002228 <_fini>:
 8002228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800222a:	46c0      	nop			@ (mov r8, r8)
 800222c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800222e:	bc08      	pop	{r3}
 8002230:	469e      	mov	lr, r3
 8002232:	4770      	bx	lr
