$date
	Mon Jul 14 20:27:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module B_1_q1_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module ob1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$scope module ob2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$scope module ob3 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var reg 1 $ c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#500
0!
0$
0#
0"
#1000
1#
#1500
0#
1"
#2000
1!
1$
1#
#3000
