verilog work "clock_divider.v"
verilog work "clock_divider_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
