#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018721148630 .scope module, "PWM_tb" "PWM_tb" 2 4;
 .timescale -9 -9;
v0000018721143ea0_0 .var "CMPA", 13 0;
v0000018721143f40_0 .net "PWM_OUT", 0 0, L_000001872114b500;  1 drivers
v0000018721143fe0_0 .var "clk", 0 0;
v0000018721144080_0 .var "rst", 0 0;
S_00000187211487c0 .scope module, "pwm" "PWM" 2 11, 3 1 0, S_0000018721148630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 14 "CMPA";
    .port_info 3 /OUTPUT 1 "PWM_OUT";
P_00000187211350d0 .param/l "KCLKDIV" 0 3 1, +C4<00000000000000011000011010100000>;
P_0000018721135108 .param/l "KCLKDIV_BIT" 0 3 9, +C4<00000000000000000000000000010001>;
P_0000018721135140 .param/l "KPERIOD" 0 3 1, C4<10100010110000>;
L_000001872114b500 .functor BUFZ 1, v00000187211489f0_0, C4<0>, C4<0>, C4<0>;
v0000018721148950_0 .net "CMPA", 13 0, v0000018721143ea0_0;  1 drivers
v0000018721112e10_0 .net "PWM_OUT", 0 0, L_000001872114b500;  alias, 1 drivers
v00000187211489f0_0 .var "PWM_OUT_l", 0 0;
v0000018721143b80_0 .var "TBCTR", 13 0;
v0000018721143c20_0 .net "clk", 0 0, v0000018721143fe0_0;  1 drivers
v0000018721143cc0_0 .var "clk_pwm", 0 0;
v0000018721143d60_0 .var "clk_pwm_cnt", 16 0;
v0000018721143e00_0 .net "rst", 0 0, v0000018721144080_0;  1 drivers
E_00000187211490d0 .event posedge, v0000018721143cc0_0;
E_0000018721149e10 .event posedge, v0000018721143c20_0;
    .scope S_00000187211487c0;
T_0 ;
    %wait E_0000018721149e10;
    %load/vec4 v0000018721143e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018721143cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018721143d60_0;
    %pad/u 32;
    %cmpi/u 100000, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0000018721143d60_0;
    %addi 1, 0, 17;
    %assign/vec4 v0000018721143d60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0000018721143d60_0, 0;
    %load/vec4 v0000018721143cc0_0;
    %inv;
    %assign/vec4 v0000018721143cc0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000187211487c0;
T_1 ;
    %wait E_00000187211490d0;
    %load/vec4 v0000018721143e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000018721143b80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018721143b80_0;
    %load/vec4 v0000018721148950_0;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0000018721143b80_0;
    %addi 1, 0, 14;
    %assign/vec4 v0000018721143b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000187211489f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000018721143b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000187211489f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018721148630;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000018721143fe0_0;
    %nor/r;
    %store/vec4 v0000018721143fe0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018721148630;
T_3 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018721144080_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018721144080_0, 0, 1;
    %vpi_call 2 24 "$dumpfile", "PWM.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000018721148630;
T_4 ;
    %delay 5000000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "PWM_tb.sv";
    "./PWM.sv";
