<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
	<head>
	<meta http-equiv="Content-Type"content="text/html; charset=utf-8">
		<title>Kactus2 generated documentation for component CAN_FD_IP_Core 2.1</title>
	</head>
	<body>
		<h6>This document was generated by Kactus2 on 20.04.2018 15:53:33 by user </h6>
		<p>
		<strong>Table of contents</strong><br>
		<a href="#CTU:ip:CAN_FD_IP_Core:2.1">1. Component&nbsp;CTU - ip - CAN_FD_IP_Core - 2.1</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#CTU:ip:CAN_FD_IP_Core:2.1.kts_params">1.1. Kactus2 attributes</a><br>
		&nbsp;&nbsp;&nbsp;<a href="#CTU:ip:CAN_FD_IP_Core:2.1.memoryMaps">1.2. Memory maps</a><br>
		</p>
		<h1><a id="CTU:ip:CAN_FD_IP_Core:2.1">1. Component CTU - ip - CAN_FD_IP_Core - 2.1</a></h1>
		<p>
		<img src="CTU.ip.CAN_FD_IP_Core.2.1.png" alt="CTU - ip - CAN_FD_IP_Core - 2.1 preview picture"><br>
		<strong>Description:</strong> CAN FD IP Core from Ondrej Ille written at Czech Technical University, department of Measurement.<br>
		<strong>IP-Xact file: </strong><a href="CAN_FD_IP_Core.2.1.xml">CAN_FD_IP_Core.2.1.xml</a><br>
		</p>
		<h2><a id="CTU:ip:CAN_FD_IP_Core:2.1.kts_params">1.1 Kactus2 attributes</a></h2>
		<p>
			<strong>&nbsp;&nbsp;&nbsp;Product hierarchy: </strong>IP<br>
			<strong>&nbsp;&nbsp;&nbsp;Component implementation: </strong>HW<br>
			<strong>&nbsp;&nbsp;&nbsp;Component firmness: </strong>Mutable<br>
		</p>
		<h2><a id="CTU:ip:CAN_FD_IP_Core:2.1.memoryMaps">1.2 Memory maps</a></h2>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.memoryMap.Regs">1.2.1 Regs</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> CTU CAN FD IP Core is designed as 32 bit peripheria with byte enable support for 8, 16 or 32 bit access. Unaligned access is not supported. Byte or half word access is executed via byte enable signal. The memory is organized as Big endian. Write to read only memory location will have no effect. Read from write only memory location will return zeroes. The memory map consists of following memory regions:<br>
			&nbsp;&nbsp;&nbsp;<strong>Address unit bits (AUB):</strong> 8<br>
			</p>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.addressBlock.Control_registers">1.2.1.1 Control_registers</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Control registers memory region.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in Control_registers.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td>register</td>
					<td>'h0</td>
					<td>256</td>
					<td>32</td>
					<td></td>
					<td>true</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.DEVICE_ID">1.2.1.1.1 DEVICE_ID</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Register contains the identifer of CAN FD IP function. It can be used to determine if CAN IP function is mapped correctly on its base address.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in DEVICE_ID.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h0</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register DEVICE_ID contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register DEVICE_ID.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DEVICE_ID">DEVICE_ID</a></td>
					<td>0</td>
					<td>16</td>
					<td></td>
					<td>read-only</td>
					<td>'hCAFD</td>
					<td></td>
					<td>Device ID</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.MODE">1.2.1.1.2 MODE</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> MODE register controls operating modes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in MODE.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register MODE contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register MODE.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RST">RST</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Writing logic 1 resets the core. It has the same effect as logic 0 on "res_n" input of the controller.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FDE">FDE</a></td>
					<td>4</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>Enable flexible data rate support. When disabled, receiving recessive EDL bit (Flexible data-rate frame) causes Form error. This bit does not affect capability to transmitt FD Frames.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TSM">TSM</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Tripple sampling mode. Bus value is sampled three times when this mode is enabled. Even if this bit is set, triple sampling is used only during Nominal data rate. CAN standard reccomends to use tripple sampling at low Bit rates.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RTR_PREF">RTR_PREF</a></td>
					<td>5</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>RTR Frame preferred behavior. When RTR frame is sent non-zero dlc code can be inserted. This bit specifies the behavior of controller when sending RTR Frames.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ACF">ACF</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Acknowledge forbidden mode. When this mode is enabled, acknowledge is not sent even if received CRC matches the calculated one.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOM">LOM</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Listen only mode. In this mode controller only receives data and sends only recessive bits on the bus. When a dominant bus is sent it is rerouted internally so that bus value remains the same. Note that when this mode is enabled controller will not transmit any inserted frame!</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.STM">STM</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Self test mode. In this mode transmitted frame is considered valid even if acknowledge was not received.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.AFM">AFM</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Acceptance filters mode. If this mode is enabled, acceptance filters are used on  RX Frames . If disabled, every received frame is stored in the RX buffer. This bit has meaning only if there is at least one filter synthesized.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.COMMAND">1.2.1.1.3 COMMAND</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Writing logic 1 into each bit gives different command to the IP Core. After writing logic 1, logic 0 does not have to be written.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in COMMAND.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h5</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>writeOnce</td>
				</tr>
			</table>
			<h4>Register COMMAND contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register COMMAND.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.AT">AT</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Abort transmission of CAN frame. CTU CAN FD IP Core will immediately move to the Interframe state. If the Core is a receiver, this command has no effect. Aborting transmission can be used to release the bus immediately. If another unit is receiving frame whose transmission is aborted, it will start transmitting Error frame due to Stuff Error. TXT Buffer will move to TX Error state.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RRB">RRB</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Release Receive buffer. This command deletes all data from the Receive buffer and restarts its memory pointers.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.CDO">CDO</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Clear data overrun flag. This command will clear data overrun flag on RX Buffer.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.STATUS">1.2.1.1.4 STATUS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Register signals various states of CTU CAN FD IP Core. Logic 1 signals active state/flag.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in STATUS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h6</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register STATUS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register STATUS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RBS">RBS</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Receive buffer is not empty.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TBS">TBS</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>TXT buffer status. Active if at least one of the TXT Buffers is in "Empty" state.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DOS">DOS</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Data overrun status (flag). A frame was lost due to insufficient space in the Receive buffer. This bit can be cleaned by CDO command.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ET">ET</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Error frame is beeing transmitted at the moment.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RS">RS</a></td>
					<td>4</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CTU CAN FD IP Core is a receiver of CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TS">TS</a></td>
					<td>5</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CTU CAN FD IP Core is a transmitter of CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ES">ES</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Error status. Error warning limit was reached at any of error counters.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BS">BS</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>Bus status. Bus is "idle", the controller is " integrating" or "bus off". Therefore this bit is active when there is no activity on the bus.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.SETTINGS">1.2.1.1.5 SETTINGS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This register enables the whole CAN FD Core, configures FD Type, Internal loopback and retransmission options.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in SETTINGS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h7</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register SETTINGS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register SETTINGS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RTRLE">RTRLE</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Retransmitt limit enable. If enabled, the core only attempts to transmitt each frame up to RTR_TH times. If not succesfull, the TXT Buffer will end up in "Failed" state.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RTR_TH">RTR_TH</a></td>
					<td>1</td>
					<td>4</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>The maximal amount of retransmission attempts.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.INT_LOOP">INT_LOOP</a></td>
					<td>5</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Internal loop-back option (recommended  only for testing). If internal loopback options is enabled the Core automatically receive any dominant bit it transmitts.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ENA">ENA</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Enable bit for the whole CAN FD Controller. When disabled, IP Core acts as if not connected to the CAN Bus.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FD_TYPE">FD_TYPE</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Selection between two possible CAN FD frame formats.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.INT_STAT">1.2.1.1.6 INT_STAT</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Reading this register returns Interrupt vector (status of generated Interrupts). Writing logic 1 to any bit clears according interrupt. Writing logic 0 has no effect.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in INT_STAT.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h8</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register INT_STAT contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register INT_STAT.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RI">RI</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Frame Received interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TI">TI</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Frame transceived interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EI">EI</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Error warning limit reached interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DOI">DOI</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Data overrun on RX Buffer Interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EPI">EPI</a></td>
					<td>4</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Node became error passive or bus off interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ALI">ALI</a></td>
					<td>5</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Arbitration lost interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BEI">BEI</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bus Error interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LFI">LFI</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Event logging finished interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RFI">RFI</a></td>
					<td>8</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Receive buffer full interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BSI">BSI</a></td>
					<td>9</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bit-rate shifted interrupt</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RBNEI">RBNEI</a></td>
					<td>10</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Receive buffer not empty Interrupt. Clearing this interrupt and not reading out content of RX Buffer via RX_DATA will re-activate the interrupt.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXBHCI">TXBHCI</a></td>
					<td>11</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>TX Buffer HW command interrupt. Anytime TX Buffer receives HW command from CAN Core, this interrupt will be acivated.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.RX_SETTINGS">1.2.1.1.7 RX_SETTINGS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Settings register for FIFO RX Buffer.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in RX_SETTINGS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h62</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register RX_SETTINGS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register RX_SETTINGS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RTSOP">RTSOP</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Receive buffer Timestamp option.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.INT_ENA_CLR">1.2.1.1.8 INT_ENA_CLR</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Writing logic 1 disables according interrupt. Writing logic 0 has no effect. Reading this register has no effect.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in INT_ENA_CLR.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h10</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>write-only</td>
				</tr>
			</table>
			<h4>Register INT_ENA_CLR contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register INT_ENA_CLR.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.INT_ENA_CLR">INT_ENA_CLR</a></td>
					<td>0</td>
					<td>12</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bit meaning is equivalent to register INT_STAT.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.INT_MASK_CLR">1.2.1.1.9 INT_MASK_CLR</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Writing logic 1 un-masks according interrupt. Writing logic 0 has no effect. Reading this register has no effect. Un-masked interrupt is captured, can be read from INT_STAT, and it does affect interrupt output of the CAN Core.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in INT_MASK_CLR.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h18</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>write-only</td>
				</tr>
			</table>
			<h4>Register INT_MASK_CLR contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register INT_MASK_CLR.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.INT_MASK_CLR">INT_MASK_CLR</a></td>
					<td>0</td>
					<td>12</td>
					<td></td>
					<td></td>
					<td>'h0</td>
					<td></td>
					<td>Bit meaning is equivalent to register INT_STAT.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.INT_MASK_SET">1.2.1.1.10 INT_MASK_SET</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Writing logic 1 masks according interrupt. Writing logic 0 has no effect. Reading this register returns status of the interrupt mask. Masked interrupt is captured, and can be read from INT_STAT, but does not affect interrupt output of the CAN Core.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in INT_MASK_SET.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h14</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register INT_MASK_SET contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register INT_MASK_SET.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.INT_MASK_SET">INT_MASK_SET</a></td>
					<td>0</td>
					<td>12</td>
					<td></td>
					<td></td>
					<td>'h0</td>
					<td></td>
					<td>Bit meaning is equivalent to register INT_STAT.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.INT_ENA_SET">1.2.1.1.11 INT_ENA_SET</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Writing logic 1 to a bit enables according interrupt.Writing logic 0 has no effect. Reading the register returns logic 1 in every bit whose interrupt capturing is enabled.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in INT_ENA_SET.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'hC</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register INT_ENA_SET contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register INT_ENA_SET.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.INT_ENA_SET">INT_ENA_SET</a></td>
					<td>0</td>
					<td>12</td>
					<td></td>
					<td></td>
					<td>'h0</td>
					<td></td>
					<td>Bit meaning is equivalent to register INT_STAT.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.BTR_FD">1.2.1.1.12 BTR_FD</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Bit timing register for data bit-rate.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in BTR_FD.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h20</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register BTR_FD contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register BTR_FD.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PH2_FD">PH2_FD</a></td>
					<td>13</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td>3</td>
					<td></td>
					<td>Phase 2 segment</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PROP_FD">PROP_FD</a></td>
					<td>0</td>
					<td>6</td>
					<td></td>
					<td></td>
					<td>3</td>
					<td></td>
					<td>Propagation segment</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PH1_FD">PH1_FD</a></td>
					<td>7</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td>3</td>
					<td></td>
					<td>Phase 1 segment</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BRP_FD">BRP_FD</a></td>
					<td>19</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td>4</td>
					<td></td>
					<td>Baud-rate prescaler</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.SJW_FD">SJW_FD</a></td>
					<td>27</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td>2</td>
					<td></td>
					<td>Synchronisation jump width</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.VERSION">1.2.1.1.13 VERSION</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Version register with IP Core version.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in VERSION.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h2</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register VERSION contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register VERSION.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.VER_MINOR">VER_MINOR</a></td>
					<td>0</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Minor part of the IP Core version. E.g for version 2.1 this field has value 0x01.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.VER_MAJOR">VER_MAJOR</a></td>
					<td>8</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Minor part of the IP Core version. E.g for version 2.1 this field has value 0x02.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.BTR">1.2.1.1.14 BTR</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Bit timing register for nominal bit-rate.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in BTR.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h1C</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register BTR contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register BTR.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PROP">PROP</a></td>
					<td>0</td>
					<td>7</td>
					<td></td>
					<td></td>
					<td>5</td>
					<td></td>
					<td>Propagation segment</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PH1">PH1</a></td>
					<td>7</td>
					<td>6</td>
					<td></td>
					<td></td>
					<td>3</td>
					<td></td>
					<td>Phase 1 segment</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PH2">PH2</a></td>
					<td>13</td>
					<td>6</td>
					<td></td>
					<td></td>
					<td>5</td>
					<td></td>
					<td>Phase 2 segment</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BRP">BRP</a></td>
					<td>19</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td>'hA</td>
					<td></td>
					<td>Baud-rate prescaler</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.SJW">SJW</a></td>
					<td>27</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td>2</td>
					<td></td>
					<td>Synchronisation jump width</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.ALC">1.2.1.1.15 ALC</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Arbitration lost capture register. <br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in ALC.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h75</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register ALC contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register ALC.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ALC_VAL">ALC_VAL</a></td>
					<td>0</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Arbitration lost capture value. Not supported yet. Do not use!</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.EWL">1.2.1.1.16 EWL</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Error warning limit register.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in EWL.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h24</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register EWL contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register EWL.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EWL_LIMIT">EWL_LIMIT</a></td>
					<td>0</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td>96</td>
					<td></td>
					<td>Error warning limit.  If an error warning limit is reached interrupt can be called. Error warning limit indicates heavily disturbed bus. Note that according to CAN specification this value is fixed at 96 and should not be configurable! The configuration of this value is one of the extra features of this IP Core.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.ERP">1.2.1.1.17 ERP</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Error passive limit register.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in ERP.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h25</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register ERP contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register ERP.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ERP_LIMIT">ERP_LIMIT</a></td>
					<td>0</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td>128</td>
					<td></td>
					<td>Error passive limit. When one of error counters (RXC/TXC) exceeds this value, i Fault confinement state changes to error passive. Note that according to CAN specification this value is fixed at 128 and should not be configurable! The configuration of this value is one of the extra features of this IP Core. Note that IP Core always turns to bus_off state once any error counter reaches 255!</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FAULT_STATE">1.2.1.1.18 FAULT_STATE</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Fault confinement state of the node. This state can be manipulated by writes to CTR_PRES register. When these counters are set Fault confinement state changes automatically.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FAULT_STATE.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h26</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register FAULT_STATE contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FAULT_STATE.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ERP">ERP</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Error passive</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BOF">BOF</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bus off</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ERA">ERA</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>Error active</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_A_VAL">1.2.1.1.19 FILTER_A_VAL</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Bit value for acceptance filters. Filters A, B, C are available. The identifier format is the same as transmitted and received identifier format. BASE Identifier is 11 LSB and Identifier extension are bits 28-12! Note that filter support is available by default but it can be left out from synthesis (to save logic) by setting "sup_filtX=false";. If the particular filter is not supported, writes to this register have no effect and read will return all zeroes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_A_VAL.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h38</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_A_VAL contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_A_VAL.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BIT_VAL_A_VAL">BIT_VAL_A_VAL</a></td>
					<td>0</td>
					<td>29</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bit Value for acceptance filters to be compared with income identifier. Only bits set in according to FILTER_A_MASK register are compared.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_STATUS">1.2.1.1.20 FILTER_STATUS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This register provides information if the Core is synthesized with fillter support.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_STATUS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h56</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register FILTER_STATUS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_STATUS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.SFA">SFA</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Logic 1 when the Core was synthesized with "sup_filtA = true" Otherwise logic 0.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.SFB">SFB</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Logic 1 when the Core was synthesized with "sup_filtB = true" Otherwise logic 0.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.SFR">SFR</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Logic 1 when the Core was synthesized with "sup_range = true" Otherwise logic 0.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.SFC">SFC</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Logic 1 when the Core was synthesized with "sup_filtC = true" Otherwise is logic 0.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TX_PRIORITY">1.2.1.1.21 TX_PRIORITY</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Priority of the TXT Buffers in TX Arbitrator. Higher priority value signals that buffer is selected earlier for transmission. If two buffers have equal priorities, the one with lower index is selected.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TX_PRIORITY.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h70</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register TX_PRIORITY contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TX_PRIORITY.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXT1P">TXT1P</a></td>
					<td>0</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>Priority of TXT Buffer 1.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXT2P">TXT2P</a></td>
					<td>4</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Priority of TXT Buffer 2.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXT3P">TXT3P</a></td>
					<td>8</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Priority of TXT Buffer 3.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXT4P">TXT4P</a></td>
					<td>12</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Priority of TXT Buffer 4.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TX_COMMAND">1.2.1.1.22 TX_COMMAND</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Command register for TXT Buffers. Command is activated by setting TXC(E,R,A) bit to logic 1. Buffer that receives the command is selected by setting bit TXBI(1..4) to logic 1. Command and index must be set by single access. Register is automatically erased upon the command completion and 0 does not need to be written. Reffer to description of TXT Buffer circuit for TXT buffer State machine.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TX_COMMAND.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h6C</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>write-only</td>
				</tr>
			</table>
			<h4>Register TX_COMMAND contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TX_COMMAND.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXCE">TXCE</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Activates "set_empty" command. Transits frone TX Done, TX Error or TX Aborted to Done.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXCR">TXCR</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Activates "set_ready" command. Transits frone TX Done, TX Error, TX Aborted or Empty to Ready.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXCA">TXCA</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Activates "set_abort" command. Transits from Ready to TX Aborted. If transmission is in progress (state TX in Progress) from the buffer, transits to TX Aborted if current transmission is not succesfull. If the transmission is sucesfull, it has no effect.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXI1">TXI1</a></td>
					<td>8</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Command is applied on TXT Buffer 1.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXI2">TXI2</a></td>
					<td>9</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Command is applied on TXT Buffer 2.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXI3">TXI3</a></td>
					<td>10</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXI4">TXI4</a></td>
					<td>11</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.YOLO_REG">1.2.1.1.23 YOLO_REG</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Register for fun :)<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in YOLO_REG.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h88</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register YOLO_REG contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register YOLO_REG.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.YOLO_VAL">YOLO_VAL</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td>'hDEADBEEF</td>
					<td></td>
					<td>What else could be in this register??</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.DEBUG_REGISTER">1.2.1.1.24 DEBUG_REGISTER</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Register for reading out state of the controller. This register is only for debugging purposes!<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in DEBUG_REGISTER.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h84</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register DEBUG_REGISTER contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register DEBUG_REGISTER.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.STUFF_COUNT">STUFF_COUNT</a></td>
					<td>0</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Actual stuff count modulo 8 as definned in ISO FD protocol. Stuff count is erased in the beginning of the frame and increased by one with each stuff bit until STUFF count field in ISO FD CRC. Then it stays fixed until the beginning of next frame. In non-ISO FD or normal CAN stuff bits are counted until the end of a frame. Note that this field is NOT gray encoded as defined in ISO FD standard. Stuff count is calculated only as long as controller is transceiving on the bus. During the reception this value remains fixed!</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DESTUFF_COUNT">DESTUFF_COUNT</a></td>
					<td>3</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Actual de-stuff count modulo 8 as defined in ISO FD protocol. De-Stuff count is erased in the beginning of the frame and increased by one with each de-stuffed bit until STUFF count field in ISO FD CRC. Then it stays fixed until beginning of next frame. In non-ISO FD or normal CAN de-stuff bits are counted until the end of the frame. Note that this field is NOT grey encoded as defined in ISO FD standard. De-stuff count is calculated in both. Transceiver as well as receiver.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PC_ARB">PC_ARB</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Protocol control State machine is in Arbitration field.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PC_CON">PC_CON</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Protocol control State machine is in Control field.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PC_DAT">PC_DAT</a></td>
					<td>8</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Protocol control State machine is in Data field.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PC_CRC">PC_CRC</a></td>
					<td>9</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Protocol control State machine is in CRC field.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PC_EOF">PC_EOF</a></td>
					<td>10</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Protocol control State machine is in End of file field.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PC_OVR">PC_OVR</a></td>
					<td>11</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Protocol control State machine is in Overload field.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PC_INT">PC_INT</a></td>
					<td>12</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Protocol control State machine is in Interrupt field.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TX_COUNTER">1.2.1.1.25 TX_COUNTER</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Counter for transmitted frames to enable bus traffic measurement.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TX_COUNTER.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h80</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register TX_COUNTER contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TX_COUNTER.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TX_COUNTER_VAL">TX_COUNTER_VAL</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Counter for transcieved frames to enable bus traffic measurement.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.RX_COUNTER">1.2.1.1.26 RX_COUNTER</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Counter for received frames to enable bus traffic measurement<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in RX_COUNTER.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h7C</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register RX_COUNTER contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register RX_COUNTER.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_COUNTER_VAL">RX_COUNTER_VAL</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Counter for received frames to enable bus traffic measurement</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.ERR_CAPT">1.2.1.1.27 ERR_CAPT</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Last error frame capture.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in ERR_CAPT.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h74</td>
					<td>8</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register ERR_CAPT contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register ERR_CAPT.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ERR_POS">ERR_POS</a></td>
					<td>0</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td>'h1F</td>
					<td></td>
					<td>Position of the last error.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ERR_TYPE">ERR_TYPE</a></td>
					<td>5</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Type of the last error</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TX_STATUS">1.2.1.1.28 TX_STATUS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Status of TXT Buffers. <br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TX_STATUS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h68</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register TX_STATUS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TX_STATUS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TX2S">TX2S</a></td>
					<td>4</td>
					<td>4</td>
					<td></td>
					<td></td>
					<td>'h8</td>
					<td></td>
					<td>Status of TXT Buffer 2. Bit field meaning is analogous to TX1S.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TX1S">TX1S</a></td>
					<td>0</td>
					<td>4</td>
					<td></td>
					<td></td>
					<td>'h8</td>
					<td></td>
					<td>Status of TXT Buffer 1.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TX3S">TX3S</a></td>
					<td>8</td>
					<td>4</td>
					<td></td>
					<td></td>
					<td>'h8</td>
					<td></td>
					<td>Status of TXT Buffer 3. Bit field meaning is analogous to TX1S.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TX4S">TX4S</a></td>
					<td>12</td>
					<td>4</td>
					<td></td>
					<td></td>
					<td>'h8</td>
					<td></td>
					<td>Status of TXT Buffer 4. Bit field meaning is analogous to TX1S.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TRV_DELAY">1.2.1.1.29 TRV_DELAY</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TRV_DELAY.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h78</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register TRV_DELAY contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TRV_DELAY.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TRV_DELAY_VALUE">TRV_DELAY_VALUE</a></td>
					<td>0</td>
					<td>16</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>When sending CAN FD Frame with bit rate shift, transceiver delay is measured to apply secondary sampling point for bit error detection during transmission. After the measurement is done (after EDL bit) it can be read from this register. The value in this register is valid since first transmission of CAN FD frame with bit rate shift. After each next measurement the value is updated. This register can be used for transceiver TXD to RXD delay verifcation.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.RX_DATA">1.2.1.1.30 RX_DATA</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in RX_DATA.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h64</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register RX_DATA contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register RX_DATA.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_DATA">RX_DATA</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>The recieve buffer data at read pointer position in FIFO. CAN Frame layout in RX buffer is described in Figure 7. By reading data from this register read_pointer is automatically increased, as long as there is next data word stored in the buffer. Next Read from this register returns next word of CAN frame. First stored word in the buffer is FRAME_FORM, next TIMESTAMP_U etc. In detail bits of each word have following meaning. If any access is executed (8 bit, 16 bit or 32 bit), the read_pointer automatically increases. It is recomended to use 32 bit acccess on this register.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.RX_POINTERS">1.2.1.1.31 RX_POINTERS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Pointers in the RX FIFO buffer for read (by SW) and write (by Protocol control FSM).<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in RX_POINTERS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h5C</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register RX_POINTERS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register RX_POINTERS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_WPP">RX_WPP</a></td>
					<td>0</td>
					<td>12</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Write pointer position in Receive buffer. During store of received frame write pointer is updated.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_RPP">RX_RPP</a></td>
					<td>16</td>
					<td>12</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Read pointer position in Receive buffer. During read of received frame read pointer is updated.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.RX_MEM_INFO">1.2.1.1.32 RX_MEM_INFO</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Information register about FIFO memory of RX Buffer.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in RX_MEM_INFO.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h58</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register RX_MEM_INFO contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register RX_MEM_INFO.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_BUFF_SIZE">RX_BUFF_SIZE</a></td>
					<td>0</td>
					<td>13</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Size of th Receive buffer. This parameter is configurable before synthesis.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_MEM_FREE">RX_MEM_FREE</a></td>
					<td>16</td>
					<td>13</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Number of free 32 bit words in the RX Buffer.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.RX_STATUS">1.2.1.1.33 RX_STATUS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Information register one about FIFO Receive buffer.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in RX_STATUS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h60</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register RX_STATUS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register RX_STATUS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_EMPTY">RX_EMPTY</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>Receive buffer is empty.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_FULL">RX_FULL</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>Receive buffer is full.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RX_FRC">RX_FRC</a></td>
					<td>4</td>
					<td>11</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Receive buffer frame count value.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_CONTROL">1.2.1.1.34 FILTER_CONTROL</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Every filter can be configured to accept only selected frame types. Every bit is active in logic 1.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_CONTROL.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h54</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_CONTROL contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_CONTROL.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FANB">FANB</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>CAN Basic Frame should be accepted by filter A.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FAFB">FAFB</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>CAN FD Basic Frame should be accepted by filter A.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FANE">FANE</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>CAN Extended Frame should be accepted by Filter A.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FAFE">FAFE</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>CAN FD Extended Frame should be accepted by filter A.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FBNB">FBNB</a></td>
					<td>4</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN Basic Frame should be accepted by filter B.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FBNE">FBNE</a></td>
					<td>5</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN Extended Frame should be accepted by Filter B.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FBFB">FBFB</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN FD Basic Frame should be accepted by filter B.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FBFE">FBFE</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN FD Extended Frame should be accepted by filter B.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FCNB">FCNB</a></td>
					<td>8</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN Basic Frame should be accepted by filter C.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FCNE">FCNE</a></td>
					<td>9</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN Extended Frame should be accepted by Filter C.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FCFB">FCFB</a></td>
					<td>10</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN FD Basic Frame should be accepted by filter C.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FRFE">FRFE</a></td>
					<td>15</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN FD Extended Frame should be accepted by Range filter.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FRFB">FRFB</a></td>
					<td>14</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN FD Basic Frame should be accepted by Range filter.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FRNE">FRNE</a></td>
					<td>13</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN Extended Frame should be accepted by Range filter.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FRNB">FRNB</a></td>
					<td>12</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN Basic Frame should be accepted by Range filter.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FCFE">FCFE</a></td>
					<td>11</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>CAN FD Extended Frame should be accepted by filter C.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_RAN_HIGH">1.2.1.1.35 FILTER_RAN_HIGH</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> High Identifier threshold for range filter. The identifier format is the same as transmitted and received identifier format. BASE Identifier is in bits 28 : 18 and Identifier extension are bits 17 : 0. Note that filter support is available by default but it can be left out from synthesis (to save logic) by setting "sup_range=false". If the particular filter is not supported, writes to this register have no effect and read will return all zeroes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_RAN_HIGH.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h50</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_RAN_HIGH contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_RAN_HIGH.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BIT_RAN_HIGH_VAL">BIT_RAN_HIGH_VAL</a></td>
					<td>0</td>
					<td>29</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>High threshold value</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_RAN_LOW">1.2.1.1.36 FILTER_RAN_LOW</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Low Identifier threshold for range filter. The identifier format is the same as transmitted and received identifier format. BASE Identifier is in bits 28 : 18 and Identifier extension are bits 17 : 0. Note that filter support is available by default but it can be left out from synthesis (to save logic) by setting "sup_range=false". If the particular filter is not supported, writes to this register have no effect and read will return all zeroes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_RAN_LOW.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4C</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_RAN_LOW contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_RAN_LOW.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BIT_RAN_LOW_VAL">BIT_RAN_LOW_VAL</a></td>
					<td>0</td>
					<td>29</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Low threshold value</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_C_VAL">1.2.1.1.37 FILTER_C_VAL</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Bit value for acceptance filter C. The identifier format is the same as transmitted and received identifier format. BASE Identifier is  in bits 28 : 18 and Identifier extension are bits 17 : 0. Note that filter support is available by default but it can be left out from synthesis (to save logic) by setting "sup_filtC=false". If the particular filter is not supported, writes to this register have no effect and read will return all zeroes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_C_VAL.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h48</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_C_VAL contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_C_VAL.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BIT_VAL_C_VAL">BIT_VAL_C_VAL</a></td>
					<td>0</td>
					<td>29</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bit Value for acceptance filters to be compared with income identifier. Only bits set in according to FILTER_C_MASK register are compared.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_C_MASK">1.2.1.1.38 FILTER_C_MASK</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Bit mask for acceptance filter C. The identifier format is the same as transmitted and received identifier format. BASE Identifier is  in bits 28 : 18 and Identifier extension are bits 17 : 0. Note that filter support is available by default but it can be left out from synthesis (to save logic) by setting "sup_filtC=false". If the particular filter is not supported, writes to this register have no effect and read will return all zeroes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_C_MASK.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h44</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_C_MASK contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_C_MASK.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BIT_MASK_C_VAL">BIT_MASK_C_VAL</a></td>
					<td>0</td>
					<td>29</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bit mask for acceptance filters. Logic 1 indicates this bit of Income identifier is compared with the same bit in FILTER_C_VALUE. Logic 0 indicates this bit is not compared.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_B_VAL">1.2.1.1.39 FILTER_B_VAL</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Bit value for acceptance filter B. The identifier format is the same as transmitted and received identifier format. BASE Identifier is in bits 28 : 18 and Identifier extension are bits 17 : 0. Note that filter support is available by default but it can be left out from synthesis (to save logic) by setting "sup_filtB=false". If the particular filter is not supported, writes to this register have no effect and read will return all zeroes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_B_VAL.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h40</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_B_VAL contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_B_VAL.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BIT_VAL_B_VAL">BIT_VAL_B_VAL</a></td>
					<td>0</td>
					<td>29</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bit Value for acceptance filters to be compared with income identifier. Only bits set in according to FILTER_B_MASK register are compared.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_B_MASK">1.2.1.1.40 FILTER_B_MASK</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Bit mask for acceptance filter B. The identifier format is the same as transmitted and received identifier format. BASE Identifier is  in bits 28 : 18 and Identifier extension are bits 17 : 0. Note that filter support is available by default but it can be left out from synthesis (to save logic) by setting "sup_filtB=false". If the particular filter is not supported, writes to this register have no effect and read will return all zeroes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_B_MASK.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h3C</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_B_MASK contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_B_MASK.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BIT_MASK_B_VAL">BIT_MASK_B_VAL</a></td>
					<td>0</td>
					<td>29</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bit mask for acceptance filters. Logic 1 indicates this bit of Income identifier is compared with the same bit in FILTER_B_VALUE. Logic 0 indicates this bit is not compared.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FILTER_A_MASK">1.2.1.1.41 FILTER_A_MASK</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Bit mask for acceptance filter A. The identifier format is the same as transmitted and received identifier format. BASE Identifier is  in bits 28 : 18 and Identifier extension are bits 17 : 0. Note that filter support is available by default but it can be left out from synthesis (to save logic) by setting "sup_filtA=false". If the particular filter is not supported, writes to this register have no effect and read will return all zeroes.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FILTER_A_MASK.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h34</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>read-write</td>
				</tr>
			</table>
			<h4>Register FILTER_A_MASK contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FILTER_A_MASK.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BIT_MASK_A_VAL">BIT_MASK_A_VAL</a></td>
					<td>0</td>
					<td>29</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bit mask for acceptance filters. Logic 1 indicates this bit of Income identifier is compared with the same bit in FILTER_A_VALUE. Logic 0 indicates this bit is not compared.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.CTR_PRES">1.2.1.1.42 CTR_PRES</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Register for manipulation with error counters.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in CTR_PRES.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h30</td>
					<td>32</td>
					<td>0</td>
					<td>true</td>
					<td>write-only</td>
				</tr>
			</table>
			<h4>Register CTR_PRES contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register CTR_PRES.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.CTPV">CTPV</a></td>
					<td>0</td>
					<td>9</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Counter value to set.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PTX">PTX</a></td>
					<td>9</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Preset value from CTR_PRES_VAL to TX Error counter.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.PRX">PRX</a></td>
					<td>10</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Preset value fromCTR_PRES_VAL to RX Error counter.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ENORM">ENORM</a></td>
					<td>11</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Erase Nominal bit time error counter.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EFD">EFD</a></td>
					<td>12</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Erase Data bit time error counter.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.ERR_FD">1.2.1.1.43 ERR_FD</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in ERR_FD.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h2E</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register ERR_FD contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register ERR_FD.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ERR_FD_VAL">ERR_FD_VAL</a></td>
					<td>0</td>
					<td>16</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Number of errors in the Data bit time.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.ERR_NORM">1.2.1.1.44 ERR_NORM</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in ERR_NORM.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h2C</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register ERR_NORM contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register ERR_NORM.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ERR_NORM_VAL">ERR_NORM_VAL</a></td>
					<td>0</td>
					<td>16</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Number of errors in the Nominal bit time.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXC">1.2.1.1.45 TXC</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Counter for transcieved frames to enable bus traffic measurement.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXC.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h2A</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register TXC contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXC.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXC_VAL">TXC_VAL</a></td>
					<td>0</td>
					<td>16</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Counter for transcieved frames to enable bus traffic measurement.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.RXC">1.2.1.1.46 RXC</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Counter for received frames to enable bus traffic measurement.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in RXC.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h28</td>
					<td>16</td>
					<td>0</td>
					<td>true</td>
					<td>read-only</td>
				</tr>
			</table>
			<h4>Register RXC contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register RXC.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RXC_VAL">RXC_VAL</a></td>
					<td>0</td>
					<td>16</td>
					<td></td>
					<td>read-only</td>
					<td>0</td>
					<td></td>
					<td>Receive error counter. This register determines Fault confiment state (Error active, Error passive, Bus off) according to CAN specification.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.addressBlock.TX_Buffer_1">1.2.1.2 TX_Buffer_1</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Access to this memory region is mapped to TXT Buffer 1.  CAN FD frame for transmittion can be inserted to this buffer. The frame layout corresponds to the layout described in Chapter "CAN FD frame format". First adress in this region (TXTB1_DATA_1) corresponds to FRAME_FORMAT_W, second address (TXTB1_DATA_2) corresponds to IDENTIFIER_W etc. The last address (TXTB1_DATA_20) corresponds to DATA_61_64_W. The adresses in between correspond linearly. This memory region is write only and read access will return all zeroes. This region supports only 32 bit access.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TX_Buffer_1.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td>memory</td>
					<td>'h100</td>
					<td>256</td>
					<td>32</td>
					<td></td>
					<td>true</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB1_DATA_1">1.2.1.2.1 TXTB1_DATA_1</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to FRAME_FORM word<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB1_DATA_1.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h0</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB1_DATA_1 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB1_DATA_1.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB1_DATA_1">TXTB1_DATA_1</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB1_DATA_2">1.2.1.2.2 TXTB1_DATA_2</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to IDENTIFIER word.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB1_DATA_2.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB1_DATA_2 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB1_DATA_2.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB1_DATA_2">TXTB1_DATA_2</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB1_DATA_20">1.2.1.2.3 TXTB1_DATA_20</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to DATA_61_64 word.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB1_DATA_20.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4C</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB1_DATA_20 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB1_DATA_20.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB1_DATA_20">TXTB1_DATA_20</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.addressBlock.TX_Buffer_2">1.2.1.3 TX_Buffer_2</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Access to this memory region is mapped to TXT Buffer 2.  CAN FD frame for transmittion can be inserted to this buffer. The frame layout corresponds to the layout described in Chapter "CAN FD frame format". First adress in this region (TXTB2_DATA_1) corresponds to FRAME_FORMAT_W, second address (TXTB2_DATA_2) corresponds to IDENTIFIER_W etc. The last address (TXTB2_DATA_20) corresponds to DATA_61_64_W. The adresses in between correspond linearly. This memory region is write only and read access will return all zeroes. This region supports only 32 bit access.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TX_Buffer_2.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td>memory</td>
					<td>'h200</td>
					<td>256</td>
					<td>32</td>
					<td></td>
					<td>true</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB2_DATA_1">1.2.1.3.1 TXTB2_DATA_1</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to FRAME_FORM word<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB2_DATA_1.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h0</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB2_DATA_1 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB2_DATA_1.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB2_DATA_1">TXTB2_DATA_1</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB2_DATA_2">1.2.1.3.2 TXTB2_DATA_2</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to IDENTIFIER word.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB2_DATA_2.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB2_DATA_2 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB2_DATA_2.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB2_DATA_2">TXTB2_DATA_2</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB2_DATA_20">1.2.1.3.3 TXTB2_DATA_20</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to DATA_61_64 word.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB2_DATA_20.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4C</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB2_DATA_20 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB2_DATA_20.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB2_DATA_20">TXTB2_DATA_20</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.addressBlock.TX_Buffer_3">1.2.1.4 TX_Buffer_3</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Access to this memory region is mapped to TXT Buffer 3.  CAN FD frame for transmittion can be inserted to this buffer. The frame layout corresponds to the layout described in Chapter "CAN FD frame format". First adress in this region (TXTB3_DATA_1) corresponds to FRAME_FORMAT_W, second address (TXTB3_DATA_2) corresponds to IDENTIFIER_W etc. The last address (TXTB2_DATA_20) corresponds to DATA_61_64_W. The adresses in between correspond linearly. This memory region is write only and read access will return all zeroes. This region supports only 32 bit access.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TX_Buffer_3.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td>memory</td>
					<td>'h300</td>
					<td>256</td>
					<td>32</td>
					<td></td>
					<td>true</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB3_DATA_1">1.2.1.4.1 TXTB3_DATA_1</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to FRAME_FORM word<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB3_DATA_1.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h0</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB3_DATA_1 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB3_DATA_1.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB3_DATA_1">TXTB3_DATA_1</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB3_DATA_2">1.2.1.4.2 TXTB3_DATA_2</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to IDENTIFIER word.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB3_DATA_2.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB3_DATA_2 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB3_DATA_2.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB3_DATA_2">TXTB3_DATA_2</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB3_DATA_20">1.2.1.4.3 TXTB3_DATA_20</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to DATA_61_64 word.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB3_DATA_20.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4C</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB3_DATA_20 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB3_DATA_20.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB3_DATA_20">TXTB3_DATA_20</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.addressBlock.TX_Buffer_4">1.2.1.5 TX_Buffer_4</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Access to this memory region is mapped to TXT Buffer 4.  CAN FD frame for transmittion can be inserted to this buffer. The frame layout corresponds to the layout described in Chapter "CAN FD frame format". First adress in this region (TXTB4_DATA_1) corresponds to FRAME_FORMAT_W, second address (TXTB4_DATA_2) corresponds to IDENTIFIER_W etc. The last address (TXTB4_DATA_20) corresponds to DATA_61_64_W. The adresses in between correspond linearly. This memory region is write only and read access will return all zeroes. This region supports only 32 bit access.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TX_Buffer_4.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td>memory</td>
					<td>'h400</td>
					<td>256</td>
					<td>32</td>
					<td></td>
					<td>true</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB4_DATA_1">1.2.1.5.1 TXTB4_DATA_1</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to FRAME_FORM word<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB4_DATA_1.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h0</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB4_DATA_1 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB4_DATA_1.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB4_DATA_1">TXTB4_DATA_1</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB4_DATA_2">1.2.1.5.2 TXTB4_DATA_2</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to IDENTIFIER word.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB4_DATA_2.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB4_DATA_2 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB4_DATA_2.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB4_DATA_2">TXTB4_DATA_2</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TXTB4_DATA_20">1.2.1.5.3 TXTB4_DATA_20</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> This adress word corresponds to DATA_61_64 word.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TXTB4_DATA_20.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4C</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TXTB4_DATA_20 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TXTB4_DATA_20.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TXTB4_DATA_20">TXTB4_DATA_20</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.addressBlock.Event_Logger">1.2.1.6 Event_Logger</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Registers for control of Event logger and memory access to event logger RAM. Accessible only when event logger is synthesized.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in Event_Logger.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td>register</td>
					<td>'h500</td>
					<td>256</td>
					<td>32</td>
					<td></td>
					<td>true</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.LOG_TRIG_CONFIG">1.2.1.6.1 LOG_TRIG_CONFIG</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Register for configuration of event logging triggering conditions. If Event logger is in Ready state and any of triggering conditions appear it starts recording the events on the bus (moves to Running state). Logic 1 in each bit means this triggering condition is valid.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in LOG_TRIG_CONFIG.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h0</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register LOG_TRIG_CONFIG contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register LOG_TRIG_CONFIG.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_SOF">T_SOF</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on Start of frame field appears</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_ARBL">T_ARBL</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on arbitration was lost</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_REV">T_REV</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on valid frame received</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_TRV">T_TRV</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on valid frame transmitted.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_OVL">T_OVL</a></td>
					<td>4</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger when Overload frame is transmitted</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_RES">T_RES</a></td>
					<td>17</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger when the unit starts receiving a new frame</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_ERR">T_ERR</a></td>
					<td>5</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on error appeared</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_BRS">T_BRS</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger when bit rate is shifted</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_USRW">T_USRW</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>When logic 1 is written into this bit event logging is triggered immediately</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_ARBS">T_ARBS</a></td>
					<td>8</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on Arbitration field starts</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_CTRS">T_CTRS</a></td>
					<td>9</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on Control field starts</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_ACKNR">T_ACKNR</a></td>
					<td>13</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on acknowledge not received in ACK slot</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_EWLR">T_EWLR</a></td>
					<td>14</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on Error warning limit reached</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_ERPC">T_ERPC</a></td>
					<td>15</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on Fault confinement state changed</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_DATS">T_DATS</a></td>
					<td>10</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on Data field starts</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_ACKR">T_ACKR</a></td>
					<td>12</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on acknowledge received in ACK slot</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_TRS">T_TRS</a></td>
					<td>16</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger when the unit starts transmitting a new frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.T_CRCS">T_CRCS</a></td>
					<td>11</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Trigger on CRC field starts</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.LOG_CAPT_CONFIG">1.2.1.6.2 LOG_CAPT_CONFIG</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Register for configuring which events to capture by event logger into the logger FIFO memory when event logger is running.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in LOG_CAPT_CONFIG.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register LOG_CAPT_CONFIG contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register LOG_CAPT_CONFIG.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_SOF">C_SOF</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Start of frame field appears.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_ARBL">C_ARBL</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when arbitration was lost.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_REV">C_REV</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when valid frame received.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_TRV">C_TRV</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when valid frame transmitted.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_OVL">C_OVL</a></td>
					<td>4</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when overload appeared.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_ERR">C_ERR</a></td>
					<td>5</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when error appeared.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_BRS">C_BRS</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when bit rate is shifted.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_ARBS">C_ARBS</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Arbitration field is started. </td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_SYNE">C_SYNE</a></td>
					<td>17</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when synchronization edge was detected (recessive to dominant edge).</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_STUFF">C_STUFF</a></td>
					<td>18</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Stuff bit was inserted (transceiver only, one fixed stuf bit before CRC sequence is not captured)</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_CTRS">C_CTRS</a></td>
					<td>8</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Control field starts.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_DESTUFF">C_DESTUFF</a></td>
					<td>19</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when received bit is de-stuffed (receiver and transceiver, one fixed stuff bit before CRC sequence is not captured).</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_DATS">C_DATS</a></td>
					<td>9</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Data field starts.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_TRS">C_TRS</a></td>
					<td>15</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when the unit starts transmitting</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_RES">C_RES</a></td>
					<td>16</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when receive of frame started.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_OVR">C_OVR</a></td>
					<td>20</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture data overrun</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_CRCS">C_CRCS</a></td>
					<td>10</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when CRC field starts.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_ACKR">C_ACKR</a></td>
					<td>11</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Acknowledge was received in ACK Slot.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_ACKNR">C_ACKNR</a></td>
					<td>12</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Acknowledge was not received in ACK Slot.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_EWLR">C_EWLR</a></td>
					<td>13</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Error warning limit is reached.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.C_ERC">C_ERC</a></td>
					<td>14</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Capture when Fault confinement state is changed.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.LOG_STATUS">1.2.1.6.3 LOG_STATUS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Status  register for Event logger.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in LOG_STATUS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h8</td>
					<td>16</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register LOG_STATUS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register LOG_STATUS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_CFG">LOG_CFG</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>1</td>
					<td></td>
					<td>Event logger is in Config state</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_RDY">LOG_RDY</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Event logger is in Ready state</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_RUN">LOG_RUN</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Event logger is in Running state</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_EXIST">LOG_EXIST</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Information whether event logger is synthesized in the circuit.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_SIZE">LOG_SIZE</a></td>
					<td>8</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Size of event logger. This information is valid only if logger is synthesized! (generic "use_logger")</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.LOG_POINTERS">1.2.1.6.4 LOG_POINTERS</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Pointers to Logger RAM memory.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in LOG_POINTERS.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'hA</td>
					<td>16</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register LOG_POINTERS contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register LOG_POINTERS.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_WPP">LOG_WPP</a></td>
					<td>0</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Write pointer from Event Logging FSM.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_RPP">LOG_RPP</a></td>
					<td>8</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Read pointer for user access.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.LOG_COMMAND">1.2.1.6.5 LOG_COMMAND</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Register for controlling the state machine of Event logger and read pointer position. Every bit is active in logic 1.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in LOG_COMMAND.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'hC</td>
					<td>8</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register LOG_COMMAND contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register LOG_COMMAND.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_STR">LOG_STR</a></td>
					<td>0</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Start event logging. Move from Config State to Ready state. Has no effect in Ready state or Running state.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_ABT">LOG_ABT</a></td>
					<td>1</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Abort event logging. Move from Ready State or Running State to Config State.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_UP">LOG_UP</a></td>
					<td>2</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Move read pointer one position up.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.LOG_DOWN">LOG_DOWN</a></td>
					<td>3</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Move read pointer one position down.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.LOG_CAPT_EVENT_2">1.2.1.6.6 LOG_CAPT_EVENT_2</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Second word of the captured event at read pointer position.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in LOG_CAPT_EVENT_2.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h14</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register LOG_CAPT_EVENT_2 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register LOG_CAPT_EVENT_2.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EVNT_TYPE">EVNT_TYPE</a></td>
					<td>0</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Type of captured event.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EVNT_DEN">EVNT_DEN</a></td>
					<td>5</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Numerical details of given event. This field captures states of stuffing or destuffing counters when type of recorded event is STF_EVNT or DSTF_EVNT.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EVNT_DET">EVNT_DET</a></td>
					<td>8</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Details of recorded event. Event details depend on type of the event in EVNT_TYPE.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EVNT_DEA">EVNT_DEA</a></td>
					<td>13</td>
					<td>3</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Additional details of recorded event.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EVENT_TS_15_0">EVENT_TS_15_0</a></td>
					<td>16</td>
					<td>16</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Lowest 16 bits of timestamp at the time when event occured.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.LOG_CAPT_EVENT_1">1.2.1.6.7 LOG_CAPT_EVENT_1</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> First word of the captured event at read pointer position.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in LOG_CAPT_EVENT_1.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h10</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register LOG_CAPT_EVENT_1 contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register LOG_CAPT_EVENT_1.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.EVENT_TS_48_16">EVENT_TS_48_16</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td>0</td>
					<td></td>
					<td>Bits 48 to 16 of timestamp at the time when the event occured.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.memoryMap.Frame_format">1.2.2 Frame_format</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> CAN Frame format describtion in as it is stored in TXT Buffers and RX Buffer.<br>
			&nbsp;&nbsp;&nbsp;<strong>Address unit bits (AUB):</strong> 8<br>
			</p>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.addressBlock.CAN_FD_Frame_format">1.2.2.1 CAN_FD_Frame_format</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in CAN_FD_Frame_format.">
				<tr>
					<th>Usage</th>
					<th>Base address [AUB]</th>
					<th>Range [AUB]</th>
					<th>Width [AUB]</th>
					<th>Access</th>
					<th>Volatile</th>
				</tr>
				<tr>
					<td></td>
					<td>'h0</td>
					<td>80</td>
					<td>32</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.FRAME_FORM_W">1.2.2.1.1 FRAME_FORM_W</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> Frame format word with CAN frame metadata.<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in FRAME_FORM_W.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h0</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register FRAME_FORM_W contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register FRAME_FORM_W.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DLC">DLC</a></td>
					<td>0</td>
					<td>4</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data length code as defined in CAN FD Specification.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RTR">RTR</a></td>
					<td>5</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Remote transmission request flag. Has meaning only for CAN frames. CAN FD does not have RTR frames.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ID_TYPE">ID_TYPE</a></td>
					<td>6</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Identifier type. Distinguishes between Base and Extended Identifiers.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.FR_TYPE">FR_TYPE</a></td>
					<td>7</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Frame type. Distinguishes between CAN and CAN FD Frames.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TBF">TBF</a></td>
					<td>8</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Time base format. Should be always set to 1.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.BRS">BRS</a></td>
					<td>9</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Bit rate shift. In case of CAN FD frames indicates whether Bit-rate should be shifted during Data phase. This bit has no meaning for CAN Frames.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.ESI_RESVD">ESI_RESVD</a></td>
					<td>10</td>
					<td>1</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Error state indicator bit for received CAN FD frames. Bit has no meaning for CAN frames nor for transmitted CAN FD frames.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.RWCNT">RWCNT</a></td>
					<td>11</td>
					<td>5</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Size of the CAN frame in RX Buffer without FRAME_FORMAT WORD.(E.g RTR frame RWCNT=3, 64 Byte FD frame RWCNT=19). In TXT Buffer this field has no meaning.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.IDENTIFIER_W">1.2.2.1.2 IDENTIFIER_W</a></h3>
			<p>
			&nbsp;&nbsp;&nbsp;<strong>Description:</strong> CAN Identifier<br>
			</p>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in IDENTIFIER_W.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register IDENTIFIER_W contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register IDENTIFIER_W.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.IDENTIFIER_BASE">IDENTIFIER_BASE</a></td>
					<td>18</td>
					<td>11</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Base Identifier of CAN frame</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.IDENTIFIER_EXT">IDENTIFIER_EXT</a></td>
					<td>0</td>
					<td>18</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Extended Identifier of CAN frame. Has meaning only if ID_TYPE of FRAME_FORMAT_W is EXTENDED.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TIMESTAMP_L_W">1.2.2.1.3 TIMESTAMP_L_W</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TIMESTAMP_L_W.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h8</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TIMESTAMP_L_W contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TIMESTAMP_L_W.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TIME_STAMP_31_0">TIME_STAMP_31_0</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Lower 32 bits of timestamp when the frame should be transmitted or when it was received.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.TIMESTAMP_U_W">1.2.2.1.4 TIMESTAMP_U_W</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in TIMESTAMP_U_W.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'hC</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register TIMESTAMP_U_W contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register TIMESTAMP_U_W.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.TIMESTAMP_L_W">TIMESTAMP_L_W</a></td>
					<td>0</td>
					<td>32</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Upper 32 bits of timestamp when the frame should be transmitted or when it was received.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.DATA_1_4_W">1.2.2.1.5 DATA_1_4_W</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in DATA_1_4_W.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h10</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register DATA_1_4_W contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register DATA_1_4_W.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_1">DATA_1</a></td>
					<td>24</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 1 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_2">DATA_2</a></td>
					<td>16</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 2 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_3">DATA_3</a></td>
					<td>8</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 3 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_4">DATA_4</a></td>
					<td>0</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 4 of the CAN Frame.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.DATA_61_64_W">1.2.2.1.6 DATA_61_64_W</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in DATA_61_64_W.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h4C</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register DATA_61_64_W contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register DATA_61_64_W.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_61">DATA_61</a></td>
					<td>24</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 61 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_62">DATA_62</a></td>
					<td>16</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 62 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_63">DATA_63</a></td>
					<td>8</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 63 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_64">DATA_64</a></td>
					<td>0</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 64 of the CAN Frame.</td>
				</tr>
			</table>
			<h3><a id="CTU:ip:CAN_FD_IP_Core:2.1.register.DATA_5_8_W">1.2.2.1.7 DATA_5_8_W</a></h3>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of values in DATA_5_8_W.">
				<tr>
					<th>Offset [AUB]</th>
					<th>Size [bits]</th>
					<th>Dimension</th>
					<th>Volatile</th>
					<th>Access</th>
				</tr>
				<tr>
					<td>'h14</td>
					<td>32</td>
					<td>0</td>
					<td></td>
					<td></td>
				</tr>
			</table>
			<h4>Register DATA_5_8_W contains the following fields:</h4>
			<table frame="box" rules="all" border="1" cellPadding="3" title="List of fields contained within register DATA_5_8_W.">
				<tr>
					<th>Field name</th>
					<th>Offset [bits]</th>
					<th>Width [bits]</th>
					<th>Volatile</th>
					<th>Access</th>
					<th>Reset value</th>
					<th>Reset mask</th>
					<th>Description</th>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_5">DATA_5</a></td>
					<td>24</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 5 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_6">DATA_6</a></td>
					<td>16</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 6 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_7">DATA_7</a></td>
					<td>8</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 7 of the CAN Frame.</td>
				</tr>
				<tr>
					<td><a id="CTU:ip:CAN_FD_IP_Core:2.1.field.DATA_8">DATA_8</a></td>
					<td>0</td>
					<td>8</td>
					<td></td>
					<td></td>
					<td></td>
					<td></td>
					<td>Data byte 8 of the CAN Frame.</td>
				</tr>
			</table>
		<p>
			<a href="https://validator.w3.org/#validate_by_upload">
			<img src="http://www.w3.org/Icons/valid-html401"alt="Valid HTML 4.01 Strict" height="31"width="88">
			</a>
		</p>
	</body>
</html>
