<stg><name>loop_imperfect</name>


<trans_list>

<trans id="385" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="6" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="69" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %idx) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i10 [ 0, %0 ], [ %i, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln101 = icmp eq i10 %i_0, -24

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i = add i10 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln101, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln105 = zext i10 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %idx_addr = getelementptr [1000 x i32]* %idx, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="idx_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="10">
<![CDATA[
:2  %idx_load = load i32* %idx_addr, align 4

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln180"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="10">
<![CDATA[
:2  %idx_load = load i32* %idx_addr, align 4

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln105 = sext i32 %idx_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr = getelementptr [1000 x i32]* %A, i64 0, i64 %sext_ln105

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
:5  %beta = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="beta"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
:5  %beta = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="beta"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln108 = icmp slt i32 %beta, 20480

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln108, label %_ifconv, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %tmp = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %beta, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:1  %icmp_ln116 = icmp sgt i19 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %tmp_1 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %beta, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:3  %icmp_ln122 = icmp sgt i20 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="1">
<![CDATA[
_ifconv:4  %zext_ln116 = zext i1 %icmp_ln122 to i3

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:5  %select_ln116 = select i1 %icmp_ln116, i3 -4, i3 %zext_ln116

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="3" op_2_bw="12">
<![CDATA[
_ifconv:6  %shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %select_ln116, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:7  %zext_ln127 = zext i15 %shl_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %beta_1 = sub nsw i32 %beta, %zext_ln127

]]></Node>
<StgValue><ssdm name="beta_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %beta_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %select_ln151 = select i1 %tmp_2, i32 2249, i32 -2249

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %add_ln151 = add i32 %beta_1, %select_ln151

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %select_ln151_3 = select i1 %tmp_4, i32 2092, i32 0

]]></Node>
<StgValue><ssdm name="select_ln151_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %add_ln151_1 = add i32 %add_ln151, -1046

]]></Node>
<StgValue><ssdm name="add_ln151_1"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %add_ln151_2 = add i32 %add_ln151_1, %select_ln151_3

]]></Node>
<StgValue><ssdm name="add_ln151_2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %select_ln151_6 = select i1 %tmp_7, i32 1028, i32 0

]]></Node>
<StgValue><ssdm name="select_ln151_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:38  %add_ln151_3 = add i32 %add_ln151_2, -514

]]></Node>
<StgValue><ssdm name="add_ln151_3"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %add_ln151_4 = add i32 %add_ln151_3, %select_ln151_6

]]></Node>
<StgValue><ssdm name="add_ln151_4"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:40  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:53  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:13  %select_ln152 = select i1 %tmp_2, i13 -2629, i13 -3865

]]></Node>
<StgValue><ssdm name="select_ln152"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:14  %select_ln153 = select i1 %tmp_2, i13 -3708, i13 1236

]]></Node>
<StgValue><ssdm name="select_ln153"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:15  %select_ln158 = select i1 %tmp_2, i13 -3865, i13 -2629

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:16  %select_ln159 = select i1 %tmp_2, i13 -1236, i13 3708

]]></Node>
<StgValue><ssdm name="select_ln159"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:17  %select_ln151_1 = select i1 %tmp_3, i13 %select_ln153, i13 %select_ln159

]]></Node>
<StgValue><ssdm name="select_ln151_1"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="13">
<![CDATA[
_ifconv:18  %sext_ln151 = sext i13 %select_ln151_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln151"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:19  %select_ln151_2 = select i1 %tmp_3, i13 %select_ln152, i13 %select_ln158

]]></Node>
<StgValue><ssdm name="select_ln151_2"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %select_ln151_1, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:26  %sext_ln152 = sext i10 %tmp_6 to i13

]]></Node>
<StgValue><ssdm name="sext_ln152"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:27  %sub_ln152 = sub i13 %select_ln151_2, %sext_ln152

]]></Node>
<StgValue><ssdm name="sub_ln152"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28  %lshr_ln = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %select_ln151_2, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="10">
<![CDATA[
_ifconv:29  %zext_ln153 = zext i10 %lshr_ln to i14

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:30  %sub_ln153 = sub i14 %sext_ln151, %zext_ln153

]]></Node>
<StgValue><ssdm name="sub_ln153"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:31  %add_ln158 = add i13 %select_ln151_2, %sext_ln152

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:32  %add_ln159 = add i14 %sext_ln151, %zext_ln153

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:33  %select_ln151_4 = select i1 %tmp_5, i14 %sub_ln153, i14 %add_ln159

]]></Node>
<StgValue><ssdm name="select_ln151_4"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:35  %select_ln151_5 = select i1 %tmp_5, i13 %sub_ln152, i13 %add_ln158

]]></Node>
<StgValue><ssdm name="select_ln151_5"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41  %tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %select_ln151_4, i32 4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44  %tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %select_ln151_5, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:54  %select_ln137_2 = select i1 %tmp_11, i32 512, i32 0

]]></Node>
<StgValue><ssdm name="select_ln137_2"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:55  %add_ln137 = add i32 %add_ln151_4, -256

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:56  %add_ln137_1 = add i32 %add_ln137, %select_ln137_2

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln137_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64  %add_ln140 = add i32 %add_ln151_4, %select_ln137_2

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="14">
<![CDATA[
_ifconv:34  %sext_ln151_1 = sext i14 %select_ln151_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln151_1"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="10">
<![CDATA[
_ifconv:42  %sext_ln138 = sext i10 %tmp_9 to i13

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:43  %sub_ln138 = sub i13 %select_ln151_5, %sext_ln138

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="9">
<![CDATA[
_ifconv:45  %zext_ln139 = zext i9 %tmp_10 to i28

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:46  %sub_ln139 = sub i28 %sext_ln151_1, %zext_ln139

]]></Node>
<StgValue><ssdm name="sub_ln139"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:47  %add_ln144 = add i13 %select_ln151_5, %sext_ln138

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:48  %add_ln145 = add i28 %sext_ln151_1, %zext_ln139

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv:49  %select_ln137 = select i1 %tmp_8, i13 %sub_ln138, i13 %add_ln144

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:51  %select_ln137_1 = select i1 %tmp_8, i28 %sub_ln139, i28 %add_ln145

]]></Node>
<StgValue><ssdm name="select_ln137_1"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:58  %tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i28.i32.i32(i28 %select_ln137_1, i32 4, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:61  %tmp_14 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %select_ln137, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67  %add_ln146 = add nsw i32 %add_ln137_1, -256

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:71  %select_ln137_5 = select i1 %tmp_12, i32 %add_ln140, i32 %add_ln146

]]></Node>
<StgValue><ssdm name="select_ln137_5"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:72  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="13">
<![CDATA[
_ifconv:50  %zext_ln137 = zext i13 %select_ln137 to i26

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="28">
<![CDATA[
_ifconv:52  %sext_ln137 = sext i28 %select_ln137_1 to i29

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="24">
<![CDATA[
_ifconv:59  %sext_ln138_1 = sext i24 %tmp_13 to i26

]]></Node>
<StgValue><ssdm name="sext_ln138_1"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:60  %sub_ln138_1 = sub i26 %zext_ln137, %sext_ln138_1

]]></Node>
<StgValue><ssdm name="sub_ln138_1"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="9">
<![CDATA[
_ifconv:62  %zext_ln139_1 = zext i9 %tmp_14 to i29

]]></Node>
<StgValue><ssdm name="zext_ln139_1"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:63  %sub_ln139_1 = sub i29 %sext_ln137, %zext_ln139_1

]]></Node>
<StgValue><ssdm name="sub_ln139_1"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:65  %add_ln144_1 = add i26 %zext_ln137, %sext_ln138_1

]]></Node>
<StgValue><ssdm name="add_ln144_1"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:66  %add_ln145_1 = add i29 %sext_ln137, %zext_ln139_1

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
_ifconv:68  %select_ln137_3 = select i1 %tmp_12, i26 %sub_ln138_1, i26 %add_ln144_1

]]></Node>
<StgValue><ssdm name="select_ln137_3"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:70  %select_ln137_4 = select i1 %tmp_12, i29 %sub_ln139_1, i29 %add_ln145_1

]]></Node>
<StgValue><ssdm name="select_ln137_4"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:73  %tmp_16 = call i24 @_ssdm_op_PartSelect.i24.i29.i32.i32(i29 %select_ln137_4, i32 5, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="21" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:76  %tmp_17 = call i21 @_ssdm_op_PartSelect.i21.i26.i32.i32(i26 %select_ln137_3, i32 5, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:84  %select_ln151_9 = select i1 %tmp_18, i32 256, i32 0

]]></Node>
<StgValue><ssdm name="select_ln151_9"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:85  %add_ln151_5 = add i32 %select_ln137_5, -128

]]></Node>
<StgValue><ssdm name="add_ln151_5"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %add_ln151_6 = add i32 %add_ln151_5, %select_ln151_9

]]></Node>
<StgValue><ssdm name="add_ln151_6"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:87  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:98  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:69  %sext_ln137_1 = sext i26 %select_ln137_3 to i27

]]></Node>
<StgValue><ssdm name="sext_ln137_1"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="27" op_0_bw="24">
<![CDATA[
_ifconv:74  %sext_ln152_1 = sext i24 %tmp_16 to i27

]]></Node>
<StgValue><ssdm name="sext_ln152_1"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:75  %sub_ln152_1 = sub i27 %sext_ln137_1, %sext_ln152_1

]]></Node>
<StgValue><ssdm name="sub_ln152_1"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="29" op_0_bw="21">
<![CDATA[
_ifconv:77  %sext_ln153 = sext i21 %tmp_17 to i29

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:78  %sub_ln153_1 = sub i29 %select_ln137_4, %sext_ln153

]]></Node>
<StgValue><ssdm name="sub_ln153_1"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:79  %add_ln158_1 = add i27 %sext_ln137_1, %sext_ln152_1

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:80  %add_ln159_1 = add i29 %select_ln137_4, %sext_ln153

]]></Node>
<StgValue><ssdm name="add_ln159_1"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:81  %select_ln151_7 = select i1 %tmp_15, i29 %sub_ln153_1, i29 %add_ln159_1

]]></Node>
<StgValue><ssdm name="select_ln151_7"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:82  %select_ln151_8 = select i1 %tmp_15, i27 %sub_ln152_1, i27 %add_ln158_1

]]></Node>
<StgValue><ssdm name="select_ln151_8"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="23" op_0_bw="23" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88  %tmp_20 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %select_ln151_7, i32 6, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:91  %tmp_21 = call i21 @_ssdm_op_PartSelect.i21.i27.i32.i32(i27 %select_ln151_8, i32 6, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:99  %select_ln151_12 = select i1 %tmp_22, i32 200, i32 0

]]></Node>
<StgValue><ssdm name="select_ln151_12"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:100  %add_ln151_7 = add i32 %add_ln151_6, -100

]]></Node>
<StgValue><ssdm name="add_ln151_7"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101  %add_ln151_8 = add i32 %add_ln151_7, %select_ln151_12

]]></Node>
<StgValue><ssdm name="add_ln151_8"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:102  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:113  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="27" op_0_bw="23">
<![CDATA[
_ifconv:89  %sext_ln152_2 = sext i23 %tmp_20 to i27

]]></Node>
<StgValue><ssdm name="sext_ln152_2"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:90  %sub_ln152_2 = sub i27 %select_ln151_8, %sext_ln152_2

]]></Node>
<StgValue><ssdm name="sub_ln152_2"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="21">
<![CDATA[
_ifconv:92  %sext_ln153_1 = sext i21 %tmp_21 to i29

]]></Node>
<StgValue><ssdm name="sext_ln153_1"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:93  %sub_ln153_2 = sub i29 %select_ln151_7, %sext_ln153_1

]]></Node>
<StgValue><ssdm name="sub_ln153_2"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:94  %add_ln158_2 = add i27 %select_ln151_8, %sext_ln152_2

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:95  %add_ln159_2 = add i29 %select_ln151_7, %sext_ln153_1

]]></Node>
<StgValue><ssdm name="add_ln159_2"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:96  %select_ln151_10 = select i1 %tmp_19, i29 %sub_ln153_2, i29 %add_ln159_2

]]></Node>
<StgValue><ssdm name="select_ln151_10"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:97  %select_ln151_11 = select i1 %tmp_19, i27 %sub_ln152_2, i27 %add_ln158_2

]]></Node>
<StgValue><ssdm name="select_ln151_11"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="22" op_0_bw="22" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103  %tmp_24 = call i22 @_ssdm_op_PartSelect.i22.i29.i32.i32(i29 %select_ln151_10, i32 7, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="20" op_0_bw="20" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:106  %tmp_25 = call i20 @_ssdm_op_PartSelect.i20.i27.i32.i32(i27 %select_ln151_11, i32 7, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:114  %select_ln137_8 = select i1 %tmp_26, i32 100, i32 0

]]></Node>
<StgValue><ssdm name="select_ln137_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="22">
<![CDATA[
_ifconv:104  %sext_ln138_2 = sext i22 %tmp_24 to i27

]]></Node>
<StgValue><ssdm name="sext_ln138_2"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:105  %sub_ln138_2 = sub i27 %select_ln151_11, %sext_ln138_2

]]></Node>
<StgValue><ssdm name="sub_ln138_2"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="29" op_0_bw="20">
<![CDATA[
_ifconv:107  %sext_ln139 = sext i20 %tmp_25 to i29

]]></Node>
<StgValue><ssdm name="sext_ln139"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:108  %sub_ln139_2 = sub i29 %select_ln151_10, %sext_ln139

]]></Node>
<StgValue><ssdm name="sub_ln139_2"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:109  %add_ln144_2 = add i27 %select_ln151_11, %sext_ln138_2

]]></Node>
<StgValue><ssdm name="add_ln144_2"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:110  %add_ln145_2 = add i29 %select_ln151_10, %sext_ln139

]]></Node>
<StgValue><ssdm name="add_ln145_2"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:111  %select_ln137_6 = select i1 %tmp_23, i27 %sub_ln138_2, i27 %add_ln144_2

]]></Node>
<StgValue><ssdm name="select_ln137_6"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:112  %select_ln137_7 = select i1 %tmp_23, i29 %sub_ln139_2, i29 %add_ln145_2

]]></Node>
<StgValue><ssdm name="select_ln137_7"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:115  %add_ln137_2 = add i32 %add_ln151_8, -50

]]></Node>
<StgValue><ssdm name="add_ln137_2"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:116  %add_ln137_3 = add i32 %add_ln137_2, %select_ln137_8

]]></Node>
<StgValue><ssdm name="add_ln137_3"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:117  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln137_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="22" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:118  %tmp_28 = call i22 @_ssdm_op_PartSelect.i22.i29.i32.i32(i29 %select_ln137_7, i32 7, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="20" op_0_bw="20" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:121  %tmp_29 = call i20 @_ssdm_op_PartSelect.i20.i27.i32.i32(i27 %select_ln137_6, i32 7, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:124  %add_ln140_1 = add i32 %add_ln151_8, %select_ln137_8

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="22">
<![CDATA[
_ifconv:119  %sext_ln138_3 = sext i22 %tmp_28 to i27

]]></Node>
<StgValue><ssdm name="sext_ln138_3"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:120  %sub_ln138_3 = sub i27 %select_ln137_6, %sext_ln138_3

]]></Node>
<StgValue><ssdm name="sub_ln138_3"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="20">
<![CDATA[
_ifconv:122  %sext_ln139_1 = sext i20 %tmp_29 to i29

]]></Node>
<StgValue><ssdm name="sext_ln139_1"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:123  %sub_ln139_3 = sub i29 %select_ln137_7, %sext_ln139_1

]]></Node>
<StgValue><ssdm name="sub_ln139_3"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:125  %add_ln144_3 = add i27 %select_ln137_6, %sext_ln138_3

]]></Node>
<StgValue><ssdm name="add_ln144_3"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:126  %add_ln145_3 = add i29 %select_ln137_7, %sext_ln139_1

]]></Node>
<StgValue><ssdm name="add_ln145_3"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:127  %add_ln146_1 = add nsw i32 %add_ln137_3, -50

]]></Node>
<StgValue><ssdm name="add_ln146_1"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:128  %select_ln137_9 = select i1 %tmp_27, i27 %sub_ln138_3, i27 %add_ln144_3

]]></Node>
<StgValue><ssdm name="select_ln137_9"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:129  %select_ln137_10 = select i1 %tmp_27, i29 %sub_ln139_3, i29 %add_ln145_3

]]></Node>
<StgValue><ssdm name="select_ln137_10"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:130  %select_ln137_11 = select i1 %tmp_27, i32 %add_ln140_1, i32 %add_ln146_1

]]></Node>
<StgValue><ssdm name="select_ln137_11"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:131  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="21" op_0_bw="21" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:132  %tmp_31 = call i21 @_ssdm_op_PartSelect.i21.i29.i32.i32(i29 %select_ln137_10, i32 8, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:135  %tmp_32 = call i19 @_ssdm_op_PartSelect.i19.i27.i32.i32(i27 %select_ln137_9, i32 8, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:142  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="27" op_0_bw="21">
<![CDATA[
_ifconv:133  %sext_ln152_3 = sext i21 %tmp_31 to i27

]]></Node>
<StgValue><ssdm name="sext_ln152_3"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:134  %sub_ln152_3 = sub i27 %select_ln137_9, %sext_ln152_3

]]></Node>
<StgValue><ssdm name="sub_ln152_3"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="29" op_0_bw="19">
<![CDATA[
_ifconv:136  %sext_ln153_2 = sext i19 %tmp_32 to i29

]]></Node>
<StgValue><ssdm name="sext_ln153_2"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:137  %sub_ln153_3 = sub i29 %select_ln137_10, %sext_ln153_2

]]></Node>
<StgValue><ssdm name="sub_ln153_3"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:138  %add_ln158_3 = add i27 %select_ln137_9, %sext_ln152_3

]]></Node>
<StgValue><ssdm name="add_ln158_3"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:139  %add_ln159_3 = add i29 %select_ln137_10, %sext_ln153_2

]]></Node>
<StgValue><ssdm name="add_ln159_3"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:140  %select_ln151_13 = select i1 %tmp_30, i29 %sub_ln153_3, i29 %add_ln159_3

]]></Node>
<StgValue><ssdm name="select_ln151_13"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:141  %select_ln151_14 = select i1 %tmp_30, i27 %sub_ln152_3, i27 %add_ln158_3

]]></Node>
<StgValue><ssdm name="select_ln151_14"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:143  %select_ln151_15 = select i1 %tmp_33, i32 32, i32 0

]]></Node>
<StgValue><ssdm name="select_ln151_15"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:144  %add_ln151_9 = add i32 %select_ln137_11, -16

]]></Node>
<StgValue><ssdm name="add_ln151_9"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:145  %add_ln151_10 = add i32 %add_ln151_9, %select_ln151_15

]]></Node>
<StgValue><ssdm name="add_ln151_10"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:146  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="20" op_0_bw="20" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:147  %tmp_35 = call i20 @_ssdm_op_PartSelect.i20.i29.i32.i32(i29 %select_ln151_13, i32 9, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="18" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:150  %tmp_36 = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %select_ln151_14, i32 9, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:157  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="27" op_0_bw="20">
<![CDATA[
_ifconv:148  %sext_ln152_4 = sext i20 %tmp_35 to i27

]]></Node>
<StgValue><ssdm name="sext_ln152_4"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:149  %sub_ln152_4 = sub i27 %select_ln151_14, %sext_ln152_4

]]></Node>
<StgValue><ssdm name="sub_ln152_4"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="29" op_0_bw="18">
<![CDATA[
_ifconv:151  %sext_ln153_3 = sext i18 %tmp_36 to i29

]]></Node>
<StgValue><ssdm name="sext_ln153_3"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:152  %sub_ln153_4 = sub i29 %select_ln151_13, %sext_ln153_3

]]></Node>
<StgValue><ssdm name="sub_ln153_4"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:153  %add_ln158_4 = add i27 %select_ln151_14, %sext_ln152_4

]]></Node>
<StgValue><ssdm name="add_ln158_4"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:154  %add_ln159_4 = add i29 %select_ln151_13, %sext_ln153_3

]]></Node>
<StgValue><ssdm name="add_ln159_4"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:155  %select_ln151_16 = select i1 %tmp_34, i29 %sub_ln153_4, i29 %add_ln159_4

]]></Node>
<StgValue><ssdm name="select_ln151_16"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:156  %select_ln151_17 = select i1 %tmp_34, i27 %sub_ln152_4, i27 %add_ln158_4

]]></Node>
<StgValue><ssdm name="select_ln151_17"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:158  %select_ln151_18 = select i1 %tmp_37, i32 16, i32 0

]]></Node>
<StgValue><ssdm name="select_ln151_18"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:159  %add_ln151_11 = add i32 %add_ln151_10, -8

]]></Node>
<StgValue><ssdm name="add_ln151_11"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:160  %add_ln151_12 = add i32 %add_ln151_11, %select_ln151_18

]]></Node>
<StgValue><ssdm name="add_ln151_12"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:161  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="19" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:162  %tmp_39 = call i19 @_ssdm_op_PartSelect.i19.i29.i32.i32(i29 %select_ln151_16, i32 10, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:165  %tmp_40 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %select_ln151_17, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:172  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="27" op_0_bw="19">
<![CDATA[
_ifconv:163  %sext_ln138_4 = sext i19 %tmp_39 to i27

]]></Node>
<StgValue><ssdm name="sext_ln138_4"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:164  %sub_ln138_4 = sub i27 %select_ln151_17, %sext_ln138_4

]]></Node>
<StgValue><ssdm name="sub_ln138_4"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="29" op_0_bw="17">
<![CDATA[
_ifconv:166  %sext_ln139_2 = sext i17 %tmp_40 to i29

]]></Node>
<StgValue><ssdm name="sext_ln139_2"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:167  %sub_ln139_4 = sub i29 %select_ln151_16, %sext_ln139_2

]]></Node>
<StgValue><ssdm name="sub_ln139_4"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:168  %add_ln144_4 = add i27 %select_ln151_17, %sext_ln138_4

]]></Node>
<StgValue><ssdm name="add_ln144_4"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:169  %add_ln145_4 = add i29 %select_ln151_16, %sext_ln139_2

]]></Node>
<StgValue><ssdm name="add_ln145_4"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:170  %select_ln137_12 = select i1 %tmp_38, i27 %sub_ln138_4, i27 %add_ln144_4

]]></Node>
<StgValue><ssdm name="select_ln137_12"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:171  %select_ln137_13 = select i1 %tmp_38, i29 %sub_ln139_4, i29 %add_ln145_4

]]></Node>
<StgValue><ssdm name="select_ln137_13"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:173  %select_ln137_14 = select i1 %tmp_41, i32 8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln137_14"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="19" op_0_bw="19" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:177  %tmp_43 = call i19 @_ssdm_op_PartSelect.i19.i29.i32.i32(i29 %select_ln137_13, i32 10, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:180  %tmp_44 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %select_ln137_12, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="266" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:174  %add_ln137_4 = add i32 %add_ln151_12, -4

]]></Node>
<StgValue><ssdm name="add_ln137_4"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:175  %add_ln137_5 = add i32 %add_ln137_4, %select_ln137_14

]]></Node>
<StgValue><ssdm name="add_ln137_5"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:176  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln137_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="27" op_0_bw="19">
<![CDATA[
_ifconv:178  %sext_ln138_5 = sext i19 %tmp_43 to i27

]]></Node>
<StgValue><ssdm name="sext_ln138_5"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:179  %sub_ln138_5 = sub i27 %select_ln137_12, %sext_ln138_5

]]></Node>
<StgValue><ssdm name="sub_ln138_5"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="29" op_0_bw="17">
<![CDATA[
_ifconv:181  %sext_ln139_3 = sext i17 %tmp_44 to i29

]]></Node>
<StgValue><ssdm name="sext_ln139_3"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:182  %sub_ln139_5 = sub i29 %select_ln137_13, %sext_ln139_3

]]></Node>
<StgValue><ssdm name="sub_ln139_5"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:183  %add_ln140_2 = add i32 %add_ln151_12, %select_ln137_14

]]></Node>
<StgValue><ssdm name="add_ln140_2"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:184  %add_ln144_5 = add i27 %select_ln137_12, %sext_ln138_5

]]></Node>
<StgValue><ssdm name="add_ln144_5"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:185  %add_ln145_5 = add i29 %select_ln137_13, %sext_ln139_3

]]></Node>
<StgValue><ssdm name="add_ln145_5"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:187  %select_ln137_15 = select i1 %tmp_42, i27 %sub_ln138_5, i27 %add_ln144_5

]]></Node>
<StgValue><ssdm name="select_ln137_15"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:188  %select_ln137_16 = select i1 %tmp_42, i29 %sub_ln139_5, i29 %add_ln145_5

]]></Node>
<StgValue><ssdm name="select_ln137_16"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="18" op_0_bw="18" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:191  %tmp_46 = call i18 @_ssdm_op_PartSelect.i18.i29.i32.i32(i29 %select_ln137_16, i32 11, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:194  %tmp_47 = call i16 @_ssdm_op_PartSelect.i16.i27.i32.i32(i27 %select_ln137_15, i32 11, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="280" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:186  %add_ln146_2 = add nsw i32 %add_ln137_5, -4

]]></Node>
<StgValue><ssdm name="add_ln146_2"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:189  %select_ln137_17 = select i1 %tmp_42, i32 %add_ln140_2, i32 %add_ln146_2

]]></Node>
<StgValue><ssdm name="select_ln137_17"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:190  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="27" op_0_bw="18">
<![CDATA[
_ifconv:192  %sext_ln152_5 = sext i18 %tmp_46 to i27

]]></Node>
<StgValue><ssdm name="sext_ln152_5"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:193  %sub_ln152_5 = sub i27 %select_ln137_15, %sext_ln152_5

]]></Node>
<StgValue><ssdm name="sub_ln152_5"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="29" op_0_bw="16">
<![CDATA[
_ifconv:195  %sext_ln153_4 = sext i16 %tmp_47 to i29

]]></Node>
<StgValue><ssdm name="sext_ln153_4"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:196  %sub_ln153_5 = sub i29 %select_ln137_16, %sext_ln153_4

]]></Node>
<StgValue><ssdm name="sub_ln153_5"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:197  %add_ln158_5 = add i27 %select_ln137_15, %sext_ln152_5

]]></Node>
<StgValue><ssdm name="add_ln158_5"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:198  %add_ln159_5 = add i29 %select_ln137_16, %sext_ln153_4

]]></Node>
<StgValue><ssdm name="add_ln159_5"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:199  %select_ln151_19 = select i1 %tmp_45, i29 %sub_ln153_5, i29 %add_ln159_5

]]></Node>
<StgValue><ssdm name="select_ln151_19"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:200  %select_ln151_20 = select i1 %tmp_45, i27 %sub_ln152_5, i27 %add_ln158_5

]]></Node>
<StgValue><ssdm name="select_ln151_20"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:201  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln137_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:202  %select_ln151_21 = select i1 %tmp_48, i32 4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln151_21"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="17" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:206  %tmp_50 = call i17 @_ssdm_op_PartSelect.i17.i29.i32.i32(i29 %select_ln151_19, i32 12, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="15" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:209  %tmp_51 = call i15 @_ssdm_op_PartSelect.i15.i27.i32.i32(i27 %select_ln151_20, i32 12, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:218  %zext_ln169 = zext i3 %select_ln116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:219  %sinh3_addr = getelementptr [5 x i17]* @sinh3, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="sinh3_addr"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="3">
<![CDATA[
_ifconv:220  %sinh3_load = load i17* %sinh3_addr, align 4

]]></Node>
<StgValue><ssdm name="sinh3_load"/></StgValue>
</operation>

<operation id="298" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:223  %cosh2_addr = getelementptr [5 x i17]* @cosh2, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="cosh2_addr"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="3">
<![CDATA[
_ifconv:224  %cosh2_load = load i17* %cosh2_addr, align 4

]]></Node>
<StgValue><ssdm name="cosh2_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="300" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:203  %add_ln151_13 = add i32 %select_ln137_17, -2

]]></Node>
<StgValue><ssdm name="add_ln151_13"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:204  %add_ln151_14 = add i32 %add_ln151_13, %select_ln151_21

]]></Node>
<StgValue><ssdm name="add_ln151_14"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:205  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln151_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="27" op_0_bw="17">
<![CDATA[
_ifconv:207  %sext_ln152_6 = sext i17 %tmp_50 to i27

]]></Node>
<StgValue><ssdm name="sext_ln152_6"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:208  %sub_ln152_6 = sub i27 %select_ln151_20, %sext_ln152_6

]]></Node>
<StgValue><ssdm name="sub_ln152_6"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="29" op_0_bw="15">
<![CDATA[
_ifconv:210  %sext_ln153_5 = sext i15 %tmp_51 to i29

]]></Node>
<StgValue><ssdm name="sext_ln153_5"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:211  %sub_ln153_6 = sub i29 %select_ln151_19, %sext_ln153_5

]]></Node>
<StgValue><ssdm name="sub_ln153_6"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:212  %add_ln158_6 = add i27 %select_ln151_20, %sext_ln152_6

]]></Node>
<StgValue><ssdm name="add_ln158_6"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv:213  %add_ln159_6 = add i29 %select_ln151_19, %sext_ln153_5

]]></Node>
<StgValue><ssdm name="add_ln159_6"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
_ifconv:214  %select_ln151_22 = select i1 %tmp_49, i29 %sub_ln153_6, i29 %add_ln159_6

]]></Node>
<StgValue><ssdm name="select_ln151_22"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv:216  %select_ln151_23 = select i1 %tmp_49, i27 %sub_ln152_6, i27 %add_ln158_6

]]></Node>
<StgValue><ssdm name="select_ln151_23"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="3">
<![CDATA[
_ifconv:220  %sinh3_load = load i17* %sinh3_addr, align 4

]]></Node>
<StgValue><ssdm name="sinh3_load"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="3">
<![CDATA[
_ifconv:224  %cosh2_load = load i17* %cosh2_addr, align 4

]]></Node>
<StgValue><ssdm name="cosh2_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="29">
<![CDATA[
_ifconv:215  %sext_ln151_2 = sext i29 %select_ln151_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln151_2"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="27">
<![CDATA[
_ifconv:217  %sext_ln151_3 = sext i27 %select_ln151_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln151_3"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:221  %zext_ln169_1 = zext i17 %sinh3_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln169_1"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:222  %mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln169"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:225  %zext_ln169_2 = zext i17 %cosh2_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln169_2"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:226  %mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln169_1"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:228  %mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:229  %mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln171_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="321" st_id="26" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:222  %mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln169"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:226  %mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln169_1"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:228  %mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:229  %mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln171_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="325" st_id="27" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:222  %mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln169"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:226  %mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln169_1"/></StgValue>
</operation>

<operation id="327" st_id="27" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:228  %mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="328" st_id="27" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:229  %mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln171_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="329" st_id="28" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:222  %mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln169"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:226  %mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln169_1"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:228  %mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:229  %mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln171_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="333" st_id="29" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:222  %mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln169"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:226  %mul_ln169_1 = mul nsw i32 %zext_ln169_2, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln169_1"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:228  %mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:229  %mul_ln171_1 = mul nsw i32 %zext_ln169_1, %sext_ln151_2

]]></Node>
<StgValue><ssdm name="mul_ln171_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="337" st_id="30" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:222  %mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln169"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:228  %mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="339" st_id="31" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:222  %mul_ln169 = mul nsw i32 %zext_ln169_1, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln169"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:227  %result_cosh = add nsw i32 %mul_ln169, %mul_ln169_1

]]></Node>
<StgValue><ssdm name="result_cosh"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:228  %mul_ln171 = mul nsw i32 %zext_ln169_2, %sext_ln151_3

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:230  %add_ln171 = add nsw i32 %mul_ln171_1, %mul_ln171

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:231  %trunc_ln6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %add_ln171, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="344" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="20">
<![CDATA[
_ifconv:232  %result_sinh = sext i20 %trunc_ln6 to i32

]]></Node>
<StgValue><ssdm name="result_sinh"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="346" st_id="33" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="347" st_id="34" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="348" st_id="35" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="349" st_id="36" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="350" st_id="37" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="351" st_id="38" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="352" st_id="39" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="353" st_id="40" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="354" st_id="41" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="355" st_id="42" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="356" st_id="43" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="357" st_id="44" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="358" st_id="45" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="359" st_id="46" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="360" st_id="47" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="361" st_id="48" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="362" st_id="49" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="363" st_id="50" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="364" st_id="51" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="365" st_id="52" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="366" st_id="53" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="367" st_id="54" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="368" st_id="55" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="369" st_id="56" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="370" st_id="57" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="371" st_id="58" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="372" st_id="59" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="373" st_id="60" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="374" st_id="61" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="375" st_id="62" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="376" st_id="63" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="377" st_id="64" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="378" st_id="65" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="379" st_id="66" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="380" st_id="67" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:233  %result = sdiv i32 %result_cosh, %result_sinh

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="381" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:234  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="382" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %result_0 = phi i32 [ %result, %_ifconv ], [ 4096, %2 ]

]]></Node>
<StgValue><ssdm name="result_0"/></StgValue>
</operation>

<operation id="383" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
._crit_edge:1  store i32 %result_0, i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="384" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
