
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 32793
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2020.832 ; gain = 87.961 ; free physical = 29151 ; free virtual = 34906
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23115
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2760.879 ; gain = 371.734 ; free physical = 28295 ; free virtual = 34080
Synthesis current peak Physical Memory [PSS] (MB): peak = 2183.249; parent = 1975.256; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3745.730; parent = 2766.820; children = 978.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface.v:10]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_fpext_32ns_64_2_no_dsp_1' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_fpext_32ns_64_2_no_dsp_1_ip' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/ip/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/ip/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_fpext_32ns_64_2_no_dsp_1' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_regslice_both' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_regslice_both' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_regslice_both__parameterized0' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_regslice_both__parameterized0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_regslice_both__parameterized1' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_regslice_both__parameterized1' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_regslice_both__parameterized2' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_regslice_both__parameterized2' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_regslice_both__parameterized3' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_regslice_both__parameterized3' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_regslice_both__parameterized4' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_regslice_both__parameterized4' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_regslice_both__parameterized5' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_regslice_both__parameterized5' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'RBM_interface_regslice_both__parameterized6' [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface_regslice_both__parameterized6' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RBM_interface' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[31] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[30] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[29] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[28] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[27] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[26] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[25] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[24] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[23] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[22] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[21] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[20] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[19] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[18] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[17] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[16] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[1] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_15_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_15_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2896.785 ; gain = 507.641 ; free physical = 28364 ; free virtual = 34153
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.152; parent = 1979.160; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3875.699; parent = 2896.789; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2914.598 ; gain = 525.453 ; free physical = 28364 ; free virtual = 34153
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.152; parent = 1979.160; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3893.512; parent = 2914.602; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2914.598 ; gain = 525.453 ; free physical = 28364 ; free virtual = 34153
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.152; parent = 1979.160; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3893.512; parent = 2914.602; children = 978.910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2920.535 ; gain = 0.000 ; free physical = 28354 ; free virtual = 34142
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/RBM_interface_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/RBM_interface_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.348 ; gain = 0.000 ; free physical = 28265 ; free virtual = 34067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3058.348 ; gain = 0.000 ; free physical = 28265 ; free virtual = 34067
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ubuntu20/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28334 ; free virtual = 34137
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.152; parent = 1979.160; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28334 ; free virtual = 34137
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.152; parent = 1979.160; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28334 ; free virtual = 34137
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.152; parent = 1979.160; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'm_4_reg_1576_reg' and it is trimmed from '48' to '23' bits. [/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b723/hdl/verilog/RBM_interface.v:1382]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28320 ; free virtual = 34124
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.152; parent = 1979.160; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'RBM_interface_fpext_32ns_64_2_no_dsp_1:/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'RBM_interface_fpext_32ns_64_2_no_dsp_1:/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'RBM_interface_fpext_32ns_64_2_no_dsp_1:/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'RBM_interface_fpext_32ns_64_2_no_dsp_1:/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'RBM_interface_fpext_32ns_64_2_no_dsp_1:/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'RBM_interface_fpext_32ns_64_2_no_dsp_1:/RBM_interface_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_axis_vector_out_V_keep_V_U' (RBM_interface_regslice_both__parameterized4) to 'inst/regslice_both_axis_vector_out_V_strb_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28291 ; free virtual = 34103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2187.152; parent = 1979.160; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28175 ; free virtual = 33994
Synthesis current peak Physical Memory [PSS] (MB): peak = 2295.969; parent = 2088.548; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28132 ; free virtual = 33951
Synthesis current peak Physical Memory [PSS] (MB): peak = 2331.191; parent = 2123.771; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28125 ; free virtual = 33945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2336.906; parent = 2129.486; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28126 ; free virtual = 33945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2337.133; parent = 2129.725; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28126 ; free virtual = 33945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2337.137; parent = 2129.729; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28126 ; free virtual = 33945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2337.215; parent = 2129.807; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28126 ; free virtual = 33945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2337.215; parent = 2129.807; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28126 ; free virtual = 33945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2337.215; parent = 2129.807; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28126 ; free virtual = 33945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2337.215; parent = 2129.807; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    85|
|2     |LUT1   |   266|
|3     |LUT2   |    36|
|4     |LUT3   |   777|
|5     |LUT4   |    94|
|6     |LUT5   |   444|
|7     |LUT6   |   779|
|8     |MUXCY  |     8|
|9     |MUXF7  |     4|
|10    |SRL16E |     5|
|11    |FDRE   |  1634|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28126 ; free virtual = 33945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2337.215; parent = 2129.807; children = 207.993
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4005.246; parent = 3026.336; children = 978.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 3058.348 ; gain = 525.453 ; free physical = 28184 ; free virtual = 34003
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 3058.348 ; gain = 669.203 ; free physical = 28184 ; free virtual = 34003
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.348 ; gain = 0.000 ; free physical = 28287 ; free virtual = 34107
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.348 ; gain = 0.000 ; free physical = 28222 ; free virtual = 34042
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

Synth Design complete, checksum: 8574b549
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 3058.348 ; gain = 1000.828 ; free physical = 28456 ; free virtual = 34276
INFO: [Common 17-1381] The checkpoint '/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = ce88b4505baa95eb
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu20/Xilinx/ELE548/Restricted_Boltzmann_Machine/RBM_interface_hls/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 25 09:40:31 2023...
