;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; X
X__0__DR EQU CYREG_GPIO_PRT2_DR
X__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
X__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
X__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
X__0__HSIOM_MASK EQU 0x0000000F
X__0__HSIOM_SHIFT EQU 0
X__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
X__0__INTR EQU CYREG_GPIO_PRT2_INTR
X__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
X__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
X__0__MASK EQU 0x01
X__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
X__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
X__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
X__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
X__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
X__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
X__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
X__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
X__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
X__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
X__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
X__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
X__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
X__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
X__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
X__0__PC EQU CYREG_GPIO_PRT2_PC
X__0__PC2 EQU CYREG_GPIO_PRT2_PC2
X__0__PORT EQU 2
X__0__PS EQU CYREG_GPIO_PRT2_PS
X__0__SHIFT EQU 0
X__DR EQU CYREG_GPIO_PRT2_DR
X__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
X__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
X__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
X__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
X__INTR EQU CYREG_GPIO_PRT2_INTR
X__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
X__INTSTAT EQU CYREG_GPIO_PRT2_INTR
X__MASK EQU 0x01
X__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
X__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
X__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
X__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
X__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
X__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
X__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
X__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
X__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
X__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
X__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
X__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
X__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
X__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
X__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
X__PC EQU CYREG_GPIO_PRT2_PC
X__PC2 EQU CYREG_GPIO_PRT2_PC2
X__PORT EQU 2
X__PS EQU CYREG_GPIO_PRT2_PS
X__SHIFT EQU 0

; Y
Y__0__DR EQU CYREG_GPIO_PRT2_DR
Y__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Y__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Y__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Y__0__HSIOM_MASK EQU 0x000000F0
Y__0__HSIOM_SHIFT EQU 4
Y__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Y__0__INTR EQU CYREG_GPIO_PRT2_INTR
Y__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Y__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Y__0__MASK EQU 0x02
Y__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Y__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Y__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Y__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Y__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Y__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Y__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Y__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Y__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Y__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Y__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Y__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Y__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Y__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Y__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Y__0__PC EQU CYREG_GPIO_PRT2_PC
Y__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Y__0__PORT EQU 2
Y__0__PS EQU CYREG_GPIO_PRT2_PS
Y__0__SHIFT EQU 1
Y__DR EQU CYREG_GPIO_PRT2_DR
Y__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Y__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Y__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Y__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Y__INTR EQU CYREG_GPIO_PRT2_INTR
Y__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Y__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Y__MASK EQU 0x02
Y__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Y__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Y__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Y__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Y__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Y__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Y__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Y__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Y__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Y__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Y__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Y__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Y__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Y__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Y__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Y__PC EQU CYREG_GPIO_PRT2_PC
Y__PC2 EQU CYREG_GPIO_PRT2_PC2
Y__PORT EQU 2
Y__PS EQU CYREG_GPIO_PRT2_PS
Y__SHIFT EQU 1

; Z
Z__0__DR EQU CYREG_GPIO_PRT1_DR
Z__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Z__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Z__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Z__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Z__0__HSIOM_MASK EQU 0x0F000000
Z__0__HSIOM_SHIFT EQU 24
Z__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Z__0__INTR EQU CYREG_GPIO_PRT1_INTR
Z__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Z__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Z__0__MASK EQU 0x40
Z__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Z__0__OUT_SEL_SHIFT EQU 12
Z__0__OUT_SEL_VAL EQU 2
Z__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Z__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Z__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Z__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Z__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Z__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Z__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Z__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Z__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Z__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Z__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Z__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Z__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Z__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Z__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Z__0__PC EQU CYREG_GPIO_PRT1_PC
Z__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Z__0__PORT EQU 1
Z__0__PS EQU CYREG_GPIO_PRT1_PS
Z__0__SHIFT EQU 6
Z__DR EQU CYREG_GPIO_PRT1_DR
Z__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Z__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Z__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Z__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Z__INTR EQU CYREG_GPIO_PRT1_INTR
Z__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Z__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Z__MASK EQU 0x40
Z__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Z__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Z__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Z__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Z__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Z__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Z__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Z__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Z__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Z__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Z__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Z__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Z__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Z__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Z__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Z__PC EQU CYREG_GPIO_PRT1_PC
Z__PC2 EQU CYREG_GPIO_PRT1_PC2
Z__PORT EQU 1
Z__PS EQU CYREG_GPIO_PRT1_PS
Z__SHIFT EQU 6

; ADC
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000041
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_intClock__DIV_ID EQU 0x00000041
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x10000
ADC_IRQ__INTC_NUMBER EQU 16
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CAN
CAN_CanIP__BUFFER_STATUS EQU CYREG_CAN0_BUFFER_STATUS
CAN_CanIP__CAN_RX0_ACR EQU CYREG_CAN0_CAN_RX0_ACR
CAN_CanIP__CAN_RX0_ACR_DATA EQU CYREG_CAN0_CAN_RX0_ACR_DATA
CAN_CanIP__CAN_RX0_AMR EQU CYREG_CAN0_CAN_RX0_AMR
CAN_CanIP__CAN_RX0_AMR_DATA EQU CYREG_CAN0_CAN_RX0_AMR_DATA
CAN_CanIP__CAN_RX0_CONTROL EQU CYREG_CAN0_CAN_RX0_CONTROL
CAN_CanIP__CAN_RX0_DATA_HIGH EQU CYREG_CAN0_CAN_RX0_DATA_HIGH
CAN_CanIP__CAN_RX0_DATA_LOW EQU CYREG_CAN0_CAN_RX0_DATA_LOW
CAN_CanIP__CAN_RX0_ID EQU CYREG_CAN0_CAN_RX0_ID
CAN_CanIP__CAN_RX1_ACR EQU CYREG_CAN0_CAN_RX1_ACR
CAN_CanIP__CAN_RX1_ACR_DATA EQU CYREG_CAN0_CAN_RX1_ACR_DATA
CAN_CanIP__CAN_RX1_AMR EQU CYREG_CAN0_CAN_RX1_AMR
CAN_CanIP__CAN_RX1_AMR_DATA EQU CYREG_CAN0_CAN_RX1_AMR_DATA
CAN_CanIP__CAN_RX1_CONTROL EQU CYREG_CAN0_CAN_RX1_CONTROL
CAN_CanIP__CAN_RX1_DATA_HIGH EQU CYREG_CAN0_CAN_RX1_DATA_HIGH
CAN_CanIP__CAN_RX1_DATA_LOW EQU CYREG_CAN0_CAN_RX1_DATA_LOW
CAN_CanIP__CAN_RX1_ID EQU CYREG_CAN0_CAN_RX1_ID
CAN_CanIP__CAN_RX10_ACR EQU CYREG_CAN0_CAN_RX10_ACR
CAN_CanIP__CAN_RX10_ACR_DATA EQU CYREG_CAN0_CAN_RX10_ACR_DATA
CAN_CanIP__CAN_RX10_AMR EQU CYREG_CAN0_CAN_RX10_AMR
CAN_CanIP__CAN_RX10_AMR_DATA EQU CYREG_CAN0_CAN_RX10_AMR_DATA
CAN_CanIP__CAN_RX10_CONTROL EQU CYREG_CAN0_CAN_RX10_CONTROL
CAN_CanIP__CAN_RX10_DATA_HIGH EQU CYREG_CAN0_CAN_RX10_DATA_HIGH
CAN_CanIP__CAN_RX10_DATA_LOW EQU CYREG_CAN0_CAN_RX10_DATA_LOW
CAN_CanIP__CAN_RX10_ID EQU CYREG_CAN0_CAN_RX10_ID
CAN_CanIP__CAN_RX11_ACR EQU CYREG_CAN0_CAN_RX11_ACR
CAN_CanIP__CAN_RX11_ACR_DATA EQU CYREG_CAN0_CAN_RX11_ACR_DATA
CAN_CanIP__CAN_RX11_AMR EQU CYREG_CAN0_CAN_RX11_AMR
CAN_CanIP__CAN_RX11_AMR_DATA EQU CYREG_CAN0_CAN_RX11_AMR_DATA
CAN_CanIP__CAN_RX11_CONTROL EQU CYREG_CAN0_CAN_RX11_CONTROL
CAN_CanIP__CAN_RX11_DATA_HIGH EQU CYREG_CAN0_CAN_RX11_DATA_HIGH
CAN_CanIP__CAN_RX11_DATA_LOW EQU CYREG_CAN0_CAN_RX11_DATA_LOW
CAN_CanIP__CAN_RX11_ID EQU CYREG_CAN0_CAN_RX11_ID
CAN_CanIP__CAN_RX12_ACR EQU CYREG_CAN0_CAN_RX12_ACR
CAN_CanIP__CAN_RX12_ACR_DATA EQU CYREG_CAN0_CAN_RX12_ACR_DATA
CAN_CanIP__CAN_RX12_AMR EQU CYREG_CAN0_CAN_RX12_AMR
CAN_CanIP__CAN_RX12_AMR_DATA EQU CYREG_CAN0_CAN_RX12_AMR_DATA
CAN_CanIP__CAN_RX12_CONTROL EQU CYREG_CAN0_CAN_RX12_CONTROL
CAN_CanIP__CAN_RX12_DATA_HIGH EQU CYREG_CAN0_CAN_RX12_DATA_HIGH
CAN_CanIP__CAN_RX12_DATA_LOW EQU CYREG_CAN0_CAN_RX12_DATA_LOW
CAN_CanIP__CAN_RX12_ID EQU CYREG_CAN0_CAN_RX12_ID
CAN_CanIP__CAN_RX13_ACR EQU CYREG_CAN0_CAN_RX13_ACR
CAN_CanIP__CAN_RX13_ACR_DATA EQU CYREG_CAN0_CAN_RX13_ACR_DATA
CAN_CanIP__CAN_RX13_AMR EQU CYREG_CAN0_CAN_RX13_AMR
CAN_CanIP__CAN_RX13_AMR_DATA EQU CYREG_CAN0_CAN_RX13_AMR_DATA
CAN_CanIP__CAN_RX13_CONTROL EQU CYREG_CAN0_CAN_RX13_CONTROL
CAN_CanIP__CAN_RX13_DATA_HIGH EQU CYREG_CAN0_CAN_RX13_DATA_HIGH
CAN_CanIP__CAN_RX13_DATA_LOW EQU CYREG_CAN0_CAN_RX13_DATA_LOW
CAN_CanIP__CAN_RX13_ID EQU CYREG_CAN0_CAN_RX13_ID
CAN_CanIP__CAN_RX14_ACR EQU CYREG_CAN0_CAN_RX14_ACR
CAN_CanIP__CAN_RX14_ACR_DATA EQU CYREG_CAN0_CAN_RX14_ACR_DATA
CAN_CanIP__CAN_RX14_AMR EQU CYREG_CAN0_CAN_RX14_AMR
CAN_CanIP__CAN_RX14_AMR_DATA EQU CYREG_CAN0_CAN_RX14_AMR_DATA
CAN_CanIP__CAN_RX14_CONTROL EQU CYREG_CAN0_CAN_RX14_CONTROL
CAN_CanIP__CAN_RX14_DATA_HIGH EQU CYREG_CAN0_CAN_RX14_DATA_HIGH
CAN_CanIP__CAN_RX14_DATA_LOW EQU CYREG_CAN0_CAN_RX14_DATA_LOW
CAN_CanIP__CAN_RX14_ID EQU CYREG_CAN0_CAN_RX14_ID
CAN_CanIP__CAN_RX15_ACR EQU CYREG_CAN0_CAN_RX15_ACR
CAN_CanIP__CAN_RX15_ACR_DATA EQU CYREG_CAN0_CAN_RX15_ACR_DATA
CAN_CanIP__CAN_RX15_AMR EQU CYREG_CAN0_CAN_RX15_AMR
CAN_CanIP__CAN_RX15_AMR_DATA EQU CYREG_CAN0_CAN_RX15_AMR_DATA
CAN_CanIP__CAN_RX15_CONTROL EQU CYREG_CAN0_CAN_RX15_CONTROL
CAN_CanIP__CAN_RX15_DATA_HIGH EQU CYREG_CAN0_CAN_RX15_DATA_HIGH
CAN_CanIP__CAN_RX15_DATA_LOW EQU CYREG_CAN0_CAN_RX15_DATA_LOW
CAN_CanIP__CAN_RX15_ID EQU CYREG_CAN0_CAN_RX15_ID
CAN_CanIP__CAN_RX2_ACR EQU CYREG_CAN0_CAN_RX2_ACR
CAN_CanIP__CAN_RX2_ACR_DATA EQU CYREG_CAN0_CAN_RX2_ACR_DATA
CAN_CanIP__CAN_RX2_AMR EQU CYREG_CAN0_CAN_RX2_AMR
CAN_CanIP__CAN_RX2_AMR_DATA EQU CYREG_CAN0_CAN_RX2_AMR_DATA
CAN_CanIP__CAN_RX2_CONTROL EQU CYREG_CAN0_CAN_RX2_CONTROL
CAN_CanIP__CAN_RX2_DATA_HIGH EQU CYREG_CAN0_CAN_RX2_DATA_HIGH
CAN_CanIP__CAN_RX2_DATA_LOW EQU CYREG_CAN0_CAN_RX2_DATA_LOW
CAN_CanIP__CAN_RX2_ID EQU CYREG_CAN0_CAN_RX2_ID
CAN_CanIP__CAN_RX3_ACR EQU CYREG_CAN0_CAN_RX3_ACR
CAN_CanIP__CAN_RX3_ACR_DATA EQU CYREG_CAN0_CAN_RX3_ACR_DATA
CAN_CanIP__CAN_RX3_AMR EQU CYREG_CAN0_CAN_RX3_AMR
CAN_CanIP__CAN_RX3_AMR_DATA EQU CYREG_CAN0_CAN_RX3_AMR_DATA
CAN_CanIP__CAN_RX3_CONTROL EQU CYREG_CAN0_CAN_RX3_CONTROL
CAN_CanIP__CAN_RX3_DATA_HIGH EQU CYREG_CAN0_CAN_RX3_DATA_HIGH
CAN_CanIP__CAN_RX3_DATA_LOW EQU CYREG_CAN0_CAN_RX3_DATA_LOW
CAN_CanIP__CAN_RX3_ID EQU CYREG_CAN0_CAN_RX3_ID
CAN_CanIP__CAN_RX4_ACR EQU CYREG_CAN0_CAN_RX4_ACR
CAN_CanIP__CAN_RX4_ACR_DATA EQU CYREG_CAN0_CAN_RX4_ACR_DATA
CAN_CanIP__CAN_RX4_AMR EQU CYREG_CAN0_CAN_RX4_AMR
CAN_CanIP__CAN_RX4_AMR_DATA EQU CYREG_CAN0_CAN_RX4_AMR_DATA
CAN_CanIP__CAN_RX4_CONTROL EQU CYREG_CAN0_CAN_RX4_CONTROL
CAN_CanIP__CAN_RX4_DATA_HIGH EQU CYREG_CAN0_CAN_RX4_DATA_HIGH
CAN_CanIP__CAN_RX4_DATA_LOW EQU CYREG_CAN0_CAN_RX4_DATA_LOW
CAN_CanIP__CAN_RX4_ID EQU CYREG_CAN0_CAN_RX4_ID
CAN_CanIP__CAN_RX5_ACR EQU CYREG_CAN0_CAN_RX5_ACR
CAN_CanIP__CAN_RX5_ACR_DATA EQU CYREG_CAN0_CAN_RX5_ACR_DATA
CAN_CanIP__CAN_RX5_AMR EQU CYREG_CAN0_CAN_RX5_AMR
CAN_CanIP__CAN_RX5_AMR_DATA EQU CYREG_CAN0_CAN_RX5_AMR_DATA
CAN_CanIP__CAN_RX5_CONTROL EQU CYREG_CAN0_CAN_RX5_CONTROL
CAN_CanIP__CAN_RX5_DATA_HIGH EQU CYREG_CAN0_CAN_RX5_DATA_HIGH
CAN_CanIP__CAN_RX5_DATA_LOW EQU CYREG_CAN0_CAN_RX5_DATA_LOW
CAN_CanIP__CAN_RX5_ID EQU CYREG_CAN0_CAN_RX5_ID
CAN_CanIP__CAN_RX6_ACR EQU CYREG_CAN0_CAN_RX6_ACR
CAN_CanIP__CAN_RX6_ACR_DATA EQU CYREG_CAN0_CAN_RX6_ACR_DATA
CAN_CanIP__CAN_RX6_AMR EQU CYREG_CAN0_CAN_RX6_AMR
CAN_CanIP__CAN_RX6_AMR_DATA EQU CYREG_CAN0_CAN_RX6_AMR_DATA
CAN_CanIP__CAN_RX6_CONTROL EQU CYREG_CAN0_CAN_RX6_CONTROL
CAN_CanIP__CAN_RX6_DATA_HIGH EQU CYREG_CAN0_CAN_RX6_DATA_HIGH
CAN_CanIP__CAN_RX6_DATA_LOW EQU CYREG_CAN0_CAN_RX6_DATA_LOW
CAN_CanIP__CAN_RX6_ID EQU CYREG_CAN0_CAN_RX6_ID
CAN_CanIP__CAN_RX7_ACR EQU CYREG_CAN0_CAN_RX7_ACR
CAN_CanIP__CAN_RX7_ACR_DATA EQU CYREG_CAN0_CAN_RX7_ACR_DATA
CAN_CanIP__CAN_RX7_AMR EQU CYREG_CAN0_CAN_RX7_AMR
CAN_CanIP__CAN_RX7_AMR_DATA EQU CYREG_CAN0_CAN_RX7_AMR_DATA
CAN_CanIP__CAN_RX7_CONTROL EQU CYREG_CAN0_CAN_RX7_CONTROL
CAN_CanIP__CAN_RX7_DATA_HIGH EQU CYREG_CAN0_CAN_RX7_DATA_HIGH
CAN_CanIP__CAN_RX7_DATA_LOW EQU CYREG_CAN0_CAN_RX7_DATA_LOW
CAN_CanIP__CAN_RX7_ID EQU CYREG_CAN0_CAN_RX7_ID
CAN_CanIP__CAN_RX8_ACR EQU CYREG_CAN0_CAN_RX8_ACR
CAN_CanIP__CAN_RX8_ACR_DATA EQU CYREG_CAN0_CAN_RX8_ACR_DATA
CAN_CanIP__CAN_RX8_AMR EQU CYREG_CAN0_CAN_RX8_AMR
CAN_CanIP__CAN_RX8_AMR_DATA EQU CYREG_CAN0_CAN_RX8_AMR_DATA
CAN_CanIP__CAN_RX8_CONTROL EQU CYREG_CAN0_CAN_RX8_CONTROL
CAN_CanIP__CAN_RX8_DATA_HIGH EQU CYREG_CAN0_CAN_RX8_DATA_HIGH
CAN_CanIP__CAN_RX8_DATA_LOW EQU CYREG_CAN0_CAN_RX8_DATA_LOW
CAN_CanIP__CAN_RX8_ID EQU CYREG_CAN0_CAN_RX8_ID
CAN_CanIP__CAN_RX9_ACR EQU CYREG_CAN0_CAN_RX9_ACR
CAN_CanIP__CAN_RX9_ACR_DATA EQU CYREG_CAN0_CAN_RX9_ACR_DATA
CAN_CanIP__CAN_RX9_AMR EQU CYREG_CAN0_CAN_RX9_AMR
CAN_CanIP__CAN_RX9_AMR_DATA EQU CYREG_CAN0_CAN_RX9_AMR_DATA
CAN_CanIP__CAN_RX9_CONTROL EQU CYREG_CAN0_CAN_RX9_CONTROL
CAN_CanIP__CAN_RX9_DATA_HIGH EQU CYREG_CAN0_CAN_RX9_DATA_HIGH
CAN_CanIP__CAN_RX9_DATA_LOW EQU CYREG_CAN0_CAN_RX9_DATA_LOW
CAN_CanIP__CAN_RX9_ID EQU CYREG_CAN0_CAN_RX9_ID
CAN_CanIP__CAN_TX0_CONTROL EQU CYREG_CAN0_CAN_TX0_CONTROL
CAN_CanIP__CAN_TX0_DATA_HIGH EQU CYREG_CAN0_CAN_TX0_DATA_HIGH
CAN_CanIP__CAN_TX0_DATA_LOW EQU CYREG_CAN0_CAN_TX0_DATA_LOW
CAN_CanIP__CAN_TX0_ID EQU CYREG_CAN0_CAN_TX0_ID
CAN_CanIP__CAN_TX1_CONTROL EQU CYREG_CAN0_CAN_TX1_CONTROL
CAN_CanIP__CAN_TX1_DATA_HIGH EQU CYREG_CAN0_CAN_TX1_DATA_HIGH
CAN_CanIP__CAN_TX1_DATA_LOW EQU CYREG_CAN0_CAN_TX1_DATA_LOW
CAN_CanIP__CAN_TX1_ID EQU CYREG_CAN0_CAN_TX1_ID
CAN_CanIP__CAN_TX2_CONTROL EQU CYREG_CAN0_CAN_TX2_CONTROL
CAN_CanIP__CAN_TX2_DATA_HIGH EQU CYREG_CAN0_CAN_TX2_DATA_HIGH
CAN_CanIP__CAN_TX2_DATA_LOW EQU CYREG_CAN0_CAN_TX2_DATA_LOW
CAN_CanIP__CAN_TX2_ID EQU CYREG_CAN0_CAN_TX2_ID
CAN_CanIP__CAN_TX3_CONTROL EQU CYREG_CAN0_CAN_TX3_CONTROL
CAN_CanIP__CAN_TX3_DATA_HIGH EQU CYREG_CAN0_CAN_TX3_DATA_HIGH
CAN_CanIP__CAN_TX3_DATA_LOW EQU CYREG_CAN0_CAN_TX3_DATA_LOW
CAN_CanIP__CAN_TX3_ID EQU CYREG_CAN0_CAN_TX3_ID
CAN_CanIP__CAN_TX4_CONTROL EQU CYREG_CAN0_CAN_TX4_CONTROL
CAN_CanIP__CAN_TX4_DATA_HIGH EQU CYREG_CAN0_CAN_TX4_DATA_HIGH
CAN_CanIP__CAN_TX4_DATA_LOW EQU CYREG_CAN0_CAN_TX4_DATA_LOW
CAN_CanIP__CAN_TX4_ID EQU CYREG_CAN0_CAN_TX4_ID
CAN_CanIP__CAN_TX5_CONTROL EQU CYREG_CAN0_CAN_TX5_CONTROL
CAN_CanIP__CAN_TX5_DATA_HIGH EQU CYREG_CAN0_CAN_TX5_DATA_HIGH
CAN_CanIP__CAN_TX5_DATA_LOW EQU CYREG_CAN0_CAN_TX5_DATA_LOW
CAN_CanIP__CAN_TX5_ID EQU CYREG_CAN0_CAN_TX5_ID
CAN_CanIP__CAN_TX6_CONTROL EQU CYREG_CAN0_CAN_TX6_CONTROL
CAN_CanIP__CAN_TX6_DATA_HIGH EQU CYREG_CAN0_CAN_TX6_DATA_HIGH
CAN_CanIP__CAN_TX6_DATA_LOW EQU CYREG_CAN0_CAN_TX6_DATA_LOW
CAN_CanIP__CAN_TX6_ID EQU CYREG_CAN0_CAN_TX6_ID
CAN_CanIP__CAN_TX7_CONTROL EQU CYREG_CAN0_CAN_TX7_CONTROL
CAN_CanIP__CAN_TX7_DATA_HIGH EQU CYREG_CAN0_CAN_TX7_DATA_HIGH
CAN_CanIP__CAN_TX7_DATA_LOW EQU CYREG_CAN0_CAN_TX7_DATA_LOW
CAN_CanIP__CAN_TX7_ID EQU CYREG_CAN0_CAN_TX7_ID
CAN_CanIP__CNTL EQU CYREG_CAN0_CNTL
CAN_CanIP__COMMAND EQU CYREG_CAN0_COMMAND
CAN_CanIP__CONFIG EQU CYREG_CAN0_CONFIG
CAN_CanIP__ECR EQU CYREG_CAN0_ECR
CAN_CanIP__ERROR_STATUS EQU CYREG_CAN0_ERROR_STATUS
CAN_CanIP__INT_EBL EQU CYREG_CAN0_INT_EBL
CAN_CanIP__INT_STATUS EQU CYREG_CAN0_INT_STATUS
CAN_CanIP__INTR_CAN EQU CYREG_CAN0_INTR_CAN
CAN_CanIP__INTR_CAN_MASK EQU CYREG_CAN0_INTR_CAN_MASK
CAN_CanIP__INTR_CAN_MASKED EQU CYREG_CAN0_INTR_CAN_MASKED
CAN_CanIP__INTR_CAN_SET EQU CYREG_CAN0_INTR_CAN_SET
CAN_CanIP__TTCAN_CAPTURE EQU CYREG_CAN0_TTCAN_CAPTURE
CAN_CanIP__TTCAN_COMPARE EQU CYREG_CAN0_TTCAN_COMPARE
CAN_CanIP__TTCAN_COUNTER EQU CYREG_CAN0_TTCAN_COUNTER
CAN_CanIP__TTCAN_TIMING EQU CYREG_CAN0_TTCAN_TIMING
CAN_HFCLK__DIV_ID EQU 0x00000040
CAN_HFCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CAN_HFCLK__PA_DIV_ID EQU 0x000000FF
CAN_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CAN_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CAN_isr__INTC_MASK EQU 0x8000000
CAN_isr__INTC_NUMBER EQU 27
CAN_isr__INTC_PRIOR_MASK EQU 0xC0000000
CAN_isr__INTC_PRIOR_NUM EQU 3
CAN_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
CAN_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CAN_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; RX_2
RX_2__0__DR EQU CYREG_GPIO_PRT4_DR
RX_2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RX_2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RX_2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RX_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RX_2__0__HSIOM_MASK EQU 0x0000000F
RX_2__0__HSIOM_SHIFT EQU 0
RX_2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RX_2__0__INTR EQU CYREG_GPIO_PRT4_INTR
RX_2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RX_2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RX_2__0__MASK EQU 0x01
RX_2__0__PC EQU CYREG_GPIO_PRT4_PC
RX_2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
RX_2__0__PORT EQU 4
RX_2__0__PS EQU CYREG_GPIO_PRT4_PS
RX_2__0__SHIFT EQU 0
RX_2__DR EQU CYREG_GPIO_PRT4_DR
RX_2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RX_2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RX_2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RX_2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RX_2__INTR EQU CYREG_GPIO_PRT4_INTR
RX_2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RX_2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RX_2__MASK EQU 0x01
RX_2__PC EQU CYREG_GPIO_PRT4_PC
RX_2__PC2 EQU CYREG_GPIO_PRT4_PC2
RX_2__PORT EQU 4
RX_2__PS EQU CYREG_GPIO_PRT4_PS
RX_2__SHIFT EQU 0

; TX_2
TX_2__0__DR EQU CYREG_GPIO_PRT4_DR
TX_2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
TX_2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
TX_2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
TX_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
TX_2__0__HSIOM_MASK EQU 0x000000F0
TX_2__0__HSIOM_SHIFT EQU 4
TX_2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
TX_2__0__INTR EQU CYREG_GPIO_PRT4_INTR
TX_2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
TX_2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
TX_2__0__MASK EQU 0x02
TX_2__0__PC EQU CYREG_GPIO_PRT4_PC
TX_2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
TX_2__0__PORT EQU 4
TX_2__0__PS EQU CYREG_GPIO_PRT4_PS
TX_2__0__SHIFT EQU 1
TX_2__DR EQU CYREG_GPIO_PRT4_DR
TX_2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
TX_2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
TX_2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
TX_2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
TX_2__INTR EQU CYREG_GPIO_PRT4_INTR
TX_2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
TX_2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
TX_2__MASK EQU 0x02
TX_2__PC EQU CYREG_GPIO_PRT4_PC
TX_2__PC2 EQU CYREG_GPIO_PRT4_PC2
TX_2__PORT EQU 4
TX_2__PS EQU CYREG_GPIO_PRT4_PS
TX_2__SHIFT EQU 1

; LED_1
LED_1__0__DR EQU CYREG_GPIO_PRT6_DR
LED_1__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
LED_1__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
LED_1__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
LED_1__0__HSIOM_MASK EQU 0x00F00000
LED_1__0__HSIOM_SHIFT EQU 20
LED_1__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
LED_1__0__INTR EQU CYREG_GPIO_PRT6_INTR
LED_1__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
LED_1__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
LED_1__0__MASK EQU 0x20
LED_1__0__PC EQU CYREG_GPIO_PRT6_PC
LED_1__0__PC2 EQU CYREG_GPIO_PRT6_PC2
LED_1__0__PORT EQU 6
LED_1__0__PS EQU CYREG_GPIO_PRT6_PS
LED_1__0__SHIFT EQU 5
LED_1__DR EQU CYREG_GPIO_PRT6_DR
LED_1__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
LED_1__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
LED_1__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
LED_1__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
LED_1__INTR EQU CYREG_GPIO_PRT6_INTR
LED_1__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
LED_1__INTSTAT EQU CYREG_GPIO_PRT6_INTR
LED_1__MASK EQU 0x20
LED_1__PC EQU CYREG_GPIO_PRT6_PC
LED_1__PC2 EQU CYREG_GPIO_PRT6_PC2
LED_1__PORT EQU 6
LED_1__PS EQU CYREG_GPIO_PRT6_PS
LED_1__SHIFT EQU 5

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 1
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x1000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
