# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 21:29:30  April 01, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		miniSRC_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY display
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:29:30  APRIL 01, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name verilog_file vga_controller.v
set_global_assignment -name verilog_file display.v
set_global_assignment -name verilog_file font_rom.v
# set_global_assignment -name VHDL_FILE vga.vhd
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_location_assignment PIN_N25 -to nRst
# set_location_assignment PIN_N25 -to iSW[0]
# set_location_assignment PIN_N26 -to iSW[1]
# set_location_assignment PIN_P25 -to iSW[2]
# set_location_assignment PIN_AE14 -to iSW[3]
# set_location_assignment PIN_AF14 -to iSW[4]
# set_location_assignment PIN_AD13 -to iSW[5]
# set_location_assignment PIN_AC13 -to iSW[6]
# set_location_assignment PIN_D13 -to iCLK_27
set_location_assignment PIN_N2 -to iClk_50
set_location_assignment PIN_C8 -to oVGA_R[0]
set_location_assignment PIN_F10 -to oVGA_R[1]
set_location_assignment PIN_G10 -to oVGA_R[2]
set_location_assignment PIN_D9 -to oVGA_R[3]
set_location_assignment PIN_C9 -to oVGA_R[4]
set_location_assignment PIN_A8 -to oVGA_R[5]
set_location_assignment PIN_H11 -to oVGA_R[6]
set_location_assignment PIN_H12 -to oVGA_R[7]
set_location_assignment PIN_F11 -to oVGA_R[8]
set_location_assignment PIN_E10 -to oVGA_R[9]
set_location_assignment PIN_B9 -to oVGA_G[0]
set_location_assignment PIN_A9 -to oVGA_G[1]
set_location_assignment PIN_C10 -to oVGA_G[2]
set_location_assignment PIN_D10 -to oVGA_G[3]
set_location_assignment PIN_B10 -to oVGA_G[4]
set_location_assignment PIN_A10 -to oVGA_G[5]
set_location_assignment PIN_G11 -to oVGA_G[6]
set_location_assignment PIN_D11 -to oVGA_G[7]
set_location_assignment PIN_E12 -to oVGA_G[8]
set_location_assignment PIN_D12 -to oVGA_G[9]
set_location_assignment PIN_J13 -to oVGA_B[0]
set_location_assignment PIN_J14 -to oVGA_B[1]
set_location_assignment PIN_F12 -to oVGA_B[2]
set_location_assignment PIN_G12 -to oVGA_B[3]
set_location_assignment PIN_J10 -to oVGA_B[4]
set_location_assignment PIN_J11 -to oVGA_B[5]
set_location_assignment PIN_C11 -to oVGA_B[6]
set_location_assignment PIN_B11 -to oVGA_B[7]
set_location_assignment PIN_C12 -to oVGA_B[8]
set_location_assignment PIN_B12 -to oVGA_B[9]
set_location_assignment PIN_B8 -to oVGA_Clk
set_location_assignment PIN_D6 -to oVGA_Blank
set_location_assignment PIN_A7 -to oVGA_HSync
set_location_assignment PIN_D8 -to oVGA_VSync
set_location_assignment PIN_B7 -to oVGA_Sync
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name CDF_FILE output_files/Chain1.cdf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

