// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module genChain_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        control_bits_V_95,
        p_in_0_sample_M_real_V_read,
        p_in_1_sample_M_real_V_read,
        p_in_2_sample_M_real_V_read,
        p_in_3_sample_M_real_V_read,
        p_in_4_sample_M_real_V_read,
        p_in_5_sample_M_real_V_read,
        p_in_6_sample_M_real_V_read,
        p_in_7_sample_M_real_V_read,
        p_in_8_sample_M_real_V_read,
        p_in_9_sample_M_real_V_read,
        p_in_10_sample_M_real_V_read,
        p_in_11_sample_M_real_V_read,
        p_in_12_sample_M_real_V_read,
        p_in_13_sample_M_real_V_read,
        p_in_14_sample_M_real_V_read,
        p_in_15_sample_M_real_V_read,
        p_in_0_sample_M_imag_V_read,
        p_in_1_sample_M_imag_V_read,
        p_in_2_sample_M_imag_V_read,
        p_in_3_sample_M_imag_V_read,
        p_in_4_sample_M_imag_V_read,
        p_in_5_sample_M_imag_V_read,
        p_in_6_sample_M_imag_V_read,
        p_in_7_sample_M_imag_V_read,
        p_in_8_sample_M_imag_V_read,
        p_in_9_sample_M_imag_V_read,
        p_in_10_sample_M_imag_V_read,
        p_in_11_sample_M_imag_V_read,
        p_in_12_sample_M_imag_V_read,
        p_in_13_sample_M_imag_V_read,
        p_in_14_sample_M_imag_V_read,
        p_in_15_sample_M_imag_V_read,
        p_in_0_valid_read,
        p_in_1_valid_read,
        p_in_2_valid_read,
        p_in_3_valid_read,
        p_in_4_valid_read,
        p_in_5_valid_read,
        p_in_6_valid_read,
        p_in_7_valid_read,
        p_in_8_valid_read,
        p_in_9_valid_read,
        p_in_10_valid_read,
        p_in_11_valid_read,
        p_in_12_valid_read,
        p_in_13_valid_read,
        p_in_14_valid_read,
        p_in_15_valid_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [3:0] control_bits_V_95;
input  [24:0] p_in_0_sample_M_real_V_read;
input  [24:0] p_in_1_sample_M_real_V_read;
input  [24:0] p_in_2_sample_M_real_V_read;
input  [24:0] p_in_3_sample_M_real_V_read;
input  [24:0] p_in_4_sample_M_real_V_read;
input  [24:0] p_in_5_sample_M_real_V_read;
input  [24:0] p_in_6_sample_M_real_V_read;
input  [24:0] p_in_7_sample_M_real_V_read;
input  [24:0] p_in_8_sample_M_real_V_read;
input  [24:0] p_in_9_sample_M_real_V_read;
input  [24:0] p_in_10_sample_M_real_V_read;
input  [24:0] p_in_11_sample_M_real_V_read;
input  [24:0] p_in_12_sample_M_real_V_read;
input  [24:0] p_in_13_sample_M_real_V_read;
input  [24:0] p_in_14_sample_M_real_V_read;
input  [24:0] p_in_15_sample_M_real_V_read;
input  [24:0] p_in_0_sample_M_imag_V_read;
input  [24:0] p_in_1_sample_M_imag_V_read;
input  [24:0] p_in_2_sample_M_imag_V_read;
input  [24:0] p_in_3_sample_M_imag_V_read;
input  [24:0] p_in_4_sample_M_imag_V_read;
input  [24:0] p_in_5_sample_M_imag_V_read;
input  [24:0] p_in_6_sample_M_imag_V_read;
input  [24:0] p_in_7_sample_M_imag_V_read;
input  [24:0] p_in_8_sample_M_imag_V_read;
input  [24:0] p_in_9_sample_M_imag_V_read;
input  [24:0] p_in_10_sample_M_imag_V_read;
input  [24:0] p_in_11_sample_M_imag_V_read;
input  [24:0] p_in_12_sample_M_imag_V_read;
input  [24:0] p_in_13_sample_M_imag_V_read;
input  [24:0] p_in_14_sample_M_imag_V_read;
input  [24:0] p_in_15_sample_M_imag_V_read;
input   p_in_0_valid_read;
input   p_in_1_valid_read;
input   p_in_2_valid_read;
input   p_in_3_valid_read;
input   p_in_4_valid_read;
input   p_in_5_valid_read;
input   p_in_6_valid_read;
input   p_in_7_valid_read;
input   p_in_8_valid_read;
input   p_in_9_valid_read;
input   p_in_10_valid_read;
input   p_in_11_valid_read;
input   p_in_12_valid_read;
input   p_in_13_valid_read;
input   p_in_14_valid_read;
input   p_in_15_valid_read;
output  [24:0] ap_return_0;
output  [24:0] ap_return_1;
output  [0:0] ap_return_2;
output  [24:0] ap_return_3;
output  [24:0] ap_return_4;
output  [0:0] ap_return_5;
output  [24:0] ap_return_6;
output  [24:0] ap_return_7;
output  [0:0] ap_return_8;
output  [24:0] ap_return_9;
output  [24:0] ap_return_10;
output  [0:0] ap_return_11;
output  [24:0] ap_return_12;
output  [24:0] ap_return_13;
output  [0:0] ap_return_14;
output  [24:0] ap_return_15;
output  [24:0] ap_return_16;
output  [0:0] ap_return_17;
output  [24:0] ap_return_18;
output  [24:0] ap_return_19;
output  [0:0] ap_return_20;
output  [24:0] ap_return_21;
output  [24:0] ap_return_22;
output  [0:0] ap_return_23;
output  [24:0] ap_return_24;
output  [24:0] ap_return_25;
output  [0:0] ap_return_26;
output  [24:0] ap_return_27;
output  [24:0] ap_return_28;
output  [0:0] ap_return_29;
output  [24:0] ap_return_30;
output  [24:0] ap_return_31;
output  [0:0] ap_return_32;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg    control_delayline_Ar_29_ce0;
reg    control_delayline_Ar_29_we0;
wire   [31:0] control_delayline_Ar_29_q0;
reg    control_delayline_Ar_31_ce0;
reg    control_delayline_Ar_31_we0;
wire   [31:0] control_delayline_Ar_31_q0;
reg    control_delayline_Ar_7_ce0;
reg    control_delayline_Ar_7_we0;
wire   [31:0] control_delayline_Ar_7_q0;
reg    control_delayline_Ar_11_ce0;
reg    control_delayline_Ar_11_we0;
wire   [31:0] control_delayline_Ar_11_q0;
reg    control_delayline_Ar_13_ce0;
reg    control_delayline_Ar_13_we0;
wire   [31:0] control_delayline_Ar_13_q0;
reg    control_delayline_Ar_56_ce0;
reg    control_delayline_Ar_56_we0;
wire   [31:0] control_delayline_Ar_56_q0;
reg    control_delayline_Ar_68_ce0;
reg    control_delayline_Ar_68_we0;
wire   [31:0] control_delayline_Ar_68_q0;
reg    control_delayline_Ar_19_ce0;
reg    control_delayline_Ar_19_we0;
wire   [31:0] control_delayline_Ar_19_q0;
reg    control_delayline_Ar_61_ce0;
reg    control_delayline_Ar_61_we0;
wire   [31:0] control_delayline_Ar_61_q0;
reg    control_delayline_Ar_84_ce0;
reg    control_delayline_Ar_84_we0;
wire   [31:0] control_delayline_Ar_84_q0;
reg   [0:0] p_in_15_valid_read_6_reg_1517;
reg   [0:0] p_in_15_valid_read_6_reg_1517_pp0_iter1_reg;
reg   [0:0] p_in_15_valid_read_6_reg_1517_pp0_iter2_reg;
reg   [0:0] p_in_15_valid_read_6_reg_1517_pp0_iter3_reg;
reg   [0:0] p_in_15_valid_read_6_reg_1517_pp0_iter4_reg;
reg   [0:0] p_in_14_valid_read_6_reg_1532;
reg   [0:0] p_in_14_valid_read_6_reg_1532_pp0_iter1_reg;
reg   [0:0] p_in_14_valid_read_6_reg_1532_pp0_iter2_reg;
reg   [0:0] p_in_14_valid_read_6_reg_1532_pp0_iter3_reg;
reg   [0:0] p_in_14_valid_read_6_reg_1532_pp0_iter4_reg;
reg   [0:0] p_in_13_valid_read_6_reg_1547;
reg   [0:0] p_in_13_valid_read_6_reg_1547_pp0_iter1_reg;
reg   [0:0] p_in_13_valid_read_6_reg_1547_pp0_iter2_reg;
reg   [0:0] p_in_13_valid_read_6_reg_1547_pp0_iter3_reg;
reg   [0:0] p_in_13_valid_read_6_reg_1547_pp0_iter4_reg;
reg   [0:0] p_in_12_valid_read_6_reg_1562;
reg   [0:0] p_in_12_valid_read_6_reg_1562_pp0_iter1_reg;
reg   [0:0] p_in_12_valid_read_6_reg_1562_pp0_iter2_reg;
reg   [0:0] p_in_12_valid_read_6_reg_1562_pp0_iter3_reg;
reg   [0:0] p_in_12_valid_read_6_reg_1562_pp0_iter4_reg;
reg   [0:0] p_in_11_valid_read_6_reg_1577;
reg   [0:0] p_in_11_valid_read_6_reg_1577_pp0_iter1_reg;
reg   [0:0] p_in_11_valid_read_6_reg_1577_pp0_iter2_reg;
reg   [0:0] p_in_11_valid_read_6_reg_1577_pp0_iter3_reg;
reg   [0:0] p_in_11_valid_read_6_reg_1577_pp0_iter4_reg;
reg   [0:0] p_in_10_valid_read_7_reg_1592;
reg   [0:0] p_in_10_valid_read_7_reg_1592_pp0_iter1_reg;
reg   [0:0] p_in_10_valid_read_7_reg_1592_pp0_iter2_reg;
reg   [0:0] p_in_10_valid_read_7_reg_1592_pp0_iter3_reg;
reg   [0:0] p_in_10_valid_read_7_reg_1592_pp0_iter4_reg;
reg   [0:0] p_in_9_valid_read_7_reg_1607;
reg   [0:0] p_in_9_valid_read_7_reg_1607_pp0_iter1_reg;
reg   [0:0] p_in_9_valid_read_7_reg_1607_pp0_iter2_reg;
reg   [0:0] p_in_9_valid_read_7_reg_1607_pp0_iter3_reg;
reg   [0:0] p_in_9_valid_read_7_reg_1607_pp0_iter4_reg;
reg   [0:0] p_in_8_valid_read_7_reg_1622;
reg   [0:0] p_in_8_valid_read_7_reg_1622_pp0_iter1_reg;
reg   [0:0] p_in_8_valid_read_7_reg_1622_pp0_iter2_reg;
reg   [0:0] p_in_8_valid_read_7_reg_1622_pp0_iter3_reg;
reg   [0:0] p_in_8_valid_read_7_reg_1622_pp0_iter4_reg;
reg   [0:0] p_in_7_valid_read_7_reg_1637;
reg   [0:0] p_in_7_valid_read_7_reg_1637_pp0_iter1_reg;
reg   [0:0] p_in_7_valid_read_7_reg_1637_pp0_iter2_reg;
reg   [0:0] p_in_7_valid_read_7_reg_1637_pp0_iter3_reg;
reg   [0:0] p_in_7_valid_read_7_reg_1637_pp0_iter4_reg;
reg   [0:0] p_in_6_valid_read_7_reg_1652;
reg   [0:0] p_in_6_valid_read_7_reg_1652_pp0_iter1_reg;
reg   [0:0] p_in_6_valid_read_7_reg_1652_pp0_iter2_reg;
reg   [0:0] p_in_6_valid_read_7_reg_1652_pp0_iter3_reg;
reg   [0:0] p_in_6_valid_read_7_reg_1652_pp0_iter4_reg;
reg   [0:0] p_in_5_valid_read_6_reg_1667;
reg   [0:0] p_in_5_valid_read_6_reg_1667_pp0_iter1_reg;
reg   [0:0] p_in_5_valid_read_6_reg_1667_pp0_iter2_reg;
reg   [0:0] p_in_5_valid_read_6_reg_1667_pp0_iter3_reg;
reg   [0:0] p_in_5_valid_read_6_reg_1667_pp0_iter4_reg;
reg   [0:0] p_in_4_valid_read_6_reg_1682;
reg   [0:0] p_in_4_valid_read_6_reg_1682_pp0_iter1_reg;
reg   [0:0] p_in_4_valid_read_6_reg_1682_pp0_iter2_reg;
reg   [0:0] p_in_4_valid_read_6_reg_1682_pp0_iter3_reg;
reg   [0:0] p_in_4_valid_read_6_reg_1682_pp0_iter4_reg;
reg   [0:0] p_in_3_valid_read_6_reg_1697;
reg   [0:0] p_in_3_valid_read_6_reg_1697_pp0_iter1_reg;
reg   [0:0] p_in_3_valid_read_6_reg_1697_pp0_iter2_reg;
reg   [0:0] p_in_3_valid_read_6_reg_1697_pp0_iter3_reg;
reg   [0:0] p_in_3_valid_read_6_reg_1697_pp0_iter4_reg;
reg   [0:0] p_in_2_valid_read_6_reg_1712;
reg   [0:0] p_in_2_valid_read_6_reg_1712_pp0_iter1_reg;
reg   [0:0] p_in_2_valid_read_6_reg_1712_pp0_iter2_reg;
reg   [0:0] p_in_2_valid_read_6_reg_1712_pp0_iter3_reg;
reg   [0:0] p_in_2_valid_read_6_reg_1712_pp0_iter4_reg;
reg   [0:0] p_in_1_valid_read_6_reg_1727;
reg   [0:0] p_in_1_valid_read_6_reg_1727_pp0_iter1_reg;
reg   [0:0] p_in_1_valid_read_6_reg_1727_pp0_iter2_reg;
reg   [0:0] p_in_1_valid_read_6_reg_1727_pp0_iter3_reg;
reg   [0:0] p_in_1_valid_read_6_reg_1727_pp0_iter4_reg;
reg   [0:0] p_in_0_valid_read_15_reg_1742;
reg   [0:0] p_in_0_valid_read_15_reg_1742_pp0_iter1_reg;
reg   [0:0] p_in_0_valid_read_15_reg_1742_pp0_iter2_reg;
reg   [0:0] p_in_0_valid_read_15_reg_1742_pp0_iter3_reg;
reg   [0:0] p_in_0_valid_read_15_reg_1742_pp0_iter4_reg;
reg   [24:0] p_in_15_sample_M_i_reg_1757;
reg   [24:0] p_in_15_sample_M_i_reg_1757_pp0_iter1_reg;
reg   [24:0] p_in_15_sample_M_i_reg_1757_pp0_iter2_reg;
reg   [24:0] p_in_15_sample_M_i_reg_1757_pp0_iter3_reg;
reg   [24:0] p_in_15_sample_M_i_reg_1757_pp0_iter4_reg;
reg   [24:0] p_in_14_sample_M_i_reg_1772;
reg   [24:0] p_in_14_sample_M_i_reg_1772_pp0_iter1_reg;
reg   [24:0] p_in_14_sample_M_i_reg_1772_pp0_iter2_reg;
reg   [24:0] p_in_14_sample_M_i_reg_1772_pp0_iter3_reg;
reg   [24:0] p_in_14_sample_M_i_reg_1772_pp0_iter4_reg;
reg   [24:0] p_in_13_sample_M_i_reg_1787;
reg   [24:0] p_in_13_sample_M_i_reg_1787_pp0_iter1_reg;
reg   [24:0] p_in_13_sample_M_i_reg_1787_pp0_iter2_reg;
reg   [24:0] p_in_13_sample_M_i_reg_1787_pp0_iter3_reg;
reg   [24:0] p_in_13_sample_M_i_reg_1787_pp0_iter4_reg;
reg   [24:0] p_in_12_sample_M_i_reg_1802;
reg   [24:0] p_in_12_sample_M_i_reg_1802_pp0_iter1_reg;
reg   [24:0] p_in_12_sample_M_i_reg_1802_pp0_iter2_reg;
reg   [24:0] p_in_12_sample_M_i_reg_1802_pp0_iter3_reg;
reg   [24:0] p_in_12_sample_M_i_reg_1802_pp0_iter4_reg;
reg   [24:0] p_in_11_sample_M_i_reg_1817;
reg   [24:0] p_in_11_sample_M_i_reg_1817_pp0_iter1_reg;
reg   [24:0] p_in_11_sample_M_i_reg_1817_pp0_iter2_reg;
reg   [24:0] p_in_11_sample_M_i_reg_1817_pp0_iter3_reg;
reg   [24:0] p_in_11_sample_M_i_reg_1817_pp0_iter4_reg;
reg   [24:0] p_in_10_sample_M_i_reg_1832;
reg   [24:0] p_in_10_sample_M_i_reg_1832_pp0_iter1_reg;
reg   [24:0] p_in_10_sample_M_i_reg_1832_pp0_iter2_reg;
reg   [24:0] p_in_10_sample_M_i_reg_1832_pp0_iter3_reg;
reg   [24:0] p_in_10_sample_M_i_reg_1832_pp0_iter4_reg;
reg   [24:0] p_in_9_sample_M_im_reg_1847;
reg   [24:0] p_in_9_sample_M_im_reg_1847_pp0_iter1_reg;
reg   [24:0] p_in_9_sample_M_im_reg_1847_pp0_iter2_reg;
reg   [24:0] p_in_9_sample_M_im_reg_1847_pp0_iter3_reg;
reg   [24:0] p_in_9_sample_M_im_reg_1847_pp0_iter4_reg;
reg   [24:0] p_in_8_sample_M_im_reg_1862;
reg   [24:0] p_in_8_sample_M_im_reg_1862_pp0_iter1_reg;
reg   [24:0] p_in_8_sample_M_im_reg_1862_pp0_iter2_reg;
reg   [24:0] p_in_8_sample_M_im_reg_1862_pp0_iter3_reg;
reg   [24:0] p_in_8_sample_M_im_reg_1862_pp0_iter4_reg;
reg   [24:0] p_in_7_sample_M_im_reg_1877;
reg   [24:0] p_in_7_sample_M_im_reg_1877_pp0_iter1_reg;
reg   [24:0] p_in_7_sample_M_im_reg_1877_pp0_iter2_reg;
reg   [24:0] p_in_7_sample_M_im_reg_1877_pp0_iter3_reg;
reg   [24:0] p_in_7_sample_M_im_reg_1877_pp0_iter4_reg;
reg   [24:0] p_in_6_sample_M_im_reg_1892;
reg   [24:0] p_in_6_sample_M_im_reg_1892_pp0_iter1_reg;
reg   [24:0] p_in_6_sample_M_im_reg_1892_pp0_iter2_reg;
reg   [24:0] p_in_6_sample_M_im_reg_1892_pp0_iter3_reg;
reg   [24:0] p_in_6_sample_M_im_reg_1892_pp0_iter4_reg;
reg   [24:0] p_in_5_sample_M_im_reg_1907;
reg   [24:0] p_in_5_sample_M_im_reg_1907_pp0_iter1_reg;
reg   [24:0] p_in_5_sample_M_im_reg_1907_pp0_iter2_reg;
reg   [24:0] p_in_5_sample_M_im_reg_1907_pp0_iter3_reg;
reg   [24:0] p_in_5_sample_M_im_reg_1907_pp0_iter4_reg;
reg   [24:0] p_in_4_sample_M_im_reg_1922;
reg   [24:0] p_in_4_sample_M_im_reg_1922_pp0_iter1_reg;
reg   [24:0] p_in_4_sample_M_im_reg_1922_pp0_iter2_reg;
reg   [24:0] p_in_4_sample_M_im_reg_1922_pp0_iter3_reg;
reg   [24:0] p_in_4_sample_M_im_reg_1922_pp0_iter4_reg;
reg   [24:0] p_in_3_sample_M_im_reg_1937;
reg   [24:0] p_in_3_sample_M_im_reg_1937_pp0_iter1_reg;
reg   [24:0] p_in_3_sample_M_im_reg_1937_pp0_iter2_reg;
reg   [24:0] p_in_3_sample_M_im_reg_1937_pp0_iter3_reg;
reg   [24:0] p_in_3_sample_M_im_reg_1937_pp0_iter4_reg;
reg   [24:0] p_in_2_sample_M_im_reg_1952;
reg   [24:0] p_in_2_sample_M_im_reg_1952_pp0_iter1_reg;
reg   [24:0] p_in_2_sample_M_im_reg_1952_pp0_iter2_reg;
reg   [24:0] p_in_2_sample_M_im_reg_1952_pp0_iter3_reg;
reg   [24:0] p_in_2_sample_M_im_reg_1952_pp0_iter4_reg;
reg   [24:0] p_in_1_sample_M_im_reg_1967;
reg   [24:0] p_in_1_sample_M_im_reg_1967_pp0_iter1_reg;
reg   [24:0] p_in_1_sample_M_im_reg_1967_pp0_iter2_reg;
reg   [24:0] p_in_1_sample_M_im_reg_1967_pp0_iter3_reg;
reg   [24:0] p_in_1_sample_M_im_reg_1967_pp0_iter4_reg;
reg   [24:0] p_in_0_sample_M_im_reg_1982;
reg   [24:0] p_in_0_sample_M_im_reg_1982_pp0_iter1_reg;
reg   [24:0] p_in_0_sample_M_im_reg_1982_pp0_iter2_reg;
reg   [24:0] p_in_0_sample_M_im_reg_1982_pp0_iter3_reg;
reg   [24:0] p_in_0_sample_M_im_reg_1982_pp0_iter4_reg;
reg   [24:0] p_in_15_sample_M_r_reg_1997;
reg   [24:0] p_in_15_sample_M_r_reg_1997_pp0_iter1_reg;
reg   [24:0] p_in_15_sample_M_r_reg_1997_pp0_iter2_reg;
reg   [24:0] p_in_15_sample_M_r_reg_1997_pp0_iter3_reg;
reg   [24:0] p_in_15_sample_M_r_reg_1997_pp0_iter4_reg;
reg   [24:0] p_in_14_sample_M_r_reg_2012;
reg   [24:0] p_in_14_sample_M_r_reg_2012_pp0_iter1_reg;
reg   [24:0] p_in_14_sample_M_r_reg_2012_pp0_iter2_reg;
reg   [24:0] p_in_14_sample_M_r_reg_2012_pp0_iter3_reg;
reg   [24:0] p_in_14_sample_M_r_reg_2012_pp0_iter4_reg;
reg   [24:0] p_in_13_sample_M_r_reg_2027;
reg   [24:0] p_in_13_sample_M_r_reg_2027_pp0_iter1_reg;
reg   [24:0] p_in_13_sample_M_r_reg_2027_pp0_iter2_reg;
reg   [24:0] p_in_13_sample_M_r_reg_2027_pp0_iter3_reg;
reg   [24:0] p_in_13_sample_M_r_reg_2027_pp0_iter4_reg;
reg   [24:0] p_in_12_sample_M_r_reg_2042;
reg   [24:0] p_in_12_sample_M_r_reg_2042_pp0_iter1_reg;
reg   [24:0] p_in_12_sample_M_r_reg_2042_pp0_iter2_reg;
reg   [24:0] p_in_12_sample_M_r_reg_2042_pp0_iter3_reg;
reg   [24:0] p_in_12_sample_M_r_reg_2042_pp0_iter4_reg;
reg   [24:0] p_in_11_sample_M_r_reg_2057;
reg   [24:0] p_in_11_sample_M_r_reg_2057_pp0_iter1_reg;
reg   [24:0] p_in_11_sample_M_r_reg_2057_pp0_iter2_reg;
reg   [24:0] p_in_11_sample_M_r_reg_2057_pp0_iter3_reg;
reg   [24:0] p_in_11_sample_M_r_reg_2057_pp0_iter4_reg;
reg   [24:0] p_in_10_sample_M_r_reg_2072;
reg   [24:0] p_in_10_sample_M_r_reg_2072_pp0_iter1_reg;
reg   [24:0] p_in_10_sample_M_r_reg_2072_pp0_iter2_reg;
reg   [24:0] p_in_10_sample_M_r_reg_2072_pp0_iter3_reg;
reg   [24:0] p_in_10_sample_M_r_reg_2072_pp0_iter4_reg;
reg   [24:0] p_in_9_sample_M_re_reg_2087;
reg   [24:0] p_in_9_sample_M_re_reg_2087_pp0_iter1_reg;
reg   [24:0] p_in_9_sample_M_re_reg_2087_pp0_iter2_reg;
reg   [24:0] p_in_9_sample_M_re_reg_2087_pp0_iter3_reg;
reg   [24:0] p_in_9_sample_M_re_reg_2087_pp0_iter4_reg;
reg   [24:0] p_in_8_sample_M_re_reg_2102;
reg   [24:0] p_in_8_sample_M_re_reg_2102_pp0_iter1_reg;
reg   [24:0] p_in_8_sample_M_re_reg_2102_pp0_iter2_reg;
reg   [24:0] p_in_8_sample_M_re_reg_2102_pp0_iter3_reg;
reg   [24:0] p_in_8_sample_M_re_reg_2102_pp0_iter4_reg;
reg   [24:0] p_in_7_sample_M_re_reg_2117;
reg   [24:0] p_in_7_sample_M_re_reg_2117_pp0_iter1_reg;
reg   [24:0] p_in_7_sample_M_re_reg_2117_pp0_iter2_reg;
reg   [24:0] p_in_7_sample_M_re_reg_2117_pp0_iter3_reg;
reg   [24:0] p_in_7_sample_M_re_reg_2117_pp0_iter4_reg;
reg   [24:0] p_in_6_sample_M_re_reg_2132;
reg   [24:0] p_in_6_sample_M_re_reg_2132_pp0_iter1_reg;
reg   [24:0] p_in_6_sample_M_re_reg_2132_pp0_iter2_reg;
reg   [24:0] p_in_6_sample_M_re_reg_2132_pp0_iter3_reg;
reg   [24:0] p_in_6_sample_M_re_reg_2132_pp0_iter4_reg;
reg   [24:0] p_in_5_sample_M_re_reg_2147;
reg   [24:0] p_in_5_sample_M_re_reg_2147_pp0_iter1_reg;
reg   [24:0] p_in_5_sample_M_re_reg_2147_pp0_iter2_reg;
reg   [24:0] p_in_5_sample_M_re_reg_2147_pp0_iter3_reg;
reg   [24:0] p_in_5_sample_M_re_reg_2147_pp0_iter4_reg;
reg   [24:0] p_in_4_sample_M_re_reg_2162;
reg   [24:0] p_in_4_sample_M_re_reg_2162_pp0_iter1_reg;
reg   [24:0] p_in_4_sample_M_re_reg_2162_pp0_iter2_reg;
reg   [24:0] p_in_4_sample_M_re_reg_2162_pp0_iter3_reg;
reg   [24:0] p_in_4_sample_M_re_reg_2162_pp0_iter4_reg;
reg   [24:0] p_in_3_sample_M_re_reg_2177;
reg   [24:0] p_in_3_sample_M_re_reg_2177_pp0_iter1_reg;
reg   [24:0] p_in_3_sample_M_re_reg_2177_pp0_iter2_reg;
reg   [24:0] p_in_3_sample_M_re_reg_2177_pp0_iter3_reg;
reg   [24:0] p_in_3_sample_M_re_reg_2177_pp0_iter4_reg;
reg   [24:0] p_in_2_sample_M_re_reg_2192;
reg   [24:0] p_in_2_sample_M_re_reg_2192_pp0_iter1_reg;
reg   [24:0] p_in_2_sample_M_re_reg_2192_pp0_iter2_reg;
reg   [24:0] p_in_2_sample_M_re_reg_2192_pp0_iter3_reg;
reg   [24:0] p_in_2_sample_M_re_reg_2192_pp0_iter4_reg;
reg   [24:0] p_in_1_sample_M_re_reg_2207;
reg   [24:0] p_in_1_sample_M_re_reg_2207_pp0_iter1_reg;
reg   [24:0] p_in_1_sample_M_re_reg_2207_pp0_iter2_reg;
reg   [24:0] p_in_1_sample_M_re_reg_2207_pp0_iter3_reg;
reg   [24:0] p_in_1_sample_M_re_reg_2207_pp0_iter4_reg;
reg   [24:0] p_in_0_sample_M_re_reg_2222;
reg   [24:0] p_in_0_sample_M_re_reg_2222_pp0_iter1_reg;
reg   [24:0] p_in_0_sample_M_re_reg_2222_pp0_iter2_reg;
reg   [24:0] p_in_0_sample_M_re_reg_2222_pp0_iter3_reg;
reg   [24:0] p_in_0_sample_M_re_reg_2222_pp0_iter4_reg;
reg   [3:0] control_bits_V_95_re_reg_2237;
reg   [3:0] control_bits_V_95_re_reg_2237_pp0_iter1_reg;
reg   [3:0] control_bits_V_95_re_reg_2237_pp0_iter2_reg;
reg   [3:0] control_bits_V_95_re_reg_2237_pp0_iter3_reg;
reg   [3:0] control_bits_V_95_re_reg_2237_pp0_iter4_reg;
wire   [3:0] trunc_ln302_fu_462_p1;
reg   [3:0] trunc_ln302_reg_2244;
reg   [3:0] trunc_ln302_reg_2244_pp0_iter1_reg;
reg   [3:0] trunc_ln302_reg_2244_pp0_iter2_reg;
reg   [3:0] trunc_ln302_reg_2244_pp0_iter3_reg;
reg   [3:0] trunc_ln302_reg_2244_pp0_iter4_reg;
wire   [3:0] trunc_ln302_13_fu_479_p1;
reg   [3:0] trunc_ln302_13_reg_2252;
reg   [3:0] trunc_ln302_13_reg_2252_pp0_iter2_reg;
reg   [3:0] trunc_ln302_13_reg_2252_pp0_iter3_reg;
reg   [3:0] trunc_ln302_13_reg_2252_pp0_iter4_reg;
wire   [3:0] trunc_ln302_14_fu_497_p1;
reg   [3:0] trunc_ln302_14_reg_2259;
reg   [3:0] trunc_ln302_14_reg_2259_pp0_iter2_reg;
reg   [3:0] trunc_ln302_14_reg_2259_pp0_iter3_reg;
reg   [3:0] trunc_ln302_14_reg_2259_pp0_iter4_reg;
wire   [3:0] trunc_ln302_15_fu_514_p1;
reg   [3:0] trunc_ln302_15_reg_2267;
reg   [3:0] trunc_ln302_15_reg_2267_pp0_iter3_reg;
reg   [3:0] trunc_ln302_15_reg_2267_pp0_iter4_reg;
wire   [3:0] trunc_ln302_16_fu_532_p1;
reg   [3:0] trunc_ln302_16_reg_2274;
reg   [3:0] trunc_ln302_16_reg_2274_pp0_iter3_reg;
reg   [3:0] trunc_ln302_16_reg_2274_pp0_iter4_reg;
wire   [3:0] trunc_ln302_17_fu_549_p1;
reg   [3:0] trunc_ln302_17_reg_2282;
reg   [3:0] trunc_ln302_17_reg_2282_pp0_iter4_reg;
wire   [3:0] trunc_ln302_18_fu_567_p1;
reg   [3:0] trunc_ln302_18_reg_2289;
reg   [3:0] trunc_ln302_18_reg_2289_pp0_iter4_reg;
wire   [3:0] trunc_ln302_19_fu_584_p1;
reg   [3:0] trunc_ln302_19_reg_2297;
wire   [3:0] trunc_ln302_20_fu_602_p1;
reg   [3:0] trunc_ln302_20_reg_2304;
reg    ap_block_pp0_stage0_subdone;
wire   [31:0] zext_ln66_fu_448_p1;
wire   [31:0] zext_ln66_13_fu_466_p1;
wire   [31:0] zext_ln66_14_fu_483_p1;
wire   [31:0] zext_ln66_15_fu_501_p1;
wire   [31:0] zext_ln66_16_fu_518_p1;
wire   [31:0] zext_ln66_17_fu_536_p1;
wire   [31:0] zext_ln66_18_fu_553_p1;
wire   [31:0] zext_ln66_19_fu_571_p1;
wire   [31:0] zext_ln66_20_fu_588_p1;
wire   [31:0] zext_ln66_21_fu_1173_p1;
wire   [3:0] trunc_ln302_21_fu_1249_p1;
wire   [24:0] p_out_5_sample_M_r_fu_606_p18;
wire   [24:0] p_out_5_sample_M_i_fu_627_p18;
wire   [0:0] p_out_5_valid_write_fu_648_p18;
wire   [24:0] p_out_6_sample_M_r_fu_669_p18;
wire   [24:0] p_out_6_sample_M_i_fu_690_p18;
wire   [0:0] p_out_6_valid_write_fu_711_p18;
wire   [24:0] p_out_7_sample_M_r_fu_732_p18;
wire   [24:0] p_out_7_sample_M_i_fu_753_p18;
wire   [0:0] p_out_7_valid_write_fu_774_p18;
wire   [24:0] p_out_8_sample_M_r_fu_795_p18;
wire   [24:0] p_out_8_sample_M_i_fu_816_p18;
wire   [0:0] p_out_8_valid_write_fu_837_p18;
wire   [24:0] p_out_9_sample_M_r_fu_858_p18;
wire   [24:0] p_out_9_sample_M_i_fu_879_p18;
wire   [0:0] p_out_9_valid_write_fu_900_p18;
wire   [24:0] p_out_10_sample_M_s_fu_921_p18;
wire   [24:0] p_out_10_sample_M_7_fu_942_p18;
wire   [0:0] p_out_10_valid_writ_fu_963_p18;
wire   [24:0] p_out_11_sample_M_s_fu_984_p18;
wire   [24:0] p_out_11_sample_M_3_fu_1005_p18;
wire   [0:0] p_out_11_valid_writ_fu_1026_p18;
wire   [24:0] p_out_12_sample_M_s_fu_1047_p18;
wire   [24:0] p_out_12_sample_M_3_fu_1068_p18;
wire   [0:0] p_out_12_valid_writ_fu_1089_p18;
wire   [24:0] p_out_13_sample_M_s_fu_1110_p18;
wire   [24:0] p_out_13_sample_M_3_fu_1131_p18;
wire   [0:0] p_out_13_valid_writ_fu_1152_p18;
wire   [24:0] p_out_14_sample_M_s_fu_1186_p18;
wire   [24:0] p_out_14_sample_M_3_fu_1207_p18;
wire   [0:0] p_out_14_valid_writ_fu_1228_p18;
wire   [24:0] p_out_15_sample_M_s_fu_1253_p18;
wire   [24:0] p_out_15_sample_M_3_fu_1275_p18;
wire   [0:0] p_out_15_valid_writ_fu_1297_p18;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_29_ce0),
    .we0(control_delayline_Ar_29_we0),
    .d0(zext_ln66_fu_448_p1),
    .q0(control_delayline_Ar_29_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_31_ce0),
    .we0(control_delayline_Ar_31_we0),
    .d0(zext_ln66_13_fu_466_p1),
    .q0(control_delayline_Ar_31_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_7_ce0),
    .we0(control_delayline_Ar_7_we0),
    .d0(zext_ln66_14_fu_483_p1),
    .q0(control_delayline_Ar_7_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_11_ce0),
    .we0(control_delayline_Ar_11_we0),
    .d0(zext_ln66_15_fu_501_p1),
    .q0(control_delayline_Ar_11_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_13_ce0),
    .we0(control_delayline_Ar_13_we0),
    .d0(zext_ln66_16_fu_518_p1),
    .q0(control_delayline_Ar_13_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_56_ce0),
    .we0(control_delayline_Ar_56_we0),
    .d0(zext_ln66_17_fu_536_p1),
    .q0(control_delayline_Ar_56_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_68_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_68_ce0),
    .we0(control_delayline_Ar_68_we0),
    .d0(zext_ln66_18_fu_553_p1),
    .q0(control_delayline_Ar_68_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_19_ce0),
    .we0(control_delayline_Ar_19_we0),
    .d0(zext_ln66_19_fu_571_p1),
    .q0(control_delayline_Ar_19_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_61_ce0),
    .we0(control_delayline_Ar_61_we0),
    .d0(zext_ln66_20_fu_588_p1),
    .q0(control_delayline_Ar_61_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_84_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_84_ce0),
    .we0(control_delayline_Ar_84_we0),
    .d0(zext_ln66_21_fu_1173_p1),
    .q0(control_delayline_Ar_84_q0)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1113(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(control_bits_V_95_re_reg_2237_pp0_iter4_reg),
    .dout(p_out_5_sample_M_r_fu_606_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1114(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(control_bits_V_95_re_reg_2237_pp0_iter4_reg),
    .dout(p_out_5_sample_M_i_fu_627_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1115(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(control_bits_V_95_re_reg_2237_pp0_iter4_reg),
    .dout(p_out_5_valid_write_fu_648_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1116(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_reg_2244_pp0_iter4_reg),
    .dout(p_out_6_sample_M_r_fu_669_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1117(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_reg_2244_pp0_iter4_reg),
    .dout(p_out_6_sample_M_i_fu_690_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1118(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_reg_2244_pp0_iter4_reg),
    .dout(p_out_6_valid_write_fu_711_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1119(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_13_reg_2252_pp0_iter4_reg),
    .dout(p_out_7_sample_M_r_fu_732_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1120(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_13_reg_2252_pp0_iter4_reg),
    .dout(p_out_7_sample_M_i_fu_753_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1121(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_13_reg_2252_pp0_iter4_reg),
    .dout(p_out_7_valid_write_fu_774_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1122(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_14_reg_2259_pp0_iter4_reg),
    .dout(p_out_8_sample_M_r_fu_795_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1123(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_14_reg_2259_pp0_iter4_reg),
    .dout(p_out_8_sample_M_i_fu_816_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1124(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_14_reg_2259_pp0_iter4_reg),
    .dout(p_out_8_valid_write_fu_837_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1125(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_15_reg_2267_pp0_iter4_reg),
    .dout(p_out_9_sample_M_r_fu_858_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1126(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_15_reg_2267_pp0_iter4_reg),
    .dout(p_out_9_sample_M_i_fu_879_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1127(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_15_reg_2267_pp0_iter4_reg),
    .dout(p_out_9_valid_write_fu_900_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1128(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_16_reg_2274_pp0_iter4_reg),
    .dout(p_out_10_sample_M_s_fu_921_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1129(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_16_reg_2274_pp0_iter4_reg),
    .dout(p_out_10_sample_M_7_fu_942_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1130(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_16_reg_2274_pp0_iter4_reg),
    .dout(p_out_10_valid_writ_fu_963_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1131(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_17_reg_2282_pp0_iter4_reg),
    .dout(p_out_11_sample_M_s_fu_984_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1132(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_17_reg_2282_pp0_iter4_reg),
    .dout(p_out_11_sample_M_3_fu_1005_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1133(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_17_reg_2282_pp0_iter4_reg),
    .dout(p_out_11_valid_writ_fu_1026_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1134(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_18_reg_2289_pp0_iter4_reg),
    .dout(p_out_12_sample_M_s_fu_1047_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1135(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_18_reg_2289_pp0_iter4_reg),
    .dout(p_out_12_sample_M_3_fu_1068_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1136(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_18_reg_2289_pp0_iter4_reg),
    .dout(p_out_12_valid_writ_fu_1089_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1137(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_19_reg_2297),
    .dout(p_out_13_sample_M_s_fu_1110_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1138(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_19_reg_2297),
    .dout(p_out_13_sample_M_3_fu_1131_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1139(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_19_reg_2297),
    .dout(p_out_13_valid_writ_fu_1152_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1140(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_20_reg_2304),
    .dout(p_out_14_sample_M_s_fu_1186_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1141(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_20_reg_2304),
    .dout(p_out_14_sample_M_3_fu_1207_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1142(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_20_reg_2304),
    .dout(p_out_14_valid_writ_fu_1228_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1143(
    .din0(p_in_0_sample_M_re_reg_2222_pp0_iter4_reg),
    .din1(p_in_1_sample_M_re_reg_2207_pp0_iter4_reg),
    .din2(p_in_2_sample_M_re_reg_2192_pp0_iter4_reg),
    .din3(p_in_3_sample_M_re_reg_2177_pp0_iter4_reg),
    .din4(p_in_4_sample_M_re_reg_2162_pp0_iter4_reg),
    .din5(p_in_5_sample_M_re_reg_2147_pp0_iter4_reg),
    .din6(p_in_6_sample_M_re_reg_2132_pp0_iter4_reg),
    .din7(p_in_7_sample_M_re_reg_2117_pp0_iter4_reg),
    .din8(p_in_8_sample_M_re_reg_2102_pp0_iter4_reg),
    .din9(p_in_9_sample_M_re_reg_2087_pp0_iter4_reg),
    .din10(p_in_10_sample_M_r_reg_2072_pp0_iter4_reg),
    .din11(p_in_11_sample_M_r_reg_2057_pp0_iter4_reg),
    .din12(p_in_12_sample_M_r_reg_2042_pp0_iter4_reg),
    .din13(p_in_13_sample_M_r_reg_2027_pp0_iter4_reg),
    .din14(p_in_14_sample_M_r_reg_2012_pp0_iter4_reg),
    .din15(p_in_15_sample_M_r_reg_1997_pp0_iter4_reg),
    .din16(trunc_ln302_21_fu_1249_p1),
    .dout(p_out_15_sample_M_s_fu_1253_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1144(
    .din0(p_in_0_sample_M_im_reg_1982_pp0_iter4_reg),
    .din1(p_in_1_sample_M_im_reg_1967_pp0_iter4_reg),
    .din2(p_in_2_sample_M_im_reg_1952_pp0_iter4_reg),
    .din3(p_in_3_sample_M_im_reg_1937_pp0_iter4_reg),
    .din4(p_in_4_sample_M_im_reg_1922_pp0_iter4_reg),
    .din5(p_in_5_sample_M_im_reg_1907_pp0_iter4_reg),
    .din6(p_in_6_sample_M_im_reg_1892_pp0_iter4_reg),
    .din7(p_in_7_sample_M_im_reg_1877_pp0_iter4_reg),
    .din8(p_in_8_sample_M_im_reg_1862_pp0_iter4_reg),
    .din9(p_in_9_sample_M_im_reg_1847_pp0_iter4_reg),
    .din10(p_in_10_sample_M_i_reg_1832_pp0_iter4_reg),
    .din11(p_in_11_sample_M_i_reg_1817_pp0_iter4_reg),
    .din12(p_in_12_sample_M_i_reg_1802_pp0_iter4_reg),
    .din13(p_in_13_sample_M_i_reg_1787_pp0_iter4_reg),
    .din14(p_in_14_sample_M_i_reg_1772_pp0_iter4_reg),
    .din15(p_in_15_sample_M_i_reg_1757_pp0_iter4_reg),
    .din16(trunc_ln302_21_fu_1249_p1),
    .dout(p_out_15_sample_M_3_fu_1275_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1145(
    .din0(p_in_0_valid_read_15_reg_1742_pp0_iter4_reg),
    .din1(p_in_1_valid_read_6_reg_1727_pp0_iter4_reg),
    .din2(p_in_2_valid_read_6_reg_1712_pp0_iter4_reg),
    .din3(p_in_3_valid_read_6_reg_1697_pp0_iter4_reg),
    .din4(p_in_4_valid_read_6_reg_1682_pp0_iter4_reg),
    .din5(p_in_5_valid_read_6_reg_1667_pp0_iter4_reg),
    .din6(p_in_6_valid_read_7_reg_1652_pp0_iter4_reg),
    .din7(p_in_7_valid_read_7_reg_1637_pp0_iter4_reg),
    .din8(p_in_8_valid_read_7_reg_1622_pp0_iter4_reg),
    .din9(p_in_9_valid_read_7_reg_1607_pp0_iter4_reg),
    .din10(p_in_10_valid_read_7_reg_1592_pp0_iter4_reg),
    .din11(p_in_11_valid_read_6_reg_1577_pp0_iter4_reg),
    .din12(p_in_12_valid_read_6_reg_1562_pp0_iter4_reg),
    .din13(p_in_13_valid_read_6_reg_1547_pp0_iter4_reg),
    .din14(p_in_14_valid_read_6_reg_1532_pp0_iter4_reg),
    .din15(p_in_15_valid_read_6_reg_1517_pp0_iter4_reg),
    .din16(trunc_ln302_21_fu_1249_p1),
    .dout(p_out_15_valid_writ_fu_1297_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_bits_V_95_re_reg_2237 <= control_bits_V_95;
        control_bits_V_95_re_reg_2237_pp0_iter1_reg <= control_bits_V_95_re_reg_2237;
        p_in_0_sample_M_im_reg_1982 <= p_in_0_sample_M_imag_V_read;
        p_in_0_sample_M_im_reg_1982_pp0_iter1_reg <= p_in_0_sample_M_im_reg_1982;
        p_in_0_sample_M_re_reg_2222 <= p_in_0_sample_M_real_V_read;
        p_in_0_sample_M_re_reg_2222_pp0_iter1_reg <= p_in_0_sample_M_re_reg_2222;
        p_in_0_valid_read_15_reg_1742 <= p_in_0_valid_read;
        p_in_0_valid_read_15_reg_1742_pp0_iter1_reg <= p_in_0_valid_read_15_reg_1742;
        p_in_10_sample_M_i_reg_1832 <= p_in_10_sample_M_imag_V_read;
        p_in_10_sample_M_i_reg_1832_pp0_iter1_reg <= p_in_10_sample_M_i_reg_1832;
        p_in_10_sample_M_r_reg_2072 <= p_in_10_sample_M_real_V_read;
        p_in_10_sample_M_r_reg_2072_pp0_iter1_reg <= p_in_10_sample_M_r_reg_2072;
        p_in_10_valid_read_7_reg_1592 <= p_in_10_valid_read;
        p_in_10_valid_read_7_reg_1592_pp0_iter1_reg <= p_in_10_valid_read_7_reg_1592;
        p_in_11_sample_M_i_reg_1817 <= p_in_11_sample_M_imag_V_read;
        p_in_11_sample_M_i_reg_1817_pp0_iter1_reg <= p_in_11_sample_M_i_reg_1817;
        p_in_11_sample_M_r_reg_2057 <= p_in_11_sample_M_real_V_read;
        p_in_11_sample_M_r_reg_2057_pp0_iter1_reg <= p_in_11_sample_M_r_reg_2057;
        p_in_11_valid_read_6_reg_1577 <= p_in_11_valid_read;
        p_in_11_valid_read_6_reg_1577_pp0_iter1_reg <= p_in_11_valid_read_6_reg_1577;
        p_in_12_sample_M_i_reg_1802 <= p_in_12_sample_M_imag_V_read;
        p_in_12_sample_M_i_reg_1802_pp0_iter1_reg <= p_in_12_sample_M_i_reg_1802;
        p_in_12_sample_M_r_reg_2042 <= p_in_12_sample_M_real_V_read;
        p_in_12_sample_M_r_reg_2042_pp0_iter1_reg <= p_in_12_sample_M_r_reg_2042;
        p_in_12_valid_read_6_reg_1562 <= p_in_12_valid_read;
        p_in_12_valid_read_6_reg_1562_pp0_iter1_reg <= p_in_12_valid_read_6_reg_1562;
        p_in_13_sample_M_i_reg_1787 <= p_in_13_sample_M_imag_V_read;
        p_in_13_sample_M_i_reg_1787_pp0_iter1_reg <= p_in_13_sample_M_i_reg_1787;
        p_in_13_sample_M_r_reg_2027 <= p_in_13_sample_M_real_V_read;
        p_in_13_sample_M_r_reg_2027_pp0_iter1_reg <= p_in_13_sample_M_r_reg_2027;
        p_in_13_valid_read_6_reg_1547 <= p_in_13_valid_read;
        p_in_13_valid_read_6_reg_1547_pp0_iter1_reg <= p_in_13_valid_read_6_reg_1547;
        p_in_14_sample_M_i_reg_1772 <= p_in_14_sample_M_imag_V_read;
        p_in_14_sample_M_i_reg_1772_pp0_iter1_reg <= p_in_14_sample_M_i_reg_1772;
        p_in_14_sample_M_r_reg_2012 <= p_in_14_sample_M_real_V_read;
        p_in_14_sample_M_r_reg_2012_pp0_iter1_reg <= p_in_14_sample_M_r_reg_2012;
        p_in_14_valid_read_6_reg_1532 <= p_in_14_valid_read;
        p_in_14_valid_read_6_reg_1532_pp0_iter1_reg <= p_in_14_valid_read_6_reg_1532;
        p_in_15_sample_M_i_reg_1757 <= p_in_15_sample_M_imag_V_read;
        p_in_15_sample_M_i_reg_1757_pp0_iter1_reg <= p_in_15_sample_M_i_reg_1757;
        p_in_15_sample_M_r_reg_1997 <= p_in_15_sample_M_real_V_read;
        p_in_15_sample_M_r_reg_1997_pp0_iter1_reg <= p_in_15_sample_M_r_reg_1997;
        p_in_15_valid_read_6_reg_1517 <= p_in_15_valid_read;
        p_in_15_valid_read_6_reg_1517_pp0_iter1_reg <= p_in_15_valid_read_6_reg_1517;
        p_in_1_sample_M_im_reg_1967 <= p_in_1_sample_M_imag_V_read;
        p_in_1_sample_M_im_reg_1967_pp0_iter1_reg <= p_in_1_sample_M_im_reg_1967;
        p_in_1_sample_M_re_reg_2207 <= p_in_1_sample_M_real_V_read;
        p_in_1_sample_M_re_reg_2207_pp0_iter1_reg <= p_in_1_sample_M_re_reg_2207;
        p_in_1_valid_read_6_reg_1727 <= p_in_1_valid_read;
        p_in_1_valid_read_6_reg_1727_pp0_iter1_reg <= p_in_1_valid_read_6_reg_1727;
        p_in_2_sample_M_im_reg_1952 <= p_in_2_sample_M_imag_V_read;
        p_in_2_sample_M_im_reg_1952_pp0_iter1_reg <= p_in_2_sample_M_im_reg_1952;
        p_in_2_sample_M_re_reg_2192 <= p_in_2_sample_M_real_V_read;
        p_in_2_sample_M_re_reg_2192_pp0_iter1_reg <= p_in_2_sample_M_re_reg_2192;
        p_in_2_valid_read_6_reg_1712 <= p_in_2_valid_read;
        p_in_2_valid_read_6_reg_1712_pp0_iter1_reg <= p_in_2_valid_read_6_reg_1712;
        p_in_3_sample_M_im_reg_1937 <= p_in_3_sample_M_imag_V_read;
        p_in_3_sample_M_im_reg_1937_pp0_iter1_reg <= p_in_3_sample_M_im_reg_1937;
        p_in_3_sample_M_re_reg_2177 <= p_in_3_sample_M_real_V_read;
        p_in_3_sample_M_re_reg_2177_pp0_iter1_reg <= p_in_3_sample_M_re_reg_2177;
        p_in_3_valid_read_6_reg_1697 <= p_in_3_valid_read;
        p_in_3_valid_read_6_reg_1697_pp0_iter1_reg <= p_in_3_valid_read_6_reg_1697;
        p_in_4_sample_M_im_reg_1922 <= p_in_4_sample_M_imag_V_read;
        p_in_4_sample_M_im_reg_1922_pp0_iter1_reg <= p_in_4_sample_M_im_reg_1922;
        p_in_4_sample_M_re_reg_2162 <= p_in_4_sample_M_real_V_read;
        p_in_4_sample_M_re_reg_2162_pp0_iter1_reg <= p_in_4_sample_M_re_reg_2162;
        p_in_4_valid_read_6_reg_1682 <= p_in_4_valid_read;
        p_in_4_valid_read_6_reg_1682_pp0_iter1_reg <= p_in_4_valid_read_6_reg_1682;
        p_in_5_sample_M_im_reg_1907 <= p_in_5_sample_M_imag_V_read;
        p_in_5_sample_M_im_reg_1907_pp0_iter1_reg <= p_in_5_sample_M_im_reg_1907;
        p_in_5_sample_M_re_reg_2147 <= p_in_5_sample_M_real_V_read;
        p_in_5_sample_M_re_reg_2147_pp0_iter1_reg <= p_in_5_sample_M_re_reg_2147;
        p_in_5_valid_read_6_reg_1667 <= p_in_5_valid_read;
        p_in_5_valid_read_6_reg_1667_pp0_iter1_reg <= p_in_5_valid_read_6_reg_1667;
        p_in_6_sample_M_im_reg_1892 <= p_in_6_sample_M_imag_V_read;
        p_in_6_sample_M_im_reg_1892_pp0_iter1_reg <= p_in_6_sample_M_im_reg_1892;
        p_in_6_sample_M_re_reg_2132 <= p_in_6_sample_M_real_V_read;
        p_in_6_sample_M_re_reg_2132_pp0_iter1_reg <= p_in_6_sample_M_re_reg_2132;
        p_in_6_valid_read_7_reg_1652 <= p_in_6_valid_read;
        p_in_6_valid_read_7_reg_1652_pp0_iter1_reg <= p_in_6_valid_read_7_reg_1652;
        p_in_7_sample_M_im_reg_1877 <= p_in_7_sample_M_imag_V_read;
        p_in_7_sample_M_im_reg_1877_pp0_iter1_reg <= p_in_7_sample_M_im_reg_1877;
        p_in_7_sample_M_re_reg_2117 <= p_in_7_sample_M_real_V_read;
        p_in_7_sample_M_re_reg_2117_pp0_iter1_reg <= p_in_7_sample_M_re_reg_2117;
        p_in_7_valid_read_7_reg_1637 <= p_in_7_valid_read;
        p_in_7_valid_read_7_reg_1637_pp0_iter1_reg <= p_in_7_valid_read_7_reg_1637;
        p_in_8_sample_M_im_reg_1862 <= p_in_8_sample_M_imag_V_read;
        p_in_8_sample_M_im_reg_1862_pp0_iter1_reg <= p_in_8_sample_M_im_reg_1862;
        p_in_8_sample_M_re_reg_2102 <= p_in_8_sample_M_real_V_read;
        p_in_8_sample_M_re_reg_2102_pp0_iter1_reg <= p_in_8_sample_M_re_reg_2102;
        p_in_8_valid_read_7_reg_1622 <= p_in_8_valid_read;
        p_in_8_valid_read_7_reg_1622_pp0_iter1_reg <= p_in_8_valid_read_7_reg_1622;
        p_in_9_sample_M_im_reg_1847 <= p_in_9_sample_M_imag_V_read;
        p_in_9_sample_M_im_reg_1847_pp0_iter1_reg <= p_in_9_sample_M_im_reg_1847;
        p_in_9_sample_M_re_reg_2087 <= p_in_9_sample_M_real_V_read;
        p_in_9_sample_M_re_reg_2087_pp0_iter1_reg <= p_in_9_sample_M_re_reg_2087;
        p_in_9_valid_read_7_reg_1607 <= p_in_9_valid_read;
        p_in_9_valid_read_7_reg_1607_pp0_iter1_reg <= p_in_9_valid_read_7_reg_1607;
        trunc_ln302_13_reg_2252 <= trunc_ln302_13_fu_479_p1;
        trunc_ln302_14_reg_2259 <= trunc_ln302_14_fu_497_p1;
        trunc_ln302_reg_2244 <= trunc_ln302_fu_462_p1;
        trunc_ln302_reg_2244_pp0_iter1_reg <= trunc_ln302_reg_2244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        control_bits_V_95_re_reg_2237_pp0_iter2_reg <= control_bits_V_95_re_reg_2237_pp0_iter1_reg;
        control_bits_V_95_re_reg_2237_pp0_iter3_reg <= control_bits_V_95_re_reg_2237_pp0_iter2_reg;
        control_bits_V_95_re_reg_2237_pp0_iter4_reg <= control_bits_V_95_re_reg_2237_pp0_iter3_reg;
        p_in_0_sample_M_im_reg_1982_pp0_iter2_reg <= p_in_0_sample_M_im_reg_1982_pp0_iter1_reg;
        p_in_0_sample_M_im_reg_1982_pp0_iter3_reg <= p_in_0_sample_M_im_reg_1982_pp0_iter2_reg;
        p_in_0_sample_M_im_reg_1982_pp0_iter4_reg <= p_in_0_sample_M_im_reg_1982_pp0_iter3_reg;
        p_in_0_sample_M_re_reg_2222_pp0_iter2_reg <= p_in_0_sample_M_re_reg_2222_pp0_iter1_reg;
        p_in_0_sample_M_re_reg_2222_pp0_iter3_reg <= p_in_0_sample_M_re_reg_2222_pp0_iter2_reg;
        p_in_0_sample_M_re_reg_2222_pp0_iter4_reg <= p_in_0_sample_M_re_reg_2222_pp0_iter3_reg;
        p_in_0_valid_read_15_reg_1742_pp0_iter2_reg <= p_in_0_valid_read_15_reg_1742_pp0_iter1_reg;
        p_in_0_valid_read_15_reg_1742_pp0_iter3_reg <= p_in_0_valid_read_15_reg_1742_pp0_iter2_reg;
        p_in_0_valid_read_15_reg_1742_pp0_iter4_reg <= p_in_0_valid_read_15_reg_1742_pp0_iter3_reg;
        p_in_10_sample_M_i_reg_1832_pp0_iter2_reg <= p_in_10_sample_M_i_reg_1832_pp0_iter1_reg;
        p_in_10_sample_M_i_reg_1832_pp0_iter3_reg <= p_in_10_sample_M_i_reg_1832_pp0_iter2_reg;
        p_in_10_sample_M_i_reg_1832_pp0_iter4_reg <= p_in_10_sample_M_i_reg_1832_pp0_iter3_reg;
        p_in_10_sample_M_r_reg_2072_pp0_iter2_reg <= p_in_10_sample_M_r_reg_2072_pp0_iter1_reg;
        p_in_10_sample_M_r_reg_2072_pp0_iter3_reg <= p_in_10_sample_M_r_reg_2072_pp0_iter2_reg;
        p_in_10_sample_M_r_reg_2072_pp0_iter4_reg <= p_in_10_sample_M_r_reg_2072_pp0_iter3_reg;
        p_in_10_valid_read_7_reg_1592_pp0_iter2_reg <= p_in_10_valid_read_7_reg_1592_pp0_iter1_reg;
        p_in_10_valid_read_7_reg_1592_pp0_iter3_reg <= p_in_10_valid_read_7_reg_1592_pp0_iter2_reg;
        p_in_10_valid_read_7_reg_1592_pp0_iter4_reg <= p_in_10_valid_read_7_reg_1592_pp0_iter3_reg;
        p_in_11_sample_M_i_reg_1817_pp0_iter2_reg <= p_in_11_sample_M_i_reg_1817_pp0_iter1_reg;
        p_in_11_sample_M_i_reg_1817_pp0_iter3_reg <= p_in_11_sample_M_i_reg_1817_pp0_iter2_reg;
        p_in_11_sample_M_i_reg_1817_pp0_iter4_reg <= p_in_11_sample_M_i_reg_1817_pp0_iter3_reg;
        p_in_11_sample_M_r_reg_2057_pp0_iter2_reg <= p_in_11_sample_M_r_reg_2057_pp0_iter1_reg;
        p_in_11_sample_M_r_reg_2057_pp0_iter3_reg <= p_in_11_sample_M_r_reg_2057_pp0_iter2_reg;
        p_in_11_sample_M_r_reg_2057_pp0_iter4_reg <= p_in_11_sample_M_r_reg_2057_pp0_iter3_reg;
        p_in_11_valid_read_6_reg_1577_pp0_iter2_reg <= p_in_11_valid_read_6_reg_1577_pp0_iter1_reg;
        p_in_11_valid_read_6_reg_1577_pp0_iter3_reg <= p_in_11_valid_read_6_reg_1577_pp0_iter2_reg;
        p_in_11_valid_read_6_reg_1577_pp0_iter4_reg <= p_in_11_valid_read_6_reg_1577_pp0_iter3_reg;
        p_in_12_sample_M_i_reg_1802_pp0_iter2_reg <= p_in_12_sample_M_i_reg_1802_pp0_iter1_reg;
        p_in_12_sample_M_i_reg_1802_pp0_iter3_reg <= p_in_12_sample_M_i_reg_1802_pp0_iter2_reg;
        p_in_12_sample_M_i_reg_1802_pp0_iter4_reg <= p_in_12_sample_M_i_reg_1802_pp0_iter3_reg;
        p_in_12_sample_M_r_reg_2042_pp0_iter2_reg <= p_in_12_sample_M_r_reg_2042_pp0_iter1_reg;
        p_in_12_sample_M_r_reg_2042_pp0_iter3_reg <= p_in_12_sample_M_r_reg_2042_pp0_iter2_reg;
        p_in_12_sample_M_r_reg_2042_pp0_iter4_reg <= p_in_12_sample_M_r_reg_2042_pp0_iter3_reg;
        p_in_12_valid_read_6_reg_1562_pp0_iter2_reg <= p_in_12_valid_read_6_reg_1562_pp0_iter1_reg;
        p_in_12_valid_read_6_reg_1562_pp0_iter3_reg <= p_in_12_valid_read_6_reg_1562_pp0_iter2_reg;
        p_in_12_valid_read_6_reg_1562_pp0_iter4_reg <= p_in_12_valid_read_6_reg_1562_pp0_iter3_reg;
        p_in_13_sample_M_i_reg_1787_pp0_iter2_reg <= p_in_13_sample_M_i_reg_1787_pp0_iter1_reg;
        p_in_13_sample_M_i_reg_1787_pp0_iter3_reg <= p_in_13_sample_M_i_reg_1787_pp0_iter2_reg;
        p_in_13_sample_M_i_reg_1787_pp0_iter4_reg <= p_in_13_sample_M_i_reg_1787_pp0_iter3_reg;
        p_in_13_sample_M_r_reg_2027_pp0_iter2_reg <= p_in_13_sample_M_r_reg_2027_pp0_iter1_reg;
        p_in_13_sample_M_r_reg_2027_pp0_iter3_reg <= p_in_13_sample_M_r_reg_2027_pp0_iter2_reg;
        p_in_13_sample_M_r_reg_2027_pp0_iter4_reg <= p_in_13_sample_M_r_reg_2027_pp0_iter3_reg;
        p_in_13_valid_read_6_reg_1547_pp0_iter2_reg <= p_in_13_valid_read_6_reg_1547_pp0_iter1_reg;
        p_in_13_valid_read_6_reg_1547_pp0_iter3_reg <= p_in_13_valid_read_6_reg_1547_pp0_iter2_reg;
        p_in_13_valid_read_6_reg_1547_pp0_iter4_reg <= p_in_13_valid_read_6_reg_1547_pp0_iter3_reg;
        p_in_14_sample_M_i_reg_1772_pp0_iter2_reg <= p_in_14_sample_M_i_reg_1772_pp0_iter1_reg;
        p_in_14_sample_M_i_reg_1772_pp0_iter3_reg <= p_in_14_sample_M_i_reg_1772_pp0_iter2_reg;
        p_in_14_sample_M_i_reg_1772_pp0_iter4_reg <= p_in_14_sample_M_i_reg_1772_pp0_iter3_reg;
        p_in_14_sample_M_r_reg_2012_pp0_iter2_reg <= p_in_14_sample_M_r_reg_2012_pp0_iter1_reg;
        p_in_14_sample_M_r_reg_2012_pp0_iter3_reg <= p_in_14_sample_M_r_reg_2012_pp0_iter2_reg;
        p_in_14_sample_M_r_reg_2012_pp0_iter4_reg <= p_in_14_sample_M_r_reg_2012_pp0_iter3_reg;
        p_in_14_valid_read_6_reg_1532_pp0_iter2_reg <= p_in_14_valid_read_6_reg_1532_pp0_iter1_reg;
        p_in_14_valid_read_6_reg_1532_pp0_iter3_reg <= p_in_14_valid_read_6_reg_1532_pp0_iter2_reg;
        p_in_14_valid_read_6_reg_1532_pp0_iter4_reg <= p_in_14_valid_read_6_reg_1532_pp0_iter3_reg;
        p_in_15_sample_M_i_reg_1757_pp0_iter2_reg <= p_in_15_sample_M_i_reg_1757_pp0_iter1_reg;
        p_in_15_sample_M_i_reg_1757_pp0_iter3_reg <= p_in_15_sample_M_i_reg_1757_pp0_iter2_reg;
        p_in_15_sample_M_i_reg_1757_pp0_iter4_reg <= p_in_15_sample_M_i_reg_1757_pp0_iter3_reg;
        p_in_15_sample_M_r_reg_1997_pp0_iter2_reg <= p_in_15_sample_M_r_reg_1997_pp0_iter1_reg;
        p_in_15_sample_M_r_reg_1997_pp0_iter3_reg <= p_in_15_sample_M_r_reg_1997_pp0_iter2_reg;
        p_in_15_sample_M_r_reg_1997_pp0_iter4_reg <= p_in_15_sample_M_r_reg_1997_pp0_iter3_reg;
        p_in_15_valid_read_6_reg_1517_pp0_iter2_reg <= p_in_15_valid_read_6_reg_1517_pp0_iter1_reg;
        p_in_15_valid_read_6_reg_1517_pp0_iter3_reg <= p_in_15_valid_read_6_reg_1517_pp0_iter2_reg;
        p_in_15_valid_read_6_reg_1517_pp0_iter4_reg <= p_in_15_valid_read_6_reg_1517_pp0_iter3_reg;
        p_in_1_sample_M_im_reg_1967_pp0_iter2_reg <= p_in_1_sample_M_im_reg_1967_pp0_iter1_reg;
        p_in_1_sample_M_im_reg_1967_pp0_iter3_reg <= p_in_1_sample_M_im_reg_1967_pp0_iter2_reg;
        p_in_1_sample_M_im_reg_1967_pp0_iter4_reg <= p_in_1_sample_M_im_reg_1967_pp0_iter3_reg;
        p_in_1_sample_M_re_reg_2207_pp0_iter2_reg <= p_in_1_sample_M_re_reg_2207_pp0_iter1_reg;
        p_in_1_sample_M_re_reg_2207_pp0_iter3_reg <= p_in_1_sample_M_re_reg_2207_pp0_iter2_reg;
        p_in_1_sample_M_re_reg_2207_pp0_iter4_reg <= p_in_1_sample_M_re_reg_2207_pp0_iter3_reg;
        p_in_1_valid_read_6_reg_1727_pp0_iter2_reg <= p_in_1_valid_read_6_reg_1727_pp0_iter1_reg;
        p_in_1_valid_read_6_reg_1727_pp0_iter3_reg <= p_in_1_valid_read_6_reg_1727_pp0_iter2_reg;
        p_in_1_valid_read_6_reg_1727_pp0_iter4_reg <= p_in_1_valid_read_6_reg_1727_pp0_iter3_reg;
        p_in_2_sample_M_im_reg_1952_pp0_iter2_reg <= p_in_2_sample_M_im_reg_1952_pp0_iter1_reg;
        p_in_2_sample_M_im_reg_1952_pp0_iter3_reg <= p_in_2_sample_M_im_reg_1952_pp0_iter2_reg;
        p_in_2_sample_M_im_reg_1952_pp0_iter4_reg <= p_in_2_sample_M_im_reg_1952_pp0_iter3_reg;
        p_in_2_sample_M_re_reg_2192_pp0_iter2_reg <= p_in_2_sample_M_re_reg_2192_pp0_iter1_reg;
        p_in_2_sample_M_re_reg_2192_pp0_iter3_reg <= p_in_2_sample_M_re_reg_2192_pp0_iter2_reg;
        p_in_2_sample_M_re_reg_2192_pp0_iter4_reg <= p_in_2_sample_M_re_reg_2192_pp0_iter3_reg;
        p_in_2_valid_read_6_reg_1712_pp0_iter2_reg <= p_in_2_valid_read_6_reg_1712_pp0_iter1_reg;
        p_in_2_valid_read_6_reg_1712_pp0_iter3_reg <= p_in_2_valid_read_6_reg_1712_pp0_iter2_reg;
        p_in_2_valid_read_6_reg_1712_pp0_iter4_reg <= p_in_2_valid_read_6_reg_1712_pp0_iter3_reg;
        p_in_3_sample_M_im_reg_1937_pp0_iter2_reg <= p_in_3_sample_M_im_reg_1937_pp0_iter1_reg;
        p_in_3_sample_M_im_reg_1937_pp0_iter3_reg <= p_in_3_sample_M_im_reg_1937_pp0_iter2_reg;
        p_in_3_sample_M_im_reg_1937_pp0_iter4_reg <= p_in_3_sample_M_im_reg_1937_pp0_iter3_reg;
        p_in_3_sample_M_re_reg_2177_pp0_iter2_reg <= p_in_3_sample_M_re_reg_2177_pp0_iter1_reg;
        p_in_3_sample_M_re_reg_2177_pp0_iter3_reg <= p_in_3_sample_M_re_reg_2177_pp0_iter2_reg;
        p_in_3_sample_M_re_reg_2177_pp0_iter4_reg <= p_in_3_sample_M_re_reg_2177_pp0_iter3_reg;
        p_in_3_valid_read_6_reg_1697_pp0_iter2_reg <= p_in_3_valid_read_6_reg_1697_pp0_iter1_reg;
        p_in_3_valid_read_6_reg_1697_pp0_iter3_reg <= p_in_3_valid_read_6_reg_1697_pp0_iter2_reg;
        p_in_3_valid_read_6_reg_1697_pp0_iter4_reg <= p_in_3_valid_read_6_reg_1697_pp0_iter3_reg;
        p_in_4_sample_M_im_reg_1922_pp0_iter2_reg <= p_in_4_sample_M_im_reg_1922_pp0_iter1_reg;
        p_in_4_sample_M_im_reg_1922_pp0_iter3_reg <= p_in_4_sample_M_im_reg_1922_pp0_iter2_reg;
        p_in_4_sample_M_im_reg_1922_pp0_iter4_reg <= p_in_4_sample_M_im_reg_1922_pp0_iter3_reg;
        p_in_4_sample_M_re_reg_2162_pp0_iter2_reg <= p_in_4_sample_M_re_reg_2162_pp0_iter1_reg;
        p_in_4_sample_M_re_reg_2162_pp0_iter3_reg <= p_in_4_sample_M_re_reg_2162_pp0_iter2_reg;
        p_in_4_sample_M_re_reg_2162_pp0_iter4_reg <= p_in_4_sample_M_re_reg_2162_pp0_iter3_reg;
        p_in_4_valid_read_6_reg_1682_pp0_iter2_reg <= p_in_4_valid_read_6_reg_1682_pp0_iter1_reg;
        p_in_4_valid_read_6_reg_1682_pp0_iter3_reg <= p_in_4_valid_read_6_reg_1682_pp0_iter2_reg;
        p_in_4_valid_read_6_reg_1682_pp0_iter4_reg <= p_in_4_valid_read_6_reg_1682_pp0_iter3_reg;
        p_in_5_sample_M_im_reg_1907_pp0_iter2_reg <= p_in_5_sample_M_im_reg_1907_pp0_iter1_reg;
        p_in_5_sample_M_im_reg_1907_pp0_iter3_reg <= p_in_5_sample_M_im_reg_1907_pp0_iter2_reg;
        p_in_5_sample_M_im_reg_1907_pp0_iter4_reg <= p_in_5_sample_M_im_reg_1907_pp0_iter3_reg;
        p_in_5_sample_M_re_reg_2147_pp0_iter2_reg <= p_in_5_sample_M_re_reg_2147_pp0_iter1_reg;
        p_in_5_sample_M_re_reg_2147_pp0_iter3_reg <= p_in_5_sample_M_re_reg_2147_pp0_iter2_reg;
        p_in_5_sample_M_re_reg_2147_pp0_iter4_reg <= p_in_5_sample_M_re_reg_2147_pp0_iter3_reg;
        p_in_5_valid_read_6_reg_1667_pp0_iter2_reg <= p_in_5_valid_read_6_reg_1667_pp0_iter1_reg;
        p_in_5_valid_read_6_reg_1667_pp0_iter3_reg <= p_in_5_valid_read_6_reg_1667_pp0_iter2_reg;
        p_in_5_valid_read_6_reg_1667_pp0_iter4_reg <= p_in_5_valid_read_6_reg_1667_pp0_iter3_reg;
        p_in_6_sample_M_im_reg_1892_pp0_iter2_reg <= p_in_6_sample_M_im_reg_1892_pp0_iter1_reg;
        p_in_6_sample_M_im_reg_1892_pp0_iter3_reg <= p_in_6_sample_M_im_reg_1892_pp0_iter2_reg;
        p_in_6_sample_M_im_reg_1892_pp0_iter4_reg <= p_in_6_sample_M_im_reg_1892_pp0_iter3_reg;
        p_in_6_sample_M_re_reg_2132_pp0_iter2_reg <= p_in_6_sample_M_re_reg_2132_pp0_iter1_reg;
        p_in_6_sample_M_re_reg_2132_pp0_iter3_reg <= p_in_6_sample_M_re_reg_2132_pp0_iter2_reg;
        p_in_6_sample_M_re_reg_2132_pp0_iter4_reg <= p_in_6_sample_M_re_reg_2132_pp0_iter3_reg;
        p_in_6_valid_read_7_reg_1652_pp0_iter2_reg <= p_in_6_valid_read_7_reg_1652_pp0_iter1_reg;
        p_in_6_valid_read_7_reg_1652_pp0_iter3_reg <= p_in_6_valid_read_7_reg_1652_pp0_iter2_reg;
        p_in_6_valid_read_7_reg_1652_pp0_iter4_reg <= p_in_6_valid_read_7_reg_1652_pp0_iter3_reg;
        p_in_7_sample_M_im_reg_1877_pp0_iter2_reg <= p_in_7_sample_M_im_reg_1877_pp0_iter1_reg;
        p_in_7_sample_M_im_reg_1877_pp0_iter3_reg <= p_in_7_sample_M_im_reg_1877_pp0_iter2_reg;
        p_in_7_sample_M_im_reg_1877_pp0_iter4_reg <= p_in_7_sample_M_im_reg_1877_pp0_iter3_reg;
        p_in_7_sample_M_re_reg_2117_pp0_iter2_reg <= p_in_7_sample_M_re_reg_2117_pp0_iter1_reg;
        p_in_7_sample_M_re_reg_2117_pp0_iter3_reg <= p_in_7_sample_M_re_reg_2117_pp0_iter2_reg;
        p_in_7_sample_M_re_reg_2117_pp0_iter4_reg <= p_in_7_sample_M_re_reg_2117_pp0_iter3_reg;
        p_in_7_valid_read_7_reg_1637_pp0_iter2_reg <= p_in_7_valid_read_7_reg_1637_pp0_iter1_reg;
        p_in_7_valid_read_7_reg_1637_pp0_iter3_reg <= p_in_7_valid_read_7_reg_1637_pp0_iter2_reg;
        p_in_7_valid_read_7_reg_1637_pp0_iter4_reg <= p_in_7_valid_read_7_reg_1637_pp0_iter3_reg;
        p_in_8_sample_M_im_reg_1862_pp0_iter2_reg <= p_in_8_sample_M_im_reg_1862_pp0_iter1_reg;
        p_in_8_sample_M_im_reg_1862_pp0_iter3_reg <= p_in_8_sample_M_im_reg_1862_pp0_iter2_reg;
        p_in_8_sample_M_im_reg_1862_pp0_iter4_reg <= p_in_8_sample_M_im_reg_1862_pp0_iter3_reg;
        p_in_8_sample_M_re_reg_2102_pp0_iter2_reg <= p_in_8_sample_M_re_reg_2102_pp0_iter1_reg;
        p_in_8_sample_M_re_reg_2102_pp0_iter3_reg <= p_in_8_sample_M_re_reg_2102_pp0_iter2_reg;
        p_in_8_sample_M_re_reg_2102_pp0_iter4_reg <= p_in_8_sample_M_re_reg_2102_pp0_iter3_reg;
        p_in_8_valid_read_7_reg_1622_pp0_iter2_reg <= p_in_8_valid_read_7_reg_1622_pp0_iter1_reg;
        p_in_8_valid_read_7_reg_1622_pp0_iter3_reg <= p_in_8_valid_read_7_reg_1622_pp0_iter2_reg;
        p_in_8_valid_read_7_reg_1622_pp0_iter4_reg <= p_in_8_valid_read_7_reg_1622_pp0_iter3_reg;
        p_in_9_sample_M_im_reg_1847_pp0_iter2_reg <= p_in_9_sample_M_im_reg_1847_pp0_iter1_reg;
        p_in_9_sample_M_im_reg_1847_pp0_iter3_reg <= p_in_9_sample_M_im_reg_1847_pp0_iter2_reg;
        p_in_9_sample_M_im_reg_1847_pp0_iter4_reg <= p_in_9_sample_M_im_reg_1847_pp0_iter3_reg;
        p_in_9_sample_M_re_reg_2087_pp0_iter2_reg <= p_in_9_sample_M_re_reg_2087_pp0_iter1_reg;
        p_in_9_sample_M_re_reg_2087_pp0_iter3_reg <= p_in_9_sample_M_re_reg_2087_pp0_iter2_reg;
        p_in_9_sample_M_re_reg_2087_pp0_iter4_reg <= p_in_9_sample_M_re_reg_2087_pp0_iter3_reg;
        p_in_9_valid_read_7_reg_1607_pp0_iter2_reg <= p_in_9_valid_read_7_reg_1607_pp0_iter1_reg;
        p_in_9_valid_read_7_reg_1607_pp0_iter3_reg <= p_in_9_valid_read_7_reg_1607_pp0_iter2_reg;
        p_in_9_valid_read_7_reg_1607_pp0_iter4_reg <= p_in_9_valid_read_7_reg_1607_pp0_iter3_reg;
        trunc_ln302_13_reg_2252_pp0_iter2_reg <= trunc_ln302_13_reg_2252;
        trunc_ln302_13_reg_2252_pp0_iter3_reg <= trunc_ln302_13_reg_2252_pp0_iter2_reg;
        trunc_ln302_13_reg_2252_pp0_iter4_reg <= trunc_ln302_13_reg_2252_pp0_iter3_reg;
        trunc_ln302_14_reg_2259_pp0_iter2_reg <= trunc_ln302_14_reg_2259;
        trunc_ln302_14_reg_2259_pp0_iter3_reg <= trunc_ln302_14_reg_2259_pp0_iter2_reg;
        trunc_ln302_14_reg_2259_pp0_iter4_reg <= trunc_ln302_14_reg_2259_pp0_iter3_reg;
        trunc_ln302_15_reg_2267 <= trunc_ln302_15_fu_514_p1;
        trunc_ln302_15_reg_2267_pp0_iter3_reg <= trunc_ln302_15_reg_2267;
        trunc_ln302_15_reg_2267_pp0_iter4_reg <= trunc_ln302_15_reg_2267_pp0_iter3_reg;
        trunc_ln302_16_reg_2274 <= trunc_ln302_16_fu_532_p1;
        trunc_ln302_16_reg_2274_pp0_iter3_reg <= trunc_ln302_16_reg_2274;
        trunc_ln302_16_reg_2274_pp0_iter4_reg <= trunc_ln302_16_reg_2274_pp0_iter3_reg;
        trunc_ln302_17_reg_2282 <= trunc_ln302_17_fu_549_p1;
        trunc_ln302_17_reg_2282_pp0_iter4_reg <= trunc_ln302_17_reg_2282;
        trunc_ln302_18_reg_2289 <= trunc_ln302_18_fu_567_p1;
        trunc_ln302_18_reg_2289_pp0_iter4_reg <= trunc_ln302_18_reg_2289;
        trunc_ln302_19_reg_2297 <= trunc_ln302_19_fu_584_p1;
        trunc_ln302_20_reg_2304 <= trunc_ln302_20_fu_602_p1;
        trunc_ln302_reg_2244_pp0_iter2_reg <= trunc_ln302_reg_2244_pp0_iter1_reg;
        trunc_ln302_reg_2244_pp0_iter3_reg <= trunc_ln302_reg_2244_pp0_iter2_reg;
        trunc_ln302_reg_2244_pp0_iter4_reg <= trunc_ln302_reg_2244_pp0_iter3_reg;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        control_delayline_Ar_11_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        control_delayline_Ar_11_we0 = 1'd1;
    end else begin
        control_delayline_Ar_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        control_delayline_Ar_13_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        control_delayline_Ar_13_we0 = 1'd1;
    end else begin
        control_delayline_Ar_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        control_delayline_Ar_19_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        control_delayline_Ar_19_we0 = 1'd1;
    end else begin
        control_delayline_Ar_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_delayline_Ar_29_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_delayline_Ar_29_we0 = 1'd1;
    end else begin
        control_delayline_Ar_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_delayline_Ar_31_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_delayline_Ar_31_we0 = 1'd1;
    end else begin
        control_delayline_Ar_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        control_delayline_Ar_56_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        control_delayline_Ar_56_we0 = 1'd1;
    end else begin
        control_delayline_Ar_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        control_delayline_Ar_61_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        control_delayline_Ar_61_we0 = 1'd1;
    end else begin
        control_delayline_Ar_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        control_delayline_Ar_68_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        control_delayline_Ar_68_we0 = 1'd1;
    end else begin
        control_delayline_Ar_68_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_delayline_Ar_7_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_delayline_Ar_7_we0 = 1'd1;
    end else begin
        control_delayline_Ar_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        control_delayline_Ar_84_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        control_delayline_Ar_84_we0 = 1'd1;
    end else begin
        control_delayline_Ar_84_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = p_out_5_sample_M_r_fu_606_p18;

assign ap_return_1 = p_out_5_sample_M_i_fu_627_p18;

assign ap_return_10 = p_out_8_sample_M_i_fu_816_p18;

assign ap_return_11 = p_out_8_valid_write_fu_837_p18;

assign ap_return_12 = p_out_9_sample_M_r_fu_858_p18;

assign ap_return_13 = p_out_9_sample_M_i_fu_879_p18;

assign ap_return_14 = p_out_9_valid_write_fu_900_p18;

assign ap_return_15 = p_out_10_sample_M_s_fu_921_p18;

assign ap_return_16 = p_out_10_sample_M_7_fu_942_p18;

assign ap_return_17 = p_out_10_valid_writ_fu_963_p18;

assign ap_return_18 = p_out_11_sample_M_s_fu_984_p18;

assign ap_return_19 = p_out_11_sample_M_3_fu_1005_p18;

assign ap_return_2 = p_out_5_valid_write_fu_648_p18;

assign ap_return_20 = p_out_11_valid_writ_fu_1026_p18;

assign ap_return_21 = p_out_12_sample_M_s_fu_1047_p18;

assign ap_return_22 = p_out_12_sample_M_3_fu_1068_p18;

assign ap_return_23 = p_out_12_valid_writ_fu_1089_p18;

assign ap_return_24 = p_out_13_sample_M_s_fu_1110_p18;

assign ap_return_25 = p_out_13_sample_M_3_fu_1131_p18;

assign ap_return_26 = p_out_13_valid_writ_fu_1152_p18;

assign ap_return_27 = p_out_14_sample_M_s_fu_1186_p18;

assign ap_return_28 = p_out_14_sample_M_3_fu_1207_p18;

assign ap_return_29 = p_out_14_valid_writ_fu_1228_p18;

assign ap_return_3 = p_out_6_sample_M_r_fu_669_p18;

assign ap_return_30 = p_out_15_sample_M_s_fu_1253_p18;

assign ap_return_31 = p_out_15_sample_M_3_fu_1275_p18;

assign ap_return_32 = p_out_15_valid_writ_fu_1297_p18;

assign ap_return_4 = p_out_6_sample_M_i_fu_690_p18;

assign ap_return_5 = p_out_6_valid_write_fu_711_p18;

assign ap_return_6 = p_out_7_sample_M_r_fu_732_p18;

assign ap_return_7 = p_out_7_sample_M_i_fu_753_p18;

assign ap_return_8 = p_out_7_valid_write_fu_774_p18;

assign ap_return_9 = p_out_8_sample_M_r_fu_795_p18;

assign trunc_ln302_13_fu_479_p1 = control_delayline_Ar_31_q0[3:0];

assign trunc_ln302_14_fu_497_p1 = control_delayline_Ar_7_q0[3:0];

assign trunc_ln302_15_fu_514_p1 = control_delayline_Ar_11_q0[3:0];

assign trunc_ln302_16_fu_532_p1 = control_delayline_Ar_13_q0[3:0];

assign trunc_ln302_17_fu_549_p1 = control_delayline_Ar_56_q0[3:0];

assign trunc_ln302_18_fu_567_p1 = control_delayline_Ar_68_q0[3:0];

assign trunc_ln302_19_fu_584_p1 = control_delayline_Ar_19_q0[3:0];

assign trunc_ln302_20_fu_602_p1 = control_delayline_Ar_61_q0[3:0];

assign trunc_ln302_21_fu_1249_p1 = control_delayline_Ar_84_q0[3:0];

assign trunc_ln302_fu_462_p1 = control_delayline_Ar_29_q0[3:0];

assign zext_ln66_13_fu_466_p1 = trunc_ln302_reg_2244;

assign zext_ln66_14_fu_483_p1 = trunc_ln302_13_fu_479_p1;

assign zext_ln66_15_fu_501_p1 = trunc_ln302_14_reg_2259;

assign zext_ln66_16_fu_518_p1 = trunc_ln302_15_fu_514_p1;

assign zext_ln66_17_fu_536_p1 = trunc_ln302_16_reg_2274;

assign zext_ln66_18_fu_553_p1 = trunc_ln302_17_fu_549_p1;

assign zext_ln66_19_fu_571_p1 = trunc_ln302_18_reg_2289;

assign zext_ln66_20_fu_588_p1 = trunc_ln302_19_fu_584_p1;

assign zext_ln66_21_fu_1173_p1 = trunc_ln302_20_reg_2304;

assign zext_ln66_fu_448_p1 = control_bits_V_95;

endmodule //genChain_5
