{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553949324018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553949324029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 13:35:23 2019 " "Processing started: Sat Mar 30 13:35:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553949324029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1553949324029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Botassium -c Botassium " "Command: quartus_sta Botassium -c Botassium" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1553949324029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1553949324307 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_Button 23 " "Ignored 23 assignments for entity \"INGI2315_lab2_sopc_Button\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_LEDs 22 " "Ignored 22 assignments for entity \"INGI2315_lab2_sopc_LEDs\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_cpu 149 " "Ignored 149 assignments for entity \"INGI2315_lab2_sopc_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_cpu_cpu 179 " "Ignored 179 assignments for entity \"INGI2315_lab2_sopc_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_irq_mapper 14 " "Ignored 14 assignments for entity \"INGI2315_lab2_sopc_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_jtag_uart_0 24 " "Ignored 24 assignments for entity \"INGI2315_lab2_sopc_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324603 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "INGI2315_lab2_sopc_onchip_mem 36 " "Ignored 36 assignments for entity \"INGI2315_lab2_sopc_onchip_mem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1553949324604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1553949325096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1553949325097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949325171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949325171 ""}
{ "Info" "ISTA_SDC_FOUND" "INGI2315_lab2_sopc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'INGI2315_lab2_sopc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1553949325458 ""}
{ "Info" "ISTA_SDC_FOUND" "INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc " "Reading SDC File: 'INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1553949325463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 46 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(46): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325465 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 46 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(46): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949325467 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 47 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(47): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 47 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(47): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[33\]\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949325468 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 48 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(48): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 48 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(48): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[0\]\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949325470 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 49 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(49): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 49 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(49): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr\[34\]\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949325471 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325472 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 50 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem:the_INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(50): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem:the_INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*\]" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949325473 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 51 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(51): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325475 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 51 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(51): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*    -to *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sr*    -to *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949325476 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325478 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 52 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(52): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper\|INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk:the_INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$INGI2315_lab2_sopc_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949325479 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "INGI2315_lab2_sopc_cpu_cpu.sdc 53 *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at INGI2315_lab2_sopc_cpu_cpu.sdc(53): *INGI2315_lab2_sopc_cpu_cpu:*\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci\|INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug:the_INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$INGI2315_lab2_sopc_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1553949325482 ""}  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325482 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path INGI2315_lab2_sopc_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at INGI2315_lab2_sopc_cpu_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" "" { Text "H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1553949325482 ""}
{ "Info" "ISTA_SDC_FOUND" "Botassium.sdc " "Reading SDC File: 'Botassium.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1553949325485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1553949325486 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu.sdc " "Synopsys Design Constraints File file not found: 'h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1553949325489 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1553949325489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553949325493 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1553949325494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1553949325508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.229 " "Worst-case setup slack is 16.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.229               0.000 CLOCK_50  " "   16.229               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949325529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949325533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553949325536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553949325540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.596 " "Worst-case minimum pulse width slack is 9.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.596               0.000 CLOCK_50  " "    9.596               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949325542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949325542 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553949325576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1553949325607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1553949326148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553949326193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.602 " "Worst-case setup slack is 16.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.602               0.000 CLOCK_50  " "   16.602               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949326204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_50  " "    0.311               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949326209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553949326213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553949326217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.597 " "Worst-case minimum pulse width slack is 9.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.597               0.000 CLOCK_50  " "    9.597               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949326221 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1553949326256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1553949326363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.825 " "Worst-case setup slack is 17.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.825               0.000 CLOCK_50  " "   17.825               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949326368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 CLOCK_50  " "    0.185               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949326374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553949326379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1553949326384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.274 " "Worst-case minimum pulse width slack is 9.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 CLOCK_50  " "    9.274               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1553949326388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1553949326388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553949327111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1553949327112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 62 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553949327212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 13:35:27 2019 " "Processing ended: Sat Mar 30 13:35:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553949327212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553949327212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553949327212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1553949327212 ""}
