{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661136858551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661136858551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 21:54:18 2022 " "Processing started: Sun Aug 21 21:54:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661136858551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136858551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORE-RISC-V -c CORE-RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORE-RISC-V -c CORE-RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136858552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661136858759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MCU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MCU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCU " "Found entity 1: MCU" {  } { { "../rtl/MCU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MCU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/IDU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/IDU.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDU " "Found entity 1: IDU" {  } { { "../rtl/IDU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/IDU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/LSU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/LSU.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "../rtl/LSU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/LSU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_FILE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_FILE.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "../rtl/REG_FILE.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_FILE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865515 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \";\" ALU.v(108) " "Verilog HDL syntax error at ALU.v(108) near text: \"\[\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/ALU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ALU.v" 108 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1661136865515 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" ALU.v(118) " "Verilog HDL syntax error at ALU.v(118) near text: \")\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/ALU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ALU.v" 118 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1661136865516 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALU ALU.v(22) " "Ignored design unit \"ALU\" at ALU.v(22) due to previous errors" {  } { { "../rtl/ALU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ALU.v" 22 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1661136865516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ALU.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ALU.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_POS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_POS.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_POS " "Found entity 1: REG_POS" {  } { { "../rtl/REG_POS.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_POS.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/DEMUX_1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/DEMUX_1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1_32 " "Found entity 1: DEMUX_1_32" {  } { { "../rtl/DEMUX_1_32.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/DEMUX_1_32.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_32_1 " "Found entity 1: MUX_32_1" {  } { { "../rtl/MUX_32_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_32_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_NEG " "Found entity 1: REG_NEG" {  } { { "../rtl/REG_NEG.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/REG_NEG.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/IMM_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/IMM_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMM_GEN " "Found entity 1: IMM_GEN" {  } { { "../rtl/IMM_GEN.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/IMM_GEN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/BRU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/BRU.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRU " "Found entity 1: BRU" {  } { { "../rtl/BRU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/BRU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ACU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ACU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACU " "Found entity 1: ACU" {  } { { "../rtl/ACU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ACU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/JCU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/JCU.v" { { "Info" "ISGN_ENTITY_NAME" "1 JCU " "Found entity 1: JCU" {  } { { "../rtl/JCU.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/JCU.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "../rtl/MUX_2_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_2_1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "../rtl/MUX_4_1.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/MUX_4_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/CORE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/CORE.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORE " "Found entity 1: CORE" {  } { { "../rtl/CORE.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/CORE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "../rtl/ADDER.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/ADDER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/AXI_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/AXI_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_RAM " "Found entity 1: AXI_RAM" {  } { { "../rtl/AXI_RAM.v" "" { Text "/home/krisv/Documentos/maestria/Arquitectura/coffeebrain/risc-v-core/rtl/AXI_RAM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661136865523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865523 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661136865555 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 21 21:54:25 2022 " "Processing ended: Sun Aug 21 21:54:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661136865555 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661136865555 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661136865555 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661136865555 ""}
