#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jan 18 19:18:46 2018
# Process ID: 20983
# Current directory: /home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.srcs/constrs_1/imports/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1397.543 ; gain = 67.031 ; free physical = 8453 ; free virtual = 31372
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1e4c76413

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e4c76413

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1817.973 ; gain = 0.000 ; free physical = 8106 ; free virtual = 31025

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 3 cells.
Phase 2 Constant Propagation | Checksum: bd7e57ef

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1817.973 ; gain = 0.000 ; free physical = 8106 ; free virtual = 31025

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 134 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1be9c7358

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1817.973 ; gain = 0.000 ; free physical = 8106 ; free virtual = 31024

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1817.973 ; gain = 0.000 ; free physical = 8106 ; free virtual = 31024
Ending Logic Optimization Task | Checksum: 1be9c7358

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1817.973 ; gain = 0.000 ; free physical = 8106 ; free virtual = 31024

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1be9c7358

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1817.973 ; gain = 0.000 ; free physical = 8106 ; free virtual = 31024
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1817.973 ; gain = 487.461 ; free physical = 8106 ; free virtual = 31024
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1849.988 ; gain = 0.000 ; free physical = 8104 ; free virtual = 31024
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1882.004 ; gain = 0.000 ; free physical = 8046 ; free virtual = 30966
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1882.004 ; gain = 0.000 ; free physical = 8046 ; free virtual = 30966

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 91acc988

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1882.004 ; gain = 0.000 ; free physical = 8046 ; free virtual = 30966

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1882.004 ; gain = 0.000 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.5 IOBufferPlacementChecker

Phase 1.1.1.3 IOLockPlacementChecker

Phase 1.1.1.6 ClockRegionPlacementChecker
Phase 1.1.1.3 IOLockPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.7 CheckerForMandatoryPrePlacedCells

Phase 1.1.1.4 DSPChecker
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.8 DisallowedInsts
Phase 1.1.1.7 CheckerForMandatoryPrePlacedCells | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.9 CascadeElementConstraintsChecker
Phase 1.1.1.4 DSPChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.10 V7IOVoltageChecker
Phase 1.1.1.10 V7IOVoltageChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.11 OverlappingPBlocksChecker
Phase 1.1.1.8 DisallowedInsts | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.12 Laguna PBlock Checker
Phase 1.1.1.9 CascadeElementConstraintsChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.13 HdioRelatedChecker
Phase 1.1.1.11 OverlappingPBlocksChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965
Phase 1.1.1.12 Laguna PBlock Checker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.6 ClockRegionPlacementChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.13 HdioRelatedChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8045 ; free virtual = 30965
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8044 ; free virtual = 30965
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8036 ; free virtual = 30957
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8036 ; free virtual = 30957

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 91acc988

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8036 ; free virtual = 30957

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 8d124e79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8036 ; free virtual = 30957
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 8d124e79

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8036 ; free virtual = 30957
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eec57c33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8036 ; free virtual = 30957

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1678e5e24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8030 ; free virtual = 30950

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1678e5e24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.012 ; gain = 16.008 ; free physical = 8007 ; free virtual = 30927
Phase 1.2.1 Place Init Design | Checksum: 12de3f3ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1921.031 ; gain = 39.027 ; free physical = 7986 ; free virtual = 30906
Phase 1.2 Build Placer Netlist Model | Checksum: 12de3f3ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1921.031 ; gain = 39.027 ; free physical = 7986 ; free virtual = 30906

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12de3f3ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1921.031 ; gain = 39.027 ; free physical = 7986 ; free virtual = 30906
Phase 1 Placer Initialization | Checksum: 12de3f3ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1921.031 ; gain = 39.027 ; free physical = 7984 ; free virtual = 30904

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b2f52082

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7970 ; free virtual = 30890

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2f52082

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7970 ; free virtual = 30890

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16ddc29cd

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7969 ; free virtual = 30890

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16bba1425

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7969 ; free virtual = 30890

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 16bba1425

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7969 ; free virtual = 30890

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16d6b01ef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7969 ; free virtual = 30889

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16d6b01ef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7969 ; free virtual = 30889

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 12032305f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7994 ; free virtual = 30914

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 207666f34

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7992 ; free virtual = 30912

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 207666f34

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7992 ; free virtual = 30912

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 207666f34

Time (s): cpu = 00:00:46 ; elapsed = 00:00:20 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7992 ; free virtual = 30912
Phase 3 Detail Placement | Checksum: 207666f34

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7992 ; free virtual = 30912

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 18a345b76

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.671. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 120d8b615

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904
Phase 4.1 Post Commit Optimization | Checksum: 120d8b615

Time (s): cpu = 00:00:52 ; elapsed = 00:00:22 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 120d8b615

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 120d8b615

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 120d8b615

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 120d8b615

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1cb860705

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cb860705

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904
Ending Placer Task | Checksum: 1b4c15e94

Time (s): cpu = 00:00:52 ; elapsed = 00:00:23 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 1977.059 ; gain = 95.055 ; free physical = 7984 ; free virtual = 30904
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1977.059 ; gain = 0.000 ; free physical = 7971 ; free virtual = 30904
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1977.059 ; gain = 0.000 ; free physical = 7978 ; free virtual = 30901
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1977.059 ; gain = 0.000 ; free physical = 7977 ; free virtual = 30900
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1977.059 ; gain = 0.000 ; free physical = 7978 ; free virtual = 30901
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cd03aedb ConstDB: 0 ShapeSum: e7bdafb9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b183eae5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2079.047 ; gain = 101.668 ; free physical = 6223 ; free virtual = 29146

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b183eae5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2079.047 ; gain = 101.668 ; free physical = 6220 ; free virtual = 29144

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b183eae5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2079.047 ; gain = 101.668 ; free physical = 6191 ; free virtual = 29114

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b183eae5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2079.047 ; gain = 101.668 ; free physical = 6191 ; free virtual = 29114
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 121f86586

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 6157 ; free virtual = 29080
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.692  | TNS=0.000  | WHS=-0.174 | THS=-123.319|

Phase 2 Router Initialization | Checksum: 9dad0272

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 6157 ; free virtual = 29080

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16a8cc0d5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 6128 ; free virtual = 29051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7567
 Number of Nodes with overlaps = 2290
 Number of Nodes with overlaps = 861
 Number of Nodes with overlaps = 414
 Number of Nodes with overlaps = 212
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 145f3c505

Time (s): cpu = 00:16:48 ; elapsed = 00:03:55 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7287 ; free virtual = 30216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.854  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18850f1b4

Time (s): cpu = 00:16:48 ; elapsed = 00:03:55 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7287 ; free virtual = 30216
Phase 4 Rip-up And Reroute | Checksum: 18850f1b4

Time (s): cpu = 00:16:48 ; elapsed = 00:03:55 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7287 ; free virtual = 30216

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1762af185

Time (s): cpu = 00:16:49 ; elapsed = 00:03:55 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7287 ; free virtual = 30216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.930  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1762af185

Time (s): cpu = 00:16:49 ; elapsed = 00:03:55 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7287 ; free virtual = 30216

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1762af185

Time (s): cpu = 00:16:50 ; elapsed = 00:03:55 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7287 ; free virtual = 30216
Phase 5 Delay and Skew Optimization | Checksum: 1762af185

Time (s): cpu = 00:16:50 ; elapsed = 00:03:55 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7287 ; free virtual = 30216

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20f1c1680

Time (s): cpu = 00:16:51 ; elapsed = 00:03:56 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7287 ; free virtual = 30216
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.930  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20f1c1680

Time (s): cpu = 00:16:51 ; elapsed = 00:03:56 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7286 ; free virtual = 30215
Phase 6 Post Hold Fix | Checksum: 20f1c1680

Time (s): cpu = 00:16:51 ; elapsed = 00:03:56 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7278 ; free virtual = 30207

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.03791 %
  Global Horizontal Routing Utilization  = 10.1314 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a0ab03bb

Time (s): cpu = 00:16:51 ; elapsed = 00:03:56 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7271 ; free virtual = 30200

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a0ab03bb

Time (s): cpu = 00:16:51 ; elapsed = 00:03:56 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7268 ; free virtual = 30198

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ec1842d4

Time (s): cpu = 00:16:52 ; elapsed = 00:03:57 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7267 ; free virtual = 30197

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.930  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ec1842d4

Time (s): cpu = 00:16:52 ; elapsed = 00:03:57 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7267 ; free virtual = 30197
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:53 ; elapsed = 00:03:57 . Memory (MB): peak = 2096.301 ; gain = 118.922 ; free physical = 7267 ; free virtual = 30197

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:54 ; elapsed = 00:03:58 . Memory (MB): peak = 2096.301 ; gain = 119.242 ; free physical = 7267 ; free virtual = 30197
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2127.176 ; gain = 0.000 ; free physical = 7250 ; free virtual = 30197
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/sha3_low_throughput_dt/sha3_low_throughput_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 19:23:40 2018...
