;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @0, 10
	JMN -1, @-20
	SUB @0, @2
	SPL @36, <40
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	JMZ 300, 90
	JMZ 300, 90
	DJN 300, 90
	SUB @121, 103
	DJN -1, @-20
	SUB 836, 19
	JMP <80, 10
	SUB #12, @10
	SUB #0, 20
	SUB 12, @10
	SUB @80, 10
	SUB -7, <-120
	MOV @-127, 100
	CMP 0, -4
	JMZ 300, 90
	CMP 0, -4
	SUB #0, -4
	SPL <121, 100
	SPL 0, <402
	SUB @121, 106
	SUB @127, 106
	CMP #0, <620
	SUB 883, -1
	ADD 210, 60
	SPL 0, <402
	JMN 0, -4
	JMN 0, -4
	JMZ 363, 190
	SUB @121, 106
	ADD @800, 106
	SUB 836, 19
	ADD @800, 106
	JMZ 300, 90
	SUB #12, @10
	ADD 270, 660
	MOV -1, <-20
	MOV -1, <-20
	JMP 0, <2
	ADD @800, 106
