circuit Top : @[:@2.0]
  module InstructionTypeDecode : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_opcode : UInt<7> @[:@6.4]
    output io_R_Format : UInt<1> @[:@6.4]
    output io_Load : UInt<1> @[:@6.4]
    output io_Store : UInt<1> @[:@6.4]
    output io_Branch : UInt<1> @[:@6.4]
    output io_I_Type : UInt<1> @[:@6.4]
    output io_JALR : UInt<1> @[:@6.4]
    output io_JAL : UInt<1> @[:@6.4]
    output io_LUI : UInt<1> @[:@6.4]
  
    node _T_32 = eq(io_opcode, UInt<6>("h33")) @[InstructionTypeDecode.scala 25:24:@16.4]
    node _T_35 = eq(io_opcode, UInt<2>("h3")) @[InstructionTypeDecode.scala 27:31:@21.6]
    node _T_38 = eq(io_opcode, UInt<6>("h23")) @[InstructionTypeDecode.scala 29:31:@26.8]
    node _T_41 = eq(io_opcode, UInt<7>("h63")) @[InstructionTypeDecode.scala 31:31:@31.10]
    node _T_44 = eq(io_opcode, UInt<5>("h13")) @[InstructionTypeDecode.scala 33:31:@36.12]
    node _T_47 = eq(io_opcode, UInt<7>("h67")) @[InstructionTypeDecode.scala 35:31:@41.14]
    node _T_50 = eq(io_opcode, UInt<7>("h6f")) @[InstructionTypeDecode.scala 37:31:@46.16]
    node _T_53 = eq(io_opcode, UInt<6>("h37")) @[InstructionTypeDecode.scala 39:31:@51.18]
    node _GEN_0 = mux(_T_53, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 39:48:@52.18]
    node _GEN_1 = mux(_T_50, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 37:48:@47.16]
    node _GEN_2 = mux(_T_50, UInt<1>("h0"), _GEN_0) @[InstructionTypeDecode.scala 37:48:@47.16]
    node _GEN_3 = mux(_T_47, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 35:48:@42.14]
    node _GEN_4 = mux(_T_47, UInt<1>("h0"), _GEN_1) @[InstructionTypeDecode.scala 35:48:@42.14]
    node _GEN_5 = mux(_T_47, UInt<1>("h0"), _GEN_2) @[InstructionTypeDecode.scala 35:48:@42.14]
    node _GEN_6 = mux(_T_44, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 33:48:@37.12]
    node _GEN_7 = mux(_T_44, UInt<1>("h0"), _GEN_3) @[InstructionTypeDecode.scala 33:48:@37.12]
    node _GEN_8 = mux(_T_44, UInt<1>("h0"), _GEN_4) @[InstructionTypeDecode.scala 33:48:@37.12]
    node _GEN_9 = mux(_T_44, UInt<1>("h0"), _GEN_5) @[InstructionTypeDecode.scala 33:48:@37.12]
    node _GEN_10 = mux(_T_41, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_11 = mux(_T_41, UInt<1>("h0"), _GEN_6) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_12 = mux(_T_41, UInt<1>("h0"), _GEN_7) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_13 = mux(_T_41, UInt<1>("h0"), _GEN_8) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_14 = mux(_T_41, UInt<1>("h0"), _GEN_9) @[InstructionTypeDecode.scala 31:48:@32.10]
    node _GEN_15 = mux(_T_38, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_16 = mux(_T_38, UInt<1>("h0"), _GEN_10) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_17 = mux(_T_38, UInt<1>("h0"), _GEN_11) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_18 = mux(_T_38, UInt<1>("h0"), _GEN_12) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_19 = mux(_T_38, UInt<1>("h0"), _GEN_13) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_20 = mux(_T_38, UInt<1>("h0"), _GEN_14) @[InstructionTypeDecode.scala 29:48:@27.8]
    node _GEN_21 = mux(_T_35, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_22 = mux(_T_35, UInt<1>("h0"), _GEN_15) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_23 = mux(_T_35, UInt<1>("h0"), _GEN_16) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_24 = mux(_T_35, UInt<1>("h0"), _GEN_17) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_25 = mux(_T_35, UInt<1>("h0"), _GEN_18) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_26 = mux(_T_35, UInt<1>("h0"), _GEN_19) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_27 = mux(_T_35, UInt<1>("h0"), _GEN_20) @[InstructionTypeDecode.scala 27:48:@22.6]
    node _GEN_28 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_29 = mux(_T_32, UInt<1>("h0"), _GEN_21) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_30 = mux(_T_32, UInt<1>("h0"), _GEN_22) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_31 = mux(_T_32, UInt<1>("h0"), _GEN_23) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_32 = mux(_T_32, UInt<1>("h0"), _GEN_24) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_33 = mux(_T_32, UInt<1>("h0"), _GEN_25) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_34 = mux(_T_32, UInt<1>("h0"), _GEN_26) @[InstructionTypeDecode.scala 25:41:@17.4]
    node _GEN_35 = mux(_T_32, UInt<1>("h0"), _GEN_27) @[InstructionTypeDecode.scala 25:41:@17.4]
    io_R_Format <= _GEN_28 @[InstructionTypeDecode.scala 16:28:@8.4 InstructionTypeDecode.scala 26:28:@18.6]
    io_Load <= _GEN_29 @[InstructionTypeDecode.scala 17:24:@9.4 InstructionTypeDecode.scala 28:24:@23.8]
    io_Store <= _GEN_30 @[InstructionTypeDecode.scala 18:25:@10.4 InstructionTypeDecode.scala 30:25:@28.10]
    io_Branch <= _GEN_31 @[InstructionTypeDecode.scala 19:26:@11.4 InstructionTypeDecode.scala 32:26:@33.12]
    io_I_Type <= _GEN_32 @[InstructionTypeDecode.scala 20:26:@12.4 InstructionTypeDecode.scala 34:26:@38.14]
    io_JALR <= _GEN_33 @[InstructionTypeDecode.scala 21:24:@13.4 InstructionTypeDecode.scala 36:24:@43.16]
    io_JAL <= _GEN_34 @[InstructionTypeDecode.scala 22:23:@14.4 InstructionTypeDecode.scala 38:23:@48.18]
    io_LUI <= _GEN_35 @[InstructionTypeDecode.scala 23:23:@15.4 InstructionTypeDecode.scala 40:23:@53.20]

  module control_decode : @[:@56.2]
    input clock : Clock @[:@57.4]
    input reset : UInt<1> @[:@58.4]
    input io_R_Format : UInt<1> @[:@59.4]
    input io_Load : UInt<1> @[:@59.4]
    input io_Store : UInt<1> @[:@59.4]
    input io_Branch : UInt<1> @[:@59.4]
    input io_I_Type : UInt<1> @[:@59.4]
    input io_JALR : UInt<1> @[:@59.4]
    input io_JAL : UInt<1> @[:@59.4]
    input io_LUI : UInt<1> @[:@59.4]
    output io_MemWrite : UInt<1> @[:@59.4]
    output io_Branch2 : UInt<1> @[:@59.4]
    output io_MemRead : UInt<1> @[:@59.4]
    output io_RegWrite : UInt<1> @[:@59.4]
    output io_MemtoReg : UInt<1> @[:@59.4]
    output io_ALUoperation : UInt<3> @[:@59.4]
    output io_operand_A_sel : UInt<2> @[:@59.4]
    output io_operand_B_sel : UInt<1> @[:@59.4]
    output io_extend_sel : UInt<2> @[:@59.4]
    output io_next_PC_sel : UInt<2> @[:@59.4]
  
    node _T_53 = eq(io_R_Format, UInt<1>("h1")) @[control_decode.scala 39:34:@72.4]
    node _T_56 = eq(io_Load, UInt<1>("h1")) @[control_decode.scala 41:29:@77.6]
    node _T_63 = eq(io_Store, UInt<1>("h1")) @[control_decode.scala 48:29:@86.8]
    node _T_69 = eq(io_Branch, UInt<1>("h1")) @[control_decode.scala 54:31:@94.10]
    node _T_74 = eq(io_I_Type, UInt<1>("h1")) @[control_decode.scala 59:31:@101.12]
    node _T_79 = eq(io_JALR, UInt<1>("h1")) @[control_decode.scala 65:29:@108.14]
    node _T_85 = eq(io_JAL, UInt<1>("h1")) @[control_decode.scala 71:27:@116.16]
    node _T_91 = eq(io_LUI, UInt<1>("h1")) @[control_decode.scala 77:28:@124.18]
    node _GEN_0 = mux(_T_91, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 77:36:@125.18]
    node _GEN_1 = mux(_T_91, UInt<3>("h6"), UInt<1>("h0")) @[control_decode.scala 77:36:@125.18]
    node _GEN_2 = mux(_T_91, UInt<2>("h3"), UInt<1>("h0")) @[control_decode.scala 77:36:@125.18]
    node _GEN_3 = mux(_T_85, UInt<1>("h1"), _GEN_0) @[control_decode.scala 71:35:@117.16]
    node _GEN_4 = mux(_T_85, UInt<2>("h3"), _GEN_1) @[control_decode.scala 71:35:@117.16]
    node _GEN_5 = mux(_T_85, UInt<2>("h2"), _GEN_2) @[control_decode.scala 71:35:@117.16]
    node _GEN_6 = mux(_T_85, UInt<2>("h2"), UInt<1>("h0")) @[control_decode.scala 71:35:@117.16]
    node _GEN_7 = mux(_T_85, UInt<1>("h0"), _GEN_0) @[control_decode.scala 71:35:@117.16]
    node _GEN_8 = mux(_T_79, UInt<1>("h1"), _GEN_3) @[control_decode.scala 65:37:@109.14]
    node _GEN_9 = mux(_T_79, UInt<2>("h3"), _GEN_4) @[control_decode.scala 65:37:@109.14]
    node _GEN_10 = mux(_T_79, UInt<2>("h2"), _GEN_5) @[control_decode.scala 65:37:@109.14]
    node _GEN_11 = mux(_T_79, UInt<2>("h3"), _GEN_6) @[control_decode.scala 65:37:@109.14]
    node _GEN_12 = mux(_T_79, UInt<1>("h0"), _GEN_7) @[control_decode.scala 65:37:@109.14]
    node _GEN_13 = mux(_T_74, UInt<1>("h1"), _GEN_8) @[control_decode.scala 59:39:@102.12]
    node _GEN_14 = mux(_T_74, UInt<1>("h1"), _GEN_9) @[control_decode.scala 59:39:@102.12]
    node _GEN_15 = mux(_T_74, UInt<1>("h1"), _GEN_12) @[control_decode.scala 59:39:@102.12]
    node _GEN_16 = mux(_T_74, UInt<1>("h0"), _GEN_10) @[control_decode.scala 59:39:@102.12]
    node _GEN_17 = mux(_T_74, UInt<1>("h0"), _GEN_11) @[control_decode.scala 59:39:@102.12]
    node _GEN_18 = mux(_T_74, UInt<1>("h0"), _GEN_12) @[control_decode.scala 59:39:@102.12]
    node _GEN_19 = mux(_T_69, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 54:39:@95.10]
    node _GEN_20 = mux(_T_69, UInt<2>("h2"), _GEN_14) @[control_decode.scala 54:39:@95.10]
    node _GEN_21 = mux(_T_69, UInt<1>("h1"), _GEN_17) @[control_decode.scala 54:39:@95.10]
    node _GEN_22 = mux(_T_69, UInt<1>("h0"), _GEN_13) @[control_decode.scala 54:39:@95.10]
    node _GEN_23 = mux(_T_69, UInt<1>("h0"), _GEN_15) @[control_decode.scala 54:39:@95.10]
    node _GEN_24 = mux(_T_69, UInt<1>("h0"), _GEN_16) @[control_decode.scala 54:39:@95.10]
    node _GEN_25 = mux(_T_69, UInt<1>("h0"), _GEN_18) @[control_decode.scala 54:39:@95.10]
    node _GEN_26 = mux(_T_63, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 48:37:@87.8]
    node _GEN_27 = mux(_T_63, UInt<3>("h5"), _GEN_20) @[control_decode.scala 48:37:@87.8]
    node _GEN_28 = mux(_T_63, UInt<1>("h1"), _GEN_23) @[control_decode.scala 48:37:@87.8]
    node _GEN_29 = mux(_T_63, UInt<2>("h2"), _GEN_25) @[control_decode.scala 48:37:@87.8]
    node _GEN_30 = mux(_T_63, UInt<1>("h0"), _GEN_19) @[control_decode.scala 48:37:@87.8]
    node _GEN_31 = mux(_T_63, UInt<1>("h0"), _GEN_21) @[control_decode.scala 48:37:@87.8]
    node _GEN_32 = mux(_T_63, UInt<1>("h0"), _GEN_22) @[control_decode.scala 48:37:@87.8]
    node _GEN_33 = mux(_T_63, UInt<1>("h0"), _GEN_24) @[control_decode.scala 48:37:@87.8]
    node _GEN_34 = mux(_T_56, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 41:37:@78.6]
    node _GEN_35 = mux(_T_56, UInt<1>("h1"), _GEN_32) @[control_decode.scala 41:37:@78.6]
    node _GEN_36 = mux(_T_56, UInt<1>("h1"), _GEN_28) @[control_decode.scala 41:37:@78.6]
    node _GEN_37 = mux(_T_56, UInt<3>("h4"), _GEN_27) @[control_decode.scala 41:37:@78.6]
    node _GEN_38 = mux(_T_56, UInt<1>("h0"), _GEN_26) @[control_decode.scala 41:37:@78.6]
    node _GEN_39 = mux(_T_56, UInt<1>("h0"), _GEN_29) @[control_decode.scala 41:37:@78.6]
    node _GEN_40 = mux(_T_56, UInt<1>("h0"), _GEN_30) @[control_decode.scala 41:37:@78.6]
    node _GEN_41 = mux(_T_56, UInt<1>("h0"), _GEN_31) @[control_decode.scala 41:37:@78.6]
    node _GEN_42 = mux(_T_56, UInt<1>("h0"), _GEN_33) @[control_decode.scala 41:37:@78.6]
    node _GEN_43 = mux(_T_53, UInt<1>("h1"), _GEN_35) @[control_decode.scala 39:42:@73.4]
    node _GEN_44 = mux(_T_53, UInt<1>("h0"), _GEN_34) @[control_decode.scala 39:42:@73.4]
    node _GEN_45 = mux(_T_53, UInt<1>("h0"), _GEN_36) @[control_decode.scala 39:42:@73.4]
    node _GEN_46 = mux(_T_53, UInt<1>("h0"), _GEN_37) @[control_decode.scala 39:42:@73.4]
    node _GEN_47 = mux(_T_53, UInt<1>("h0"), _GEN_38) @[control_decode.scala 39:42:@73.4]
    node _GEN_48 = mux(_T_53, UInt<1>("h0"), _GEN_39) @[control_decode.scala 39:42:@73.4]
    node _GEN_49 = mux(_T_53, UInt<1>("h0"), _GEN_40) @[control_decode.scala 39:42:@73.4]
    node _GEN_50 = mux(_T_53, UInt<1>("h0"), _GEN_41) @[control_decode.scala 39:42:@73.4]
    node _GEN_51 = mux(_T_53, UInt<1>("h0"), _GEN_42) @[control_decode.scala 39:42:@73.4]
    io_MemWrite <= _GEN_47 @[control_decode.scala 27:28:@61.4 control_decode.scala 28:28:@62.4 control_decode.scala 49:28:@88.10]
    io_Branch2 <= _GEN_49 @[control_decode.scala 29:27:@63.4 control_decode.scala 55:27:@96.12]
    io_MemRead <= _GEN_44 @[control_decode.scala 30:27:@64.4 control_decode.scala 42:27:@79.8]
    io_RegWrite <= _GEN_43 @[control_decode.scala 31:28:@65.4 control_decode.scala 40:36:@74.6 control_decode.scala 44:28:@81.8 control_decode.scala 60:28:@103.14 control_decode.scala 66:28:@110.16 control_decode.scala 72:28:@118.18 control_decode.scala 78:28:@126.20]
    io_MemtoReg <= _GEN_44 @[control_decode.scala 32:28:@66.4 control_decode.scala 43:28:@80.8]
    io_ALUoperation <= _GEN_46 @[control_decode.scala 33:32:@67.4 control_decode.scala 46:32:@83.8 control_decode.scala 50:32:@89.10 control_decode.scala 56:32:@97.12 control_decode.scala 61:32:@104.14 control_decode.scala 67:32:@111.16 control_decode.scala 73:32:@119.18 control_decode.scala 79:32:@127.20]
    io_operand_A_sel <= _GEN_51 @[control_decode.scala 34:33:@68.4 control_decode.scala 68:33:@112.16 control_decode.scala 74:33:@120.18 control_decode.scala 80:33:@128.20]
    io_operand_B_sel <= _GEN_45 @[control_decode.scala 35:33:@69.4 control_decode.scala 45:33:@82.8 control_decode.scala 51:33:@90.10 control_decode.scala 62:33:@105.14 control_decode.scala 81:33:@129.20]
    io_extend_sel <= _GEN_48 @[control_decode.scala 36:30:@70.4 control_decode.scala 52:30:@91.10 control_decode.scala 82:30:@130.20]
    io_next_PC_sel <= _GEN_50 @[control_decode.scala 37:31:@71.4 control_decode.scala 57:31:@98.12 control_decode.scala 69:31:@113.16 control_decode.scala 75:31:@121.18]

  module control : @[:@133.2]
    input clock : Clock @[:@134.4]
    input reset : UInt<1> @[:@135.4]
    input io_opcode : UInt<7> @[:@136.4]
    output io_MemoryWrite : UInt<1> @[:@136.4]
    output io_Branch2 : UInt<1> @[:@136.4]
    output io_MemRead : UInt<1> @[:@136.4]
    output io_RegWrite : UInt<1> @[:@136.4]
    output io_MemtoReg : UInt<1> @[:@136.4]
    output io_ALUoperation : UInt<3> @[:@136.4]
    output io_operand_A_sel : UInt<2> @[:@136.4]
    output io_operand_B_sel : UInt<1> @[:@136.4]
    output io_extend_sel : UInt<2> @[:@136.4]
    output io_next_PC_sel : UInt<2> @[:@136.4]
  
    inst InstDecode of InstructionTypeDecode @[control.scala 31:40:@148.4]
    inst CtrlDecode of control_decode @[control.scala 32:40:@151.4]
    io_MemoryWrite <= CtrlDecode.io_MemWrite @[control.scala 20:31:@138.4 control.scala 43:31:@163.4]
    io_Branch2 <= CtrlDecode.io_Branch2 @[control.scala 21:27:@139.4 control.scala 44:27:@164.4]
    io_MemRead <= CtrlDecode.io_MemRead @[control.scala 22:27:@140.4 control.scala 45:27:@165.4]
    io_RegWrite <= CtrlDecode.io_RegWrite @[control.scala 23:28:@141.4 control.scala 46:28:@166.4]
    io_MemtoReg <= CtrlDecode.io_MemtoReg @[control.scala 24:28:@142.4 control.scala 47:28:@167.4]
    io_ALUoperation <= CtrlDecode.io_ALUoperation @[control.scala 25:32:@143.4 control.scala 48:32:@168.4]
    io_operand_A_sel <= CtrlDecode.io_operand_A_sel @[control.scala 26:33:@144.4 control.scala 49:33:@169.4]
    io_operand_B_sel <= CtrlDecode.io_operand_B_sel @[control.scala 27:33:@145.4 control.scala 50:33:@170.4]
    io_extend_sel <= CtrlDecode.io_extend_sel @[control.scala 28:30:@146.4 control.scala 51:30:@171.4]
    io_next_PC_sel <= CtrlDecode.io_next_PC_sel @[control.scala 29:31:@147.4 control.scala 52:31:@172.4]
    InstDecode.clock <= clock @[:@149.4]
    InstDecode.reset <= reset @[:@150.4]
    InstDecode.io_opcode <= io_opcode @[control.scala 33:37:@154.4]
    CtrlDecode.clock <= clock @[:@152.4]
    CtrlDecode.reset <= reset @[:@153.4]
    CtrlDecode.io_R_Format <= InstDecode.io_R_Format @[control.scala 34:39:@155.4]
    CtrlDecode.io_Load <= InstDecode.io_Load @[control.scala 35:35:@156.4]
    CtrlDecode.io_Store <= InstDecode.io_Store @[control.scala 36:36:@157.4]
    CtrlDecode.io_Branch <= InstDecode.io_Branch @[control.scala 37:37:@158.4]
    CtrlDecode.io_I_Type <= InstDecode.io_I_Type @[control.scala 38:37:@159.4]
    CtrlDecode.io_JALR <= InstDecode.io_JALR @[control.scala 39:35:@160.4]
    CtrlDecode.io_JAL <= InstDecode.io_JAL @[control.scala 40:34:@161.4]
    CtrlDecode.io_LUI <= InstDecode.io_LUI @[control.scala 41:34:@162.4]

  module reg_32 : @[:@174.2]
    input clock : Clock @[:@175.4]
    input reset : UInt<1> @[:@176.4]
    input io_regwrite : UInt<1> @[:@177.4]
    input io_rd_sel : UInt<5> @[:@177.4]
    input io_rs1_sel : UInt<5> @[:@177.4]
    input io_rs2_sel : UInt<5> @[:@177.4]
    input io_WriteData : SInt<32> @[:@177.4]
    output io_rs1 : SInt<32> @[:@177.4]
    output io_rs2 : SInt<32> @[:@177.4]
  
    reg registers_c_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_0) @[reg_32.scala 18:36:@179.4]
    reg registers_c_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_1) @[reg_32.scala 18:36:@179.4]
    reg registers_c_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_2) @[reg_32.scala 18:36:@179.4]
    reg registers_c_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_3) @[reg_32.scala 18:36:@179.4]
    reg registers_c_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_4) @[reg_32.scala 18:36:@179.4]
    reg registers_c_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_5) @[reg_32.scala 18:36:@179.4]
    reg registers_c_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_6) @[reg_32.scala 18:36:@179.4]
    reg registers_c_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_7) @[reg_32.scala 18:36:@179.4]
    reg registers_c_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_8) @[reg_32.scala 18:36:@179.4]
    reg registers_c_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_9) @[reg_32.scala 18:36:@179.4]
    reg registers_c_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_10) @[reg_32.scala 18:36:@179.4]
    reg registers_c_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_11) @[reg_32.scala 18:36:@179.4]
    reg registers_c_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_12) @[reg_32.scala 18:36:@179.4]
    reg registers_c_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_13) @[reg_32.scala 18:36:@179.4]
    reg registers_c_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_14) @[reg_32.scala 18:36:@179.4]
    reg registers_c_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_15) @[reg_32.scala 18:36:@179.4]
    reg registers_c_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_16) @[reg_32.scala 18:36:@179.4]
    reg registers_c_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_17) @[reg_32.scala 18:36:@179.4]
    reg registers_c_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_18) @[reg_32.scala 18:36:@179.4]
    reg registers_c_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_19) @[reg_32.scala 18:36:@179.4]
    reg registers_c_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_20) @[reg_32.scala 18:36:@179.4]
    reg registers_c_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_21) @[reg_32.scala 18:36:@179.4]
    reg registers_c_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_22) @[reg_32.scala 18:36:@179.4]
    reg registers_c_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_23) @[reg_32.scala 18:36:@179.4]
    reg registers_c_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_24) @[reg_32.scala 18:36:@179.4]
    reg registers_c_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_25) @[reg_32.scala 18:36:@179.4]
    reg registers_c_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_26) @[reg_32.scala 18:36:@179.4]
    reg registers_c_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_27) @[reg_32.scala 18:36:@179.4]
    reg registers_c_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_28) @[reg_32.scala 18:36:@179.4]
    reg registers_c_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_29) @[reg_32.scala 18:36:@179.4]
    reg registers_c_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_30) @[reg_32.scala 18:36:@179.4]
    reg registers_c_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_31) @[reg_32.scala 18:36:@179.4]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1_sel), registers_c_0) @[reg_32.scala 20:23:@181.4]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1_sel), registers_c_1, _GEN_0) @[reg_32.scala 20:23:@181.4]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1_sel), registers_c_2, _GEN_1) @[reg_32.scala 20:23:@181.4]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1_sel), registers_c_3, _GEN_2) @[reg_32.scala 20:23:@181.4]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1_sel), registers_c_4, _GEN_3) @[reg_32.scala 20:23:@181.4]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1_sel), registers_c_5, _GEN_4) @[reg_32.scala 20:23:@181.4]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1_sel), registers_c_6, _GEN_5) @[reg_32.scala 20:23:@181.4]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1_sel), registers_c_7, _GEN_6) @[reg_32.scala 20:23:@181.4]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1_sel), registers_c_8, _GEN_7) @[reg_32.scala 20:23:@181.4]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1_sel), registers_c_9, _GEN_8) @[reg_32.scala 20:23:@181.4]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1_sel), registers_c_10, _GEN_9) @[reg_32.scala 20:23:@181.4]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1_sel), registers_c_11, _GEN_10) @[reg_32.scala 20:23:@181.4]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1_sel), registers_c_12, _GEN_11) @[reg_32.scala 20:23:@181.4]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1_sel), registers_c_13, _GEN_12) @[reg_32.scala 20:23:@181.4]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1_sel), registers_c_14, _GEN_13) @[reg_32.scala 20:23:@181.4]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1_sel), registers_c_15, _GEN_14) @[reg_32.scala 20:23:@181.4]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1_sel), registers_c_16, _GEN_15) @[reg_32.scala 20:23:@181.4]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1_sel), registers_c_17, _GEN_16) @[reg_32.scala 20:23:@181.4]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1_sel), registers_c_18, _GEN_17) @[reg_32.scala 20:23:@181.4]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1_sel), registers_c_19, _GEN_18) @[reg_32.scala 20:23:@181.4]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1_sel), registers_c_20, _GEN_19) @[reg_32.scala 20:23:@181.4]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1_sel), registers_c_21, _GEN_20) @[reg_32.scala 20:23:@181.4]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1_sel), registers_c_22, _GEN_21) @[reg_32.scala 20:23:@181.4]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1_sel), registers_c_23, _GEN_22) @[reg_32.scala 20:23:@181.4]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1_sel), registers_c_24, _GEN_23) @[reg_32.scala 20:23:@181.4]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1_sel), registers_c_25, _GEN_24) @[reg_32.scala 20:23:@181.4]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1_sel), registers_c_26, _GEN_25) @[reg_32.scala 20:23:@181.4]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1_sel), registers_c_27, _GEN_26) @[reg_32.scala 20:23:@181.4]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1_sel), registers_c_28, _GEN_27) @[reg_32.scala 20:23:@181.4]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1_sel), registers_c_29, _GEN_28) @[reg_32.scala 20:23:@181.4]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1_sel), registers_c_30, _GEN_29) @[reg_32.scala 20:23:@181.4]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1_sel), registers_c_31, _GEN_30) @[reg_32.scala 20:23:@181.4]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2_sel), registers_c_0) @[reg_32.scala 21:24:@182.4]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2_sel), registers_c_1, _GEN_32) @[reg_32.scala 21:24:@182.4]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2_sel), registers_c_2, _GEN_33) @[reg_32.scala 21:24:@182.4]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2_sel), registers_c_3, _GEN_34) @[reg_32.scala 21:24:@182.4]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2_sel), registers_c_4, _GEN_35) @[reg_32.scala 21:24:@182.4]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2_sel), registers_c_5, _GEN_36) @[reg_32.scala 21:24:@182.4]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2_sel), registers_c_6, _GEN_37) @[reg_32.scala 21:24:@182.4]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2_sel), registers_c_7, _GEN_38) @[reg_32.scala 21:24:@182.4]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2_sel), registers_c_8, _GEN_39) @[reg_32.scala 21:24:@182.4]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2_sel), registers_c_9, _GEN_40) @[reg_32.scala 21:24:@182.4]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2_sel), registers_c_10, _GEN_41) @[reg_32.scala 21:24:@182.4]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2_sel), registers_c_11, _GEN_42) @[reg_32.scala 21:24:@182.4]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2_sel), registers_c_12, _GEN_43) @[reg_32.scala 21:24:@182.4]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2_sel), registers_c_13, _GEN_44) @[reg_32.scala 21:24:@182.4]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2_sel), registers_c_14, _GEN_45) @[reg_32.scala 21:24:@182.4]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2_sel), registers_c_15, _GEN_46) @[reg_32.scala 21:24:@182.4]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2_sel), registers_c_16, _GEN_47) @[reg_32.scala 21:24:@182.4]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2_sel), registers_c_17, _GEN_48) @[reg_32.scala 21:24:@182.4]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2_sel), registers_c_18, _GEN_49) @[reg_32.scala 21:24:@182.4]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2_sel), registers_c_19, _GEN_50) @[reg_32.scala 21:24:@182.4]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2_sel), registers_c_20, _GEN_51) @[reg_32.scala 21:24:@182.4]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2_sel), registers_c_21, _GEN_52) @[reg_32.scala 21:24:@182.4]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2_sel), registers_c_22, _GEN_53) @[reg_32.scala 21:24:@182.4]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2_sel), registers_c_23, _GEN_54) @[reg_32.scala 21:24:@182.4]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2_sel), registers_c_24, _GEN_55) @[reg_32.scala 21:24:@182.4]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2_sel), registers_c_25, _GEN_56) @[reg_32.scala 21:24:@182.4]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2_sel), registers_c_26, _GEN_57) @[reg_32.scala 21:24:@182.4]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2_sel), registers_c_27, _GEN_58) @[reg_32.scala 21:24:@182.4]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2_sel), registers_c_28, _GEN_59) @[reg_32.scala 21:24:@182.4]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2_sel), registers_c_29, _GEN_60) @[reg_32.scala 21:24:@182.4]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2_sel), registers_c_30, _GEN_61) @[reg_32.scala 21:24:@182.4]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2_sel), registers_c_31, _GEN_62) @[reg_32.scala 21:24:@182.4]
    node _T_60 = eq(io_regwrite, UInt<1>("h1")) @[reg_32.scala 22:34:@183.4]
    node _T_62 = eq(io_rd_sel, UInt<1>("h0")) @[reg_32.scala 23:40:@185.6]
    node _GEN_128 = asSInt(UInt<1>("h0")) @[reg_32.scala 23:55:@186.6]
    node _registers_c_io_rd_sel = pad(_GEN_128, 32) @[reg_32.scala 24:56:@187.8 reg_32.scala 24:56:@187.8]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd_sel), _registers_c_io_rd_sel, asSInt(UInt<1>("h0"))) @[reg_32.scala 24:56:@187.8]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd_sel), _registers_c_io_rd_sel, registers_c_1) @[reg_32.scala 24:56:@187.8]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd_sel), _registers_c_io_rd_sel, registers_c_2) @[reg_32.scala 24:56:@187.8]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd_sel), _registers_c_io_rd_sel, registers_c_3) @[reg_32.scala 24:56:@187.8]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd_sel), _registers_c_io_rd_sel, registers_c_4) @[reg_32.scala 24:56:@187.8]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd_sel), _registers_c_io_rd_sel, registers_c_5) @[reg_32.scala 24:56:@187.8]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd_sel), _registers_c_io_rd_sel, registers_c_6) @[reg_32.scala 24:56:@187.8]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd_sel), _registers_c_io_rd_sel, registers_c_7) @[reg_32.scala 24:56:@187.8]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd_sel), _registers_c_io_rd_sel, registers_c_8) @[reg_32.scala 24:56:@187.8]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd_sel), _registers_c_io_rd_sel, registers_c_9) @[reg_32.scala 24:56:@187.8]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd_sel), _registers_c_io_rd_sel, registers_c_10) @[reg_32.scala 24:56:@187.8]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd_sel), _registers_c_io_rd_sel, registers_c_11) @[reg_32.scala 24:56:@187.8]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd_sel), _registers_c_io_rd_sel, registers_c_12) @[reg_32.scala 24:56:@187.8]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd_sel), _registers_c_io_rd_sel, registers_c_13) @[reg_32.scala 24:56:@187.8]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd_sel), _registers_c_io_rd_sel, registers_c_14) @[reg_32.scala 24:56:@187.8]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd_sel), _registers_c_io_rd_sel, registers_c_15) @[reg_32.scala 24:56:@187.8]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd_sel), _registers_c_io_rd_sel, registers_c_16) @[reg_32.scala 24:56:@187.8]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd_sel), _registers_c_io_rd_sel, registers_c_17) @[reg_32.scala 24:56:@187.8]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd_sel), _registers_c_io_rd_sel, registers_c_18) @[reg_32.scala 24:56:@187.8]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd_sel), _registers_c_io_rd_sel, registers_c_19) @[reg_32.scala 24:56:@187.8]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd_sel), _registers_c_io_rd_sel, registers_c_20) @[reg_32.scala 24:56:@187.8]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd_sel), _registers_c_io_rd_sel, registers_c_21) @[reg_32.scala 24:56:@187.8]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd_sel), _registers_c_io_rd_sel, registers_c_22) @[reg_32.scala 24:56:@187.8]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd_sel), _registers_c_io_rd_sel, registers_c_23) @[reg_32.scala 24:56:@187.8]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd_sel), _registers_c_io_rd_sel, registers_c_24) @[reg_32.scala 24:56:@187.8]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd_sel), _registers_c_io_rd_sel, registers_c_25) @[reg_32.scala 24:56:@187.8]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd_sel), _registers_c_io_rd_sel, registers_c_26) @[reg_32.scala 24:56:@187.8]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd_sel), _registers_c_io_rd_sel, registers_c_27) @[reg_32.scala 24:56:@187.8]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd_sel), _registers_c_io_rd_sel, registers_c_28) @[reg_32.scala 24:56:@187.8]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd_sel), _registers_c_io_rd_sel, registers_c_29) @[reg_32.scala 24:56:@187.8]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd_sel), _registers_c_io_rd_sel, registers_c_30) @[reg_32.scala 24:56:@187.8]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd_sel), _registers_c_io_rd_sel, registers_c_31) @[reg_32.scala 24:56:@187.8]
    node _registers_c_io_rd_sel_0 = io_WriteData @[reg_32.scala 26:48:@190.8 reg_32.scala 26:48:@190.8]
    node _GEN_96 = mux(eq(UInt<1>("h0"), io_rd_sel), _registers_c_io_rd_sel_0, asSInt(UInt<1>("h0"))) @[reg_32.scala 26:48:@190.8]
    node _GEN_97 = mux(eq(UInt<1>("h1"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_1) @[reg_32.scala 26:48:@190.8]
    node _GEN_98 = mux(eq(UInt<2>("h2"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_2) @[reg_32.scala 26:48:@190.8]
    node _GEN_99 = mux(eq(UInt<2>("h3"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_3) @[reg_32.scala 26:48:@190.8]
    node _GEN_100 = mux(eq(UInt<3>("h4"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_4) @[reg_32.scala 26:48:@190.8]
    node _GEN_101 = mux(eq(UInt<3>("h5"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_5) @[reg_32.scala 26:48:@190.8]
    node _GEN_102 = mux(eq(UInt<3>("h6"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_6) @[reg_32.scala 26:48:@190.8]
    node _GEN_103 = mux(eq(UInt<3>("h7"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_7) @[reg_32.scala 26:48:@190.8]
    node _GEN_104 = mux(eq(UInt<4>("h8"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_8) @[reg_32.scala 26:48:@190.8]
    node _GEN_105 = mux(eq(UInt<4>("h9"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_9) @[reg_32.scala 26:48:@190.8]
    node _GEN_106 = mux(eq(UInt<4>("ha"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_10) @[reg_32.scala 26:48:@190.8]
    node _GEN_107 = mux(eq(UInt<4>("hb"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_11) @[reg_32.scala 26:48:@190.8]
    node _GEN_108 = mux(eq(UInt<4>("hc"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_12) @[reg_32.scala 26:48:@190.8]
    node _GEN_109 = mux(eq(UInt<4>("hd"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_13) @[reg_32.scala 26:48:@190.8]
    node _GEN_110 = mux(eq(UInt<4>("he"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_14) @[reg_32.scala 26:48:@190.8]
    node _GEN_111 = mux(eq(UInt<4>("hf"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_15) @[reg_32.scala 26:48:@190.8]
    node _GEN_112 = mux(eq(UInt<5>("h10"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_16) @[reg_32.scala 26:48:@190.8]
    node _GEN_113 = mux(eq(UInt<5>("h11"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_17) @[reg_32.scala 26:48:@190.8]
    node _GEN_114 = mux(eq(UInt<5>("h12"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_18) @[reg_32.scala 26:48:@190.8]
    node _GEN_115 = mux(eq(UInt<5>("h13"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_19) @[reg_32.scala 26:48:@190.8]
    node _GEN_116 = mux(eq(UInt<5>("h14"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_20) @[reg_32.scala 26:48:@190.8]
    node _GEN_117 = mux(eq(UInt<5>("h15"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_21) @[reg_32.scala 26:48:@190.8]
    node _GEN_118 = mux(eq(UInt<5>("h16"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_22) @[reg_32.scala 26:48:@190.8]
    node _GEN_119 = mux(eq(UInt<5>("h17"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_23) @[reg_32.scala 26:48:@190.8]
    node _GEN_120 = mux(eq(UInt<5>("h18"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_24) @[reg_32.scala 26:48:@190.8]
    node _GEN_121 = mux(eq(UInt<5>("h19"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_25) @[reg_32.scala 26:48:@190.8]
    node _GEN_122 = mux(eq(UInt<5>("h1a"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_26) @[reg_32.scala 26:48:@190.8]
    node _GEN_123 = mux(eq(UInt<5>("h1b"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_27) @[reg_32.scala 26:48:@190.8]
    node _GEN_124 = mux(eq(UInt<5>("h1c"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_28) @[reg_32.scala 26:48:@190.8]
    node _GEN_125 = mux(eq(UInt<5>("h1d"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_29) @[reg_32.scala 26:48:@190.8]
    node _GEN_126 = mux(eq(UInt<5>("h1e"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_30) @[reg_32.scala 26:48:@190.8]
    node _GEN_127 = mux(eq(UInt<5>("h1f"), io_rd_sel), _registers_c_io_rd_sel_0, registers_c_31) @[reg_32.scala 26:48:@190.8]
    node _GEN_129 = mux(_T_62, _GEN_64, _GEN_96) @[reg_32.scala 23:55:@186.6]
    node _GEN_130 = mux(_T_62, _GEN_65, _GEN_97) @[reg_32.scala 23:55:@186.6]
    node _GEN_131 = mux(_T_62, _GEN_66, _GEN_98) @[reg_32.scala 23:55:@186.6]
    node _GEN_132 = mux(_T_62, _GEN_67, _GEN_99) @[reg_32.scala 23:55:@186.6]
    node _GEN_133 = mux(_T_62, _GEN_68, _GEN_100) @[reg_32.scala 23:55:@186.6]
    node _GEN_134 = mux(_T_62, _GEN_69, _GEN_101) @[reg_32.scala 23:55:@186.6]
    node _GEN_135 = mux(_T_62, _GEN_70, _GEN_102) @[reg_32.scala 23:55:@186.6]
    node _GEN_136 = mux(_T_62, _GEN_71, _GEN_103) @[reg_32.scala 23:55:@186.6]
    node _GEN_137 = mux(_T_62, _GEN_72, _GEN_104) @[reg_32.scala 23:55:@186.6]
    node _GEN_138 = mux(_T_62, _GEN_73, _GEN_105) @[reg_32.scala 23:55:@186.6]
    node _GEN_139 = mux(_T_62, _GEN_74, _GEN_106) @[reg_32.scala 23:55:@186.6]
    node _GEN_140 = mux(_T_62, _GEN_75, _GEN_107) @[reg_32.scala 23:55:@186.6]
    node _GEN_141 = mux(_T_62, _GEN_76, _GEN_108) @[reg_32.scala 23:55:@186.6]
    node _GEN_142 = mux(_T_62, _GEN_77, _GEN_109) @[reg_32.scala 23:55:@186.6]
    node _GEN_143 = mux(_T_62, _GEN_78, _GEN_110) @[reg_32.scala 23:55:@186.6]
    node _GEN_144 = mux(_T_62, _GEN_79, _GEN_111) @[reg_32.scala 23:55:@186.6]
    node _GEN_145 = mux(_T_62, _GEN_80, _GEN_112) @[reg_32.scala 23:55:@186.6]
    node _GEN_146 = mux(_T_62, _GEN_81, _GEN_113) @[reg_32.scala 23:55:@186.6]
    node _GEN_147 = mux(_T_62, _GEN_82, _GEN_114) @[reg_32.scala 23:55:@186.6]
    node _GEN_148 = mux(_T_62, _GEN_83, _GEN_115) @[reg_32.scala 23:55:@186.6]
    node _GEN_149 = mux(_T_62, _GEN_84, _GEN_116) @[reg_32.scala 23:55:@186.6]
    node _GEN_150 = mux(_T_62, _GEN_85, _GEN_117) @[reg_32.scala 23:55:@186.6]
    node _GEN_151 = mux(_T_62, _GEN_86, _GEN_118) @[reg_32.scala 23:55:@186.6]
    node _GEN_152 = mux(_T_62, _GEN_87, _GEN_119) @[reg_32.scala 23:55:@186.6]
    node _GEN_153 = mux(_T_62, _GEN_88, _GEN_120) @[reg_32.scala 23:55:@186.6]
    node _GEN_154 = mux(_T_62, _GEN_89, _GEN_121) @[reg_32.scala 23:55:@186.6]
    node _GEN_155 = mux(_T_62, _GEN_90, _GEN_122) @[reg_32.scala 23:55:@186.6]
    node _GEN_156 = mux(_T_62, _GEN_91, _GEN_123) @[reg_32.scala 23:55:@186.6]
    node _GEN_157 = mux(_T_62, _GEN_92, _GEN_124) @[reg_32.scala 23:55:@186.6]
    node _GEN_158 = mux(_T_62, _GEN_93, _GEN_125) @[reg_32.scala 23:55:@186.6]
    node _GEN_159 = mux(_T_62, _GEN_94, _GEN_126) @[reg_32.scala 23:55:@186.6]
    node _GEN_160 = mux(_T_62, _GEN_95, _GEN_127) @[reg_32.scala 23:55:@186.6]
    node _GEN_161 = mux(_T_60, _GEN_129, asSInt(UInt<1>("h0"))) @[reg_32.scala 22:41:@184.4]
    node _GEN_162 = mux(_T_60, _GEN_130, registers_c_1) @[reg_32.scala 22:41:@184.4]
    node _GEN_163 = mux(_T_60, _GEN_131, registers_c_2) @[reg_32.scala 22:41:@184.4]
    node _GEN_164 = mux(_T_60, _GEN_132, registers_c_3) @[reg_32.scala 22:41:@184.4]
    node _GEN_165 = mux(_T_60, _GEN_133, registers_c_4) @[reg_32.scala 22:41:@184.4]
    node _GEN_166 = mux(_T_60, _GEN_134, registers_c_5) @[reg_32.scala 22:41:@184.4]
    node _GEN_167 = mux(_T_60, _GEN_135, registers_c_6) @[reg_32.scala 22:41:@184.4]
    node _GEN_168 = mux(_T_60, _GEN_136, registers_c_7) @[reg_32.scala 22:41:@184.4]
    node _GEN_169 = mux(_T_60, _GEN_137, registers_c_8) @[reg_32.scala 22:41:@184.4]
    node _GEN_170 = mux(_T_60, _GEN_138, registers_c_9) @[reg_32.scala 22:41:@184.4]
    node _GEN_171 = mux(_T_60, _GEN_139, registers_c_10) @[reg_32.scala 22:41:@184.4]
    node _GEN_172 = mux(_T_60, _GEN_140, registers_c_11) @[reg_32.scala 22:41:@184.4]
    node _GEN_173 = mux(_T_60, _GEN_141, registers_c_12) @[reg_32.scala 22:41:@184.4]
    node _GEN_174 = mux(_T_60, _GEN_142, registers_c_13) @[reg_32.scala 22:41:@184.4]
    node _GEN_175 = mux(_T_60, _GEN_143, registers_c_14) @[reg_32.scala 22:41:@184.4]
    node _GEN_176 = mux(_T_60, _GEN_144, registers_c_15) @[reg_32.scala 22:41:@184.4]
    node _GEN_177 = mux(_T_60, _GEN_145, registers_c_16) @[reg_32.scala 22:41:@184.4]
    node _GEN_178 = mux(_T_60, _GEN_146, registers_c_17) @[reg_32.scala 22:41:@184.4]
    node _GEN_179 = mux(_T_60, _GEN_147, registers_c_18) @[reg_32.scala 22:41:@184.4]
    node _GEN_180 = mux(_T_60, _GEN_148, registers_c_19) @[reg_32.scala 22:41:@184.4]
    node _GEN_181 = mux(_T_60, _GEN_149, registers_c_20) @[reg_32.scala 22:41:@184.4]
    node _GEN_182 = mux(_T_60, _GEN_150, registers_c_21) @[reg_32.scala 22:41:@184.4]
    node _GEN_183 = mux(_T_60, _GEN_151, registers_c_22) @[reg_32.scala 22:41:@184.4]
    node _GEN_184 = mux(_T_60, _GEN_152, registers_c_23) @[reg_32.scala 22:41:@184.4]
    node _GEN_185 = mux(_T_60, _GEN_153, registers_c_24) @[reg_32.scala 22:41:@184.4]
    node _GEN_186 = mux(_T_60, _GEN_154, registers_c_25) @[reg_32.scala 22:41:@184.4]
    node _GEN_187 = mux(_T_60, _GEN_155, registers_c_26) @[reg_32.scala 22:41:@184.4]
    node _GEN_188 = mux(_T_60, _GEN_156, registers_c_27) @[reg_32.scala 22:41:@184.4]
    node _GEN_189 = mux(_T_60, _GEN_157, registers_c_28) @[reg_32.scala 22:41:@184.4]
    node _GEN_190 = mux(_T_60, _GEN_158, registers_c_29) @[reg_32.scala 22:41:@184.4]
    node _GEN_191 = mux(_T_60, _GEN_159, registers_c_30) @[reg_32.scala 22:41:@184.4]
    node _GEN_192 = mux(_T_60, _GEN_160, registers_c_31) @[reg_32.scala 22:41:@184.4]
    node _registers_c_io_rs1_sel = _GEN_31 @[reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4 reg_32.scala 20:23:@181.4]
    node _registers_c_io_rs2_sel = _GEN_63 @[reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4 reg_32.scala 21:24:@182.4]
    io_rs1 <= _registers_c_io_rs1_sel @[reg_32.scala 20:23:@181.4]
    io_rs2 <= _registers_c_io_rs2_sel @[reg_32.scala 21:24:@182.4]
    registers_c_0 <= _GEN_161 @[reg_32.scala 19:32:@180.4 reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_1 <= _GEN_162 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_2 <= _GEN_163 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_3 <= _GEN_164 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_4 <= _GEN_165 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_5 <= _GEN_166 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_6 <= _GEN_167 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_7 <= _GEN_168 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_8 <= _GEN_169 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_9 <= _GEN_170 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_10 <= _GEN_171 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_11 <= _GEN_172 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_12 <= _GEN_173 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_13 <= _GEN_174 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_14 <= _GEN_175 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_15 <= _GEN_176 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_16 <= _GEN_177 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_17 <= _GEN_178 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_18 <= _GEN_179 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_19 <= _GEN_180 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_20 <= _GEN_181 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_21 <= _GEN_182 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_22 <= _GEN_183 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_23 <= _GEN_184 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_24 <= _GEN_185 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_25 <= _GEN_186 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_26 <= _GEN_187 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_27 <= _GEN_188 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_28 <= _GEN_189 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_29 <= _GEN_190 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_30 <= _GEN_191 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]
    registers_c_31 <= _GEN_192 @[reg_32.scala 24:56:@187.8 reg_32.scala 26:48:@190.8]

  module alu : @[:@194.2]
    input clock : Clock @[:@195.4]
    input reset : UInt<1> @[:@196.4]
    input io_A : SInt<32> @[:@197.4]
    input io_B : SInt<32> @[:@197.4]
    output io_x : SInt<32> @[:@197.4]
    output io_AluBranch : UInt<1> @[:@197.4]
    input io_Aluop : UInt<5> @[:@197.4]
  
    node _T_17 = eq(io_Aluop, UInt<1>("h0")) @[alu.scala 19:31:@200.4]
    node _T_18 = add(io_A, io_B) @[alu.scala 20:35:@202.6]
    node _T_19 = tail(_T_18, 1) @[alu.scala 20:35:@203.6]
    node _T_20 = asSInt(_T_19) @[alu.scala 20:35:@204.6]
    node _T_22 = eq(io_Aluop, UInt<1>("h1")) @[alu.scala 21:37:@208.6]
    node _T_23 = asUInt(io_A) @[alu.scala 22:40:@210.8]
    node _T_24 = asUInt(io_B) @[alu.scala 23:41:@211.8]
    node _T_25 = bits(io_B, 4, 0) @[alu.scala 24:40:@212.8]
    node _T_26 = dshl(_T_23, _T_25) @[alu.scala 25:40:@213.8]
    node _T_27 = asSInt(_T_26) @[alu.scala 26:41:@214.8]
    node _T_29 = eq(io_Aluop, UInt<5>("h1f")) @[alu.scala 28:37:@218.8]
    node _T_31 = eq(io_Aluop, UInt<1>("h1")) @[alu.scala 30:37:@223.10]
    node _T_32 = lt(io_A, io_B) @[alu.scala 31:35:@225.12]
    node _GEN_0 = mux(_T_32, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 31:42:@226.12]
    node _T_36 = eq(io_Aluop, UInt<2>("h3")) @[alu.scala 36:38:@234.12]
    node _T_38 = eq(io_Aluop, UInt<5>("h16")) @[alu.scala 36:66:@235.12]
    node _T_39 = or(_T_36, _T_38) @[alu.scala 36:54:@236.12]
    node _T_40 = asUInt(io_A) @[alu.scala 37:39:@238.14]
    node _T_41 = asUInt(io_B) @[alu.scala 38:39:@239.14]
    node _T_42 = lt(_T_40, _T_41) @[alu.scala 39:33:@240.14]
    node _GEN_1 = mux(_T_42, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 39:38:@241.14]
    node _T_46 = eq(io_Aluop, UInt<3>("h4")) @[alu.scala 44:37:@249.14]
    node _T_47 = xor(io_A, io_B) @[alu.scala 45:30:@251.16]
    node _T_48 = asSInt(_T_47) @[alu.scala 45:30:@252.16]
    node _T_50 = eq(io_Aluop, UInt<3>("h5")) @[alu.scala 46:37:@256.16]
    node _T_51 = bits(io_A, 4, 0) @[alu.scala 47:30:@258.18]
    node _T_52 = bits(io_B, 4, 0) @[alu.scala 48:30:@259.18]
    node _T_53 = asUInt(io_A) @[alu.scala 49:34:@260.18]
    node _T_54 = asUInt(io_B) @[alu.scala 49:49:@261.18]
    node _T_55 = dshr(_T_53, _T_54) @[alu.scala 49:41:@262.18]
    node _T_56 = asSInt(_T_55) @[alu.scala 50:31:@263.18]
    node _T_58 = eq(io_Aluop, UInt<3>("h6")) @[alu.scala 51:37:@267.18]
    node _T_59 = or(io_A, io_B) @[alu.scala 52:38:@269.20]
    node _T_60 = asSInt(_T_59) @[alu.scala 52:38:@270.20]
    node _T_62 = eq(io_Aluop, UInt<3>("h7")) @[alu.scala 53:37:@274.20]
    node _T_63 = and(io_A, io_B) @[alu.scala 54:38:@276.22]
    node _T_64 = asSInt(_T_63) @[alu.scala 54:38:@277.22]
    node _T_66 = eq(io_Aluop, UInt<4>("h8")) @[alu.scala 55:37:@281.22]
    node _T_67 = sub(io_A, io_B) @[alu.scala 56:38:@283.24]
    node _T_68 = tail(_T_67, 1) @[alu.scala 56:38:@284.24]
    node _T_69 = asSInt(_T_68) @[alu.scala 56:38:@285.24]
    node _T_71 = eq(io_Aluop, UInt<4>("hd")) @[alu.scala 57:37:@289.24]
    node _T_72 = bits(io_A, 4, 0) @[alu.scala 58:38:@291.26]
    node _T_73 = bits(io_B, 4, 0) @[alu.scala 58:51:@292.26]
    node _T_74 = dshr(_T_72, _T_73) @[alu.scala 58:44:@293.26]
    node _T_75 = asSInt(_T_74) @[alu.scala 58:58:@294.26]
    node _T_77 = eq(io_Aluop, UInt<5>("h10")) @[alu.scala 59:37:@298.26]
    node _T_78 = eq(io_A, io_B) @[alu.scala 60:35:@300.28]
    node _GEN_2 = mux(_T_78, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 60:44:@301.28]
    node _T_82 = eq(io_Aluop, UInt<5>("h11")) @[alu.scala 65:37:@309.28]
    node _T_83 = eq(io_A, io_B) @[alu.scala 66:35:@311.30]
    node _GEN_3 = mux(_T_83, asSInt(UInt<1>("h0")), asSInt(UInt<2>("h1"))) @[alu.scala 66:44:@312.30]
    node _T_87 = eq(io_Aluop, UInt<5>("h14")) @[alu.scala 71:37:@320.30]
    node _T_88 = lt(io_A, io_B) @[alu.scala 72:35:@322.32]
    node _GEN_4 = mux(_T_88, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 72:42:@323.32]
    node _T_92 = eq(io_Aluop, UInt<5>("h15")) @[alu.scala 77:37:@331.32]
    node _T_93 = eq(io_A, io_B) @[alu.scala 78:36:@333.34]
    node _T_94 = gt(io_A, io_B) @[alu.scala 78:54:@334.34]
    node _T_95 = or(_T_93, _T_94) @[alu.scala 78:46:@335.34]
    node _GEN_5 = mux(_T_95, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 78:62:@336.34]
    node _T_99 = eq(io_Aluop, UInt<5>("h17")) @[alu.scala 83:37:@344.34]
    node _T_100 = asUInt(io_A) @[alu.scala 84:39:@346.36]
    node _T_101 = asUInt(io_B) @[alu.scala 85:39:@347.36]
    node _T_102 = eq(_T_100, _T_101) @[alu.scala 86:34:@348.36]
    node _T_103 = gt(_T_100, _T_101) @[alu.scala 86:48:@349.36]
    node _T_104 = or(_T_102, _T_103) @[alu.scala 86:42:@350.36]
    node _GEN_6 = mux(_T_104, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[alu.scala 86:54:@351.36]
    node _GEN_7 = mux(_T_99, _GEN_6, asSInt(UInt<1>("h0"))) @[alu.scala 83:52:@345.34]
    node _GEN_8 = mux(_T_92, _GEN_5, _GEN_7) @[alu.scala 77:52:@332.32]
    node _GEN_9 = mux(_T_87, _GEN_4, _GEN_8) @[alu.scala 71:52:@321.30]
    node _GEN_10 = mux(_T_82, _GEN_3, _GEN_9) @[alu.scala 65:52:@310.28]
    node _GEN_11 = mux(_T_77, _GEN_2, _GEN_10) @[alu.scala 59:52:@299.26]
    node _GEN_12 = mux(_T_71, _T_75, _GEN_11) @[alu.scala 57:52:@290.24]
    node _GEN_13 = mux(_T_66, _T_69, _GEN_12) @[alu.scala 55:52:@282.22]
    node _GEN_14 = mux(_T_62, _T_64, _GEN_13) @[alu.scala 53:52:@275.20]
    node _GEN_15 = mux(_T_58, _T_60, _GEN_14) @[alu.scala 51:52:@268.18]
    node _GEN_16 = mux(_T_50, _T_56, _GEN_15) @[alu.scala 46:52:@257.16]
    node _GEN_17 = mux(_T_46, _T_48, _GEN_16) @[alu.scala 44:52:@250.14]
    node _GEN_18 = mux(_T_39, _GEN_1, _GEN_17) @[alu.scala 36:82:@237.12]
    node _GEN_19 = mux(_T_31, _GEN_0, _GEN_18) @[alu.scala 30:51:@224.10]
    node _GEN_20 = mux(_T_29, io_A, _GEN_19) @[alu.scala 28:51:@219.8]
    node _GEN_21 = mux(_T_22, _T_27, _GEN_20) @[alu.scala 21:51:@209.6]
    node _GEN_22 = mux(_T_17, _T_20, _GEN_21) @[alu.scala 19:46:@201.4]
    node _T_107 = bits(io_Aluop, 4, 3) @[alu.scala 96:31:@358.4]
    node _T_109 = eq(_T_107, UInt<2>("h2")) @[alu.scala 96:37:@359.4]
    node _T_111 = eq(io_x, asSInt(UInt<2>("h1"))) @[alu.scala 96:58:@360.4]
    node _T_112 = and(_T_109, _T_111) @[alu.scala 96:50:@361.4]
    node _GEN_23 = mux(_T_112, UInt<1>("h1"), UInt<1>("h0")) @[alu.scala 96:67:@362.4]
    io_x <= asSInt(bits(_GEN_22, 31, 0)) @[alu.scala 17:22:@199.4 alu.scala 20:29:@205.6 alu.scala 27:30:@215.8 alu.scala 29:29:@220.10 alu.scala 32:30:@227.14 alu.scala 34:30:@230.14 alu.scala 40:38:@242.16 alu.scala 42:38:@245.16 alu.scala 45:22:@253.16 alu.scala 50:22:@264.18 alu.scala 52:30:@271.20 alu.scala 54:30:@278.22 alu.scala 56:30:@286.24 alu.scala 58:30:@295.26 alu.scala 61:38:@302.30 alu.scala 63:38:@305.30 alu.scala 67:30:@313.32 alu.scala 69:38:@316.32 alu.scala 73:38:@324.34 alu.scala 75:38:@327.34 alu.scala 79:38:@337.36 alu.scala 81:38:@340.36 alu.scala 87:38:@352.38 alu.scala 89:38:@355.38]
    io_AluBranch <= _GEN_23 @[alu.scala 97:30:@363.6 alu.scala 99:30:@366.6]

  module ALU_control : @[:@369.2]
    input clock : Clock @[:@370.4]
    input reset : UInt<1> @[:@371.4]
    input io_Aluop : UInt<3> @[:@372.4]
    input io_Func7 : UInt<1> @[:@372.4]
    input io_Func3 : UInt<3> @[:@372.4]
    output io_control : UInt<5> @[:@372.4]
  
    node _T_15 = eq(io_Aluop, UInt<1>("h0")) @[ALU_control.scala 15:31:@375.4]
    node _T_17 = cat(UInt<1>("h0"), io_Func7) @[Cat.scala 30:58:@377.6]
    node _T_18 = cat(_T_17, io_Func3) @[Cat.scala 30:58:@378.6]
    node _T_20 = eq(io_Aluop, UInt<3>("h4")) @[ALU_control.scala 17:37:@382.6]
    node _T_23 = eq(io_Aluop, UInt<3>("h5")) @[ALU_control.scala 19:37:@387.8]
    node _T_26 = eq(io_Aluop, UInt<1>("h1")) @[ALU_control.scala 21:37:@392.10]
    node _T_28 = eq(io_Func3, UInt<3>("h5")) @[ALU_control.scala 22:31:@394.12]
    node _T_30 = cat(UInt<1>("h0"), io_Func7) @[Cat.scala 30:58:@396.14]
    node _T_31 = cat(_T_30, io_Func3) @[Cat.scala 30:58:@397.14]
    node _T_33 = cat(UInt<1>("h0"), io_Func3) @[Cat.scala 30:58:@401.14]
    node _GEN_0 = mux(_T_28, _T_31, _T_33) @[ALU_control.scala 22:44:@395.12]
    node _T_35 = eq(io_Aluop, UInt<2>("h2")) @[ALU_control.scala 28:36:@406.12]
    node _T_37 = cat(UInt<2>("h2"), io_Func3) @[Cat.scala 30:58:@408.14]
    node _T_39 = eq(io_Aluop, UInt<2>("h3")) @[ALU_control.scala 30:37:@412.14]
    node _T_42 = eq(io_Aluop, UInt<3>("h6")) @[ALU_control.scala 32:37:@417.16]
    node _GEN_1 = mux(_T_42, UInt<1>("h0"), UInt<1>("h0")) @[ALU_control.scala 32:49:@418.16]
    node _GEN_2 = mux(_T_39, UInt<5>("h1f"), _GEN_1) @[ALU_control.scala 30:49:@413.14]
    node _GEN_3 = mux(_T_35, _T_37, _GEN_2) @[ALU_control.scala 28:48:@407.12]
    node _GEN_4 = mux(_T_26, _GEN_0, _GEN_3) @[ALU_control.scala 21:49:@393.10]
    node _GEN_5 = mux(_T_23, UInt<1>("h0"), _GEN_4) @[ALU_control.scala 19:49:@388.8]
    node _GEN_6 = mux(_T_20, UInt<1>("h0"), _GEN_5) @[ALU_control.scala 17:50:@383.6]
    node _GEN_7 = mux(_T_15, _T_18, _GEN_6) @[ALU_control.scala 15:43:@376.4]
    io_control <= _GEN_7 @[ALU_control.scala 14:27:@374.4 ALU_control.scala 16:35:@379.6 ALU_control.scala 18:35:@384.8 ALU_control.scala 20:35:@389.10 ALU_control.scala 23:27:@398.14 ALU_control.scala 25:28:@402.14 ALU_control.scala 29:35:@409.14 ALU_control.scala 31:35:@414.16 ALU_control.scala 33:35:@419.18]

  module ImmediateGeneration : @[:@422.2]
    input clock : Clock @[:@423.4]
    input reset : UInt<1> @[:@424.4]
    input io_Instruction : UInt<32> @[:@425.4]
    input io_PC : UInt<32> @[:@425.4]
    output io_I_Immediate : SInt<32> @[:@425.4]
    output io_S_Immediate : SInt<32> @[:@425.4]
    output io_U_Immediate : SInt<32> @[:@425.4]
    output io_SB_Immediate : SInt<32> @[:@425.4]
    output io_UJ_Immediate : SInt<32> @[:@425.4]
  
    node sbt1 = bits(io_Instruction, 31, 20) @[ImmediateGeneration.scala 17:34:@427.4]
    node _T_19 = bits(sbt1, 11, 11) @[ImmediateGeneration.scala 18:38:@428.4]
    node _T_20 = bits(_T_19, 0, 0) @[Bitwise.scala 72:15:@429.4]
    node _T_23 = mux(_T_20, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@430.4]
    node output = cat(_T_23, sbt1) @[Cat.scala 30:58:@431.4]
    node output1 = asSInt(output) @[ImmediateGeneration.scala 19:30:@432.4]
    node sbt2 = bits(io_Instruction, 11, 7) @[ImmediateGeneration.scala 22:34:@434.4]
    node sbt3 = bits(io_Instruction, 31, 25) @[ImmediateGeneration.scala 23:34:@435.4]
    node sbt4 = cat(sbt3, sbt2) @[Cat.scala 30:58:@436.4]
    node _T_24 = bits(sbt4, 11, 11) @[ImmediateGeneration.scala 25:39:@437.4]
    node _T_25 = bits(_T_24, 0, 0) @[Bitwise.scala 72:15:@438.4]
    node _T_28 = mux(_T_25, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@439.4]
    node output2 = cat(_T_28, sbt4) @[Cat.scala 30:58:@440.4]
    node output3 = asSInt(output2) @[ImmediateGeneration.scala 26:31:@441.4]
    node sbt5 = bits(io_Instruction, 31, 12) @[ImmediateGeneration.scala 29:34:@443.4]
    node _T_29 = bits(sbt5, 19, 19) @[ImmediateGeneration.scala 30:36:@444.4]
    node _T_30 = bits(_T_29, 0, 0) @[Bitwise.scala 72:15:@445.4]
    node _T_33 = mux(_T_30, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12:@446.4]
    node sbt6 = cat(_T_33, sbt5) @[Cat.scala 30:58:@447.4]
    node sbt7 = dshl(sbt6, UInt<4>("hc")) @[ImmediateGeneration.scala 31:25:@448.4]
    node output4 = asSInt(sbt7) @[ImmediateGeneration.scala 32:28:@449.4]
    node sbt8 = bits(io_Instruction, 7, 7) @[ImmediateGeneration.scala 35:34:@451.4]
    node sbt9 = bits(io_Instruction, 11, 8) @[ImmediateGeneration.scala 36:34:@452.4]
    node sbt10 = bits(io_Instruction, 30, 25) @[ImmediateGeneration.scala 37:35:@453.4]
    node sbt11 = bits(io_Instruction, 31, 31) @[ImmediateGeneration.scala 38:35:@454.4]
    node _T_36 = cat(sbt9, UInt<1>("h0")) @[Cat.scala 30:58:@455.4]
    node _T_37 = cat(sbt11, sbt8) @[Cat.scala 30:58:@456.4]
    node _T_38 = cat(_T_37, sbt10) @[Cat.scala 30:58:@457.4]
    node sbt12 = cat(_T_38, _T_36) @[Cat.scala 30:58:@458.4]
    node _T_39 = bits(sbt12, 12, 12) @[ImmediateGeneration.scala 40:38:@459.4]
    node _T_40 = bits(_T_39, 0, 0) @[Bitwise.scala 72:15:@460.4]
    node _T_43 = mux(_T_40, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@461.4]
    node sbt13 = cat(_T_43, sbt12) @[Cat.scala 30:58:@462.4]
    node _T_44 = add(sbt13, io_PC) @[ImmediateGeneration.scala 41:29:@463.4]
    node output5 = tail(_T_44, 1) @[ImmediateGeneration.scala 41:29:@464.4]
    node output6 = asSInt(output5) @[ImmediateGeneration.scala 42:31:@465.4]
    node sbt14 = bits(io_Instruction, 19, 12) @[ImmediateGeneration.scala 45:35:@467.4]
    node sbt15 = bits(io_Instruction, 20, 20) @[ImmediateGeneration.scala 46:35:@468.4]
    node sbt16 = bits(io_Instruction, 30, 21) @[ImmediateGeneration.scala 47:35:@469.4]
    node sbt17 = bits(io_Instruction, 31, 31) @[ImmediateGeneration.scala 48:35:@470.4]
    node _T_46 = cat(sbt16, UInt<1>("h0")) @[Cat.scala 30:58:@471.4]
    node _T_47 = cat(sbt17, sbt14) @[Cat.scala 30:58:@472.4]
    node _T_48 = cat(_T_47, sbt15) @[Cat.scala 30:58:@473.4]
    node sbt18 = cat(_T_48, _T_46) @[Cat.scala 30:58:@474.4]
    node _T_49 = bits(sbt18, 20, 20) @[ImmediateGeneration.scala 50:38:@475.4]
    node _T_50 = bits(_T_49, 0, 0) @[Bitwise.scala 72:15:@476.4]
    node _T_53 = mux(_T_50, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12:@477.4]
    node sbt19 = cat(_T_53, sbt18) @[Cat.scala 30:58:@478.4]
    node _T_54 = add(sbt19, io_PC) @[ImmediateGeneration.scala 51:29:@479.4]
    node output8 = tail(_T_54, 1) @[ImmediateGeneration.scala 51:29:@480.4]
    node output9 = asSInt(output8) @[ImmediateGeneration.scala 52:31:@481.4]
    io_I_Immediate <= output1 @[ImmediateGeneration.scala 20:24:@433.4]
    io_S_Immediate <= output3 @[ImmediateGeneration.scala 27:24:@442.4]
    io_U_Immediate <= asSInt(bits(output4, 31, 0)) @[ImmediateGeneration.scala 33:24:@450.4]
    io_SB_Immediate <= output6 @[ImmediateGeneration.scala 43:25:@466.4]
    io_UJ_Immediate <= output9 @[ImmediateGeneration.scala 53:25:@482.4]

  module PC : @[:@484.2]
    input clock : Clock @[:@485.4]
    input reset : UInt<1> @[:@486.4]
    input io_input : UInt<32> @[:@487.4]
    output io_pc : UInt<32> @[:@487.4]
    output io_pc4 : UInt<32> @[:@487.4]
  
    reg pc1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc1) @[PC.scala 12:32:@489.4]
    node _T_14 = add(pc1, UInt<3>("h4")) @[PC.scala 14:28:@492.4]
    node _T_15 = tail(_T_14, 1) @[PC.scala 14:28:@493.4]
    io_pc <= pc1 @[PC.scala 15:22:@495.4]
    io_pc4 <= _T_15 @[PC.scala 14:23:@494.4]
    pc1 <= io_input @[PC.scala 12:32:@490.4 PC.scala 13:20:@491.4]

  module InstructionMemory : @[:@497.2]
    input clock : Clock @[:@498.4]
    input reset : UInt<1> @[:@499.4]
    input io_wrAddr : UInt<32> @[:@500.4]
    output io_rdData : UInt<32> @[:@500.4]
  
    mem mem : @[InstructionMemory.scala 13:28:@502.4]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => _T_12
      read-under-write => undefined
    node _T_11 = bits(io_wrAddr, 9, 0) @[InstructionMemory.scala 14:31:@503.4]
    io_rdData <= mem._T_12.data @[InstructionMemory.scala 14:26:@505.4]
    mem._T_12.addr <= _T_11 @[InstructionMemory.scala 14:31:@504.4]
    mem._T_12.en <= UInt<1>("h1") @[InstructionMemory.scala 13:28:@502.4 InstructionMemory.scala 14:31:@504.4]
    mem._T_12.clk <= clock @[InstructionMemory.scala 14:31:@504.4]

  module DataMemory : @[:@507.2]
    input clock : Clock @[:@508.4]
    input reset : UInt<1> @[:@509.4]
    input io_wrAddr : UInt<8> @[:@510.4]
    input io_wrData : SInt<32> @[:@510.4]
    input io_MemRead : UInt<1> @[:@510.4]
    output io_Data : SInt<32> @[:@510.4]
    input io_MemWrite : UInt<1> @[:@510.4]
  
    mem mem : @[DataMemory.scala 16:28:@513.4]
      data-type => SInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => _T_23
      writer => _T_20
      read-under-write => undefined
    node _T_19 = eq(io_MemWrite, UInt<1>("h1")) @[DataMemory.scala 18:33:@514.4]
    node _GEN_0 = validif(_T_19, io_wrAddr) @[DataMemory.scala 18:40:@515.4]
    node _GEN_1 = validif(_T_19, clock) @[DataMemory.scala 18:40:@515.4]
    node _GEN_2 = mux(_T_19, UInt<1>("h1"), UInt<1>("h0")) @[DataMemory.scala 18:40:@515.4]
    node _GEN_3 = validif(_T_19, UInt<1>("h1")) @[DataMemory.scala 18:40:@515.4]
    node _GEN_4 = validif(_T_19, io_wrData) @[DataMemory.scala 18:40:@515.4]
    node _T_22 = eq(io_MemRead, UInt<1>("h1")) @[DataMemory.scala 21:32:@519.4]
    node _GEN_5 = validif(_T_22, io_wrAddr) @[DataMemory.scala 21:39:@520.4]
    node _GEN_6 = validif(_T_22, clock) @[DataMemory.scala 21:39:@520.4]
    node _GEN_7 = mux(_T_22, UInt<1>("h1"), UInt<1>("h0")) @[DataMemory.scala 21:39:@520.4]
    node _GEN_8 = mux(_T_22, mem._T_23.data, asSInt(UInt<1>("h0"))) @[DataMemory.scala 21:39:@520.4]
    io_Data <= _GEN_8 @[DataMemory.scala 15:24:@512.4 DataMemory.scala 22:32:@522.6]
    mem._T_23.addr <= _GEN_5 @[DataMemory.scala 22:42:@521.6]
    mem._T_23.en <= _GEN_7 @[DataMemory.scala 16:28:@513.4 DataMemory.scala 22:42:@521.6]
    mem._T_23.clk <= _GEN_6 @[DataMemory.scala 22:42:@521.6]
    mem._T_20.addr <= _GEN_0 @[:@516.6]
    mem._T_20.en <= _GEN_2 @[DataMemory.scala 16:28:@513.4 :@516.6]
    mem._T_20.clk <= _GEN_1 @[:@516.6]
    mem._T_20.data <= _GEN_4 @[:@517.6]
    mem._T_20.mask <= _GEN_3 @[:@516.6 :@517.6]

  module Jalr : @[:@525.2]
    input clock : Clock @[:@526.4]
    input reset : UInt<1> @[:@527.4]
    input io_A : SInt<32> @[:@528.4]
    input io_B : SInt<32> @[:@528.4]
    output io_x : SInt<32> @[:@528.4]
  
    node _T_11 = add(io_A, io_B) @[Jalr.scala 15:28:@530.4]
    node _T_12 = tail(_T_11, 1) @[Jalr.scala 15:28:@531.4]
    node ab = asSInt(_T_12) @[Jalr.scala 15:28:@532.4]
    node _T_14 = and(ab, asSInt(UInt<33>("hfffffffe"))) @[Jalr.scala 16:27:@533.4]
    node bc = asSInt(_T_14) @[Jalr.scala 16:27:@534.4]
    io_x <= asSInt(bits(bc, 31, 0)) @[Jalr.scala 17:21:@535.4]

  module Top : @[:@537.2]
    input clock : Clock @[:@538.4]
    input reset : UInt<1> @[:@539.4]
    output io_instruction : UInt<32> @[:@540.4]
    output io_reg_out : SInt<32> @[:@540.4]
    output io_branch : UInt<1> @[:@540.4]
    output io_branch2 : UInt<1> @[:@540.4]
  
    inst control of control @[Top.scala 12:37:@542.4]
    inst register of reg_32 @[Top.scala 13:38:@545.4]
    inst alu of alu @[Top.scala 14:33:@548.4]
    inst alucontrol of ALU_control @[Top.scala 15:40:@551.4]
    inst immediate of ImmediateGeneration @[Top.scala 16:39:@554.4]
    inst PC of PC @[Top.scala 17:30:@557.4]
    inst instmem of InstructionMemory @[Top.scala 18:35:@560.4]
    inst DataMemory of DataMemory @[Top.scala 19:38:@563.4]
    inst Jalr of Jalr @[Top.scala 66:48:@627.8]
    node _T_14 = bits(PC.io_pc, 11, 2) @[Top.scala 23:44:@567.4]
    node _T_15 = bits(io_instruction, 6, 0) @[Top.scala 26:50:@570.4]
    node _T_16 = bits(io_instruction, 30, 30) @[Top.scala 32:52:@576.4]
    node _T_17 = bits(io_instruction, 14, 12) @[Top.scala 33:52:@578.4]
    node _T_18 = bits(io_instruction, 19, 15) @[Top.scala 35:52:@580.4]
    node _T_19 = bits(io_instruction, 24, 20) @[Top.scala 36:52:@582.4]
    node _T_20 = bits(io_instruction, 11, 7) @[Top.scala 37:51:@584.4]
    node _T_22 = eq(control.io_operand_B_sel, UInt<1>("h1")) @[Top.scala 41:46:@588.4]
    node _GEN_0 = mux(_T_22, immediate.io_I_Immediate, register.io_rs2) @[Top.scala 41:53:@589.4]
    node _T_24 = eq(control.io_operand_A_sel, UInt<2>("h2")) @[Top.scala 54:46:@599.4]
    node _T_25 = asSInt(PC.io_pc4) @[Top.scala 55:45:@601.6]
    node _T_27 = eq(control.io_operand_A_sel, UInt<1>("h0")) @[Top.scala 56:52:@605.6]
    node _GEN_1 = mux(_T_27, register.io_rs1, register.io_rs1) @[Top.scala 56:59:@606.6]
    node _GEN_2 = mux(_T_24, _T_25, _GEN_1) @[Top.scala 54:53:@600.4]
    node _T_29 = eq(control.io_next_PC_sel, UInt<1>("h1")) @[Top.scala 59:45:@609.4]
    node _T_31 = eq(io_branch, UInt<1>("h1")) @[Top.scala 60:40:@611.6]
    node _T_33 = eq(io_branch2, UInt<1>("h1")) @[Top.scala 60:60:@612.6]
    node _T_34 = and(_T_31, _T_33) @[Top.scala 60:47:@613.6]
    node _T_35 = asUInt(immediate.io_SB_Immediate) @[Top.scala 61:72:@615.8]
    node _T_37 = add(PC.io_pc, UInt<3>("h4")) @[Top.scala 63:56:@619.8]
    node _T_38 = tail(_T_37, 1) @[Top.scala 63:56:@620.8]
    node _GEN_3 = mux(_T_34, _T_35, _T_38) @[Top.scala 60:68:@614.6]
    node _T_40 = eq(control.io_next_PC_sel, UInt<2>("h3")) @[Top.scala 65:50:@625.6]
    node _T_41 = asUInt(Jalr.io_x) @[Top.scala 69:56:@632.8]
    node _T_43 = eq(control.io_next_PC_sel, UInt<2>("h2")) @[Top.scala 70:50:@636.8]
    node _T_44 = asUInt(immediate.io_UJ_Immediate) @[Top.scala 71:64:@638.10]
    node _T_46 = eq(control.io_next_PC_sel, UInt<1>("h0")) @[Top.scala 73:50:@642.10]
    node _GEN_4 = mux(_T_46, PC.io_pc4, UInt<1>("h0")) @[Top.scala 73:57:@643.10]
    node _GEN_5 = mux(_T_43, _T_44, _GEN_4) @[Top.scala 70:57:@637.8]
    node _GEN_6 = mux(_T_40, _T_41, _GEN_5) @[Top.scala 65:57:@626.6]
    node _GEN_7 = mux(_T_29, _GEN_3, _GEN_6) @[Top.scala 59:52:@610.4]
    node _T_48 = eq(control.io_extend_sel, UInt<2>("h2")) @[Top.scala 76:51:@646.4]
    node _GEN_8 = mux(_T_48, PC.io_pc4, _GEN_7) @[Top.scala 76:58:@647.4]
    node _GEN_9 = mux(_T_48, register.io_rs1, _GEN_2) @[Top.scala 76:58:@647.4]
    node _GEN_10 = mux(_T_48, immediate.io_S_Immediate, _GEN_0) @[Top.scala 76:58:@647.4]
    node _T_50 = eq(control.io_extend_sel, UInt<1>("h1")) @[Top.scala 81:51:@652.4]
    node _T_52 = eq(control.io_operand_A_sel, UInt<2>("h3")) @[Top.scala 82:62:@654.6]
    node _T_54 = eq(control.io_operand_B_sel, UInt<1>("h1")) @[Top.scala 83:70:@656.8]
    node _T_56 = eq(control.io_MemtoReg, UInt<1>("h1")) @[Top.scala 86:81:@660.10]
    node _GEN_11 = mux(_T_56, alu.io_x, alu.io_x) @[Top.scala 86:88:@661.10]
    node _GEN_12 = mux(_T_54, register.io_rs1, _GEN_9) @[Top.scala 83:77:@657.8]
    node _GEN_13 = mux(_T_54, immediate.io_U_Immediate, _GEN_10) @[Top.scala 83:77:@657.8]
    node _GEN_14 = mux(_T_54, _GEN_11, alu.io_x) @[Top.scala 83:77:@657.8]
    node _GEN_15 = mux(_T_52, _GEN_12, _GEN_9) @[Top.scala 82:69:@655.6]
    node _GEN_16 = mux(_T_52, _GEN_13, _GEN_10) @[Top.scala 82:69:@655.6]
    node _GEN_17 = mux(_T_52, _GEN_14, alu.io_x) @[Top.scala 82:69:@655.6]
    node _GEN_18 = mux(_T_50, _GEN_15, _GEN_9) @[Top.scala 81:58:@653.4]
    node _GEN_19 = mux(_T_50, _GEN_16, _GEN_10) @[Top.scala 81:58:@653.4]
    node _GEN_20 = mux(_T_50, _GEN_17, alu.io_x) @[Top.scala 81:58:@653.4]
    node _T_57 = bits(alu.io_x, 9, 2) @[Top.scala 96:47:@667.4]
    node _T_59 = eq(control.io_MemtoReg, UInt<1>("h1")) @[Top.scala 100:42:@672.4]
    node _T_61 = eq(control.io_MemtoReg, UInt<1>("h0")) @[Top.scala 102:48:@677.6]
    node _GEN_21 = mux(_T_61, alu.io_x, _GEN_20) @[Top.scala 102:55:@678.6]
    node _GEN_22 = mux(_T_59, DataMemory.io_Data, _GEN_21) @[Top.scala 100:49:@673.4]
    io_instruction <= instmem.io_rdData @[Top.scala 24:31:@569.4]
    io_reg_out <= register.io_WriteData @[Top.scala 50:28:@596.4]
    io_branch <= control.io_Branch2 @[Top.scala 52:26:@597.4]
    io_branch2 <= alu.io_AluBranch @[Top.scala 53:27:@598.4]
    control.clock <= clock @[:@543.4]
    control.reset <= reset @[:@544.4]
    control.io_opcode <= _T_15 @[Top.scala 26:34:@571.4]
    register.clock <= clock @[:@546.4]
    register.reset <= reset @[:@547.4]
    register.io_regwrite <= control.io_RegWrite @[Top.scala 38:37:@586.4]
    register.io_rd_sel <= _T_20 @[Top.scala 37:35:@585.4]
    register.io_rs1_sel <= _T_18 @[Top.scala 35:36:@581.4]
    register.io_rs2_sel <= _T_19 @[Top.scala 36:36:@583.4]
    register.io_WriteData <= _GEN_22 @[Top.scala 49:39:@595.4 Top.scala 87:86:@662.12 Top.scala 101:46:@674.6 Top.scala 103:46:@679.8]
    alu.clock <= clock @[:@549.4]
    alu.reset <= reset @[:@550.4]
    alu.io_A <= _GEN_18 @[Top.scala 40:26:@587.4 Top.scala 55:33:@602.6 Top.scala 57:33:@607.8 Top.scala 78:33:@649.6 Top.scala 84:57:@658.10]
    alu.io_B <= _GEN_19 @[Top.scala 43:33:@590.6 Top.scala 46:33:@593.6 Top.scala 79:33:@650.6 Top.scala 85:57:@659.10]
    alu.io_Aluop <= alucontrol.io_control @[Top.scala 31:29:@575.4]
    alucontrol.clock <= clock @[:@552.4]
    alucontrol.reset <= reset @[:@553.4]
    alucontrol.io_Aluop <= control.io_ALUoperation @[Top.scala 30:37:@574.4]
    alucontrol.io_Func7 <= _T_16 @[Top.scala 32:36:@577.4]
    alucontrol.io_Func3 <= _T_17 @[Top.scala 33:36:@579.4]
    immediate.clock <= clock @[:@555.4]
    immediate.reset <= reset @[:@556.4]
    immediate.io_Instruction <= io_instruction @[Top.scala 27:42:@572.4]
    immediate.io_PC <= PC.io_pc @[Top.scala 28:32:@573.4]
    PC.clock <= clock @[:@558.4]
    PC.reset <= reset @[:@559.4]
    PC.io_input <= _GEN_8 @[Top.scala 21:28:@566.4 Top.scala 61:44:@616.8 Top.scala 63:44:@621.8 Top.scala 69:44:@633.8 Top.scala 71:36:@639.10 Top.scala 74:36:@644.12 Top.scala 77:36:@648.6]
    instmem.clock <= clock @[:@561.4]
    instmem.reset <= reset @[:@562.4]
    instmem.io_wrAddr <= _T_14 @[Top.scala 23:34:@568.4]
    DataMemory.clock <= clock @[:@564.4]
    DataMemory.reset <= reset @[:@565.4]
    DataMemory.io_wrAddr <= _T_57 @[Top.scala 96:37:@668.4]
    DataMemory.io_wrData <= register.io_rs2 @[Top.scala 97:37:@669.4]
    DataMemory.io_MemRead <= control.io_MemRead @[Top.scala 98:38:@670.4]
    DataMemory.io_MemWrite <= control.io_MemoryWrite @[Top.scala 99:39:@671.4]
    Jalr.clock <= clock @[:@628.8]
    Jalr.reset <= reset @[:@629.8]
    Jalr.io_A <= register.io_rs1 @[Top.scala 67:42:@630.8]
    Jalr.io_B <= immediate.io_I_Immediate @[Top.scala 68:42:@631.8]
