<profile>

<section name = "Vitis HLS Report for 'decompose'" level="0">
<item name = "Date">Tue Jun 18 18:10:43 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">LU-decomposition</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062">decompose_Pipeline_init_lu_VITIS_LOOP_18_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- lu_decompose">?, ?, ?, -, -, 1 ~ ?, no</column>
<column name=" + update_l">?, ?, ?, -, -, ?, no</column>
<column name="  ++ update_u">?, ?, 96, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 5269, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">32, 40, 30984, 30661, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 2982, -</column>
<column name="Register">-, -, 9043, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">11, 18, 37, 73, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 1710, 3112, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 74, 104, 0</column>
<column name="grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062">decompose_Pipeline_init_lu_VITIS_LOOP_18_1, 0, 6, 11684, 13125, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U63">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U62">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U61">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="gmem_0_m_axi_U">gmem_0_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem_1_m_axi_U">gmem_1_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem_2_m_axi_U">gmem_2_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem_3_m_axi_U">gmem_3_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem_4_m_axi_U">gmem_4_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem_5_m_axi_U">gmem_5_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem_6_m_axi_U">gmem_6_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem_7_m_axi_U">gmem_7_m_axi, 4, 0, 830, 734, 0</column>
<column name="mul_31ns_31ns_62_2_1_U64">mul_31ns_31ns_62_2_1, 0, 4, 141, 48, 0</column>
<column name="mul_44ns_46ns_57_5_1_U65">mul_44ns_46ns_57_5_1, 0, 8, 316, 78, 0</column>
<column name="mul_64ns_66ns_77_5_1_U66">mul_64ns_66ns_77_5_1, 0, 13, 441, 256, 0</column>
<column name="mul_64s_13ns_64_5_1_U67">mul_64s_13ns_64_5_1, 0, 4, 441, 256, 0</column>
<column name="mux_8_3_32_1_1_U69">mux_8_3_32_1_1, 0, 0, 0, 42, 0</column>
<column name="mux_8_3_32_1_1_U70">mux_8_3_32_1_1, 0, 0, 0, 42, 0</column>
<column name="mux_8_3_32_1_1_U72">mux_8_3_32_1_1, 0, 0, 0, 42, 0</column>
<column name="mux_8_3_32_1_1_U73">mux_8_3_32_1_1, 0, 0, 0, 42, 0</column>
<column name="urem_44ns_11ns_10_48_seq_1_U68">urem_44ns_11ns_10_48_seq_1, 0, 0, 538, 324, 0</column>
<column name="urem_64ns_11ns_10_68_1_U71">urem_64ns_11ns_10_68_1, 0, 0, 8651, 6607, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln30_1_fu_1481_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_2_fu_1486_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_3_fu_1491_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_4_fu_1496_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_5_fu_1501_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_6_fu_1506_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_7_fu_1511_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_8_fu_1695_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln30_fu_1476_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln32_1_fu_1521_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln32_2_fu_1414_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln32_3_fu_1701_p2">+, 0, 0, 51, 44, 13</column>
<column name="add_ln32_4_fu_2339_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln32_5_fu_1397_p2">+, 0, 0, 50, 43, 12</column>
<column name="add_ln32_6_fu_1403_p2">+, 0, 0, 70, 63, 32</column>
<column name="add_ln32_fu_1353_p2">+, 0, 0, 38, 31, 2</column>
<column name="add_ln34_10_fu_1794_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_11_fu_1798_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_12_fu_1804_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_13_fu_1808_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_14_fu_1814_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_15_fu_1818_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_1_fu_1748_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_2_fu_1754_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_3_fu_1758_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_4_fu_1764_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_5_fu_1768_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_6_fu_1774_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_7_fu_1778_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_8_fu_1784_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_9_fu_1788_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln34_fu_1728_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln35_10_fu_2034_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_11_fu_2038_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_12_fu_2044_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_13_fu_2048_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_14_fu_2054_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_15_fu_2058_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_1_fu_1988_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_2_fu_1994_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_3_fu_1998_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_4_fu_2004_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_5_fu_2008_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_6_fu_2014_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_7_fu_2018_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_8_fu_2024_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_9_fu_2028_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln35_fu_1984_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln37_fu_2909_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln39_10_fu_2570_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_11_fu_2575_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_12_fu_2580_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_13_fu_2585_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_14_fu_2590_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_15_fu_2595_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_16_fu_2600_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_17_fu_2605_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_18_fu_2610_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_19_fu_2615_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_1_fu_2365_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln39_20_fu_2620_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_21_fu_2625_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_22_fu_2630_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_23_fu_2635_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_2_fu_2370_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln39_3_fu_2375_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln39_4_fu_2380_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln39_5_fu_2385_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln39_6_fu_2390_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln39_7_fu_2395_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln39_8_fu_2560_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_9_fu_2565_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln39_fu_2360_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state189_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state87_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln17_fu_1166_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln30_fu_2915_p2">icmp, 0, 0, 38, 31, 10</column>
<column name="icmp_ln32_1_fu_1409_p2">icmp, 0, 0, 38, 31, 31</column>
<column name="icmp_ln32_2_fu_1516_p2">icmp, 0, 0, 38, 31, 31</column>
<column name="icmp_ln32_3_fu_1538_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln32_fu_1182_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln37_1_fu_2328_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln37_fu_2311_p2">icmp, 0, 0, 38, 31, 31</column>
<column name="ap_block_state170_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state178">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state190_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state191_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state196">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state88_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state89_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state94">or, 0, 0, 2, 1, 1</column>
<column name="select_ln30_fu_2920_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln32_fu_1527_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln37_fu_2315_p3">select, 0, 0, 31, 1, 31</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1086, 204, 1, 204</column>
<column name="gmem_0_ARADDR">31, 6, 64, 384</column>
<column name="gmem_0_ARLEN">14, 3, 32, 96</column>
<column name="gmem_0_ARVALID">14, 3, 1, 3</column>
<column name="gmem_0_AWADDR">20, 4, 64, 256</column>
<column name="gmem_0_AWLEN">14, 3, 32, 96</column>
<column name="gmem_0_AWVALID">14, 3, 1, 3</column>
<column name="gmem_0_BREADY">14, 3, 1, 3</column>
<column name="gmem_0_RREADY">14, 3, 1, 3</column>
<column name="gmem_0_WDATA">20, 4, 32, 128</column>
<column name="gmem_0_WSTRB">14, 3, 4, 12</column>
<column name="gmem_0_WVALID">14, 3, 1, 3</column>
<column name="gmem_0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_0_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_0_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_0_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_1_ARADDR">31, 6, 64, 384</column>
<column name="gmem_1_ARLEN">14, 3, 32, 96</column>
<column name="gmem_1_ARVALID">14, 3, 1, 3</column>
<column name="gmem_1_AWADDR">20, 4, 64, 256</column>
<column name="gmem_1_AWLEN">14, 3, 32, 96</column>
<column name="gmem_1_AWVALID">14, 3, 1, 3</column>
<column name="gmem_1_BREADY">14, 3, 1, 3</column>
<column name="gmem_1_RREADY">14, 3, 1, 3</column>
<column name="gmem_1_WDATA">20, 4, 32, 128</column>
<column name="gmem_1_WSTRB">14, 3, 4, 12</column>
<column name="gmem_1_WVALID">14, 3, 1, 3</column>
<column name="gmem_1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_1_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_1_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_1_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_1_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_2_ARADDR">31, 6, 64, 384</column>
<column name="gmem_2_ARLEN">14, 3, 32, 96</column>
<column name="gmem_2_ARVALID">14, 3, 1, 3</column>
<column name="gmem_2_AWADDR">20, 4, 64, 256</column>
<column name="gmem_2_AWLEN">14, 3, 32, 96</column>
<column name="gmem_2_AWVALID">14, 3, 1, 3</column>
<column name="gmem_2_BREADY">14, 3, 1, 3</column>
<column name="gmem_2_RREADY">14, 3, 1, 3</column>
<column name="gmem_2_WDATA">20, 4, 32, 128</column>
<column name="gmem_2_WSTRB">14, 3, 4, 12</column>
<column name="gmem_2_WVALID">14, 3, 1, 3</column>
<column name="gmem_2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_2_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_2_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_2_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_3_ARADDR">31, 6, 64, 384</column>
<column name="gmem_3_ARLEN">14, 3, 32, 96</column>
<column name="gmem_3_ARVALID">14, 3, 1, 3</column>
<column name="gmem_3_AWADDR">20, 4, 64, 256</column>
<column name="gmem_3_AWLEN">14, 3, 32, 96</column>
<column name="gmem_3_AWVALID">14, 3, 1, 3</column>
<column name="gmem_3_BREADY">14, 3, 1, 3</column>
<column name="gmem_3_RREADY">14, 3, 1, 3</column>
<column name="gmem_3_WDATA">20, 4, 32, 128</column>
<column name="gmem_3_WSTRB">14, 3, 4, 12</column>
<column name="gmem_3_WVALID">14, 3, 1, 3</column>
<column name="gmem_3_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_3_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_3_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_3_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_3_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_4_ARADDR">31, 6, 64, 384</column>
<column name="gmem_4_ARLEN">14, 3, 32, 96</column>
<column name="gmem_4_ARVALID">14, 3, 1, 3</column>
<column name="gmem_4_AWADDR">20, 4, 64, 256</column>
<column name="gmem_4_AWLEN">14, 3, 32, 96</column>
<column name="gmem_4_AWVALID">14, 3, 1, 3</column>
<column name="gmem_4_BREADY">14, 3, 1, 3</column>
<column name="gmem_4_RREADY">14, 3, 1, 3</column>
<column name="gmem_4_WDATA">20, 4, 32, 128</column>
<column name="gmem_4_WSTRB">14, 3, 4, 12</column>
<column name="gmem_4_WVALID">14, 3, 1, 3</column>
<column name="gmem_4_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_4_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_4_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_4_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_4_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_5_ARADDR">31, 6, 64, 384</column>
<column name="gmem_5_ARLEN">14, 3, 32, 96</column>
<column name="gmem_5_ARVALID">14, 3, 1, 3</column>
<column name="gmem_5_AWADDR">20, 4, 64, 256</column>
<column name="gmem_5_AWLEN">14, 3, 32, 96</column>
<column name="gmem_5_AWVALID">14, 3, 1, 3</column>
<column name="gmem_5_BREADY">14, 3, 1, 3</column>
<column name="gmem_5_RREADY">14, 3, 1, 3</column>
<column name="gmem_5_WDATA">20, 4, 32, 128</column>
<column name="gmem_5_WSTRB">14, 3, 4, 12</column>
<column name="gmem_5_WVALID">14, 3, 1, 3</column>
<column name="gmem_5_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_5_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_5_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_5_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_5_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_6_ARADDR">31, 6, 64, 384</column>
<column name="gmem_6_ARLEN">14, 3, 32, 96</column>
<column name="gmem_6_ARVALID">14, 3, 1, 3</column>
<column name="gmem_6_AWADDR">20, 4, 64, 256</column>
<column name="gmem_6_AWLEN">14, 3, 32, 96</column>
<column name="gmem_6_AWVALID">14, 3, 1, 3</column>
<column name="gmem_6_BREADY">14, 3, 1, 3</column>
<column name="gmem_6_RREADY">14, 3, 1, 3</column>
<column name="gmem_6_WDATA">20, 4, 32, 128</column>
<column name="gmem_6_WSTRB">14, 3, 4, 12</column>
<column name="gmem_6_WVALID">14, 3, 1, 3</column>
<column name="gmem_6_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_6_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_6_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_6_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_6_blk_n_W">9, 2, 1, 2</column>
<column name="gmem_7_ARADDR">31, 6, 64, 384</column>
<column name="gmem_7_ARLEN">14, 3, 32, 96</column>
<column name="gmem_7_ARVALID">14, 3, 1, 3</column>
<column name="gmem_7_AWADDR">20, 4, 64, 256</column>
<column name="gmem_7_AWLEN">14, 3, 32, 96</column>
<column name="gmem_7_AWVALID">14, 3, 1, 3</column>
<column name="gmem_7_BREADY">14, 3, 1, 3</column>
<column name="gmem_7_RREADY">14, 3, 1, 3</column>
<column name="gmem_7_WDATA">20, 4, 32, 128</column>
<column name="gmem_7_WSTRB">14, 3, 4, 12</column>
<column name="gmem_7_WVALID">14, 3, 1, 3</column>
<column name="gmem_7_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_7_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_7_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_7_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_7_blk_n_W">9, 2, 1, 2</column>
<column name="i_1_reg_1042">9, 2, 64, 128</column>
<column name="idx_fu_288">9, 2, 44, 88</column>
<column name="indvars_iv_fu_292">9, 2, 31, 62</column>
<column name="j_reg_1052">9, 2, 64, 128</column>
<column name="k_fu_296">9, 2, 31, 62</column>
<column name="phi_mul371_fu_280">9, 2, 43, 86</column>
<column name="phi_mul_fu_284">9, 2, 63, 126</column>
<column name="phi_urem_fu_276">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln30_1_reg_3326">64, 0, 64, 0</column>
<column name="add_ln30_2_reg_3331">64, 0, 64, 0</column>
<column name="add_ln30_3_reg_3336">64, 0, 64, 0</column>
<column name="add_ln30_4_reg_3341">64, 0, 64, 0</column>
<column name="add_ln30_5_reg_3346">64, 0, 64, 0</column>
<column name="add_ln30_6_reg_3351">64, 0, 64, 0</column>
<column name="add_ln30_7_reg_3356">64, 0, 64, 0</column>
<column name="add_ln30_8_reg_3422">31, 0, 31, 0</column>
<column name="add_ln30_reg_3321">64, 0, 64, 0</column>
<column name="add_ln32_1_reg_3361">31, 0, 31, 0</column>
<column name="add_ln32_2_reg_3280">31, 0, 31, 0</column>
<column name="add_ln32_5_reg_3267">43, 0, 43, 0</column>
<column name="add_ln32_6_reg_3272">63, 0, 63, 0</column>
<column name="add_ln32_reg_3252">31, 0, 31, 0</column>
<column name="add_ln34_10_reg_3473">64, 0, 64, 0</column>
<column name="add_ln34_12_reg_3478">64, 0, 64, 0</column>
<column name="add_ln34_14_reg_3483">64, 0, 64, 0</column>
<column name="add_ln34_2_reg_3453">64, 0, 64, 0</column>
<column name="add_ln34_4_reg_3458">64, 0, 64, 0</column>
<column name="add_ln34_6_reg_3463">64, 0, 64, 0</column>
<column name="add_ln34_8_reg_3468">64, 0, 64, 0</column>
<column name="add_ln34_reg_3448">64, 0, 64, 0</column>
<column name="add_ln35_11_reg_3561">64, 0, 64, 0</column>
<column name="add_ln35_13_reg_3566">64, 0, 64, 0</column>
<column name="add_ln35_15_reg_3571">64, 0, 64, 0</column>
<column name="add_ln35_1_reg_3536">64, 0, 64, 0</column>
<column name="add_ln35_3_reg_3541">64, 0, 64, 0</column>
<column name="add_ln35_5_reg_3546">64, 0, 64, 0</column>
<column name="add_ln35_7_reg_3551">64, 0, 64, 0</column>
<column name="add_ln35_9_reg_3556">64, 0, 64, 0</column>
<column name="ap_CS_fsm">203, 0, 203, 0</column>
<column name="bitcast_ln35_reg_3671">32, 0, 32, 0</column>
<column name="bitcast_ln39_16_reg_3971">32, 0, 32, 0</column>
<column name="factor_reg_3666">32, 0, 32, 0</column>
<column name="gmem_0_addr_4_read_reg_3621">32, 0, 32, 0</column>
<column name="gmem_0_addr_4_reg_3374">64, 0, 64, 0</column>
<column name="gmem_0_addr_5_reg_3719">64, 0, 64, 0</column>
<column name="gmem_0_addr_6_read_reg_3876">32, 0, 32, 0</column>
<column name="gmem_0_addr_6_reg_3761">64, 0, 64, 0</column>
<column name="gmem_0_addr_7_read_reg_3921">32, 0, 32, 0</column>
<column name="gmem_0_addr_7_reg_3817">64, 0, 64, 0</column>
<column name="gmem_0_addr_read_reg_3576">32, 0, 32, 0</column>
<column name="gmem_0_addr_reg_3488">64, 0, 64, 0</column>
<column name="gmem_1_addr_4_read_reg_3626">32, 0, 32, 0</column>
<column name="gmem_1_addr_4_reg_3380">64, 0, 64, 0</column>
<column name="gmem_1_addr_5_reg_3713">64, 0, 64, 0</column>
<column name="gmem_1_addr_6_read_reg_3881">32, 0, 32, 0</column>
<column name="gmem_1_addr_6_reg_3768">64, 0, 64, 0</column>
<column name="gmem_1_addr_7_read_reg_3926">32, 0, 32, 0</column>
<column name="gmem_1_addr_7_reg_3823">64, 0, 64, 0</column>
<column name="gmem_1_addr_read_reg_3581">32, 0, 32, 0</column>
<column name="gmem_1_addr_reg_3494">64, 0, 64, 0</column>
<column name="gmem_2_addr_4_read_reg_3631">32, 0, 32, 0</column>
<column name="gmem_2_addr_4_reg_3386">64, 0, 64, 0</column>
<column name="gmem_2_addr_5_reg_3707">64, 0, 64, 0</column>
<column name="gmem_2_addr_6_read_reg_3886">32, 0, 32, 0</column>
<column name="gmem_2_addr_6_reg_3775">64, 0, 64, 0</column>
<column name="gmem_2_addr_7_read_reg_3931">32, 0, 32, 0</column>
<column name="gmem_2_addr_7_reg_3829">64, 0, 64, 0</column>
<column name="gmem_2_addr_read_reg_3586">32, 0, 32, 0</column>
<column name="gmem_2_addr_reg_3500">64, 0, 64, 0</column>
<column name="gmem_3_addr_4_read_reg_3636">32, 0, 32, 0</column>
<column name="gmem_3_addr_4_reg_3392">64, 0, 64, 0</column>
<column name="gmem_3_addr_5_reg_3701">64, 0, 64, 0</column>
<column name="gmem_3_addr_6_read_reg_3891">32, 0, 32, 0</column>
<column name="gmem_3_addr_6_reg_3782">64, 0, 64, 0</column>
<column name="gmem_3_addr_7_read_reg_3936">32, 0, 32, 0</column>
<column name="gmem_3_addr_7_reg_3835">64, 0, 64, 0</column>
<column name="gmem_3_addr_read_reg_3591">32, 0, 32, 0</column>
<column name="gmem_3_addr_reg_3506">64, 0, 64, 0</column>
<column name="gmem_4_addr_4_read_reg_3641">32, 0, 32, 0</column>
<column name="gmem_4_addr_4_reg_3398">64, 0, 64, 0</column>
<column name="gmem_4_addr_5_reg_3695">64, 0, 64, 0</column>
<column name="gmem_4_addr_6_read_reg_3896">32, 0, 32, 0</column>
<column name="gmem_4_addr_6_reg_3789">64, 0, 64, 0</column>
<column name="gmem_4_addr_7_read_reg_3941">32, 0, 32, 0</column>
<column name="gmem_4_addr_7_reg_3841">64, 0, 64, 0</column>
<column name="gmem_4_addr_read_reg_3596">32, 0, 32, 0</column>
<column name="gmem_4_addr_reg_3512">64, 0, 64, 0</column>
<column name="gmem_5_addr_4_read_reg_3646">32, 0, 32, 0</column>
<column name="gmem_5_addr_4_reg_3404">64, 0, 64, 0</column>
<column name="gmem_5_addr_5_reg_3689">64, 0, 64, 0</column>
<column name="gmem_5_addr_6_read_reg_3901">32, 0, 32, 0</column>
<column name="gmem_5_addr_6_reg_3796">64, 0, 64, 0</column>
<column name="gmem_5_addr_7_read_reg_3946">32, 0, 32, 0</column>
<column name="gmem_5_addr_7_reg_3847">64, 0, 64, 0</column>
<column name="gmem_5_addr_read_reg_3601">32, 0, 32, 0</column>
<column name="gmem_5_addr_reg_3518">64, 0, 64, 0</column>
<column name="gmem_6_addr_4_read_reg_3651">32, 0, 32, 0</column>
<column name="gmem_6_addr_4_reg_3410">64, 0, 64, 0</column>
<column name="gmem_6_addr_5_reg_3683">64, 0, 64, 0</column>
<column name="gmem_6_addr_6_read_reg_3906">32, 0, 32, 0</column>
<column name="gmem_6_addr_6_reg_3803">64, 0, 64, 0</column>
<column name="gmem_6_addr_7_read_reg_3951">32, 0, 32, 0</column>
<column name="gmem_6_addr_7_reg_3853">64, 0, 64, 0</column>
<column name="gmem_6_addr_read_reg_3606">32, 0, 32, 0</column>
<column name="gmem_6_addr_reg_3524">64, 0, 64, 0</column>
<column name="gmem_7_addr_4_read_reg_3656">32, 0, 32, 0</column>
<column name="gmem_7_addr_4_reg_3416">64, 0, 64, 0</column>
<column name="gmem_7_addr_6_read_reg_3911">32, 0, 32, 0</column>
<column name="gmem_7_addr_6_reg_3810">64, 0, 64, 0</column>
<column name="gmem_7_addr_7_read_reg_3956">32, 0, 32, 0</column>
<column name="gmem_7_addr_7_reg_3859">64, 0, 64, 0</column>
<column name="gmem_7_addr_read_reg_3611">32, 0, 32, 0</column>
<column name="gmem_7_addr_reg_3530">64, 0, 64, 0</column>
<column name="grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_1042">64, 0, 64, 0</column>
<column name="icmp_ln17_reg_3111">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_3115">1, 0, 1, 0</column>
<column name="idx_fu_288">44, 0, 44, 0</column>
<column name="indvars_iv_fu_292">31, 0, 31, 0</column>
<column name="indvars_iv_load_reg_3262">31, 0, 31, 0</column>
<column name="j_reg_1052">64, 0, 64, 0</column>
<column name="k_fu_296">31, 0, 31, 0</column>
<column name="l_0_read_reg_3053">64, 0, 64, 0</column>
<column name="l_1_read_reg_3046">64, 0, 64, 0</column>
<column name="l_2_read_reg_3039">64, 0, 64, 0</column>
<column name="l_3_read_reg_3032">64, 0, 64, 0</column>
<column name="l_4_read_reg_3025">64, 0, 64, 0</column>
<column name="l_5_read_reg_3018">64, 0, 64, 0</column>
<column name="l_6_read_reg_3011">64, 0, 64, 0</column>
<column name="l_7_read_reg_3004">64, 0, 64, 0</column>
<column name="m_0_read_reg_3095">64, 0, 64, 0</column>
<column name="m_1_read_reg_3090">64, 0, 64, 0</column>
<column name="m_2_read_reg_3085">64, 0, 64, 0</column>
<column name="m_3_read_reg_3080">64, 0, 64, 0</column>
<column name="m_4_read_reg_3075">64, 0, 64, 0</column>
<column name="m_5_read_reg_3070">64, 0, 64, 0</column>
<column name="m_6_read_reg_3065">64, 0, 64, 0</column>
<column name="m_7_read_reg_3060">64, 0, 64, 0</column>
<column name="mul_ln17_reg_3125">62, 0, 62, 0</column>
<column name="mul_ln34_reg_3428">64, 0, 64, 0</column>
<column name="mul_reg_3966">32, 0, 32, 0</column>
<column name="phi_mul371_fu_280">43, 0, 43, 0</column>
<column name="phi_mul371_load_reg_3257">43, 0, 43, 0</column>
<column name="phi_mul_fu_284">63, 0, 63, 0</column>
<column name="phi_urem_fu_276">31, 0, 31, 0</column>
<column name="tmp_1_reg_3616">32, 0, 32, 0</column>
<column name="tmp_2_reg_3661">32, 0, 32, 0</column>
<column name="tmp_3_reg_3916">32, 0, 32, 0</column>
<column name="tmp_4_reg_3961">32, 0, 32, 0</column>
<column name="trunc_ln17_10_reg_3180">62, 0, 62, 0</column>
<column name="trunc_ln17_11_reg_3185">62, 0, 62, 0</column>
<column name="trunc_ln17_12_reg_3190">62, 0, 62, 0</column>
<column name="trunc_ln17_13_reg_3195">62, 0, 62, 0</column>
<column name="trunc_ln17_14_reg_3200">62, 0, 62, 0</column>
<column name="trunc_ln17_15_reg_3205">62, 0, 62, 0</column>
<column name="trunc_ln17_1_reg_3130">62, 0, 62, 0</column>
<column name="trunc_ln17_2_reg_3135">62, 0, 62, 0</column>
<column name="trunc_ln17_3_reg_3140">62, 0, 62, 0</column>
<column name="trunc_ln17_4_reg_3145">62, 0, 62, 0</column>
<column name="trunc_ln17_5_reg_3150">62, 0, 62, 0</column>
<column name="trunc_ln17_6_reg_3155">62, 0, 62, 0</column>
<column name="trunc_ln17_7_reg_3160">62, 0, 62, 0</column>
<column name="trunc_ln17_8_reg_3165">62, 0, 62, 0</column>
<column name="trunc_ln17_9_reg_3170">62, 0, 62, 0</column>
<column name="trunc_ln17_s_reg_3175">62, 0, 62, 0</column>
<column name="trunc_ln1_reg_3291">3, 0, 3, 0</column>
<column name="trunc_ln30_1_reg_3301">3, 0, 3, 0</column>
<column name="trunc_ln5_reg_3100">31, 0, 31, 0</column>
<column name="trunc_ln7_reg_3870">3, 0, 3, 0</column>
<column name="u_0_read_reg_2995">64, 0, 64, 0</column>
<column name="u_1_read_reg_2986">64, 0, 64, 0</column>
<column name="u_2_read_reg_2977">64, 0, 64, 0</column>
<column name="u_3_read_reg_2968">64, 0, 64, 0</column>
<column name="u_4_read_reg_2959">64, 0, 64, 0</column>
<column name="u_5_read_reg_2950">64, 0, 64, 0</column>
<column name="u_6_read_reg_2941">64, 0, 64, 0</column>
<column name="u_7_read_reg_2932">64, 0, 64, 0</column>
<column name="urem_ln30_reg_3306">10, 0, 10, 0</column>
<column name="urem_ln37_reg_3756">10, 0, 10, 0</column>
<column name="zext_ln32_reg_3311">31, 0, 64, 33</column>
<column name="zext_ln34_reg_3366">31, 0, 64, 33</column>
<column name="zext_ln37_reg_3736">43, 0, 64, 21</column>
<column name="zext_ln39_reg_3731">31, 0, 64, 33</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 9, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 9, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, decompose, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, decompose, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, decompose, return value</column>
<column name="m_axi_gmem_0_AWVALID">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWREADY">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWADDR">out, 64, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWID">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWLEN">out, 8, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWSIZE">out, 3, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWBURST">out, 2, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWLOCK">out, 2, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWCACHE">out, 4, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWPROT">out, 3, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWQOS">out, 4, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWREGION">out, 4, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_AWUSER">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_WVALID">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_WREADY">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_WDATA">out, 32, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_WSTRB">out, 4, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_WLAST">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_WID">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_WUSER">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARVALID">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARREADY">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARADDR">out, 64, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARID">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARLEN">out, 8, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARSIZE">out, 3, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARBURST">out, 2, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARLOCK">out, 2, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARCACHE">out, 4, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARPROT">out, 3, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARQOS">out, 4, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARREGION">out, 4, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_ARUSER">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_RVALID">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_RREADY">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_RDATA">in, 32, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_RLAST">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_RID">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_RUSER">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_RRESP">in, 2, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_BVALID">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_BREADY">out, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_BRESP">in, 2, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_BID">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_0_BUSER">in, 1, m_axi, gmem_0, pointer</column>
<column name="m_axi_gmem_1_AWVALID">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWREADY">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWADDR">out, 64, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWID">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWLEN">out, 8, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWSIZE">out, 3, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWBURST">out, 2, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWLOCK">out, 2, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWCACHE">out, 4, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWPROT">out, 3, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWQOS">out, 4, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWREGION">out, 4, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_AWUSER">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_WVALID">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_WREADY">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_WDATA">out, 32, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_WSTRB">out, 4, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_WLAST">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_WID">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_WUSER">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARVALID">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARREADY">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARADDR">out, 64, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARID">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARLEN">out, 8, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARSIZE">out, 3, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARBURST">out, 2, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARLOCK">out, 2, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARCACHE">out, 4, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARPROT">out, 3, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARQOS">out, 4, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARREGION">out, 4, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_ARUSER">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_RVALID">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_RREADY">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_RDATA">in, 32, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_RLAST">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_RID">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_RUSER">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_RRESP">in, 2, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_BVALID">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_BREADY">out, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_BRESP">in, 2, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_BID">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_1_BUSER">in, 1, m_axi, gmem_1, pointer</column>
<column name="m_axi_gmem_2_AWVALID">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWREADY">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWADDR">out, 64, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWID">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWLEN">out, 8, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWSIZE">out, 3, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWBURST">out, 2, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWLOCK">out, 2, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWCACHE">out, 4, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWPROT">out, 3, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWQOS">out, 4, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWREGION">out, 4, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_AWUSER">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_WVALID">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_WREADY">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_WDATA">out, 32, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_WSTRB">out, 4, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_WLAST">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_WID">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_WUSER">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARVALID">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARREADY">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARADDR">out, 64, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARID">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARLEN">out, 8, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARSIZE">out, 3, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARBURST">out, 2, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARLOCK">out, 2, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARCACHE">out, 4, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARPROT">out, 3, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARQOS">out, 4, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARREGION">out, 4, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_ARUSER">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_RVALID">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_RREADY">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_RDATA">in, 32, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_RLAST">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_RID">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_RUSER">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_RRESP">in, 2, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_BVALID">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_BREADY">out, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_BRESP">in, 2, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_BID">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_2_BUSER">in, 1, m_axi, gmem_2, pointer</column>
<column name="m_axi_gmem_3_AWVALID">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWREADY">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWADDR">out, 64, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWID">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWLEN">out, 8, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWSIZE">out, 3, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWBURST">out, 2, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWLOCK">out, 2, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWCACHE">out, 4, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWPROT">out, 3, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWQOS">out, 4, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWREGION">out, 4, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_AWUSER">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_WVALID">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_WREADY">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_WDATA">out, 32, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_WSTRB">out, 4, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_WLAST">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_WID">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_WUSER">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARVALID">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARREADY">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARADDR">out, 64, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARID">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARLEN">out, 8, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARSIZE">out, 3, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARBURST">out, 2, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARLOCK">out, 2, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARCACHE">out, 4, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARPROT">out, 3, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARQOS">out, 4, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARREGION">out, 4, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_ARUSER">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_RVALID">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_RREADY">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_RDATA">in, 32, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_RLAST">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_RID">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_RUSER">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_RRESP">in, 2, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_BVALID">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_BREADY">out, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_BRESP">in, 2, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_BID">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_3_BUSER">in, 1, m_axi, gmem_3, pointer</column>
<column name="m_axi_gmem_4_AWVALID">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWREADY">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWADDR">out, 64, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWID">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWLEN">out, 8, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWSIZE">out, 3, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWBURST">out, 2, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWLOCK">out, 2, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWCACHE">out, 4, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWPROT">out, 3, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWQOS">out, 4, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWREGION">out, 4, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_AWUSER">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_WVALID">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_WREADY">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_WDATA">out, 32, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_WSTRB">out, 4, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_WLAST">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_WID">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_WUSER">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARVALID">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARREADY">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARADDR">out, 64, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARID">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARLEN">out, 8, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARSIZE">out, 3, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARBURST">out, 2, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARLOCK">out, 2, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARCACHE">out, 4, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARPROT">out, 3, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARQOS">out, 4, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARREGION">out, 4, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_ARUSER">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_RVALID">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_RREADY">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_RDATA">in, 32, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_RLAST">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_RID">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_RUSER">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_RRESP">in, 2, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_BVALID">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_BREADY">out, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_BRESP">in, 2, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_BID">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_4_BUSER">in, 1, m_axi, gmem_4, pointer</column>
<column name="m_axi_gmem_5_AWVALID">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWREADY">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWADDR">out, 64, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWID">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWLEN">out, 8, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWSIZE">out, 3, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWBURST">out, 2, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWLOCK">out, 2, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWCACHE">out, 4, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWPROT">out, 3, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWQOS">out, 4, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWREGION">out, 4, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_AWUSER">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_WVALID">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_WREADY">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_WDATA">out, 32, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_WSTRB">out, 4, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_WLAST">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_WID">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_WUSER">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARVALID">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARREADY">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARADDR">out, 64, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARID">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARLEN">out, 8, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARSIZE">out, 3, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARBURST">out, 2, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARLOCK">out, 2, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARCACHE">out, 4, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARPROT">out, 3, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARQOS">out, 4, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARREGION">out, 4, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_ARUSER">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_RVALID">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_RREADY">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_RDATA">in, 32, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_RLAST">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_RID">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_RUSER">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_RRESP">in, 2, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_BVALID">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_BREADY">out, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_BRESP">in, 2, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_BID">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_5_BUSER">in, 1, m_axi, gmem_5, pointer</column>
<column name="m_axi_gmem_6_AWVALID">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWREADY">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWADDR">out, 64, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWID">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWLEN">out, 8, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWSIZE">out, 3, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWBURST">out, 2, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWLOCK">out, 2, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWCACHE">out, 4, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWPROT">out, 3, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWQOS">out, 4, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWREGION">out, 4, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_AWUSER">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_WVALID">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_WREADY">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_WDATA">out, 32, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_WSTRB">out, 4, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_WLAST">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_WID">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_WUSER">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARVALID">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARREADY">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARADDR">out, 64, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARID">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARLEN">out, 8, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARSIZE">out, 3, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARBURST">out, 2, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARLOCK">out, 2, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARCACHE">out, 4, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARPROT">out, 3, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARQOS">out, 4, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARREGION">out, 4, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_ARUSER">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_RVALID">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_RREADY">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_RDATA">in, 32, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_RLAST">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_RID">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_RUSER">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_RRESP">in, 2, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_BVALID">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_BREADY">out, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_BRESP">in, 2, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_BID">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_6_BUSER">in, 1, m_axi, gmem_6, pointer</column>
<column name="m_axi_gmem_7_AWVALID">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWREADY">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWADDR">out, 64, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWID">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWLEN">out, 8, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWSIZE">out, 3, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWBURST">out, 2, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWLOCK">out, 2, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWCACHE">out, 4, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWPROT">out, 3, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWQOS">out, 4, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWREGION">out, 4, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_AWUSER">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_WVALID">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_WREADY">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_WDATA">out, 32, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_WSTRB">out, 4, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_WLAST">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_WID">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_WUSER">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARVALID">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARREADY">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARADDR">out, 64, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARID">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARLEN">out, 8, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARSIZE">out, 3, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARBURST">out, 2, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARLOCK">out, 2, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARCACHE">out, 4, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARPROT">out, 3, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARQOS">out, 4, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARREGION">out, 4, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_ARUSER">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_RVALID">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_RREADY">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_RDATA">in, 32, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_RLAST">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_RID">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_RUSER">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_RRESP">in, 2, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_BVALID">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_BREADY">out, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_BRESP">in, 2, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_BID">in, 1, m_axi, gmem_7, pointer</column>
<column name="m_axi_gmem_7_BUSER">in, 1, m_axi, gmem_7, pointer</column>
</table>
</item>
</section>
</profile>
