glabel cpuGetOffsetAddress
/* 8003D348 00038868  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8003D34C 0003886C  7C 08 02 A6 */	mflr r0
/* 8003D350 00038870  90 01 00 34 */	stw r0, 0x34(r1)
/* 8003D354 00038874  39 61 00 30 */	addi r11, r1, 0x30
/* 8003D358 00038878  48 11 F5 E5 */	bl __save_registersr25
/* 8003D35C 0003887C  64 C0 80 00 */	oris r0, r6, 0x8000
/* 8003D360 00038880  7D 06 3A 14 */	add r8, r6, r7
/* 8003D364 00038884  90 04 00 00 */	stw r0, 0(r4)
/* 8003D368 00038888  64 C9 A0 00 */	oris r9, r6, 0xa000
/* 8003D36C 0003888C  38 00 00 30 */	li r0, 0x30
/* 8003D370 00038890  39 40 00 08 */	li r10, 8
/* 8003D374 00038894  91 24 00 04 */	stw r9, 4(r4)
/* 8003D378 00038898  39 20 00 02 */	li r9, 2
/* 8003D37C 0003889C  3F 60 00 02 */	lis r27, 2
/* 8003D380 000388A0  3F A0 00 20 */	lis r29, 0x20
/* 8003D384 000388A4  3C E0 00 08 */	lis r7, 8
/* 8003D388 000388A8  3F 80 00 80 */	lis r28, 0x80
/* 8003D38C 000388AC  3F C0 02 00 */	lis r30, 0x200
/* 8003D390 000388B0  39 80 E0 00 */	li r12, -8192
/* 8003D394 000388B4  3B E0 FF C0 */	li r31, -64
/* 8003D398 000388B8  7C 09 03 A6 */	mtctr r0
/* 8003D39C 000388BC  39 08 FF FF */	addi r8, r8, -1
lbl_8003D3A0:
/* 8003D3A0 000388C0  83 43 02 4C */	lwz r26, 0x24c(r3)
/* 8003D3A4 000388C4  57 40 07 BD */	rlwinm. r0, r26, 0, 0x1e, 0x1e
/* 8003D3A8 000388C8  41 82 00 F8 */	beq lbl_8003D4A0
/* 8003D3AC 000388CC  80 03 02 64 */	lwz r0, 0x264(r3)
/* 8003D3B0 000388D0  39 67 FF FF */	addi r11, r7, -1
/* 8003D3B4 000388D4  60 00 1F FF */	ori r0, r0, 0x1fff
/* 8003D3B8 000388D8  7C 00 58 00 */	cmpw r0, r11
/* 8003D3BC 000388DC  41 82 00 78 */	beq lbl_8003D434
/* 8003D3C0 000388E0  40 80 00 2C */	bge lbl_8003D3EC
/* 8003D3C4 000388E4  2C 00 7F FF */	cmpwi r0, 0x7fff
/* 8003D3C8 000388E8  41 82 00 5C */	beq lbl_8003D424
/* 8003D3CC 000388EC  40 80 00 10 */	bge lbl_8003D3DC
/* 8003D3D0 000388F0  2C 00 1F FF */	cmpwi r0, 0x1fff
/* 8003D3D4 000388F4  41 82 00 48 */	beq lbl_8003D41C
/* 8003D3D8 000388F8  48 00 00 7C */	b lbl_8003D454
lbl_8003D3DC:
/* 8003D3DC 000388FC  39 7B FF FF */	addi r11, r27, -1
/* 8003D3E0 00038900  7C 00 58 00 */	cmpw r0, r11
/* 8003D3E4 00038904  41 82 00 48 */	beq lbl_8003D42C
/* 8003D3E8 00038908  48 00 00 6C */	b lbl_8003D454
lbl_8003D3EC:
/* 8003D3EC 0003890C  39 7C FF FF */	addi r11, r28, -1
/* 8003D3F0 00038910  7C 00 58 00 */	cmpw r0, r11
/* 8003D3F4 00038914  41 82 00 50 */	beq lbl_8003D444
/* 8003D3F8 00038918  40 80 00 14 */	bge lbl_8003D40C
/* 8003D3FC 0003891C  39 7D FF FF */	addi r11, r29, -1
/* 8003D400 00038920  7C 00 58 00 */	cmpw r0, r11
/* 8003D404 00038924  41 82 00 38 */	beq lbl_8003D43C
/* 8003D408 00038928  48 00 00 4C */	b lbl_8003D454
lbl_8003D40C:
/* 8003D40C 0003892C  39 7E FF FF */	addi r11, r30, -1
/* 8003D410 00038930  7C 00 58 00 */	cmpw r0, r11
/* 8003D414 00038934  41 82 00 38 */	beq lbl_8003D44C
/* 8003D418 00038938  48 00 00 3C */	b lbl_8003D454
lbl_8003D41C:
/* 8003D41C 0003893C  3B 20 10 00 */	li r25, 0x1000
/* 8003D420 00038940  48 00 00 3C */	b lbl_8003D45C
lbl_8003D424:
/* 8003D424 00038944  3B 20 40 00 */	li r25, 0x4000
/* 8003D428 00038948  48 00 00 34 */	b lbl_8003D45C
lbl_8003D42C:
/* 8003D42C 0003894C  3F 20 00 01 */	lis r25, 1
/* 8003D430 00038950  48 00 00 2C */	b lbl_8003D45C
lbl_8003D434:
/* 8003D434 00038954  3F 20 00 04 */	lis r25, 4
/* 8003D438 00038958  48 00 00 24 */	b lbl_8003D45C
lbl_8003D43C:
/* 8003D43C 0003895C  3F 20 00 10 */	lis r25, 0x10
/* 8003D440 00038960  48 00 00 1C */	b lbl_8003D45C
lbl_8003D444:
/* 8003D444 00038964  3F 20 00 40 */	lis r25, 0x40
/* 8003D448 00038968  48 00 00 14 */	b lbl_8003D45C
lbl_8003D44C:
/* 8003D44C 0003896C  3F 20 01 00 */	lis r25, 0x100
/* 8003D450 00038970  48 00 00 0C */	b lbl_8003D45C
lbl_8003D454:
/* 8003D454 00038974  38 60 00 00 */	li r3, 0
/* 8003D458 00038978  48 00 00 58 */	b lbl_8003D4B0
lbl_8003D45C:
/* 8003D45C 0003897C  7F 4B F8 38 */	and r11, r26, r31
/* 8003D460 00038980  7C DA 00 38 */	and r26, r6, r0
/* 8003D464 00038984  55 6B 30 32 */	slwi r11, r11, 6
/* 8003D468 00038988  7D 6B D2 14 */	add r11, r11, r26
/* 8003D46C 0003898C  7C 0B 40 40 */	cmplw r11, r8
/* 8003D470 00038990  40 80 00 30 */	bge lbl_8003D4A0
/* 8003D474 00038994  7D 6B CA 14 */	add r11, r11, r25
/* 8003D478 00038998  39 6B FF FF */	addi r11, r11, -1
/* 8003D47C 0003899C  7C 0B 30 40 */	cmplw r11, r6
/* 8003D480 000389A0  41 80 00 20 */	blt lbl_8003D4A0
/* 8003D484 000389A4  81 63 02 5C */	lwz r11, 0x25c(r3)
/* 8003D488 000389A8  39 29 00 01 */	addi r9, r9, 1
/* 8003D48C 000389AC  7D 6B 60 38 */	and r11, r11, r12
/* 8003D490 000389B0  7D 60 00 78 */	andc r0, r11, r0
/* 8003D494 000389B4  7C 00 D3 78 */	or r0, r0, r26
/* 8003D498 000389B8  7C 04 51 2E */	stwx r0, r4, r10
/* 8003D49C 000389BC  39 4A 00 04 */	addi r10, r10, 4
lbl_8003D4A0:
/* 8003D4A0 000389C0  38 63 00 28 */	addi r3, r3, 0x28
/* 8003D4A4 000389C4  42 00 FE FC */	bdnz lbl_8003D3A0
/* 8003D4A8 000389C8  91 25 00 00 */	stw r9, 0(r5)
/* 8003D4AC 000389CC  38 60 00 01 */	li r3, 1
lbl_8003D4B0:
/* 8003D4B0 000389D0  39 61 00 30 */	addi r11, r1, 0x30
/* 8003D4B4 000389D4  48 11 F4 D5 */	bl __restore_registersr25
/* 8003D4B8 000389D8  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8003D4BC 000389DC  7C 08 03 A6 */	mtlr r0
/* 8003D4C0 000389E0  38 21 00 30 */	addi r1, r1, 0x30
/* 8003D4C4 000389E4  4E 80 00 20 */	blr 

