{'feedback_value': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['q', 'q']],
                    'DLines': ['17:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4811e4ee90>]},
 'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['15:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4811e56750>]},
 'r_reg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
           'CLines': [[None, None, '20:C'], [None, None, '20:C']],
           'Clocked': True,
           'DDeps': [['feedback_value'], []],
           'DLines': ['28:D', '23:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4811ea6950>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4811ebd610>]}}
