

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Tue Aug 25 18:33:52 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.812|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1354|  1354|  1354|  1354|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_KeccakF1600_StatePer_fu_305  |KeccakF1600_StatePer  |   50|   50|   50|   50|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   25|   25|         1|          -|          -|    25|    no    |
        |- Loop 2         |  752|  752|       376|          -|          -|     2|    no    |
        | + Loop 2.1      |  323|  323|        19|          -|          -|    17|    no    |
        |  ++ Loop 2.1.1  |   16|   16|         2|          -|          -|     8|    no    |
        |- Loop 3         |  136|  136|         1|          -|          -|   136|    no    |
        |- Loop 4         |  112|  112|         2|          -|          -|    56|    no    |
        |- Loop 5         |  323|  323|        19|          -|          -|    17|    no    |
        | + Loop 5.1      |   16|   16|         2|          -|          -|     8|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     901|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      -|    3110|   16883|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     375|
|Register         |        -|      -|     269|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      0|    3379|   18159|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|       1|      14|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+-------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------------------+----------------------+---------+-------+------+-------+
    |grp_KeccakF1600_StatePer_fu_305  |KeccakF1600_StatePer  |        2|      0|  3110|  16883|
    +---------------------------------+----------------------+---------+-------+------+-------+
    |Total                            |                      |        2|      0|  3110|  16883|
    +---------------------------------+----------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |t_U    |keccak_absorb_t  |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                 |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |i_28_fu_324_p2         |     +    |      0|  0|   15|           5|           1|
    |i_30_fu_458_p2         |     +    |      0|  0|   15|           8|           1|
    |i_31_fu_380_p2         |     +    |      0|  0|   13|           4|           1|
    |i_32_fu_512_p2         |     +    |      0|  0|   15|           5|           1|
    |i_7_fu_346_p2          |     +    |      0|  0|   15|           5|           1|
    |i_8_fu_536_p2          |     +    |      0|  0|   13|           4|           1|
    |mlen_assign_fu_364_p2  |     +    |      0|  0|   16|           9|           9|
    |p_rec_fu_441_p2        |     +    |      0|  0|   16|           9|           8|
    |sum9_fu_484_p2         |     +    |      0|  0|   16|           9|           9|
    |sum_i4_fu_542_p2       |     +    |      0|  0|   15|           8|           8|
    |sum_i_fu_392_p2        |     +    |      0|  0|    9|           9|           9|
    |tmp1_fu_386_p2         |     +    |      0|  0|    9|           9|           9|
    |tmp_89_fu_478_p2       |     +    |      0|  0|   15|           6|           1|
    |exitcond2_fu_472_p2    |   icmp   |      0|  0|   11|           6|           5|
    |exitcond3_fu_452_p2    |   icmp   |      0|  0|   11|           8|           8|
    |exitcond4_fu_340_p2    |   icmp   |      0|  0|   11|           5|           5|
    |exitcond_fu_506_p2     |   icmp   |      0|  0|   11|           5|           5|
    |tmp_fu_318_p2          |   icmp   |      0|  0|   11|           5|           4|
    |tmp_i3_fu_530_p2       |   icmp   |      0|  0|   11|           4|           5|
    |tmp_i_fu_374_p2        |   icmp   |      0|  0|   11|           4|           5|
    |tmp_s_fu_330_p2        |   icmp   |      0|  0|   13|           9|           8|
    |r_12_fu_578_p2         |    or    |      0|  0|   64|          64|          64|
    |r_fu_428_p2            |    or    |      0|  0|   64|          64|          64|
    |t_d1                   |    or    |      0|  0|    9|           8|           9|
    |tmp_132_i_fu_422_p2    |    shl   |      0|  0|  182|          64|          64|
    |tmp_136_i_fu_572_p2    |    shl   |      0|  0|  182|          64|          64|
    |tmp_91_fu_434_p2       |    xor   |      0|  0|   64|          64|          64|
    |tmp_93_fu_584_p2       |    xor   |      0|  0|   64|          64|          64|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  901|         528|         497|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  85|         17|    1|         17|
    |i_1_reg_213       |   9|          2|    5|         10|
    |i_29_reg_189      |   9|          2|    9|         18|
    |i_2_reg_248       |   9|          2|    8|         16|
    |i_3_reg_259       |   9|          2|    6|         12|
    |i_4_reg_270       |   9|          2|    5|         10|
    |i_i2_reg_293      |   9|          2|    4|          8|
    |i_i_reg_236       |   9|          2|    4|          8|
    |i_reg_178         |   9|          2|    5|         10|
    |m_address0        |  15|          3|    9|         27|
    |p_01_rec_reg_201  |   9|          2|    9|         18|
    |r_i1_reg_281      |   9|          2|   64|        128|
    |r_i_reg_224       |   9|          2|   64|        128|
    |s_address0        |  38|          7|    5|         35|
    |s_ce0             |  15|          3|    1|          3|
    |s_ce1             |   9|          2|    1|          2|
    |s_d0              |  27|          5|   64|        320|
    |s_we0             |  15|          3|    1|          3|
    |s_we1             |   9|          2|    1|          2|
    |t_address0        |  27|          5|    8|         40|
    |t_address1        |  15|          3|    8|         24|
    |t_d0              |  21|          4|    8|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             | 375|         76|  290|        871|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  16|   0|   16|          0|
    |grp_KeccakF1600_StatePer_fu_305_ap_start_reg  |   1|   0|    1|          0|
    |i_1_cast_reg_602                              |   5|   0|   64|         59|
    |i_1_reg_213                                   |   5|   0|    5|          0|
    |i_29_reg_189                                  |   9|   0|    9|          0|
    |i_2_reg_248                                   |   8|   0|    8|          0|
    |i_31_reg_628                                  |   4|   0|    4|          0|
    |i_32_reg_693                                  |   5|   0|    5|          0|
    |i_3_cast6_reg_661                             |   6|   0|   64|         58|
    |i_3_reg_259                                   |   6|   0|    6|          0|
    |i_4_cast5_reg_685                             |   5|   0|   64|         59|
    |i_4_reg_270                                   |   5|   0|    5|          0|
    |i_7_reg_610                                   |   5|   0|    5|          0|
    |i_8_reg_706                                   |   4|   0|    4|          0|
    |i_i2_reg_293                                  |   4|   0|    4|          0|
    |i_i_reg_236                                   |   4|   0|    4|          0|
    |i_reg_178                                     |   5|   0|    5|          0|
    |mlen_assign_reg_620                           |   9|   0|    9|          0|
    |p_01_rec_reg_201                              |   9|   0|    9|          0|
    |r_i1_reg_281                                  |  64|   0|   64|          0|
    |r_i_reg_224                                   |  64|   0|   64|          0|
    |s_addr_3_reg_638                              |   5|   0|    5|          0|
    |s_addr_4_reg_716                              |   5|   0|    5|          0|
    |tmp_89_reg_669                                |   6|   0|    6|          0|
    |tmp_92_reg_698                                |   5|   0|    8|          3|
    |tmp_97_cast_reg_615                           |   5|   0|    9|          4|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 269|   0|  452|        183|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|s_address0  | out |    5|  ap_memory |       s       |     array    |
|s_ce0       | out |    1|  ap_memory |       s       |     array    |
|s_we0       | out |    1|  ap_memory |       s       |     array    |
|s_d0        | out |   64|  ap_memory |       s       |     array    |
|s_q0        |  in |   64|  ap_memory |       s       |     array    |
|s_address1  | out |    5|  ap_memory |       s       |     array    |
|s_ce1       | out |    1|  ap_memory |       s       |     array    |
|s_we1       | out |    1|  ap_memory |       s       |     array    |
|s_d1        | out |   64|  ap_memory |       s       |     array    |
|s_q1        |  in |   64|  ap_memory |       s       |     array    |
|m_address0  | out |    9|  ap_memory |       m       |     array    |
|m_ce0       | out |    1|  ap_memory |       m       |     array    |
|m_q0        |  in |    8|  ap_memory |       m       |     array    |
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	4  / (!tmp_s)
	9  / (tmp_s)
4 --> 
	8  / (exitcond4)
	5  / (!exitcond4)
5 --> 
	6  / (!tmp_i)
	7  / (tmp_i)
6 --> 
	5  / true
7 --> 
	4  / true
8 --> 
	3  / true
9 --> 
	9  / (!exitcond3)
	10  / (exitcond3)
10 --> 
	11  / (!exitcond2)
	12  / (exitcond2)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond)
14 --> 
	15  / (!tmp_i3)
	16  / (tmp_i3)
15 --> 
	14  / true
16 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 17 [1/1] (2.77ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:377]   --->   Operation 17 'alloca' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 18 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:380]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_28, %2 ]"   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i to i64" [fips202.c:380]   --->   Operation 20 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.21ns)   --->   "%tmp = icmp eq i5 %i, -7" [fips202.c:380]   --->   Operation 21 'icmp' 'tmp' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%i_28 = add i5 %i, 1" [fips202.c:380]   --->   Operation 23 'add' 'i_28' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader2.preheader, label %2" [fips202.c:380]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %i_cast" [fips202.c:381]   --->   Operation 25 'getelementptr' 's_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:381]   --->   Operation 26 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:380]   --->   Operation 27 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %.preheader2" [fips202.c:395]   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%i_29 = phi i9 [ %mlen_assign, %6 ], [ -184, %.preheader2.preheader ]" [fips202.c:391]   --->   Operation 29 'phi' 'i_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_01_rec = phi i9 [ %p_rec, %6 ], [ 0, %.preheader2.preheader ]" [fips202.c:390]   --->   Operation 30 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.34ns)   --->   "%tmp_s = icmp ult i9 %i_29, 136" [fips202.c:383]   --->   Operation 31 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 32 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader1.preheader, label %.preheader6.preheader" [fips202.c:383]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.35ns)   --->   "br label %.preheader6" [fips202.c:385]   --->   Operation 34 'br' <Predicate = (!tmp_s)> <Delay = 1.35>
ST_3 : Operation 35 [1/1] (1.35ns)   --->   "br label %.preheader1" [fips202.c:393]   --->   Operation 35 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_7, %load64.2.exit ], [ 0, %.preheader6.preheader ]"   --->   Operation 36 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1 to i64" [fips202.c:385]   --->   Operation 37 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.21ns)   --->   "%exitcond4 = icmp eq i5 %i_1, -15" [fips202.c:385]   --->   Operation 38 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 39 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.54ns)   --->   "%i_7 = add i5 %i_1, 1" [fips202.c:385]   --->   Operation 40 'add' 'i_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %6, label %3" [fips202.c:385]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_88 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1, i3 0)" [fips202.c:386]   --->   Operation 42 'bitconcatenate' 'tmp_88' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_97_cast = zext i8 %tmp_88 to i9" [fips202.c:386]   --->   Operation 43 'zext' 'tmp_97_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:28->fips202.c:386]   --->   Operation 44 'br' <Predicate = (!exitcond4)> <Delay = 1.35>
ST_4 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:388]   --->   Operation 45 'call' <Predicate = (exitcond4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 46 [1/1] (1.73ns)   --->   "%mlen_assign = add i9 %i_29, -136" [fips202.c:391]   --->   Operation 46 'add' 'mlen_assign' <Predicate = (exitcond4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.83>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%r_i = phi i64 [ 0, %3 ], [ %r, %5 ]"   --->   Operation 47 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %3 ], [ %i_31, %5 ]"   --->   Operation 48 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i_i_cast = zext i4 %i_i to i9" [fips202.c:28->fips202.c:386]   --->   Operation 49 'zext' 'i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.21ns)   --->   "%tmp_i = icmp eq i4 %i_i, -8" [fips202.c:28->fips202.c:386]   --->   Operation 50 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 51 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.49ns)   --->   "%i_31 = add i4 %i_i, 1" [fips202.c:28->fips202.c:386]   --->   Operation 52 'add' 'i_31' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %load64.2.exit, label %5" [fips202.c:28->fips202.c:386]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i9 %i_i_cast, %p_01_rec" [fips202.c:29->fips202.c:386]   --->   Operation 54 'add' 'tmp1' <Predicate = (!tmp_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (3.05ns) (root node of TernaryAdder)   --->   "%sum_i = add i9 %tmp_97_cast, %tmp1" [fips202.c:29->fips202.c:386]   --->   Operation 55 'add' 'sum_i' <Predicate = (!tmp_i)> <Delay = 3.05> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i9 %sum_i to i64" [fips202.c:29->fips202.c:386]   --->   Operation 56 'zext' 'sum_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr [328 x i8]* %m, i64 0, i64 %sum_i_cast" [fips202.c:29->fips202.c:386]   --->   Operation 57 'getelementptr' 'm_addr_2' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (2.77ns)   --->   "%m_load_2 = load i8* %m_addr_2, align 1" [fips202.c:29->fips202.c:386]   --->   Operation 58 'load' 'm_load_2' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr [25 x i64]* %s, i64 0, i64 %i_1_cast" [fips202.c:386]   --->   Operation 59 'getelementptr' 's_addr_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_3, align 8" [fips202.c:386]   --->   Operation 60 'load' 's_load' <Predicate = (tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 6 <SV = 5> <Delay = 5.19>
ST_6 : Operation 61 [1/2] (2.77ns)   --->   "%m_load_2 = load i8* %m_addr_2, align 1" [fips202.c:29->fips202.c:386]   --->   Operation 61 'load' 'm_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_i_59 = zext i8 %m_load_2 to i64" [fips202.c:29->fips202.c:386]   --->   Operation 62 'zext' 'tmp_i_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_99 = trunc i4 %i_i to i3" [fips202.c:28->fips202.c:386]   --->   Operation 63 'trunc' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_131_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_99, i3 0)" [fips202.c:29->fips202.c:386]   --->   Operation 64 'bitconcatenate' 'tmp_131_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_131_i_cast = zext i6 %tmp_131_i to i64" [fips202.c:29->fips202.c:386]   --->   Operation 65 'zext' 'tmp_131_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_132_i = shl i64 %tmp_i_59, %tmp_131_i_cast" [fips202.c:29->fips202.c:386]   --->   Operation 66 'shl' 'tmp_132_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %tmp_132_i, %r_i" [fips202.c:29->fips202.c:386]   --->   Operation 67 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:28->fips202.c:386]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.35>
ST_7 : Operation 69 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_3, align 8" [fips202.c:386]   --->   Operation 69 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_7 : Operation 70 [1/1] (0.80ns)   --->   "%tmp_91 = xor i64 %s_load, %r_i" [fips202.c:386]   --->   Operation 70 'xor' 'tmp_91' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (2.77ns)   --->   "store i64 %tmp_91, i64* %s_addr_3, align 8" [fips202.c:386]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader6" [fips202.c:385]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.73>
ST_8 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer([25 x i64]* %s)" [fips202.c:388]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [1/1] (1.73ns)   --->   "%p_rec = add i9 %p_01_rec, 136" [fips202.c:390]   --->   Operation 74 'add' 'p_rec' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader2" [fips202.c:391]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.77>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%i_2 = phi i8 [ %i_30, %7 ], [ 0, %.preheader1.preheader ]"   --->   Operation 76 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%i_2_cast8 = zext i8 %i_2 to i64" [fips202.c:393]   --->   Operation 77 'zext' 'i_2_cast8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (1.24ns)   --->   "%exitcond3 = icmp eq i8 %i_2, -120" [fips202.c:393]   --->   Operation 78 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 136, i64 136, i64 136)"   --->   Operation 79 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (1.71ns)   --->   "%i_30 = add i8 %i_2, 1" [fips202.c:393]   --->   Operation 80 'add' 'i_30' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %7" [fips202.c:393]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_2_cast8" [fips202.c:394]   --->   Operation 82 'getelementptr' 't_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (2.77ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:394]   --->   Operation 83 'store' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader1" [fips202.c:393]   --->   Operation 84 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:395]   --->   Operation 85 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 10 <SV = 4> <Delay = 4.50>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%i_3 = phi i6 [ %tmp_89, %8 ], [ 0, %.preheader.preheader ]" [fips202.c:395]   --->   Operation 86 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%i_3_cast7 = zext i6 %i_3 to i9" [fips202.c:395]   --->   Operation 87 'zext' 'i_3_cast7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%i_3_cast6 = zext i6 %i_3 to i64" [fips202.c:395]   --->   Operation 88 'zext' 'i_3_cast6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.22ns)   --->   "%exitcond2 = icmp eq i6 %i_3, -8" [fips202.c:395]   --->   Operation 89 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 90 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.60ns)   --->   "%tmp_89 = add i6 %i_3, 1" [fips202.c:395]   --->   Operation 91 'add' 'tmp_89' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %9, label %8" [fips202.c:395]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.73ns)   --->   "%sum9 = add i9 %i_3_cast7, -240" [fips202.c:396]   --->   Operation 93 'add' 'sum9' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%sum9_cast = zext i9 %sum9 to i64" [fips202.c:396]   --->   Operation 94 'zext' 'sum9_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [328 x i8]* %m, i64 0, i64 %sum9_cast" [fips202.c:396]   --->   Operation 95 'getelementptr' 'm_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:396]   --->   Operation 96 'load' 'm_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:398]   --->   Operation 97 'getelementptr' 't_addr_3' <Predicate = (exitcond2)> <Delay = 0.00>
ST_10 : Operation 98 [2/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_3, align 1" [fips202.c:398]   --->   Operation 98 'load' 't_load' <Predicate = (exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 11 <SV = 5> <Delay = 5.54>
ST_11 : Operation 99 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:396]   --->   Operation 99 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_3_cast6" [fips202.c:396]   --->   Operation 100 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %t_addr_4, align 1" [fips202.c:396]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:395]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.54>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 56" [fips202.c:397]   --->   Operation 103 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (2.77ns)   --->   "store i8 6, i8* %t_addr_2, align 8" [fips202.c:397]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_12 : Operation 105 [1/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_3, align 1" [fips202.c:398]   --->   Operation 105 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_90 = or i8 %t_load, -128" [fips202.c:398]   --->   Operation 106 'or' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (2.77ns)   --->   "store i8 %tmp_90, i8* %t_addr_3, align 1" [fips202.c:398]   --->   Operation 107 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_12 : Operation 108 [1/1] (1.35ns)   --->   "br label %10" [fips202.c:399]   --->   Operation 108 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 6> <Delay = 1.54>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%i_4 = phi i5 [ 0, %9 ], [ %i_32, %load64.exit ]"   --->   Operation 109 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%i_4_cast5 = zext i5 %i_4 to i64" [fips202.c:399]   --->   Operation 110 'zext' 'i_4_cast5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i5 %i_4, -15" [fips202.c:399]   --->   Operation 111 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 112 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (1.54ns)   --->   "%i_32 = add i5 %i_4, 1" [fips202.c:399]   --->   Operation 113 'add' 'i_32' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %14, label %11" [fips202.c:399]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_4, i3 0)" [fips202.c:400]   --->   Operation 115 'bitconcatenate' 'tmp_92' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (1.35ns)   --->   "br label %12" [fips202.c:28->fips202.c:400]   --->   Operation 116 'br' <Predicate = (!exitcond)> <Delay = 1.35>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [fips202.c:401]   --->   Operation 117 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 4.49>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%r_i1 = phi i64 [ 0, %11 ], [ %r_12, %13 ]"   --->   Operation 118 'phi' 'r_i1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%i_i2 = phi i4 [ 0, %11 ], [ %i_8, %13 ]"   --->   Operation 119 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%i_i2_cast3 = zext i4 %i_i2 to i8" [fips202.c:28->fips202.c:400]   --->   Operation 120 'zext' 'i_i2_cast3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (1.21ns)   --->   "%tmp_i3 = icmp eq i4 %i_i2, -8" [fips202.c:28->fips202.c:400]   --->   Operation 121 'icmp' 'tmp_i3' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 122 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (1.49ns)   --->   "%i_8 = add i4 %i_i2, 1" [fips202.c:28->fips202.c:400]   --->   Operation 123 'add' 'i_8' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_i3, label %load64.exit, label %13" [fips202.c:28->fips202.c:400]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.71ns)   --->   "%sum_i4 = add i8 %tmp_92, %i_i2_cast3" [fips202.c:29->fips202.c:400]   --->   Operation 125 'add' 'sum_i4' <Predicate = (!tmp_i3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%sum_i4_cast = zext i8 %sum_i4 to i64" [fips202.c:29->fips202.c:400]   --->   Operation 126 'zext' 'sum_i4_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i4_cast" [fips202.c:29->fips202.c:400]   --->   Operation 127 'getelementptr' 't_addr_5' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (2.77ns)   --->   "%t_load_2 = load i8* %t_addr_5, align 1" [fips202.c:29->fips202.c:400]   --->   Operation 128 'load' 't_load_2' <Predicate = (!tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr [25 x i64]* %s, i64 0, i64 %i_4_cast5" [fips202.c:400]   --->   Operation 129 'getelementptr' 's_addr_4' <Predicate = (tmp_i3)> <Delay = 0.00>
ST_14 : Operation 130 [2/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_4, align 8" [fips202.c:400]   --->   Operation 130 'load' 's_load_1' <Predicate = (tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 15 <SV = 8> <Delay = 5.19>
ST_15 : Operation 131 [1/2] (2.77ns)   --->   "%t_load_2 = load i8* %t_addr_5, align 1" [fips202.c:29->fips202.c:400]   --->   Operation 131 'load' 't_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node r_12)   --->   "%tmp_i7 = zext i8 %t_load_2 to i64" [fips202.c:29->fips202.c:400]   --->   Operation 132 'zext' 'tmp_i7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node r_12)   --->   "%tmp_100 = trunc i4 %i_i2 to i3" [fips202.c:28->fips202.c:400]   --->   Operation 133 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node r_12)   --->   "%tmp_135_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_100, i3 0)" [fips202.c:29->fips202.c:400]   --->   Operation 134 'bitconcatenate' 'tmp_135_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node r_12)   --->   "%tmp_135_i_cast = zext i6 %tmp_135_i to i64" [fips202.c:29->fips202.c:400]   --->   Operation 135 'zext' 'tmp_135_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node r_12)   --->   "%tmp_136_i = shl i64 %tmp_i7, %tmp_135_i_cast" [fips202.c:29->fips202.c:400]   --->   Operation 136 'shl' 'tmp_136_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (2.42ns) (out node of the LUT)   --->   "%r_12 = or i64 %tmp_136_i, %r_i1" [fips202.c:29->fips202.c:400]   --->   Operation 137 'or' 'r_12' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "br label %12" [fips202.c:28->fips202.c:400]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 8> <Delay = 6.35>
ST_16 : Operation 139 [1/2] (2.77ns)   --->   "%s_load_1 = load i64* %s_addr_4, align 8" [fips202.c:400]   --->   Operation 139 'load' 's_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_16 : Operation 140 [1/1] (0.80ns)   --->   "%tmp_93 = xor i64 %s_load_1, %r_i1" [fips202.c:400]   --->   Operation 140 'xor' 'tmp_93' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (2.77ns)   --->   "store i64 %tmp_93, i64* %s_addr_4, align 8" [fips202.c:400]   --->   Operation 141 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "br label %10" [fips202.c:399]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t              (alloca           ) [ 00111111111111111]
StgValue_18    (br               ) [ 01100000000000000]
i              (phi              ) [ 00100000000000000]
i_cast         (zext             ) [ 00000000000000000]
tmp            (icmp             ) [ 00100000000000000]
empty          (speclooptripcount) [ 00000000000000000]
i_28           (add              ) [ 01100000000000000]
StgValue_24    (br               ) [ 00000000000000000]
s_addr         (getelementptr    ) [ 00000000000000000]
StgValue_26    (store            ) [ 00000000000000000]
StgValue_27    (br               ) [ 01100000000000000]
StgValue_28    (br               ) [ 00111111100000000]
i_29           (phi              ) [ 00011111000000000]
p_01_rec       (phi              ) [ 00011111100000000]
tmp_s          (icmp             ) [ 00011111100000000]
empty_56       (speclooptripcount) [ 00000000000000000]
StgValue_33    (br               ) [ 00000000000000000]
StgValue_34    (br               ) [ 00011111100000000]
StgValue_35    (br               ) [ 00011111110000000]
i_1            (phi              ) [ 00001000000000000]
i_1_cast       (zext             ) [ 00000110000000000]
exitcond4      (icmp             ) [ 00011111100000000]
empty_57       (speclooptripcount) [ 00000000000000000]
i_7            (add              ) [ 00011111100000000]
StgValue_41    (br               ) [ 00000000000000000]
tmp_88         (bitconcatenate   ) [ 00000000000000000]
tmp_97_cast    (zext             ) [ 00000110000000000]
StgValue_44    (br               ) [ 00011111100000000]
mlen_assign    (add              ) [ 00110000100000000]
r_i            (phi              ) [ 00000111000000000]
i_i            (phi              ) [ 00000110000000000]
i_i_cast       (zext             ) [ 00000000000000000]
tmp_i          (icmp             ) [ 00011111100000000]
empty_58       (speclooptripcount) [ 00000000000000000]
i_31           (add              ) [ 00011111100000000]
StgValue_53    (br               ) [ 00000000000000000]
tmp1           (add              ) [ 00000000000000000]
sum_i          (add              ) [ 00000000000000000]
sum_i_cast     (zext             ) [ 00000000000000000]
m_addr_2       (getelementptr    ) [ 00000010000000000]
s_addr_3       (getelementptr    ) [ 00000001000000000]
m_load_2       (load             ) [ 00000000000000000]
tmp_i_59       (zext             ) [ 00000000000000000]
tmp_99         (trunc            ) [ 00000000000000000]
tmp_131_i      (bitconcatenate   ) [ 00000000000000000]
tmp_131_i_cast (zext             ) [ 00000000000000000]
tmp_132_i      (shl              ) [ 00000000000000000]
r              (or               ) [ 00011111100000000]
StgValue_68    (br               ) [ 00011111100000000]
s_load         (load             ) [ 00000000000000000]
tmp_91         (xor              ) [ 00000000000000000]
StgValue_71    (store            ) [ 00000000000000000]
StgValue_72    (br               ) [ 00011111100000000]
StgValue_73    (call             ) [ 00000000000000000]
p_rec          (add              ) [ 00111111100000000]
StgValue_75    (br               ) [ 00111111100000000]
i_2            (phi              ) [ 00000000010000000]
i_2_cast8      (zext             ) [ 00000000000000000]
exitcond3      (icmp             ) [ 00000000010000000]
empty_60       (speclooptripcount) [ 00000000000000000]
i_30           (add              ) [ 00010000010000000]
StgValue_81    (br               ) [ 00000000000000000]
t_addr         (getelementptr    ) [ 00000000000000000]
StgValue_83    (store            ) [ 00000000000000000]
StgValue_84    (br               ) [ 00010000010000000]
StgValue_85    (br               ) [ 00000000011100000]
i_3            (phi              ) [ 00000000001000000]
i_3_cast7      (zext             ) [ 00000000000000000]
i_3_cast6      (zext             ) [ 00000000000100000]
exitcond2      (icmp             ) [ 00000000001100000]
empty_61       (speclooptripcount) [ 00000000000000000]
tmp_89         (add              ) [ 00000000011100000]
StgValue_92    (br               ) [ 00000000000000000]
sum9           (add              ) [ 00000000000000000]
sum9_cast      (zext             ) [ 00000000000000000]
m_addr         (getelementptr    ) [ 00000000000100000]
t_addr_3       (getelementptr    ) [ 00000000000010000]
m_load         (load             ) [ 00000000000000000]
t_addr_4       (getelementptr    ) [ 00000000000000000]
StgValue_101   (store            ) [ 00000000000000000]
StgValue_102   (br               ) [ 00000000011100000]
t_addr_2       (getelementptr    ) [ 00000000000000000]
StgValue_104   (store            ) [ 00000000000000000]
t_load         (load             ) [ 00000000000000000]
tmp_90         (or               ) [ 00000000000000000]
StgValue_107   (store            ) [ 00000000000000000]
StgValue_108   (br               ) [ 00000000000011111]
i_4            (phi              ) [ 00000000000001000]
i_4_cast5      (zext             ) [ 00000000000000110]
exitcond       (icmp             ) [ 00000000000001111]
empty_62       (speclooptripcount) [ 00000000000000000]
i_32           (add              ) [ 00000000000011111]
StgValue_114   (br               ) [ 00000000000000000]
tmp_92         (bitconcatenate   ) [ 00000000000000110]
StgValue_116   (br               ) [ 00000000000001111]
StgValue_117   (ret              ) [ 00000000000000000]
r_i1           (phi              ) [ 00000000000000111]
i_i2           (phi              ) [ 00000000000000110]
i_i2_cast3     (zext             ) [ 00000000000000000]
tmp_i3         (icmp             ) [ 00000000000001111]
empty_63       (speclooptripcount) [ 00000000000000000]
i_8            (add              ) [ 00000000000001111]
StgValue_124   (br               ) [ 00000000000000000]
sum_i4         (add              ) [ 00000000000000000]
sum_i4_cast    (zext             ) [ 00000000000000000]
t_addr_5       (getelementptr    ) [ 00000000000000010]
s_addr_4       (getelementptr    ) [ 00000000000000001]
t_load_2       (load             ) [ 00000000000000000]
tmp_i7         (zext             ) [ 00000000000000000]
tmp_100        (trunc            ) [ 00000000000000000]
tmp_135_i      (bitconcatenate   ) [ 00000000000000000]
tmp_135_i_cast (zext             ) [ 00000000000000000]
tmp_136_i      (shl              ) [ 00000000000000000]
r_12           (or               ) [ 00000000000001111]
StgValue_138   (br               ) [ 00000000000001111]
s_load_1       (load             ) [ 00000000000000000]
tmp_93         (xor              ) [ 00000000000000000]
StgValue_141   (store            ) [ 00000000000000000]
StgValue_142   (br               ) [ 00000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="t_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="s_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="5" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_26/2 s_load/5 StgValue_71/7 s_load_1/14 StgValue_141/16 "/>
</bind>
</comp>

<comp id="92" class="1004" name="m_addr_2_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load_2/5 m_load/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="s_addr_3_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="1"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_3/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="t_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="8" slack="0"/>
<pin id="160" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
<pin id="162" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_83/9 t_load/10 StgValue_101/11 StgValue_104/12 StgValue_107/12 t_load_2/14 "/>
</bind>
</comp>

<comp id="126" class="1004" name="m_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="9" slack="0"/>
<pin id="130" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="t_addr_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="t_addr_4_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="1"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="t_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/12 "/>
</bind>
</comp>

<comp id="163" class="1004" name="t_addr_5_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/14 "/>
</bind>
</comp>

<comp id="170" class="1004" name="s_addr_4_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="1"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_4/14 "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_29_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="1"/>
<pin id="191" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_29 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_29_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="9" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_29/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="p_01_rec_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="1"/>
<pin id="203" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_01_rec (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_01_rec_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_rec/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_1_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="r_i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="r_i_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="64" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/5 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_i_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="1"/>
<pin id="250" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_2_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_3_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="i_3_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_4_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="1"/>
<pin id="272" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_4_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="5" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/13 "/>
</bind>
</comp>

<comp id="281" class="1005" name="r_i1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i1 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="r_i1_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="64" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i1/14 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_i2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="4" slack="1"/>
<pin id="295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_i2_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/14 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_KeccakF1600_StatePer_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="64" slack="0"/>
<pin id="309" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_45/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="5" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_28_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="9" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_1_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="exitcond4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_88_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_97_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_97_cast/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mlen_assign_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="0" index="1" bw="9" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mlen_assign/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_i_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_31_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="2"/>
<pin id="389" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sum_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="0" index="1" bw="9" slack="0"/>
<pin id="395" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sum_i_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_i_59_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_59/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_99_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_99/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_131_i_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_131_i/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_131_i_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_131_i_cast/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_132_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_132_i/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="r_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="1"/>
<pin id="431" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_91_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="1"/>
<pin id="437" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_91/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_rec_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="2"/>
<pin id="443" dir="0" index="1" bw="9" slack="0"/>
<pin id="444" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="i_2_cast8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast8/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="exitcond3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_30_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_3_cast7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast7/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_3_cast6_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast6/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="exitcond2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_89_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_89/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sum9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sum9_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_90_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_90/12 "/>
</bind>
</comp>

<comp id="502" class="1004" name="i_4_cast5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast5/13 "/>
</bind>
</comp>

<comp id="506" class="1004" name="exitcond_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="i_32_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_32/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_92_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_92/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="i_i2_cast3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i2_cast3/14 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_i3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="i_8_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sum_i4_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="1"/>
<pin id="544" dir="0" index="1" bw="4" slack="0"/>
<pin id="545" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i4/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sum_i4_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i4_cast/14 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_i7_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i7/15 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_100_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_100/15 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_135_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="0" index="1" bw="3" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_135_i/15 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_135_i_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_135_i_cast/15 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_136_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_136_i/15 "/>
</bind>
</comp>

<comp id="578" class="1004" name="r_12_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="1"/>
<pin id="581" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_12/15 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_93_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="1"/>
<pin id="587" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_93/16 "/>
</bind>
</comp>

<comp id="594" class="1005" name="i_28_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="602" class="1005" name="i_1_cast_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_1_cast "/>
</bind>
</comp>

<comp id="610" class="1005" name="i_7_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_97_cast_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="1"/>
<pin id="617" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97_cast "/>
</bind>
</comp>

<comp id="620" class="1005" name="mlen_assign_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="1"/>
<pin id="622" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mlen_assign "/>
</bind>
</comp>

<comp id="628" class="1005" name="i_31_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="4" slack="0"/>
<pin id="630" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_31 "/>
</bind>
</comp>

<comp id="633" class="1005" name="m_addr_2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="1"/>
<pin id="635" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="638" class="1005" name="s_addr_3_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="1"/>
<pin id="640" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="r_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="1"/>
<pin id="645" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_rec_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="1"/>
<pin id="650" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="656" class="1005" name="i_30_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="661" class="1005" name="i_3_cast6_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="1"/>
<pin id="663" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_3_cast6 "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_89_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="0"/>
<pin id="671" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="674" class="1005" name="m_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="1"/>
<pin id="676" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="t_addr_3_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="1"/>
<pin id="681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_3 "/>
</bind>
</comp>

<comp id="685" class="1005" name="i_4_cast5_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_4_cast5 "/>
</bind>
</comp>

<comp id="693" class="1005" name="i_32_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="0"/>
<pin id="695" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_32 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_92_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="706" class="1005" name="i_8_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="711" class="1005" name="t_addr_5_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="1"/>
<pin id="713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

<comp id="716" class="1005" name="s_addr_4_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="1"/>
<pin id="718" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_4 "/>
</bind>
</comp>

<comp id="721" class="1005" name="r_12_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="1"/>
<pin id="723" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="68" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="99" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="70" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="0" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="4" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="182" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="322"><net_src comp="182" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="182" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="16" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="193" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="217" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="217" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="217" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="16" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="217" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="189" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="240" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="240" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="240" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="370" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="201" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="405"><net_src comp="99" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="236" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="34" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="402" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="224" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="85" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="224" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="440"><net_src comp="434" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="445"><net_src comp="201" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="252" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="456"><net_src comp="252" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="252" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="56" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="263" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="263" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="263" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="263" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="464" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="499"><net_src comp="119" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="72" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="2"/><net_sink comp="119" pin=4"/></net>

<net id="505"><net_src comp="274" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="274" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="28" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="274" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="16" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="32" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="274" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="34" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="297" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="297" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="42" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="297" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="46" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="526" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="555"><net_src comp="119" pin="7"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="293" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="48" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="34" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="552" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="281" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="85" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="281" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="584" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="597"><net_src comp="324" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="605"><net_src comp="336" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="613"><net_src comp="346" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="618"><net_src comp="360" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="623"><net_src comp="364" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="631"><net_src comp="380" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="636"><net_src comp="92" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="641"><net_src comp="105" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="646"><net_src comp="428" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="651"><net_src comp="441" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="659"><net_src comp="458" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="664"><net_src comp="468" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="672"><net_src comp="478" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="677"><net_src comp="126" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="682"><net_src comp="134" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="688"><net_src comp="502" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="696"><net_src comp="512" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="701"><net_src comp="518" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="709"><net_src comp="536" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="714"><net_src comp="163" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="719"><net_src comp="170" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="724"><net_src comp="578" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="285" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {2 4 7 8 16 }
	Port: m | {}
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: keccak_absorb : s | {4 5 7 8 14 16 }
	Port: keccak_absorb : m | {5 6 10 11 }
	Port: keccak_absorb : KeccakF_RoundConstan | {4 8 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		i_28 : 1
		StgValue_24 : 2
		s_addr : 2
		StgValue_26 : 3
	State 3
		tmp_s : 1
		StgValue_33 : 2
	State 4
		i_1_cast : 1
		exitcond4 : 1
		i_7 : 1
		StgValue_41 : 2
		tmp_88 : 1
		tmp_97_cast : 2
	State 5
		i_i_cast : 1
		tmp_i : 1
		i_31 : 1
		StgValue_53 : 2
		tmp1 : 2
		sum_i : 3
		sum_i_cast : 4
		m_addr_2 : 5
		m_load_2 : 6
		s_load : 1
	State 6
		tmp_i_59 : 1
		tmp_131_i : 1
		tmp_131_i_cast : 2
		tmp_132_i : 3
		r : 4
	State 7
		tmp_91 : 1
		StgValue_71 : 1
	State 8
	State 9
		i_2_cast8 : 1
		exitcond3 : 1
		i_30 : 1
		StgValue_81 : 2
		t_addr : 2
		StgValue_83 : 3
	State 10
		i_3_cast7 : 1
		i_3_cast6 : 1
		exitcond2 : 1
		tmp_89 : 1
		StgValue_92 : 2
		sum9 : 2
		sum9_cast : 3
		m_addr : 4
		m_load : 5
		t_load : 1
	State 11
		StgValue_101 : 1
	State 12
		StgValue_104 : 1
		tmp_90 : 1
		StgValue_107 : 1
	State 13
		i_4_cast5 : 1
		exitcond : 1
		i_32 : 1
		StgValue_114 : 2
		tmp_92 : 1
	State 14
		i_i2_cast3 : 1
		tmp_i3 : 1
		i_8 : 1
		StgValue_124 : 2
		sum_i4 : 2
		sum_i4_cast : 3
		t_addr_5 : 4
		t_load_2 : 5
		s_load_1 : 1
	State 15
		tmp_i7 : 1
		tmp_135_i : 1
		tmp_135_i_cast : 2
		tmp_136_i : 3
		r_12 : 4
	State 16
		tmp_93 : 1
		StgValue_141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_fu_305 | 11.5955 |   4945  |  16607  |
|----------|---------------------------------|---------|---------|---------|
|          |           i_28_fu_324           |    0    |    0    |    15   |
|          |            i_7_fu_346           |    0    |    0    |    15   |
|          |        mlen_assign_fu_364       |    0    |    0    |    16   |
|          |           i_31_fu_380           |    0    |    0    |    13   |
|          |           tmp1_fu_386           |    0    |    0    |    9    |
|          |           sum_i_fu_392          |    0    |    0    |    9    |
|    add   |           p_rec_fu_441          |    0    |    0    |    16   |
|          |           i_30_fu_458           |    0    |    0    |    15   |
|          |          tmp_89_fu_478          |    0    |    0    |    15   |
|          |           sum9_fu_484           |    0    |    0    |    16   |
|          |           i_32_fu_512           |    0    |    0    |    15   |
|          |            i_8_fu_536           |    0    |    0    |    13   |
|          |          sum_i4_fu_542          |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |             r_fu_428            |    0    |    0    |    64   |
|    or    |          tmp_90_fu_495          |    0    |    0    |    0    |
|          |           r_12_fu_578           |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|    xor   |          tmp_91_fu_434          |    0    |    0    |    64   |
|          |          tmp_93_fu_584          |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_318           |    0    |    0    |    11   |
|          |           tmp_s_fu_330          |    0    |    0    |    13   |
|          |         exitcond4_fu_340        |    0    |    0    |    11   |
|   icmp   |           tmp_i_fu_374          |    0    |    0    |    9    |
|          |         exitcond3_fu_452        |    0    |    0    |    11   |
|          |         exitcond2_fu_472        |    0    |    0    |    11   |
|          |         exitcond_fu_506         |    0    |    0    |    11   |
|          |          tmp_i3_fu_530          |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |         tmp_132_i_fu_422        |    0    |    0    |    19   |
|          |         tmp_136_i_fu_572        |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|
|          |          i_cast_fu_313          |    0    |    0    |    0    |
|          |         i_1_cast_fu_336         |    0    |    0    |    0    |
|          |        tmp_97_cast_fu_360       |    0    |    0    |    0    |
|          |         i_i_cast_fu_370         |    0    |    0    |    0    |
|          |        sum_i_cast_fu_397        |    0    |    0    |    0    |
|          |         tmp_i_59_fu_402         |    0    |    0    |    0    |
|          |      tmp_131_i_cast_fu_418      |    0    |    0    |    0    |
|   zext   |         i_2_cast8_fu_447        |    0    |    0    |    0    |
|          |         i_3_cast7_fu_464        |    0    |    0    |    0    |
|          |         i_3_cast6_fu_468        |    0    |    0    |    0    |
|          |         sum9_cast_fu_490        |    0    |    0    |    0    |
|          |         i_4_cast5_fu_502        |    0    |    0    |    0    |
|          |        i_i2_cast3_fu_526        |    0    |    0    |    0    |
|          |        sum_i4_cast_fu_547       |    0    |    0    |    0    |
|          |          tmp_i7_fu_552          |    0    |    0    |    0    |
|          |      tmp_135_i_cast_fu_568      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_88_fu_352          |    0    |    0    |    0    |
|bitconcatenate|         tmp_131_i_fu_410        |    0    |    0    |    0    |
|          |          tmp_92_fu_518          |    0    |    0    |    0    |
|          |         tmp_135_i_fu_560        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |          tmp_99_fu_406          |    0    |    0    |    0    |
|          |          tmp_100_fu_556         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 | 11.5955 |   4945  |  17169  |
|----------|---------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  i_1_cast_reg_602 |   64   |
|    i_1_reg_213    |    5   |
|    i_28_reg_594   |    5   |
|    i_29_reg_189   |    9   |
|    i_2_reg_248    |    8   |
|    i_30_reg_656   |    8   |
|    i_31_reg_628   |    4   |
|    i_32_reg_693   |    5   |
| i_3_cast6_reg_661 |   64   |
|    i_3_reg_259    |    6   |
| i_4_cast5_reg_685 |   64   |
|    i_4_reg_270    |    5   |
|    i_7_reg_610    |    5   |
|    i_8_reg_706    |    4   |
|    i_i2_reg_293   |    4   |
|    i_i_reg_236    |    4   |
|     i_reg_178     |    5   |
|  m_addr_2_reg_633 |    9   |
|   m_addr_reg_674  |    9   |
|mlen_assign_reg_620|    9   |
|  p_01_rec_reg_201 |    9   |
|   p_rec_reg_648   |    9   |
|    r_12_reg_721   |   64   |
|    r_i1_reg_281   |   64   |
|    r_i_reg_224    |   64   |
|     r_reg_643     |   64   |
|  s_addr_3_reg_638 |    5   |
|  s_addr_4_reg_716 |    5   |
|  t_addr_3_reg_679 |    8   |
|  t_addr_5_reg_711 |    8   |
|   tmp_89_reg_669  |    6   |
|   tmp_92_reg_698  |    8   |
|tmp_97_cast_reg_615|    9   |
+-------------------+--------+
|       Total       |   619  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_85 |  p0  |   5  |   5  |   25   ||    27   |
|  grp_access_fu_85 |  p1  |   3  |  64  |   192  ||    15   |
|  grp_access_fu_99 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_119 |  p0  |   5  |   8  |   40   ||    27   |
| grp_access_fu_119 |  p1  |   3  |   8  |   24   ||    9    |
| grp_access_fu_119 |  p2  |   3  |   0  |    0   ||    15   |
|    i_29_reg_189   |  p0  |   2  |   9  |   18   ||    9    |
|  p_01_rec_reg_201 |  p0  |   2  |   9  |   18   ||    9    |
|    r_i_reg_224    |  p0  |   2  |  64  |   128  ||    9    |
|    i_i_reg_236    |  p0  |   2  |   4  |    8   ||    9    |
|    r_i1_reg_281   |  p0  |   2  |  64  |   128  ||    9    |
|    i_i2_reg_293   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   625  || 17.3193 ||   168   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   11   |  4945  |  17169 |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   17   |    -   |   168  |
|  Register |    -   |    -   |   619  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   28   |  5564  |  17337 |
+-----------+--------+--------+--------+--------+
