{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:19:49 2022 " "Info: Processing started: Tue Jun 07 17:19:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b_in\[0\] z_out 18.815 ns Longest " "Info: Longest tpd from source pin \"b_in\[0\]\" to destination pin \"z_out\" is 18.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns b_in\[0\] 1 PIN PIN_D18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D18; Fanout = 9; PIN Node = 'b_in\[0\]'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_in[0] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.674 ns) + CELL(0.393 ns) 6.907 ns Add3~1 2 COMB LCCOMB_X44_Y31_N4 2 " "Info: 2: + IC(5.674 ns) + CELL(0.393 ns) = 6.907 ns; Loc. = LCCOMB_X44_Y31_N4; Fanout = 2; COMB Node = 'Add3~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.067 ns" { b_in[0] Add3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.978 ns Add3~3 3 COMB LCCOMB_X44_Y31_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 6.978 ns; Loc. = LCCOMB_X44_Y31_N6; Fanout = 2; COMB Node = 'Add3~3'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~1 Add3~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.388 ns Add3~4 4 COMB LCCOMB_X44_Y31_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 7.388 ns; Loc. = LCCOMB_X44_Y31_N8; Fanout = 2; COMB Node = 'Add3~4'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add3~3 Add3~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.393 ns) 8.451 ns Add4~5 5 COMB LCCOMB_X45_Y31_N4 2 " "Info: 5: + IC(0.670 ns) + CELL(0.393 ns) = 8.451 ns; Loc. = LCCOMB_X45_Y31_N4; Fanout = 2; COMB Node = 'Add4~5'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { Add3~4 Add4~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.522 ns Add4~7 6 COMB LCCOMB_X45_Y31_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.522 ns; Loc. = LCCOMB_X45_Y31_N6; Fanout = 2; COMB Node = 'Add4~7'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~5 Add4~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.593 ns Add4~9 7 COMB LCCOMB_X45_Y31_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.593 ns; Loc. = LCCOMB_X45_Y31_N8; Fanout = 2; COMB Node = 'Add4~9'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add4~7 Add4~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.003 ns Add4~10 8 COMB LCCOMB_X45_Y31_N10 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 9.003 ns; Loc. = LCCOMB_X45_Y31_N10; Fanout = 1; COMB Node = 'Add4~10'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add4~9 Add4~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.438 ns) 10.399 ns Mux4~16 9 COMB LCCOMB_X46_Y30_N14 1 " "Info: 9: + IC(0.958 ns) + CELL(0.438 ns) = 10.399 ns; Loc. = LCCOMB_X46_Y30_N14; Fanout = 1; COMB Node = 'Mux4~16'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { Add4~10 Mux4~16 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.275 ns) 11.416 ns Mux4~17 10 COMB LCCOMB_X46_Y32_N8 1 " "Info: 10: + IC(0.742 ns) + CELL(0.275 ns) = 11.416 ns; Loc. = LCCOMB_X46_Y32_N8; Fanout = 1; COMB Node = 'Mux4~17'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { Mux4~16 Mux4~17 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.150 ns) 12.203 ns Mux4~18 11 COMB LCCOMB_X44_Y32_N4 1 " "Info: 11: + IC(0.637 ns) + CELL(0.150 ns) = 12.203 ns; Loc. = LCCOMB_X44_Y32_N4; Fanout = 1; COMB Node = 'Mux4~18'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { Mux4~17 Mux4~18 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.438 ns) 13.334 ns Mux4~19 12 COMB LCCOMB_X45_Y32_N16 2 " "Info: 12: + IC(0.693 ns) + CELL(0.438 ns) = 13.334 ns; Loc. = LCCOMB_X45_Y32_N16; Fanout = 2; COMB Node = 'Mux4~19'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { Mux4~18 Mux4~19 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.371 ns) 14.383 ns Equal3~1 13 COMB LCCOMB_X45_Y32_N20 1 " "Info: 13: + IC(0.678 ns) + CELL(0.371 ns) = 14.383 ns; Loc. = LCCOMB_X45_Y32_N20; Fanout = 1; COMB Node = 'Equal3~1'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { Mux4~19 Equal3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 14.907 ns Equal3~2 14 COMB LCCOMB_X45_Y32_N6 1 " "Info: 14: + IC(0.249 ns) + CELL(0.275 ns) = 14.907 ns; Loc. = LCCOMB_X45_Y32_N6; Fanout = 1; COMB Node = 'Equal3~2'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { Equal3~1 Equal3~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "f:/quartus/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(2.798 ns) 18.815 ns z_out 15 PIN PIN_B15 0 " "Info: 15: + IC(1.110 ns) + CELL(2.798 ns) = 18.815 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'z_out'" {  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.908 ns" { Equal3~2 z_out } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab1/alu/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.404 ns ( 39.35 % ) " "Info: Total cell delay = 7.404 ns ( 39.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.411 ns ( 60.65 % ) " "Info: Total interconnect delay = 11.411 ns ( 60.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.815 ns" { b_in[0] Add3~1 Add3~3 Add3~4 Add4~5 Add4~7 Add4~9 Add4~10 Mux4~16 Mux4~17 Mux4~18 Mux4~19 Equal3~1 Equal3~2 z_out } "NODE_NAME" } } { "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.815 ns" { b_in[0] {} b_in[0]~combout {} Add3~1 {} Add3~3 {} Add3~4 {} Add4~5 {} Add4~7 {} Add4~9 {} Add4~10 {} Mux4~16 {} Mux4~17 {} Mux4~18 {} Mux4~19 {} Equal3~1 {} Equal3~2 {} z_out {} } { 0.000ns 0.000ns 5.674ns 0.000ns 0.000ns 0.670ns 0.000ns 0.000ns 0.000ns 0.958ns 0.742ns 0.637ns 0.693ns 0.678ns 0.249ns 1.110ns } { 0.000ns 0.840ns 0.393ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.275ns 0.150ns 0.438ns 0.371ns 0.275ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:19:49 2022 " "Info: Processing ended: Tue Jun 07 17:19:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
