;
; File Name: cyfitterkeil.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; BUSY_PIN
BUSY_PIN__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
BUSY_PIN__0__MASK EQU 0x04
BUSY_PIN__0__PC EQU CYREG_PRT0_PC2
BUSY_PIN__0__PORT EQU 0
BUSY_PIN__0__SHIFT EQU 2
BUSY_PIN__AG EQU CYREG_PRT0_AG
BUSY_PIN__AMUX EQU CYREG_PRT0_AMUX
BUSY_PIN__BIE EQU CYREG_PRT0_BIE
BUSY_PIN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BUSY_PIN__BYP EQU CYREG_PRT0_BYP
BUSY_PIN__CTL EQU CYREG_PRT0_CTL
BUSY_PIN__DM0 EQU CYREG_PRT0_DM0
BUSY_PIN__DM1 EQU CYREG_PRT0_DM1
BUSY_PIN__DM2 EQU CYREG_PRT0_DM2
BUSY_PIN__DR EQU CYREG_PRT0_DR
BUSY_PIN__INP_DIS EQU CYREG_PRT0_INP_DIS
BUSY_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BUSY_PIN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BUSY_PIN__LCD_EN EQU CYREG_PRT0_LCD_EN
BUSY_PIN__MASK EQU 0x04
BUSY_PIN__PORT EQU 0
BUSY_PIN__PRT EQU CYREG_PRT0_PRT
BUSY_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BUSY_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BUSY_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BUSY_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BUSY_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BUSY_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BUSY_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BUSY_PIN__PS EQU CYREG_PRT0_PS
BUSY_PIN__SHIFT EQU 2
BUSY_PIN__SLW EQU CYREG_PRT0_SLW

; COLLISION_PIN
COLLISION_PIN__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
COLLISION_PIN__0__MASK EQU 0x08
COLLISION_PIN__0__PC EQU CYREG_PRT0_PC3
COLLISION_PIN__0__PORT EQU 0
COLLISION_PIN__0__SHIFT EQU 3
COLLISION_PIN__AG EQU CYREG_PRT0_AG
COLLISION_PIN__AMUX EQU CYREG_PRT0_AMUX
COLLISION_PIN__BIE EQU CYREG_PRT0_BIE
COLLISION_PIN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
COLLISION_PIN__BYP EQU CYREG_PRT0_BYP
COLLISION_PIN__CTL EQU CYREG_PRT0_CTL
COLLISION_PIN__DM0 EQU CYREG_PRT0_DM0
COLLISION_PIN__DM1 EQU CYREG_PRT0_DM1
COLLISION_PIN__DM2 EQU CYREG_PRT0_DM2
COLLISION_PIN__DR EQU CYREG_PRT0_DR
COLLISION_PIN__INP_DIS EQU CYREG_PRT0_INP_DIS
COLLISION_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
COLLISION_PIN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
COLLISION_PIN__LCD_EN EQU CYREG_PRT0_LCD_EN
COLLISION_PIN__MASK EQU 0x08
COLLISION_PIN__PORT EQU 0
COLLISION_PIN__PRT EQU CYREG_PRT0_PRT
COLLISION_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
COLLISION_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
COLLISION_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
COLLISION_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
COLLISION_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
COLLISION_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
COLLISION_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
COLLISION_PIN__PS EQU CYREG_PRT0_PS
COLLISION_PIN__SHIFT EQU 3
COLLISION_PIN__SLW EQU CYREG_PRT0_SLW

; IDLE_PIN
IDLE_PIN__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
IDLE_PIN__0__MASK EQU 0x02
IDLE_PIN__0__PC EQU CYREG_PRT0_PC1
IDLE_PIN__0__PORT EQU 0
IDLE_PIN__0__SHIFT EQU 1
IDLE_PIN__AG EQU CYREG_PRT0_AG
IDLE_PIN__AMUX EQU CYREG_PRT0_AMUX
IDLE_PIN__BIE EQU CYREG_PRT0_BIE
IDLE_PIN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IDLE_PIN__BYP EQU CYREG_PRT0_BYP
IDLE_PIN__CTL EQU CYREG_PRT0_CTL
IDLE_PIN__DM0 EQU CYREG_PRT0_DM0
IDLE_PIN__DM1 EQU CYREG_PRT0_DM1
IDLE_PIN__DM2 EQU CYREG_PRT0_DM2
IDLE_PIN__DR EQU CYREG_PRT0_DR
IDLE_PIN__INP_DIS EQU CYREG_PRT0_INP_DIS
IDLE_PIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IDLE_PIN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IDLE_PIN__LCD_EN EQU CYREG_PRT0_LCD_EN
IDLE_PIN__MASK EQU 0x02
IDLE_PIN__PORT EQU 0
IDLE_PIN__PRT EQU CYREG_PRT0_PRT
IDLE_PIN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IDLE_PIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IDLE_PIN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IDLE_PIN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IDLE_PIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IDLE_PIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IDLE_PIN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IDLE_PIN__PS EQU CYREG_PRT0_PS
IDLE_PIN__SHIFT EQU 1
IDLE_PIN__SLW EQU CYREG_PRT0_SLW

; RECEIVE
RECEIVE__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
RECEIVE__0__MASK EQU 0x01
RECEIVE__0__PC EQU CYREG_PRT0_PC0
RECEIVE__0__PORT EQU 0
RECEIVE__0__SHIFT EQU 0
RECEIVE__AG EQU CYREG_PRT0_AG
RECEIVE__AMUX EQU CYREG_PRT0_AMUX
RECEIVE__BIE EQU CYREG_PRT0_BIE
RECEIVE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RECEIVE__BYP EQU CYREG_PRT0_BYP
RECEIVE__CTL EQU CYREG_PRT0_CTL
RECEIVE__DM0 EQU CYREG_PRT0_DM0
RECEIVE__DM1 EQU CYREG_PRT0_DM1
RECEIVE__DM2 EQU CYREG_PRT0_DM2
RECEIVE__DR EQU CYREG_PRT0_DR
RECEIVE__INP_DIS EQU CYREG_PRT0_INP_DIS
RECEIVE__INTSTAT EQU CYREG_PICU0_INTSTAT
RECEIVE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RECEIVE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RECEIVE__LCD_EN EQU CYREG_PRT0_LCD_EN
RECEIVE__MASK EQU 0x01
RECEIVE__PORT EQU 0
RECEIVE__PRT EQU CYREG_PRT0_PRT
RECEIVE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RECEIVE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RECEIVE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RECEIVE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RECEIVE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RECEIVE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RECEIVE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RECEIVE__PS EQU CYREG_PRT0_PS
RECEIVE__SHIFT EQU 0
RECEIVE__SLW EQU CYREG_PRT0_SLW
RECEIVE__SNAP EQU CYREG_PICU0_SNAP

; RX_INTERRUPT
RX_INTERRUPT__ES2_PATCH EQU 0
RX_INTERRUPT__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
RX_INTERRUPT__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
RX_INTERRUPT__INTC_MASK EQU 0x10
RX_INTERRUPT__INTC_NUMBER EQU 4
RX_INTERRUPT__INTC_PRIOR_NUM EQU 7
RX_INTERRUPT__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
RX_INTERRUPT__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
RX_INTERRUPT__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
RX_INTERRUPT__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; TIMER_INTERRUPT
TIMER_INTERRUPT__ES2_PATCH EQU 0
TIMER_INTERRUPT__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
TIMER_INTERRUPT__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
TIMER_INTERRUPT__INTC_MASK EQU 0x01
TIMER_INTERRUPT__INTC_NUMBER EQU 0
TIMER_INTERRUPT__INTC_PRIOR_NUM EQU 7
TIMER_INTERRUPT__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
TIMER_INTERRUPT__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
TIMER_INTERRUPT__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
TIMER_INTERRUPT__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; TIMER_TimerUDB
TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
TIMER_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
TIMER_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
TIMER_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
TIMER_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
TIMER_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
TIMER_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
TIMER_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
TIMER_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TIMER_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
TIMER_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
TIMER_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
TIMER_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TIMER_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
TIMER_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
TIMER_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
TIMER_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
TIMER_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
TIMER_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
TIMER_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
TIMER_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
TIMER_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TIMER_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
TIMER_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
TIMER_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
TIMER_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
TIMER_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
TIMER_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
TIMER_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
TIMER_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
TIMER_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
TIMER_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
TIMER_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TIMER_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
TIMER_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
TIMER_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_PROJECT_NAME LIT 'network'
CY_VERSION LIT 'PSoC Creator  4.1 Update 1'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
