 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed May  8 22:32:42 2019
****************************************


  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.26
  Critical Path Slack:          59.25
  Critical Path Clk Period:    123.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3232
  Leaf Cell Count:              28385
  Buf/Inv Cell Count:            1532
  Buf Cell Count:                 288
  Inv Cell Count:                1244
  CT Buf/Inv Cell Count:           70
  Combinational Cell Count:     21198
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    53270.869778
  Noncombinational Area: 43460.658189
  Buf/Inv Area:           2315.506020
  Total Buffer Area:           611.47
  Total Inverter Area:        1704.04
  Macro/Black Box Area:      0.000000
  Net Area:              62305.565602
  Net XLength        :      353162.62
  Net YLength        :      394167.81
  -----------------------------------
  Cell Area:             96731.527968
  Design Area:          159037.093570
  Net Length        :       747330.44


  Design Rules
  -----------------------------------
  Total Number of Nets:         30735
  Nets With Violations:             7
  Max Trans Violations:             0
  Max Cap Violations:               7
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               25.81
  -----------------------------------------
  Overall Compile Time:               26.60
  Overall Compile Wall Clock Time:    27.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
