// Seed: 3554386213
module module_0 (
    input  tri   id_0,
    output tri1  id_1,
    input  tri   id_2,
    input  uwire id_3
);
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input wor id_13,
    output tri1 id_14,
    input wand id_15,
    input supply0 id_16,
    output logic id_17
);
  always @(negedge 1) begin
    if (id_3) begin
      if ((1)) begin
        if (id_16) begin
          id_17 <= id_1;
        end
      end
    end
    $display;
  end
  module_0(
      id_4, id_14, id_6, id_2
  );
endmodule
