<stg><name>convolution_layer1</name>


<trans_list>

<trans id="1463" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="2" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="22" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_r, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:3 %readreq_ln10 = readreq void @_ssdm_op_ReadReq, i32 %image_r, i32 2

]]></Node>
<StgValue><ssdm name="readreq_ln10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %writereq_ln11 = writereq void @_ssdm_op_WriteReq, i32 %features, i32 2

]]></Node>
<StgValue><ssdm name="writereq_ln11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %store_ln15 = store i5 0, i5 %f

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln15 = br void %row_loop

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
row_loop:0 %f_3 = load i5 %f

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
row_loop:1 %icmp_ln15 = icmp_ult  i5 %f_3, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
row_loop:2 %br_ln15 = br i1 %icmp_ln15, void %for.end49, void %row_loop.split

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
row_loop.split:1 %zext_ln15 = zext i5 %f_3

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:2 %f_cast3267 = zext i5 %f_3

]]></Node>
<StgValue><ssdm name="f_cast3267"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="5">
<![CDATA[
row_loop.split:3 %f_cast3512 = zext i5 %f_3

]]></Node>
<StgValue><ssdm name="f_cast3512"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="5">
<![CDATA[
row_loop.split:4 %f_cast3510 = zext i5 %f_3

]]></Node>
<StgValue><ssdm name="f_cast3510"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="5">
<![CDATA[
row_loop.split:5 %f_cast = zext i5 %f_3

]]></Node>
<StgValue><ssdm name="f_cast"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:6 %empty = add i8 %f_cast3267, i8 144

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:7 %p_cast = sext i8 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:8 %p_cast_cast = zext i9 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:9 %conv1_weights_1_0_addr = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:10 %conv1_weights_1_0_addr_1 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:11 %empty_4946 = add i6 %f_cast3510, i6 20

]]></Node>
<StgValue><ssdm name="empty_4946"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:12 %p_cast3305 = zext i6 %empty_4946

]]></Node>
<StgValue><ssdm name="p_cast3305"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:13 %conv1_weights_1_0_addr_2 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3305

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:14 %empty_4947 = add i6 %f_cast3510, i6 40

]]></Node>
<StgValue><ssdm name="empty_4947"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:15 %p_cast3306 = zext i6 %empty_4947

]]></Node>
<StgValue><ssdm name="p_cast3306"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:16 %conv1_weights_1_0_addr_3 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3306

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:17 %empty_4948 = add i7 %f_cast3512, i7 60

]]></Node>
<StgValue><ssdm name="empty_4948"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:18 %p_cast3307 = zext i7 %empty_4948

]]></Node>
<StgValue><ssdm name="p_cast3307"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:19 %conv1_weights_1_0_addr_4 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3307

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:20 %empty_4949 = add i7 %f_cast3512, i7 80

]]></Node>
<StgValue><ssdm name="empty_4949"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:21 %p_cast3308 = zext i7 %empty_4949

]]></Node>
<StgValue><ssdm name="p_cast3308"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:22 %conv1_weights_1_0_addr_5 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3308

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_5"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:23 %empty_4950 = add i6 %f_cast3510, i6 36

]]></Node>
<StgValue><ssdm name="empty_4950"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="6">
<![CDATA[
row_loop.split:24 %p_cast3309 = sext i6 %empty_4950

]]></Node>
<StgValue><ssdm name="p_cast3309"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:25 %p_cast3309_cast = zext i7 %p_cast3309

]]></Node>
<StgValue><ssdm name="p_cast3309_cast"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:26 %conv1_weights_1_0_addr_6 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3309_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:27 %empty_4951 = add i8 %f_cast3267, i8 120

]]></Node>
<StgValue><ssdm name="empty_4951"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:28 %p_cast3310 = zext i8 %empty_4951

]]></Node>
<StgValue><ssdm name="p_cast3310"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:29 %conv1_weights_1_0_addr_7 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3310

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_7"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:30 %empty_4952 = add i8 %f_cast3267, i8 140

]]></Node>
<StgValue><ssdm name="empty_4952"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:31 %p_cast3311 = zext i8 %empty_4952

]]></Node>
<StgValue><ssdm name="p_cast3311"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:32 %conv1_weights_1_0_addr_8 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3311

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_8"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
row_loop.split:33 %tmp_2679_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %f_3

]]></Node>
<StgValue><ssdm name="tmp_2679_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:34 %tmp_2679_cast_cast = zext i8 %tmp_2679_cast

]]></Node>
<StgValue><ssdm name="tmp_2679_cast_cast"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:35 %conv1_weights_1_0_addr_9 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2679_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_9"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:36 %empty_4953 = add i8 %f_cast3267, i8 180

]]></Node>
<StgValue><ssdm name="empty_4953"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:37 %p_cast3312 = zext i8 %empty_4953

]]></Node>
<StgValue><ssdm name="p_cast3312"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:38 %conv1_weights_1_0_addr_10 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3312

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_10"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:39 %empty_4954 = add i7 %f_cast3512, i7 72

]]></Node>
<StgValue><ssdm name="empty_4954"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:40 %p_cast3313 = sext i7 %empty_4954

]]></Node>
<StgValue><ssdm name="p_cast3313"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:41 %p_cast3313_cast = zext i8 %p_cast3313

]]></Node>
<StgValue><ssdm name="p_cast3313_cast"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:42 %conv1_weights_1_0_addr_11 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3313_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_11"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:43 %empty_4955 = add i7 %f_cast3512, i7 92

]]></Node>
<StgValue><ssdm name="empty_4955"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:44 %p_cast3314 = sext i7 %empty_4955

]]></Node>
<StgValue><ssdm name="p_cast3314"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:45 %p_cast3314_cast = zext i8 %p_cast3314

]]></Node>
<StgValue><ssdm name="p_cast3314_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:46 %conv1_weights_1_0_addr_12 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3314_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_12"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:47 %empty_4956 = add i9 %f_cast, i9 240

]]></Node>
<StgValue><ssdm name="empty_4956"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:48 %p_cast3315 = zext i9 %empty_4956

]]></Node>
<StgValue><ssdm name="p_cast3315"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:49 %conv1_weights_1_0_addr_13 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3315

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_13"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:50 %empty_4957 = add i9 %f_cast, i9 260

]]></Node>
<StgValue><ssdm name="empty_4957"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:51 %p_cast3316 = zext i9 %empty_4957

]]></Node>
<StgValue><ssdm name="p_cast3316"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:52 %conv1_weights_1_0_addr_14 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3316

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_14"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:53 %empty_4958 = add i9 %f_cast, i9 280

]]></Node>
<StgValue><ssdm name="empty_4958"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:54 %p_cast3317 = zext i9 %empty_4958

]]></Node>
<StgValue><ssdm name="p_cast3317"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:55 %conv1_weights_1_0_addr_15 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3317

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_15"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:56 %empty_4959 = add i9 %f_cast, i9 300

]]></Node>
<StgValue><ssdm name="empty_4959"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:57 %p_cast3318 = zext i9 %empty_4959

]]></Node>
<StgValue><ssdm name="p_cast3318"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:58 %conv1_weights_1_0_addr_16 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3318

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_16"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
row_loop.split:59 %tmp_2680_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 10, i5 %f_3

]]></Node>
<StgValue><ssdm name="tmp_2680_cast"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:60 %tmp_2680_cast_cast = zext i9 %tmp_2680_cast

]]></Node>
<StgValue><ssdm name="tmp_2680_cast_cast"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:61 %conv1_weights_1_0_addr_17 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2680_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_17"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:62 %empty_4960 = add i9 %f_cast, i9 340

]]></Node>
<StgValue><ssdm name="empty_4960"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:63 %p_cast3319 = zext i9 %empty_4960

]]></Node>
<StgValue><ssdm name="p_cast3319"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:64 %conv1_weights_1_0_addr_18 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3319

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_18"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:65 %empty_4961 = add i9 %f_cast, i9 360

]]></Node>
<StgValue><ssdm name="empty_4961"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:66 %p_cast3320 = zext i9 %empty_4961

]]></Node>
<StgValue><ssdm name="p_cast3320"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:67 %conv1_weights_1_0_addr_19 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3320

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_19"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:68 %empty_4962 = add i9 %f_cast, i9 380

]]></Node>
<StgValue><ssdm name="empty_4962"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:69 %p_cast3321 = zext i9 %empty_4962

]]></Node>
<StgValue><ssdm name="p_cast3321"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:70 %conv1_weights_1_0_addr_20 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3321

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_20"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:71 %empty_4963 = add i8 %f_cast3267, i8 164

]]></Node>
<StgValue><ssdm name="empty_4963"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:72 %p_cast3322 = sext i8 %empty_4963

]]></Node>
<StgValue><ssdm name="p_cast3322"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:73 %p_cast3322_cast = zext i9 %p_cast3322

]]></Node>
<StgValue><ssdm name="p_cast3322_cast"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:74 %conv1_weights_1_0_addr_21 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3322_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_21"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:75 %empty_4964 = add i8 %f_cast3267, i8 184

]]></Node>
<StgValue><ssdm name="empty_4964"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:76 %p_cast3323 = sext i8 %empty_4964

]]></Node>
<StgValue><ssdm name="p_cast3323"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:77 %p_cast3323_cast = zext i9 %p_cast3323

]]></Node>
<StgValue><ssdm name="p_cast3323_cast"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:78 %conv1_weights_1_0_addr_22 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3323_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_22"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:79 %empty_4965 = add i7 %f_cast3512, i7 76

]]></Node>
<StgValue><ssdm name="empty_4965"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:80 %p_cast3324 = sext i7 %empty_4965

]]></Node>
<StgValue><ssdm name="p_cast3324"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:81 %p_cast3324_cast = zext i9 %p_cast3324

]]></Node>
<StgValue><ssdm name="p_cast3324_cast"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:82 %conv1_weights_1_0_addr_23 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3324_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_23"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
row_loop.split:83 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %f_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:84 %tmp_2681_cast = sext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_2681_cast"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:85 %tmp_2681_cast_cast = zext i9 %tmp_2681_cast

]]></Node>
<StgValue><ssdm name="tmp_2681_cast_cast"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:86 %conv1_weights_1_0_addr_24 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2681_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_24"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:89 %conv1_biases_1_addr = getelementptr i32 %conv1_biases_1, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:90 %conv1_weights_1_0_load = load i9 %conv1_weights_1_0_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:91 %conv1_weights_1_0_load_1 = load i9 %conv1_weights_1_0_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:92 %conv1_weights_1_0_load_2 = load i9 %conv1_weights_1_0_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_2"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:93 %conv1_weights_1_0_load_3 = load i9 %conv1_weights_1_0_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_3"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:94 %conv1_weights_1_0_load_4 = load i9 %conv1_weights_1_0_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_4"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:95 %conv1_weights_1_0_load_5 = load i9 %conv1_weights_1_0_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_5"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:96 %conv1_weights_1_0_load_6 = load i9 %conv1_weights_1_0_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_6"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:97 %conv1_weights_1_0_load_7 = load i9 %conv1_weights_1_0_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_7"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:98 %conv1_weights_1_0_load_8 = load i9 %conv1_weights_1_0_addr_9

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_8"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:99 %conv1_weights_1_0_load_9 = load i9 %conv1_weights_1_0_addr_10

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_9"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:100 %conv1_weights_1_0_load_10 = load i9 %conv1_weights_1_0_addr_11

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_10"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:101 %conv1_weights_1_0_load_11 = load i9 %conv1_weights_1_0_addr_12

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_11"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:102 %conv1_weights_1_0_load_12 = load i9 %conv1_weights_1_0_addr_13

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_12"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:103 %conv1_weights_1_0_load_13 = load i9 %conv1_weights_1_0_addr_14

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_13"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:104 %conv1_weights_1_0_load_14 = load i9 %conv1_weights_1_0_addr_15

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_14"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:105 %conv1_weights_1_0_load_15 = load i9 %conv1_weights_1_0_addr_16

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_15"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:106 %conv1_weights_1_0_load_16 = load i9 %conv1_weights_1_0_addr_17

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_16"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:107 %conv1_weights_1_0_load_17 = load i9 %conv1_weights_1_0_addr_18

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_17"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:108 %conv1_weights_1_0_load_18 = load i9 %conv1_weights_1_0_addr_19

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_18"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:109 %conv1_weights_1_0_load_19 = load i9 %conv1_weights_1_0_addr_20

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_19"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:110 %conv1_weights_1_0_load_20 = load i9 %conv1_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_20"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:111 %conv1_weights_1_0_load_21 = load i9 %conv1_weights_1_0_addr_21

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_21"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:112 %conv1_weights_1_0_load_22 = load i9 %conv1_weights_1_0_addr_22

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_22"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:113 %conv1_weights_1_0_load_23 = load i9 %conv1_weights_1_0_addr_23

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_23"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:114 %conv1_weights_1_0_load_24 = load i9 %conv1_weights_1_0_addr_24

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_24"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:115 %conv1_biases_1_load = load i5 %conv1_biases_1_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
row_loop.split:1153 %add_ln15_8 = add i5 %f_3, i5 10

]]></Node>
<StgValue><ssdm name="add_ln15_8"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
row_loop.split:1154 %store_ln15 = store i5 %add_ln15_8, i5 %f

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="149" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:90 %conv1_weights_1_0_load = load i9 %conv1_weights_1_0_addr_1

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:91 %conv1_weights_1_0_load_1 = load i9 %conv1_weights_1_0_addr_2

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_1"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:92 %conv1_weights_1_0_load_2 = load i9 %conv1_weights_1_0_addr_3

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:93 %conv1_weights_1_0_load_3 = load i9 %conv1_weights_1_0_addr_4

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_3"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:94 %conv1_weights_1_0_load_4 = load i9 %conv1_weights_1_0_addr_5

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_4"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:95 %conv1_weights_1_0_load_5 = load i9 %conv1_weights_1_0_addr_6

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_5"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:96 %conv1_weights_1_0_load_6 = load i9 %conv1_weights_1_0_addr_7

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_6"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:97 %conv1_weights_1_0_load_7 = load i9 %conv1_weights_1_0_addr_8

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_7"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:98 %conv1_weights_1_0_load_8 = load i9 %conv1_weights_1_0_addr_9

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_8"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:99 %conv1_weights_1_0_load_9 = load i9 %conv1_weights_1_0_addr_10

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_9"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:100 %conv1_weights_1_0_load_10 = load i9 %conv1_weights_1_0_addr_11

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_10"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:101 %conv1_weights_1_0_load_11 = load i9 %conv1_weights_1_0_addr_12

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_11"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:102 %conv1_weights_1_0_load_12 = load i9 %conv1_weights_1_0_addr_13

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_12"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:103 %conv1_weights_1_0_load_13 = load i9 %conv1_weights_1_0_addr_14

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_13"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:104 %conv1_weights_1_0_load_14 = load i9 %conv1_weights_1_0_addr_15

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_14"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:105 %conv1_weights_1_0_load_15 = load i9 %conv1_weights_1_0_addr_16

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_15"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:106 %conv1_weights_1_0_load_16 = load i9 %conv1_weights_1_0_addr_17

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_16"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:107 %conv1_weights_1_0_load_17 = load i9 %conv1_weights_1_0_addr_18

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_17"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:108 %conv1_weights_1_0_load_18 = load i9 %conv1_weights_1_0_addr_19

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_18"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:109 %conv1_weights_1_0_load_19 = load i9 %conv1_weights_1_0_addr_20

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_19"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:110 %conv1_weights_1_0_load_20 = load i9 %conv1_weights_1_0_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_20"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:111 %conv1_weights_1_0_load_21 = load i9 %conv1_weights_1_0_addr_21

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_21"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:112 %conv1_weights_1_0_load_22 = load i9 %conv1_weights_1_0_addr_22

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_22"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:113 %conv1_weights_1_0_load_23 = load i9 %conv1_weights_1_0_addr_23

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_23"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:114 %conv1_weights_1_0_load_24 = load i9 %conv1_weights_1_0_addr_24

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_24"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:115 %conv1_biases_1_load = load i5 %conv1_biases_1_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0">
<![CDATA[
row_loop.split:116 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop, i32 %image_r, i5 %f_3, i32 %features, i32 %conv1_weights_1_0_load, i32 %conv1_weights_1_0_load_1, i32 %conv1_weights_1_0_load_2, i32 %conv1_weights_1_0_load_3, i32 %conv1_weights_1_0_load_4, i32 %conv1_weights_1_0_load_5, i32 %conv1_weights_1_0_load_6, i32 %conv1_weights_1_0_load_7, i32 %conv1_weights_1_0_load_8, i32 %conv1_weights_1_0_load_9, i32 %conv1_weights_1_0_load_10, i32 %conv1_weights_1_0_load_11, i32 %conv1_weights_1_0_load_12, i32 %conv1_weights_1_0_load_13, i32 %conv1_weights_1_0_load_14, i32 %conv1_weights_1_0_load_15, i32 %conv1_weights_1_0_load_16, i32 %conv1_weights_1_0_load_17, i32 %conv1_weights_1_0_load_18, i32 %conv1_weights_1_0_load_19, i32 %conv1_weights_1_0_load_20, i32 %conv1_weights_1_0_load_21, i32 %conv1_weights_1_0_load_22, i32 %conv1_weights_1_0_load_23, i32 %conv1_weights_1_0_load_24, i32 %conv1_biases_1_load

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="5">
<![CDATA[
row_loop.split:0 %trunc_ln15 = trunc i5 %f_3

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0">
<![CDATA[
row_loop.split:116 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop, i32 %image_r, i5 %f_3, i32 %features, i32 %conv1_weights_1_0_load, i32 %conv1_weights_1_0_load_1, i32 %conv1_weights_1_0_load_2, i32 %conv1_weights_1_0_load_3, i32 %conv1_weights_1_0_load_4, i32 %conv1_weights_1_0_load_5, i32 %conv1_weights_1_0_load_6, i32 %conv1_weights_1_0_load_7, i32 %conv1_weights_1_0_load_8, i32 %conv1_weights_1_0_load_9, i32 %conv1_weights_1_0_load_10, i32 %conv1_weights_1_0_load_11, i32 %conv1_weights_1_0_load_12, i32 %conv1_weights_1_0_load_13, i32 %conv1_weights_1_0_load_14, i32 %conv1_weights_1_0_load_15, i32 %conv1_weights_1_0_load_16, i32 %conv1_weights_1_0_load_17, i32 %conv1_weights_1_0_load_18, i32 %conv1_weights_1_0_load_19, i32 %conv1_weights_1_0_load_20, i32 %conv1_weights_1_0_load_21, i32 %conv1_weights_1_0_load_22, i32 %conv1_weights_1_0_load_23, i32 %conv1_weights_1_0_load_24, i32 %conv1_biases_1_load

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
row_loop.split:117 %or_ln15 = or i4 %trunc_ln15, i4 1

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="4">
<![CDATA[
row_loop.split:118 %or_ln15_cast = zext i4 %or_ln15

]]></Node>
<StgValue><ssdm name="or_ln15_cast"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="4">
<![CDATA[
row_loop.split:119 %or_ln15_cast3271 = zext i4 %or_ln15

]]></Node>
<StgValue><ssdm name="or_ln15_cast3271"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="4">
<![CDATA[
row_loop.split:120 %or_ln15_cast3530 = zext i4 %or_ln15

]]></Node>
<StgValue><ssdm name="or_ln15_cast3530"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="4">
<![CDATA[
row_loop.split:121 %or_ln15_cast3527 = zext i4 %or_ln15

]]></Node>
<StgValue><ssdm name="or_ln15_cast3527"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="4">
<![CDATA[
row_loop.split:122 %or_ln15_cast3521 = zext i4 %or_ln15

]]></Node>
<StgValue><ssdm name="or_ln15_cast3521"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:123 %tmp_1339 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 9, i4 %or_ln15

]]></Node>
<StgValue><ssdm name="tmp_1339"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:124 %tmp_2682_cast = sext i8 %tmp_1339

]]></Node>
<StgValue><ssdm name="tmp_2682_cast"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:125 %tmp_2682_cast_cast = zext i9 %tmp_2682_cast

]]></Node>
<StgValue><ssdm name="tmp_2682_cast_cast"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:126 %conv1_weights_1_0_addr_25 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2682_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_25"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:127 %conv1_weights_1_0_addr_26 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %or_ln15_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_26"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:128 %empty_4966 = add i6 %or_ln15_cast3521, i6 20

]]></Node>
<StgValue><ssdm name="empty_4966"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:129 %p_cast3326 = zext i6 %empty_4966

]]></Node>
<StgValue><ssdm name="p_cast3326"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:130 %conv1_weights_1_0_addr_27 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3326

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_27"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:131 %empty_4967 = add i6 %or_ln15_cast3521, i6 40

]]></Node>
<StgValue><ssdm name="empty_4967"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:132 %p_cast3327 = zext i6 %empty_4967

]]></Node>
<StgValue><ssdm name="p_cast3327"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:133 %conv1_weights_1_0_addr_28 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3327

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_28"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:134 %empty_4968 = add i7 %or_ln15_cast3530, i7 60

]]></Node>
<StgValue><ssdm name="empty_4968"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:135 %p_cast3328 = zext i7 %empty_4968

]]></Node>
<StgValue><ssdm name="p_cast3328"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:136 %conv1_weights_1_0_addr_29 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3328

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_29"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
row_loop.split:137 %tmp_2683_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %or_ln15

]]></Node>
<StgValue><ssdm name="tmp_2683_cast"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:138 %tmp_2683_cast_cast = zext i7 %tmp_2683_cast

]]></Node>
<StgValue><ssdm name="tmp_2683_cast_cast"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:139 %conv1_weights_1_0_addr_30 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2683_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_30"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:140 %empty_4969 = add i6 %or_ln15_cast3521, i6 36

]]></Node>
<StgValue><ssdm name="empty_4969"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="6">
<![CDATA[
row_loop.split:141 %p_cast3329 = sext i6 %empty_4969

]]></Node>
<StgValue><ssdm name="p_cast3329"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:142 %p_cast3329_cast = zext i7 %p_cast3329

]]></Node>
<StgValue><ssdm name="p_cast3329_cast"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:143 %conv1_weights_1_0_addr_31 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3329_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_31"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:144 %empty_4970 = add i8 %or_ln15_cast3527, i8 120

]]></Node>
<StgValue><ssdm name="empty_4970"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:145 %p_cast3330 = zext i8 %empty_4970

]]></Node>
<StgValue><ssdm name="p_cast3330"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:146 %conv1_weights_1_0_addr_32 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3330

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_32"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:147 %empty_4971 = add i8 %or_ln15_cast3527, i8 140

]]></Node>
<StgValue><ssdm name="empty_4971"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:148 %p_cast3331 = zext i8 %empty_4971

]]></Node>
<StgValue><ssdm name="p_cast3331"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:149 %conv1_weights_1_0_addr_33 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3331

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_33"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:150 %tmp_2684_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 10, i4 %or_ln15

]]></Node>
<StgValue><ssdm name="tmp_2684_cast"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:151 %tmp_2684_cast_cast = zext i8 %tmp_2684_cast

]]></Node>
<StgValue><ssdm name="tmp_2684_cast_cast"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:152 %conv1_weights_1_0_addr_34 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2684_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_34"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:153 %empty_4972 = add i8 %or_ln15_cast3527, i8 180

]]></Node>
<StgValue><ssdm name="empty_4972"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:154 %p_cast3332 = zext i8 %empty_4972

]]></Node>
<StgValue><ssdm name="p_cast3332"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:155 %conv1_weights_1_0_addr_35 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3332

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_35"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:156 %empty_4973 = add i7 %or_ln15_cast3530, i7 72

]]></Node>
<StgValue><ssdm name="empty_4973"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:157 %p_cast3333 = sext i7 %empty_4973

]]></Node>
<StgValue><ssdm name="p_cast3333"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:158 %p_cast3333_cast = zext i8 %p_cast3333

]]></Node>
<StgValue><ssdm name="p_cast3333_cast"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:159 %conv1_weights_1_0_addr_36 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3333_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_36"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:160 %empty_4974 = add i7 %or_ln15_cast3530, i7 92

]]></Node>
<StgValue><ssdm name="empty_4974"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:161 %p_cast3334 = sext i7 %empty_4974

]]></Node>
<StgValue><ssdm name="p_cast3334"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:162 %p_cast3334_cast = zext i8 %p_cast3334

]]></Node>
<StgValue><ssdm name="p_cast3334_cast"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:163 %conv1_weights_1_0_addr_37 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3334_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_37"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
row_loop.split:164 %tmp_1340 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %or_ln15

]]></Node>
<StgValue><ssdm name="tmp_1340"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:165 %tmp_2685_cast = sext i5 %tmp_1340

]]></Node>
<StgValue><ssdm name="tmp_2685_cast"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:166 %tmp_2685_cast_cast = zext i8 %tmp_2685_cast

]]></Node>
<StgValue><ssdm name="tmp_2685_cast_cast"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:167 %conv1_weights_1_0_addr_38 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2685_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_38"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:168 %empty_4975 = add i9 %or_ln15_cast3271, i9 260

]]></Node>
<StgValue><ssdm name="empty_4975"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:169 %p_cast3335 = zext i9 %empty_4975

]]></Node>
<StgValue><ssdm name="p_cast3335"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:170 %conv1_weights_1_0_addr_39 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3335

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_39"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:171 %empty_4976 = add i9 %or_ln15_cast3271, i9 280

]]></Node>
<StgValue><ssdm name="empty_4976"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:172 %p_cast3336 = zext i9 %empty_4976

]]></Node>
<StgValue><ssdm name="p_cast3336"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:173 %conv1_weights_1_0_addr_40 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3336

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_40"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:174 %empty_4977 = add i9 %or_ln15_cast3271, i9 300

]]></Node>
<StgValue><ssdm name="empty_4977"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:175 %p_cast3337 = zext i9 %empty_4977

]]></Node>
<StgValue><ssdm name="p_cast3337"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:176 %conv1_weights_1_0_addr_41 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3337

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_41"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
row_loop.split:177 %tmp_2686_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 20, i4 %or_ln15

]]></Node>
<StgValue><ssdm name="tmp_2686_cast"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:178 %tmp_2686_cast_cast = zext i9 %tmp_2686_cast

]]></Node>
<StgValue><ssdm name="tmp_2686_cast_cast"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:179 %conv1_weights_1_0_addr_42 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2686_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_42"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:180 %empty_4978 = add i9 %or_ln15_cast3271, i9 340

]]></Node>
<StgValue><ssdm name="empty_4978"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:181 %p_cast3338 = zext i9 %empty_4978

]]></Node>
<StgValue><ssdm name="p_cast3338"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:182 %conv1_weights_1_0_addr_43 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3338

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_43"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:183 %empty_4979 = add i9 %or_ln15_cast3271, i9 360

]]></Node>
<StgValue><ssdm name="empty_4979"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:184 %p_cast3339 = zext i9 %empty_4979

]]></Node>
<StgValue><ssdm name="p_cast3339"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:185 %conv1_weights_1_0_addr_44 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3339

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_44"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:186 %empty_4980 = add i9 %or_ln15_cast3271, i9 380

]]></Node>
<StgValue><ssdm name="empty_4980"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:187 %p_cast3340 = zext i9 %empty_4980

]]></Node>
<StgValue><ssdm name="p_cast3340"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:188 %conv1_weights_1_0_addr_45 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3340

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_45"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:189 %empty_4981 = add i8 %or_ln15_cast3527, i8 164

]]></Node>
<StgValue><ssdm name="empty_4981"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:190 %p_cast3341 = sext i8 %empty_4981

]]></Node>
<StgValue><ssdm name="p_cast3341"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:191 %p_cast3341_cast = zext i9 %p_cast3341

]]></Node>
<StgValue><ssdm name="p_cast3341_cast"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:192 %conv1_weights_1_0_addr_46 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3341_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_46"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:193 %empty_4982 = add i8 %or_ln15_cast3527, i8 184

]]></Node>
<StgValue><ssdm name="empty_4982"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:194 %p_cast3342 = sext i8 %empty_4982

]]></Node>
<StgValue><ssdm name="p_cast3342"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:195 %p_cast3342_cast = zext i9 %p_cast3342

]]></Node>
<StgValue><ssdm name="p_cast3342_cast"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:196 %conv1_weights_1_0_addr_47 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3342_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_47"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:197 %empty_4983 = add i7 %or_ln15_cast3530, i7 76

]]></Node>
<StgValue><ssdm name="empty_4983"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:198 %p_cast3343 = sext i7 %empty_4983

]]></Node>
<StgValue><ssdm name="p_cast3343"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:199 %p_cast3343_cast = zext i9 %p_cast3343

]]></Node>
<StgValue><ssdm name="p_cast3343_cast"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:200 %conv1_weights_1_0_addr_48 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3343_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_48"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
row_loop.split:201 %tmp_1341 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %or_ln15

]]></Node>
<StgValue><ssdm name="tmp_1341"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:202 %tmp_2687_cast = sext i6 %tmp_1341

]]></Node>
<StgValue><ssdm name="tmp_2687_cast"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:203 %tmp_2687_cast_cast = zext i9 %tmp_2687_cast

]]></Node>
<StgValue><ssdm name="tmp_2687_cast_cast"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:204 %conv1_weights_1_0_addr_49 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2687_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_49"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:205 %conv1_biases_1_addr_1 = getelementptr i32 %conv1_biases_1, i64 0, i64 %or_ln15_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:206 %conv1_weights_1_0_load_25 = load i9 %conv1_weights_1_0_addr_26

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_25"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:207 %conv1_weights_1_0_load_26 = load i9 %conv1_weights_1_0_addr_27

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_26"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:208 %conv1_weights_1_0_load_27 = load i9 %conv1_weights_1_0_addr_28

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_27"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:209 %conv1_weights_1_0_load_28 = load i9 %conv1_weights_1_0_addr_29

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_28"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:210 %conv1_weights_1_0_load_29 = load i9 %conv1_weights_1_0_addr_30

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_29"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:211 %conv1_weights_1_0_load_30 = load i9 %conv1_weights_1_0_addr_31

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_30"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:212 %conv1_weights_1_0_load_31 = load i9 %conv1_weights_1_0_addr_32

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_31"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:213 %conv1_weights_1_0_load_32 = load i9 %conv1_weights_1_0_addr_33

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_32"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:214 %conv1_weights_1_0_load_33 = load i9 %conv1_weights_1_0_addr_34

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_33"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:215 %conv1_weights_1_0_load_34 = load i9 %conv1_weights_1_0_addr_35

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_34"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:216 %conv1_weights_1_0_load_35 = load i9 %conv1_weights_1_0_addr_36

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_35"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:217 %conv1_weights_1_0_load_36 = load i9 %conv1_weights_1_0_addr_37

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_36"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:218 %conv1_weights_1_0_load_37 = load i9 %conv1_weights_1_0_addr_38

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_37"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:219 %conv1_weights_1_0_load_38 = load i9 %conv1_weights_1_0_addr_39

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_38"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:220 %conv1_weights_1_0_load_39 = load i9 %conv1_weights_1_0_addr_40

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_39"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:221 %conv1_weights_1_0_load_40 = load i9 %conv1_weights_1_0_addr_41

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_40"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:222 %conv1_weights_1_0_load_41 = load i9 %conv1_weights_1_0_addr_42

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_41"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:223 %conv1_weights_1_0_load_42 = load i9 %conv1_weights_1_0_addr_43

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_42"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:224 %conv1_weights_1_0_load_43 = load i9 %conv1_weights_1_0_addr_44

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_43"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:225 %conv1_weights_1_0_load_44 = load i9 %conv1_weights_1_0_addr_45

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_44"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:226 %conv1_weights_1_0_load_45 = load i9 %conv1_weights_1_0_addr_25

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_45"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:227 %conv1_weights_1_0_load_46 = load i9 %conv1_weights_1_0_addr_46

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_46"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:228 %conv1_weights_1_0_load_47 = load i9 %conv1_weights_1_0_addr_47

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_47"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:229 %conv1_weights_1_0_load_48 = load i9 %conv1_weights_1_0_addr_48

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_48"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:230 %conv1_weights_1_0_load_49 = load i9 %conv1_weights_1_0_addr_49

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_49"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:231 %conv1_biases_1_load_1 = load i5 %conv1_biases_1_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="293" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:206 %conv1_weights_1_0_load_25 = load i9 %conv1_weights_1_0_addr_26

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_25"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:207 %conv1_weights_1_0_load_26 = load i9 %conv1_weights_1_0_addr_27

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_26"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:208 %conv1_weights_1_0_load_27 = load i9 %conv1_weights_1_0_addr_28

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_27"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:209 %conv1_weights_1_0_load_28 = load i9 %conv1_weights_1_0_addr_29

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_28"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:210 %conv1_weights_1_0_load_29 = load i9 %conv1_weights_1_0_addr_30

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_29"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:211 %conv1_weights_1_0_load_30 = load i9 %conv1_weights_1_0_addr_31

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_30"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:212 %conv1_weights_1_0_load_31 = load i9 %conv1_weights_1_0_addr_32

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_31"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:213 %conv1_weights_1_0_load_32 = load i9 %conv1_weights_1_0_addr_33

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_32"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:214 %conv1_weights_1_0_load_33 = load i9 %conv1_weights_1_0_addr_34

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_33"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:215 %conv1_weights_1_0_load_34 = load i9 %conv1_weights_1_0_addr_35

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_34"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:216 %conv1_weights_1_0_load_35 = load i9 %conv1_weights_1_0_addr_36

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_35"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:217 %conv1_weights_1_0_load_36 = load i9 %conv1_weights_1_0_addr_37

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_36"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:218 %conv1_weights_1_0_load_37 = load i9 %conv1_weights_1_0_addr_38

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_37"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:219 %conv1_weights_1_0_load_38 = load i9 %conv1_weights_1_0_addr_39

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_38"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:220 %conv1_weights_1_0_load_39 = load i9 %conv1_weights_1_0_addr_40

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_39"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:221 %conv1_weights_1_0_load_40 = load i9 %conv1_weights_1_0_addr_41

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_40"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:222 %conv1_weights_1_0_load_41 = load i9 %conv1_weights_1_0_addr_42

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_41"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:223 %conv1_weights_1_0_load_42 = load i9 %conv1_weights_1_0_addr_43

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_42"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:224 %conv1_weights_1_0_load_43 = load i9 %conv1_weights_1_0_addr_44

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_43"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:225 %conv1_weights_1_0_load_44 = load i9 %conv1_weights_1_0_addr_45

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_44"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:226 %conv1_weights_1_0_load_45 = load i9 %conv1_weights_1_0_addr_25

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_45"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:227 %conv1_weights_1_0_load_46 = load i9 %conv1_weights_1_0_addr_46

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_46"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:228 %conv1_weights_1_0_load_47 = load i9 %conv1_weights_1_0_addr_47

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_47"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:229 %conv1_weights_1_0_load_48 = load i9 %conv1_weights_1_0_addr_48

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_48"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:230 %conv1_weights_1_0_load_49 = load i9 %conv1_weights_1_0_addr_49

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_49"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:231 %conv1_biases_1_load_1 = load i5 %conv1_biases_1_addr_1

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:232 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop51, i32 %image_r, i4 %or_ln15, i32 %features, i32 %conv1_weights_1_0_load_25, i32 %conv1_weights_1_0_load_26, i32 %conv1_weights_1_0_load_27, i32 %conv1_weights_1_0_load_28, i32 %conv1_weights_1_0_load_29, i32 %conv1_weights_1_0_load_30, i32 %conv1_weights_1_0_load_31, i32 %conv1_weights_1_0_load_32, i32 %conv1_weights_1_0_load_33, i32 %conv1_weights_1_0_load_34, i32 %conv1_weights_1_0_load_35, i32 %conv1_weights_1_0_load_36, i32 %conv1_weights_1_0_load_37, i32 %conv1_weights_1_0_load_38, i32 %conv1_weights_1_0_load_39, i32 %conv1_weights_1_0_load_40, i32 %conv1_weights_1_0_load_41, i32 %conv1_weights_1_0_load_42, i32 %conv1_weights_1_0_load_43, i32 %conv1_weights_1_0_load_44, i32 %conv1_weights_1_0_load_45, i32 %conv1_weights_1_0_load_46, i32 %conv1_weights_1_0_load_47, i32 %conv1_weights_1_0_load_48, i32 %conv1_weights_1_0_load_49, i32 %conv1_biases_1_load_1

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="320" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:232 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop51, i32 %image_r, i4 %or_ln15, i32 %features, i32 %conv1_weights_1_0_load_25, i32 %conv1_weights_1_0_load_26, i32 %conv1_weights_1_0_load_27, i32 %conv1_weights_1_0_load_28, i32 %conv1_weights_1_0_load_29, i32 %conv1_weights_1_0_load_30, i32 %conv1_weights_1_0_load_31, i32 %conv1_weights_1_0_load_32, i32 %conv1_weights_1_0_load_33, i32 %conv1_weights_1_0_load_34, i32 %conv1_weights_1_0_load_35, i32 %conv1_weights_1_0_load_36, i32 %conv1_weights_1_0_load_37, i32 %conv1_weights_1_0_load_38, i32 %conv1_weights_1_0_load_39, i32 %conv1_weights_1_0_load_40, i32 %conv1_weights_1_0_load_41, i32 %conv1_weights_1_0_load_42, i32 %conv1_weights_1_0_load_43, i32 %conv1_weights_1_0_load_44, i32 %conv1_weights_1_0_load_45, i32 %conv1_weights_1_0_load_46, i32 %conv1_weights_1_0_load_47, i32 %conv1_weights_1_0_load_48, i32 %conv1_weights_1_0_load_49, i32 %conv1_biases_1_load_1

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
row_loop.split:233 %add_ln15 = add i4 %trunc_ln15, i4 2

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="4">
<![CDATA[
row_loop.split:234 %add_ln15_cast = zext i4 %add_ln15

]]></Node>
<StgValue><ssdm name="add_ln15_cast"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="4">
<![CDATA[
row_loop.split:235 %add_ln15_cast3275 = zext i4 %add_ln15

]]></Node>
<StgValue><ssdm name="add_ln15_cast3275"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="4">
<![CDATA[
row_loop.split:236 %add_ln15_cast3543 = zext i4 %add_ln15

]]></Node>
<StgValue><ssdm name="add_ln15_cast3543"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="4">
<![CDATA[
row_loop.split:237 %add_ln15_cast3540 = zext i4 %add_ln15

]]></Node>
<StgValue><ssdm name="add_ln15_cast3540"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="4">
<![CDATA[
row_loop.split:238 %add_ln15_cast3534 = zext i4 %add_ln15

]]></Node>
<StgValue><ssdm name="add_ln15_cast3534"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:239 %tmp_1342 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 9, i4 %add_ln15

]]></Node>
<StgValue><ssdm name="tmp_1342"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:240 %tmp_2717_cast = sext i8 %tmp_1342

]]></Node>
<StgValue><ssdm name="tmp_2717_cast"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:241 %tmp_2717_cast_cast = zext i9 %tmp_2717_cast

]]></Node>
<StgValue><ssdm name="tmp_2717_cast_cast"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:242 %conv1_weights_1_0_addr_50 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2717_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_50"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:243 %conv1_weights_1_0_addr_51 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %add_ln15_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_51"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:244 %empty_4984 = add i6 %add_ln15_cast3534, i6 20

]]></Node>
<StgValue><ssdm name="empty_4984"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:245 %p_cast3345 = zext i6 %empty_4984

]]></Node>
<StgValue><ssdm name="p_cast3345"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:246 %conv1_weights_1_0_addr_52 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3345

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_52"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:247 %empty_4985 = add i6 %add_ln15_cast3534, i6 40

]]></Node>
<StgValue><ssdm name="empty_4985"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:248 %p_cast3346 = zext i6 %empty_4985

]]></Node>
<StgValue><ssdm name="p_cast3346"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:249 %conv1_weights_1_0_addr_53 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3346

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_53"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:250 %empty_4986 = add i7 %add_ln15_cast3543, i7 60

]]></Node>
<StgValue><ssdm name="empty_4986"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:251 %p_cast3347 = zext i7 %empty_4986

]]></Node>
<StgValue><ssdm name="p_cast3347"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:252 %conv1_weights_1_0_addr_54 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3347

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_54"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
row_loop.split:253 %tmp_2718_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %add_ln15

]]></Node>
<StgValue><ssdm name="tmp_2718_cast"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:254 %tmp_2718_cast_cast = zext i7 %tmp_2718_cast

]]></Node>
<StgValue><ssdm name="tmp_2718_cast_cast"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:255 %conv1_weights_1_0_addr_55 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2718_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_55"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:256 %empty_4987 = add i6 %add_ln15_cast3534, i6 36

]]></Node>
<StgValue><ssdm name="empty_4987"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="6">
<![CDATA[
row_loop.split:257 %p_cast3348 = sext i6 %empty_4987

]]></Node>
<StgValue><ssdm name="p_cast3348"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:258 %p_cast3348_cast = zext i7 %p_cast3348

]]></Node>
<StgValue><ssdm name="p_cast3348_cast"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:259 %conv1_weights_1_0_addr_56 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3348_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_56"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:260 %empty_4988 = add i8 %add_ln15_cast3540, i8 120

]]></Node>
<StgValue><ssdm name="empty_4988"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:261 %p_cast3349 = zext i8 %empty_4988

]]></Node>
<StgValue><ssdm name="p_cast3349"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:262 %conv1_weights_1_0_addr_57 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3349

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_57"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:263 %empty_4989 = add i8 %add_ln15_cast3540, i8 140

]]></Node>
<StgValue><ssdm name="empty_4989"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:264 %p_cast3350 = zext i8 %empty_4989

]]></Node>
<StgValue><ssdm name="p_cast3350"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:265 %conv1_weights_1_0_addr_58 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3350

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_58"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:266 %tmp_2719_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 10, i4 %add_ln15

]]></Node>
<StgValue><ssdm name="tmp_2719_cast"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:267 %tmp_2719_cast_cast = zext i8 %tmp_2719_cast

]]></Node>
<StgValue><ssdm name="tmp_2719_cast_cast"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:268 %conv1_weights_1_0_addr_59 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2719_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_59"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:269 %empty_4990 = add i8 %add_ln15_cast3540, i8 180

]]></Node>
<StgValue><ssdm name="empty_4990"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:270 %p_cast3351 = zext i8 %empty_4990

]]></Node>
<StgValue><ssdm name="p_cast3351"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:271 %conv1_weights_1_0_addr_60 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3351

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_60"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:272 %empty_4991 = add i7 %add_ln15_cast3543, i7 72

]]></Node>
<StgValue><ssdm name="empty_4991"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:273 %p_cast3352 = sext i7 %empty_4991

]]></Node>
<StgValue><ssdm name="p_cast3352"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:274 %p_cast3352_cast = zext i8 %p_cast3352

]]></Node>
<StgValue><ssdm name="p_cast3352_cast"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:275 %conv1_weights_1_0_addr_61 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3352_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_61"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:276 %empty_4992 = add i7 %add_ln15_cast3543, i7 92

]]></Node>
<StgValue><ssdm name="empty_4992"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:277 %p_cast3353 = sext i7 %empty_4992

]]></Node>
<StgValue><ssdm name="p_cast3353"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:278 %p_cast3353_cast = zext i8 %p_cast3353

]]></Node>
<StgValue><ssdm name="p_cast3353_cast"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:279 %conv1_weights_1_0_addr_62 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3353_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_62"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
row_loop.split:280 %tmp_1343 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %add_ln15

]]></Node>
<StgValue><ssdm name="tmp_1343"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:281 %tmp_2720_cast = sext i5 %tmp_1343

]]></Node>
<StgValue><ssdm name="tmp_2720_cast"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:282 %tmp_2720_cast_cast = zext i8 %tmp_2720_cast

]]></Node>
<StgValue><ssdm name="tmp_2720_cast_cast"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:283 %conv1_weights_1_0_addr_63 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2720_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_63"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:284 %empty_4993 = add i9 %add_ln15_cast3275, i9 260

]]></Node>
<StgValue><ssdm name="empty_4993"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:285 %p_cast3354 = zext i9 %empty_4993

]]></Node>
<StgValue><ssdm name="p_cast3354"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:286 %conv1_weights_1_0_addr_64 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3354

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_64"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:287 %empty_4994 = add i9 %add_ln15_cast3275, i9 280

]]></Node>
<StgValue><ssdm name="empty_4994"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:288 %p_cast3355 = zext i9 %empty_4994

]]></Node>
<StgValue><ssdm name="p_cast3355"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:289 %conv1_weights_1_0_addr_65 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3355

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_65"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:290 %empty_4995 = add i9 %add_ln15_cast3275, i9 300

]]></Node>
<StgValue><ssdm name="empty_4995"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:291 %p_cast3356 = zext i9 %empty_4995

]]></Node>
<StgValue><ssdm name="p_cast3356"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:292 %conv1_weights_1_0_addr_66 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3356

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_66"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
row_loop.split:293 %tmp_2721_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 20, i4 %add_ln15

]]></Node>
<StgValue><ssdm name="tmp_2721_cast"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:294 %tmp_2721_cast_cast = zext i9 %tmp_2721_cast

]]></Node>
<StgValue><ssdm name="tmp_2721_cast_cast"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:295 %conv1_weights_1_0_addr_67 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2721_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_67"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:296 %empty_4996 = add i9 %add_ln15_cast3275, i9 340

]]></Node>
<StgValue><ssdm name="empty_4996"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:297 %p_cast3357 = zext i9 %empty_4996

]]></Node>
<StgValue><ssdm name="p_cast3357"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:298 %conv1_weights_1_0_addr_68 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3357

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_68"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:299 %empty_4997 = add i9 %add_ln15_cast3275, i9 360

]]></Node>
<StgValue><ssdm name="empty_4997"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:300 %p_cast3358 = zext i9 %empty_4997

]]></Node>
<StgValue><ssdm name="p_cast3358"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:301 %conv1_weights_1_0_addr_69 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3358

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_69"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:302 %empty_4998 = add i9 %add_ln15_cast3275, i9 380

]]></Node>
<StgValue><ssdm name="empty_4998"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:303 %p_cast3359 = zext i9 %empty_4998

]]></Node>
<StgValue><ssdm name="p_cast3359"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:304 %conv1_weights_1_0_addr_70 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3359

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_70"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:305 %empty_4999 = add i8 %add_ln15_cast3540, i8 164

]]></Node>
<StgValue><ssdm name="empty_4999"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:306 %p_cast3360 = sext i8 %empty_4999

]]></Node>
<StgValue><ssdm name="p_cast3360"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:307 %p_cast3360_cast = zext i9 %p_cast3360

]]></Node>
<StgValue><ssdm name="p_cast3360_cast"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:308 %conv1_weights_1_0_addr_71 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3360_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_71"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:309 %empty_5000 = add i8 %add_ln15_cast3540, i8 184

]]></Node>
<StgValue><ssdm name="empty_5000"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:310 %p_cast3361 = sext i8 %empty_5000

]]></Node>
<StgValue><ssdm name="p_cast3361"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:311 %p_cast3361_cast = zext i9 %p_cast3361

]]></Node>
<StgValue><ssdm name="p_cast3361_cast"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:312 %conv1_weights_1_0_addr_72 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3361_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_72"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:313 %empty_5001 = add i7 %add_ln15_cast3543, i7 76

]]></Node>
<StgValue><ssdm name="empty_5001"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:314 %p_cast3362 = sext i7 %empty_5001

]]></Node>
<StgValue><ssdm name="p_cast3362"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:315 %p_cast3362_cast = zext i9 %p_cast3362

]]></Node>
<StgValue><ssdm name="p_cast3362_cast"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:316 %conv1_weights_1_0_addr_73 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3362_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_73"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
row_loop.split:317 %tmp_1344 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %add_ln15

]]></Node>
<StgValue><ssdm name="tmp_1344"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:318 %tmp_2722_cast = sext i6 %tmp_1344

]]></Node>
<StgValue><ssdm name="tmp_2722_cast"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:319 %tmp_2722_cast_cast = zext i9 %tmp_2722_cast

]]></Node>
<StgValue><ssdm name="tmp_2722_cast_cast"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:320 %conv1_weights_1_0_addr_74 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2722_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_74"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:321 %conv1_biases_1_addr_2 = getelementptr i32 %conv1_biases_1, i64 0, i64 %add_ln15_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_2"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:322 %conv1_weights_1_0_load_50 = load i9 %conv1_weights_1_0_addr_51

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_50"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:323 %conv1_weights_1_0_load_51 = load i9 %conv1_weights_1_0_addr_52

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_51"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:324 %conv1_weights_1_0_load_52 = load i9 %conv1_weights_1_0_addr_53

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_52"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:325 %conv1_weights_1_0_load_53 = load i9 %conv1_weights_1_0_addr_54

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_53"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:326 %conv1_weights_1_0_load_54 = load i9 %conv1_weights_1_0_addr_55

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_54"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:327 %conv1_weights_1_0_load_55 = load i9 %conv1_weights_1_0_addr_56

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_55"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:328 %conv1_weights_1_0_load_56 = load i9 %conv1_weights_1_0_addr_57

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_56"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:329 %conv1_weights_1_0_load_57 = load i9 %conv1_weights_1_0_addr_58

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_57"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:330 %conv1_weights_1_0_load_58 = load i9 %conv1_weights_1_0_addr_59

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_58"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:331 %conv1_weights_1_0_load_59 = load i9 %conv1_weights_1_0_addr_60

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_59"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:332 %conv1_weights_1_0_load_60 = load i9 %conv1_weights_1_0_addr_61

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_60"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:333 %conv1_weights_1_0_load_61 = load i9 %conv1_weights_1_0_addr_62

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_61"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:334 %conv1_weights_1_0_load_62 = load i9 %conv1_weights_1_0_addr_63

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_62"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:335 %conv1_weights_1_0_load_63 = load i9 %conv1_weights_1_0_addr_64

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_63"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:336 %conv1_weights_1_0_load_64 = load i9 %conv1_weights_1_0_addr_65

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_64"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:337 %conv1_weights_1_0_load_65 = load i9 %conv1_weights_1_0_addr_66

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_65"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:338 %conv1_weights_1_0_load_66 = load i9 %conv1_weights_1_0_addr_67

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_66"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:339 %conv1_weights_1_0_load_67 = load i9 %conv1_weights_1_0_addr_68

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_67"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:340 %conv1_weights_1_0_load_68 = load i9 %conv1_weights_1_0_addr_69

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_68"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:341 %conv1_weights_1_0_load_69 = load i9 %conv1_weights_1_0_addr_70

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_69"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:342 %conv1_weights_1_0_load_70 = load i9 %conv1_weights_1_0_addr_50

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_70"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:343 %conv1_weights_1_0_load_71 = load i9 %conv1_weights_1_0_addr_71

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_71"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:344 %conv1_weights_1_0_load_72 = load i9 %conv1_weights_1_0_addr_72

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_72"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:345 %conv1_weights_1_0_load_73 = load i9 %conv1_weights_1_0_addr_73

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_73"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:346 %conv1_weights_1_0_load_74 = load i9 %conv1_weights_1_0_addr_74

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_74"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:347 %conv1_biases_1_load_2 = load i5 %conv1_biases_1_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="436" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:322 %conv1_weights_1_0_load_50 = load i9 %conv1_weights_1_0_addr_51

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_50"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:323 %conv1_weights_1_0_load_51 = load i9 %conv1_weights_1_0_addr_52

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_51"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:324 %conv1_weights_1_0_load_52 = load i9 %conv1_weights_1_0_addr_53

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_52"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:325 %conv1_weights_1_0_load_53 = load i9 %conv1_weights_1_0_addr_54

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_53"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:326 %conv1_weights_1_0_load_54 = load i9 %conv1_weights_1_0_addr_55

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_54"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:327 %conv1_weights_1_0_load_55 = load i9 %conv1_weights_1_0_addr_56

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_55"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:328 %conv1_weights_1_0_load_56 = load i9 %conv1_weights_1_0_addr_57

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_56"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:329 %conv1_weights_1_0_load_57 = load i9 %conv1_weights_1_0_addr_58

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_57"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:330 %conv1_weights_1_0_load_58 = load i9 %conv1_weights_1_0_addr_59

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_58"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:331 %conv1_weights_1_0_load_59 = load i9 %conv1_weights_1_0_addr_60

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_59"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:332 %conv1_weights_1_0_load_60 = load i9 %conv1_weights_1_0_addr_61

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_60"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:333 %conv1_weights_1_0_load_61 = load i9 %conv1_weights_1_0_addr_62

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_61"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:334 %conv1_weights_1_0_load_62 = load i9 %conv1_weights_1_0_addr_63

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_62"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:335 %conv1_weights_1_0_load_63 = load i9 %conv1_weights_1_0_addr_64

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_63"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:336 %conv1_weights_1_0_load_64 = load i9 %conv1_weights_1_0_addr_65

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_64"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:337 %conv1_weights_1_0_load_65 = load i9 %conv1_weights_1_0_addr_66

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_65"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:338 %conv1_weights_1_0_load_66 = load i9 %conv1_weights_1_0_addr_67

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_66"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:339 %conv1_weights_1_0_load_67 = load i9 %conv1_weights_1_0_addr_68

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_67"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:340 %conv1_weights_1_0_load_68 = load i9 %conv1_weights_1_0_addr_69

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_68"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:341 %conv1_weights_1_0_load_69 = load i9 %conv1_weights_1_0_addr_70

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_69"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:342 %conv1_weights_1_0_load_70 = load i9 %conv1_weights_1_0_addr_50

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_70"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:343 %conv1_weights_1_0_load_71 = load i9 %conv1_weights_1_0_addr_71

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_71"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:344 %conv1_weights_1_0_load_72 = load i9 %conv1_weights_1_0_addr_72

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_72"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:345 %conv1_weights_1_0_load_73 = load i9 %conv1_weights_1_0_addr_73

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_73"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:346 %conv1_weights_1_0_load_74 = load i9 %conv1_weights_1_0_addr_74

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_74"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:347 %conv1_biases_1_load_2 = load i5 %conv1_biases_1_addr_2

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_2"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:348 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop52, i32 %image_r, i4 %add_ln15, i32 %features, i32 %conv1_weights_1_0_load_50, i32 %conv1_weights_1_0_load_51, i32 %conv1_weights_1_0_load_52, i32 %conv1_weights_1_0_load_53, i32 %conv1_weights_1_0_load_54, i32 %conv1_weights_1_0_load_55, i32 %conv1_weights_1_0_load_56, i32 %conv1_weights_1_0_load_57, i32 %conv1_weights_1_0_load_58, i32 %conv1_weights_1_0_load_59, i32 %conv1_weights_1_0_load_60, i32 %conv1_weights_1_0_load_61, i32 %conv1_weights_1_0_load_62, i32 %conv1_weights_1_0_load_63, i32 %conv1_weights_1_0_load_64, i32 %conv1_weights_1_0_load_65, i32 %conv1_weights_1_0_load_66, i32 %conv1_weights_1_0_load_67, i32 %conv1_weights_1_0_load_68, i32 %conv1_weights_1_0_load_69, i32 %conv1_weights_1_0_load_70, i32 %conv1_weights_1_0_load_71, i32 %conv1_weights_1_0_load_72, i32 %conv1_weights_1_0_load_73, i32 %conv1_weights_1_0_load_74, i32 %conv1_biases_1_load_2

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="463" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:348 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop52, i32 %image_r, i4 %add_ln15, i32 %features, i32 %conv1_weights_1_0_load_50, i32 %conv1_weights_1_0_load_51, i32 %conv1_weights_1_0_load_52, i32 %conv1_weights_1_0_load_53, i32 %conv1_weights_1_0_load_54, i32 %conv1_weights_1_0_load_55, i32 %conv1_weights_1_0_load_56, i32 %conv1_weights_1_0_load_57, i32 %conv1_weights_1_0_load_58, i32 %conv1_weights_1_0_load_59, i32 %conv1_weights_1_0_load_60, i32 %conv1_weights_1_0_load_61, i32 %conv1_weights_1_0_load_62, i32 %conv1_weights_1_0_load_63, i32 %conv1_weights_1_0_load_64, i32 %conv1_weights_1_0_load_65, i32 %conv1_weights_1_0_load_66, i32 %conv1_weights_1_0_load_67, i32 %conv1_weights_1_0_load_68, i32 %conv1_weights_1_0_load_69, i32 %conv1_weights_1_0_load_70, i32 %conv1_weights_1_0_load_71, i32 %conv1_weights_1_0_load_72, i32 %conv1_weights_1_0_load_73, i32 %conv1_weights_1_0_load_74, i32 %conv1_biases_1_load_2

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
row_loop.split:349 %add_ln15_1 = add i4 %trunc_ln15, i4 3

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="4">
<![CDATA[
row_loop.split:350 %add_ln15_1_cast = zext i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_1_cast"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="4">
<![CDATA[
row_loop.split:351 %add_ln15_1_cast3279 = zext i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_1_cast3279"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="4">
<![CDATA[
row_loop.split:352 %add_ln15_1_cast3556 = zext i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_1_cast3556"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="4">
<![CDATA[
row_loop.split:353 %add_ln15_1_cast3553 = zext i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_1_cast3553"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="4">
<![CDATA[
row_loop.split:354 %add_ln15_1_cast3547 = zext i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_1_cast3547"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:355 %tmp_1345 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 9, i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="tmp_1345"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:356 %tmp_2752_cast = sext i8 %tmp_1345

]]></Node>
<StgValue><ssdm name="tmp_2752_cast"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:357 %tmp_2752_cast_cast = zext i9 %tmp_2752_cast

]]></Node>
<StgValue><ssdm name="tmp_2752_cast_cast"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:358 %conv1_weights_1_0_addr_75 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2752_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_75"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:359 %conv1_weights_1_0_addr_76 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %add_ln15_1_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_76"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:360 %empty_5002 = add i6 %add_ln15_1_cast3547, i6 20

]]></Node>
<StgValue><ssdm name="empty_5002"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:361 %p_cast3364 = zext i6 %empty_5002

]]></Node>
<StgValue><ssdm name="p_cast3364"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:362 %conv1_weights_1_0_addr_77 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3364

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_77"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:363 %empty_5003 = add i6 %add_ln15_1_cast3547, i6 40

]]></Node>
<StgValue><ssdm name="empty_5003"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:364 %p_cast3365 = zext i6 %empty_5003

]]></Node>
<StgValue><ssdm name="p_cast3365"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:365 %conv1_weights_1_0_addr_78 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3365

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_78"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:366 %empty_5004 = add i7 %add_ln15_1_cast3556, i7 60

]]></Node>
<StgValue><ssdm name="empty_5004"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:367 %p_cast3366 = zext i7 %empty_5004

]]></Node>
<StgValue><ssdm name="p_cast3366"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:368 %conv1_weights_1_0_addr_79 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3366

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_79"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
row_loop.split:369 %tmp_2753_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="tmp_2753_cast"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:370 %tmp_2753_cast_cast = zext i7 %tmp_2753_cast

]]></Node>
<StgValue><ssdm name="tmp_2753_cast_cast"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:371 %conv1_weights_1_0_addr_80 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2753_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_80"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:372 %empty_5005 = add i6 %add_ln15_1_cast3547, i6 36

]]></Node>
<StgValue><ssdm name="empty_5005"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="6">
<![CDATA[
row_loop.split:373 %p_cast3367 = sext i6 %empty_5005

]]></Node>
<StgValue><ssdm name="p_cast3367"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:374 %p_cast3367_cast = zext i7 %p_cast3367

]]></Node>
<StgValue><ssdm name="p_cast3367_cast"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:375 %conv1_weights_1_0_addr_81 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3367_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_81"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:376 %empty_5006 = add i8 %add_ln15_1_cast3553, i8 120

]]></Node>
<StgValue><ssdm name="empty_5006"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:377 %p_cast3368 = zext i8 %empty_5006

]]></Node>
<StgValue><ssdm name="p_cast3368"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:378 %conv1_weights_1_0_addr_82 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3368

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_82"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:379 %empty_5007 = add i8 %add_ln15_1_cast3553, i8 140

]]></Node>
<StgValue><ssdm name="empty_5007"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:380 %p_cast3369 = zext i8 %empty_5007

]]></Node>
<StgValue><ssdm name="p_cast3369"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:381 %conv1_weights_1_0_addr_83 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3369

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_83"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:382 %tmp_2754_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 10, i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="tmp_2754_cast"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:383 %tmp_2754_cast_cast = zext i8 %tmp_2754_cast

]]></Node>
<StgValue><ssdm name="tmp_2754_cast_cast"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:384 %conv1_weights_1_0_addr_84 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2754_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_84"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:385 %empty_5008 = add i8 %add_ln15_1_cast3553, i8 180

]]></Node>
<StgValue><ssdm name="empty_5008"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:386 %p_cast3370 = zext i8 %empty_5008

]]></Node>
<StgValue><ssdm name="p_cast3370"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:387 %conv1_weights_1_0_addr_85 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3370

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_85"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:388 %empty_5009 = add i7 %add_ln15_1_cast3556, i7 72

]]></Node>
<StgValue><ssdm name="empty_5009"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:389 %p_cast3371 = sext i7 %empty_5009

]]></Node>
<StgValue><ssdm name="p_cast3371"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:390 %p_cast3371_cast = zext i8 %p_cast3371

]]></Node>
<StgValue><ssdm name="p_cast3371_cast"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:391 %conv1_weights_1_0_addr_86 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3371_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_86"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:392 %empty_5010 = add i7 %add_ln15_1_cast3556, i7 92

]]></Node>
<StgValue><ssdm name="empty_5010"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:393 %p_cast3372 = sext i7 %empty_5010

]]></Node>
<StgValue><ssdm name="p_cast3372"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:394 %p_cast3372_cast = zext i8 %p_cast3372

]]></Node>
<StgValue><ssdm name="p_cast3372_cast"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:395 %conv1_weights_1_0_addr_87 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3372_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_87"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
row_loop.split:396 %tmp_1346 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="tmp_1346"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:397 %tmp_2755_cast = sext i5 %tmp_1346

]]></Node>
<StgValue><ssdm name="tmp_2755_cast"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:398 %tmp_2755_cast_cast = zext i8 %tmp_2755_cast

]]></Node>
<StgValue><ssdm name="tmp_2755_cast_cast"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:399 %conv1_weights_1_0_addr_88 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2755_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_88"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:400 %empty_5011 = add i9 %add_ln15_1_cast3279, i9 260

]]></Node>
<StgValue><ssdm name="empty_5011"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:401 %p_cast3373 = zext i9 %empty_5011

]]></Node>
<StgValue><ssdm name="p_cast3373"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:402 %conv1_weights_1_0_addr_89 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3373

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_89"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:403 %empty_5012 = add i9 %add_ln15_1_cast3279, i9 280

]]></Node>
<StgValue><ssdm name="empty_5012"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:404 %p_cast3374 = zext i9 %empty_5012

]]></Node>
<StgValue><ssdm name="p_cast3374"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:405 %conv1_weights_1_0_addr_90 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3374

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_90"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:406 %empty_5013 = add i9 %add_ln15_1_cast3279, i9 300

]]></Node>
<StgValue><ssdm name="empty_5013"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:407 %p_cast3375 = zext i9 %empty_5013

]]></Node>
<StgValue><ssdm name="p_cast3375"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:408 %conv1_weights_1_0_addr_91 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3375

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_91"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
row_loop.split:409 %tmp_2756_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 20, i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="tmp_2756_cast"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:410 %tmp_2756_cast_cast = zext i9 %tmp_2756_cast

]]></Node>
<StgValue><ssdm name="tmp_2756_cast_cast"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:411 %conv1_weights_1_0_addr_92 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2756_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_92"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:412 %empty_5014 = add i9 %add_ln15_1_cast3279, i9 340

]]></Node>
<StgValue><ssdm name="empty_5014"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:413 %p_cast3376 = zext i9 %empty_5014

]]></Node>
<StgValue><ssdm name="p_cast3376"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:414 %conv1_weights_1_0_addr_93 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3376

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_93"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:415 %empty_5015 = add i9 %add_ln15_1_cast3279, i9 360

]]></Node>
<StgValue><ssdm name="empty_5015"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:416 %p_cast3377 = zext i9 %empty_5015

]]></Node>
<StgValue><ssdm name="p_cast3377"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:417 %conv1_weights_1_0_addr_94 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3377

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_94"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:418 %empty_5016 = add i9 %add_ln15_1_cast3279, i9 380

]]></Node>
<StgValue><ssdm name="empty_5016"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:419 %p_cast3378 = zext i9 %empty_5016

]]></Node>
<StgValue><ssdm name="p_cast3378"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:420 %conv1_weights_1_0_addr_95 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3378

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_95"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:421 %empty_5017 = add i8 %add_ln15_1_cast3553, i8 164

]]></Node>
<StgValue><ssdm name="empty_5017"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:422 %p_cast3379 = sext i8 %empty_5017

]]></Node>
<StgValue><ssdm name="p_cast3379"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:423 %p_cast3379_cast = zext i9 %p_cast3379

]]></Node>
<StgValue><ssdm name="p_cast3379_cast"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:424 %conv1_weights_1_0_addr_96 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3379_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_96"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:425 %empty_5018 = add i8 %add_ln15_1_cast3553, i8 184

]]></Node>
<StgValue><ssdm name="empty_5018"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:426 %p_cast3380 = sext i8 %empty_5018

]]></Node>
<StgValue><ssdm name="p_cast3380"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:427 %p_cast3380_cast = zext i9 %p_cast3380

]]></Node>
<StgValue><ssdm name="p_cast3380_cast"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:428 %conv1_weights_1_0_addr_97 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3380_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_97"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:429 %empty_5019 = add i7 %add_ln15_1_cast3556, i7 76

]]></Node>
<StgValue><ssdm name="empty_5019"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:430 %p_cast3381 = sext i7 %empty_5019

]]></Node>
<StgValue><ssdm name="p_cast3381"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:431 %p_cast3381_cast = zext i9 %p_cast3381

]]></Node>
<StgValue><ssdm name="p_cast3381_cast"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:432 %conv1_weights_1_0_addr_98 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3381_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_98"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
row_loop.split:433 %tmp_1347 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %add_ln15_1

]]></Node>
<StgValue><ssdm name="tmp_1347"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:434 %tmp_2757_cast = sext i6 %tmp_1347

]]></Node>
<StgValue><ssdm name="tmp_2757_cast"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:435 %tmp_2757_cast_cast = zext i9 %tmp_2757_cast

]]></Node>
<StgValue><ssdm name="tmp_2757_cast_cast"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:436 %conv1_weights_1_0_addr_99 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2757_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_99"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:437 %conv1_biases_1_addr_3 = getelementptr i32 %conv1_biases_1, i64 0, i64 %add_ln15_1_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_3"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:438 %conv1_weights_1_0_load_75 = load i9 %conv1_weights_1_0_addr_76

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_75"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:439 %conv1_weights_1_0_load_76 = load i9 %conv1_weights_1_0_addr_77

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_76"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:440 %conv1_weights_1_0_load_77 = load i9 %conv1_weights_1_0_addr_78

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_77"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:441 %conv1_weights_1_0_load_78 = load i9 %conv1_weights_1_0_addr_79

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_78"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:442 %conv1_weights_1_0_load_79 = load i9 %conv1_weights_1_0_addr_80

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_79"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:443 %conv1_weights_1_0_load_80 = load i9 %conv1_weights_1_0_addr_81

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_80"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:444 %conv1_weights_1_0_load_81 = load i9 %conv1_weights_1_0_addr_82

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_81"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:445 %conv1_weights_1_0_load_82 = load i9 %conv1_weights_1_0_addr_83

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_82"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:446 %conv1_weights_1_0_load_83 = load i9 %conv1_weights_1_0_addr_84

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_83"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:447 %conv1_weights_1_0_load_84 = load i9 %conv1_weights_1_0_addr_85

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_84"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:448 %conv1_weights_1_0_load_85 = load i9 %conv1_weights_1_0_addr_86

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_85"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:449 %conv1_weights_1_0_load_86 = load i9 %conv1_weights_1_0_addr_87

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_86"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:450 %conv1_weights_1_0_load_87 = load i9 %conv1_weights_1_0_addr_88

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_87"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:451 %conv1_weights_1_0_load_88 = load i9 %conv1_weights_1_0_addr_89

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_88"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:452 %conv1_weights_1_0_load_89 = load i9 %conv1_weights_1_0_addr_90

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_89"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:453 %conv1_weights_1_0_load_90 = load i9 %conv1_weights_1_0_addr_91

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_90"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:454 %conv1_weights_1_0_load_91 = load i9 %conv1_weights_1_0_addr_92

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_91"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:455 %conv1_weights_1_0_load_92 = load i9 %conv1_weights_1_0_addr_93

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_92"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:456 %conv1_weights_1_0_load_93 = load i9 %conv1_weights_1_0_addr_94

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_93"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:457 %conv1_weights_1_0_load_94 = load i9 %conv1_weights_1_0_addr_95

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_94"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:458 %conv1_weights_1_0_load_95 = load i9 %conv1_weights_1_0_addr_75

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_95"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:459 %conv1_weights_1_0_load_96 = load i9 %conv1_weights_1_0_addr_96

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_96"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:460 %conv1_weights_1_0_load_97 = load i9 %conv1_weights_1_0_addr_97

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_97"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:461 %conv1_weights_1_0_load_98 = load i9 %conv1_weights_1_0_addr_98

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_98"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:462 %conv1_weights_1_0_load_99 = load i9 %conv1_weights_1_0_addr_99

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_99"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:463 %conv1_biases_1_load_3 = load i5 %conv1_biases_1_addr_3

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="579" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:438 %conv1_weights_1_0_load_75 = load i9 %conv1_weights_1_0_addr_76

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_75"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:439 %conv1_weights_1_0_load_76 = load i9 %conv1_weights_1_0_addr_77

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_76"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:440 %conv1_weights_1_0_load_77 = load i9 %conv1_weights_1_0_addr_78

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_77"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:441 %conv1_weights_1_0_load_78 = load i9 %conv1_weights_1_0_addr_79

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_78"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:442 %conv1_weights_1_0_load_79 = load i9 %conv1_weights_1_0_addr_80

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_79"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:443 %conv1_weights_1_0_load_80 = load i9 %conv1_weights_1_0_addr_81

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_80"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:444 %conv1_weights_1_0_load_81 = load i9 %conv1_weights_1_0_addr_82

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_81"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:445 %conv1_weights_1_0_load_82 = load i9 %conv1_weights_1_0_addr_83

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_82"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:446 %conv1_weights_1_0_load_83 = load i9 %conv1_weights_1_0_addr_84

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_83"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:447 %conv1_weights_1_0_load_84 = load i9 %conv1_weights_1_0_addr_85

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_84"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:448 %conv1_weights_1_0_load_85 = load i9 %conv1_weights_1_0_addr_86

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_85"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:449 %conv1_weights_1_0_load_86 = load i9 %conv1_weights_1_0_addr_87

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_86"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:450 %conv1_weights_1_0_load_87 = load i9 %conv1_weights_1_0_addr_88

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_87"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:451 %conv1_weights_1_0_load_88 = load i9 %conv1_weights_1_0_addr_89

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_88"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:452 %conv1_weights_1_0_load_89 = load i9 %conv1_weights_1_0_addr_90

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_89"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:453 %conv1_weights_1_0_load_90 = load i9 %conv1_weights_1_0_addr_91

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_90"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:454 %conv1_weights_1_0_load_91 = load i9 %conv1_weights_1_0_addr_92

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_91"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:455 %conv1_weights_1_0_load_92 = load i9 %conv1_weights_1_0_addr_93

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_92"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:456 %conv1_weights_1_0_load_93 = load i9 %conv1_weights_1_0_addr_94

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_93"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:457 %conv1_weights_1_0_load_94 = load i9 %conv1_weights_1_0_addr_95

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_94"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:458 %conv1_weights_1_0_load_95 = load i9 %conv1_weights_1_0_addr_75

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_95"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:459 %conv1_weights_1_0_load_96 = load i9 %conv1_weights_1_0_addr_96

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_96"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:460 %conv1_weights_1_0_load_97 = load i9 %conv1_weights_1_0_addr_97

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_97"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:461 %conv1_weights_1_0_load_98 = load i9 %conv1_weights_1_0_addr_98

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_98"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:462 %conv1_weights_1_0_load_99 = load i9 %conv1_weights_1_0_addr_99

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_99"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:463 %conv1_biases_1_load_3 = load i5 %conv1_biases_1_addr_3

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_3"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:464 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop53, i32 %image_r, i4 %add_ln15_1, i32 %features, i32 %conv1_weights_1_0_load_75, i32 %conv1_weights_1_0_load_76, i32 %conv1_weights_1_0_load_77, i32 %conv1_weights_1_0_load_78, i32 %conv1_weights_1_0_load_79, i32 %conv1_weights_1_0_load_80, i32 %conv1_weights_1_0_load_81, i32 %conv1_weights_1_0_load_82, i32 %conv1_weights_1_0_load_83, i32 %conv1_weights_1_0_load_84, i32 %conv1_weights_1_0_load_85, i32 %conv1_weights_1_0_load_86, i32 %conv1_weights_1_0_load_87, i32 %conv1_weights_1_0_load_88, i32 %conv1_weights_1_0_load_89, i32 %conv1_weights_1_0_load_90, i32 %conv1_weights_1_0_load_91, i32 %conv1_weights_1_0_load_92, i32 %conv1_weights_1_0_load_93, i32 %conv1_weights_1_0_load_94, i32 %conv1_weights_1_0_load_95, i32 %conv1_weights_1_0_load_96, i32 %conv1_weights_1_0_load_97, i32 %conv1_weights_1_0_load_98, i32 %conv1_weights_1_0_load_99, i32 %conv1_biases_1_load_3

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="606" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:464 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop53, i32 %image_r, i4 %add_ln15_1, i32 %features, i32 %conv1_weights_1_0_load_75, i32 %conv1_weights_1_0_load_76, i32 %conv1_weights_1_0_load_77, i32 %conv1_weights_1_0_load_78, i32 %conv1_weights_1_0_load_79, i32 %conv1_weights_1_0_load_80, i32 %conv1_weights_1_0_load_81, i32 %conv1_weights_1_0_load_82, i32 %conv1_weights_1_0_load_83, i32 %conv1_weights_1_0_load_84, i32 %conv1_weights_1_0_load_85, i32 %conv1_weights_1_0_load_86, i32 %conv1_weights_1_0_load_87, i32 %conv1_weights_1_0_load_88, i32 %conv1_weights_1_0_load_89, i32 %conv1_weights_1_0_load_90, i32 %conv1_weights_1_0_load_91, i32 %conv1_weights_1_0_load_92, i32 %conv1_weights_1_0_load_93, i32 %conv1_weights_1_0_load_94, i32 %conv1_weights_1_0_load_95, i32 %conv1_weights_1_0_load_96, i32 %conv1_weights_1_0_load_97, i32 %conv1_weights_1_0_load_98, i32 %conv1_weights_1_0_load_99, i32 %conv1_biases_1_load_3

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
row_loop.split:465 %add_ln15_2 = add i4 %trunc_ln15, i4 4

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="4">
<![CDATA[
row_loop.split:466 %add_ln15_2_cast = zext i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln15_2_cast"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="4">
<![CDATA[
row_loop.split:467 %add_ln15_2_cast3283 = zext i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln15_2_cast3283"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="4">
<![CDATA[
row_loop.split:468 %add_ln15_2_cast3569 = zext i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln15_2_cast3569"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="4">
<![CDATA[
row_loop.split:469 %add_ln15_2_cast3566 = zext i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln15_2_cast3566"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="4">
<![CDATA[
row_loop.split:470 %add_ln15_2_cast3560 = zext i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="add_ln15_2_cast3560"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:471 %tmp_1348 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 9, i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="tmp_1348"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:472 %tmp_2787_cast = sext i8 %tmp_1348

]]></Node>
<StgValue><ssdm name="tmp_2787_cast"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:473 %tmp_2787_cast_cast = zext i9 %tmp_2787_cast

]]></Node>
<StgValue><ssdm name="tmp_2787_cast_cast"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:474 %conv1_weights_1_0_addr_100 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2787_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_100"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:475 %conv1_weights_1_0_addr_101 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %add_ln15_2_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_101"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:476 %empty_5020 = add i6 %add_ln15_2_cast3560, i6 20

]]></Node>
<StgValue><ssdm name="empty_5020"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:477 %p_cast3383 = zext i6 %empty_5020

]]></Node>
<StgValue><ssdm name="p_cast3383"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:478 %conv1_weights_1_0_addr_102 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3383

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_102"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:479 %empty_5021 = add i6 %add_ln15_2_cast3560, i6 40

]]></Node>
<StgValue><ssdm name="empty_5021"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:480 %p_cast3384 = zext i6 %empty_5021

]]></Node>
<StgValue><ssdm name="p_cast3384"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:481 %conv1_weights_1_0_addr_103 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3384

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_103"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:482 %empty_5022 = add i7 %add_ln15_2_cast3569, i7 60

]]></Node>
<StgValue><ssdm name="empty_5022"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:483 %p_cast3385 = zext i7 %empty_5022

]]></Node>
<StgValue><ssdm name="p_cast3385"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:484 %conv1_weights_1_0_addr_104 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3385

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_104"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
row_loop.split:485 %tmp_2788_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="tmp_2788_cast"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:486 %tmp_2788_cast_cast = zext i7 %tmp_2788_cast

]]></Node>
<StgValue><ssdm name="tmp_2788_cast_cast"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:487 %conv1_weights_1_0_addr_105 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2788_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_105"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:488 %empty_5023 = add i6 %add_ln15_2_cast3560, i6 36

]]></Node>
<StgValue><ssdm name="empty_5023"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="6">
<![CDATA[
row_loop.split:489 %p_cast3386 = sext i6 %empty_5023

]]></Node>
<StgValue><ssdm name="p_cast3386"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:490 %p_cast3386_cast = zext i7 %p_cast3386

]]></Node>
<StgValue><ssdm name="p_cast3386_cast"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:491 %conv1_weights_1_0_addr_106 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3386_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_106"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:492 %empty_5024 = add i8 %add_ln15_2_cast3566, i8 120

]]></Node>
<StgValue><ssdm name="empty_5024"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:493 %p_cast3387 = zext i8 %empty_5024

]]></Node>
<StgValue><ssdm name="p_cast3387"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:494 %conv1_weights_1_0_addr_107 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3387

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_107"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:495 %empty_5025 = add i8 %add_ln15_2_cast3566, i8 140

]]></Node>
<StgValue><ssdm name="empty_5025"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:496 %p_cast3388 = zext i8 %empty_5025

]]></Node>
<StgValue><ssdm name="p_cast3388"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:497 %conv1_weights_1_0_addr_108 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3388

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_108"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:498 %tmp_2789_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 10, i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="tmp_2789_cast"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:499 %tmp_2789_cast_cast = zext i8 %tmp_2789_cast

]]></Node>
<StgValue><ssdm name="tmp_2789_cast_cast"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:500 %conv1_weights_1_0_addr_109 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2789_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_109"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:501 %empty_5026 = add i8 %add_ln15_2_cast3566, i8 180

]]></Node>
<StgValue><ssdm name="empty_5026"/></StgValue>
</operation>

<operation id="644" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:502 %p_cast3389 = zext i8 %empty_5026

]]></Node>
<StgValue><ssdm name="p_cast3389"/></StgValue>
</operation>

<operation id="645" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:503 %conv1_weights_1_0_addr_110 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3389

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_110"/></StgValue>
</operation>

<operation id="646" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:504 %empty_5027 = add i7 %add_ln15_2_cast3569, i7 72

]]></Node>
<StgValue><ssdm name="empty_5027"/></StgValue>
</operation>

<operation id="647" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:505 %p_cast3390 = sext i7 %empty_5027

]]></Node>
<StgValue><ssdm name="p_cast3390"/></StgValue>
</operation>

<operation id="648" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:506 %p_cast3390_cast = zext i8 %p_cast3390

]]></Node>
<StgValue><ssdm name="p_cast3390_cast"/></StgValue>
</operation>

<operation id="649" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:507 %conv1_weights_1_0_addr_111 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3390_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_111"/></StgValue>
</operation>

<operation id="650" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:508 %empty_5028 = add i7 %add_ln15_2_cast3569, i7 92

]]></Node>
<StgValue><ssdm name="empty_5028"/></StgValue>
</operation>

<operation id="651" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:509 %p_cast3391 = sext i7 %empty_5028

]]></Node>
<StgValue><ssdm name="p_cast3391"/></StgValue>
</operation>

<operation id="652" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:510 %p_cast3391_cast = zext i8 %p_cast3391

]]></Node>
<StgValue><ssdm name="p_cast3391_cast"/></StgValue>
</operation>

<operation id="653" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:511 %conv1_weights_1_0_addr_112 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3391_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_112"/></StgValue>
</operation>

<operation id="654" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
row_loop.split:512 %tmp_1349 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="tmp_1349"/></StgValue>
</operation>

<operation id="655" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:513 %tmp_2790_cast = sext i5 %tmp_1349

]]></Node>
<StgValue><ssdm name="tmp_2790_cast"/></StgValue>
</operation>

<operation id="656" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:514 %tmp_2790_cast_cast = zext i8 %tmp_2790_cast

]]></Node>
<StgValue><ssdm name="tmp_2790_cast_cast"/></StgValue>
</operation>

<operation id="657" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:515 %conv1_weights_1_0_addr_113 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2790_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_113"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:516 %empty_5029 = add i9 %add_ln15_2_cast3283, i9 260

]]></Node>
<StgValue><ssdm name="empty_5029"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:517 %p_cast3392 = zext i9 %empty_5029

]]></Node>
<StgValue><ssdm name="p_cast3392"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:518 %conv1_weights_1_0_addr_114 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3392

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_114"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:519 %empty_5030 = add i9 %add_ln15_2_cast3283, i9 280

]]></Node>
<StgValue><ssdm name="empty_5030"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:520 %p_cast3393 = zext i9 %empty_5030

]]></Node>
<StgValue><ssdm name="p_cast3393"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:521 %conv1_weights_1_0_addr_115 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3393

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_115"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:522 %empty_5031 = add i9 %add_ln15_2_cast3283, i9 300

]]></Node>
<StgValue><ssdm name="empty_5031"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:523 %p_cast3394 = zext i9 %empty_5031

]]></Node>
<StgValue><ssdm name="p_cast3394"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:524 %conv1_weights_1_0_addr_116 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3394

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_116"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
row_loop.split:525 %tmp_2791_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 20, i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="tmp_2791_cast"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:526 %tmp_2791_cast_cast = zext i9 %tmp_2791_cast

]]></Node>
<StgValue><ssdm name="tmp_2791_cast_cast"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:527 %conv1_weights_1_0_addr_117 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2791_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_117"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:528 %empty_5032 = add i9 %add_ln15_2_cast3283, i9 340

]]></Node>
<StgValue><ssdm name="empty_5032"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:529 %p_cast3395 = zext i9 %empty_5032

]]></Node>
<StgValue><ssdm name="p_cast3395"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:530 %conv1_weights_1_0_addr_118 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3395

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_118"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:531 %empty_5033 = add i9 %add_ln15_2_cast3283, i9 360

]]></Node>
<StgValue><ssdm name="empty_5033"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:532 %p_cast3396 = zext i9 %empty_5033

]]></Node>
<StgValue><ssdm name="p_cast3396"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:533 %conv1_weights_1_0_addr_119 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3396

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_119"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:534 %empty_5034 = add i9 %add_ln15_2_cast3283, i9 380

]]></Node>
<StgValue><ssdm name="empty_5034"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:535 %p_cast3397 = zext i9 %empty_5034

]]></Node>
<StgValue><ssdm name="p_cast3397"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:536 %conv1_weights_1_0_addr_120 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3397

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_120"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:537 %empty_5035 = add i8 %add_ln15_2_cast3566, i8 164

]]></Node>
<StgValue><ssdm name="empty_5035"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:538 %p_cast3398 = sext i8 %empty_5035

]]></Node>
<StgValue><ssdm name="p_cast3398"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:539 %p_cast3398_cast = zext i9 %p_cast3398

]]></Node>
<StgValue><ssdm name="p_cast3398_cast"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:540 %conv1_weights_1_0_addr_121 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3398_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_121"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:541 %empty_5036 = add i8 %add_ln15_2_cast3566, i8 184

]]></Node>
<StgValue><ssdm name="empty_5036"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:542 %p_cast3399 = sext i8 %empty_5036

]]></Node>
<StgValue><ssdm name="p_cast3399"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:543 %p_cast3399_cast = zext i9 %p_cast3399

]]></Node>
<StgValue><ssdm name="p_cast3399_cast"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:544 %conv1_weights_1_0_addr_122 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3399_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_122"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:545 %empty_5037 = add i7 %add_ln15_2_cast3569, i7 76

]]></Node>
<StgValue><ssdm name="empty_5037"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:546 %p_cast3400 = sext i7 %empty_5037

]]></Node>
<StgValue><ssdm name="p_cast3400"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:547 %p_cast3400_cast = zext i9 %p_cast3400

]]></Node>
<StgValue><ssdm name="p_cast3400_cast"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:548 %conv1_weights_1_0_addr_123 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3400_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_123"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
row_loop.split:549 %tmp_1350 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %add_ln15_2

]]></Node>
<StgValue><ssdm name="tmp_1350"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:550 %tmp_2792_cast = sext i6 %tmp_1350

]]></Node>
<StgValue><ssdm name="tmp_2792_cast"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:551 %tmp_2792_cast_cast = zext i9 %tmp_2792_cast

]]></Node>
<StgValue><ssdm name="tmp_2792_cast_cast"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:552 %conv1_weights_1_0_addr_124 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2792_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_124"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:553 %conv1_biases_1_addr_4 = getelementptr i32 %conv1_biases_1, i64 0, i64 %add_ln15_2_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_4"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:554 %conv1_weights_1_0_load_100 = load i9 %conv1_weights_1_0_addr_101

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_100"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:555 %conv1_weights_1_0_load_101 = load i9 %conv1_weights_1_0_addr_102

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_101"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:556 %conv1_weights_1_0_load_102 = load i9 %conv1_weights_1_0_addr_103

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_102"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:557 %conv1_weights_1_0_load_103 = load i9 %conv1_weights_1_0_addr_104

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_103"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:558 %conv1_weights_1_0_load_104 = load i9 %conv1_weights_1_0_addr_105

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_104"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:559 %conv1_weights_1_0_load_105 = load i9 %conv1_weights_1_0_addr_106

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_105"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:560 %conv1_weights_1_0_load_106 = load i9 %conv1_weights_1_0_addr_107

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_106"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:561 %conv1_weights_1_0_load_107 = load i9 %conv1_weights_1_0_addr_108

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_107"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:562 %conv1_weights_1_0_load_108 = load i9 %conv1_weights_1_0_addr_109

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_108"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:563 %conv1_weights_1_0_load_109 = load i9 %conv1_weights_1_0_addr_110

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_109"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:564 %conv1_weights_1_0_load_110 = load i9 %conv1_weights_1_0_addr_111

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_110"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:565 %conv1_weights_1_0_load_111 = load i9 %conv1_weights_1_0_addr_112

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_111"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:566 %conv1_weights_1_0_load_112 = load i9 %conv1_weights_1_0_addr_113

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_112"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:567 %conv1_weights_1_0_load_113 = load i9 %conv1_weights_1_0_addr_114

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_113"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:568 %conv1_weights_1_0_load_114 = load i9 %conv1_weights_1_0_addr_115

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_114"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:569 %conv1_weights_1_0_load_115 = load i9 %conv1_weights_1_0_addr_116

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_115"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:570 %conv1_weights_1_0_load_116 = load i9 %conv1_weights_1_0_addr_117

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_116"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:571 %conv1_weights_1_0_load_117 = load i9 %conv1_weights_1_0_addr_118

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_117"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:572 %conv1_weights_1_0_load_118 = load i9 %conv1_weights_1_0_addr_119

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_118"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:573 %conv1_weights_1_0_load_119 = load i9 %conv1_weights_1_0_addr_120

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_119"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:574 %conv1_weights_1_0_load_120 = load i9 %conv1_weights_1_0_addr_100

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_120"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:575 %conv1_weights_1_0_load_121 = load i9 %conv1_weights_1_0_addr_121

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_121"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:576 %conv1_weights_1_0_load_122 = load i9 %conv1_weights_1_0_addr_122

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_122"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:577 %conv1_weights_1_0_load_123 = load i9 %conv1_weights_1_0_addr_123

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_123"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:578 %conv1_weights_1_0_load_124 = load i9 %conv1_weights_1_0_addr_124

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_124"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:579 %conv1_biases_1_load_4 = load i5 %conv1_biases_1_addr_4

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="722" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:554 %conv1_weights_1_0_load_100 = load i9 %conv1_weights_1_0_addr_101

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_100"/></StgValue>
</operation>

<operation id="723" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:555 %conv1_weights_1_0_load_101 = load i9 %conv1_weights_1_0_addr_102

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_101"/></StgValue>
</operation>

<operation id="724" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:556 %conv1_weights_1_0_load_102 = load i9 %conv1_weights_1_0_addr_103

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_102"/></StgValue>
</operation>

<operation id="725" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:557 %conv1_weights_1_0_load_103 = load i9 %conv1_weights_1_0_addr_104

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_103"/></StgValue>
</operation>

<operation id="726" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:558 %conv1_weights_1_0_load_104 = load i9 %conv1_weights_1_0_addr_105

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_104"/></StgValue>
</operation>

<operation id="727" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:559 %conv1_weights_1_0_load_105 = load i9 %conv1_weights_1_0_addr_106

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_105"/></StgValue>
</operation>

<operation id="728" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:560 %conv1_weights_1_0_load_106 = load i9 %conv1_weights_1_0_addr_107

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_106"/></StgValue>
</operation>

<operation id="729" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:561 %conv1_weights_1_0_load_107 = load i9 %conv1_weights_1_0_addr_108

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_107"/></StgValue>
</operation>

<operation id="730" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:562 %conv1_weights_1_0_load_108 = load i9 %conv1_weights_1_0_addr_109

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_108"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:563 %conv1_weights_1_0_load_109 = load i9 %conv1_weights_1_0_addr_110

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_109"/></StgValue>
</operation>

<operation id="732" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:564 %conv1_weights_1_0_load_110 = load i9 %conv1_weights_1_0_addr_111

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_110"/></StgValue>
</operation>

<operation id="733" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:565 %conv1_weights_1_0_load_111 = load i9 %conv1_weights_1_0_addr_112

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_111"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:566 %conv1_weights_1_0_load_112 = load i9 %conv1_weights_1_0_addr_113

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_112"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:567 %conv1_weights_1_0_load_113 = load i9 %conv1_weights_1_0_addr_114

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_113"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:568 %conv1_weights_1_0_load_114 = load i9 %conv1_weights_1_0_addr_115

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_114"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:569 %conv1_weights_1_0_load_115 = load i9 %conv1_weights_1_0_addr_116

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_115"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:570 %conv1_weights_1_0_load_116 = load i9 %conv1_weights_1_0_addr_117

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_116"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:571 %conv1_weights_1_0_load_117 = load i9 %conv1_weights_1_0_addr_118

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_117"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:572 %conv1_weights_1_0_load_118 = load i9 %conv1_weights_1_0_addr_119

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_118"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:573 %conv1_weights_1_0_load_119 = load i9 %conv1_weights_1_0_addr_120

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_119"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:574 %conv1_weights_1_0_load_120 = load i9 %conv1_weights_1_0_addr_100

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_120"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:575 %conv1_weights_1_0_load_121 = load i9 %conv1_weights_1_0_addr_121

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_121"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:576 %conv1_weights_1_0_load_122 = load i9 %conv1_weights_1_0_addr_122

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_122"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:577 %conv1_weights_1_0_load_123 = load i9 %conv1_weights_1_0_addr_123

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_123"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:578 %conv1_weights_1_0_load_124 = load i9 %conv1_weights_1_0_addr_124

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_124"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:579 %conv1_biases_1_load_4 = load i5 %conv1_biases_1_addr_4

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_4"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:580 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop54, i32 %image_r, i4 %add_ln15_2, i32 %features, i32 %conv1_weights_1_0_load_100, i32 %conv1_weights_1_0_load_101, i32 %conv1_weights_1_0_load_102, i32 %conv1_weights_1_0_load_103, i32 %conv1_weights_1_0_load_104, i32 %conv1_weights_1_0_load_105, i32 %conv1_weights_1_0_load_106, i32 %conv1_weights_1_0_load_107, i32 %conv1_weights_1_0_load_108, i32 %conv1_weights_1_0_load_109, i32 %conv1_weights_1_0_load_110, i32 %conv1_weights_1_0_load_111, i32 %conv1_weights_1_0_load_112, i32 %conv1_weights_1_0_load_113, i32 %conv1_weights_1_0_load_114, i32 %conv1_weights_1_0_load_115, i32 %conv1_weights_1_0_load_116, i32 %conv1_weights_1_0_load_117, i32 %conv1_weights_1_0_load_118, i32 %conv1_weights_1_0_load_119, i32 %conv1_weights_1_0_load_120, i32 %conv1_weights_1_0_load_121, i32 %conv1_weights_1_0_load_122, i32 %conv1_weights_1_0_load_123, i32 %conv1_weights_1_0_load_124, i32 %conv1_biases_1_load_4

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="749" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:580 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop54, i32 %image_r, i4 %add_ln15_2, i32 %features, i32 %conv1_weights_1_0_load_100, i32 %conv1_weights_1_0_load_101, i32 %conv1_weights_1_0_load_102, i32 %conv1_weights_1_0_load_103, i32 %conv1_weights_1_0_load_104, i32 %conv1_weights_1_0_load_105, i32 %conv1_weights_1_0_load_106, i32 %conv1_weights_1_0_load_107, i32 %conv1_weights_1_0_load_108, i32 %conv1_weights_1_0_load_109, i32 %conv1_weights_1_0_load_110, i32 %conv1_weights_1_0_load_111, i32 %conv1_weights_1_0_load_112, i32 %conv1_weights_1_0_load_113, i32 %conv1_weights_1_0_load_114, i32 %conv1_weights_1_0_load_115, i32 %conv1_weights_1_0_load_116, i32 %conv1_weights_1_0_load_117, i32 %conv1_weights_1_0_load_118, i32 %conv1_weights_1_0_load_119, i32 %conv1_weights_1_0_load_120, i32 %conv1_weights_1_0_load_121, i32 %conv1_weights_1_0_load_122, i32 %conv1_weights_1_0_load_123, i32 %conv1_weights_1_0_load_124, i32 %conv1_biases_1_load_4

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="750" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
row_loop.split:581 %add_ln15_3 = add i4 %trunc_ln15, i4 5

]]></Node>
<StgValue><ssdm name="add_ln15_3"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="4">
<![CDATA[
row_loop.split:582 %add_ln15_3_cast = zext i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_3_cast"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="4">
<![CDATA[
row_loop.split:583 %add_ln15_3_cast3287 = zext i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_3_cast3287"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="7" op_0_bw="4">
<![CDATA[
row_loop.split:584 %add_ln15_3_cast3582 = zext i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_3_cast3582"/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="4">
<![CDATA[
row_loop.split:585 %add_ln15_3_cast3579 = zext i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_3_cast3579"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="4">
<![CDATA[
row_loop.split:586 %add_ln15_3_cast3573 = zext i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_3_cast3573"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:587 %tmp_1351 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 9, i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="tmp_1351"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:588 %tmp_2822_cast = sext i8 %tmp_1351

]]></Node>
<StgValue><ssdm name="tmp_2822_cast"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:589 %tmp_2822_cast_cast = zext i9 %tmp_2822_cast

]]></Node>
<StgValue><ssdm name="tmp_2822_cast_cast"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:590 %conv1_weights_1_0_addr_125 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2822_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_125"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:591 %conv1_weights_1_0_addr_126 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %add_ln15_3_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_126"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:592 %empty_5038 = add i6 %add_ln15_3_cast3573, i6 20

]]></Node>
<StgValue><ssdm name="empty_5038"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:593 %p_cast3402 = zext i6 %empty_5038

]]></Node>
<StgValue><ssdm name="p_cast3402"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:594 %conv1_weights_1_0_addr_127 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3402

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_127"/></StgValue>
</operation>

<operation id="764" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:595 %empty_5039 = add i6 %add_ln15_3_cast3573, i6 40

]]></Node>
<StgValue><ssdm name="empty_5039"/></StgValue>
</operation>

<operation id="765" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:596 %p_cast3403 = zext i6 %empty_5039

]]></Node>
<StgValue><ssdm name="p_cast3403"/></StgValue>
</operation>

<operation id="766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:597 %conv1_weights_1_0_addr_128 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3403

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_128"/></StgValue>
</operation>

<operation id="767" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:598 %empty_5040 = add i7 %add_ln15_3_cast3582, i7 60

]]></Node>
<StgValue><ssdm name="empty_5040"/></StgValue>
</operation>

<operation id="768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:599 %p_cast3404 = zext i7 %empty_5040

]]></Node>
<StgValue><ssdm name="p_cast3404"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:600 %conv1_weights_1_0_addr_129 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3404

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_129"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
row_loop.split:601 %tmp_2823_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="tmp_2823_cast"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:602 %tmp_2823_cast_cast = zext i7 %tmp_2823_cast

]]></Node>
<StgValue><ssdm name="tmp_2823_cast_cast"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:603 %conv1_weights_1_0_addr_130 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2823_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_130"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:604 %empty_5041 = add i6 %add_ln15_3_cast3573, i6 36

]]></Node>
<StgValue><ssdm name="empty_5041"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="6">
<![CDATA[
row_loop.split:605 %p_cast3405 = sext i6 %empty_5041

]]></Node>
<StgValue><ssdm name="p_cast3405"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:606 %p_cast3405_cast = zext i7 %p_cast3405

]]></Node>
<StgValue><ssdm name="p_cast3405_cast"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:607 %conv1_weights_1_0_addr_131 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3405_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_131"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:608 %empty_5042 = add i8 %add_ln15_3_cast3579, i8 120

]]></Node>
<StgValue><ssdm name="empty_5042"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:609 %p_cast3406 = zext i8 %empty_5042

]]></Node>
<StgValue><ssdm name="p_cast3406"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:610 %conv1_weights_1_0_addr_132 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3406

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_132"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:611 %empty_5043 = add i8 %add_ln15_3_cast3579, i8 140

]]></Node>
<StgValue><ssdm name="empty_5043"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:612 %p_cast3407 = zext i8 %empty_5043

]]></Node>
<StgValue><ssdm name="p_cast3407"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:613 %conv1_weights_1_0_addr_133 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3407

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_133"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
row_loop.split:614 %tmp_2824_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 10, i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="tmp_2824_cast"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:615 %tmp_2824_cast_cast = zext i8 %tmp_2824_cast

]]></Node>
<StgValue><ssdm name="tmp_2824_cast_cast"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:616 %conv1_weights_1_0_addr_134 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2824_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_134"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:617 %empty_5044 = add i8 %add_ln15_3_cast3579, i8 180

]]></Node>
<StgValue><ssdm name="empty_5044"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:618 %p_cast3408 = zext i8 %empty_5044

]]></Node>
<StgValue><ssdm name="p_cast3408"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:619 %conv1_weights_1_0_addr_135 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3408

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_135"/></StgValue>
</operation>

<operation id="789" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:620 %empty_5045 = add i7 %add_ln15_3_cast3582, i7 72

]]></Node>
<StgValue><ssdm name="empty_5045"/></StgValue>
</operation>

<operation id="790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:621 %p_cast3409 = sext i7 %empty_5045

]]></Node>
<StgValue><ssdm name="p_cast3409"/></StgValue>
</operation>

<operation id="791" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:622 %p_cast3409_cast = zext i8 %p_cast3409

]]></Node>
<StgValue><ssdm name="p_cast3409_cast"/></StgValue>
</operation>

<operation id="792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:623 %conv1_weights_1_0_addr_136 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3409_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_136"/></StgValue>
</operation>

<operation id="793" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:624 %empty_5046 = add i7 %add_ln15_3_cast3582, i7 92

]]></Node>
<StgValue><ssdm name="empty_5046"/></StgValue>
</operation>

<operation id="794" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:625 %p_cast3410 = sext i7 %empty_5046

]]></Node>
<StgValue><ssdm name="p_cast3410"/></StgValue>
</operation>

<operation id="795" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:626 %p_cast3410_cast = zext i8 %p_cast3410

]]></Node>
<StgValue><ssdm name="p_cast3410_cast"/></StgValue>
</operation>

<operation id="796" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:627 %conv1_weights_1_0_addr_137 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3410_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_137"/></StgValue>
</operation>

<operation id="797" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
row_loop.split:628 %tmp_1352 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="tmp_1352"/></StgValue>
</operation>

<operation id="798" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:629 %tmp_2825_cast = sext i5 %tmp_1352

]]></Node>
<StgValue><ssdm name="tmp_2825_cast"/></StgValue>
</operation>

<operation id="799" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:630 %tmp_2825_cast_cast = zext i8 %tmp_2825_cast

]]></Node>
<StgValue><ssdm name="tmp_2825_cast_cast"/></StgValue>
</operation>

<operation id="800" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:631 %conv1_weights_1_0_addr_138 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2825_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_138"/></StgValue>
</operation>

<operation id="801" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:632 %empty_5047 = add i9 %add_ln15_3_cast3287, i9 260

]]></Node>
<StgValue><ssdm name="empty_5047"/></StgValue>
</operation>

<operation id="802" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:633 %p_cast3411 = zext i9 %empty_5047

]]></Node>
<StgValue><ssdm name="p_cast3411"/></StgValue>
</operation>

<operation id="803" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:634 %conv1_weights_1_0_addr_139 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3411

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_139"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:635 %empty_5048 = add i9 %add_ln15_3_cast3287, i9 280

]]></Node>
<StgValue><ssdm name="empty_5048"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:636 %p_cast3412 = zext i9 %empty_5048

]]></Node>
<StgValue><ssdm name="p_cast3412"/></StgValue>
</operation>

<operation id="806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:637 %conv1_weights_1_0_addr_140 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3412

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_140"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:638 %empty_5049 = add i9 %add_ln15_3_cast3287, i9 300

]]></Node>
<StgValue><ssdm name="empty_5049"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:639 %p_cast3413 = zext i9 %empty_5049

]]></Node>
<StgValue><ssdm name="p_cast3413"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:640 %conv1_weights_1_0_addr_141 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3413

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_141"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
row_loop.split:641 %tmp_2826_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 20, i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="tmp_2826_cast"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:642 %tmp_2826_cast_cast = zext i9 %tmp_2826_cast

]]></Node>
<StgValue><ssdm name="tmp_2826_cast_cast"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:643 %conv1_weights_1_0_addr_142 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2826_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_142"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:644 %empty_5050 = add i9 %add_ln15_3_cast3287, i9 340

]]></Node>
<StgValue><ssdm name="empty_5050"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:645 %p_cast3414 = zext i9 %empty_5050

]]></Node>
<StgValue><ssdm name="p_cast3414"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:646 %conv1_weights_1_0_addr_143 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3414

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_143"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:647 %empty_5051 = add i9 %add_ln15_3_cast3287, i9 360

]]></Node>
<StgValue><ssdm name="empty_5051"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:648 %p_cast3415 = zext i9 %empty_5051

]]></Node>
<StgValue><ssdm name="p_cast3415"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:649 %conv1_weights_1_0_addr_144 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3415

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_144"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:650 %empty_5052 = add i9 %add_ln15_3_cast3287, i9 380

]]></Node>
<StgValue><ssdm name="empty_5052"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:651 %p_cast3416 = zext i9 %empty_5052

]]></Node>
<StgValue><ssdm name="p_cast3416"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:652 %conv1_weights_1_0_addr_145 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3416

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_145"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:653 %empty_5053 = add i8 %add_ln15_3_cast3579, i8 164

]]></Node>
<StgValue><ssdm name="empty_5053"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:654 %p_cast3417 = sext i8 %empty_5053

]]></Node>
<StgValue><ssdm name="p_cast3417"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:655 %p_cast3417_cast = zext i9 %p_cast3417

]]></Node>
<StgValue><ssdm name="p_cast3417_cast"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:656 %conv1_weights_1_0_addr_146 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3417_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_146"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:657 %empty_5054 = add i8 %add_ln15_3_cast3579, i8 184

]]></Node>
<StgValue><ssdm name="empty_5054"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:658 %p_cast3418 = sext i8 %empty_5054

]]></Node>
<StgValue><ssdm name="p_cast3418"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:659 %p_cast3418_cast = zext i9 %p_cast3418

]]></Node>
<StgValue><ssdm name="p_cast3418_cast"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:660 %conv1_weights_1_0_addr_147 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3418_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_147"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:661 %empty_5055 = add i7 %add_ln15_3_cast3582, i7 76

]]></Node>
<StgValue><ssdm name="empty_5055"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:662 %p_cast3419 = sext i7 %empty_5055

]]></Node>
<StgValue><ssdm name="p_cast3419"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:663 %p_cast3419_cast = zext i9 %p_cast3419

]]></Node>
<StgValue><ssdm name="p_cast3419_cast"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:664 %conv1_weights_1_0_addr_148 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3419_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_148"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
row_loop.split:665 %tmp_1353 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %add_ln15_3

]]></Node>
<StgValue><ssdm name="tmp_1353"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:666 %tmp_2827_cast = sext i6 %tmp_1353

]]></Node>
<StgValue><ssdm name="tmp_2827_cast"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:667 %tmp_2827_cast_cast = zext i9 %tmp_2827_cast

]]></Node>
<StgValue><ssdm name="tmp_2827_cast_cast"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:668 %conv1_weights_1_0_addr_149 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2827_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_149"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:669 %conv1_biases_1_addr_5 = getelementptr i32 %conv1_biases_1, i64 0, i64 %add_ln15_3_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_5"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:670 %conv1_weights_1_0_load_125 = load i9 %conv1_weights_1_0_addr_126

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_125"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:671 %conv1_weights_1_0_load_126 = load i9 %conv1_weights_1_0_addr_127

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_126"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:672 %conv1_weights_1_0_load_127 = load i9 %conv1_weights_1_0_addr_128

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_127"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:673 %conv1_weights_1_0_load_128 = load i9 %conv1_weights_1_0_addr_129

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_128"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:674 %conv1_weights_1_0_load_129 = load i9 %conv1_weights_1_0_addr_130

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_129"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:675 %conv1_weights_1_0_load_130 = load i9 %conv1_weights_1_0_addr_131

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_130"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:676 %conv1_weights_1_0_load_131 = load i9 %conv1_weights_1_0_addr_132

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_131"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:677 %conv1_weights_1_0_load_132 = load i9 %conv1_weights_1_0_addr_133

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_132"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:678 %conv1_weights_1_0_load_133 = load i9 %conv1_weights_1_0_addr_134

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_133"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:679 %conv1_weights_1_0_load_134 = load i9 %conv1_weights_1_0_addr_135

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_134"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:680 %conv1_weights_1_0_load_135 = load i9 %conv1_weights_1_0_addr_136

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_135"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:681 %conv1_weights_1_0_load_136 = load i9 %conv1_weights_1_0_addr_137

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_136"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:682 %conv1_weights_1_0_load_137 = load i9 %conv1_weights_1_0_addr_138

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_137"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:683 %conv1_weights_1_0_load_138 = load i9 %conv1_weights_1_0_addr_139

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_138"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:684 %conv1_weights_1_0_load_139 = load i9 %conv1_weights_1_0_addr_140

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_139"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:685 %conv1_weights_1_0_load_140 = load i9 %conv1_weights_1_0_addr_141

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_140"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:686 %conv1_weights_1_0_load_141 = load i9 %conv1_weights_1_0_addr_142

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_141"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:687 %conv1_weights_1_0_load_142 = load i9 %conv1_weights_1_0_addr_143

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_142"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:688 %conv1_weights_1_0_load_143 = load i9 %conv1_weights_1_0_addr_144

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_143"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:689 %conv1_weights_1_0_load_144 = load i9 %conv1_weights_1_0_addr_145

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_144"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:690 %conv1_weights_1_0_load_145 = load i9 %conv1_weights_1_0_addr_125

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_145"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:691 %conv1_weights_1_0_load_146 = load i9 %conv1_weights_1_0_addr_146

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_146"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:692 %conv1_weights_1_0_load_147 = load i9 %conv1_weights_1_0_addr_147

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_147"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:693 %conv1_weights_1_0_load_148 = load i9 %conv1_weights_1_0_addr_148

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_148"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:694 %conv1_weights_1_0_load_149 = load i9 %conv1_weights_1_0_addr_149

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_149"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:695 %conv1_biases_1_load_5 = load i5 %conv1_biases_1_addr_5

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="865" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:670 %conv1_weights_1_0_load_125 = load i9 %conv1_weights_1_0_addr_126

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_125"/></StgValue>
</operation>

<operation id="866" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:671 %conv1_weights_1_0_load_126 = load i9 %conv1_weights_1_0_addr_127

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_126"/></StgValue>
</operation>

<operation id="867" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:672 %conv1_weights_1_0_load_127 = load i9 %conv1_weights_1_0_addr_128

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_127"/></StgValue>
</operation>

<operation id="868" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:673 %conv1_weights_1_0_load_128 = load i9 %conv1_weights_1_0_addr_129

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_128"/></StgValue>
</operation>

<operation id="869" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:674 %conv1_weights_1_0_load_129 = load i9 %conv1_weights_1_0_addr_130

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_129"/></StgValue>
</operation>

<operation id="870" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:675 %conv1_weights_1_0_load_130 = load i9 %conv1_weights_1_0_addr_131

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_130"/></StgValue>
</operation>

<operation id="871" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:676 %conv1_weights_1_0_load_131 = load i9 %conv1_weights_1_0_addr_132

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_131"/></StgValue>
</operation>

<operation id="872" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:677 %conv1_weights_1_0_load_132 = load i9 %conv1_weights_1_0_addr_133

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_132"/></StgValue>
</operation>

<operation id="873" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:678 %conv1_weights_1_0_load_133 = load i9 %conv1_weights_1_0_addr_134

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_133"/></StgValue>
</operation>

<operation id="874" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:679 %conv1_weights_1_0_load_134 = load i9 %conv1_weights_1_0_addr_135

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_134"/></StgValue>
</operation>

<operation id="875" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:680 %conv1_weights_1_0_load_135 = load i9 %conv1_weights_1_0_addr_136

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_135"/></StgValue>
</operation>

<operation id="876" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:681 %conv1_weights_1_0_load_136 = load i9 %conv1_weights_1_0_addr_137

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_136"/></StgValue>
</operation>

<operation id="877" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:682 %conv1_weights_1_0_load_137 = load i9 %conv1_weights_1_0_addr_138

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_137"/></StgValue>
</operation>

<operation id="878" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:683 %conv1_weights_1_0_load_138 = load i9 %conv1_weights_1_0_addr_139

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_138"/></StgValue>
</operation>

<operation id="879" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:684 %conv1_weights_1_0_load_139 = load i9 %conv1_weights_1_0_addr_140

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_139"/></StgValue>
</operation>

<operation id="880" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:685 %conv1_weights_1_0_load_140 = load i9 %conv1_weights_1_0_addr_141

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_140"/></StgValue>
</operation>

<operation id="881" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:686 %conv1_weights_1_0_load_141 = load i9 %conv1_weights_1_0_addr_142

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_141"/></StgValue>
</operation>

<operation id="882" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:687 %conv1_weights_1_0_load_142 = load i9 %conv1_weights_1_0_addr_143

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_142"/></StgValue>
</operation>

<operation id="883" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:688 %conv1_weights_1_0_load_143 = load i9 %conv1_weights_1_0_addr_144

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_143"/></StgValue>
</operation>

<operation id="884" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:689 %conv1_weights_1_0_load_144 = load i9 %conv1_weights_1_0_addr_145

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_144"/></StgValue>
</operation>

<operation id="885" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:690 %conv1_weights_1_0_load_145 = load i9 %conv1_weights_1_0_addr_125

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_145"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:691 %conv1_weights_1_0_load_146 = load i9 %conv1_weights_1_0_addr_146

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_146"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:692 %conv1_weights_1_0_load_147 = load i9 %conv1_weights_1_0_addr_147

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_147"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:693 %conv1_weights_1_0_load_148 = load i9 %conv1_weights_1_0_addr_148

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_148"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:694 %conv1_weights_1_0_load_149 = load i9 %conv1_weights_1_0_addr_149

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_149"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:695 %conv1_biases_1_load_5 = load i5 %conv1_biases_1_addr_5

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_5"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:696 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop55, i32 %image_r, i4 %add_ln15_3, i32 %features, i32 %conv1_weights_1_0_load_125, i32 %conv1_weights_1_0_load_126, i32 %conv1_weights_1_0_load_127, i32 %conv1_weights_1_0_load_128, i32 %conv1_weights_1_0_load_129, i32 %conv1_weights_1_0_load_130, i32 %conv1_weights_1_0_load_131, i32 %conv1_weights_1_0_load_132, i32 %conv1_weights_1_0_load_133, i32 %conv1_weights_1_0_load_134, i32 %conv1_weights_1_0_load_135, i32 %conv1_weights_1_0_load_136, i32 %conv1_weights_1_0_load_137, i32 %conv1_weights_1_0_load_138, i32 %conv1_weights_1_0_load_139, i32 %conv1_weights_1_0_load_140, i32 %conv1_weights_1_0_load_141, i32 %conv1_weights_1_0_load_142, i32 %conv1_weights_1_0_load_143, i32 %conv1_weights_1_0_load_144, i32 %conv1_weights_1_0_load_145, i32 %conv1_weights_1_0_load_146, i32 %conv1_weights_1_0_load_147, i32 %conv1_weights_1_0_load_148, i32 %conv1_weights_1_0_load_149, i32 %conv1_biases_1_load_5

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="892" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:696 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop55, i32 %image_r, i4 %add_ln15_3, i32 %features, i32 %conv1_weights_1_0_load_125, i32 %conv1_weights_1_0_load_126, i32 %conv1_weights_1_0_load_127, i32 %conv1_weights_1_0_load_128, i32 %conv1_weights_1_0_load_129, i32 %conv1_weights_1_0_load_130, i32 %conv1_weights_1_0_load_131, i32 %conv1_weights_1_0_load_132, i32 %conv1_weights_1_0_load_133, i32 %conv1_weights_1_0_load_134, i32 %conv1_weights_1_0_load_135, i32 %conv1_weights_1_0_load_136, i32 %conv1_weights_1_0_load_137, i32 %conv1_weights_1_0_load_138, i32 %conv1_weights_1_0_load_139, i32 %conv1_weights_1_0_load_140, i32 %conv1_weights_1_0_load_141, i32 %conv1_weights_1_0_load_142, i32 %conv1_weights_1_0_load_143, i32 %conv1_weights_1_0_load_144, i32 %conv1_weights_1_0_load_145, i32 %conv1_weights_1_0_load_146, i32 %conv1_weights_1_0_load_147, i32 %conv1_weights_1_0_load_148, i32 %conv1_weights_1_0_load_149, i32 %conv1_biases_1_load_5

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="893" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
row_loop.split:697 %add_ln15_4 = add i5 %f_3, i5 6

]]></Node>
<StgValue><ssdm name="add_ln15_4"/></StgValue>
</operation>

<operation id="894" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="5">
<![CDATA[
row_loop.split:698 %add_ln15_4_cast = zext i5 %add_ln15_4

]]></Node>
<StgValue><ssdm name="add_ln15_4_cast"/></StgValue>
</operation>

<operation id="895" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:699 %add_ln15_4_cast3291 = zext i5 %add_ln15_4

]]></Node>
<StgValue><ssdm name="add_ln15_4_cast3291"/></StgValue>
</operation>

<operation id="896" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="7" op_0_bw="5">
<![CDATA[
row_loop.split:700 %add_ln15_4_cast3587 = zext i5 %add_ln15_4

]]></Node>
<StgValue><ssdm name="add_ln15_4_cast3587"/></StgValue>
</operation>

<operation id="897" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="6" op_0_bw="5">
<![CDATA[
row_loop.split:701 %add_ln15_4_cast3289 = zext i5 %add_ln15_4

]]></Node>
<StgValue><ssdm name="add_ln15_4_cast3289"/></StgValue>
</operation>

<operation id="898" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="9" op_0_bw="5">
<![CDATA[
row_loop.split:702 %add_ln15_4_cast3288 = zext i5 %add_ln15_4

]]></Node>
<StgValue><ssdm name="add_ln15_4_cast3288"/></StgValue>
</operation>

<operation id="899" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:703 %empty_5056 = add i8 %add_ln15_4_cast3291, i8 144

]]></Node>
<StgValue><ssdm name="empty_5056"/></StgValue>
</operation>

<operation id="900" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:704 %p_cast3421 = sext i8 %empty_5056

]]></Node>
<StgValue><ssdm name="p_cast3421"/></StgValue>
</operation>

<operation id="901" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:705 %p_cast3421_cast = zext i9 %p_cast3421

]]></Node>
<StgValue><ssdm name="p_cast3421_cast"/></StgValue>
</operation>

<operation id="902" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:706 %conv1_weights_1_0_addr_150 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3421_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_150"/></StgValue>
</operation>

<operation id="903" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:707 %conv1_weights_1_0_addr_151 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %add_ln15_4_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_151"/></StgValue>
</operation>

<operation id="904" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:708 %empty_5057 = add i6 %add_ln15_4_cast3289, i6 20

]]></Node>
<StgValue><ssdm name="empty_5057"/></StgValue>
</operation>

<operation id="905" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:709 %p_cast3422 = zext i6 %empty_5057

]]></Node>
<StgValue><ssdm name="p_cast3422"/></StgValue>
</operation>

<operation id="906" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:710 %conv1_weights_1_0_addr_152 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3422

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_152"/></StgValue>
</operation>

<operation id="907" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:711 %empty_5058 = add i7 %add_ln15_4_cast3587, i7 40

]]></Node>
<StgValue><ssdm name="empty_5058"/></StgValue>
</operation>

<operation id="908" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:712 %p_cast3423 = zext i7 %empty_5058

]]></Node>
<StgValue><ssdm name="p_cast3423"/></StgValue>
</operation>

<operation id="909" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:713 %conv1_weights_1_0_addr_153 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3423

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_153"/></StgValue>
</operation>

<operation id="910" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:714 %empty_5059 = add i7 %add_ln15_4_cast3587, i7 60

]]></Node>
<StgValue><ssdm name="empty_5059"/></StgValue>
</operation>

<operation id="911" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:715 %p_cast3424 = zext i7 %empty_5059

]]></Node>
<StgValue><ssdm name="p_cast3424"/></StgValue>
</operation>

<operation id="912" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:716 %conv1_weights_1_0_addr_154 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3424

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_154"/></StgValue>
</operation>

<operation id="913" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:717 %empty_5060 = add i7 %add_ln15_4_cast3587, i7 80

]]></Node>
<StgValue><ssdm name="empty_5060"/></StgValue>
</operation>

<operation id="914" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:718 %p_cast3425 = zext i7 %empty_5060

]]></Node>
<StgValue><ssdm name="p_cast3425"/></StgValue>
</operation>

<operation id="915" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:719 %conv1_weights_1_0_addr_155 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3425

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_155"/></StgValue>
</operation>

<operation id="916" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:720 %empty_5061 = add i8 %add_ln15_4_cast3291, i8 100

]]></Node>
<StgValue><ssdm name="empty_5061"/></StgValue>
</operation>

<operation id="917" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:721 %p_cast3426 = zext i8 %empty_5061

]]></Node>
<StgValue><ssdm name="p_cast3426"/></StgValue>
</operation>

<operation id="918" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:722 %conv1_weights_1_0_addr_156 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3426

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_156"/></StgValue>
</operation>

<operation id="919" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:723 %empty_5062 = add i8 %add_ln15_4_cast3291, i8 120

]]></Node>
<StgValue><ssdm name="empty_5062"/></StgValue>
</operation>

<operation id="920" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:724 %p_cast3427 = zext i8 %empty_5062

]]></Node>
<StgValue><ssdm name="p_cast3427"/></StgValue>
</operation>

<operation id="921" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:725 %conv1_weights_1_0_addr_157 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3427

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_157"/></StgValue>
</operation>

<operation id="922" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:726 %empty_5063 = add i8 %add_ln15_4_cast3291, i8 140

]]></Node>
<StgValue><ssdm name="empty_5063"/></StgValue>
</operation>

<operation id="923" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:727 %p_cast3428 = zext i8 %empty_5063

]]></Node>
<StgValue><ssdm name="p_cast3428"/></StgValue>
</operation>

<operation id="924" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:728 %conv1_weights_1_0_addr_158 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3428

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_158"/></StgValue>
</operation>

<operation id="925" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
row_loop.split:729 %tmp_2857_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %add_ln15_4

]]></Node>
<StgValue><ssdm name="tmp_2857_cast"/></StgValue>
</operation>

<operation id="926" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:730 %tmp_2857_cast_cast = zext i8 %tmp_2857_cast

]]></Node>
<StgValue><ssdm name="tmp_2857_cast_cast"/></StgValue>
</operation>

<operation id="927" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:731 %conv1_weights_1_0_addr_159 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2857_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_159"/></StgValue>
</operation>

<operation id="928" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:732 %empty_5064 = add i8 %add_ln15_4_cast3291, i8 180

]]></Node>
<StgValue><ssdm name="empty_5064"/></StgValue>
</operation>

<operation id="929" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:733 %p_cast3429 = zext i8 %empty_5064

]]></Node>
<StgValue><ssdm name="p_cast3429"/></StgValue>
</operation>

<operation id="930" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:734 %conv1_weights_1_0_addr_160 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3429

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_160"/></StgValue>
</operation>

<operation id="931" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:735 %empty_5065 = add i7 %add_ln15_4_cast3587, i7 72

]]></Node>
<StgValue><ssdm name="empty_5065"/></StgValue>
</operation>

<operation id="932" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:736 %p_cast3430 = sext i7 %empty_5065

]]></Node>
<StgValue><ssdm name="p_cast3430"/></StgValue>
</operation>

<operation id="933" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:737 %p_cast3430_cast = zext i8 %p_cast3430

]]></Node>
<StgValue><ssdm name="p_cast3430_cast"/></StgValue>
</operation>

<operation id="934" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:738 %conv1_weights_1_0_addr_161 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3430_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_161"/></StgValue>
</operation>

<operation id="935" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:739 %empty_5066 = add i7 %add_ln15_4_cast3587, i7 92

]]></Node>
<StgValue><ssdm name="empty_5066"/></StgValue>
</operation>

<operation id="936" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:740 %p_cast3431 = sext i7 %empty_5066

]]></Node>
<StgValue><ssdm name="p_cast3431"/></StgValue>
</operation>

<operation id="937" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:741 %p_cast3431_cast = zext i8 %p_cast3431

]]></Node>
<StgValue><ssdm name="p_cast3431_cast"/></StgValue>
</operation>

<operation id="938" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:742 %conv1_weights_1_0_addr_162 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3431_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_162"/></StgValue>
</operation>

<operation id="939" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:743 %empty_5067 = add i9 %add_ln15_4_cast3288, i9 240

]]></Node>
<StgValue><ssdm name="empty_5067"/></StgValue>
</operation>

<operation id="940" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:744 %p_cast3432 = zext i9 %empty_5067

]]></Node>
<StgValue><ssdm name="p_cast3432"/></StgValue>
</operation>

<operation id="941" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:745 %conv1_weights_1_0_addr_163 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3432

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_163"/></StgValue>
</operation>

<operation id="942" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:746 %empty_5068 = add i9 %add_ln15_4_cast3288, i9 260

]]></Node>
<StgValue><ssdm name="empty_5068"/></StgValue>
</operation>

<operation id="943" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:747 %p_cast3433 = zext i9 %empty_5068

]]></Node>
<StgValue><ssdm name="p_cast3433"/></StgValue>
</operation>

<operation id="944" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:748 %conv1_weights_1_0_addr_164 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3433

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_164"/></StgValue>
</operation>

<operation id="945" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:749 %empty_5069 = add i9 %add_ln15_4_cast3288, i9 280

]]></Node>
<StgValue><ssdm name="empty_5069"/></StgValue>
</operation>

<operation id="946" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:750 %p_cast3434 = zext i9 %empty_5069

]]></Node>
<StgValue><ssdm name="p_cast3434"/></StgValue>
</operation>

<operation id="947" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:751 %conv1_weights_1_0_addr_165 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3434

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_165"/></StgValue>
</operation>

<operation id="948" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:752 %empty_5070 = add i9 %add_ln15_4_cast3288, i9 300

]]></Node>
<StgValue><ssdm name="empty_5070"/></StgValue>
</operation>

<operation id="949" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:753 %p_cast3435 = zext i9 %empty_5070

]]></Node>
<StgValue><ssdm name="p_cast3435"/></StgValue>
</operation>

<operation id="950" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:754 %conv1_weights_1_0_addr_166 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3435

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_166"/></StgValue>
</operation>

<operation id="951" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
row_loop.split:755 %tmp_2858_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 10, i5 %add_ln15_4

]]></Node>
<StgValue><ssdm name="tmp_2858_cast"/></StgValue>
</operation>

<operation id="952" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:756 %tmp_2858_cast_cast = zext i9 %tmp_2858_cast

]]></Node>
<StgValue><ssdm name="tmp_2858_cast_cast"/></StgValue>
</operation>

<operation id="953" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:757 %conv1_weights_1_0_addr_167 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2858_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_167"/></StgValue>
</operation>

<operation id="954" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:758 %empty_5071 = add i9 %add_ln15_4_cast3288, i9 340

]]></Node>
<StgValue><ssdm name="empty_5071"/></StgValue>
</operation>

<operation id="955" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:759 %p_cast3436 = zext i9 %empty_5071

]]></Node>
<StgValue><ssdm name="p_cast3436"/></StgValue>
</operation>

<operation id="956" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:760 %conv1_weights_1_0_addr_168 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3436

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_168"/></StgValue>
</operation>

<operation id="957" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:761 %empty_5072 = add i9 %add_ln15_4_cast3288, i9 360

]]></Node>
<StgValue><ssdm name="empty_5072"/></StgValue>
</operation>

<operation id="958" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:762 %p_cast3437 = zext i9 %empty_5072

]]></Node>
<StgValue><ssdm name="p_cast3437"/></StgValue>
</operation>

<operation id="959" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:763 %conv1_weights_1_0_addr_169 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3437

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_169"/></StgValue>
</operation>

<operation id="960" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:764 %empty_5073 = add i9 %add_ln15_4_cast3288, i9 380

]]></Node>
<StgValue><ssdm name="empty_5073"/></StgValue>
</operation>

<operation id="961" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:765 %p_cast3438 = zext i9 %empty_5073

]]></Node>
<StgValue><ssdm name="p_cast3438"/></StgValue>
</operation>

<operation id="962" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:766 %conv1_weights_1_0_addr_170 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3438

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_170"/></StgValue>
</operation>

<operation id="963" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:767 %empty_5074 = add i8 %add_ln15_4_cast3291, i8 164

]]></Node>
<StgValue><ssdm name="empty_5074"/></StgValue>
</operation>

<operation id="964" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:768 %p_cast3439 = sext i8 %empty_5074

]]></Node>
<StgValue><ssdm name="p_cast3439"/></StgValue>
</operation>

<operation id="965" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:769 %p_cast3439_cast = zext i9 %p_cast3439

]]></Node>
<StgValue><ssdm name="p_cast3439_cast"/></StgValue>
</operation>

<operation id="966" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:770 %conv1_weights_1_0_addr_171 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3439_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_171"/></StgValue>
</operation>

<operation id="967" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:771 %empty_5075 = add i8 %add_ln15_4_cast3291, i8 184

]]></Node>
<StgValue><ssdm name="empty_5075"/></StgValue>
</operation>

<operation id="968" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:772 %p_cast3440 = sext i8 %empty_5075

]]></Node>
<StgValue><ssdm name="p_cast3440"/></StgValue>
</operation>

<operation id="969" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:773 %p_cast3440_cast = zext i9 %p_cast3440

]]></Node>
<StgValue><ssdm name="p_cast3440_cast"/></StgValue>
</operation>

<operation id="970" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:774 %conv1_weights_1_0_addr_172 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3440_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_172"/></StgValue>
</operation>

<operation id="971" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:775 %empty_5076 = add i7 %add_ln15_4_cast3587, i7 76

]]></Node>
<StgValue><ssdm name="empty_5076"/></StgValue>
</operation>

<operation id="972" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:776 %p_cast3441 = sext i7 %empty_5076

]]></Node>
<StgValue><ssdm name="p_cast3441"/></StgValue>
</operation>

<operation id="973" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:777 %p_cast3441_cast = zext i9 %p_cast3441

]]></Node>
<StgValue><ssdm name="p_cast3441_cast"/></StgValue>
</operation>

<operation id="974" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:778 %conv1_weights_1_0_addr_173 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3441_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_173"/></StgValue>
</operation>

<operation id="975" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
row_loop.split:779 %tmp_1354 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %add_ln15_4

]]></Node>
<StgValue><ssdm name="tmp_1354"/></StgValue>
</operation>

<operation id="976" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:780 %tmp_2859_cast = sext i6 %tmp_1354

]]></Node>
<StgValue><ssdm name="tmp_2859_cast"/></StgValue>
</operation>

<operation id="977" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:781 %tmp_2859_cast_cast = zext i9 %tmp_2859_cast

]]></Node>
<StgValue><ssdm name="tmp_2859_cast_cast"/></StgValue>
</operation>

<operation id="978" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:782 %conv1_weights_1_0_addr_174 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2859_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_174"/></StgValue>
</operation>

<operation id="979" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:783 %conv1_biases_1_addr_6 = getelementptr i32 %conv1_biases_1, i64 0, i64 %add_ln15_4_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_6"/></StgValue>
</operation>

<operation id="980" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:784 %conv1_weights_1_0_load_150 = load i9 %conv1_weights_1_0_addr_151

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_150"/></StgValue>
</operation>

<operation id="981" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:785 %conv1_weights_1_0_load_151 = load i9 %conv1_weights_1_0_addr_152

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_151"/></StgValue>
</operation>

<operation id="982" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:786 %conv1_weights_1_0_load_152 = load i9 %conv1_weights_1_0_addr_153

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_152"/></StgValue>
</operation>

<operation id="983" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:787 %conv1_weights_1_0_load_153 = load i9 %conv1_weights_1_0_addr_154

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_153"/></StgValue>
</operation>

<operation id="984" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:788 %conv1_weights_1_0_load_154 = load i9 %conv1_weights_1_0_addr_155

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_154"/></StgValue>
</operation>

<operation id="985" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:789 %conv1_weights_1_0_load_155 = load i9 %conv1_weights_1_0_addr_156

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_155"/></StgValue>
</operation>

<operation id="986" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:790 %conv1_weights_1_0_load_156 = load i9 %conv1_weights_1_0_addr_157

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_156"/></StgValue>
</operation>

<operation id="987" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:791 %conv1_weights_1_0_load_157 = load i9 %conv1_weights_1_0_addr_158

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_157"/></StgValue>
</operation>

<operation id="988" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:792 %conv1_weights_1_0_load_158 = load i9 %conv1_weights_1_0_addr_159

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_158"/></StgValue>
</operation>

<operation id="989" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:793 %conv1_weights_1_0_load_159 = load i9 %conv1_weights_1_0_addr_160

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_159"/></StgValue>
</operation>

<operation id="990" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:794 %conv1_weights_1_0_load_160 = load i9 %conv1_weights_1_0_addr_161

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_160"/></StgValue>
</operation>

<operation id="991" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:795 %conv1_weights_1_0_load_161 = load i9 %conv1_weights_1_0_addr_162

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_161"/></StgValue>
</operation>

<operation id="992" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:796 %conv1_weights_1_0_load_162 = load i9 %conv1_weights_1_0_addr_163

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_162"/></StgValue>
</operation>

<operation id="993" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:797 %conv1_weights_1_0_load_163 = load i9 %conv1_weights_1_0_addr_164

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_163"/></StgValue>
</operation>

<operation id="994" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:798 %conv1_weights_1_0_load_164 = load i9 %conv1_weights_1_0_addr_165

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_164"/></StgValue>
</operation>

<operation id="995" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:799 %conv1_weights_1_0_load_165 = load i9 %conv1_weights_1_0_addr_166

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_165"/></StgValue>
</operation>

<operation id="996" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:800 %conv1_weights_1_0_load_166 = load i9 %conv1_weights_1_0_addr_167

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_166"/></StgValue>
</operation>

<operation id="997" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:801 %conv1_weights_1_0_load_167 = load i9 %conv1_weights_1_0_addr_168

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_167"/></StgValue>
</operation>

<operation id="998" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:802 %conv1_weights_1_0_load_168 = load i9 %conv1_weights_1_0_addr_169

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_168"/></StgValue>
</operation>

<operation id="999" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:803 %conv1_weights_1_0_load_169 = load i9 %conv1_weights_1_0_addr_170

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_169"/></StgValue>
</operation>

<operation id="1000" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:804 %conv1_weights_1_0_load_170 = load i9 %conv1_weights_1_0_addr_150

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_170"/></StgValue>
</operation>

<operation id="1001" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:805 %conv1_weights_1_0_load_171 = load i9 %conv1_weights_1_0_addr_171

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_171"/></StgValue>
</operation>

<operation id="1002" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:806 %conv1_weights_1_0_load_172 = load i9 %conv1_weights_1_0_addr_172

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_172"/></StgValue>
</operation>

<operation id="1003" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:807 %conv1_weights_1_0_load_173 = load i9 %conv1_weights_1_0_addr_173

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_173"/></StgValue>
</operation>

<operation id="1004" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:808 %conv1_weights_1_0_load_174 = load i9 %conv1_weights_1_0_addr_174

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_174"/></StgValue>
</operation>

<operation id="1005" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:809 %conv1_biases_1_load_6 = load i5 %conv1_biases_1_addr_6

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1006" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:784 %conv1_weights_1_0_load_150 = load i9 %conv1_weights_1_0_addr_151

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_150"/></StgValue>
</operation>

<operation id="1007" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:785 %conv1_weights_1_0_load_151 = load i9 %conv1_weights_1_0_addr_152

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_151"/></StgValue>
</operation>

<operation id="1008" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:786 %conv1_weights_1_0_load_152 = load i9 %conv1_weights_1_0_addr_153

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_152"/></StgValue>
</operation>

<operation id="1009" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:787 %conv1_weights_1_0_load_153 = load i9 %conv1_weights_1_0_addr_154

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_153"/></StgValue>
</operation>

<operation id="1010" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:788 %conv1_weights_1_0_load_154 = load i9 %conv1_weights_1_0_addr_155

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_154"/></StgValue>
</operation>

<operation id="1011" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:789 %conv1_weights_1_0_load_155 = load i9 %conv1_weights_1_0_addr_156

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_155"/></StgValue>
</operation>

<operation id="1012" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:790 %conv1_weights_1_0_load_156 = load i9 %conv1_weights_1_0_addr_157

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_156"/></StgValue>
</operation>

<operation id="1013" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:791 %conv1_weights_1_0_load_157 = load i9 %conv1_weights_1_0_addr_158

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_157"/></StgValue>
</operation>

<operation id="1014" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:792 %conv1_weights_1_0_load_158 = load i9 %conv1_weights_1_0_addr_159

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_158"/></StgValue>
</operation>

<operation id="1015" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:793 %conv1_weights_1_0_load_159 = load i9 %conv1_weights_1_0_addr_160

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_159"/></StgValue>
</operation>

<operation id="1016" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:794 %conv1_weights_1_0_load_160 = load i9 %conv1_weights_1_0_addr_161

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_160"/></StgValue>
</operation>

<operation id="1017" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:795 %conv1_weights_1_0_load_161 = load i9 %conv1_weights_1_0_addr_162

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_161"/></StgValue>
</operation>

<operation id="1018" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:796 %conv1_weights_1_0_load_162 = load i9 %conv1_weights_1_0_addr_163

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_162"/></StgValue>
</operation>

<operation id="1019" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:797 %conv1_weights_1_0_load_163 = load i9 %conv1_weights_1_0_addr_164

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_163"/></StgValue>
</operation>

<operation id="1020" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:798 %conv1_weights_1_0_load_164 = load i9 %conv1_weights_1_0_addr_165

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_164"/></StgValue>
</operation>

<operation id="1021" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:799 %conv1_weights_1_0_load_165 = load i9 %conv1_weights_1_0_addr_166

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_165"/></StgValue>
</operation>

<operation id="1022" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:800 %conv1_weights_1_0_load_166 = load i9 %conv1_weights_1_0_addr_167

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_166"/></StgValue>
</operation>

<operation id="1023" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:801 %conv1_weights_1_0_load_167 = load i9 %conv1_weights_1_0_addr_168

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_167"/></StgValue>
</operation>

<operation id="1024" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:802 %conv1_weights_1_0_load_168 = load i9 %conv1_weights_1_0_addr_169

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_168"/></StgValue>
</operation>

<operation id="1025" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:803 %conv1_weights_1_0_load_169 = load i9 %conv1_weights_1_0_addr_170

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_169"/></StgValue>
</operation>

<operation id="1026" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:804 %conv1_weights_1_0_load_170 = load i9 %conv1_weights_1_0_addr_150

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_170"/></StgValue>
</operation>

<operation id="1027" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:805 %conv1_weights_1_0_load_171 = load i9 %conv1_weights_1_0_addr_171

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_171"/></StgValue>
</operation>

<operation id="1028" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:806 %conv1_weights_1_0_load_172 = load i9 %conv1_weights_1_0_addr_172

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_172"/></StgValue>
</operation>

<operation id="1029" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:807 %conv1_weights_1_0_load_173 = load i9 %conv1_weights_1_0_addr_173

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_173"/></StgValue>
</operation>

<operation id="1030" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:808 %conv1_weights_1_0_load_174 = load i9 %conv1_weights_1_0_addr_174

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_174"/></StgValue>
</operation>

<operation id="1031" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:809 %conv1_biases_1_load_6 = load i5 %conv1_biases_1_addr_6

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_6"/></StgValue>
</operation>

<operation id="1032" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:810 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop56, i32 %image_r, i5 %add_ln15_4, i32 %features, i32 %conv1_weights_1_0_load_150, i32 %conv1_weights_1_0_load_151, i32 %conv1_weights_1_0_load_152, i32 %conv1_weights_1_0_load_153, i32 %conv1_weights_1_0_load_154, i32 %conv1_weights_1_0_load_155, i32 %conv1_weights_1_0_load_156, i32 %conv1_weights_1_0_load_157, i32 %conv1_weights_1_0_load_158, i32 %conv1_weights_1_0_load_159, i32 %conv1_weights_1_0_load_160, i32 %conv1_weights_1_0_load_161, i32 %conv1_weights_1_0_load_162, i32 %conv1_weights_1_0_load_163, i32 %conv1_weights_1_0_load_164, i32 %conv1_weights_1_0_load_165, i32 %conv1_weights_1_0_load_166, i32 %conv1_weights_1_0_load_167, i32 %conv1_weights_1_0_load_168, i32 %conv1_weights_1_0_load_169, i32 %conv1_weights_1_0_load_170, i32 %conv1_weights_1_0_load_171, i32 %conv1_weights_1_0_load_172, i32 %conv1_weights_1_0_load_173, i32 %conv1_weights_1_0_load_174, i32 %conv1_biases_1_load_6

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1033" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:810 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop56, i32 %image_r, i5 %add_ln15_4, i32 %features, i32 %conv1_weights_1_0_load_150, i32 %conv1_weights_1_0_load_151, i32 %conv1_weights_1_0_load_152, i32 %conv1_weights_1_0_load_153, i32 %conv1_weights_1_0_load_154, i32 %conv1_weights_1_0_load_155, i32 %conv1_weights_1_0_load_156, i32 %conv1_weights_1_0_load_157, i32 %conv1_weights_1_0_load_158, i32 %conv1_weights_1_0_load_159, i32 %conv1_weights_1_0_load_160, i32 %conv1_weights_1_0_load_161, i32 %conv1_weights_1_0_load_162, i32 %conv1_weights_1_0_load_163, i32 %conv1_weights_1_0_load_164, i32 %conv1_weights_1_0_load_165, i32 %conv1_weights_1_0_load_166, i32 %conv1_weights_1_0_load_167, i32 %conv1_weights_1_0_load_168, i32 %conv1_weights_1_0_load_169, i32 %conv1_weights_1_0_load_170, i32 %conv1_weights_1_0_load_171, i32 %conv1_weights_1_0_load_172, i32 %conv1_weights_1_0_load_173, i32 %conv1_weights_1_0_load_174, i32 %conv1_biases_1_load_6

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="1034" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
row_loop.split:811 %add_ln15_5 = add i5 %f_3, i5 7

]]></Node>
<StgValue><ssdm name="add_ln15_5"/></StgValue>
</operation>

<operation id="1035" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="5">
<![CDATA[
row_loop.split:812 %add_ln15_5_cast = zext i5 %add_ln15_5

]]></Node>
<StgValue><ssdm name="add_ln15_5_cast"/></StgValue>
</operation>

<operation id="1036" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:813 %add_ln15_5_cast3295 = zext i5 %add_ln15_5

]]></Node>
<StgValue><ssdm name="add_ln15_5_cast3295"/></StgValue>
</operation>

<operation id="1037" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="7" op_0_bw="5">
<![CDATA[
row_loop.split:814 %add_ln15_5_cast3597 = zext i5 %add_ln15_5

]]></Node>
<StgValue><ssdm name="add_ln15_5_cast3597"/></StgValue>
</operation>

<operation id="1038" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="6" op_0_bw="5">
<![CDATA[
row_loop.split:815 %add_ln15_5_cast3293 = zext i5 %add_ln15_5

]]></Node>
<StgValue><ssdm name="add_ln15_5_cast3293"/></StgValue>
</operation>

<operation id="1039" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="9" op_0_bw="5">
<![CDATA[
row_loop.split:816 %add_ln15_5_cast3292 = zext i5 %add_ln15_5

]]></Node>
<StgValue><ssdm name="add_ln15_5_cast3292"/></StgValue>
</operation>

<operation id="1040" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:817 %empty_5077 = add i8 %add_ln15_5_cast3295, i8 144

]]></Node>
<StgValue><ssdm name="empty_5077"/></StgValue>
</operation>

<operation id="1041" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:818 %p_cast3443 = sext i8 %empty_5077

]]></Node>
<StgValue><ssdm name="p_cast3443"/></StgValue>
</operation>

<operation id="1042" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:819 %p_cast3443_cast = zext i9 %p_cast3443

]]></Node>
<StgValue><ssdm name="p_cast3443_cast"/></StgValue>
</operation>

<operation id="1043" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:820 %conv1_weights_1_0_addr_175 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3443_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_175"/></StgValue>
</operation>

<operation id="1044" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:821 %conv1_weights_1_0_addr_176 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %add_ln15_5_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_176"/></StgValue>
</operation>

<operation id="1045" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:822 %empty_5078 = add i6 %add_ln15_5_cast3293, i6 20

]]></Node>
<StgValue><ssdm name="empty_5078"/></StgValue>
</operation>

<operation id="1046" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:823 %p_cast3444 = zext i6 %empty_5078

]]></Node>
<StgValue><ssdm name="p_cast3444"/></StgValue>
</operation>

<operation id="1047" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:824 %conv1_weights_1_0_addr_177 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3444

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_177"/></StgValue>
</operation>

<operation id="1048" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:825 %empty_5079 = add i7 %add_ln15_5_cast3597, i7 40

]]></Node>
<StgValue><ssdm name="empty_5079"/></StgValue>
</operation>

<operation id="1049" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:826 %p_cast3445 = zext i7 %empty_5079

]]></Node>
<StgValue><ssdm name="p_cast3445"/></StgValue>
</operation>

<operation id="1050" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:827 %conv1_weights_1_0_addr_178 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3445

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_178"/></StgValue>
</operation>

<operation id="1051" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:828 %empty_5080 = add i7 %add_ln15_5_cast3597, i7 60

]]></Node>
<StgValue><ssdm name="empty_5080"/></StgValue>
</operation>

<operation id="1052" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:829 %p_cast3446 = zext i7 %empty_5080

]]></Node>
<StgValue><ssdm name="p_cast3446"/></StgValue>
</operation>

<operation id="1053" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:830 %conv1_weights_1_0_addr_179 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3446

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_179"/></StgValue>
</operation>

<operation id="1054" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:831 %empty_5081 = add i7 %add_ln15_5_cast3597, i7 80

]]></Node>
<StgValue><ssdm name="empty_5081"/></StgValue>
</operation>

<operation id="1055" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:832 %p_cast3447 = zext i7 %empty_5081

]]></Node>
<StgValue><ssdm name="p_cast3447"/></StgValue>
</operation>

<operation id="1056" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:833 %conv1_weights_1_0_addr_180 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3447

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_180"/></StgValue>
</operation>

<operation id="1057" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:834 %empty_5082 = add i8 %add_ln15_5_cast3295, i8 100

]]></Node>
<StgValue><ssdm name="empty_5082"/></StgValue>
</operation>

<operation id="1058" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:835 %p_cast3448 = zext i8 %empty_5082

]]></Node>
<StgValue><ssdm name="p_cast3448"/></StgValue>
</operation>

<operation id="1059" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:836 %conv1_weights_1_0_addr_181 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3448

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_181"/></StgValue>
</operation>

<operation id="1060" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:837 %empty_5083 = add i8 %add_ln15_5_cast3295, i8 120

]]></Node>
<StgValue><ssdm name="empty_5083"/></StgValue>
</operation>

<operation id="1061" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:838 %p_cast3449 = zext i8 %empty_5083

]]></Node>
<StgValue><ssdm name="p_cast3449"/></StgValue>
</operation>

<operation id="1062" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:839 %conv1_weights_1_0_addr_182 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3449

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_182"/></StgValue>
</operation>

<operation id="1063" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:840 %empty_5084 = add i8 %add_ln15_5_cast3295, i8 140

]]></Node>
<StgValue><ssdm name="empty_5084"/></StgValue>
</operation>

<operation id="1064" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:841 %p_cast3450 = zext i8 %empty_5084

]]></Node>
<StgValue><ssdm name="p_cast3450"/></StgValue>
</operation>

<operation id="1065" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:842 %conv1_weights_1_0_addr_183 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3450

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_183"/></StgValue>
</operation>

<operation id="1066" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
row_loop.split:843 %tmp_2889_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %add_ln15_5

]]></Node>
<StgValue><ssdm name="tmp_2889_cast"/></StgValue>
</operation>

<operation id="1067" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:844 %tmp_2889_cast_cast = zext i8 %tmp_2889_cast

]]></Node>
<StgValue><ssdm name="tmp_2889_cast_cast"/></StgValue>
</operation>

<operation id="1068" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:845 %conv1_weights_1_0_addr_184 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2889_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_184"/></StgValue>
</operation>

<operation id="1069" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:846 %empty_5085 = add i8 %add_ln15_5_cast3295, i8 180

]]></Node>
<StgValue><ssdm name="empty_5085"/></StgValue>
</operation>

<operation id="1070" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:847 %p_cast3451 = zext i8 %empty_5085

]]></Node>
<StgValue><ssdm name="p_cast3451"/></StgValue>
</operation>

<operation id="1071" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:848 %conv1_weights_1_0_addr_185 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3451

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_185"/></StgValue>
</operation>

<operation id="1072" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:849 %empty_5086 = add i7 %add_ln15_5_cast3597, i7 72

]]></Node>
<StgValue><ssdm name="empty_5086"/></StgValue>
</operation>

<operation id="1073" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:850 %p_cast3452 = sext i7 %empty_5086

]]></Node>
<StgValue><ssdm name="p_cast3452"/></StgValue>
</operation>

<operation id="1074" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:851 %p_cast3452_cast = zext i8 %p_cast3452

]]></Node>
<StgValue><ssdm name="p_cast3452_cast"/></StgValue>
</operation>

<operation id="1075" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:852 %conv1_weights_1_0_addr_186 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3452_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_186"/></StgValue>
</operation>

<operation id="1076" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:853 %empty_5087 = add i7 %add_ln15_5_cast3597, i7 92

]]></Node>
<StgValue><ssdm name="empty_5087"/></StgValue>
</operation>

<operation id="1077" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:854 %p_cast3453 = sext i7 %empty_5087

]]></Node>
<StgValue><ssdm name="p_cast3453"/></StgValue>
</operation>

<operation id="1078" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:855 %p_cast3453_cast = zext i8 %p_cast3453

]]></Node>
<StgValue><ssdm name="p_cast3453_cast"/></StgValue>
</operation>

<operation id="1079" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:856 %conv1_weights_1_0_addr_187 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3453_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_187"/></StgValue>
</operation>

<operation id="1080" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:857 %empty_5088 = add i9 %add_ln15_5_cast3292, i9 240

]]></Node>
<StgValue><ssdm name="empty_5088"/></StgValue>
</operation>

<operation id="1081" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:858 %p_cast3454 = zext i9 %empty_5088

]]></Node>
<StgValue><ssdm name="p_cast3454"/></StgValue>
</operation>

<operation id="1082" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:859 %conv1_weights_1_0_addr_188 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3454

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_188"/></StgValue>
</operation>

<operation id="1083" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:860 %empty_5089 = add i9 %add_ln15_5_cast3292, i9 260

]]></Node>
<StgValue><ssdm name="empty_5089"/></StgValue>
</operation>

<operation id="1084" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:861 %p_cast3455 = zext i9 %empty_5089

]]></Node>
<StgValue><ssdm name="p_cast3455"/></StgValue>
</operation>

<operation id="1085" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:862 %conv1_weights_1_0_addr_189 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3455

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_189"/></StgValue>
</operation>

<operation id="1086" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:863 %empty_5090 = add i9 %add_ln15_5_cast3292, i9 280

]]></Node>
<StgValue><ssdm name="empty_5090"/></StgValue>
</operation>

<operation id="1087" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:864 %p_cast3456 = zext i9 %empty_5090

]]></Node>
<StgValue><ssdm name="p_cast3456"/></StgValue>
</operation>

<operation id="1088" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:865 %conv1_weights_1_0_addr_190 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3456

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_190"/></StgValue>
</operation>

<operation id="1089" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:866 %empty_5091 = add i9 %add_ln15_5_cast3292, i9 300

]]></Node>
<StgValue><ssdm name="empty_5091"/></StgValue>
</operation>

<operation id="1090" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:867 %p_cast3457 = zext i9 %empty_5091

]]></Node>
<StgValue><ssdm name="p_cast3457"/></StgValue>
</operation>

<operation id="1091" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:868 %conv1_weights_1_0_addr_191 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3457

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_191"/></StgValue>
</operation>

<operation id="1092" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
row_loop.split:869 %tmp_2890_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 10, i5 %add_ln15_5

]]></Node>
<StgValue><ssdm name="tmp_2890_cast"/></StgValue>
</operation>

<operation id="1093" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:870 %tmp_2890_cast_cast = zext i9 %tmp_2890_cast

]]></Node>
<StgValue><ssdm name="tmp_2890_cast_cast"/></StgValue>
</operation>

<operation id="1094" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:871 %conv1_weights_1_0_addr_192 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2890_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_192"/></StgValue>
</operation>

<operation id="1095" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:872 %empty_5092 = add i9 %add_ln15_5_cast3292, i9 340

]]></Node>
<StgValue><ssdm name="empty_5092"/></StgValue>
</operation>

<operation id="1096" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:873 %p_cast3458 = zext i9 %empty_5092

]]></Node>
<StgValue><ssdm name="p_cast3458"/></StgValue>
</operation>

<operation id="1097" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:874 %conv1_weights_1_0_addr_193 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3458

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_193"/></StgValue>
</operation>

<operation id="1098" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:875 %empty_5093 = add i9 %add_ln15_5_cast3292, i9 360

]]></Node>
<StgValue><ssdm name="empty_5093"/></StgValue>
</operation>

<operation id="1099" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:876 %p_cast3459 = zext i9 %empty_5093

]]></Node>
<StgValue><ssdm name="p_cast3459"/></StgValue>
</operation>

<operation id="1100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:877 %conv1_weights_1_0_addr_194 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3459

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_194"/></StgValue>
</operation>

<operation id="1101" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:878 %empty_5094 = add i9 %add_ln15_5_cast3292, i9 380

]]></Node>
<StgValue><ssdm name="empty_5094"/></StgValue>
</operation>

<operation id="1102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:879 %p_cast3460 = zext i9 %empty_5094

]]></Node>
<StgValue><ssdm name="p_cast3460"/></StgValue>
</operation>

<operation id="1103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:880 %conv1_weights_1_0_addr_195 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3460

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_195"/></StgValue>
</operation>

<operation id="1104" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:881 %empty_5095 = add i8 %add_ln15_5_cast3295, i8 164

]]></Node>
<StgValue><ssdm name="empty_5095"/></StgValue>
</operation>

<operation id="1105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:882 %p_cast3461 = sext i8 %empty_5095

]]></Node>
<StgValue><ssdm name="p_cast3461"/></StgValue>
</operation>

<operation id="1106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:883 %p_cast3461_cast = zext i9 %p_cast3461

]]></Node>
<StgValue><ssdm name="p_cast3461_cast"/></StgValue>
</operation>

<operation id="1107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:884 %conv1_weights_1_0_addr_196 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3461_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_196"/></StgValue>
</operation>

<operation id="1108" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:885 %empty_5096 = add i8 %add_ln15_5_cast3295, i8 184

]]></Node>
<StgValue><ssdm name="empty_5096"/></StgValue>
</operation>

<operation id="1109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:886 %p_cast3462 = sext i8 %empty_5096

]]></Node>
<StgValue><ssdm name="p_cast3462"/></StgValue>
</operation>

<operation id="1110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:887 %p_cast3462_cast = zext i9 %p_cast3462

]]></Node>
<StgValue><ssdm name="p_cast3462_cast"/></StgValue>
</operation>

<operation id="1111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:888 %conv1_weights_1_0_addr_197 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3462_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_197"/></StgValue>
</operation>

<operation id="1112" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:889 %empty_5097 = add i7 %add_ln15_5_cast3597, i7 76

]]></Node>
<StgValue><ssdm name="empty_5097"/></StgValue>
</operation>

<operation id="1113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:890 %p_cast3463 = sext i7 %empty_5097

]]></Node>
<StgValue><ssdm name="p_cast3463"/></StgValue>
</operation>

<operation id="1114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:891 %p_cast3463_cast = zext i9 %p_cast3463

]]></Node>
<StgValue><ssdm name="p_cast3463_cast"/></StgValue>
</operation>

<operation id="1115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:892 %conv1_weights_1_0_addr_198 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3463_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_198"/></StgValue>
</operation>

<operation id="1116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
row_loop.split:893 %tmp_1355 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %add_ln15_5

]]></Node>
<StgValue><ssdm name="tmp_1355"/></StgValue>
</operation>

<operation id="1117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:894 %tmp_2891_cast = sext i6 %tmp_1355

]]></Node>
<StgValue><ssdm name="tmp_2891_cast"/></StgValue>
</operation>

<operation id="1118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:895 %tmp_2891_cast_cast = zext i9 %tmp_2891_cast

]]></Node>
<StgValue><ssdm name="tmp_2891_cast_cast"/></StgValue>
</operation>

<operation id="1119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:896 %conv1_weights_1_0_addr_199 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2891_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_199"/></StgValue>
</operation>

<operation id="1120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:897 %conv1_biases_1_addr_7 = getelementptr i32 %conv1_biases_1, i64 0, i64 %add_ln15_5_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_7"/></StgValue>
</operation>

<operation id="1121" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:898 %conv1_weights_1_0_load_175 = load i9 %conv1_weights_1_0_addr_176

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_175"/></StgValue>
</operation>

<operation id="1122" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:899 %conv1_weights_1_0_load_176 = load i9 %conv1_weights_1_0_addr_177

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_176"/></StgValue>
</operation>

<operation id="1123" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:900 %conv1_weights_1_0_load_177 = load i9 %conv1_weights_1_0_addr_178

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_177"/></StgValue>
</operation>

<operation id="1124" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:901 %conv1_weights_1_0_load_178 = load i9 %conv1_weights_1_0_addr_179

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_178"/></StgValue>
</operation>

<operation id="1125" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:902 %conv1_weights_1_0_load_179 = load i9 %conv1_weights_1_0_addr_180

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_179"/></StgValue>
</operation>

<operation id="1126" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:903 %conv1_weights_1_0_load_180 = load i9 %conv1_weights_1_0_addr_181

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_180"/></StgValue>
</operation>

<operation id="1127" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:904 %conv1_weights_1_0_load_181 = load i9 %conv1_weights_1_0_addr_182

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_181"/></StgValue>
</operation>

<operation id="1128" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:905 %conv1_weights_1_0_load_182 = load i9 %conv1_weights_1_0_addr_183

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_182"/></StgValue>
</operation>

<operation id="1129" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:906 %conv1_weights_1_0_load_183 = load i9 %conv1_weights_1_0_addr_184

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_183"/></StgValue>
</operation>

<operation id="1130" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:907 %conv1_weights_1_0_load_184 = load i9 %conv1_weights_1_0_addr_185

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_184"/></StgValue>
</operation>

<operation id="1131" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:908 %conv1_weights_1_0_load_185 = load i9 %conv1_weights_1_0_addr_186

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_185"/></StgValue>
</operation>

<operation id="1132" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:909 %conv1_weights_1_0_load_186 = load i9 %conv1_weights_1_0_addr_187

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_186"/></StgValue>
</operation>

<operation id="1133" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:910 %conv1_weights_1_0_load_187 = load i9 %conv1_weights_1_0_addr_188

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_187"/></StgValue>
</operation>

<operation id="1134" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:911 %conv1_weights_1_0_load_188 = load i9 %conv1_weights_1_0_addr_189

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_188"/></StgValue>
</operation>

<operation id="1135" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:912 %conv1_weights_1_0_load_189 = load i9 %conv1_weights_1_0_addr_190

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_189"/></StgValue>
</operation>

<operation id="1136" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:913 %conv1_weights_1_0_load_190 = load i9 %conv1_weights_1_0_addr_191

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_190"/></StgValue>
</operation>

<operation id="1137" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:914 %conv1_weights_1_0_load_191 = load i9 %conv1_weights_1_0_addr_192

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_191"/></StgValue>
</operation>

<operation id="1138" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:915 %conv1_weights_1_0_load_192 = load i9 %conv1_weights_1_0_addr_193

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_192"/></StgValue>
</operation>

<operation id="1139" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:916 %conv1_weights_1_0_load_193 = load i9 %conv1_weights_1_0_addr_194

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_193"/></StgValue>
</operation>

<operation id="1140" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:917 %conv1_weights_1_0_load_194 = load i9 %conv1_weights_1_0_addr_195

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_194"/></StgValue>
</operation>

<operation id="1141" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:918 %conv1_weights_1_0_load_195 = load i9 %conv1_weights_1_0_addr_175

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_195"/></StgValue>
</operation>

<operation id="1142" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:919 %conv1_weights_1_0_load_196 = load i9 %conv1_weights_1_0_addr_196

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_196"/></StgValue>
</operation>

<operation id="1143" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:920 %conv1_weights_1_0_load_197 = load i9 %conv1_weights_1_0_addr_197

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_197"/></StgValue>
</operation>

<operation id="1144" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:921 %conv1_weights_1_0_load_198 = load i9 %conv1_weights_1_0_addr_198

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_198"/></StgValue>
</operation>

<operation id="1145" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:922 %conv1_weights_1_0_load_199 = load i9 %conv1_weights_1_0_addr_199

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_199"/></StgValue>
</operation>

<operation id="1146" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:923 %conv1_biases_1_load_7 = load i5 %conv1_biases_1_addr_7

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1147" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:898 %conv1_weights_1_0_load_175 = load i9 %conv1_weights_1_0_addr_176

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_175"/></StgValue>
</operation>

<operation id="1148" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:899 %conv1_weights_1_0_load_176 = load i9 %conv1_weights_1_0_addr_177

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_176"/></StgValue>
</operation>

<operation id="1149" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:900 %conv1_weights_1_0_load_177 = load i9 %conv1_weights_1_0_addr_178

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_177"/></StgValue>
</operation>

<operation id="1150" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:901 %conv1_weights_1_0_load_178 = load i9 %conv1_weights_1_0_addr_179

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_178"/></StgValue>
</operation>

<operation id="1151" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:902 %conv1_weights_1_0_load_179 = load i9 %conv1_weights_1_0_addr_180

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_179"/></StgValue>
</operation>

<operation id="1152" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:903 %conv1_weights_1_0_load_180 = load i9 %conv1_weights_1_0_addr_181

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_180"/></StgValue>
</operation>

<operation id="1153" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:904 %conv1_weights_1_0_load_181 = load i9 %conv1_weights_1_0_addr_182

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_181"/></StgValue>
</operation>

<operation id="1154" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:905 %conv1_weights_1_0_load_182 = load i9 %conv1_weights_1_0_addr_183

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_182"/></StgValue>
</operation>

<operation id="1155" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:906 %conv1_weights_1_0_load_183 = load i9 %conv1_weights_1_0_addr_184

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_183"/></StgValue>
</operation>

<operation id="1156" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:907 %conv1_weights_1_0_load_184 = load i9 %conv1_weights_1_0_addr_185

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_184"/></StgValue>
</operation>

<operation id="1157" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:908 %conv1_weights_1_0_load_185 = load i9 %conv1_weights_1_0_addr_186

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_185"/></StgValue>
</operation>

<operation id="1158" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:909 %conv1_weights_1_0_load_186 = load i9 %conv1_weights_1_0_addr_187

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_186"/></StgValue>
</operation>

<operation id="1159" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:910 %conv1_weights_1_0_load_187 = load i9 %conv1_weights_1_0_addr_188

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_187"/></StgValue>
</operation>

<operation id="1160" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:911 %conv1_weights_1_0_load_188 = load i9 %conv1_weights_1_0_addr_189

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_188"/></StgValue>
</operation>

<operation id="1161" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:912 %conv1_weights_1_0_load_189 = load i9 %conv1_weights_1_0_addr_190

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_189"/></StgValue>
</operation>

<operation id="1162" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:913 %conv1_weights_1_0_load_190 = load i9 %conv1_weights_1_0_addr_191

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_190"/></StgValue>
</operation>

<operation id="1163" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:914 %conv1_weights_1_0_load_191 = load i9 %conv1_weights_1_0_addr_192

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_191"/></StgValue>
</operation>

<operation id="1164" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:915 %conv1_weights_1_0_load_192 = load i9 %conv1_weights_1_0_addr_193

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_192"/></StgValue>
</operation>

<operation id="1165" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:916 %conv1_weights_1_0_load_193 = load i9 %conv1_weights_1_0_addr_194

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_193"/></StgValue>
</operation>

<operation id="1166" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:917 %conv1_weights_1_0_load_194 = load i9 %conv1_weights_1_0_addr_195

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_194"/></StgValue>
</operation>

<operation id="1167" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:918 %conv1_weights_1_0_load_195 = load i9 %conv1_weights_1_0_addr_175

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_195"/></StgValue>
</operation>

<operation id="1168" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:919 %conv1_weights_1_0_load_196 = load i9 %conv1_weights_1_0_addr_196

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_196"/></StgValue>
</operation>

<operation id="1169" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:920 %conv1_weights_1_0_load_197 = load i9 %conv1_weights_1_0_addr_197

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_197"/></StgValue>
</operation>

<operation id="1170" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:921 %conv1_weights_1_0_load_198 = load i9 %conv1_weights_1_0_addr_198

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_198"/></StgValue>
</operation>

<operation id="1171" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:922 %conv1_weights_1_0_load_199 = load i9 %conv1_weights_1_0_addr_199

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_199"/></StgValue>
</operation>

<operation id="1172" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:923 %conv1_biases_1_load_7 = load i5 %conv1_biases_1_addr_7

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_7"/></StgValue>
</operation>

<operation id="1173" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:924 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop57, i32 %image_r, i5 %add_ln15_5, i32 %features, i32 %conv1_weights_1_0_load_175, i32 %conv1_weights_1_0_load_176, i32 %conv1_weights_1_0_load_177, i32 %conv1_weights_1_0_load_178, i32 %conv1_weights_1_0_load_179, i32 %conv1_weights_1_0_load_180, i32 %conv1_weights_1_0_load_181, i32 %conv1_weights_1_0_load_182, i32 %conv1_weights_1_0_load_183, i32 %conv1_weights_1_0_load_184, i32 %conv1_weights_1_0_load_185, i32 %conv1_weights_1_0_load_186, i32 %conv1_weights_1_0_load_187, i32 %conv1_weights_1_0_load_188, i32 %conv1_weights_1_0_load_189, i32 %conv1_weights_1_0_load_190, i32 %conv1_weights_1_0_load_191, i32 %conv1_weights_1_0_load_192, i32 %conv1_weights_1_0_load_193, i32 %conv1_weights_1_0_load_194, i32 %conv1_weights_1_0_load_195, i32 %conv1_weights_1_0_load_196, i32 %conv1_weights_1_0_load_197, i32 %conv1_weights_1_0_load_198, i32 %conv1_weights_1_0_load_199, i32 %conv1_biases_1_load_7

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1174" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:924 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop57, i32 %image_r, i5 %add_ln15_5, i32 %features, i32 %conv1_weights_1_0_load_175, i32 %conv1_weights_1_0_load_176, i32 %conv1_weights_1_0_load_177, i32 %conv1_weights_1_0_load_178, i32 %conv1_weights_1_0_load_179, i32 %conv1_weights_1_0_load_180, i32 %conv1_weights_1_0_load_181, i32 %conv1_weights_1_0_load_182, i32 %conv1_weights_1_0_load_183, i32 %conv1_weights_1_0_load_184, i32 %conv1_weights_1_0_load_185, i32 %conv1_weights_1_0_load_186, i32 %conv1_weights_1_0_load_187, i32 %conv1_weights_1_0_load_188, i32 %conv1_weights_1_0_load_189, i32 %conv1_weights_1_0_load_190, i32 %conv1_weights_1_0_load_191, i32 %conv1_weights_1_0_load_192, i32 %conv1_weights_1_0_load_193, i32 %conv1_weights_1_0_load_194, i32 %conv1_weights_1_0_load_195, i32 %conv1_weights_1_0_load_196, i32 %conv1_weights_1_0_load_197, i32 %conv1_weights_1_0_load_198, i32 %conv1_weights_1_0_load_199, i32 %conv1_biases_1_load_7

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="1175" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
row_loop.split:925 %add_ln15_6 = add i5 %f_3, i5 8

]]></Node>
<StgValue><ssdm name="add_ln15_6"/></StgValue>
</operation>

<operation id="1176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="5">
<![CDATA[
row_loop.split:926 %add_ln15_6_cast = zext i5 %add_ln15_6

]]></Node>
<StgValue><ssdm name="add_ln15_6_cast"/></StgValue>
</operation>

<operation id="1177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:927 %add_ln15_6_cast3299 = zext i5 %add_ln15_6

]]></Node>
<StgValue><ssdm name="add_ln15_6_cast3299"/></StgValue>
</operation>

<operation id="1178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="7" op_0_bw="5">
<![CDATA[
row_loop.split:928 %add_ln15_6_cast3607 = zext i5 %add_ln15_6

]]></Node>
<StgValue><ssdm name="add_ln15_6_cast3607"/></StgValue>
</operation>

<operation id="1179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="6" op_0_bw="5">
<![CDATA[
row_loop.split:929 %add_ln15_6_cast3297 = zext i5 %add_ln15_6

]]></Node>
<StgValue><ssdm name="add_ln15_6_cast3297"/></StgValue>
</operation>

<operation id="1180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="5">
<![CDATA[
row_loop.split:930 %add_ln15_6_cast3296 = zext i5 %add_ln15_6

]]></Node>
<StgValue><ssdm name="add_ln15_6_cast3296"/></StgValue>
</operation>

<operation id="1181" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:931 %empty_5098 = add i8 %add_ln15_6_cast3299, i8 144

]]></Node>
<StgValue><ssdm name="empty_5098"/></StgValue>
</operation>

<operation id="1182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:932 %p_cast3465 = sext i8 %empty_5098

]]></Node>
<StgValue><ssdm name="p_cast3465"/></StgValue>
</operation>

<operation id="1183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:933 %p_cast3465_cast = zext i9 %p_cast3465

]]></Node>
<StgValue><ssdm name="p_cast3465_cast"/></StgValue>
</operation>

<operation id="1184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:934 %conv1_weights_1_0_addr_200 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3465_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_200"/></StgValue>
</operation>

<operation id="1185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:935 %conv1_weights_1_0_addr_201 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %add_ln15_6_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_201"/></StgValue>
</operation>

<operation id="1186" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:936 %empty_5099 = add i6 %add_ln15_6_cast3297, i6 20

]]></Node>
<StgValue><ssdm name="empty_5099"/></StgValue>
</operation>

<operation id="1187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:937 %p_cast3466 = zext i6 %empty_5099

]]></Node>
<StgValue><ssdm name="p_cast3466"/></StgValue>
</operation>

<operation id="1188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:938 %conv1_weights_1_0_addr_202 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3466

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_202"/></StgValue>
</operation>

<operation id="1189" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:939 %empty_5100 = add i7 %add_ln15_6_cast3607, i7 40

]]></Node>
<StgValue><ssdm name="empty_5100"/></StgValue>
</operation>

<operation id="1190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:940 %p_cast3467 = zext i7 %empty_5100

]]></Node>
<StgValue><ssdm name="p_cast3467"/></StgValue>
</operation>

<operation id="1191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:941 %conv1_weights_1_0_addr_203 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3467

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_203"/></StgValue>
</operation>

<operation id="1192" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:942 %empty_5101 = add i7 %add_ln15_6_cast3607, i7 60

]]></Node>
<StgValue><ssdm name="empty_5101"/></StgValue>
</operation>

<operation id="1193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:943 %p_cast3468 = zext i7 %empty_5101

]]></Node>
<StgValue><ssdm name="p_cast3468"/></StgValue>
</operation>

<operation id="1194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:944 %conv1_weights_1_0_addr_204 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3468

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_204"/></StgValue>
</operation>

<operation id="1195" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:945 %empty_5102 = add i7 %add_ln15_6_cast3607, i7 80

]]></Node>
<StgValue><ssdm name="empty_5102"/></StgValue>
</operation>

<operation id="1196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:946 %p_cast3469 = zext i7 %empty_5102

]]></Node>
<StgValue><ssdm name="p_cast3469"/></StgValue>
</operation>

<operation id="1197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:947 %conv1_weights_1_0_addr_205 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3469

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_205"/></StgValue>
</operation>

<operation id="1198" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:948 %empty_5103 = add i8 %add_ln15_6_cast3299, i8 100

]]></Node>
<StgValue><ssdm name="empty_5103"/></StgValue>
</operation>

<operation id="1199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:949 %p_cast3470 = zext i8 %empty_5103

]]></Node>
<StgValue><ssdm name="p_cast3470"/></StgValue>
</operation>

<operation id="1200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:950 %conv1_weights_1_0_addr_206 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3470

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_206"/></StgValue>
</operation>

<operation id="1201" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:951 %empty_5104 = add i8 %add_ln15_6_cast3299, i8 120

]]></Node>
<StgValue><ssdm name="empty_5104"/></StgValue>
</operation>

<operation id="1202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:952 %p_cast3471 = zext i8 %empty_5104

]]></Node>
<StgValue><ssdm name="p_cast3471"/></StgValue>
</operation>

<operation id="1203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:953 %conv1_weights_1_0_addr_207 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3471

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_207"/></StgValue>
</operation>

<operation id="1204" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:954 %empty_5105 = add i8 %add_ln15_6_cast3299, i8 140

]]></Node>
<StgValue><ssdm name="empty_5105"/></StgValue>
</operation>

<operation id="1205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:955 %p_cast3472 = zext i8 %empty_5105

]]></Node>
<StgValue><ssdm name="p_cast3472"/></StgValue>
</operation>

<operation id="1206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:956 %conv1_weights_1_0_addr_208 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3472

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_208"/></StgValue>
</operation>

<operation id="1207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
row_loop.split:957 %tmp_2921_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %add_ln15_6

]]></Node>
<StgValue><ssdm name="tmp_2921_cast"/></StgValue>
</operation>

<operation id="1208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:958 %tmp_2921_cast_cast = zext i8 %tmp_2921_cast

]]></Node>
<StgValue><ssdm name="tmp_2921_cast_cast"/></StgValue>
</operation>

<operation id="1209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:959 %conv1_weights_1_0_addr_209 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2921_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_209"/></StgValue>
</operation>

<operation id="1210" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:960 %empty_5106 = add i8 %add_ln15_6_cast3299, i8 180

]]></Node>
<StgValue><ssdm name="empty_5106"/></StgValue>
</operation>

<operation id="1211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:961 %p_cast3473 = zext i8 %empty_5106

]]></Node>
<StgValue><ssdm name="p_cast3473"/></StgValue>
</operation>

<operation id="1212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:962 %conv1_weights_1_0_addr_210 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3473

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_210"/></StgValue>
</operation>

<operation id="1213" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:963 %empty_5107 = add i7 %add_ln15_6_cast3607, i7 72

]]></Node>
<StgValue><ssdm name="empty_5107"/></StgValue>
</operation>

<operation id="1214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:964 %p_cast3474 = sext i7 %empty_5107

]]></Node>
<StgValue><ssdm name="p_cast3474"/></StgValue>
</operation>

<operation id="1215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:965 %p_cast3474_cast = zext i8 %p_cast3474

]]></Node>
<StgValue><ssdm name="p_cast3474_cast"/></StgValue>
</operation>

<operation id="1216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:966 %conv1_weights_1_0_addr_211 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3474_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_211"/></StgValue>
</operation>

<operation id="1217" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:967 %empty_5108 = add i7 %add_ln15_6_cast3607, i7 92

]]></Node>
<StgValue><ssdm name="empty_5108"/></StgValue>
</operation>

<operation id="1218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:968 %p_cast3475 = sext i7 %empty_5108

]]></Node>
<StgValue><ssdm name="p_cast3475"/></StgValue>
</operation>

<operation id="1219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:969 %p_cast3475_cast = zext i8 %p_cast3475

]]></Node>
<StgValue><ssdm name="p_cast3475_cast"/></StgValue>
</operation>

<operation id="1220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:970 %conv1_weights_1_0_addr_212 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3475_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_212"/></StgValue>
</operation>

<operation id="1221" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:971 %empty_5109 = add i9 %add_ln15_6_cast3296, i9 240

]]></Node>
<StgValue><ssdm name="empty_5109"/></StgValue>
</operation>

<operation id="1222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:972 %p_cast3476 = zext i9 %empty_5109

]]></Node>
<StgValue><ssdm name="p_cast3476"/></StgValue>
</operation>

<operation id="1223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:973 %conv1_weights_1_0_addr_213 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3476

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_213"/></StgValue>
</operation>

<operation id="1224" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:974 %empty_5110 = add i9 %add_ln15_6_cast3296, i9 260

]]></Node>
<StgValue><ssdm name="empty_5110"/></StgValue>
</operation>

<operation id="1225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:975 %p_cast3477 = zext i9 %empty_5110

]]></Node>
<StgValue><ssdm name="p_cast3477"/></StgValue>
</operation>

<operation id="1226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:976 %conv1_weights_1_0_addr_214 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3477

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_214"/></StgValue>
</operation>

<operation id="1227" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:977 %empty_5111 = add i9 %add_ln15_6_cast3296, i9 280

]]></Node>
<StgValue><ssdm name="empty_5111"/></StgValue>
</operation>

<operation id="1228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:978 %p_cast3478 = zext i9 %empty_5111

]]></Node>
<StgValue><ssdm name="p_cast3478"/></StgValue>
</operation>

<operation id="1229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:979 %conv1_weights_1_0_addr_215 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3478

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_215"/></StgValue>
</operation>

<operation id="1230" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:980 %empty_5112 = add i9 %add_ln15_6_cast3296, i9 300

]]></Node>
<StgValue><ssdm name="empty_5112"/></StgValue>
</operation>

<operation id="1231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:981 %p_cast3479 = zext i9 %empty_5112

]]></Node>
<StgValue><ssdm name="p_cast3479"/></StgValue>
</operation>

<operation id="1232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:982 %conv1_weights_1_0_addr_216 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3479

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_216"/></StgValue>
</operation>

<operation id="1233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
row_loop.split:983 %tmp_2922_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 10, i5 %add_ln15_6

]]></Node>
<StgValue><ssdm name="tmp_2922_cast"/></StgValue>
</operation>

<operation id="1234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:984 %tmp_2922_cast_cast = zext i9 %tmp_2922_cast

]]></Node>
<StgValue><ssdm name="tmp_2922_cast_cast"/></StgValue>
</operation>

<operation id="1235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:985 %conv1_weights_1_0_addr_217 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2922_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_217"/></StgValue>
</operation>

<operation id="1236" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:986 %empty_5113 = add i9 %add_ln15_6_cast3296, i9 340

]]></Node>
<StgValue><ssdm name="empty_5113"/></StgValue>
</operation>

<operation id="1237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:987 %p_cast3480 = zext i9 %empty_5113

]]></Node>
<StgValue><ssdm name="p_cast3480"/></StgValue>
</operation>

<operation id="1238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:988 %conv1_weights_1_0_addr_218 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3480

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_218"/></StgValue>
</operation>

<operation id="1239" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:989 %empty_5114 = add i9 %add_ln15_6_cast3296, i9 360

]]></Node>
<StgValue><ssdm name="empty_5114"/></StgValue>
</operation>

<operation id="1240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:990 %p_cast3481 = zext i9 %empty_5114

]]></Node>
<StgValue><ssdm name="p_cast3481"/></StgValue>
</operation>

<operation id="1241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:991 %conv1_weights_1_0_addr_219 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3481

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_219"/></StgValue>
</operation>

<operation id="1242" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:992 %empty_5115 = add i9 %add_ln15_6_cast3296, i9 380

]]></Node>
<StgValue><ssdm name="empty_5115"/></StgValue>
</operation>

<operation id="1243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:993 %p_cast3482 = zext i9 %empty_5115

]]></Node>
<StgValue><ssdm name="p_cast3482"/></StgValue>
</operation>

<operation id="1244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:994 %conv1_weights_1_0_addr_220 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3482

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_220"/></StgValue>
</operation>

<operation id="1245" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:995 %empty_5116 = add i8 %add_ln15_6_cast3299, i8 164

]]></Node>
<StgValue><ssdm name="empty_5116"/></StgValue>
</operation>

<operation id="1246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:996 %p_cast3483 = sext i8 %empty_5116

]]></Node>
<StgValue><ssdm name="p_cast3483"/></StgValue>
</operation>

<operation id="1247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:997 %p_cast3483_cast = zext i9 %p_cast3483

]]></Node>
<StgValue><ssdm name="p_cast3483_cast"/></StgValue>
</operation>

<operation id="1248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:998 %conv1_weights_1_0_addr_221 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3483_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_221"/></StgValue>
</operation>

<operation id="1249" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:999 %empty_5117 = add i8 %add_ln15_6_cast3299, i8 184

]]></Node>
<StgValue><ssdm name="empty_5117"/></StgValue>
</operation>

<operation id="1250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:1000 %p_cast3484 = sext i8 %empty_5117

]]></Node>
<StgValue><ssdm name="p_cast3484"/></StgValue>
</operation>

<operation id="1251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1001 %p_cast3484_cast = zext i9 %p_cast3484

]]></Node>
<StgValue><ssdm name="p_cast3484_cast"/></StgValue>
</operation>

<operation id="1252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1002 %conv1_weights_1_0_addr_222 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3484_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_222"/></StgValue>
</operation>

<operation id="1253" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:1003 %empty_5118 = add i7 %add_ln15_6_cast3607, i7 76

]]></Node>
<StgValue><ssdm name="empty_5118"/></StgValue>
</operation>

<operation id="1254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:1004 %p_cast3485 = sext i7 %empty_5118

]]></Node>
<StgValue><ssdm name="p_cast3485"/></StgValue>
</operation>

<operation id="1255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1005 %p_cast3485_cast = zext i9 %p_cast3485

]]></Node>
<StgValue><ssdm name="p_cast3485_cast"/></StgValue>
</operation>

<operation id="1256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1006 %conv1_weights_1_0_addr_223 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3485_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_223"/></StgValue>
</operation>

<operation id="1257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
row_loop.split:1007 %tmp_1356 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %add_ln15_6

]]></Node>
<StgValue><ssdm name="tmp_1356"/></StgValue>
</operation>

<operation id="1258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:1008 %tmp_2923_cast = sext i6 %tmp_1356

]]></Node>
<StgValue><ssdm name="tmp_2923_cast"/></StgValue>
</operation>

<operation id="1259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1009 %tmp_2923_cast_cast = zext i9 %tmp_2923_cast

]]></Node>
<StgValue><ssdm name="tmp_2923_cast_cast"/></StgValue>
</operation>

<operation id="1260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1010 %conv1_weights_1_0_addr_224 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2923_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_224"/></StgValue>
</operation>

<operation id="1261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1011 %conv1_biases_1_addr_8 = getelementptr i32 %conv1_biases_1, i64 0, i64 %add_ln15_6_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_8"/></StgValue>
</operation>

<operation id="1262" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1012 %conv1_weights_1_0_load_200 = load i9 %conv1_weights_1_0_addr_201

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_200"/></StgValue>
</operation>

<operation id="1263" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1013 %conv1_weights_1_0_load_201 = load i9 %conv1_weights_1_0_addr_202

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_201"/></StgValue>
</operation>

<operation id="1264" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1014 %conv1_weights_1_0_load_202 = load i9 %conv1_weights_1_0_addr_203

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_202"/></StgValue>
</operation>

<operation id="1265" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1015 %conv1_weights_1_0_load_203 = load i9 %conv1_weights_1_0_addr_204

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_203"/></StgValue>
</operation>

<operation id="1266" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1016 %conv1_weights_1_0_load_204 = load i9 %conv1_weights_1_0_addr_205

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_204"/></StgValue>
</operation>

<operation id="1267" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1017 %conv1_weights_1_0_load_205 = load i9 %conv1_weights_1_0_addr_206

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_205"/></StgValue>
</operation>

<operation id="1268" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1018 %conv1_weights_1_0_load_206 = load i9 %conv1_weights_1_0_addr_207

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_206"/></StgValue>
</operation>

<operation id="1269" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1019 %conv1_weights_1_0_load_207 = load i9 %conv1_weights_1_0_addr_208

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_207"/></StgValue>
</operation>

<operation id="1270" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1020 %conv1_weights_1_0_load_208 = load i9 %conv1_weights_1_0_addr_209

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_208"/></StgValue>
</operation>

<operation id="1271" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1021 %conv1_weights_1_0_load_209 = load i9 %conv1_weights_1_0_addr_210

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_209"/></StgValue>
</operation>

<operation id="1272" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1022 %conv1_weights_1_0_load_210 = load i9 %conv1_weights_1_0_addr_211

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_210"/></StgValue>
</operation>

<operation id="1273" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1023 %conv1_weights_1_0_load_211 = load i9 %conv1_weights_1_0_addr_212

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_211"/></StgValue>
</operation>

<operation id="1274" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1024 %conv1_weights_1_0_load_212 = load i9 %conv1_weights_1_0_addr_213

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_212"/></StgValue>
</operation>

<operation id="1275" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1025 %conv1_weights_1_0_load_213 = load i9 %conv1_weights_1_0_addr_214

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_213"/></StgValue>
</operation>

<operation id="1276" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1026 %conv1_weights_1_0_load_214 = load i9 %conv1_weights_1_0_addr_215

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_214"/></StgValue>
</operation>

<operation id="1277" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1027 %conv1_weights_1_0_load_215 = load i9 %conv1_weights_1_0_addr_216

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_215"/></StgValue>
</operation>

<operation id="1278" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1028 %conv1_weights_1_0_load_216 = load i9 %conv1_weights_1_0_addr_217

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_216"/></StgValue>
</operation>

<operation id="1279" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1029 %conv1_weights_1_0_load_217 = load i9 %conv1_weights_1_0_addr_218

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_217"/></StgValue>
</operation>

<operation id="1280" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1030 %conv1_weights_1_0_load_218 = load i9 %conv1_weights_1_0_addr_219

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_218"/></StgValue>
</operation>

<operation id="1281" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1031 %conv1_weights_1_0_load_219 = load i9 %conv1_weights_1_0_addr_220

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_219"/></StgValue>
</operation>

<operation id="1282" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1032 %conv1_weights_1_0_load_220 = load i9 %conv1_weights_1_0_addr_200

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_220"/></StgValue>
</operation>

<operation id="1283" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1033 %conv1_weights_1_0_load_221 = load i9 %conv1_weights_1_0_addr_221

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_221"/></StgValue>
</operation>

<operation id="1284" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1034 %conv1_weights_1_0_load_222 = load i9 %conv1_weights_1_0_addr_222

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_222"/></StgValue>
</operation>

<operation id="1285" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1035 %conv1_weights_1_0_load_223 = load i9 %conv1_weights_1_0_addr_223

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_223"/></StgValue>
</operation>

<operation id="1286" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1036 %conv1_weights_1_0_load_224 = load i9 %conv1_weights_1_0_addr_224

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_224"/></StgValue>
</operation>

<operation id="1287" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:1037 %conv1_biases_1_load_8 = load i5 %conv1_biases_1_addr_8

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1288" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1012 %conv1_weights_1_0_load_200 = load i9 %conv1_weights_1_0_addr_201

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_200"/></StgValue>
</operation>

<operation id="1289" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1013 %conv1_weights_1_0_load_201 = load i9 %conv1_weights_1_0_addr_202

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_201"/></StgValue>
</operation>

<operation id="1290" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1014 %conv1_weights_1_0_load_202 = load i9 %conv1_weights_1_0_addr_203

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_202"/></StgValue>
</operation>

<operation id="1291" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1015 %conv1_weights_1_0_load_203 = load i9 %conv1_weights_1_0_addr_204

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_203"/></StgValue>
</operation>

<operation id="1292" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1016 %conv1_weights_1_0_load_204 = load i9 %conv1_weights_1_0_addr_205

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_204"/></StgValue>
</operation>

<operation id="1293" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1017 %conv1_weights_1_0_load_205 = load i9 %conv1_weights_1_0_addr_206

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_205"/></StgValue>
</operation>

<operation id="1294" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1018 %conv1_weights_1_0_load_206 = load i9 %conv1_weights_1_0_addr_207

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_206"/></StgValue>
</operation>

<operation id="1295" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1019 %conv1_weights_1_0_load_207 = load i9 %conv1_weights_1_0_addr_208

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_207"/></StgValue>
</operation>

<operation id="1296" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1020 %conv1_weights_1_0_load_208 = load i9 %conv1_weights_1_0_addr_209

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_208"/></StgValue>
</operation>

<operation id="1297" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1021 %conv1_weights_1_0_load_209 = load i9 %conv1_weights_1_0_addr_210

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_209"/></StgValue>
</operation>

<operation id="1298" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1022 %conv1_weights_1_0_load_210 = load i9 %conv1_weights_1_0_addr_211

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_210"/></StgValue>
</operation>

<operation id="1299" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1023 %conv1_weights_1_0_load_211 = load i9 %conv1_weights_1_0_addr_212

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_211"/></StgValue>
</operation>

<operation id="1300" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1024 %conv1_weights_1_0_load_212 = load i9 %conv1_weights_1_0_addr_213

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_212"/></StgValue>
</operation>

<operation id="1301" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1025 %conv1_weights_1_0_load_213 = load i9 %conv1_weights_1_0_addr_214

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_213"/></StgValue>
</operation>

<operation id="1302" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1026 %conv1_weights_1_0_load_214 = load i9 %conv1_weights_1_0_addr_215

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_214"/></StgValue>
</operation>

<operation id="1303" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1027 %conv1_weights_1_0_load_215 = load i9 %conv1_weights_1_0_addr_216

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_215"/></StgValue>
</operation>

<operation id="1304" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1028 %conv1_weights_1_0_load_216 = load i9 %conv1_weights_1_0_addr_217

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_216"/></StgValue>
</operation>

<operation id="1305" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1029 %conv1_weights_1_0_load_217 = load i9 %conv1_weights_1_0_addr_218

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_217"/></StgValue>
</operation>

<operation id="1306" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1030 %conv1_weights_1_0_load_218 = load i9 %conv1_weights_1_0_addr_219

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_218"/></StgValue>
</operation>

<operation id="1307" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1031 %conv1_weights_1_0_load_219 = load i9 %conv1_weights_1_0_addr_220

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_219"/></StgValue>
</operation>

<operation id="1308" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1032 %conv1_weights_1_0_load_220 = load i9 %conv1_weights_1_0_addr_200

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_220"/></StgValue>
</operation>

<operation id="1309" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1033 %conv1_weights_1_0_load_221 = load i9 %conv1_weights_1_0_addr_221

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_221"/></StgValue>
</operation>

<operation id="1310" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1034 %conv1_weights_1_0_load_222 = load i9 %conv1_weights_1_0_addr_222

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_222"/></StgValue>
</operation>

<operation id="1311" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1035 %conv1_weights_1_0_load_223 = load i9 %conv1_weights_1_0_addr_223

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_223"/></StgValue>
</operation>

<operation id="1312" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1036 %conv1_weights_1_0_load_224 = load i9 %conv1_weights_1_0_addr_224

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_224"/></StgValue>
</operation>

<operation id="1313" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:1037 %conv1_biases_1_load_8 = load i5 %conv1_biases_1_addr_8

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_8"/></StgValue>
</operation>

<operation id="1314" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:1038 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop58, i32 %image_r, i5 %add_ln15_6, i32 %features, i32 %conv1_weights_1_0_load_200, i32 %conv1_weights_1_0_load_201, i32 %conv1_weights_1_0_load_202, i32 %conv1_weights_1_0_load_203, i32 %conv1_weights_1_0_load_204, i32 %conv1_weights_1_0_load_205, i32 %conv1_weights_1_0_load_206, i32 %conv1_weights_1_0_load_207, i32 %conv1_weights_1_0_load_208, i32 %conv1_weights_1_0_load_209, i32 %conv1_weights_1_0_load_210, i32 %conv1_weights_1_0_load_211, i32 %conv1_weights_1_0_load_212, i32 %conv1_weights_1_0_load_213, i32 %conv1_weights_1_0_load_214, i32 %conv1_weights_1_0_load_215, i32 %conv1_weights_1_0_load_216, i32 %conv1_weights_1_0_load_217, i32 %conv1_weights_1_0_load_218, i32 %conv1_weights_1_0_load_219, i32 %conv1_weights_1_0_load_220, i32 %conv1_weights_1_0_load_221, i32 %conv1_weights_1_0_load_222, i32 %conv1_weights_1_0_load_223, i32 %conv1_weights_1_0_load_224, i32 %conv1_biases_1_load_8

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1315" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:1038 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop58, i32 %image_r, i5 %add_ln15_6, i32 %features, i32 %conv1_weights_1_0_load_200, i32 %conv1_weights_1_0_load_201, i32 %conv1_weights_1_0_load_202, i32 %conv1_weights_1_0_load_203, i32 %conv1_weights_1_0_load_204, i32 %conv1_weights_1_0_load_205, i32 %conv1_weights_1_0_load_206, i32 %conv1_weights_1_0_load_207, i32 %conv1_weights_1_0_load_208, i32 %conv1_weights_1_0_load_209, i32 %conv1_weights_1_0_load_210, i32 %conv1_weights_1_0_load_211, i32 %conv1_weights_1_0_load_212, i32 %conv1_weights_1_0_load_213, i32 %conv1_weights_1_0_load_214, i32 %conv1_weights_1_0_load_215, i32 %conv1_weights_1_0_load_216, i32 %conv1_weights_1_0_load_217, i32 %conv1_weights_1_0_load_218, i32 %conv1_weights_1_0_load_219, i32 %conv1_weights_1_0_load_220, i32 %conv1_weights_1_0_load_221, i32 %conv1_weights_1_0_load_222, i32 %conv1_weights_1_0_load_223, i32 %conv1_weights_1_0_load_224, i32 %conv1_biases_1_load_8

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="1316" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
row_loop.split:1039 %add_ln15_7 = add i5 %f_3, i5 9

]]></Node>
<StgValue><ssdm name="add_ln15_7"/></StgValue>
</operation>

<operation id="1317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="5">
<![CDATA[
row_loop.split:1040 %add_ln15_7_cast = zext i5 %add_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln15_7_cast"/></StgValue>
</operation>

<operation id="1318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="5">
<![CDATA[
row_loop.split:1041 %add_ln15_7_cast3303 = zext i5 %add_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln15_7_cast3303"/></StgValue>
</operation>

<operation id="1319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="7" op_0_bw="5">
<![CDATA[
row_loop.split:1042 %add_ln15_7_cast3617 = zext i5 %add_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln15_7_cast3617"/></StgValue>
</operation>

<operation id="1320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="6" op_0_bw="5">
<![CDATA[
row_loop.split:1043 %add_ln15_7_cast3301 = zext i5 %add_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln15_7_cast3301"/></StgValue>
</operation>

<operation id="1321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="9" op_0_bw="5">
<![CDATA[
row_loop.split:1044 %add_ln15_7_cast3300 = zext i5 %add_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln15_7_cast3300"/></StgValue>
</operation>

<operation id="1322" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:1045 %empty_5119 = add i8 %add_ln15_7_cast3303, i8 144

]]></Node>
<StgValue><ssdm name="empty_5119"/></StgValue>
</operation>

<operation id="1323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:1046 %p_cast3487 = sext i8 %empty_5119

]]></Node>
<StgValue><ssdm name="p_cast3487"/></StgValue>
</operation>

<operation id="1324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1047 %p_cast3487_cast = zext i9 %p_cast3487

]]></Node>
<StgValue><ssdm name="p_cast3487_cast"/></StgValue>
</operation>

<operation id="1325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1048 %conv1_weights_1_0_addr_225 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3487_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_225"/></StgValue>
</operation>

<operation id="1326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1049 %conv1_weights_1_0_addr_226 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %add_ln15_7_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_226"/></StgValue>
</operation>

<operation id="1327" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
row_loop.split:1050 %empty_5120 = add i6 %add_ln15_7_cast3301, i6 20

]]></Node>
<StgValue><ssdm name="empty_5120"/></StgValue>
</operation>

<operation id="1328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="6">
<![CDATA[
row_loop.split:1051 %p_cast3488 = zext i6 %empty_5120

]]></Node>
<StgValue><ssdm name="p_cast3488"/></StgValue>
</operation>

<operation id="1329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1052 %conv1_weights_1_0_addr_227 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3488

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_227"/></StgValue>
</operation>

<operation id="1330" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:1053 %empty_5121 = add i7 %add_ln15_7_cast3617, i7 40

]]></Node>
<StgValue><ssdm name="empty_5121"/></StgValue>
</operation>

<operation id="1331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:1054 %p_cast3489 = zext i7 %empty_5121

]]></Node>
<StgValue><ssdm name="p_cast3489"/></StgValue>
</operation>

<operation id="1332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1055 %conv1_weights_1_0_addr_228 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3489

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_228"/></StgValue>
</operation>

<operation id="1333" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:1056 %empty_5122 = add i7 %add_ln15_7_cast3617, i7 60

]]></Node>
<StgValue><ssdm name="empty_5122"/></StgValue>
</operation>

<operation id="1334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:1057 %p_cast3490 = zext i7 %empty_5122

]]></Node>
<StgValue><ssdm name="p_cast3490"/></StgValue>
</operation>

<operation id="1335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1058 %conv1_weights_1_0_addr_229 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3490

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_229"/></StgValue>
</operation>

<operation id="1336" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:1059 %empty_5123 = add i7 %add_ln15_7_cast3617, i7 80

]]></Node>
<StgValue><ssdm name="empty_5123"/></StgValue>
</operation>

<operation id="1337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="7">
<![CDATA[
row_loop.split:1060 %p_cast3491 = zext i7 %empty_5123

]]></Node>
<StgValue><ssdm name="p_cast3491"/></StgValue>
</operation>

<operation id="1338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1061 %conv1_weights_1_0_addr_230 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3491

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_230"/></StgValue>
</operation>

<operation id="1339" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:1062 %empty_5124 = add i8 %add_ln15_7_cast3303, i8 100

]]></Node>
<StgValue><ssdm name="empty_5124"/></StgValue>
</operation>

<operation id="1340" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:1063 %p_cast3492 = zext i8 %empty_5124

]]></Node>
<StgValue><ssdm name="p_cast3492"/></StgValue>
</operation>

<operation id="1341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1064 %conv1_weights_1_0_addr_231 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3492

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_231"/></StgValue>
</operation>

<operation id="1342" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:1065 %empty_5125 = add i8 %add_ln15_7_cast3303, i8 120

]]></Node>
<StgValue><ssdm name="empty_5125"/></StgValue>
</operation>

<operation id="1343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:1066 %p_cast3493 = zext i8 %empty_5125

]]></Node>
<StgValue><ssdm name="p_cast3493"/></StgValue>
</operation>

<operation id="1344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1067 %conv1_weights_1_0_addr_232 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3493

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_232"/></StgValue>
</operation>

<operation id="1345" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:1068 %empty_5126 = add i8 %add_ln15_7_cast3303, i8 140

]]></Node>
<StgValue><ssdm name="empty_5126"/></StgValue>
</operation>

<operation id="1346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:1069 %p_cast3494 = zext i8 %empty_5126

]]></Node>
<StgValue><ssdm name="p_cast3494"/></StgValue>
</operation>

<operation id="1347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1070 %conv1_weights_1_0_addr_233 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3494

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_233"/></StgValue>
</operation>

<operation id="1348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
row_loop.split:1071 %tmp_2953_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %add_ln15_7

]]></Node>
<StgValue><ssdm name="tmp_2953_cast"/></StgValue>
</operation>

<operation id="1349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:1072 %tmp_2953_cast_cast = zext i8 %tmp_2953_cast

]]></Node>
<StgValue><ssdm name="tmp_2953_cast_cast"/></StgValue>
</operation>

<operation id="1350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1073 %conv1_weights_1_0_addr_234 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2953_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_234"/></StgValue>
</operation>

<operation id="1351" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:1074 %empty_5127 = add i8 %add_ln15_7_cast3303, i8 180

]]></Node>
<StgValue><ssdm name="empty_5127"/></StgValue>
</operation>

<operation id="1352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:1075 %p_cast3495 = zext i8 %empty_5127

]]></Node>
<StgValue><ssdm name="p_cast3495"/></StgValue>
</operation>

<operation id="1353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1076 %conv1_weights_1_0_addr_235 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3495

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_235"/></StgValue>
</operation>

<operation id="1354" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:1077 %empty_5128 = add i7 %add_ln15_7_cast3617, i7 72

]]></Node>
<StgValue><ssdm name="empty_5128"/></StgValue>
</operation>

<operation id="1355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:1078 %p_cast3496 = sext i7 %empty_5128

]]></Node>
<StgValue><ssdm name="p_cast3496"/></StgValue>
</operation>

<operation id="1356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:1079 %p_cast3496_cast = zext i8 %p_cast3496

]]></Node>
<StgValue><ssdm name="p_cast3496_cast"/></StgValue>
</operation>

<operation id="1357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1080 %conv1_weights_1_0_addr_236 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3496_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_236"/></StgValue>
</operation>

<operation id="1358" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:1081 %empty_5129 = add i7 %add_ln15_7_cast3617, i7 92

]]></Node>
<StgValue><ssdm name="empty_5129"/></StgValue>
</operation>

<operation id="1359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="7">
<![CDATA[
row_loop.split:1082 %p_cast3497 = sext i7 %empty_5129

]]></Node>
<StgValue><ssdm name="p_cast3497"/></StgValue>
</operation>

<operation id="1360" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="8">
<![CDATA[
row_loop.split:1083 %p_cast3497_cast = zext i8 %p_cast3497

]]></Node>
<StgValue><ssdm name="p_cast3497_cast"/></StgValue>
</operation>

<operation id="1361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1084 %conv1_weights_1_0_addr_237 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3497_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_237"/></StgValue>
</operation>

<operation id="1362" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:1085 %empty_5130 = add i9 %add_ln15_7_cast3300, i9 240

]]></Node>
<StgValue><ssdm name="empty_5130"/></StgValue>
</operation>

<operation id="1363" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1086 %p_cast3498 = zext i9 %empty_5130

]]></Node>
<StgValue><ssdm name="p_cast3498"/></StgValue>
</operation>

<operation id="1364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1087 %conv1_weights_1_0_addr_238 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3498

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_238"/></StgValue>
</operation>

<operation id="1365" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:1088 %empty_5131 = add i9 %add_ln15_7_cast3300, i9 260

]]></Node>
<StgValue><ssdm name="empty_5131"/></StgValue>
</operation>

<operation id="1366" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1089 %p_cast3499 = zext i9 %empty_5131

]]></Node>
<StgValue><ssdm name="p_cast3499"/></StgValue>
</operation>

<operation id="1367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1090 %conv1_weights_1_0_addr_239 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3499

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_239"/></StgValue>
</operation>

<operation id="1368" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:1091 %empty_5132 = add i9 %add_ln15_7_cast3300, i9 280

]]></Node>
<StgValue><ssdm name="empty_5132"/></StgValue>
</operation>

<operation id="1369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1092 %p_cast3500 = zext i9 %empty_5132

]]></Node>
<StgValue><ssdm name="p_cast3500"/></StgValue>
</operation>

<operation id="1370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1093 %conv1_weights_1_0_addr_240 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3500

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_240"/></StgValue>
</operation>

<operation id="1371" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:1094 %empty_5133 = add i9 %add_ln15_7_cast3300, i9 300

]]></Node>
<StgValue><ssdm name="empty_5133"/></StgValue>
</operation>

<operation id="1372" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1095 %p_cast3501 = zext i9 %empty_5133

]]></Node>
<StgValue><ssdm name="p_cast3501"/></StgValue>
</operation>

<operation id="1373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1096 %conv1_weights_1_0_addr_241 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3501

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_241"/></StgValue>
</operation>

<operation id="1374" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
row_loop.split:1097 %tmp_2954_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 10, i5 %add_ln15_7

]]></Node>
<StgValue><ssdm name="tmp_2954_cast"/></StgValue>
</operation>

<operation id="1375" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1098 %tmp_2954_cast_cast = zext i9 %tmp_2954_cast

]]></Node>
<StgValue><ssdm name="tmp_2954_cast_cast"/></StgValue>
</operation>

<operation id="1376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1099 %conv1_weights_1_0_addr_242 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2954_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_242"/></StgValue>
</operation>

<operation id="1377" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:1100 %empty_5134 = add i9 %add_ln15_7_cast3300, i9 340

]]></Node>
<StgValue><ssdm name="empty_5134"/></StgValue>
</operation>

<operation id="1378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1101 %p_cast3502 = zext i9 %empty_5134

]]></Node>
<StgValue><ssdm name="p_cast3502"/></StgValue>
</operation>

<operation id="1379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1102 %conv1_weights_1_0_addr_243 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3502

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_243"/></StgValue>
</operation>

<operation id="1380" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:1103 %empty_5135 = add i9 %add_ln15_7_cast3300, i9 360

]]></Node>
<StgValue><ssdm name="empty_5135"/></StgValue>
</operation>

<operation id="1381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1104 %p_cast3503 = zext i9 %empty_5135

]]></Node>
<StgValue><ssdm name="p_cast3503"/></StgValue>
</operation>

<operation id="1382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1105 %conv1_weights_1_0_addr_244 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3503

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_244"/></StgValue>
</operation>

<operation id="1383" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
row_loop.split:1106 %empty_5136 = add i9 %add_ln15_7_cast3300, i9 380

]]></Node>
<StgValue><ssdm name="empty_5136"/></StgValue>
</operation>

<operation id="1384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1107 %p_cast3504 = zext i9 %empty_5136

]]></Node>
<StgValue><ssdm name="p_cast3504"/></StgValue>
</operation>

<operation id="1385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1108 %conv1_weights_1_0_addr_245 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3504

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_245"/></StgValue>
</operation>

<operation id="1386" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:1109 %empty_5137 = add i8 %add_ln15_7_cast3303, i8 164

]]></Node>
<StgValue><ssdm name="empty_5137"/></StgValue>
</operation>

<operation id="1387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:1110 %p_cast3505 = sext i8 %empty_5137

]]></Node>
<StgValue><ssdm name="p_cast3505"/></StgValue>
</operation>

<operation id="1388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1111 %p_cast3505_cast = zext i9 %p_cast3505

]]></Node>
<StgValue><ssdm name="p_cast3505_cast"/></StgValue>
</operation>

<operation id="1389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1112 %conv1_weights_1_0_addr_246 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3505_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_246"/></StgValue>
</operation>

<operation id="1390" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
row_loop.split:1113 %empty_5138 = add i8 %add_ln15_7_cast3303, i8 184

]]></Node>
<StgValue><ssdm name="empty_5138"/></StgValue>
</operation>

<operation id="1391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="9" op_0_bw="8">
<![CDATA[
row_loop.split:1114 %p_cast3506 = sext i8 %empty_5138

]]></Node>
<StgValue><ssdm name="p_cast3506"/></StgValue>
</operation>

<operation id="1392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1115 %p_cast3506_cast = zext i9 %p_cast3506

]]></Node>
<StgValue><ssdm name="p_cast3506_cast"/></StgValue>
</operation>

<operation id="1393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1116 %conv1_weights_1_0_addr_247 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3506_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_247"/></StgValue>
</operation>

<operation id="1394" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
row_loop.split:1117 %empty_5139 = add i7 %add_ln15_7_cast3617, i7 76

]]></Node>
<StgValue><ssdm name="empty_5139"/></StgValue>
</operation>

<operation id="1395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="7">
<![CDATA[
row_loop.split:1118 %p_cast3507 = sext i7 %empty_5139

]]></Node>
<StgValue><ssdm name="p_cast3507"/></StgValue>
</operation>

<operation id="1396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1119 %p_cast3507_cast = zext i9 %p_cast3507

]]></Node>
<StgValue><ssdm name="p_cast3507_cast"/></StgValue>
</operation>

<operation id="1397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1120 %conv1_weights_1_0_addr_248 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %p_cast3507_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_248"/></StgValue>
</operation>

<operation id="1398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
row_loop.split:1121 %tmp_1357 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %add_ln15_7

]]></Node>
<StgValue><ssdm name="tmp_1357"/></StgValue>
</operation>

<operation id="1399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="9" op_0_bw="6">
<![CDATA[
row_loop.split:1122 %tmp_2955_cast = sext i6 %tmp_1357

]]></Node>
<StgValue><ssdm name="tmp_2955_cast"/></StgValue>
</operation>

<operation id="1400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="9">
<![CDATA[
row_loop.split:1123 %tmp_2955_cast_cast = zext i9 %tmp_2955_cast

]]></Node>
<StgValue><ssdm name="tmp_2955_cast_cast"/></StgValue>
</operation>

<operation id="1401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1124 %conv1_weights_1_0_addr_249 = getelementptr i32 %conv1_weights_1_0, i64 0, i64 %tmp_2955_cast_cast

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_addr_249"/></StgValue>
</operation>

<operation id="1402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
row_loop.split:1125 %conv1_biases_1_addr_9 = getelementptr i32 %conv1_biases_1, i64 0, i64 %add_ln15_7_cast

]]></Node>
<StgValue><ssdm name="conv1_biases_1_addr_9"/></StgValue>
</operation>

<operation id="1403" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1126 %conv1_weights_1_0_load_225 = load i9 %conv1_weights_1_0_addr_226

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_225"/></StgValue>
</operation>

<operation id="1404" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1127 %conv1_weights_1_0_load_226 = load i9 %conv1_weights_1_0_addr_227

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_226"/></StgValue>
</operation>

<operation id="1405" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1128 %conv1_weights_1_0_load_227 = load i9 %conv1_weights_1_0_addr_228

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_227"/></StgValue>
</operation>

<operation id="1406" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1129 %conv1_weights_1_0_load_228 = load i9 %conv1_weights_1_0_addr_229

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_228"/></StgValue>
</operation>

<operation id="1407" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1130 %conv1_weights_1_0_load_229 = load i9 %conv1_weights_1_0_addr_230

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_229"/></StgValue>
</operation>

<operation id="1408" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1131 %conv1_weights_1_0_load_230 = load i9 %conv1_weights_1_0_addr_231

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_230"/></StgValue>
</operation>

<operation id="1409" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1132 %conv1_weights_1_0_load_231 = load i9 %conv1_weights_1_0_addr_232

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_231"/></StgValue>
</operation>

<operation id="1410" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1133 %conv1_weights_1_0_load_232 = load i9 %conv1_weights_1_0_addr_233

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_232"/></StgValue>
</operation>

<operation id="1411" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1134 %conv1_weights_1_0_load_233 = load i9 %conv1_weights_1_0_addr_234

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_233"/></StgValue>
</operation>

<operation id="1412" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1135 %conv1_weights_1_0_load_234 = load i9 %conv1_weights_1_0_addr_235

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_234"/></StgValue>
</operation>

<operation id="1413" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1136 %conv1_weights_1_0_load_235 = load i9 %conv1_weights_1_0_addr_236

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_235"/></StgValue>
</operation>

<operation id="1414" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1137 %conv1_weights_1_0_load_236 = load i9 %conv1_weights_1_0_addr_237

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_236"/></StgValue>
</operation>

<operation id="1415" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1138 %conv1_weights_1_0_load_237 = load i9 %conv1_weights_1_0_addr_238

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_237"/></StgValue>
</operation>

<operation id="1416" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1139 %conv1_weights_1_0_load_238 = load i9 %conv1_weights_1_0_addr_239

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_238"/></StgValue>
</operation>

<operation id="1417" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1140 %conv1_weights_1_0_load_239 = load i9 %conv1_weights_1_0_addr_240

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_239"/></StgValue>
</operation>

<operation id="1418" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1141 %conv1_weights_1_0_load_240 = load i9 %conv1_weights_1_0_addr_241

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_240"/></StgValue>
</operation>

<operation id="1419" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1142 %conv1_weights_1_0_load_241 = load i9 %conv1_weights_1_0_addr_242

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_241"/></StgValue>
</operation>

<operation id="1420" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1143 %conv1_weights_1_0_load_242 = load i9 %conv1_weights_1_0_addr_243

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_242"/></StgValue>
</operation>

<operation id="1421" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1144 %conv1_weights_1_0_load_243 = load i9 %conv1_weights_1_0_addr_244

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_243"/></StgValue>
</operation>

<operation id="1422" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1145 %conv1_weights_1_0_load_244 = load i9 %conv1_weights_1_0_addr_245

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_244"/></StgValue>
</operation>

<operation id="1423" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1146 %conv1_weights_1_0_load_245 = load i9 %conv1_weights_1_0_addr_225

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_245"/></StgValue>
</operation>

<operation id="1424" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1147 %conv1_weights_1_0_load_246 = load i9 %conv1_weights_1_0_addr_246

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_246"/></StgValue>
</operation>

<operation id="1425" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1148 %conv1_weights_1_0_load_247 = load i9 %conv1_weights_1_0_addr_247

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_247"/></StgValue>
</operation>

<operation id="1426" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1149 %conv1_weights_1_0_load_248 = load i9 %conv1_weights_1_0_addr_248

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_248"/></StgValue>
</operation>

<operation id="1427" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1150 %conv1_weights_1_0_load_249 = load i9 %conv1_weights_1_0_addr_249

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_249"/></StgValue>
</operation>

<operation id="1428" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:1151 %conv1_biases_1_load_9 = load i5 %conv1_biases_1_addr_9

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1429" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1126 %conv1_weights_1_0_load_225 = load i9 %conv1_weights_1_0_addr_226

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_225"/></StgValue>
</operation>

<operation id="1430" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1127 %conv1_weights_1_0_load_226 = load i9 %conv1_weights_1_0_addr_227

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_226"/></StgValue>
</operation>

<operation id="1431" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1128 %conv1_weights_1_0_load_227 = load i9 %conv1_weights_1_0_addr_228

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_227"/></StgValue>
</operation>

<operation id="1432" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1129 %conv1_weights_1_0_load_228 = load i9 %conv1_weights_1_0_addr_229

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_228"/></StgValue>
</operation>

<operation id="1433" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1130 %conv1_weights_1_0_load_229 = load i9 %conv1_weights_1_0_addr_230

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_229"/></StgValue>
</operation>

<operation id="1434" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1131 %conv1_weights_1_0_load_230 = load i9 %conv1_weights_1_0_addr_231

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_230"/></StgValue>
</operation>

<operation id="1435" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1132 %conv1_weights_1_0_load_231 = load i9 %conv1_weights_1_0_addr_232

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_231"/></StgValue>
</operation>

<operation id="1436" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1133 %conv1_weights_1_0_load_232 = load i9 %conv1_weights_1_0_addr_233

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_232"/></StgValue>
</operation>

<operation id="1437" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1134 %conv1_weights_1_0_load_233 = load i9 %conv1_weights_1_0_addr_234

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_233"/></StgValue>
</operation>

<operation id="1438" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1135 %conv1_weights_1_0_load_234 = load i9 %conv1_weights_1_0_addr_235

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_234"/></StgValue>
</operation>

<operation id="1439" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1136 %conv1_weights_1_0_load_235 = load i9 %conv1_weights_1_0_addr_236

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_235"/></StgValue>
</operation>

<operation id="1440" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1137 %conv1_weights_1_0_load_236 = load i9 %conv1_weights_1_0_addr_237

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_236"/></StgValue>
</operation>

<operation id="1441" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1138 %conv1_weights_1_0_load_237 = load i9 %conv1_weights_1_0_addr_238

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_237"/></StgValue>
</operation>

<operation id="1442" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1139 %conv1_weights_1_0_load_238 = load i9 %conv1_weights_1_0_addr_239

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_238"/></StgValue>
</operation>

<operation id="1443" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1140 %conv1_weights_1_0_load_239 = load i9 %conv1_weights_1_0_addr_240

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_239"/></StgValue>
</operation>

<operation id="1444" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1141 %conv1_weights_1_0_load_240 = load i9 %conv1_weights_1_0_addr_241

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_240"/></StgValue>
</operation>

<operation id="1445" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1142 %conv1_weights_1_0_load_241 = load i9 %conv1_weights_1_0_addr_242

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_241"/></StgValue>
</operation>

<operation id="1446" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1143 %conv1_weights_1_0_load_242 = load i9 %conv1_weights_1_0_addr_243

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_242"/></StgValue>
</operation>

<operation id="1447" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1144 %conv1_weights_1_0_load_243 = load i9 %conv1_weights_1_0_addr_244

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_243"/></StgValue>
</operation>

<operation id="1448" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1145 %conv1_weights_1_0_load_244 = load i9 %conv1_weights_1_0_addr_245

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_244"/></StgValue>
</operation>

<operation id="1449" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1146 %conv1_weights_1_0_load_245 = load i9 %conv1_weights_1_0_addr_225

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_245"/></StgValue>
</operation>

<operation id="1450" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1147 %conv1_weights_1_0_load_246 = load i9 %conv1_weights_1_0_addr_246

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_246"/></StgValue>
</operation>

<operation id="1451" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1148 %conv1_weights_1_0_load_247 = load i9 %conv1_weights_1_0_addr_247

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_247"/></StgValue>
</operation>

<operation id="1452" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1149 %conv1_weights_1_0_load_248 = load i9 %conv1_weights_1_0_addr_248

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_248"/></StgValue>
</operation>

<operation id="1453" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="9">
<![CDATA[
row_loop.split:1150 %conv1_weights_1_0_load_249 = load i9 %conv1_weights_1_0_addr_249

]]></Node>
<StgValue><ssdm name="conv1_weights_1_0_load_249"/></StgValue>
</operation>

<operation id="1454" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="5">
<![CDATA[
row_loop.split:1151 %conv1_biases_1_load_9 = load i5 %conv1_biases_1_addr_9

]]></Node>
<StgValue><ssdm name="conv1_biases_1_load_9"/></StgValue>
</operation>

<operation id="1455" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:1152 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop59, i32 %image_r, i5 %add_ln15_7, i32 %features, i32 %conv1_weights_1_0_load_225, i32 %conv1_weights_1_0_load_226, i32 %conv1_weights_1_0_load_227, i32 %conv1_weights_1_0_load_228, i32 %conv1_weights_1_0_load_229, i32 %conv1_weights_1_0_load_230, i32 %conv1_weights_1_0_load_231, i32 %conv1_weights_1_0_load_232, i32 %conv1_weights_1_0_load_233, i32 %conv1_weights_1_0_load_234, i32 %conv1_weights_1_0_load_235, i32 %conv1_weights_1_0_load_236, i32 %conv1_weights_1_0_load_237, i32 %conv1_weights_1_0_load_238, i32 %conv1_weights_1_0_load_239, i32 %conv1_weights_1_0_load_240, i32 %conv1_weights_1_0_load_241, i32 %conv1_weights_1_0_load_242, i32 %conv1_weights_1_0_load_243, i32 %conv1_weights_1_0_load_244, i32 %conv1_weights_1_0_load_245, i32 %conv1_weights_1_0_load_246, i32 %conv1_weights_1_0_load_247, i32 %conv1_weights_1_0_load_248, i32 %conv1_weights_1_0_load_249, i32 %conv1_biases_1_load_9

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1456" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
row_loop.split:87 %speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln15"/></StgValue>
</operation>

<operation id="1457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
row_loop.split:88 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="1458" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
row_loop.split:1152 %call_ln15 = call void @convolution_layer1_Pipeline_row_loop_col_loop59, i32 %image_r, i5 %add_ln15_7, i32 %features, i32 %conv1_weights_1_0_load_225, i32 %conv1_weights_1_0_load_226, i32 %conv1_weights_1_0_load_227, i32 %conv1_weights_1_0_load_228, i32 %conv1_weights_1_0_load_229, i32 %conv1_weights_1_0_load_230, i32 %conv1_weights_1_0_load_231, i32 %conv1_weights_1_0_load_232, i32 %conv1_weights_1_0_load_233, i32 %conv1_weights_1_0_load_234, i32 %conv1_weights_1_0_load_235, i32 %conv1_weights_1_0_load_236, i32 %conv1_weights_1_0_load_237, i32 %conv1_weights_1_0_load_238, i32 %conv1_weights_1_0_load_239, i32 %conv1_weights_1_0_load_240, i32 %conv1_weights_1_0_load_241, i32 %conv1_weights_1_0_load_242, i32 %conv1_weights_1_0_load_243, i32 %conv1_weights_1_0_load_244, i32 %conv1_weights_1_0_load_245, i32 %conv1_weights_1_0_load_246, i32 %conv1_weights_1_0_load_247, i32 %conv1_weights_1_0_load_248, i32 %conv1_weights_1_0_load_249, i32 %conv1_biases_1_load_9

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="1459" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="0">
<![CDATA[
row_loop.split:1155 %br_ln15 = br void %row_loop

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end49:0 %write_ln39 = write void @_ssdm_op_Write, i32 %features, i32 2

]]></Node>
<StgValue><ssdm name="write_ln39"/></StgValue>
</operation>

<operation id="1461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end49:1 %read_ln39 = read void @_ssdm_op_Read, i32 %image_r, i32 2

]]></Node>
<StgValue><ssdm name="read_ln39"/></StgValue>
</operation>

<operation id="1462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0">
<![CDATA[
for.end49:2 %ret_ln39 = ret

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
