$date
	Thu Aug 28 16:57:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_file_tb $end
$var wire 32 ! reg2_data [31:0] $end
$var wire 32 " reg1_data [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ reg1_addr [4:0] $end
$var reg 5 % reg2_addr [4:0] $end
$var reg 5 & regw_addr [4:0] $end
$var reg 32 ' write_data [31:0] $end
$var reg 1 ( write_ena $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 5 ) reg1_addr [4:0] $end
$var wire 5 * reg2_addr [4:0] $end
$var wire 5 + regw_addr [4:0] $end
$var wire 32 , write_data [31:0] $end
$var wire 1 ( write_ena $end
$var reg 32 - reg1_data [31:0] $end
$var reg 32 . reg2_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#1000
bx !
bx .
bx "
bx -
b10 %
b10 *
b1 $
b1 )
#5000
1#
#10000
0#
#11000
b1111111111111111 '
b1111111111111111 ,
b1 &
b1 +
1(
#15000
b1111111111111111 "
b1111111111111111 -
1#
#20000
0#
#21000
b11111111111111110000000000000000 '
b11111111111111110000000000000000 ,
b10 &
b10 +
#25000
b11111111111111110000000000000000 !
b11111111111111110000000000000000 .
1#
#30000
0#
#31000
0(
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#51000
