-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w8a16/amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block4.vhd
-- Created: 2025-02-23 13:17:03
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block4
-- Source Path: model_pqt_2x2_w8a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 3/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block4 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block4;


ARCHITECTURE rtl OF amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block4 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f4a5", X"04b4", X"1124", X"ff5c", X"0661", X"005f", X"02ca", X"d879", X"0333", X"05f2", X"f22b", X"012c", X"0a2f", X"ec0f",
                                                        X"fee6", X"0549", X"fec2", X"fb27", X"eccf", X"f093", X"fafe", X"0c78", X"0209", X"faf6", X"06dd", X"0420", X"04f7", X"ed07",
                                                        X"110e", X"fe39", X"e75c", X"0da5", X"076d", X"0756", X"07ec", X"0313", X"0e09", X"f311", X"fbd9", X"04c5", X"03bd", X"fce5",
                                                        X"e830", X"fde5", X"fac9", X"f85c", X"10ea", X"fe5b", X"fc4f", X"084b", X"04d1", X"f9b1", X"0714", X"ff1b", X"fbf3", X"e9c2",
                                                        X"dbe9", X"fa86", X"01b7", X"fd4a", X"012d", X"fe50", X"f89e", X"e689", X"02a3", X"0479", X"04ae", X"f838", X"fc10", X"e2b6",
                                                        X"f72f", X"02c9", X"e736", X"efa8", X"fbae", X"fa6d", X"f467", X"0689", X"0038", X"ffb1", X"11c6", X"fd34", X"f40e", X"f246",
                                                        X"f75d", X"fd80", X"002a", X"01a5", X"152c", X"044f", X"e8cb", X"e40e", X"fd80", X"f37e", X"e7ab", X"f9b7", X"01b9", X"f9ba",
                                                        X"fb96", X"f899", X"04aa", X"00de", X"0847", X"0385", X"054d", X"0432", X"0ec5", X"02ba", X"f99c", X"ff93", X"0ace", X"e590",
                                                        X"ff33", X"f069", X"034e", X"05a6", X"fca5", X"fa63", X"ea5f", X"f805", X"fd09", X"f6b1", X"ff29", X"fd76", X"f5d1", X"0032",
                                                        X"0f9c", X"f6f2");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"f6f2";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

