-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--C1_r_fifo_count[3] is fifo:fifo_rx|r_fifo_count[3] at FF_X81_Y69_N13
--register power-up is low

C1_r_fifo_count[3] = DFFEAS(C1L22, GLOBAL(A1L23),  ,  , C1L14,  ,  , !A1L68,  );


--C1_r_fifo_count[1] is fifo:fifo_rx|r_fifo_count[1] at FF_X81_Y69_N9
--register power-up is low

C1_r_fifo_count[1] = DFFEAS(C1L16, GLOBAL(A1L23),  ,  , C1L14,  ,  , !A1L68,  );


--C1_r_fifo_count[0] is fifo:fifo_rx|r_fifo_count[0] at FF_X81_Y69_N7
--register power-up is low

C1_r_fifo_count[0] = DFFEAS(C1L12, GLOBAL(A1L23),  ,  , C1L14,  ,  , !A1L68,  );


--C1_r_fifo_count[2] is fifo:fifo_rx|r_fifo_count[2] at FF_X81_Y69_N11
--register power-up is low

C1_r_fifo_count[2] = DFFEAS(C1L19, GLOBAL(A1L23),  ,  , C1L14,  ,  , !A1L68,  );


--C1_r_fifo_count[4] is fifo:fifo_rx|r_fifo_count[4] at FF_X81_Y69_N15
--register power-up is low

C1_r_fifo_count[4] = DFFEAS(C1L25, GLOBAL(A1L23),  ,  , C1L14,  ,  , !A1L68,  );


--G1_ram_block1a0 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0 at M9K_X78_Y65_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 36, Port B Depth: 16, Port B Width: 36
--Port A Logical Depth: 10, Port A Logical Width: 8, Port B Logical Depth: 10, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L94, C1L97, C1L99, C1L100);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L73;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L23);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a0 = G1_ram_block1a0_PORT_B_data_out[0];

--G1_ram_block1a7 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a7 at M9K_X78_Y65_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L94, C1L97, C1L99, C1L100);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L73;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L23);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a7 = G1_ram_block1a0_PORT_B_data_out[7];

--G1_ram_block1a6 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a6 at M9K_X78_Y65_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L94, C1L97, C1L99, C1L100);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L73;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L23);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a6 = G1_ram_block1a0_PORT_B_data_out[6];

--G1_ram_block1a5 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a5 at M9K_X78_Y65_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L94, C1L97, C1L99, C1L100);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L73;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L23);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a5 = G1_ram_block1a0_PORT_B_data_out[5];

--G1_ram_block1a4 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a4 at M9K_X78_Y65_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L94, C1L97, C1L99, C1L100);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L73;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L23);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a4 = G1_ram_block1a0_PORT_B_data_out[4];

--G1_ram_block1a3 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a3 at M9K_X78_Y65_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L94, C1L97, C1L99, C1L100);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L73;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L23);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a3 = G1_ram_block1a0_PORT_B_data_out[3];

--G1_ram_block1a2 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a2 at M9K_X78_Y65_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L94, C1L97, C1L99, C1L100);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L73;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L23);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a2 = G1_ram_block1a0_PORT_B_data_out[2];

--G1_ram_block1a1 is fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a1 at M9K_X78_Y65_N0
G1_ram_block1a0_PORT_A_data_in = BUS(r_fifo_rx_wr_data[0], r_fifo_rx_wr_data[1], r_fifo_rx_wr_data[2], r_fifo_rx_wr_data[3], r_fifo_rx_wr_data[4], r_fifo_rx_wr_data[5], r_fifo_rx_wr_data[6], r_fifo_rx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G1_ram_block1a0_PORT_A_data_in_reg = DFFE(G1_ram_block1a0_PORT_A_data_in, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_address = BUS(C1_r_wr_index[0], C1_r_wr_index[1], C1_r_wr_index[2], C1_r_wr_index[3]);
G1_ram_block1a0_PORT_A_address_reg = DFFE(G1_ram_block1a0_PORT_A_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_address = BUS(C1L94, C1L97, C1L99, C1L100);
G1_ram_block1a0_PORT_B_address_reg = DFFE(G1_ram_block1a0_PORT_B_address, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_A_write_enable = C1L73;
G1_ram_block1a0_PORT_A_write_enable_reg = DFFE(G1_ram_block1a0_PORT_A_write_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_PORT_B_read_enable = VCC;
G1_ram_block1a0_PORT_B_read_enable_reg = DFFE(G1_ram_block1a0_PORT_B_read_enable, G1_ram_block1a0_clock_0, , , );
G1_ram_block1a0_clock_0 = GLOBAL(A1L23);
G1_ram_block1a0_PORT_B_data_out = MEMORY(G1_ram_block1a0_PORT_A_data_in_reg, , G1_ram_block1a0_PORT_A_address_reg, G1_ram_block1a0_PORT_B_address_reg, G1_ram_block1a0_PORT_A_write_enable_reg, , , G1_ram_block1a0_PORT_B_read_enable_reg, , , G1_ram_block1a0_clock_0, , , , , , , );
G1_ram_block1a1 = G1_ram_block1a0_PORT_B_data_out[1];


--A1L160 is r_fifo_data_in[0]~7 at LCCOMB_X77_Y65_N4
A1L160 = (C1L81 & (C1L43Q)) # (!C1L81 & ((G1_ram_block1a0)));


--A1L163 is r_fifo_data_in[1]~6 at LCCOMB_X79_Y65_N24
A1L163 = (C1_r_fifo_data & (C1L47Q)) # (!C1_r_fifo_data & ((G1_ram_block1a1)));


--A1L166 is r_fifo_data_in[2]~5 at LCCOMB_X79_Y65_N2
A1L166 = (C1L82 & ((C1L50Q))) # (!C1L82 & (G1_ram_block1a2));


--A1L169 is r_fifo_data_in[3]~4 at LCCOMB_X79_Y65_N20
A1L169 = (C1L83 & (C1L54Q)) # (!C1L83 & ((G1_ram_block1a3)));


--A1L172 is r_fifo_data_in[4]~3 at LCCOMB_X79_Y65_N6
A1L172 = (C1L84 & (C1L57Q)) # (!C1L84 & ((G1_ram_block1a4)));


--A1L175 is r_fifo_data_in[5]~2 at LCCOMB_X79_Y65_N16
A1L175 = (C1L85 & (C1L60Q)) # (!C1L85 & ((G1_ram_block1a5)));


--A1L178 is r_fifo_data_in[6]~1 at LCCOMB_X79_Y65_N22
A1L178 = (C1L86 & (C1L64Q)) # (!C1L86 & ((G1_ram_block1a6)));


--A1L181 is r_fifo_data_in[7]~0 at LCCOMB_X79_Y65_N28
A1L181 = (C1L87 & (C1L67Q)) # (!C1L87 & ((G1_ram_block1a7)));


--C2_r_fifo_count[3] is fifo:fifo_tx|r_fifo_count[3] at FF_X80_Y68_N17
--register power-up is low

C2_r_fifo_count[3] = DFFEAS(C2L23, GLOBAL(A1L23),  ,  , C2L15,  ,  , !A1L68,  );


--C2_r_fifo_count[1] is fifo:fifo_tx|r_fifo_count[1] at FF_X80_Y68_N13
--register power-up is low

C2_r_fifo_count[1] = DFFEAS(C2L17, GLOBAL(A1L23),  ,  , C2L15,  ,  , !A1L68,  );


--C2_r_fifo_count[0] is fifo:fifo_tx|r_fifo_count[0] at FF_X80_Y68_N11
--register power-up is low

C2_r_fifo_count[0] = DFFEAS(C2L13, GLOBAL(A1L23),  ,  , C2L15,  ,  , !A1L68,  );


--C2_r_fifo_count[2] is fifo:fifo_tx|r_fifo_count[2] at FF_X80_Y68_N15
--register power-up is low

C2_r_fifo_count[2] = DFFEAS(C2L20, GLOBAL(A1L23),  ,  , C2L15,  ,  , !A1L68,  );


--C2_r_fifo_count[4] is fifo:fifo_tx|r_fifo_count[4] at FF_X80_Y68_N19
--register power-up is low

C2_r_fifo_count[4] = DFFEAS(C2L26, GLOBAL(A1L23),  ,  , C2L15,  ,  , !A1L68,  );


--G2_ram_block1a0 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0 at M9K_X78_Y68_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 36, Port B Depth: 16, Port B Width: 36
--Port A Logical Depth: 10, Port A Logical Width: 8, Port B Logical Depth: 10, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L93, C2L96, C2L97, C2L98);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L86;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L23);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a0 = G2_ram_block1a0_PORT_B_data_out[0];

--G2_ram_block1a7 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a7 at M9K_X78_Y68_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L93, C2L96, C2L97, C2L98);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L86;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L23);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a7 = G2_ram_block1a0_PORT_B_data_out[7];

--G2_ram_block1a6 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a6 at M9K_X78_Y68_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L93, C2L96, C2L97, C2L98);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L86;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L23);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a6 = G2_ram_block1a0_PORT_B_data_out[6];

--G2_ram_block1a5 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a5 at M9K_X78_Y68_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L93, C2L96, C2L97, C2L98);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L86;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L23);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a5 = G2_ram_block1a0_PORT_B_data_out[5];

--G2_ram_block1a4 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a4 at M9K_X78_Y68_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L93, C2L96, C2L97, C2L98);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L86;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L23);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a4 = G2_ram_block1a0_PORT_B_data_out[4];

--G2_ram_block1a3 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a3 at M9K_X78_Y68_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L93, C2L96, C2L97, C2L98);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L86;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L23);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a3 = G2_ram_block1a0_PORT_B_data_out[3];

--G2_ram_block1a2 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a2 at M9K_X78_Y68_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L93, C2L96, C2L97, C2L98);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L86;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L23);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a2 = G2_ram_block1a0_PORT_B_data_out[2];

--G2_ram_block1a1 is fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a1 at M9K_X78_Y68_N0
G2_ram_block1a0_PORT_A_data_in = BUS(r_fifo_tx_wr_data[0], r_fifo_tx_wr_data[1], r_fifo_tx_wr_data[2], r_fifo_tx_wr_data[3], r_fifo_tx_wr_data[4], r_fifo_tx_wr_data[5], r_fifo_tx_wr_data[6], r_fifo_tx_wr_data[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , );
G2_ram_block1a0_PORT_A_data_in_reg = DFFE(G2_ram_block1a0_PORT_A_data_in, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_address = BUS(C2_r_wr_index[0], C2_r_wr_index[1], C2_r_wr_index[2], C2_r_wr_index[3]);
G2_ram_block1a0_PORT_A_address_reg = DFFE(G2_ram_block1a0_PORT_A_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_address = BUS(C2L93, C2L96, C2L97, C2L98);
G2_ram_block1a0_PORT_B_address_reg = DFFE(G2_ram_block1a0_PORT_B_address, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_A_write_enable = C2L86;
G2_ram_block1a0_PORT_A_write_enable_reg = DFFE(G2_ram_block1a0_PORT_A_write_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_PORT_B_read_enable = VCC;
G2_ram_block1a0_PORT_B_read_enable_reg = DFFE(G2_ram_block1a0_PORT_B_read_enable, G2_ram_block1a0_clock_0, , , );
G2_ram_block1a0_clock_0 = GLOBAL(A1L23);
G2_ram_block1a0_PORT_B_data_out = MEMORY(G2_ram_block1a0_PORT_A_data_in_reg, , G2_ram_block1a0_PORT_A_address_reg, G2_ram_block1a0_PORT_B_address_reg, G2_ram_block1a0_PORT_A_write_enable_reg, , , G2_ram_block1a0_PORT_B_read_enable_reg, , , G2_ram_block1a0_clock_0, , , , , , , );
G2_ram_block1a1 = G2_ram_block1a0_PORT_B_data_out[1];


--C1L12 is fifo:fifo_rx|r_fifo_count[0]~5 at LCCOMB_X81_Y69_N6
C1L12 = C1_r_fifo_count[0] $ (VCC);

--C1L13 is fifo:fifo_rx|r_fifo_count[0]~6 at LCCOMB_X81_Y69_N6
C1L13 = CARRY(C1_r_fifo_count[0]);


--C1L16 is fifo:fifo_rx|r_fifo_count[1]~7 at LCCOMB_X81_Y69_N8
C1L16 = (C1L9 & ((C1_r_fifo_count[1] & (!C1L13)) # (!C1_r_fifo_count[1] & ((C1L13) # (GND))))) # (!C1L9 & ((C1_r_fifo_count[1] & (C1L13 & VCC)) # (!C1_r_fifo_count[1] & (!C1L13))));

--C1L17 is fifo:fifo_rx|r_fifo_count[1]~8 at LCCOMB_X81_Y69_N8
C1L17 = CARRY((C1L9 & ((!C1L13) # (!C1_r_fifo_count[1]))) # (!C1L9 & (!C1_r_fifo_count[1] & !C1L13)));


--C1L19 is fifo:fifo_rx|r_fifo_count[2]~9 at LCCOMB_X81_Y69_N10
C1L19 = ((C1_r_fifo_count[2] $ (C1L9 $ (C1L17)))) # (GND);

--C1L20 is fifo:fifo_rx|r_fifo_count[2]~10 at LCCOMB_X81_Y69_N10
C1L20 = CARRY((C1_r_fifo_count[2] & ((!C1L17) # (!C1L9))) # (!C1_r_fifo_count[2] & (!C1L9 & !C1L17)));


--C1L22 is fifo:fifo_rx|r_fifo_count[3]~11 at LCCOMB_X81_Y69_N12
C1L22 = (C1L9 & ((C1_r_fifo_count[3] & (!C1L20)) # (!C1_r_fifo_count[3] & ((C1L20) # (GND))))) # (!C1L9 & ((C1_r_fifo_count[3] & (C1L20 & VCC)) # (!C1_r_fifo_count[3] & (!C1L20))));

--C1L23 is fifo:fifo_rx|r_fifo_count[3]~12 at LCCOMB_X81_Y69_N12
C1L23 = CARRY((C1L9 & ((!C1L20) # (!C1_r_fifo_count[3]))) # (!C1L9 & (!C1_r_fifo_count[3] & !C1L20)));


--C1L25 is fifo:fifo_rx|r_fifo_count[4]~14 at LCCOMB_X81_Y69_N14
C1L25 = C1L9 $ (C1_r_fifo_count[4] $ (C1L23));


--C2L13 is fifo:fifo_tx|r_fifo_count[0]~5 at LCCOMB_X80_Y68_N10
C2L13 = C2_r_fifo_count[0] $ (VCC);

--C2L14 is fifo:fifo_tx|r_fifo_count[0]~6 at LCCOMB_X80_Y68_N10
C2L14 = CARRY(C2_r_fifo_count[0]);


--C2L17 is fifo:fifo_tx|r_fifo_count[1]~7 at LCCOMB_X80_Y68_N12
C2L17 = (C2_r_fifo_count[1] & ((C2L9 & (!C2L14)) # (!C2L9 & (C2L14 & VCC)))) # (!C2_r_fifo_count[1] & ((C2L9 & ((C2L14) # (GND))) # (!C2L9 & (!C2L14))));

--C2L18 is fifo:fifo_tx|r_fifo_count[1]~8 at LCCOMB_X80_Y68_N12
C2L18 = CARRY((C2_r_fifo_count[1] & (C2L9 & !C2L14)) # (!C2_r_fifo_count[1] & ((C2L9) # (!C2L14))));


--C2L20 is fifo:fifo_tx|r_fifo_count[2]~9 at LCCOMB_X80_Y68_N14
C2L20 = ((C2L9 $ (C2_r_fifo_count[2] $ (C2L18)))) # (GND);

--C2L21 is fifo:fifo_tx|r_fifo_count[2]~10 at LCCOMB_X80_Y68_N14
C2L21 = CARRY((C2L9 & (C2_r_fifo_count[2] & !C2L18)) # (!C2L9 & ((C2_r_fifo_count[2]) # (!C2L18))));


--C2L23 is fifo:fifo_tx|r_fifo_count[3]~11 at LCCOMB_X80_Y68_N16
C2L23 = (C2_r_fifo_count[3] & ((C2L9 & (!C2L21)) # (!C2L9 & (C2L21 & VCC)))) # (!C2_r_fifo_count[3] & ((C2L9 & ((C2L21) # (GND))) # (!C2L9 & (!C2L21))));

--C2L24 is fifo:fifo_tx|r_fifo_count[3]~12 at LCCOMB_X80_Y68_N16
C2L24 = CARRY((C2_r_fifo_count[3] & (C2L9 & !C2L21)) # (!C2_r_fifo_count[3] & ((C2L9) # (!C2L21))));


--C2L26 is fifo:fifo_tx|r_fifo_count[4]~14 at LCCOMB_X80_Y68_N18
C2L26 = C2L9 $ (C2L24 $ (C2_r_fifo_count[4]));


--E1_r_clk_count[10] is uart_tx:transmitter|r_clk_count[10] at FF_X75_Y70_N25
--register power-up is low

E1_r_clk_count[10] = DFFEAS(E1L48, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[11] is uart_tx:transmitter|r_clk_count[11] at FF_X75_Y70_N27
--register power-up is low

E1_r_clk_count[11] = DFFEAS(E1L52, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[3] is uart_tx:transmitter|r_clk_count[3] at FF_X75_Y70_N11
--register power-up is low

E1_r_clk_count[3] = DFFEAS(E1L27, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[4] is uart_tx:transmitter|r_clk_count[4] at FF_X75_Y70_N13
--register power-up is low

E1_r_clk_count[4] = DFFEAS(E1L30, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[5] is uart_tx:transmitter|r_clk_count[5] at FF_X75_Y70_N15
--register power-up is low

E1_r_clk_count[5] = DFFEAS(E1L33, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[6] is uart_tx:transmitter|r_clk_count[6] at FF_X75_Y70_N17
--register power-up is low

E1_r_clk_count[6] = DFFEAS(E1L36, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[7] is uart_tx:transmitter|r_clk_count[7] at FF_X75_Y70_N19
--register power-up is low

E1_r_clk_count[7] = DFFEAS(E1L39, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[8] is uart_tx:transmitter|r_clk_count[8] at FF_X75_Y70_N21
--register power-up is low

E1_r_clk_count[8] = DFFEAS(E1L42, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[9] is uart_tx:transmitter|r_clk_count[9] at FF_X75_Y70_N23
--register power-up is low

E1_r_clk_count[9] = DFFEAS(E1L45, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[12] is uart_tx:transmitter|r_clk_count[12] at FF_X75_Y70_N29
--register power-up is low

E1_r_clk_count[12] = DFFEAS(E1L55, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--D1_r_clk_count[12] is uart_rx:receiver|r_clk_count[12] at FF_X77_Y69_N31
--register power-up is low

D1_r_clk_count[12] = DFFEAS(D1L63, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[3] is uart_rx:receiver|r_clk_count[3] at FF_X77_Y69_N13
--register power-up is low

D1_r_clk_count[3] = DFFEAS(D1L32, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[4] is uart_rx:receiver|r_clk_count[4] at FF_X77_Y69_N15
--register power-up is low

D1_r_clk_count[4] = DFFEAS(D1L35, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[5] is uart_rx:receiver|r_clk_count[5] at FF_X77_Y69_N17
--register power-up is low

D1_r_clk_count[5] = DFFEAS(D1L38, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[6] is uart_rx:receiver|r_clk_count[6] at FF_X77_Y69_N19
--register power-up is low

D1_r_clk_count[6] = DFFEAS(D1L41, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[11] is uart_rx:receiver|r_clk_count[11] at FF_X77_Y69_N29
--register power-up is low

D1_r_clk_count[11] = DFFEAS(D1L60, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[7] is uart_rx:receiver|r_clk_count[7] at FF_X77_Y69_N21
--register power-up is low

D1_r_clk_count[7] = DFFEAS(D1L44, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[8] is uart_rx:receiver|r_clk_count[8] at FF_X77_Y69_N23
--register power-up is low

D1_r_clk_count[8] = DFFEAS(D1L47, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[9] is uart_rx:receiver|r_clk_count[9] at FF_X77_Y69_N25
--register power-up is low

D1_r_clk_count[9] = DFFEAS(D1L54, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[10] is uart_rx:receiver|r_clk_count[10] at FF_X77_Y69_N27
--register power-up is low

D1_r_clk_count[10] = DFFEAS(D1L57, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--r_fifo_data_in[5] is r_fifo_data_in[5] at FF_X79_Y65_N17
--register power-up is low

r_fifo_data_in[5] = DFFEAS(A1L175, GLOBAL(A1L23),  ,  , A1L69, A1L283,  ,  , !r_sm_main.s_get_fifo_data);


--r_fifo_data_in[4] is r_fifo_data_in[4] at FF_X79_Y65_N7
--register power-up is low

r_fifo_data_in[4] = DFFEAS(A1L172, GLOBAL(A1L23),  ,  , A1L69, A1L284,  ,  , !r_sm_main.s_get_fifo_data);


--r_fifo_data_in[7] is r_fifo_data_in[7] at FF_X79_Y65_N29
--register power-up is low

r_fifo_data_in[7] = DFFEAS(A1L181, GLOBAL(A1L23),  ,  , A1L69, A1L281,  ,  , !r_sm_main.s_get_fifo_data);


--r_fifo_data_in[6] is r_fifo_data_in[6] at FF_X79_Y65_N23
--register power-up is low

r_fifo_data_in[6] = DFFEAS(A1L178, GLOBAL(A1L23),  ,  , A1L69, A1L282,  ,  , !r_sm_main.s_get_fifo_data);


--r_fifo_data_in[3] is r_fifo_data_in[3] at FF_X79_Y65_N21
--register power-up is low

r_fifo_data_in[3] = DFFEAS(A1L169, GLOBAL(A1L23),  ,  , A1L69, A1L285,  ,  , !r_sm_main.s_get_fifo_data);


--r_fifo_data_in[2] is r_fifo_data_in[2] at FF_X79_Y65_N3
--register power-up is low

r_fifo_data_in[2] = DFFEAS(A1L166, GLOBAL(A1L23),  ,  , A1L69, A1L286,  ,  , !r_sm_main.s_get_fifo_data);


--r_fifo_data_in[1] is r_fifo_data_in[1] at FF_X79_Y65_N25
--register power-up is low

r_fifo_data_in[1] = DFFEAS(A1L163, GLOBAL(A1L23),  ,  , A1L69, A1L287,  ,  , !r_sm_main.s_get_fifo_data);


--r_fifo_data_in[0] is r_fifo_data_in[0] at FF_X77_Y65_N5
--register power-up is low

r_fifo_data_in[0] = DFFEAS(A1L160, GLOBAL(A1L23),  ,  , A1L69, A1L288,  ,  , !r_sm_main.s_get_fifo_data);


--E1_r_clk_count[2] is uart_tx:transmitter|r_clk_count[2] at FF_X75_Y70_N9
--register power-up is low

E1_r_clk_count[2] = DFFEAS(E1L24, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[1] is uart_tx:transmitter|r_clk_count[1] at FF_X75_Y70_N7
--register power-up is low

E1_r_clk_count[1] = DFFEAS(E1L21, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1_r_clk_count[0] is uart_tx:transmitter|r_clk_count[0] at FF_X75_Y70_N5
--register power-up is low

E1_r_clk_count[0] = DFFEAS(E1L18, GLOBAL(A1L23),  ,  , !E1_r_sm_main.s_cleanup,  ,  , E1L51,  );


--E1L18 is uart_tx:transmitter|r_clk_count[0]~13 at LCCOMB_X75_Y70_N4
E1L18 = E1_r_clk_count[0] $ (VCC);

--E1L19 is uart_tx:transmitter|r_clk_count[0]~14 at LCCOMB_X75_Y70_N4
E1L19 = CARRY(E1_r_clk_count[0]);


--E1L21 is uart_tx:transmitter|r_clk_count[1]~15 at LCCOMB_X75_Y70_N6
E1L21 = (E1_r_clk_count[1] & (!E1L19)) # (!E1_r_clk_count[1] & ((E1L19) # (GND)));

--E1L22 is uart_tx:transmitter|r_clk_count[1]~16 at LCCOMB_X75_Y70_N6
E1L22 = CARRY((!E1L19) # (!E1_r_clk_count[1]));


--E1L24 is uart_tx:transmitter|r_clk_count[2]~17 at LCCOMB_X75_Y70_N8
E1L24 = (E1_r_clk_count[2] & (E1L22 $ (GND))) # (!E1_r_clk_count[2] & (!E1L22 & VCC));

--E1L25 is uart_tx:transmitter|r_clk_count[2]~18 at LCCOMB_X75_Y70_N8
E1L25 = CARRY((E1_r_clk_count[2] & !E1L22));


--E1L27 is uart_tx:transmitter|r_clk_count[3]~19 at LCCOMB_X75_Y70_N10
E1L27 = (E1_r_clk_count[3] & (!E1L25)) # (!E1_r_clk_count[3] & ((E1L25) # (GND)));

--E1L28 is uart_tx:transmitter|r_clk_count[3]~20 at LCCOMB_X75_Y70_N10
E1L28 = CARRY((!E1L25) # (!E1_r_clk_count[3]));


--E1L30 is uart_tx:transmitter|r_clk_count[4]~21 at LCCOMB_X75_Y70_N12
E1L30 = (E1_r_clk_count[4] & (E1L28 $ (GND))) # (!E1_r_clk_count[4] & (!E1L28 & VCC));

--E1L31 is uart_tx:transmitter|r_clk_count[4]~22 at LCCOMB_X75_Y70_N12
E1L31 = CARRY((E1_r_clk_count[4] & !E1L28));


--E1L33 is uart_tx:transmitter|r_clk_count[5]~23 at LCCOMB_X75_Y70_N14
E1L33 = (E1_r_clk_count[5] & (!E1L31)) # (!E1_r_clk_count[5] & ((E1L31) # (GND)));

--E1L34 is uart_tx:transmitter|r_clk_count[5]~24 at LCCOMB_X75_Y70_N14
E1L34 = CARRY((!E1L31) # (!E1_r_clk_count[5]));


--E1L36 is uart_tx:transmitter|r_clk_count[6]~25 at LCCOMB_X75_Y70_N16
E1L36 = (E1_r_clk_count[6] & (E1L34 $ (GND))) # (!E1_r_clk_count[6] & (!E1L34 & VCC));

--E1L37 is uart_tx:transmitter|r_clk_count[6]~26 at LCCOMB_X75_Y70_N16
E1L37 = CARRY((E1_r_clk_count[6] & !E1L34));


--E1L39 is uart_tx:transmitter|r_clk_count[7]~27 at LCCOMB_X75_Y70_N18
E1L39 = (E1_r_clk_count[7] & (!E1L37)) # (!E1_r_clk_count[7] & ((E1L37) # (GND)));

--E1L40 is uart_tx:transmitter|r_clk_count[7]~28 at LCCOMB_X75_Y70_N18
E1L40 = CARRY((!E1L37) # (!E1_r_clk_count[7]));


--E1L42 is uart_tx:transmitter|r_clk_count[8]~29 at LCCOMB_X75_Y70_N20
E1L42 = (E1_r_clk_count[8] & (E1L40 $ (GND))) # (!E1_r_clk_count[8] & (!E1L40 & VCC));

--E1L43 is uart_tx:transmitter|r_clk_count[8]~30 at LCCOMB_X75_Y70_N20
E1L43 = CARRY((E1_r_clk_count[8] & !E1L40));


--E1L45 is uart_tx:transmitter|r_clk_count[9]~31 at LCCOMB_X75_Y70_N22
E1L45 = (E1_r_clk_count[9] & (!E1L43)) # (!E1_r_clk_count[9] & ((E1L43) # (GND)));

--E1L46 is uart_tx:transmitter|r_clk_count[9]~32 at LCCOMB_X75_Y70_N22
E1L46 = CARRY((!E1L43) # (!E1_r_clk_count[9]));


--E1L48 is uart_tx:transmitter|r_clk_count[10]~33 at LCCOMB_X75_Y70_N24
E1L48 = (E1_r_clk_count[10] & (E1L46 $ (GND))) # (!E1_r_clk_count[10] & (!E1L46 & VCC));

--E1L49 is uart_tx:transmitter|r_clk_count[10]~34 at LCCOMB_X75_Y70_N24
E1L49 = CARRY((E1_r_clk_count[10] & !E1L46));


--E1L52 is uart_tx:transmitter|r_clk_count[11]~36 at LCCOMB_X75_Y70_N26
E1L52 = (E1_r_clk_count[11] & (!E1L49)) # (!E1_r_clk_count[11] & ((E1L49) # (GND)));

--E1L53 is uart_tx:transmitter|r_clk_count[11]~37 at LCCOMB_X75_Y70_N26
E1L53 = CARRY((!E1L49) # (!E1_r_clk_count[11]));


--E1L55 is uart_tx:transmitter|r_clk_count[12]~38 at LCCOMB_X75_Y70_N28
E1L55 = E1L53 $ (!E1_r_clk_count[12]);


--D1_r_clk_count[2] is uart_rx:receiver|r_clk_count[2] at FF_X77_Y69_N11
--register power-up is low

D1_r_clk_count[2] = DFFEAS(D1L29, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[1] is uart_rx:receiver|r_clk_count[1] at FF_X77_Y69_N9
--register power-up is low

D1_r_clk_count[1] = DFFEAS(D1L26, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1_r_clk_count[0] is uart_rx:receiver|r_clk_count[0] at FF_X77_Y69_N7
--register power-up is low

D1_r_clk_count[0] = DFFEAS(D1L23, GLOBAL(A1L23),  ,  , D1L52,  ,  , D1L51,  );


--D1L23 is uart_rx:receiver|r_clk_count[0]~13 at LCCOMB_X77_Y69_N6
D1L23 = D1_r_clk_count[0] $ (VCC);

--D1L24 is uart_rx:receiver|r_clk_count[0]~14 at LCCOMB_X77_Y69_N6
D1L24 = CARRY(D1_r_clk_count[0]);


--D1L26 is uart_rx:receiver|r_clk_count[1]~15 at LCCOMB_X77_Y69_N8
D1L26 = (D1_r_clk_count[1] & (!D1L24)) # (!D1_r_clk_count[1] & ((D1L24) # (GND)));

--D1L27 is uart_rx:receiver|r_clk_count[1]~16 at LCCOMB_X77_Y69_N8
D1L27 = CARRY((!D1L24) # (!D1_r_clk_count[1]));


--D1L29 is uart_rx:receiver|r_clk_count[2]~17 at LCCOMB_X77_Y69_N10
D1L29 = (D1_r_clk_count[2] & (D1L27 $ (GND))) # (!D1_r_clk_count[2] & (!D1L27 & VCC));

--D1L30 is uart_rx:receiver|r_clk_count[2]~18 at LCCOMB_X77_Y69_N10
D1L30 = CARRY((D1_r_clk_count[2] & !D1L27));


--D1L32 is uart_rx:receiver|r_clk_count[3]~19 at LCCOMB_X77_Y69_N12
D1L32 = (D1_r_clk_count[3] & (!D1L30)) # (!D1_r_clk_count[3] & ((D1L30) # (GND)));

--D1L33 is uart_rx:receiver|r_clk_count[3]~20 at LCCOMB_X77_Y69_N12
D1L33 = CARRY((!D1L30) # (!D1_r_clk_count[3]));


--D1L35 is uart_rx:receiver|r_clk_count[4]~21 at LCCOMB_X77_Y69_N14
D1L35 = (D1_r_clk_count[4] & (D1L33 $ (GND))) # (!D1_r_clk_count[4] & (!D1L33 & VCC));

--D1L36 is uart_rx:receiver|r_clk_count[4]~22 at LCCOMB_X77_Y69_N14
D1L36 = CARRY((D1_r_clk_count[4] & !D1L33));


--D1L38 is uart_rx:receiver|r_clk_count[5]~23 at LCCOMB_X77_Y69_N16
D1L38 = (D1_r_clk_count[5] & (!D1L36)) # (!D1_r_clk_count[5] & ((D1L36) # (GND)));

--D1L39 is uart_rx:receiver|r_clk_count[5]~24 at LCCOMB_X77_Y69_N16
D1L39 = CARRY((!D1L36) # (!D1_r_clk_count[5]));


--D1L41 is uart_rx:receiver|r_clk_count[6]~25 at LCCOMB_X77_Y69_N18
D1L41 = (D1_r_clk_count[6] & (D1L39 $ (GND))) # (!D1_r_clk_count[6] & (!D1L39 & VCC));

--D1L42 is uart_rx:receiver|r_clk_count[6]~26 at LCCOMB_X77_Y69_N18
D1L42 = CARRY((D1_r_clk_count[6] & !D1L39));


--D1L44 is uart_rx:receiver|r_clk_count[7]~27 at LCCOMB_X77_Y69_N20
D1L44 = (D1_r_clk_count[7] & (!D1L42)) # (!D1_r_clk_count[7] & ((D1L42) # (GND)));

--D1L45 is uart_rx:receiver|r_clk_count[7]~28 at LCCOMB_X77_Y69_N20
D1L45 = CARRY((!D1L42) # (!D1_r_clk_count[7]));


--D1L47 is uart_rx:receiver|r_clk_count[8]~29 at LCCOMB_X77_Y69_N22
D1L47 = (D1_r_clk_count[8] & (D1L45 $ (GND))) # (!D1_r_clk_count[8] & (!D1L45 & VCC));

--D1L48 is uart_rx:receiver|r_clk_count[8]~30 at LCCOMB_X77_Y69_N22
D1L48 = CARRY((D1_r_clk_count[8] & !D1L45));


--D1L54 is uart_rx:receiver|r_clk_count[9]~31 at LCCOMB_X77_Y69_N24
D1L54 = (D1_r_clk_count[9] & (!D1L48)) # (!D1_r_clk_count[9] & ((D1L48) # (GND)));

--D1L55 is uart_rx:receiver|r_clk_count[9]~32 at LCCOMB_X77_Y69_N24
D1L55 = CARRY((!D1L48) # (!D1_r_clk_count[9]));


--D1L57 is uart_rx:receiver|r_clk_count[10]~33 at LCCOMB_X77_Y69_N26
D1L57 = (D1_r_clk_count[10] & (D1L55 $ (GND))) # (!D1_r_clk_count[10] & (!D1L55 & VCC));

--D1L58 is uart_rx:receiver|r_clk_count[10]~34 at LCCOMB_X77_Y69_N26
D1L58 = CARRY((D1_r_clk_count[10] & !D1L55));


--D1L60 is uart_rx:receiver|r_clk_count[11]~35 at LCCOMB_X77_Y69_N28
D1L60 = (D1_r_clk_count[11] & (!D1L58)) # (!D1_r_clk_count[11] & ((D1L58) # (GND)));

--D1L61 is uart_rx:receiver|r_clk_count[11]~36 at LCCOMB_X77_Y69_N28
D1L61 = CARRY((!D1L58) # (!D1_r_clk_count[11]));


--D1L63 is uart_rx:receiver|r_clk_count[12]~37 at LCCOMB_X77_Y69_N30
D1L63 = D1_r_clk_count[12] $ (!D1L61);


--r_status[0] is r_status[0] at FF_X80_Y69_N1
--register power-up is low

r_status[0] = DFFEAS(A1L279, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_status[1] is r_status[1] at FF_X80_Y69_N11
--register power-up is low

r_status[1] = DFFEAS(A1L278, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_status[2] is r_status[2] at FF_X80_Y69_N13
--register power-up is low

r_status[2] = DFFEAS(A1L277, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_status[3] is r_status[3] at FF_X80_Y69_N15
--register power-up is low

r_status[3] = DFFEAS(A1L243, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--C1L6 is fifo:fifo_rx|Equal2~0 at LCCOMB_X81_Y69_N28
C1L6 = (!C1_r_fifo_count[0] & (!C1_r_fifo_count[4] & !C1_r_fifo_count[2]));


--C1L7 is fifo:fifo_rx|Equal2~1 at LCCOMB_X81_Y69_N18
C1L7 = (C1L6 & (C1_r_fifo_count[1] & C1_r_fifo_count[3]));


--C1L43Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9] at FF_X77_Y65_N3
--register power-up is low

C1L43Q = DFFEAS(C1L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L31Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1] at FF_X82_Y65_N5
--register power-up is low

C1L31Q = DFFEAS(C1L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L34Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3] at FF_X82_Y65_N27
--register power-up is low

C1L34Q = DFFEAS(C1L35, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L36Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4] at FF_X81_Y65_N25
--register power-up is low

C1L36Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , C1L97,  ,  , VCC);


--C1L33Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2] at FF_X81_Y65_N23
--register power-up is low

C1L33Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , C1L94,  ,  , VCC);


--C1L71 is fifo:fifo_rx|r_fifo_data~13 at LCCOMB_X81_Y65_N24
C1L71 = (C1L33Q & (C1L31Q & (C1L34Q $ (!C1L36Q)))) # (!C1L33Q & (!C1L31Q & (C1L34Q $ (!C1L36Q))));


--C1L30Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0] at FF_X81_Y65_N13
--register power-up is low

C1L30Q = DFFEAS(C1L73, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L37Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5] at FF_X82_Y65_N29
--register power-up is low

C1L37Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , C1_r_wr_index[2],  ,  , VCC);


--C1L39Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7] at FF_X82_Y65_N19
--register power-up is low

C1L39Q = DFFEAS(C1L40, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L41Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8] at FF_X81_Y65_N7
--register power-up is low

C1L41Q = DFFEAS(C1L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L38Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6] at FF_X81_Y65_N21
--register power-up is low

C1L38Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , C1L99,  ,  , VCC);


--C1L72 is fifo:fifo_rx|r_fifo_data~14 at LCCOMB_X81_Y65_N20
C1L72 = (C1L41Q & (C1L39Q & (C1L38Q $ (!C1L37Q)))) # (!C1L41Q & (!C1L39Q & (C1L38Q $ (!C1L37Q))));


--C1L45Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[10] at FF_X80_Y65_N29
--register power-up is low

C1L45Q = DFFEAS(C1L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L81 is fifo:fifo_rx|r_fifo_data~23 at LCCOMB_X80_Y65_N2
C1L81 = ((C1L30Q & (C1L72 & C1L71))) # (!C1L45Q);


--C1L47Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[11] at FF_X75_Y65_N25
--register power-up is low

C1L47Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , r_fifo_rx_wr_data[1],  ,  , VCC);


--C1L48Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[12] at FF_X80_Y65_N21
--register power-up is low

C1L48Q = DFFEAS(C1L49, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1_r_fifo_data is fifo:fifo_rx|r_fifo_data at LCCOMB_X80_Y65_N26
C1_r_fifo_data = ((C1L72 & (C1L71 & C1L30Q))) # (!C1L48Q);


--C1L50Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13] at FF_X75_Y65_N27
--register power-up is low

C1L50Q = DFFEAS(C1L51, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L52Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[14] at FF_X80_Y65_N17
--register power-up is low

C1L52Q = DFFEAS(C1L53, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L82 is fifo:fifo_rx|r_fifo_data~24 at LCCOMB_X80_Y65_N22
C1L82 = ((C1L72 & (C1L71 & C1L30Q))) # (!C1L52Q);


--C1L54Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15] at FF_X75_Y65_N17
--register power-up is low

C1L54Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , r_fifo_rx_wr_data[3],  ,  , VCC);


--C1L55Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[16] at FF_X80_Y65_N1
--register power-up is low

C1L55Q = DFFEAS(C1L56, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L83 is fifo:fifo_rx|r_fifo_data~25 at LCCOMB_X80_Y65_N18
C1L83 = ((C1L72 & (C1L71 & C1L30Q))) # (!C1L55Q);


--C1L57Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17] at FF_X75_Y65_N11
--register power-up is low

C1L57Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , r_fifo_rx_wr_data[4],  ,  , VCC);


--C1L58Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[18] at FF_X80_Y65_N25
--register power-up is low

C1L58Q = DFFEAS(C1L59, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L84 is fifo:fifo_rx|r_fifo_data~26 at LCCOMB_X80_Y65_N14
C1L84 = ((C1L72 & (C1L71 & C1L30Q))) # (!C1L58Q);


--C1L60Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19] at FF_X75_Y65_N1
--register power-up is low

C1L60Q = DFFEAS(C1L61, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L62Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[20] at FF_X80_Y65_N13
--register power-up is low

C1L62Q = DFFEAS(C1L63, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L85 is fifo:fifo_rx|r_fifo_data~27 at LCCOMB_X80_Y65_N6
C1L85 = ((C1L30Q & (C1L72 & C1L71))) # (!C1L62Q);


--C1L64Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21] at FF_X75_Y65_N19
--register power-up is low

C1L64Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , r_fifo_rx_wr_data[6],  ,  , VCC);


--C1L65Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[22] at FF_X80_Y65_N5
--register power-up is low

C1L65Q = DFFEAS(C1L66, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L86 is fifo:fifo_rx|r_fifo_data~28 at LCCOMB_X80_Y65_N10
C1L86 = ((C1L72 & (C1L30Q & C1L71))) # (!C1L65Q);


--C1L67Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23] at FF_X75_Y65_N21
--register power-up is low

C1L67Q = DFFEAS(C1L68, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L69Q is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[24] at FF_X80_Y65_N9
--register power-up is low

C1L69Q = DFFEAS(C1L70, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L87 is fifo:fifo_rx|r_fifo_data~29 at LCCOMB_X80_Y65_N30
C1L87 = ((C1L72 & (C1L30Q & C1L71))) # (!C1L69Q);


--C1L8 is fifo:fifo_rx|Equal3~0 at LCCOMB_X81_Y69_N4
C1L8 = (!C1_r_fifo_count[3] & (!C1_r_fifo_count[1] & C1L6));


--C2L7 is fifo:fifo_tx|Equal3~0 at LCCOMB_X80_Y68_N28
C2L7 = (!C2_r_fifo_count[4] & (!C2_r_fifo_count[2] & !C2_r_fifo_count[0]));


--C2L6 is fifo:fifo_tx|Equal2~0 at LCCOMB_X80_Y68_N6
C2L6 = ((!C2_r_fifo_count[3]) # (!C2L7)) # (!C2_r_fifo_count[1]);


--C2L43Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9] at FF_X77_Y68_N25
--register power-up is low

C2L43Q = DFFEAS(C2L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L45Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[10] at FF_X77_Y68_N23
--register power-up is low

C2L45Q = DFFEAS(C2L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L31Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1] at FF_X81_Y68_N25
--register power-up is low

C2L31Q = DFFEAS(C2L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L34Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3] at FF_X81_Y68_N19
--register power-up is low

C2L34Q = DFFEAS(C2L35, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L36Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[4] at FF_X82_Y68_N21
--register power-up is low

C2L36Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , C2L96,  ,  , VCC);


--C2L33Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[2] at FF_X82_Y68_N27
--register power-up is low

C2L33Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , C2L93,  ,  , VCC);


--C2L75 is fifo:fifo_tx|r_fifo_data~13 at LCCOMB_X82_Y68_N20
C2L75 = (C2L33Q & (C2L31Q & (C2L34Q $ (!C2L36Q)))) # (!C2L33Q & (!C2L31Q & (C2L34Q $ (!C2L36Q))));


--C2L30Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[0] at FF_X80_Y68_N5
--register power-up is low

C2L30Q = DFFEAS(C2L86, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L37Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5] at FF_X81_Y68_N5
--register power-up is low

C2L37Q = DFFEAS(C2L38, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L40Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7] at FF_X81_Y68_N7
--register power-up is low

C2L40Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , C2_r_wr_index[3],  ,  , VCC);


--C2L41Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[8] at FF_X82_Y68_N25
--register power-up is low

C2L41Q = DFFEAS(C2L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L39Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[6] at FF_X81_Y68_N21
--register power-up is low

C2L39Q = DFFEAS( , GLOBAL(A1L23),  ,  ,  , C2L97,  ,  , VCC);


--C2L76 is fifo:fifo_tx|r_fifo_data~14 at LCCOMB_X81_Y68_N20
C2L76 = (C2L40Q & (C2L41Q & (C2L37Q $ (!C2L39Q)))) # (!C2L40Q & (!C2L41Q & (C2L37Q $ (!C2L39Q))));


--C2L77 is fifo:fifo_tx|r_fifo_data~15 at LCCOMB_X81_Y68_N14
C2L77 = (C2L76 & (C2L30Q & C2L75));


--C2L78 is fifo:fifo_tx|r_fifo_data~16 at LCCOMB_X77_Y68_N28
C2L78 = (C2L77 & (C2L43Q)) # (!C2L77 & ((C2L45Q & ((G2_ram_block1a0))) # (!C2L45Q & (C2L43Q))));


--C2L47Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11] at FF_X79_Y68_N29
--register power-up is low

C2L47Q = DFFEAS(C2L48, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L49Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[12] at FF_X79_Y68_N11
--register power-up is low

C2L49Q = DFFEAS(C2L50, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L79 is fifo:fifo_tx|r_fifo_data~17 at LCCOMB_X79_Y68_N16
C2L79 = (C2L49Q & ((C2L77 & (C2L47Q)) # (!C2L77 & ((G2_ram_block1a1))))) # (!C2L49Q & (C2L47Q));


--C2L51Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13] at FF_X77_Y68_N19
--register power-up is low

C2L51Q = DFFEAS(C2L52, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L53Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[14] at FF_X77_Y68_N13
--register power-up is low

C2L53Q = DFFEAS(C2L54, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L80 is fifo:fifo_tx|r_fifo_data~18 at LCCOMB_X77_Y68_N10
C2L80 = (C2L53Q & ((C2L77 & (C2L51Q)) # (!C2L77 & ((G2_ram_block1a2))))) # (!C2L53Q & (C2L51Q));


--C2L55Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15] at FF_X79_Y68_N31
--register power-up is low

C2L55Q = DFFEAS(C2L56, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L57Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[16] at FF_X79_Y68_N21
--register power-up is low

C2L57Q = DFFEAS(C2L58, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L81 is fifo:fifo_tx|r_fifo_data~19 at LCCOMB_X79_Y68_N26
C2L81 = (C2L57Q & ((C2L77 & (C2L55Q)) # (!C2L77 & ((G2_ram_block1a3))))) # (!C2L57Q & (C2L55Q));


--C2L59Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17] at FF_X79_Y68_N1
--register power-up is low

C2L59Q = DFFEAS(C2L60, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L61Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18] at FF_X79_Y68_N15
--register power-up is low

C2L61Q = DFFEAS(C2L62, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L82 is fifo:fifo_tx|r_fifo_data~20 at LCCOMB_X79_Y68_N8
C2L82 = (C2L77 & (C2L59Q)) # (!C2L77 & ((C2L61Q & ((G2_ram_block1a4))) # (!C2L61Q & (C2L59Q))));


--C2L63Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19] at FF_X77_Y68_N21
--register power-up is low

C2L63Q = DFFEAS(C2L64, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L65Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20] at FF_X77_Y68_N15
--register power-up is low

C2L65Q = DFFEAS(C2L66, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L83 is fifo:fifo_tx|r_fifo_data~21 at LCCOMB_X77_Y68_N8
C2L83 = (C2L77 & (C2L63Q)) # (!C2L77 & ((C2L65Q & ((G2_ram_block1a5))) # (!C2L65Q & (C2L63Q))));


--C2L67Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21] at FF_X79_Y68_N3
--register power-up is low

C2L67Q = DFFEAS(C2L68, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L69Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22] at FF_X79_Y68_N13
--register power-up is low

C2L69Q = DFFEAS(C2L70, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L84 is fifo:fifo_tx|r_fifo_data~22 at LCCOMB_X79_Y68_N18
C2L84 = (C2L69Q & ((C2L77 & (C2L67Q)) # (!C2L77 & ((G2_ram_block1a6))))) # (!C2L69Q & (C2L67Q));


--C2L71Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23] at FF_X77_Y68_N31
--register power-up is low

C2L71Q = DFFEAS(C2L72, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L73Q is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24] at FF_X77_Y68_N17
--register power-up is low

C2L73Q = DFFEAS(C2L74, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L85 is fifo:fifo_tx|r_fifo_data~23 at LCCOMB_X77_Y68_N26
C2L85 = (C2L77 & (((C2L71Q)))) # (!C2L77 & ((C2L73Q & ((G2_ram_block1a7))) # (!C2L73Q & (C2L71Q))));


--C2L8 is fifo:fifo_tx|Equal3~1 at LCCOMB_X79_Y68_N24
C2L8 = (C2L7 & (!C2_r_fifo_count[1] & !C2_r_fifo_count[3]));


--E1_o_tx_active is uart_tx:transmitter|o_tx_active at FF_X76_Y70_N9
--register power-up is low

E1_o_tx_active = DFFEAS(E1L78, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1_o_tx_serial is uart_tx:transmitter|o_tx_serial at FF_X76_Y70_N19
--register power-up is low

E1_o_tx_serial = DFFEAS(E1L81, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_done is uart_tx:transmitter|r_tx_done at FF_X76_Y70_N21
--register power-up is low

E1_r_tx_done = DFFEAS(E1L83, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_dv is uart_rx:receiver|r_rx_dv at FF_X76_Y69_N5
--register power-up is low

D1_r_rx_dv = DFFEAS(D1L96, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--r_data_in[0] is r_data_in[0] at FF_X76_Y68_N1
--register power-up is low

r_data_in[0] = DFFEAS(A1L142, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_data_in[1] is r_data_in[1] at FF_X76_Y68_N19
--register power-up is low

r_data_in[1] = DFFEAS(A1L144, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_data_in[2] is r_data_in[2] at FF_X76_Y68_N9
--register power-up is low

r_data_in[2] = DFFEAS(A1L146, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_data_in[3] is r_data_in[3] at FF_X76_Y68_N23
--register power-up is low

r_data_in[3] = DFFEAS(A1L148, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_data_in[4] is r_data_in[4] at FF_X76_Y68_N5
--register power-up is low

r_data_in[4] = DFFEAS(A1L150, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_data_in[5] is r_data_in[5] at FF_X76_Y68_N3
--register power-up is low

r_data_in[5] = DFFEAS(A1L152, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_data_in[6] is r_data_in[6] at FF_X77_Y65_N1
--register power-up is low

r_data_in[6] = DFFEAS(A1L154, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_data_in[7] is r_data_in[7] at FF_X77_Y65_N19
--register power-up is low

r_data_in[7] = DFFEAS(A1L157, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_sm_main.s_calculus is r_sm_main.s_calculus at FF_X77_Y65_N25
--register power-up is low

r_sm_main.s_calculus = DFFEAS(A1L156, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_sm_main.s_get_fifo_data is r_sm_main.s_get_fifo_data at FF_X80_Y69_N5
--register power-up is low

r_sm_main.s_get_fifo_data = DFFEAS(A1L275, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--r_sm_main.s_idle is r_sm_main.s_idle at FF_X80_Y69_N19
--register power-up is low

r_sm_main.s_idle = DFFEAS(A1L273, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--A1L279 is Selector5~0 at LCCOMB_X80_Y69_N0
A1L279 = (!r_sm_main.s_calculus & (r_sm_main.s_idle & ((r_status[0]) # (!r_sm_main.s_get_fifo_data))));


--A1L278 is Selector4~0 at LCCOMB_X80_Y69_N10
A1L278 = (!r_sm_main.s_calculus & ((r_status[1]) # (!r_sm_main.s_get_fifo_data)));


--r_sm_main.s_put_fifo_data is r_sm_main.s_put_fifo_data at FF_X80_Y68_N23
--register power-up is low

r_sm_main.s_put_fifo_data = DFFEAS(A1L276, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--A1L277 is Selector3~0 at LCCOMB_X80_Y69_N12
A1L277 = (!r_sm_main.s_put_fifo_data & ((r_status[2]) # (!r_sm_main.s_get_fifo_data)));


--A1L243 is r_status[3]~0 at LCCOMB_X80_Y69_N14
A1L243 = (r_status[3]) # (!r_sm_main.s_get_fifo_data);


--r_fifo_rx_wr_en is r_fifo_rx_wr_en at FF_X81_Y69_N17
--register power-up is low

r_fifo_rx_wr_en = DFFEAS(A1L212, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--r_fifo_rx_rd_en is r_fifo_rx_rd_en at FF_X80_Y69_N17
--register power-up is low

r_fifo_rx_rd_en = DFFEAS(A1L280, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--C1L9 is fifo:fifo_rx|p_control~0 at LCCOMB_X81_Y69_N26
C1L9 = (!r_fifo_rx_rd_en & r_fifo_rx_wr_en);


--C1L14 is fifo:fifo_rx|r_fifo_count[0]~13 at LCCOMB_X81_Y69_N24
C1L14 = (r_fifo_rx_wr_en $ (r_fifo_rx_rd_en)) # (!A1L68);


--C1L73 is fifo:fifo_rx|r_fifo_data~15 at LCCOMB_X81_Y65_N12
C1L73 = (A1L68 & r_fifo_rx_wr_en);


--r_fifo_rx_wr_data[0] is r_fifo_rx_wr_data[0] at FF_X75_Y65_N31
--register power-up is low

r_fifo_rx_wr_data[0] = DFFEAS(A1L196, GLOBAL(A1L23),  ,  , A1L195,  ,  ,  ,  );


--C1_r_wr_index[0] is fifo:fifo_rx|r_wr_index[0] at FF_X82_Y65_N21
--register power-up is low

C1_r_wr_index[0] = DFFEAS(C1L109, GLOBAL(A1L23),  ,  , C1L107,  ,  ,  ,  );


--C1_r_wr_index[1] is fifo:fifo_rx|r_wr_index[1] at FF_X82_Y65_N11
--register power-up is low

C1_r_wr_index[1] = DFFEAS(C1L110, GLOBAL(A1L23),  ,  , C1L107,  ,  ,  ,  );


--C1_r_wr_index[2] is fifo:fifo_rx|r_wr_index[2] at FF_X82_Y65_N9
--register power-up is low

C1_r_wr_index[2] = DFFEAS(C1L111, GLOBAL(A1L23),  ,  , C1L107,  ,  ,  ,  );


--C1_r_wr_index[3] is fifo:fifo_rx|r_wr_index[3] at FF_X82_Y65_N7
--register power-up is low

C1_r_wr_index[3] = DFFEAS(C1L112, GLOBAL(A1L23),  ,  , C1L107,  ,  ,  ,  );


--C1_r_rd_index[0] is fifo:fifo_rx|r_rd_index[0] at FF_X81_Y65_N11
--register power-up is low

C1_r_rd_index[0] = DFFEAS(C1L90, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L94 is fifo:fifo_rx|r_rd_index~0 at LCCOMB_X81_Y65_N8
C1L94 = (A1L68 & (C1_r_rd_index[0] $ (((!C1L8 & r_fifo_rx_rd_en)))));


--C1L95 is fifo:fifo_rx|r_rd_index~1 at LCCOMB_X81_Y65_N22
C1L95 = (A1L68 & ((C1L8) # (!r_fifo_rx_rd_en)));


--C1_r_rd_index[3] is fifo:fifo_rx|r_rd_index[3] at FF_X81_Y65_N31
--register power-up is low

C1_r_rd_index[3] = DFFEAS(C1L100, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1_r_rd_index[1] is fifo:fifo_rx|r_rd_index[1] at FF_X81_Y65_N5
--register power-up is low

C1_r_rd_index[1] = DFFEAS(C1L97, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1_r_rd_index[2] is fifo:fifo_rx|r_rd_index[2] at FF_X81_Y65_N27
--register power-up is low

C1_r_rd_index[2] = DFFEAS(C1L99, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C1L5 is fifo:fifo_rx|Equal1~0 at LCCOMB_X81_Y65_N0
C1L5 = (C1_r_rd_index[3] & (!C1_r_rd_index[1] & (!C1_r_rd_index[2] & C1_r_rd_index[0])));


--C1L96 is fifo:fifo_rx|r_rd_index~2 at LCCOMB_X81_Y65_N18
C1L96 = (r_fifo_rx_rd_en & (!C1L5 & (!C1L8 & A1L68)));


--C1L97 is fifo:fifo_rx|r_rd_index~3 at LCCOMB_X81_Y65_N4
C1L97 = (C1_r_rd_index[1] & ((C1L95) # ((!C1_r_rd_index[0] & C1L96)))) # (!C1_r_rd_index[1] & (C1_r_rd_index[0] & (C1L96)));


--C1L98 is fifo:fifo_rx|r_rd_index~4 at LCCOMB_X81_Y65_N16
C1L98 = (r_fifo_rx_rd_en & (!C1L8 & A1L68));


--C1L3 is fifo:fifo_rx|Add3~0 at LCCOMB_X81_Y65_N2
C1L3 = C1_r_rd_index[2] $ (((C1_r_rd_index[1] & C1_r_rd_index[0])));


--C1L99 is fifo:fifo_rx|r_rd_index~5 at LCCOMB_X81_Y65_N26
C1L99 = (C1L3 & ((C1L98) # ((C1_r_rd_index[2] & C1L95)))) # (!C1L3 & (((C1_r_rd_index[2] & C1L95))));


--C1L4 is fifo:fifo_rx|Add3~1 at LCCOMB_X81_Y65_N28
C1L4 = C1_r_rd_index[3] $ (((C1_r_rd_index[1] & (C1_r_rd_index[2] & C1_r_rd_index[0]))));


--C1L100 is fifo:fifo_rx|r_rd_index~6 at LCCOMB_X81_Y65_N30
C1L100 = (C1L4 & ((C1L96) # ((C1_r_rd_index[3] & C1L95)))) # (!C1L4 & (((C1_r_rd_index[3] & C1L95))));


--r_fifo_rx_wr_data[1] is r_fifo_rx_wr_data[1] at FF_X75_Y65_N5
--register power-up is low

r_fifo_rx_wr_data[1] = DFFEAS(A1L198, GLOBAL(A1L23),  ,  , A1L195,  ,  ,  ,  );


--r_fifo_rx_wr_data[2] is r_fifo_rx_wr_data[2] at FF_X75_Y65_N7
--register power-up is low

r_fifo_rx_wr_data[2] = DFFEAS(A1L200, GLOBAL(A1L23),  ,  , A1L195,  ,  ,  ,  );


--r_fifo_rx_wr_data[3] is r_fifo_rx_wr_data[3] at FF_X75_Y65_N9
--register power-up is low

r_fifo_rx_wr_data[3] = DFFEAS(A1L202, GLOBAL(A1L23),  ,  , A1L195,  ,  ,  ,  );


--r_fifo_rx_wr_data[4] is r_fifo_rx_wr_data[4] at FF_X75_Y65_N23
--register power-up is low

r_fifo_rx_wr_data[4] = DFFEAS(A1L204, GLOBAL(A1L23),  ,  , A1L195,  ,  ,  ,  );


--r_fifo_rx_wr_data[5] is r_fifo_rx_wr_data[5] at FF_X75_Y65_N29
--register power-up is low

r_fifo_rx_wr_data[5] = DFFEAS(A1L206, GLOBAL(A1L23),  ,  , A1L195,  ,  ,  ,  );


--r_fifo_rx_wr_data[6] is r_fifo_rx_wr_data[6] at FF_X75_Y65_N15
--register power-up is low

r_fifo_rx_wr_data[6] = DFFEAS(A1L208, GLOBAL(A1L23),  ,  , A1L195,  ,  ,  ,  );


--r_fifo_rx_wr_data[7] is r_fifo_rx_wr_data[7] at FF_X75_Y65_N13
--register power-up is low

r_fifo_rx_wr_data[7] = DFFEAS(A1L210, GLOBAL(A1L23),  ,  , A1L195,  ,  ,  ,  );


--r_fifo_tx_wr_en is r_fifo_tx_wr_en at FF_X80_Y69_N31
--register power-up is low

r_fifo_tx_wr_en = DFFEAS(A1L305, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--r_tx_dv is r_tx_dv at FF_X80_Y68_N1
--register power-up is low

r_tx_dv = DFFEAS(A1L254, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L9 is fifo:fifo_tx|p_control~0 at LCCOMB_X80_Y68_N24
C2L9 = (r_fifo_tx_wr_en & !r_tx_dv);


--C2L15 is fifo:fifo_tx|r_fifo_count[0]~13 at LCCOMB_X80_Y68_N26
C2L15 = (r_tx_dv $ (r_fifo_tx_wr_en)) # (!A1L68);


--r_fifo_tx_wr_data[0] is r_fifo_tx_wr_data[0] at FF_X75_Y68_N5
--register power-up is low

r_fifo_tx_wr_data[0] = DFFEAS(A1L218, GLOBAL(A1L23),  ,  , A1L217,  ,  ,  ,  );


--C2L86 is fifo:fifo_tx|r_fifo_data~24 at LCCOMB_X80_Y68_N4
C2L86 = (r_fifo_tx_wr_en & A1L68);


--C2_r_wr_index[0] is fifo:fifo_tx|r_wr_index[0] at FF_X81_Y68_N29
--register power-up is low

C2_r_wr_index[0] = DFFEAS(C2L107, GLOBAL(A1L23),  ,  , C2L103,  ,  ,  ,  );


--C2_r_wr_index[1] is fifo:fifo_tx|r_wr_index[1] at FF_X81_Y68_N3
--register power-up is low

C2_r_wr_index[1] = DFFEAS(C2L108, GLOBAL(A1L23),  ,  , C2L103,  ,  ,  ,  );


--C2_r_wr_index[2] is fifo:fifo_tx|r_wr_index[2] at FF_X81_Y68_N1
--register power-up is low

C2_r_wr_index[2] = DFFEAS(C2L109, GLOBAL(A1L23),  ,  , C2L103,  ,  ,  ,  );


--C2_r_wr_index[3] is fifo:fifo_tx|r_wr_index[3] at FF_X81_Y68_N27
--register power-up is low

C2_r_wr_index[3] = DFFEAS(C2L110, GLOBAL(A1L23),  ,  , C2L103,  ,  ,  ,  );


--C2_r_rd_index[0] is fifo:fifo_tx|r_rd_index[0] at FF_X82_Y68_N19
--register power-up is low

C2_r_rd_index[0] = DFFEAS(C2L93, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L93 is fifo:fifo_tx|r_rd_index~0 at LCCOMB_X82_Y68_N18
C2L93 = (A1L68 & (C2_r_rd_index[0] $ (((!C2L8 & r_tx_dv)))));


--C2L94 is fifo:fifo_tx|r_rd_index~1 at LCCOMB_X82_Y68_N26
C2L94 = (A1L68 & ((C2L8) # (!r_tx_dv)));


--C2_r_rd_index[3] is fifo:fifo_tx|r_rd_index[3] at FF_X82_Y68_N13
--register power-up is low

C2_r_rd_index[3] = DFFEAS(C2L98, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2_r_rd_index[1] is fifo:fifo_tx|r_rd_index[1] at FF_X82_Y68_N3
--register power-up is low

C2_r_rd_index[1] = DFFEAS(C2L96, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2_r_rd_index[2] is fifo:fifo_tx|r_rd_index[2] at FF_X81_Y68_N13
--register power-up is low

C2_r_rd_index[2] = DFFEAS(C2L91, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--C2L5 is fifo:fifo_tx|Equal1~0 at LCCOMB_X82_Y68_N4
C2L5 = (C2_r_rd_index[3] & (C2_r_rd_index[0] & (!C2_r_rd_index[1] & !C2_r_rd_index[2])));


--C2L95 is fifo:fifo_tx|r_rd_index~2 at LCCOMB_X82_Y68_N10
C2L95 = (r_tx_dv & (A1L68 & (!C2L5 & !C2L8)));


--C2L96 is fifo:fifo_tx|r_rd_index~3 at LCCOMB_X82_Y68_N2
C2L96 = (C2_r_rd_index[1] & ((C2L94) # ((C2L95 & !C2_r_rd_index[0])))) # (!C2_r_rd_index[1] & (C2L95 & (C2_r_rd_index[0])));


--C2L3 is fifo:fifo_tx|Add3~0 at LCCOMB_X82_Y68_N28
C2L3 = C2_r_rd_index[2] $ (((C2_r_rd_index[1] & C2_r_rd_index[0])));


--C2L10 is fifo:fifo_tx|p_control~1 at LCCOMB_X80_Y68_N20
C2L10 = (r_tx_dv & ((C2_r_fifo_count[1]) # ((C2_r_fifo_count[3]) # (!C2L7))));


--C2L97 is fifo:fifo_tx|r_rd_index~4 at LCCOMB_X81_Y68_N22
C2L97 = (A1L68 & ((C2L10 & (C2L3)) # (!C2L10 & ((C2_r_rd_index[2])))));


--C2L4 is fifo:fifo_tx|Add3~1 at LCCOMB_X82_Y68_N14
C2L4 = C2_r_rd_index[3] $ (((C2_r_rd_index[2] & (C2_r_rd_index[0] & C2_r_rd_index[1]))));


--C2L98 is fifo:fifo_tx|r_rd_index~5 at LCCOMB_X82_Y68_N12
C2L98 = (C2L95 & ((C2L4) # ((C2_r_rd_index[3] & C2L94)))) # (!C2L95 & (((C2_r_rd_index[3] & C2L94))));


--r_fifo_tx_wr_data[1] is r_fifo_tx_wr_data[1] at FF_X75_Y68_N31
--register power-up is low

r_fifo_tx_wr_data[1] = DFFEAS( , GLOBAL(A1L23),  ,  , A1L217, r_fifo_data_out[1],  ,  , VCC);


--r_fifo_tx_wr_data[2] is r_fifo_tx_wr_data[2] at FF_X75_Y68_N21
--register power-up is low

r_fifo_tx_wr_data[2] = DFFEAS(A1L221, GLOBAL(A1L23),  ,  , A1L217,  ,  ,  ,  );


--r_fifo_tx_wr_data[3] is r_fifo_tx_wr_data[3] at FF_X75_Y68_N27
--register power-up is low

r_fifo_tx_wr_data[3] = DFFEAS(A1L223, GLOBAL(A1L23),  ,  , A1L217,  ,  ,  ,  );


--r_fifo_tx_wr_data[4] is r_fifo_tx_wr_data[4] at FF_X75_Y68_N29
--register power-up is low

r_fifo_tx_wr_data[4] = DFFEAS(A1L225, GLOBAL(A1L23),  ,  , A1L217,  ,  ,  ,  );


--r_fifo_tx_wr_data[5] is r_fifo_tx_wr_data[5] at FF_X75_Y68_N15
--register power-up is low

r_fifo_tx_wr_data[5] = DFFEAS(A1L227, GLOBAL(A1L23),  ,  , A1L217,  ,  ,  ,  );


--r_fifo_tx_wr_data[6] is r_fifo_tx_wr_data[6] at FF_X75_Y68_N17
--register power-up is low

r_fifo_tx_wr_data[6] = DFFEAS(A1L229, GLOBAL(A1L23),  ,  , A1L217,  ,  ,  ,  );


--r_fifo_tx_wr_data[7] is r_fifo_tx_wr_data[7] at FF_X75_Y68_N7
--register power-up is low

r_fifo_tx_wr_data[7] = DFFEAS(A1L231, GLOBAL(A1L23),  ,  , A1L217,  ,  ,  ,  );


--E1_r_sm_main.s_tx_start_bit is uart_tx:transmitter|r_sm_main.s_tx_start_bit at FF_X77_Y70_N21
--register power-up is low

E1_r_sm_main.s_tx_start_bit = DFFEAS(E1L91, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_tx_data_bits is uart_tx:transmitter|r_sm_main.s_tx_data_bits at FF_X76_Y70_N27
--register power-up is low

E1_r_sm_main.s_tx_data_bits = DFFEAS(E1L93, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_tx_stop_bit is uart_tx:transmitter|r_sm_main.s_tx_stop_bit at FF_X76_Y70_N5
--register power-up is low

E1_r_sm_main.s_tx_stop_bit = DFFEAS(E1L63, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1L78 is uart_tx:transmitter|Selector0~0 at LCCOMB_X76_Y70_N8
E1L78 = (E1_r_sm_main.s_tx_start_bit) # ((E1_o_tx_active & ((E1_r_sm_main.s_tx_stop_bit) # (E1_r_sm_main.s_tx_data_bits))));


--E1_r_tx_data[6] is uart_tx:transmitter|r_tx_data[6] at FF_X77_Y70_N23
--register power-up is low

E1_r_tx_data[6] = DFFEAS( , GLOBAL(A1L23),  ,  , E1L92, r_tx_data[6],  ,  , VCC);


--E1_r_bit_index[1] is uart_tx:transmitter|r_bit_index[1] at FF_X77_Y70_N29
--register power-up is low

E1_r_bit_index[1] = DFFEAS(E1L87, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_data[5] is uart_tx:transmitter|r_tx_data[5] at FF_X77_Y70_N27
--register power-up is low

E1_r_tx_data[5] = DFFEAS(E1L74, GLOBAL(A1L23),  ,  , E1L92,  ,  ,  ,  );


--E1_r_bit_index[0] is uart_tx:transmitter|r_bit_index[0] at FF_X76_Y70_N15
--register power-up is low

E1_r_bit_index[0] = DFFEAS(E1L89, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1_r_tx_data[4] is uart_tx:transmitter|r_tx_data[4] at FF_X77_Y70_N17
--register power-up is low

E1_r_tx_data[4] = DFFEAS( , GLOBAL(A1L23),  ,  , E1L92, r_tx_data[4],  ,  , VCC);


--E1L6 is uart_tx:transmitter|Mux0~0 at LCCOMB_X77_Y70_N16
E1L6 = (E1_r_bit_index[1] & (((E1_r_bit_index[0])))) # (!E1_r_bit_index[1] & ((E1_r_bit_index[0] & (E1_r_tx_data[5])) # (!E1_r_bit_index[0] & ((E1_r_tx_data[4])))));


--E1_r_tx_data[7] is uart_tx:transmitter|r_tx_data[7] at FF_X77_Y70_N15
--register power-up is low

E1_r_tx_data[7] = DFFEAS( , GLOBAL(A1L23),  ,  , E1L92, r_tx_data[7],  ,  , VCC);


--E1L7 is uart_tx:transmitter|Mux0~1 at LCCOMB_X77_Y70_N14
E1L7 = (E1L6 & (((E1_r_tx_data[7]) # (!E1_r_bit_index[1])))) # (!E1L6 & (E1_r_tx_data[6] & ((E1_r_bit_index[1]))));


--E1_r_bit_index[2] is uart_tx:transmitter|r_bit_index[2] at FF_X76_Y70_N25
--register power-up is low

E1_r_bit_index[2] = DFFEAS(E1L85, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1_r_sm_main.s_idle is uart_tx:transmitter|r_sm_main.s_idle at FF_X77_Y70_N1
--register power-up is low

E1_r_sm_main.s_idle = DFFEAS(E1L90, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1L79 is uart_tx:transmitter|Selector1~0 at LCCOMB_X77_Y70_N6
E1L79 = ((E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[2] & E1L7))) # (!E1_r_sm_main.s_idle);


--E1_r_tx_data[2] is uart_tx:transmitter|r_tx_data[2] at FF_X77_Y70_N25
--register power-up is low

E1_r_tx_data[2] = DFFEAS(E1L70, GLOBAL(A1L23),  ,  , E1L92,  ,  ,  ,  );


--E1_r_tx_data[1] is uart_tx:transmitter|r_tx_data[1] at FF_X77_Y70_N31
--register power-up is low

E1_r_tx_data[1] = DFFEAS(E1L68, GLOBAL(A1L23),  ,  , E1L92,  ,  ,  ,  );


--E1_r_tx_data[0] is uart_tx:transmitter|r_tx_data[0] at FF_X77_Y70_N9
--register power-up is low

E1_r_tx_data[0] = DFFEAS( , GLOBAL(A1L23),  ,  , E1L92, r_tx_data[0],  ,  , VCC);


--E1L8 is uart_tx:transmitter|Mux0~2 at LCCOMB_X77_Y70_N8
E1L8 = (E1_r_bit_index[1] & (((E1_r_bit_index[0])))) # (!E1_r_bit_index[1] & ((E1_r_bit_index[0] & (E1_r_tx_data[1])) # (!E1_r_bit_index[0] & ((E1_r_tx_data[0])))));


--E1_r_tx_data[3] is uart_tx:transmitter|r_tx_data[3] at FF_X77_Y70_N19
--register power-up is low

E1_r_tx_data[3] = DFFEAS( , GLOBAL(A1L23),  ,  , E1L92, r_tx_data[3],  ,  , VCC);


--E1L9 is uart_tx:transmitter|Mux0~3 at LCCOMB_X77_Y70_N18
E1L9 = (E1L8 & (((E1_r_tx_data[3]) # (!E1_r_bit_index[1])))) # (!E1L8 & (E1_r_tx_data[2] & ((E1_r_bit_index[1]))));


--E1L80 is uart_tx:transmitter|Selector1~1 at LCCOMB_X76_Y70_N30
E1L80 = (E1_r_sm_main.s_tx_stop_bit) # ((E1_r_sm_main.s_tx_data_bits & (!E1_r_bit_index[2] & E1L9)));


--E1_r_sm_main.s_cleanup is uart_tx:transmitter|r_sm_main.s_cleanup at FF_X76_Y70_N17
--register power-up is low

E1_r_sm_main.s_cleanup = DFFEAS(E1L64, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--E1L81 is uart_tx:transmitter|Selector1~2 at LCCOMB_X76_Y70_N18
E1L81 = (E1L80) # ((E1L79) # ((E1_r_sm_main.s_cleanup & E1_o_tx_serial)));


--E1L82 is uart_tx:transmitter|Selector2~0 at LCCOMB_X76_Y70_N6
E1L82 = (E1_r_tx_done & ((E1_r_sm_main.s_tx_start_bit) # ((E1_r_sm_main.s_tx_data_bits) # (E1_r_sm_main.s_tx_stop_bit))));


--E1L1 is uart_tx:transmitter|LessThan1~0 at LCCOMB_X75_Y70_N0
E1L1 = (!E1_r_clk_count[11] & !E1_r_clk_count[10]);


--E1L2 is uart_tx:transmitter|LessThan1~1 at LCCOMB_X75_Y70_N2
E1L2 = ((!E1_r_clk_count[5] & ((!E1_r_clk_count[4]) # (!E1_r_clk_count[3])))) # (!E1_r_clk_count[6]);


--E1L3 is uart_tx:transmitter|LessThan1~2 at LCCOMB_X75_Y70_N30
E1L3 = (!E1_r_clk_count[9] & (!E1_r_clk_count[7] & (!E1_r_clk_count[11] & !E1_r_clk_count[8])));


--E1L4 is uart_tx:transmitter|LessThan1~3 at LCCOMB_X76_Y70_N28
E1L4 = ((E1L1) # ((E1L2 & E1L3))) # (!E1_r_clk_count[12]);


--E1L83 is uart_tx:transmitter|Selector2~1 at LCCOMB_X76_Y70_N20
E1L83 = (E1L82) # ((E1_r_sm_main.s_cleanup) # ((E1_r_sm_main.s_tx_stop_bit & !E1L4)));


--D1L14 is uart_rx:receiver|LessThan1~0 at LCCOMB_X77_Y69_N0
D1L14 = ((!D1_r_clk_count[5] & ((!D1_r_clk_count[4]) # (!D1_r_clk_count[3])))) # (!D1_r_clk_count[6]);


--D1_r_sm_main.s_rx_stop_bit is uart_rx:receiver|r_sm_main.s_rx_stop_bit at FF_X75_Y69_N25
--register power-up is low

D1_r_sm_main.s_rx_stop_bit = DFFEAS(D1L93, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1L94 is uart_rx:receiver|r_sm_main~7 at LCCOMB_X76_Y69_N30
D1L94 = (D1_r_sm_main.s_rx_stop_bit & D1L16);


--D1_r_sm_main.s_rx_start_bit is uart_rx:receiver|r_sm_main.s_rx_start_bit at FF_X76_Y69_N13
--register power-up is low

D1_r_sm_main.s_rx_start_bit = DFFEAS(D1L105, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_sm_main.s_rx_data_bits is uart_rx:receiver|r_sm_main.s_rx_data_bits at FF_X75_Y69_N15
--register power-up is low

D1_r_sm_main.s_rx_data_bits = DFFEAS(D1L107, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1L95 is uart_rx:receiver|Selector0~0 at LCCOMB_X75_Y69_N28
D1L95 = (!D1_r_sm_main.s_rx_data_bits & !D1_r_sm_main.s_rx_stop_bit);


--D1L96 is uart_rx:receiver|Selector0~1 at LCCOMB_X76_Y69_N4
D1L96 = (D1L94) # ((D1_r_rx_dv & ((D1_r_sm_main.s_rx_start_bit) # (!D1L95))));


--r_bit_index[0] is r_bit_index[0] at FF_X77_Y65_N7
--register power-up is low

r_bit_index[0] = DFFEAS(A1L135, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--A1L16 is Equal0~0 at LCCOMB_X79_Y65_N30
A1L16 = (r_fifo_data_in[4] & (!r_fifo_data_in[7] & (!r_fifo_data_in[6] & r_fifo_data_in[5])));


--A1L17 is Equal0~1 at LCCOMB_X79_Y65_N12
A1L17 = (!r_fifo_data_in[3] & (!r_fifo_data_in[1] & (A1L16 & !r_fifo_data_in[2])));


--r_bit_index[1] is r_bit_index[1] at FF_X77_Y65_N9
--register power-up is low

r_bit_index[1] = DFFEAS(A1L137, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--r_bit_index[2] is r_bit_index[2] at FF_X77_Y65_N27
--register power-up is low

r_bit_index[2] = DFFEAS(A1L139, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--A1L10 is Decoder0~0 at LCCOMB_X77_Y65_N20
A1L10 = (r_sm_main.s_get_fifo_data & (!r_bit_index[1] & (!r_bit_index[2] & A1L17)));


--A1L18 is Equal0~2 at LCCOMB_X76_Y68_N20
A1L18 = (A1L17 & !r_fifo_data_in[0]);


--A1L142 is r_data_in[0]~4 at LCCOMB_X76_Y68_N0
A1L142 = (A1L10 & ((r_bit_index[0] & (r_data_in[0])) # (!r_bit_index[0] & ((!A1L18))))) # (!A1L10 & (((r_data_in[0]))));


--A1L144 is r_data_in[1]~5 at LCCOMB_X76_Y68_N18
A1L144 = (A1L10 & ((r_bit_index[0] & ((!A1L18))) # (!r_bit_index[0] & (r_data_in[1])))) # (!A1L10 & (((r_data_in[1]))));


--A1L11 is Decoder0~1 at LCCOMB_X77_Y65_N30
A1L11 = (r_sm_main.s_get_fifo_data & (!r_bit_index[2] & A1L17));


--A1L12 is Decoder0~2 at LCCOMB_X77_Y65_N12
A1L12 = (r_bit_index[1] & !r_bit_index[0]);


--A1L146 is r_data_in[2]~6 at LCCOMB_X76_Y68_N8
A1L146 = (A1L11 & ((A1L12 & ((!A1L18))) # (!A1L12 & (r_data_in[2])))) # (!A1L11 & (((r_data_in[2]))));


--A1L13 is Decoder0~3 at LCCOMB_X77_Y65_N10
A1L13 = (r_bit_index[1] & r_bit_index[0]);


--A1L148 is r_data_in[3]~7 at LCCOMB_X76_Y68_N22
A1L148 = (A1L11 & ((A1L13 & ((!A1L18))) # (!A1L13 & (r_data_in[3])))) # (!A1L11 & (((r_data_in[3]))));


--A1L14 is Decoder0~4 at LCCOMB_X77_Y65_N28
A1L14 = (r_sm_main.s_get_fifo_data & (!r_bit_index[1] & (r_bit_index[2] & A1L17)));


--A1L150 is r_data_in[4]~8 at LCCOMB_X76_Y68_N4
A1L150 = (r_bit_index[0] & (((r_data_in[4])))) # (!r_bit_index[0] & ((A1L14 & (!A1L18)) # (!A1L14 & ((r_data_in[4])))));


--A1L152 is r_data_in[5]~9 at LCCOMB_X76_Y68_N2
A1L152 = (r_bit_index[0] & ((A1L14 & (!A1L18)) # (!A1L14 & ((r_data_in[5]))))) # (!r_bit_index[0] & (((r_data_in[5]))));


--A1L15 is Decoder0~5 at LCCOMB_X77_Y65_N22
A1L15 = (A1L12 & (r_sm_main.s_get_fifo_data & (r_bit_index[2] & A1L17)));


--A1L156 is r_data_in[7]~10 at LCCOMB_X77_Y65_N24
A1L156 = (r_bit_index[0] & (r_bit_index[1] & (r_bit_index[2] & r_sm_main.s_get_fifo_data)));


--A1L274 is Selector1~0 at LCCOMB_X77_Y65_N16
A1L274 = (r_sm_main.s_get_fifo_data & (((!r_bit_index[2]) # (!r_bit_index[1])) # (!r_bit_index[0])));


--A1L275 is Selector1~1 at LCCOMB_X80_Y69_N4
A1L275 = (A1L274) # ((!C1L8 & !r_sm_main.s_idle));


--r_sm_main.s_clear is r_sm_main.s_clear at FF_X80_Y68_N31
--register power-up is low

r_sm_main.s_clear = DFFEAS(A1L215, GLOBAL(A1L23), A1L69,  ,  ,  ,  ,  ,  );


--A1L273 is Selector0~0 at LCCOMB_X80_Y69_N18
A1L273 = (!r_sm_main.s_clear & ((r_sm_main.s_idle) # (!C1L8)));


--A1L276 is Selector2~0 at LCCOMB_X80_Y68_N22
A1L276 = (r_sm_main.s_calculus) # ((r_sm_main.s_put_fifo_data & !C2L6));


--A1L212 is r_fifo_rx_wr_en~0 at LCCOMB_X81_Y69_N16
A1L212 = (D1_r_rx_dv & ((r_fifo_rx_wr_en) # (!C1L7)));


--A1L280 is Selector6~0 at LCCOMB_X80_Y69_N16
A1L280 = (A1L274) # ((r_fifo_rx_rd_en & ((r_sm_main.s_put_fifo_data) # (!r_sm_main.s_idle))));


--D1_r_rx_byte[0] is uart_rx:receiver|r_rx_byte[0] at FF_X74_Y69_N5
--register power-up is low

D1_r_rx_byte[0] = DFFEAS(D1L67, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--A1L195 is r_fifo_rx_wr_data[0]~0 at LCCOMB_X75_Y65_N2
A1L195 = (D1_r_rx_dv & (((!C1_r_fifo_count[1]) # (!C1_r_fifo_count[3])) # (!C1L6)));


--C1L109 is fifo:fifo_rx|r_wr_index~0 at LCCOMB_X82_Y65_N20
C1L109 = (!C1_r_wr_index[0] & A1L68);


--C1L106 is fifo:fifo_rx|r_wr_index[3]~1 at LCCOMB_X81_Y69_N30
C1L106 = (A1L68 & ((C1_r_fifo_count[3]) # (!r_fifo_rx_wr_en)));


--C1L107 is fifo:fifo_rx|r_wr_index[3]~2 at LCCOMB_X81_Y69_N20
C1L107 = ((r_fifo_rx_wr_en & ((!C1L6) # (!C1_r_fifo_count[1])))) # (!C1L106);


--C1L108 is fifo:fifo_rx|r_wr_index[3]~3 at LCCOMB_X82_Y65_N12
C1L108 = (((C1_r_wr_index[2]) # (C1_r_wr_index[1])) # (!C1_r_wr_index[0])) # (!C1_r_wr_index[3]);


--C1L110 is fifo:fifo_rx|r_wr_index~4 at LCCOMB_X82_Y65_N10
C1L110 = (C1L108 & (A1L68 & (C1_r_wr_index[0] $ (C1_r_wr_index[1]))));


--C1L1 is fifo:fifo_rx|Add2~0 at LCCOMB_X82_Y65_N22
C1L1 = C1_r_wr_index[2] $ (((C1_r_wr_index[0] & C1_r_wr_index[1])));


--C1L111 is fifo:fifo_rx|r_wr_index~5 at LCCOMB_X82_Y65_N8
C1L111 = (C1L108 & (C1L1 & A1L68));


--C1L2 is fifo:fifo_rx|Add2~1 at LCCOMB_X82_Y65_N24
C1L2 = C1_r_wr_index[3] $ (((C1_r_wr_index[0] & (C1_r_wr_index[2] & C1_r_wr_index[1]))));


--C1L112 is fifo:fifo_rx|r_wr_index~6 at LCCOMB_X82_Y65_N6
C1L112 = (C1L108 & (C1L2 & A1L68));


--D1_r_rx_byte[1] is uart_rx:receiver|r_rx_byte[1] at FF_X74_Y69_N23
--register power-up is low

D1_r_rx_byte[1] = DFFEAS(D1L69, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[2] is uart_rx:receiver|r_rx_byte[2] at FF_X74_Y69_N21
--register power-up is low

D1_r_rx_byte[2] = DFFEAS(D1L71, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[3] is uart_rx:receiver|r_rx_byte[3] at FF_X74_Y69_N15
--register power-up is low

D1_r_rx_byte[3] = DFFEAS(D1L73, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[4] is uart_rx:receiver|r_rx_byte[4] at FF_X74_Y69_N13
--register power-up is low

D1_r_rx_byte[4] = DFFEAS(D1L75, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[5] is uart_rx:receiver|r_rx_byte[5] at FF_X74_Y69_N27
--register power-up is low

D1_r_rx_byte[5] = DFFEAS(D1L77, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[6] is uart_rx:receiver|r_rx_byte[6] at FF_X74_Y69_N9
--register power-up is low

D1_r_rx_byte[6] = DFFEAS(D1L79, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_rx_byte[7] is uart_rx:receiver|r_rx_byte[7] at FF_X74_Y69_N31
--register power-up is low

D1_r_rx_byte[7] = DFFEAS(D1L81, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--A1L215 is r_fifo_tx_wr_data[0]~0 at LCCOMB_X80_Y68_N30
A1L215 = (r_sm_main.s_put_fifo_data & (((!C2L7) # (!C2_r_fifo_count[3])) # (!C2_r_fifo_count[1])));


--A1L305 is Selector31~0 at LCCOMB_X80_Y69_N30
A1L305 = (A1L215) # ((r_fifo_tx_wr_en & ((r_sm_main.s_put_fifo_data) # (!r_sm_main.s_clear))));


--A1L254 is r_tx_dv~0 at LCCOMB_X80_Y68_N0
A1L254 = (!E1_r_tx_done & ((C2_r_fifo_count[1]) # ((C2_r_fifo_count[3]) # (!C2L7))));


--r_fifo_data_out[0] is r_fifo_data_out[0] at FF_X76_Y68_N27
--register power-up is low

r_fifo_data_out[0] = DFFEAS(A1L304, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L216 is r_fifo_tx_wr_data[0]~1 at LCCOMB_X79_Y68_N22
A1L216 = (!C2_r_fifo_count[3]) # (!C2_r_fifo_count[1]);


--A1L217 is r_fifo_tx_wr_data[0]~2 at LCCOMB_X75_Y68_N8
A1L217 = (r_sm_main.s_put_fifo_data & (A1L69 & ((A1L216) # (!C2L7))));


--C2L107 is fifo:fifo_tx|r_wr_index~0 at LCCOMB_X81_Y68_N28
C2L107 = (!C2_r_wr_index[0] & A1L68);


--C2L102 is fifo:fifo_tx|r_wr_index[1]~1 at LCCOMB_X80_Y68_N8
C2L102 = (C2_r_fifo_count[3] & C2_r_fifo_count[1]);


--C2L103 is fifo:fifo_tx|r_wr_index[1]~2 at LCCOMB_X80_Y68_N2
C2L103 = ((r_fifo_tx_wr_en & ((!C2L7) # (!C2L102)))) # (!A1L68);


--C2L104 is fifo:fifo_tx|r_wr_index[1]~3 at LCCOMB_X81_Y68_N16
C2L104 = (C2_r_wr_index[2]) # (((C2_r_wr_index[1]) # (!C2_r_wr_index[3])) # (!C2_r_wr_index[0]));


--C2L108 is fifo:fifo_tx|r_wr_index~4 at LCCOMB_X81_Y68_N2
C2L108 = (A1L68 & (C2L104 & (C2_r_wr_index[0] $ (C2_r_wr_index[1]))));


--C2L1 is fifo:fifo_tx|Add2~0 at LCCOMB_X81_Y68_N30
C2L1 = C2_r_wr_index[2] $ (((C2_r_wr_index[0] & C2_r_wr_index[1])));


--C2L109 is fifo:fifo_tx|r_wr_index~5 at LCCOMB_X81_Y68_N0
C2L109 = (C2L104 & (C2L1 & A1L68));


--C2L2 is fifo:fifo_tx|Add2~1 at LCCOMB_X81_Y68_N8
C2L2 = C2_r_wr_index[3] $ (((C2_r_wr_index[2] & (C2_r_wr_index[0] & C2_r_wr_index[1]))));


--C2L110 is fifo:fifo_tx|r_wr_index~6 at LCCOMB_X81_Y68_N26
C2L110 = (C2L104 & (C2L2 & A1L68));


--r_fifo_data_out[1] is r_fifo_data_out[1] at FF_X75_Y68_N23
--register power-up is low

r_fifo_data_out[1] = DFFEAS(A1L303, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--r_fifo_data_out[2] is r_fifo_data_out[2] at FF_X76_Y68_N29
--register power-up is low

r_fifo_data_out[2] = DFFEAS(A1L302, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--r_fifo_data_out[3] is r_fifo_data_out[3] at FF_X75_Y68_N25
--register power-up is low

r_fifo_data_out[3] = DFFEAS(A1L301, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--r_fifo_data_out[4] is r_fifo_data_out[4] at FF_X75_Y68_N3
--register power-up is low

r_fifo_data_out[4] = DFFEAS(A1L300, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--r_fifo_data_out[5] is r_fifo_data_out[5] at FF_X76_Y68_N31
--register power-up is low

r_fifo_data_out[5] = DFFEAS(A1L299, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--r_fifo_data_out[6] is r_fifo_data_out[6] at FF_X75_Y68_N1
--register power-up is low

r_fifo_data_out[6] = DFFEAS(A1L298, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--r_fifo_data_out[7] is r_fifo_data_out[7] at FF_X75_Y68_N19
--register power-up is low

r_fifo_data_out[7] = DFFEAS(A1L297, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--E1L91 is uart_tx:transmitter|Selector20~0 at LCCOMB_X77_Y70_N20
E1L91 = (r_tx_dv & (((E1_r_sm_main.s_tx_start_bit & E1L4)) # (!E1_r_sm_main.s_idle))) # (!r_tx_dv & (((E1_r_sm_main.s_tx_start_bit & E1L4))));


--E1L62 is uart_tx:transmitter|r_sm_main.s_tx_stop_bit~0 at LCCOMB_X76_Y70_N22
E1L62 = (E1_r_bit_index[1] & (!E1L4 & (E1_r_bit_index[0] & E1_r_bit_index[2])));


--E1L93 is uart_tx:transmitter|Selector21~0 at LCCOMB_X76_Y70_N26
E1L93 = (E1_r_sm_main.s_tx_start_bit & (((E1_r_sm_main.s_tx_data_bits & !E1L62)) # (!E1L4))) # (!E1_r_sm_main.s_tx_start_bit & (((E1_r_sm_main.s_tx_data_bits & !E1L62))));


--E1L63 is uart_tx:transmitter|r_sm_main.s_tx_stop_bit~1 at LCCOMB_X76_Y70_N4
E1L63 = (E1L62 & ((E1_r_sm_main.s_tx_data_bits) # ((E1_r_sm_main.s_tx_stop_bit & E1L4)))) # (!E1L62 & (((E1_r_sm_main.s_tx_stop_bit & E1L4))));


--r_tx_data[6] is r_tx_data[6] at FF_X79_Y68_N19
--register power-up is low

r_tx_data[6] = DFFEAS(C2L84, GLOBAL(A1L23),  ,  , !C2L8,  ,  ,  ,  );


--E1L92 is uart_tx:transmitter|Selector20~1 at LCCOMB_X77_Y70_N22
E1L92 = (!E1_r_sm_main.s_idle & r_tx_dv);


--E1L86 is uart_tx:transmitter|Selector17~0 at LCCOMB_X77_Y70_N12
E1L86 = (E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[0])) # (!E1_r_sm_main.s_tx_data_bits & ((E1_r_sm_main.s_idle)));


--E1L87 is uart_tx:transmitter|Selector17~1 at LCCOMB_X77_Y70_N28
E1L87 = (E1_r_sm_main.s_tx_data_bits & (E1_r_bit_index[1] $ (((!E1L4 & E1L86))))) # (!E1_r_sm_main.s_tx_data_bits & (((E1_r_bit_index[1] & E1L86))));


--r_tx_data[5] is r_tx_data[5] at FF_X77_Y68_N9
--register power-up is low

r_tx_data[5] = DFFEAS(C2L83, GLOBAL(A1L23),  ,  , !C2L8,  ,  ,  ,  );


--E1L5 is uart_tx:transmitter|LessThan1~4 at LCCOMB_X76_Y70_N0
E1L5 = (E1L2 & ((E1L3) # ((!E1_r_clk_count[10] & !E1_r_clk_count[11])))) # (!E1L2 & (!E1_r_clk_count[10] & (!E1_r_clk_count[11])));


--E1L88 is uart_tx:transmitter|Selector18~0 at LCCOMB_X76_Y70_N10
E1L88 = (E1_r_sm_main.s_tx_data_bits & (E1_r_clk_count[12])) # (!E1_r_sm_main.s_tx_data_bits & ((E1_r_sm_main.s_idle)));


--E1L89 is uart_tx:transmitter|Selector18~1 at LCCOMB_X76_Y70_N14
E1L89 = (E1L88 & (E1_r_bit_index[0] $ (((!E1L5 & E1_r_sm_main.s_tx_data_bits))))) # (!E1L88 & (((E1_r_bit_index[0] & E1_r_sm_main.s_tx_data_bits))));


--r_tx_data[4] is r_tx_data[4] at FF_X79_Y68_N9
--register power-up is low

r_tx_data[4] = DFFEAS(C2L82, GLOBAL(A1L23),  ,  , !C2L8,  ,  ,  ,  );


--r_tx_data[7] is r_tx_data[7] at FF_X77_Y68_N27
--register power-up is low

r_tx_data[7] = DFFEAS(C2L85, GLOBAL(A1L23),  ,  , !C2L8,  ,  ,  ,  );


--E1L84 is uart_tx:transmitter|Selector16~0 at LCCOMB_X76_Y70_N12
E1L84 = (E1_r_bit_index[0] & (E1_r_bit_index[1] & !E1L4));


--E1L85 is uart_tx:transmitter|Selector16~1 at LCCOMB_X76_Y70_N24
E1L85 = (E1_r_sm_main.s_tx_data_bits & (E1L84 $ (((E1_r_bit_index[2]))))) # (!E1_r_sm_main.s_tx_data_bits & (((E1_r_sm_main.s_idle & E1_r_bit_index[2]))));


--E1L90 is uart_tx:transmitter|Selector19~0 at LCCOMB_X77_Y70_N0
E1L90 = (!E1_r_sm_main.s_cleanup & ((E1_r_sm_main.s_idle) # (r_tx_dv)));


--r_tx_data[2] is r_tx_data[2] at FF_X77_Y68_N11
--register power-up is low

r_tx_data[2] = DFFEAS(C2L80, GLOBAL(A1L23),  ,  , !C2L8,  ,  ,  ,  );


--r_tx_data[1] is r_tx_data[1] at FF_X79_Y68_N17
--register power-up is low

r_tx_data[1] = DFFEAS(C2L79, GLOBAL(A1L23),  ,  , !C2L8,  ,  ,  ,  );


--r_tx_data[0] is r_tx_data[0] at FF_X77_Y68_N29
--register power-up is low

r_tx_data[0] = DFFEAS(C2L78, GLOBAL(A1L23),  ,  , !C2L8,  ,  ,  ,  );


--r_tx_data[3] is r_tx_data[3] at FF_X79_Y68_N27
--register power-up is low

r_tx_data[3] = DFFEAS(C2L81, GLOBAL(A1L23),  ,  , !C2L8,  ,  ,  ,  );


--E1L64 is uart_tx:transmitter|r_sm_main~7 at LCCOMB_X76_Y70_N16
E1L64 = (E1_r_sm_main.s_tx_stop_bit & !E1L4);


--E1L51 is uart_tx:transmitter|r_clk_count[11]~35 at LCCOMB_X76_Y70_N2
E1L51 = (!E1L4) # (!E1_r_sm_main.s_idle);


--D1L10 is uart_rx:receiver|Equal0~0 at LCCOMB_X76_Y69_N22
D1L10 = (!D1_r_clk_count[7] & (!D1_r_clk_count[4] & (D1_r_clk_count[3] & !D1_r_clk_count[8])));


--D1L11 is uart_rx:receiver|Equal0~1 at LCCOMB_X77_Y69_N2
D1L11 = (D1_r_clk_count[9] & (!D1_r_clk_count[6] & (!D1_r_clk_count[10] & D1_r_clk_count[5])));


--D1L12 is uart_rx:receiver|Equal0~2 at LCCOMB_X77_Y69_N4
D1L12 = (!D1_r_clk_count[0] & (!D1_r_clk_count[1] & (!D1_r_clk_count[12] & D1_r_clk_count[11])));


--D1L49 is uart_rx:receiver|r_clk_count[8]~39 at LCCOMB_X76_Y69_N8
D1L49 = (D1_r_clk_count[2] & D1_r_sm_main.s_rx_start_bit);


--D1L50 is uart_rx:receiver|r_clk_count[8]~40 at LCCOMB_X76_Y69_N26
D1L50 = (D1L12 & (D1L49 & (D1L10 & D1L11)));


--D1_r_sm_main.s_idle is uart_rx:receiver|r_sm_main.s_idle at FF_X76_Y69_N17
--register power-up is low

D1_r_sm_main.s_idle = DFFEAS(D1L104, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1L51 is uart_rx:receiver|r_clk_count[8]~41 at LCCOMB_X76_Y69_N14
D1L51 = ((D1L50) # ((!D1L95 & D1L16))) # (!D1_r_sm_main.s_idle);


--D1L13 is uart_rx:receiver|Equal0~3 at LCCOMB_X76_Y69_N28
D1L13 = (D1L12 & (D1_r_clk_count[2] & (D1L10 & D1L11)));


--D1_r_rx_data is uart_rx:receiver|r_rx_data at FF_X75_Y69_N7
--register power-up is low

D1_r_rx_data = DFFEAS(D1L85, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_sm_main.s_cleanup is uart_rx:receiver|r_sm_main.s_cleanup at FF_X76_Y69_N31
--register power-up is low

D1_r_sm_main.s_cleanup = DFFEAS(D1L94, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1L52 is uart_rx:receiver|r_clk_count[8]~42 at LCCOMB_X76_Y69_N6
D1L52 = (!D1_r_sm_main.s_cleanup & (((!D1L13) # (!D1_r_rx_data)) # (!D1_r_sm_main.s_rx_start_bit)));


--D1L1 is uart_rx:receiver|Decoder0~0 at LCCOMB_X75_Y69_N4
D1L1 = (D1_r_sm_main.s_rx_data_bits & D1L16);


--D1_r_bit_index[0] is uart_rx:receiver|r_bit_index[0] at FF_X75_Y69_N11
--register power-up is low

D1_r_bit_index[0] = DFFEAS(D1L103, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_bit_index[1] is uart_rx:receiver|r_bit_index[1] at FF_X75_Y69_N9
--register power-up is low

D1_r_bit_index[1] = DFFEAS(D1L102, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1_r_bit_index[2] is uart_rx:receiver|r_bit_index[2] at FF_X75_Y69_N31
--register power-up is low

D1_r_bit_index[2] = DFFEAS(D1L100, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1L92 is uart_rx:receiver|r_sm_main.s_rx_stop_bit~2 at LCCOMB_X75_Y69_N12
D1L92 = (D1_r_bit_index[2] & (D1_r_bit_index[0] & D1_r_bit_index[1]));


--D1L105 is uart_rx:receiver|Selector18~0 at LCCOMB_X76_Y69_N12
D1L105 = (D1_r_sm_main.s_idle & (((D1_r_sm_main.s_rx_start_bit & !D1L13)))) # (!D1_r_sm_main.s_idle & (((D1_r_sm_main.s_rx_start_bit & !D1L13)) # (!D1_r_rx_data)));


--D1L106 is uart_rx:receiver|Selector19~0 at LCCOMB_X75_Y69_N22
D1L106 = (D1_r_bit_index[1] & (D1L16 & (D1_r_bit_index[0] & D1_r_bit_index[2])));


--D1L107 is uart_rx:receiver|Selector19~1 at LCCOMB_X75_Y69_N14
D1L107 = (D1L106 & (D1L50 & ((!D1_r_rx_data)))) # (!D1L106 & ((D1_r_sm_main.s_rx_data_bits) # ((D1L50 & !D1_r_rx_data))));


--A1L135 is r_bit_index[0]~0 at LCCOMB_X77_Y65_N6
A1L135 = r_bit_index[0] $ (((r_sm_main.s_get_fifo_data & A1L69)));


--A1L283 is Selector9~0 at LCCOMB_X79_Y65_N14
A1L283 = (r_fifo_data_in[5] & !r_sm_main.s_clear);


--A1L284 is Selector10~0 at LCCOMB_X79_Y65_N4
A1L284 = (r_fifo_data_in[4] & !r_sm_main.s_clear);


--A1L281 is Selector7~0 at LCCOMB_X79_Y65_N18
A1L281 = (r_fifo_data_in[7] & !r_sm_main.s_clear);


--A1L282 is Selector8~0 at LCCOMB_X79_Y65_N0
A1L282 = (!r_sm_main.s_clear & r_fifo_data_in[6]);


--A1L285 is Selector11~0 at LCCOMB_X79_Y65_N10
A1L285 = (r_fifo_data_in[3] & !r_sm_main.s_clear);


--A1L286 is Selector12~0 at LCCOMB_X79_Y65_N8
A1L286 = (r_fifo_data_in[2] & !r_sm_main.s_clear);


--A1L287 is Selector13~0 at LCCOMB_X79_Y65_N26
A1L287 = (!r_sm_main.s_clear & r_fifo_data_in[1]);


--A1L137 is r_bit_index[1]~1 at LCCOMB_X77_Y65_N8
A1L137 = r_bit_index[1] $ (((r_bit_index[0] & (r_sm_main.s_get_fifo_data & A1L69))));


--A1L139 is r_bit_index[2]~2 at LCCOMB_X77_Y65_N26
A1L139 = r_bit_index[2] $ (((A1L13 & (r_sm_main.s_get_fifo_data & A1L69))));


--A1L288 is Selector14~0 at LCCOMB_X77_Y65_N14
A1L288 = (r_fifo_data_in[0] & !r_sm_main.s_clear);


--D1L2 is uart_rx:receiver|Decoder0~1 at LCCOMB_X74_Y69_N16
D1L2 = (!D1_r_bit_index[2] & (!D1_r_bit_index[1] & (!D1_r_bit_index[0] & D1L1)));


--D1L67 is uart_rx:receiver|r_rx_byte[0]~0 at LCCOMB_X74_Y69_N4
D1L67 = (D1L2 & (D1_r_rx_data)) # (!D1L2 & ((D1_r_rx_byte[0])));


--D1L3 is uart_rx:receiver|Decoder0~2 at LCCOMB_X74_Y69_N6
D1L3 = (!D1_r_bit_index[2] & (!D1_r_bit_index[1] & (D1_r_bit_index[0] & D1L1)));


--D1L69 is uart_rx:receiver|r_rx_byte[1]~1 at LCCOMB_X74_Y69_N22
D1L69 = (D1L3 & (D1_r_rx_data)) # (!D1L3 & ((D1_r_rx_byte[1])));


--D1L4 is uart_rx:receiver|Decoder0~3 at LCCOMB_X74_Y69_N24
D1L4 = (!D1_r_bit_index[2] & (D1_r_bit_index[1] & (!D1_r_bit_index[0] & D1L1)));


--D1L71 is uart_rx:receiver|r_rx_byte[2]~2 at LCCOMB_X74_Y69_N20
D1L71 = (D1L4 & (D1_r_rx_data)) # (!D1L4 & ((D1_r_rx_byte[2])));


--D1L5 is uart_rx:receiver|Decoder0~4 at LCCOMB_X74_Y69_N18
D1L5 = (!D1_r_bit_index[2] & (D1_r_bit_index[1] & (D1_r_bit_index[0] & D1L1)));


--D1L73 is uart_rx:receiver|r_rx_byte[3]~3 at LCCOMB_X74_Y69_N14
D1L73 = (D1L5 & (D1_r_rx_data)) # (!D1L5 & ((D1_r_rx_byte[3])));


--D1L6 is uart_rx:receiver|Decoder0~5 at LCCOMB_X74_Y69_N28
D1L6 = (D1_r_bit_index[2] & (!D1_r_bit_index[1] & (!D1_r_bit_index[0] & D1L1)));


--D1L75 is uart_rx:receiver|r_rx_byte[4]~4 at LCCOMB_X74_Y69_N12
D1L75 = (D1L6 & (D1_r_rx_data)) # (!D1L6 & ((D1_r_rx_byte[4])));


--D1L7 is uart_rx:receiver|Decoder0~6 at LCCOMB_X74_Y69_N10
D1L7 = (D1_r_bit_index[2] & (!D1_r_bit_index[1] & (D1_r_bit_index[0] & D1L1)));


--D1L77 is uart_rx:receiver|r_rx_byte[5]~5 at LCCOMB_X74_Y69_N26
D1L77 = (D1L7 & (D1_r_rx_data)) # (!D1L7 & ((D1_r_rx_byte[5])));


--D1L8 is uart_rx:receiver|Decoder0~7 at LCCOMB_X74_Y69_N0
D1L8 = (D1_r_bit_index[2] & (D1_r_bit_index[1] & (!D1_r_bit_index[0] & D1L1)));


--D1L79 is uart_rx:receiver|r_rx_byte[6]~6 at LCCOMB_X74_Y69_N8
D1L79 = (D1L8 & (D1_r_rx_data)) # (!D1L8 & ((D1_r_rx_byte[6])));


--D1L9 is uart_rx:receiver|Decoder0~8 at LCCOMB_X74_Y69_N2
D1L9 = (D1_r_bit_index[2] & (D1_r_bit_index[1] & (D1_r_bit_index[0] & D1L1)));


--D1L81 is uart_rx:receiver|r_rx_byte[7]~7 at LCCOMB_X74_Y69_N30
D1L81 = (D1L9 & (D1_r_rx_data)) # (!D1L9 & ((D1_r_rx_byte[7])));


--\p_calculus_fsm:aux[-7] is \p_calculus_fsm:aux[-7] at FF_X76_Y68_N25
--register power-up is low

\p_calculus_fsm:aux[-7] = DFFEAS(A1L296, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L304 is Selector30~0 at LCCOMB_X76_Y68_N26
A1L304 = (r_sm_main.s_put_fifo_data & (\p_calculus_fsm:aux[-7])) # (!r_sm_main.s_put_fifo_data & (((r_fifo_data_out[0] & !r_sm_main.s_clear))));


--\p_calculus_fsm:aux[-6] is \p_calculus_fsm:aux[-6] at FF_X76_Y68_N11
--register power-up is low

\p_calculus_fsm:aux[-6] = DFFEAS(A1L295, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L303 is Selector29~0 at LCCOMB_X75_Y68_N22
A1L303 = (r_sm_main.s_put_fifo_data & (((\p_calculus_fsm:aux[-6])))) # (!r_sm_main.s_put_fifo_data & (!r_sm_main.s_clear & ((r_fifo_data_out[1]))));


--\p_calculus_fsm:aux[-5] is \p_calculus_fsm:aux[-5] at FF_X76_Y68_N13
--register power-up is low

\p_calculus_fsm:aux[-5] = DFFEAS(A1L294, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L302 is Selector28~0 at LCCOMB_X76_Y68_N28
A1L302 = (r_sm_main.s_put_fifo_data & (((\p_calculus_fsm:aux[-5])))) # (!r_sm_main.s_put_fifo_data & (!r_sm_main.s_clear & (r_fifo_data_out[2])));


--\p_calculus_fsm:aux[-4] is \p_calculus_fsm:aux[-4] at FF_X76_Y68_N15
--register power-up is low

\p_calculus_fsm:aux[-4] = DFFEAS(A1L293, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L301 is Selector27~0 at LCCOMB_X75_Y68_N24
A1L301 = (r_sm_main.s_put_fifo_data & (((\p_calculus_fsm:aux[-4])))) # (!r_sm_main.s_put_fifo_data & (!r_sm_main.s_clear & ((r_fifo_data_out[3]))));


--\p_calculus_fsm:aux[-3] is \p_calculus_fsm:aux[-3] at FF_X76_Y68_N17
--register power-up is low

\p_calculus_fsm:aux[-3] = DFFEAS(A1L292, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L300 is Selector26~0 at LCCOMB_X75_Y68_N2
A1L300 = (r_sm_main.s_put_fifo_data & (((\p_calculus_fsm:aux[-3])))) # (!r_sm_main.s_put_fifo_data & (!r_sm_main.s_clear & ((r_fifo_data_out[4]))));


--\p_calculus_fsm:aux[-2] is \p_calculus_fsm:aux[-2] at FF_X76_Y68_N7
--register power-up is low

\p_calculus_fsm:aux[-2] = DFFEAS(A1L291, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L299 is Selector25~0 at LCCOMB_X76_Y68_N30
A1L299 = (r_sm_main.s_put_fifo_data & (((\p_calculus_fsm:aux[-2])))) # (!r_sm_main.s_put_fifo_data & (!r_sm_main.s_clear & (r_fifo_data_out[5])));


--\p_calculus_fsm:aux[-1] is \p_calculus_fsm:aux[-1] at FF_X75_Y68_N13
--register power-up is low

\p_calculus_fsm:aux[-1] = DFFEAS(A1L290, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L298 is Selector24~0 at LCCOMB_X75_Y68_N0
A1L298 = (r_sm_main.s_put_fifo_data & (((\p_calculus_fsm:aux[-1])))) # (!r_sm_main.s_put_fifo_data & (!r_sm_main.s_clear & (r_fifo_data_out[6])));


--\p_calculus_fsm:aux[0] is \p_calculus_fsm:aux[0] at FF_X75_Y68_N11
--register power-up is low

\p_calculus_fsm:aux[0] = DFFEAS(A1L289, GLOBAL(A1L23),  ,  , A1L69,  ,  ,  ,  );


--A1L297 is Selector23~0 at LCCOMB_X75_Y68_N18
A1L297 = (r_sm_main.s_put_fifo_data & (((\p_calculus_fsm:aux[0])))) # (!r_sm_main.s_put_fifo_data & (!r_sm_main.s_clear & (r_fifo_data_out[7])));


--D1L104 is uart_rx:receiver|Selector17~0 at LCCOMB_X76_Y69_N16
D1L104 = (!D1_r_sm_main.s_cleanup & (((!D1L50 & D1_r_sm_main.s_idle)) # (!D1_r_rx_data)));


--D1_r_rx_data_r is uart_rx:receiver|r_rx_data_r at FF_X58_Y69_N17
--register power-up is low

D1_r_rx_data_r = DFFEAS(D1L84, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--D1L103 is uart_rx:receiver|Selector16~0 at LCCOMB_X75_Y69_N10
D1L103 = (D1_r_sm_main.s_rx_data_bits & ((D1_r_bit_index[0] $ (D1L16)))) # (!D1_r_sm_main.s_rx_data_bits & (D1_r_sm_main.s_idle & (D1_r_bit_index[0])));


--D1L101 is uart_rx:receiver|Selector15~2 at LCCOMB_X75_Y69_N16
D1L101 = (D1_r_sm_main.s_rx_data_bits & (D1_r_bit_index[1] $ (((D1_r_bit_index[0] & D1L16)))));


--D1L97 is uart_rx:receiver|Selector14~0 at LCCOMB_X75_Y69_N26
D1L97 = (!D1_r_sm_main.s_rx_data_bits & D1_r_sm_main.s_idle);


--D1L98 is uart_rx:receiver|Selector14~1 at LCCOMB_X75_Y69_N20
D1L98 = (D1_r_bit_index[0] & (D1L1 & (D1_r_bit_index[1] $ (D1_r_bit_index[2]))));


--D1L99 is uart_rx:receiver|Selector14~2 at LCCOMB_X75_Y69_N18
D1L99 = (D1_r_bit_index[2] & (D1_r_sm_main.s_rx_data_bits & ((!D1L16) # (!D1_r_bit_index[0]))));


--D1L100 is uart_rx:receiver|Selector14~3 at LCCOMB_X75_Y69_N30
D1L100 = (D1L98) # ((D1L99) # ((D1L97 & D1_r_bit_index[2])));


--A1L296 is Selector22~0 at LCCOMB_X76_Y68_N24
A1L296 = (r_sm_main.s_calculus & (r_data_in[0])) # (!r_sm_main.s_calculus & (((\p_calculus_fsm:aux[-7] & !r_sm_main.s_clear))));


--A1L295 is Selector21~0 at LCCOMB_X76_Y68_N10
A1L295 = (r_sm_main.s_calculus & (r_data_in[1])) # (!r_sm_main.s_calculus & (((\p_calculus_fsm:aux[-6] & !r_sm_main.s_clear))));


--A1L294 is Selector20~0 at LCCOMB_X76_Y68_N12
A1L294 = (r_sm_main.s_calculus & (r_data_in[2])) # (!r_sm_main.s_calculus & (((\p_calculus_fsm:aux[-5] & !r_sm_main.s_clear))));


--A1L293 is Selector19~0 at LCCOMB_X76_Y68_N14
A1L293 = (r_sm_main.s_calculus & (r_data_in[3])) # (!r_sm_main.s_calculus & (((\p_calculus_fsm:aux[-4] & !r_sm_main.s_clear))));


--A1L292 is Selector18~0 at LCCOMB_X76_Y68_N16
A1L292 = (r_sm_main.s_calculus & (r_data_in[4])) # (!r_sm_main.s_calculus & (((\p_calculus_fsm:aux[-3] & !r_sm_main.s_clear))));


--A1L291 is Selector17~0 at LCCOMB_X76_Y68_N6
A1L291 = (r_sm_main.s_calculus & (r_data_in[5])) # (!r_sm_main.s_calculus & (((\p_calculus_fsm:aux[-2] & !r_sm_main.s_clear))));


--A1L290 is Selector16~0 at LCCOMB_X75_Y68_N12
A1L290 = (r_sm_main.s_calculus & (((r_data_in[6])))) # (!r_sm_main.s_calculus & (!r_sm_main.s_clear & ((\p_calculus_fsm:aux[-1]))));


--A1L289 is Selector15~0 at LCCOMB_X75_Y68_N10
A1L289 = (r_sm_main.s_calculus & (((r_data_in[7])))) # (!r_sm_main.s_calculus & (!r_sm_main.s_clear & (\p_calculus_fsm:aux[0])));


--A1L154 is r_data_in[6]~11 at LCCOMB_X77_Y65_N0
A1L154 = (A1L15 & ((r_fifo_data_in[0]) # ((!A1L17)))) # (!A1L15 & (((r_data_in[6]))));


--A1L157 is r_data_in[7]~12 at LCCOMB_X77_Y65_N18
A1L157 = (A1L17 & ((A1L156 & (r_fifo_data_in[0])) # (!A1L156 & ((r_data_in[7]))))) # (!A1L17 & (((r_data_in[7]))));


--D1L93 is uart_rx:receiver|r_sm_main.s_rx_stop_bit~3 at LCCOMB_X75_Y69_N24
D1L93 = (D1L16 & (D1L92 & (D1_r_sm_main.s_rx_data_bits))) # (!D1L16 & (((D1_r_sm_main.s_rx_stop_bit))));


--D1L102 is uart_rx:receiver|Selector15~3 at LCCOMB_X75_Y69_N8
D1L102 = (D1L101) # ((!D1_r_sm_main.s_rx_data_bits & (D1_r_sm_main.s_idle & D1_r_bit_index[1])));


--D1L15 is uart_rx:receiver|LessThan1~1 at LCCOMB_X76_Y69_N20
D1L15 = (D1_r_clk_count[7]) # ((D1_r_clk_count[9]) # ((D1_r_clk_count[8]) # (!D1L14)));


--D1L16 is uart_rx:receiver|LessThan1~2 at LCCOMB_X76_Y69_N18
D1L16 = (D1_r_clk_count[12] & ((D1_r_clk_count[11]) # ((D1_r_clk_count[10] & D1L15))));


--A1L120 is o_status[0]~output at IOOBUF_X87_Y73_N9
A1L120 = OUTPUT_BUFFER.O(.I(!r_status[0]), , , , , , , , , , , , , , , , , );


--o_status[0] is o_status[0] at PIN_E18
o_status[0] = OUTPUT();


--A1L122 is o_status[1]~output at IOOBUF_X72_Y73_N9
A1L122 = OUTPUT_BUFFER.O(.I(!r_status[1]), , , , , , , , , , , , , , , , , );


--o_status[1] is o_status[1] at PIN_J19
o_status[1] = OUTPUT();


--A1L124 is o_status[2]~output at IOOBUF_X72_Y73_N2
A1L124 = OUTPUT_BUFFER.O(.I(!r_status[2]), , , , , , , , , , , , , , , , , );


--o_status[2] is o_status[2] at PIN_H19
o_status[2] = OUTPUT();


--A1L126 is o_status[3]~output at IOOBUF_X69_Y73_N2
A1L126 = OUTPUT_BUFFER.O(.I(!r_status[3]), , , , , , , , , , , , , , , , , );


--o_status[3] is o_status[3] at PIN_J17
o_status[3] = OUTPUT();



--i_fifo_rx_wr_en is i_fifo_rx_wr_en at PIN_AD18
i_fifo_rx_wr_en = INPUT();



--i_fifo_rx_wr_data[0] is i_fifo_rx_wr_data[0] at PIN_AE13
i_fifo_rx_wr_data[0] = INPUT();



--i_fifo_rx_wr_data[1] is i_fifo_rx_wr_data[1] at PIN_G23
i_fifo_rx_wr_data[1] = INPUT();



--i_fifo_rx_wr_data[2] is i_fifo_rx_wr_data[2] at PIN_C4
i_fifo_rx_wr_data[2] = INPUT();



--i_fifo_rx_wr_data[3] is i_fifo_rx_wr_data[3] at PIN_Y3
i_fifo_rx_wr_data[3] = INPUT();



--i_fifo_rx_wr_data[4] is i_fifo_rx_wr_data[4] at PIN_AH3
i_fifo_rx_wr_data[4] = INPUT();



--i_fifo_rx_wr_data[5] is i_fifo_rx_wr_data[5] at PIN_AB2
i_fifo_rx_wr_data[5] = INPUT();



--i_fifo_rx_wr_data[6] is i_fifo_rx_wr_data[6] at PIN_AD17
i_fifo_rx_wr_data[6] = INPUT();



--i_fifo_rx_wr_data[7] is i_fifo_rx_wr_data[7] at PIN_AE6
i_fifo_rx_wr_data[7] = INPUT();


--A1L77 is o_fifo_rx_full~output at IOOBUF_X83_Y73_N2
A1L77 = OUTPUT_BUFFER.O(.I(C1L7), , , , , , , , , , , , , , , , , );


--o_fifo_rx_full is o_fifo_rx_full at PIN_E25
o_fifo_rx_full = OUTPUT();



--i_fifo_rx_rd_en is i_fifo_rx_rd_en at PIN_AE21
i_fifo_rx_rd_en = INPUT();


--A1L80 is o_fifo_rx_rd_data[0]~output at IOOBUF_X69_Y73_N23
A1L80 = OUTPUT_BUFFER.O(.I(A1L160), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[0] is o_fifo_rx_rd_data[0] at PIN_G18
o_fifo_rx_rd_data[0] = OUTPUT();


--A1L82 is o_fifo_rx_rd_data[1]~output at IOOBUF_X85_Y73_N9
A1L82 = OUTPUT_BUFFER.O(.I(A1L163), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[1] is o_fifo_rx_rd_data[1] at PIN_C20
o_fifo_rx_rd_data[1] = OUTPUT();


--A1L84 is o_fifo_rx_rd_data[2]~output at IOOBUF_X83_Y73_N23
A1L84 = OUTPUT_BUFFER.O(.I(A1L166), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[2] is o_fifo_rx_rd_data[2] at PIN_G17
o_fifo_rx_rd_data[2] = OUTPUT();


--A1L86 is o_fifo_rx_rd_data[3]~output at IOOBUF_X85_Y73_N16
A1L86 = OUTPUT_BUFFER.O(.I(A1L169), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[3] is o_fifo_rx_rd_data[3] at PIN_D20
o_fifo_rx_rd_data[3] = OUTPUT();


--A1L88 is o_fifo_rx_rd_data[4]~output at IOOBUF_X83_Y73_N16
A1L88 = OUTPUT_BUFFER.O(.I(A1L172), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[4] is o_fifo_rx_rd_data[4] at PIN_D19
o_fifo_rx_rd_data[4] = OUTPUT();


--A1L90 is o_fifo_rx_rd_data[5]~output at IOOBUF_X81_Y73_N16
A1L90 = OUTPUT_BUFFER.O(.I(A1L175), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[5] is o_fifo_rx_rd_data[5] at PIN_A19
o_fifo_rx_rd_data[5] = OUTPUT();


--A1L92 is o_fifo_rx_rd_data[6]~output at IOOBUF_X85_Y73_N2
A1L92 = OUTPUT_BUFFER.O(.I(A1L178), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[6] is o_fifo_rx_rd_data[6] at PIN_D18
o_fifo_rx_rd_data[6] = OUTPUT();


--A1L94 is o_fifo_rx_rd_data[7]~output at IOOBUF_X83_Y73_N9
A1L94 = OUTPUT_BUFFER.O(.I(A1L181), , , , , , , , , , , , , , , , , );


--o_fifo_rx_rd_data[7] is o_fifo_rx_rd_data[7] at PIN_C19
o_fifo_rx_rd_data[7] = OUTPUT();


--A1L75 is o_fifo_rx_empty~output at IOOBUF_X85_Y73_N23
A1L75 = OUTPUT_BUFFER.O(.I(C1L8), , , , , , , , , , , , , , , , , );


--o_fifo_rx_empty is o_fifo_rx_empty at PIN_E24
o_fifo_rx_empty = OUTPUT();



--i_fifo_tx_wr_en is i_fifo_tx_wr_en at PIN_Y12
i_fifo_tx_wr_en = INPUT();



--i_fifo_tx_wr_data[0] is i_fifo_tx_wr_data[0] at PIN_V21
i_fifo_tx_wr_data[0] = INPUT();



--i_fifo_tx_wr_data[1] is i_fifo_tx_wr_data[1] at PIN_F17
i_fifo_tx_wr_data[1] = INPUT();



--i_fifo_tx_wr_data[2] is i_fifo_tx_wr_data[2] at PIN_AC15
i_fifo_tx_wr_data[2] = INPUT();



--i_fifo_tx_wr_data[3] is i_fifo_tx_wr_data[3] at PIN_AF25
i_fifo_tx_wr_data[3] = INPUT();



--i_fifo_tx_wr_data[4] is i_fifo_tx_wr_data[4] at PIN_G13
i_fifo_tx_wr_data[4] = INPUT();



--i_fifo_tx_wr_data[5] is i_fifo_tx_wr_data[5] at PIN_E27
i_fifo_tx_wr_data[5] = INPUT();



--i_fifo_tx_wr_data[6] is i_fifo_tx_wr_data[6] at PIN_AE8
i_fifo_tx_wr_data[6] = INPUT();



--i_fifo_tx_wr_data[7] is i_fifo_tx_wr_data[7] at PIN_AB17
i_fifo_tx_wr_data[7] = INPUT();


--A1L98 is o_fifo_tx_full~output at IOOBUF_X107_Y73_N9
A1L98 = OUTPUT_BUFFER.O(.I(!C2L6), , , , , , , , , , , , , , , , , );


--o_fifo_tx_full is o_fifo_tx_full at PIN_E21
o_fifo_tx_full = OUTPUT();



--i_fifo_tx_rd_en is i_fifo_tx_rd_en at PIN_AE23
i_fifo_tx_rd_en = INPUT();


--A1L101 is o_fifo_tx_rd_data[0]~output at IOOBUF_X74_Y73_N16
A1L101 = OUTPUT_BUFFER.O(.I(C2L78), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[0] is o_fifo_tx_rd_data[0] at PIN_G20
o_fifo_tx_rd_data[0] = OUTPUT();


--A1L103 is o_fifo_tx_rd_data[1]~output at IOOBUF_X79_Y73_N2
A1L103 = OUTPUT_BUFFER.O(.I(C2L79), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[1] is o_fifo_tx_rd_data[1] at PIN_A18
o_fifo_tx_rd_data[1] = OUTPUT();


--A1L105 is o_fifo_tx_rd_data[2]~output at IOOBUF_X72_Y73_N23
A1L105 = OUTPUT_BUFFER.O(.I(C2L80), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[2] is o_fifo_tx_rd_data[2] at PIN_G22
o_fifo_tx_rd_data[2] = OUTPUT();


--A1L107 is o_fifo_tx_rd_data[3]~output at IOOBUF_X81_Y73_N9
A1L107 = OUTPUT_BUFFER.O(.I(C2L81), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[3] is o_fifo_tx_rd_data[3] at PIN_D17
o_fifo_tx_rd_data[3] = OUTPUT();


--A1L109 is o_fifo_tx_rd_data[4]~output at IOOBUF_X79_Y73_N9
A1L109 = OUTPUT_BUFFER.O(.I(C2L82), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[4] is o_fifo_tx_rd_data[4] at PIN_B18
o_fifo_tx_rd_data[4] = OUTPUT();


--A1L111 is o_fifo_tx_rd_data[5]~output at IOOBUF_X81_Y73_N23
A1L111 = OUTPUT_BUFFER.O(.I(C2L83), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[5] is o_fifo_tx_rd_data[5] at PIN_B19
o_fifo_tx_rd_data[5] = OUTPUT();


--A1L113 is o_fifo_tx_rd_data[6]~output at IOOBUF_X81_Y73_N2
A1L113 = OUTPUT_BUFFER.O(.I(C2L84), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[6] is o_fifo_tx_rd_data[6] at PIN_C17
o_fifo_tx_rd_data[6] = OUTPUT();


--A1L115 is o_fifo_tx_rd_data[7]~output at IOOBUF_X72_Y73_N16
A1L115 = OUTPUT_BUFFER.O(.I(C2L85), , , , , , , , , , , , , , , , , );


--o_fifo_tx_rd_data[7] is o_fifo_tx_rd_data[7] at PIN_H21
o_fifo_tx_rd_data[7] = OUTPUT();


--A1L96 is o_fifo_tx_empty~output at IOOBUF_X111_Y73_N9
A1L96 = OUTPUT_BUFFER.O(.I(C2L8), , , , , , , , , , , , , , , , , );


--o_fifo_tx_empty is o_fifo_tx_empty at PIN_E22
o_fifo_tx_empty = OUTPUT();



--i_tx_dv is i_tx_dv at PIN_M2
i_tx_dv = INPUT();



--tx_data[0] is tx_data[0] at PIN_AA3
tx_data[0] = INPUT();



--tx_data[1] is tx_data[1] at PIN_AF17
tx_data[1] = INPUT();



--tx_data[2] is tx_data[2] at PIN_AE11
tx_data[2] = INPUT();



--tx_data[3] is tx_data[3] at PIN_AC24
tx_data[3] = INPUT();



--tx_data[4] is tx_data[4] at PIN_V27
tx_data[4] = INPUT();



--tx_data[5] is tx_data[5] at PIN_D5
tx_data[5] = INPUT();



--tx_data[6] is tx_data[6] at PIN_AF5
tx_data[6] = INPUT();



--tx_data[7] is tx_data[7] at PIN_A3
tx_data[7] = INPUT();


--A1L128 is o_tx_active~output at IOOBUF_X69_Y73_N16
A1L128 = OUTPUT_BUFFER.O(.I(E1_o_tx_active), , , , , , , , , , , , , , , , , );


--o_tx_active is o_tx_active at PIN_G19
o_tx_active = OUTPUT();


--A1L132 is o_tx_serial~output at IOOBUF_X13_Y73_N23
A1L132 = OUTPUT_BUFFER.O(.I(E1_o_tx_serial), , , , , , , , , , , , , , , , , );


--o_tx_serial is o_tx_serial at PIN_G9
o_tx_serial = OUTPUT();


--A1L130 is o_tx_done~output at IOOBUF_X94_Y73_N2
A1L130 = OUTPUT_BUFFER.O(.I(E1_r_tx_done), , , , , , , , , , , , , , , , , );


--o_tx_done is o_tx_done at PIN_F19
o_tx_done = OUTPUT();


--A1L117 is o_rx_dv~output at IOOBUF_X74_Y73_N23
A1L117 = OUTPUT_BUFFER.O(.I(D1_r_rx_dv), , , , , , , , , , , , , , , , , );


--o_rx_dv is o_rx_dv at PIN_G21
o_rx_dv = OUTPUT();


--A1L258 is rx_data[0]~output at IOOBUF_X60_Y73_N23
A1L258 = OUTPUT_BUFFER.O(.I(r_data_in[0]), , , , , , , , , , , , , , , , , );


--rx_data[0] is rx_data[0] at PIN_J15
rx_data[0] = OUTPUT();


--A1L260 is rx_data[1]~output at IOOBUF_X65_Y73_N23
A1L260 = OUTPUT_BUFFER.O(.I(r_data_in[1]), , , , , , , , , , , , , , , , , );


--rx_data[1] is rx_data[1] at PIN_H16
rx_data[1] = OUTPUT();


--A1L262 is rx_data[2]~output at IOOBUF_X65_Y73_N16
A1L262 = OUTPUT_BUFFER.O(.I(r_data_in[2]), , , , , , , , , , , , , , , , , );


--rx_data[2] is rx_data[2] at PIN_J16
rx_data[2] = OUTPUT();


--A1L264 is rx_data[3]~output at IOOBUF_X67_Y73_N9
A1L264 = OUTPUT_BUFFER.O(.I(r_data_in[3]), , , , , , , , , , , , , , , , , );


--rx_data[3] is rx_data[3] at PIN_H17
rx_data[3] = OUTPUT();


--A1L266 is rx_data[4]~output at IOOBUF_X58_Y73_N2
A1L266 = OUTPUT_BUFFER.O(.I(r_data_in[4]), , , , , , , , , , , , , , , , , );


--rx_data[4] is rx_data[4] at PIN_F15
rx_data[4] = OUTPUT();


--A1L268 is rx_data[5]~output at IOOBUF_X65_Y73_N9
A1L268 = OUTPUT_BUFFER.O(.I(r_data_in[5]), , , , , , , , , , , , , , , , , );


--rx_data[5] is rx_data[5] at PIN_G15
rx_data[5] = OUTPUT();


--A1L270 is rx_data[6]~output at IOOBUF_X67_Y73_N2
A1L270 = OUTPUT_BUFFER.O(.I(r_data_in[6]), , , , , , , , , , , , , , , , , );


--rx_data[6] is rx_data[6] at PIN_G16
rx_data[6] = OUTPUT();


--A1L272 is rx_data[7]~output at IOOBUF_X60_Y73_N16
A1L272 = OUTPUT_BUFFER.O(.I(r_data_in[7]), , , , , , , , , , , , , , , , , );


--rx_data[7] is rx_data[7] at PIN_H15
rx_data[7] = OUTPUT();


--A1L22 is i_clk~input at IOIBUF_X0_Y36_N15
A1L22 = INPUT_BUFFER(.I(i_clk), );


--i_clk is i_clk at PIN_Y2
i_clk = INPUT();


--A1L69 is i_rst~input at IOIBUF_X115_Y40_N8
A1L69 = INPUT_BUFFER(.I(i_rst), );


--i_rst is i_rst at PIN_M23
i_rst = INPUT();


--A1L68 is i_rst_sync~input at IOIBUF_X115_Y53_N15
A1L68 = INPUT_BUFFER(.I(i_rst_sync), );


--i_rst_sync is i_rst_sync at PIN_M21
i_rst_sync = INPUT();


--A1L71 is i_rx_serial~input at IOIBUF_X27_Y73_N8
A1L71 = INPUT_BUFFER(.I(i_rx_serial), );


--i_rx_serial is i_rx_serial at PIN_G12
i_rx_serial = INPUT();












--A1L23 is i_clk~inputclkctrl at CLKCTRL_G4
A1L23 = cycloneive_clkctrl(.INCLK[0] = A1L22) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--C1L44 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9]~feeder at LCCOMB_X77_Y65_N2
C1L44 = r_fifo_rx_wr_data[0];


--C1L32 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]~feeder at LCCOMB_X82_Y65_N4
C1L32 = C1_r_wr_index[0];


--C1L35 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]~feeder at LCCOMB_X82_Y65_N26
C1L35 = C1_r_wr_index[1];


--C1L40 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]~feeder at LCCOMB_X82_Y65_N18
C1L40 = C1_r_wr_index[3];


--C1L90 is fifo:fifo_rx|r_rd_index[0]~feeder at LCCOMB_X81_Y65_N10
C1L90 = C1L94;


--C1L42 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]~feeder at LCCOMB_X81_Y65_N6
C1L42 = C1L100;


--C1L51 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[13]~feeder at LCCOMB_X75_Y65_N26
C1L51 = r_fifo_rx_wr_data[2];


--C1L61 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]~feeder at LCCOMB_X75_Y65_N0
C1L61 = r_fifo_rx_wr_data[5];


--C1L68 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23]~feeder at LCCOMB_X75_Y65_N20
C1L68 = r_fifo_rx_wr_data[7];


--C2L44 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]~feeder at LCCOMB_X77_Y68_N24
C2L44 = r_fifo_tx_wr_data[0];


--C2L32 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1]~feeder at LCCOMB_X81_Y68_N24
C2L32 = C2_r_wr_index[0];


--C2L35 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]~feeder at LCCOMB_X81_Y68_N18
C2L35 = C2_r_wr_index[1];


--C2L38 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]~feeder at LCCOMB_X81_Y68_N4
C2L38 = C2_r_wr_index[2];


--C2L91 is fifo:fifo_tx|r_rd_index[2]~feeder at LCCOMB_X81_Y68_N12
C2L91 = C2L97;


--C2L42 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[8]~feeder at LCCOMB_X82_Y68_N24
C2L42 = C2L98;


--C2L48 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]~feeder at LCCOMB_X79_Y68_N28
C2L48 = r_fifo_tx_wr_data[1];


--C2L52 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]~feeder at LCCOMB_X77_Y68_N18
C2L52 = r_fifo_tx_wr_data[2];


--C2L56 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]~feeder at LCCOMB_X79_Y68_N30
C2L56 = r_fifo_tx_wr_data[3];


--C2L60 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]~feeder at LCCOMB_X79_Y68_N0
C2L60 = r_fifo_tx_wr_data[4];


--C2L64 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]~feeder at LCCOMB_X77_Y68_N20
C2L64 = r_fifo_tx_wr_data[5];


--C2L68 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]~feeder at LCCOMB_X79_Y68_N2
C2L68 = r_fifo_tx_wr_data[6];


--C2L72 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]~feeder at LCCOMB_X77_Y68_N30
C2L72 = r_fifo_tx_wr_data[7];


--A1L196 is r_fifo_rx_wr_data[0]~feeder at LCCOMB_X75_Y65_N30
A1L196 = D1_r_rx_byte[0];


--A1L198 is r_fifo_rx_wr_data[1]~feeder at LCCOMB_X75_Y65_N4
A1L198 = D1_r_rx_byte[1];


--A1L200 is r_fifo_rx_wr_data[2]~feeder at LCCOMB_X75_Y65_N6
A1L200 = D1_r_rx_byte[2];


--A1L202 is r_fifo_rx_wr_data[3]~feeder at LCCOMB_X75_Y65_N8
A1L202 = D1_r_rx_byte[3];


--A1L204 is r_fifo_rx_wr_data[4]~feeder at LCCOMB_X75_Y65_N22
A1L204 = D1_r_rx_byte[4];


--A1L206 is r_fifo_rx_wr_data[5]~feeder at LCCOMB_X75_Y65_N28
A1L206 = D1_r_rx_byte[5];


--A1L208 is r_fifo_rx_wr_data[6]~feeder at LCCOMB_X75_Y65_N14
A1L208 = D1_r_rx_byte[6];


--A1L210 is r_fifo_rx_wr_data[7]~feeder at LCCOMB_X75_Y65_N12
A1L210 = D1_r_rx_byte[7];


--A1L218 is r_fifo_tx_wr_data[0]~feeder at LCCOMB_X75_Y68_N4
A1L218 = r_fifo_data_out[0];


--A1L221 is r_fifo_tx_wr_data[2]~feeder at LCCOMB_X75_Y68_N20
A1L221 = r_fifo_data_out[2];


--A1L223 is r_fifo_tx_wr_data[3]~feeder at LCCOMB_X75_Y68_N26
A1L223 = r_fifo_data_out[3];


--A1L225 is r_fifo_tx_wr_data[4]~feeder at LCCOMB_X75_Y68_N28
A1L225 = r_fifo_data_out[4];


--A1L227 is r_fifo_tx_wr_data[5]~feeder at LCCOMB_X75_Y68_N14
A1L227 = r_fifo_data_out[5];


--A1L229 is r_fifo_tx_wr_data[6]~feeder at LCCOMB_X75_Y68_N16
A1L229 = r_fifo_data_out[6];


--A1L231 is r_fifo_tx_wr_data[7]~feeder at LCCOMB_X75_Y68_N6
A1L231 = r_fifo_data_out[7];


--E1L74 is uart_tx:transmitter|r_tx_data[5]~feeder at LCCOMB_X77_Y70_N26
E1L74 = r_tx_data[5];


--E1L70 is uart_tx:transmitter|r_tx_data[2]~feeder at LCCOMB_X77_Y70_N24
E1L70 = r_tx_data[2];


--E1L68 is uart_tx:transmitter|r_tx_data[1]~feeder at LCCOMB_X77_Y70_N30
E1L68 = r_tx_data[1];


--D1L85 is uart_rx:receiver|r_rx_data~feeder at LCCOMB_X75_Y69_N6
D1L85 = D1_r_rx_data_r;


--D1L84 is uart_rx:receiver|r_rx_data_r~feeder at LCCOMB_X58_Y69_N16
D1L84 = A1L71;


--C1L46 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[10]~feeder at LCCOMB_X80_Y65_N28
C1L46 = VCC;


--C1L49 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[12]~feeder at LCCOMB_X80_Y65_N20
C1L49 = VCC;


--C1L53 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[14]~feeder at LCCOMB_X80_Y65_N16
C1L53 = VCC;


--C1L56 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[16]~feeder at LCCOMB_X80_Y65_N0
C1L56 = VCC;


--C1L59 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[18]~feeder at LCCOMB_X80_Y65_N24
C1L59 = VCC;


--C1L63 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[20]~feeder at LCCOMB_X80_Y65_N12
C1L63 = VCC;


--C1L66 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[22]~feeder at LCCOMB_X80_Y65_N4
C1L66 = VCC;


--C1L70 is fifo:fifo_rx|r_fifo_data_rtl_0_bypass[24]~feeder at LCCOMB_X80_Y65_N8
C1L70 = VCC;


--C2L46 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[10]~feeder at LCCOMB_X77_Y68_N22
C2L46 = VCC;


--C2L50 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[12]~feeder at LCCOMB_X79_Y68_N10
C2L50 = VCC;


--C2L54 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[14]~feeder at LCCOMB_X77_Y68_N12
C2L54 = VCC;


--C2L58 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[16]~feeder at LCCOMB_X79_Y68_N20
C2L58 = VCC;


--C2L62 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18]~feeder at LCCOMB_X79_Y68_N14
C2L62 = VCC;


--C2L66 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20]~feeder at LCCOMB_X77_Y68_N14
C2L66 = VCC;


--C2L70 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]~feeder at LCCOMB_X79_Y68_N12
C2L70 = VCC;


--C2L74 is fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24]~feeder at LCCOMB_X77_Y68_N16
C2L74 = VCC;


