$date
	Sat May 31 12:36:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_fsm_tb $end
$var wire 2 ! state [1:0] $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 2 % IDLE $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var reg 2 ( current_state [1:0] $end
$var reg 2 ) next_state [1:0] $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
b0 (
1$
0#
0"
b0 !
$end
#5
1"
#10
0"
0$
#15
1"
#20
b1 )
0"
1#
#25
b1 !
b1 *
b10 )
b1 (
1"
#30
0"
#35
b10 !
b10 *
b0 )
b10 (
1"
#40
0"
0#
#45
b0 !
b0 *
b0 (
1"
#50
b1 )
0"
1#
#55
b1 !
b1 *
b10 )
b1 (
1"
#60
0"
