//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Enum Values
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace Hexagon {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    ADD64_rr	= 15,
    ADDASL	= 16,
    ADD_ri	= 17,
    ADD_ri_cNotPt	= 18,
    ADD_ri_cPt	= 19,
    ADD_ri_cdnNotPt	= 20,
    ADD_ri_cdnPt	= 21,
    ADD_rr	= 22,
    ADD_rr_cNotPt	= 23,
    ADD_rr_cPt	= 24,
    ADD_rr_cdnNotPt	= 25,
    ADD_rr_cdnPt	= 26,
    ADDi_ASLri_V4	= 27,
    ADDi_LSRri_V4	= 28,
    ADDi_MPYri_V4	= 29,
    ADDi_MPYrr_V4	= 30,
    ADDr_ADDri_V4	= 31,
    ADDr_MPYir_V4	= 32,
    ADDr_MPYri_V4	= 33,
    ADDr_MPYrr_V4	= 34,
    ADDr_SUBri_V4	= 35,
    ADDri_SUBr_V4	= 36,
    ADDri_acc	= 37,
    ADDrr_acc	= 38,
    ADJCALLSTACKDOWN	= 39,
    ADJCALLSTACKUP	= 40,
    ADJDYNALLOC	= 41,
    ALLOCFRAME	= 42,
    ALL_pp	= 43,
    AND_pnotp	= 44,
    AND_pp	= 45,
    AND_ri	= 46,
    AND_rr	= 47,
    AND_rr64	= 48,
    AND_rr_cNotPt	= 49,
    AND_rr_cPt	= 50,
    AND_rr_cdnNotPt	= 51,
    AND_rr_cdnPt	= 52,
    ANDd_NOTd_V4	= 53,
    ANDi_ASLri_V4	= 54,
    ANDi_LSRri_V4	= 55,
    ANDr_ANDr_NOTr_V4	= 56,
    ANDr_ANDrr_V4	= 57,
    ANDr_ORrr_V4	= 58,
    ANDr_XORrr_V4	= 59,
    ANY_pp	= 60,
    ARGEXTEND	= 61,
    ASL	= 62,
    ASLH	= 63,
    ASLH_cNotPt_V4	= 64,
    ASLH_cPt_V4	= 65,
    ASLH_cdnNotPt_V4	= 66,
    ASLH_cdnPt_V4	= 67,
    ASL_rr	= 68,
    ASLd_rr_xor_V4	= 69,
    ASRH	= 70,
    ASRH_cNotPt_V4	= 71,
    ASRH_cPt_V4	= 72,
    ASRH_cdnNotPt_V4	= 73,
    ASRH_cdnPt_V4	= 74,
    ASR_ri	= 75,
    ASR_rr	= 76,
    ASR_rr_acc	= 77,
    ASRd_ri	= 78,
    ASRd_rr	= 79,
    ASRd_rr_xor_V4	= 80,
    BARRIER	= 81,
    BRCOND	= 82,
    BR_JT	= 83,
    CALL	= 84,
    CALLR	= 85,
    CALLRv3	= 86,
    CALLv3	= 87,
    CMPEHexagon4rr	= 88,
    CMPEQri	= 89,
    CMPEQrr	= 90,
    CMPGEUri	= 91,
    CMPGEri	= 92,
    CMPGT64rr	= 93,
    CMPGTU64rr	= 94,
    CMPGTUri	= 95,
    CMPGTUrr	= 96,
    CMPGTri	= 97,
    CMPGTrr	= 98,
    CMPLTrr	= 99,
    CMPbEQri_V4	= 100,
    CMPbEQrr_sbsb_V4	= 101,
    CMPbEQrr_ubub_V4	= 102,
    CMPbGTUri_V4	= 103,
    CMPbGTUrr_V4	= 104,
    CMPbGTri_V4	= 105,
    CMPbGTrr_V4	= 106,
    CMPhEQri_V4	= 107,
    CMPhEQrr_shl_V4	= 108,
    CMPhEQrr_xor_V4	= 109,
    CMPhGTUri_V4	= 110,
    CMPhGTUrr_V4	= 111,
    CMPhGTri_V4	= 112,
    CMPhGTrr_shl_V4	= 113,
    COMBINE_rr	= 114,
    COMBINE_rr_cNotPt	= 115,
    COMBINE_rr_cPt	= 116,
    COMBINE_rr_cdnNotPt	= 117,
    COMBINE_rr_cdnPt	= 118,
    CONST32	= 119,
    CONST32GP_set	= 120,
    CONST32_Int_Real	= 121,
    CONST32_Label	= 122,
    CONST32_set	= 123,
    CONST32_set_jt	= 124,
    CONST64_Int_Real	= 125,
    DEALLOCFRAME	= 126,
    DEALLOC_RET_V4	= 127,
    DEALLOC_RET_cNotPt_V4	= 128,
    DEALLOC_RET_cNotdnPnt_V4	= 129,
    DEALLOC_RET_cNotdnPt_V4	= 130,
    DEALLOC_RET_cPt_V4	= 131,
    DEALLOC_RET_cdnPnt_V4	= 132,
    DEALLOC_RET_cdnPt_V4	= 133,
    ENDLOOP0	= 134,
    HEXAGON_A4_cround_ri	= 135,
    HEXAGON_A4_cround_rr	= 136,
    HEXAGON_A4_modwrapu	= 137,
    HEXAGON_A4_round_ri	= 138,
    HEXAGON_A4_round_ri_sat	= 139,
    HEXAGON_A4_round_rr	= 140,
    HEXAGON_A4_round_rr_sat	= 141,
    HEXAGON_C2_bitsclr	= 142,
    HEXAGON_C2_bitsclri	= 143,
    HEXAGON_C2_bitsset	= 144,
    HEXAGON_M4_and_and	= 145,
    HEXAGON_M4_and_andn	= 146,
    HEXAGON_M4_and_or	= 147,
    HEXAGON_M4_and_xor	= 148,
    HEXAGON_M4_or_and	= 149,
    HEXAGON_M4_or_andn	= 150,
    HEXAGON_M4_or_or	= 151,
    HEXAGON_M4_or_xor	= 152,
    HEXAGON_M4_xor_and	= 153,
    HEXAGON_M4_xor_andn	= 154,
    HEXAGON_M4_xor_or	= 155,
    HEXAGON_S2_brev	= 156,
    HEXAGON_S2_deinterleave	= 157,
    HEXAGON_S2_insert	= 158,
    HEXAGON_S2_insert_rp	= 159,
    HEXAGON_S2_insertp	= 160,
    HEXAGON_S2_insertp_rp	= 161,
    HEXAGON_S2_interleave	= 162,
    HEXAGON_S2_lfsp	= 163,
    HEXAGON_S2_tableidxb_goodsyntax	= 164,
    HEXAGON_S2_tableidxd_goodsyntax	= 165,
    HEXAGON_S2_tableidxh_goodsyntax	= 166,
    HEXAGON_S2_tableidxw_goodsyntax	= 167,
    HEXAGON_S2_vspliceib	= 168,
    HEXAGON_S2_vsplicerb	= 169,
    HEXAGON_S4_or_andi	= 170,
    HEXAGON_S4_or_andix	= 171,
    HEXAGON_S4_or_ori	= 172,
    Hexagon_A2_abs	= 173,
    Hexagon_A2_absp	= 174,
    Hexagon_A2_abssat	= 175,
    Hexagon_A2_add	= 176,
    Hexagon_A2_addh_h16_hh	= 177,
    Hexagon_A2_addh_h16_hl	= 178,
    Hexagon_A2_addh_h16_lh	= 179,
    Hexagon_A2_addh_h16_ll	= 180,
    Hexagon_A2_addh_h16_sat_hh	= 181,
    Hexagon_A2_addh_h16_sat_hl	= 182,
    Hexagon_A2_addh_h16_sat_lh	= 183,
    Hexagon_A2_addh_h16_sat_ll	= 184,
    Hexagon_A2_addh_l16_hl	= 185,
    Hexagon_A2_addh_l16_ll	= 186,
    Hexagon_A2_addh_l16_sat_hl	= 187,
    Hexagon_A2_addh_l16_sat_ll	= 188,
    Hexagon_A2_addi	= 189,
    Hexagon_A2_addp	= 190,
    Hexagon_A2_addpsat	= 191,
    Hexagon_A2_addsat	= 192,
    Hexagon_A2_addsp	= 193,
    Hexagon_A2_and	= 194,
    Hexagon_A2_andir	= 195,
    Hexagon_A2_andp	= 196,
    Hexagon_A2_aslh	= 197,
    Hexagon_A2_asrh	= 198,
    Hexagon_A2_combine_hh	= 199,
    Hexagon_A2_combine_hl	= 200,
    Hexagon_A2_combine_lh	= 201,
    Hexagon_A2_combine_ll	= 202,
    Hexagon_A2_combineii	= 203,
    Hexagon_A2_combinew	= 204,
    Hexagon_A2_max	= 205,
    Hexagon_A2_maxp	= 206,
    Hexagon_A2_maxu	= 207,
    Hexagon_A2_maxup	= 208,
    Hexagon_A2_min	= 209,
    Hexagon_A2_minu	= 210,
    Hexagon_A2_neg	= 211,
    Hexagon_A2_negp	= 212,
    Hexagon_A2_negsat	= 213,
    Hexagon_A2_not	= 214,
    Hexagon_A2_notp	= 215,
    Hexagon_A2_or	= 216,
    Hexagon_A2_orir	= 217,
    Hexagon_A2_orp	= 218,
    Hexagon_A2_sat	= 219,
    Hexagon_A2_satb	= 220,
    Hexagon_A2_sath	= 221,
    Hexagon_A2_satub	= 222,
    Hexagon_A2_satuh	= 223,
    Hexagon_A2_sub	= 224,
    Hexagon_A2_subh_h16_hh	= 225,
    Hexagon_A2_subh_h16_hl	= 226,
    Hexagon_A2_subh_h16_lh	= 227,
    Hexagon_A2_subh_h16_ll	= 228,
    Hexagon_A2_subh_h16_sat_hh	= 229,
    Hexagon_A2_subh_h16_sat_hl	= 230,
    Hexagon_A2_subh_h16_sat_lh	= 231,
    Hexagon_A2_subh_h16_sat_ll	= 232,
    Hexagon_A2_subh_l16_hl	= 233,
    Hexagon_A2_subh_l16_ll	= 234,
    Hexagon_A2_subh_l16_sat_hl	= 235,
    Hexagon_A2_subh_l16_sat_ll	= 236,
    Hexagon_A2_subp	= 237,
    Hexagon_A2_subri	= 238,
    Hexagon_A2_subsat	= 239,
    Hexagon_A2_svaddh	= 240,
    Hexagon_A2_svaddhs	= 241,
    Hexagon_A2_svadduhs	= 242,
    Hexagon_A2_svavgh	= 243,
    Hexagon_A2_svavghs	= 244,
    Hexagon_A2_svnavgh	= 245,
    Hexagon_A2_svsubh	= 246,
    Hexagon_A2_svsubhs	= 247,
    Hexagon_A2_svsubuhs	= 248,
    Hexagon_A2_swiz	= 249,
    Hexagon_A2_sxtb	= 250,
    Hexagon_A2_sxth	= 251,
    Hexagon_A2_sxtw	= 252,
    Hexagon_A2_tfr	= 253,
    Hexagon_A2_tfrih	= 254,
    Hexagon_A2_tfril	= 255,
    Hexagon_A2_tfrp	= 256,
    Hexagon_A2_tfrpi	= 257,
    Hexagon_A2_tfrsi	= 258,
    Hexagon_A2_vabsh	= 259,
    Hexagon_A2_vabshsat	= 260,
    Hexagon_A2_vabsw	= 261,
    Hexagon_A2_vabswsat	= 262,
    Hexagon_A2_vaddh	= 263,
    Hexagon_A2_vaddhs	= 264,
    Hexagon_A2_vaddub	= 265,
    Hexagon_A2_vaddubs	= 266,
    Hexagon_A2_vadduhs	= 267,
    Hexagon_A2_vaddw	= 268,
    Hexagon_A2_vaddws	= 269,
    Hexagon_A2_vavgh	= 270,
    Hexagon_A2_vavghcr	= 271,
    Hexagon_A2_vavghr	= 272,
    Hexagon_A2_vavgub	= 273,
    Hexagon_A2_vavgubr	= 274,
    Hexagon_A2_vavguh	= 275,
    Hexagon_A2_vavguhr	= 276,
    Hexagon_A2_vavguw	= 277,
    Hexagon_A2_vavguwr	= 278,
    Hexagon_A2_vavgw	= 279,
    Hexagon_A2_vavgwcr	= 280,
    Hexagon_A2_vavgwr	= 281,
    Hexagon_A2_vcmpbeq	= 282,
    Hexagon_A2_vcmpbgtu	= 283,
    Hexagon_A2_vcmpheq	= 284,
    Hexagon_A2_vcmphgt	= 285,
    Hexagon_A2_vcmphgtu	= 286,
    Hexagon_A2_vcmpweq	= 287,
    Hexagon_A2_vcmpwgt	= 288,
    Hexagon_A2_vcmpwgtu	= 289,
    Hexagon_A2_vconj	= 290,
    Hexagon_A2_vmaxh	= 291,
    Hexagon_A2_vmaxub	= 292,
    Hexagon_A2_vmaxuh	= 293,
    Hexagon_A2_vmaxuw	= 294,
    Hexagon_A2_vmaxw	= 295,
    Hexagon_A2_vminh	= 296,
    Hexagon_A2_vminub	= 297,
    Hexagon_A2_vminuh	= 298,
    Hexagon_A2_vminuw	= 299,
    Hexagon_A2_vminw	= 300,
    Hexagon_A2_vnavgh	= 301,
    Hexagon_A2_vnavghcr	= 302,
    Hexagon_A2_vnavghr	= 303,
    Hexagon_A2_vnavgw	= 304,
    Hexagon_A2_vnavgwcr	= 305,
    Hexagon_A2_vnavgwr	= 306,
    Hexagon_A2_vraddub	= 307,
    Hexagon_A2_vraddub_acc	= 308,
    Hexagon_A2_vrsadub	= 309,
    Hexagon_A2_vrsadub_acc	= 310,
    Hexagon_A2_vsubh	= 311,
    Hexagon_A2_vsubhs	= 312,
    Hexagon_A2_vsubub	= 313,
    Hexagon_A2_vsububs	= 314,
    Hexagon_A2_vsubuhs	= 315,
    Hexagon_A2_vsubw	= 316,
    Hexagon_A2_vsubws	= 317,
    Hexagon_A2_xor	= 318,
    Hexagon_A2_xorp	= 319,
    Hexagon_A2_zxtb	= 320,
    Hexagon_A2_zxth	= 321,
    Hexagon_A4_andn	= 322,
    Hexagon_A4_combineir	= 323,
    Hexagon_A4_combineri	= 324,
    Hexagon_A4_orn	= 325,
    Hexagon_A4_rcmpeq	= 326,
    Hexagon_A4_rcmpeqi	= 327,
    Hexagon_A4_rcmpneq	= 328,
    Hexagon_A4_rcmpneqi	= 329,
    Hexagon_C2_all8	= 330,
    Hexagon_C2_and	= 331,
    Hexagon_C2_andn	= 332,
    Hexagon_C2_any8	= 333,
    Hexagon_C2_cmpeq	= 334,
    Hexagon_C2_cmpeqi	= 335,
    Hexagon_C2_cmpeqp	= 336,
    Hexagon_C2_cmpgei	= 337,
    Hexagon_C2_cmpgeui	= 338,
    Hexagon_C2_cmpgt	= 339,
    Hexagon_C2_cmpgti	= 340,
    Hexagon_C2_cmpgtp	= 341,
    Hexagon_C2_cmpgtu	= 342,
    Hexagon_C2_cmpgtui	= 343,
    Hexagon_C2_cmpgtup	= 344,
    Hexagon_C2_cmplt	= 345,
    Hexagon_C2_cmpltu	= 346,
    Hexagon_C2_mask	= 347,
    Hexagon_C2_mux	= 348,
    Hexagon_C2_muxii	= 349,
    Hexagon_C2_muxir	= 350,
    Hexagon_C2_muxri	= 351,
    Hexagon_C2_not	= 352,
    Hexagon_C2_or	= 353,
    Hexagon_C2_orn	= 354,
    Hexagon_C2_pxfer_map	= 355,
    Hexagon_C2_tfrpr	= 356,
    Hexagon_C2_tfrrp	= 357,
    Hexagon_C2_vitpack	= 358,
    Hexagon_C2_vmux	= 359,
    Hexagon_C2_xor	= 360,
    Hexagon_C4_and_and	= 361,
    Hexagon_C4_and_andn	= 362,
    Hexagon_C4_and_or	= 363,
    Hexagon_C4_and_orn	= 364,
    Hexagon_C4_cmplte	= 365,
    Hexagon_C4_cmpltei	= 366,
    Hexagon_C4_cmplteu	= 367,
    Hexagon_C4_cmplteui	= 368,
    Hexagon_C4_cmpneq	= 369,
    Hexagon_C4_cmpneqi	= 370,
    Hexagon_C4_fastcorner9	= 371,
    Hexagon_C4_fastcorner9_not	= 372,
    Hexagon_C4_or_and	= 373,
    Hexagon_C4_or_andn	= 374,
    Hexagon_C4_or_or	= 375,
    Hexagon_C4_or_orn	= 376,
    Hexagon_M2_acci	= 377,
    Hexagon_M2_accii	= 378,
    Hexagon_M2_cmaci_s0	= 379,
    Hexagon_M2_cmacr_s0	= 380,
    Hexagon_M2_cmacs_s0	= 381,
    Hexagon_M2_cmacs_s1	= 382,
    Hexagon_M2_cmacsc_s0	= 383,
    Hexagon_M2_cmacsc_s1	= 384,
    Hexagon_M2_cmpyi_s0	= 385,
    Hexagon_M2_cmpyr_s0	= 386,
    Hexagon_M2_cmpyrs_s0	= 387,
    Hexagon_M2_cmpyrs_s1	= 388,
    Hexagon_M2_cmpyrsc_s0	= 389,
    Hexagon_M2_cmpyrsc_s1	= 390,
    Hexagon_M2_cmpys_s0	= 391,
    Hexagon_M2_cmpys_s1	= 392,
    Hexagon_M2_cmpysc_s0	= 393,
    Hexagon_M2_cmpysc_s1	= 394,
    Hexagon_M2_cnacs_s0	= 395,
    Hexagon_M2_cnacs_s1	= 396,
    Hexagon_M2_cnacsc_s0	= 397,
    Hexagon_M2_cnacsc_s1	= 398,
    Hexagon_M2_dpmpyss_acc_s0	= 399,
    Hexagon_M2_dpmpyss_nac_s0	= 400,
    Hexagon_M2_dpmpyss_rnd_s0	= 401,
    Hexagon_M2_dpmpyss_s0	= 402,
    Hexagon_M2_dpmpyuu_acc_s0	= 403,
    Hexagon_M2_dpmpyuu_nac_s0	= 404,
    Hexagon_M2_dpmpyuu_s0	= 405,
    Hexagon_M2_hmmpyh_rs1	= 406,
    Hexagon_M2_hmmpyl_rs1	= 407,
    Hexagon_M2_maci	= 408,
    Hexagon_M2_macsin	= 409,
    Hexagon_M2_macsip	= 410,
    Hexagon_M2_mmachs_rs0	= 411,
    Hexagon_M2_mmachs_rs1	= 412,
    Hexagon_M2_mmachs_s0	= 413,
    Hexagon_M2_mmachs_s1	= 414,
    Hexagon_M2_mmacls_rs0	= 415,
    Hexagon_M2_mmacls_rs1	= 416,
    Hexagon_M2_mmacls_s0	= 417,
    Hexagon_M2_mmacls_s1	= 418,
    Hexagon_M2_mmacuhs_rs0	= 419,
    Hexagon_M2_mmacuhs_rs1	= 420,
    Hexagon_M2_mmacuhs_s0	= 421,
    Hexagon_M2_mmacuhs_s1	= 422,
    Hexagon_M2_mmaculs_rs0	= 423,
    Hexagon_M2_mmaculs_rs1	= 424,
    Hexagon_M2_mmaculs_s0	= 425,
    Hexagon_M2_mmaculs_s1	= 426,
    Hexagon_M2_mmpyh_rs0	= 427,
    Hexagon_M2_mmpyh_rs1	= 428,
    Hexagon_M2_mmpyh_s0	= 429,
    Hexagon_M2_mmpyh_s1	= 430,
    Hexagon_M2_mmpyl_rs0	= 431,
    Hexagon_M2_mmpyl_rs1	= 432,
    Hexagon_M2_mmpyl_s0	= 433,
    Hexagon_M2_mmpyl_s1	= 434,
    Hexagon_M2_mmpyuh_rs0	= 435,
    Hexagon_M2_mmpyuh_rs1	= 436,
    Hexagon_M2_mmpyuh_s0	= 437,
    Hexagon_M2_mmpyuh_s1	= 438,
    Hexagon_M2_mmpyul_rs0	= 439,
    Hexagon_M2_mmpyul_rs1	= 440,
    Hexagon_M2_mmpyul_s0	= 441,
    Hexagon_M2_mmpyul_s1	= 442,
    Hexagon_M2_mpy_acc_hh_s0	= 443,
    Hexagon_M2_mpy_acc_hh_s1	= 444,
    Hexagon_M2_mpy_acc_hl_s0	= 445,
    Hexagon_M2_mpy_acc_hl_s1	= 446,
    Hexagon_M2_mpy_acc_lh_s0	= 447,
    Hexagon_M2_mpy_acc_lh_s1	= 448,
    Hexagon_M2_mpy_acc_ll_s0	= 449,
    Hexagon_M2_mpy_acc_ll_s1	= 450,
    Hexagon_M2_mpy_acc_sat_hh_s0	= 451,
    Hexagon_M2_mpy_acc_sat_hh_s1	= 452,
    Hexagon_M2_mpy_acc_sat_hl_s0	= 453,
    Hexagon_M2_mpy_acc_sat_hl_s1	= 454,
    Hexagon_M2_mpy_acc_sat_lh_s0	= 455,
    Hexagon_M2_mpy_acc_sat_lh_s1	= 456,
    Hexagon_M2_mpy_acc_sat_ll_s0	= 457,
    Hexagon_M2_mpy_acc_sat_ll_s1	= 458,
    Hexagon_M2_mpy_hh_s0	= 459,
    Hexagon_M2_mpy_hh_s1	= 460,
    Hexagon_M2_mpy_hl_s0	= 461,
    Hexagon_M2_mpy_hl_s1	= 462,
    Hexagon_M2_mpy_lh_s0	= 463,
    Hexagon_M2_mpy_lh_s1	= 464,
    Hexagon_M2_mpy_ll_s0	= 465,
    Hexagon_M2_mpy_ll_s1	= 466,
    Hexagon_M2_mpy_nac_hh_s0	= 467,
    Hexagon_M2_mpy_nac_hh_s1	= 468,
    Hexagon_M2_mpy_nac_hl_s0	= 469,
    Hexagon_M2_mpy_nac_hl_s1	= 470,
    Hexagon_M2_mpy_nac_lh_s0	= 471,
    Hexagon_M2_mpy_nac_lh_s1	= 472,
    Hexagon_M2_mpy_nac_ll_s0	= 473,
    Hexagon_M2_mpy_nac_ll_s1	= 474,
    Hexagon_M2_mpy_nac_sat_hh_s0	= 475,
    Hexagon_M2_mpy_nac_sat_hh_s1	= 476,
    Hexagon_M2_mpy_nac_sat_hl_s0	= 477,
    Hexagon_M2_mpy_nac_sat_hl_s1	= 478,
    Hexagon_M2_mpy_nac_sat_lh_s0	= 479,
    Hexagon_M2_mpy_nac_sat_lh_s1	= 480,
    Hexagon_M2_mpy_nac_sat_ll_s0	= 481,
    Hexagon_M2_mpy_nac_sat_ll_s1	= 482,
    Hexagon_M2_mpy_rnd_hh_s0	= 483,
    Hexagon_M2_mpy_rnd_hh_s1	= 484,
    Hexagon_M2_mpy_rnd_hl_s0	= 485,
    Hexagon_M2_mpy_rnd_hl_s1	= 486,
    Hexagon_M2_mpy_rnd_lh_s0	= 487,
    Hexagon_M2_mpy_rnd_lh_s1	= 488,
    Hexagon_M2_mpy_rnd_ll_s0	= 489,
    Hexagon_M2_mpy_rnd_ll_s1	= 490,
    Hexagon_M2_mpy_sat_hh_s0	= 491,
    Hexagon_M2_mpy_sat_hh_s1	= 492,
    Hexagon_M2_mpy_sat_hl_s0	= 493,
    Hexagon_M2_mpy_sat_hl_s1	= 494,
    Hexagon_M2_mpy_sat_lh_s0	= 495,
    Hexagon_M2_mpy_sat_lh_s1	= 496,
    Hexagon_M2_mpy_sat_ll_s0	= 497,
    Hexagon_M2_mpy_sat_ll_s1	= 498,
    Hexagon_M2_mpy_sat_rnd_hh_s0	= 499,
    Hexagon_M2_mpy_sat_rnd_hh_s1	= 500,
    Hexagon_M2_mpy_sat_rnd_hl_s0	= 501,
    Hexagon_M2_mpy_sat_rnd_hl_s1	= 502,
    Hexagon_M2_mpy_sat_rnd_lh_s0	= 503,
    Hexagon_M2_mpy_sat_rnd_lh_s1	= 504,
    Hexagon_M2_mpy_sat_rnd_ll_s0	= 505,
    Hexagon_M2_mpy_sat_rnd_ll_s1	= 506,
    Hexagon_M2_mpy_up	= 507,
    Hexagon_M2_mpyd_acc_hh_s0	= 508,
    Hexagon_M2_mpyd_acc_hh_s1	= 509,
    Hexagon_M2_mpyd_acc_hl_s0	= 510,
    Hexagon_M2_mpyd_acc_hl_s1	= 511,
    Hexagon_M2_mpyd_acc_lh_s0	= 512,
    Hexagon_M2_mpyd_acc_lh_s1	= 513,
    Hexagon_M2_mpyd_acc_ll_s0	= 514,
    Hexagon_M2_mpyd_acc_ll_s1	= 515,
    Hexagon_M2_mpyd_hh_s0	= 516,
    Hexagon_M2_mpyd_hh_s1	= 517,
    Hexagon_M2_mpyd_hl_s0	= 518,
    Hexagon_M2_mpyd_hl_s1	= 519,
    Hexagon_M2_mpyd_lh_s0	= 520,
    Hexagon_M2_mpyd_lh_s1	= 521,
    Hexagon_M2_mpyd_ll_s0	= 522,
    Hexagon_M2_mpyd_ll_s1	= 523,
    Hexagon_M2_mpyd_nac_hh_s0	= 524,
    Hexagon_M2_mpyd_nac_hh_s1	= 525,
    Hexagon_M2_mpyd_nac_hl_s0	= 526,
    Hexagon_M2_mpyd_nac_hl_s1	= 527,
    Hexagon_M2_mpyd_nac_lh_s0	= 528,
    Hexagon_M2_mpyd_nac_lh_s1	= 529,
    Hexagon_M2_mpyd_nac_ll_s0	= 530,
    Hexagon_M2_mpyd_nac_ll_s1	= 531,
    Hexagon_M2_mpyd_rnd_hh_s0	= 532,
    Hexagon_M2_mpyd_rnd_hh_s1	= 533,
    Hexagon_M2_mpyd_rnd_hl_s0	= 534,
    Hexagon_M2_mpyd_rnd_hl_s1	= 535,
    Hexagon_M2_mpyd_rnd_lh_s0	= 536,
    Hexagon_M2_mpyd_rnd_lh_s1	= 537,
    Hexagon_M2_mpyd_rnd_ll_s0	= 538,
    Hexagon_M2_mpyd_rnd_ll_s1	= 539,
    Hexagon_M2_mpyi	= 540,
    Hexagon_M2_mpyu_acc_hh_s0	= 541,
    Hexagon_M2_mpyu_acc_hh_s1	= 542,
    Hexagon_M2_mpyu_acc_hl_s0	= 543,
    Hexagon_M2_mpyu_acc_hl_s1	= 544,
    Hexagon_M2_mpyu_acc_lh_s0	= 545,
    Hexagon_M2_mpyu_acc_lh_s1	= 546,
    Hexagon_M2_mpyu_acc_ll_s0	= 547,
    Hexagon_M2_mpyu_acc_ll_s1	= 548,
    Hexagon_M2_mpyu_hh_s0	= 549,
    Hexagon_M2_mpyu_hh_s1	= 550,
    Hexagon_M2_mpyu_hl_s0	= 551,
    Hexagon_M2_mpyu_hl_s1	= 552,
    Hexagon_M2_mpyu_lh_s0	= 553,
    Hexagon_M2_mpyu_lh_s1	= 554,
    Hexagon_M2_mpyu_ll_s0	= 555,
    Hexagon_M2_mpyu_ll_s1	= 556,
    Hexagon_M2_mpyu_nac_hh_s0	= 557,
    Hexagon_M2_mpyu_nac_hh_s1	= 558,
    Hexagon_M2_mpyu_nac_hl_s0	= 559,
    Hexagon_M2_mpyu_nac_hl_s1	= 560,
    Hexagon_M2_mpyu_nac_lh_s0	= 561,
    Hexagon_M2_mpyu_nac_lh_s1	= 562,
    Hexagon_M2_mpyu_nac_ll_s0	= 563,
    Hexagon_M2_mpyu_nac_ll_s1	= 564,
    Hexagon_M2_mpyu_up	= 565,
    Hexagon_M2_mpyud_acc_hh_s0	= 566,
    Hexagon_M2_mpyud_acc_hh_s1	= 567,
    Hexagon_M2_mpyud_acc_hl_s0	= 568,
    Hexagon_M2_mpyud_acc_hl_s1	= 569,
    Hexagon_M2_mpyud_acc_lh_s0	= 570,
    Hexagon_M2_mpyud_acc_lh_s1	= 571,
    Hexagon_M2_mpyud_acc_ll_s0	= 572,
    Hexagon_M2_mpyud_acc_ll_s1	= 573,
    Hexagon_M2_mpyud_hh_s0	= 574,
    Hexagon_M2_mpyud_hh_s1	= 575,
    Hexagon_M2_mpyud_hl_s0	= 576,
    Hexagon_M2_mpyud_hl_s1	= 577,
    Hexagon_M2_mpyud_lh_s0	= 578,
    Hexagon_M2_mpyud_lh_s1	= 579,
    Hexagon_M2_mpyud_ll_s0	= 580,
    Hexagon_M2_mpyud_ll_s1	= 581,
    Hexagon_M2_mpyud_nac_hh_s0	= 582,
    Hexagon_M2_mpyud_nac_hh_s1	= 583,
    Hexagon_M2_mpyud_nac_hl_s0	= 584,
    Hexagon_M2_mpyud_nac_hl_s1	= 585,
    Hexagon_M2_mpyud_nac_lh_s0	= 586,
    Hexagon_M2_mpyud_nac_lh_s1	= 587,
    Hexagon_M2_mpyud_nac_ll_s0	= 588,
    Hexagon_M2_mpyud_nac_ll_s1	= 589,
    Hexagon_M2_mpyui	= 590,
    Hexagon_M2_nacci	= 591,
    Hexagon_M2_naccii	= 592,
    Hexagon_M2_subacc	= 593,
    Hexagon_M2_vabsdiffh	= 594,
    Hexagon_M2_vabsdiffw	= 595,
    Hexagon_M2_vcmac_s0_sat_i	= 596,
    Hexagon_M2_vcmac_s0_sat_r	= 597,
    Hexagon_M2_vcmpy_s0_sat_i	= 598,
    Hexagon_M2_vcmpy_s0_sat_r	= 599,
    Hexagon_M2_vcmpy_s1_sat_i	= 600,
    Hexagon_M2_vcmpy_s1_sat_r	= 601,
    Hexagon_M2_vdmacs_s0	= 602,
    Hexagon_M2_vdmacs_s1	= 603,
    Hexagon_M2_vdmpyrs_s0	= 604,
    Hexagon_M2_vdmpyrs_s1	= 605,
    Hexagon_M2_vdmpys_s0	= 606,
    Hexagon_M2_vdmpys_s1	= 607,
    Hexagon_M2_vmac2	= 608,
    Hexagon_M2_vmac2es	= 609,
    Hexagon_M2_vmac2es_s0	= 610,
    Hexagon_M2_vmac2es_s1	= 611,
    Hexagon_M2_vmac2s_s0	= 612,
    Hexagon_M2_vmac2s_s1	= 613,
    Hexagon_M2_vmpy2es_s0	= 614,
    Hexagon_M2_vmpy2es_s1	= 615,
    Hexagon_M2_vmpy2s_s0	= 616,
    Hexagon_M2_vmpy2s_s0pack	= 617,
    Hexagon_M2_vmpy2s_s1	= 618,
    Hexagon_M2_vmpy2s_s1pack	= 619,
    Hexagon_M2_vradduh	= 620,
    Hexagon_M2_vrcmaci_s0	= 621,
    Hexagon_M2_vrcmaci_s0c	= 622,
    Hexagon_M2_vrcmacr_s0	= 623,
    Hexagon_M2_vrcmacr_s0c	= 624,
    Hexagon_M2_vrcmpyi_s0	= 625,
    Hexagon_M2_vrcmpyi_s0c	= 626,
    Hexagon_M2_vrcmpyr_s0	= 627,
    Hexagon_M2_vrcmpyr_s0c	= 628,
    Hexagon_M2_vrcmpys_acc_s1	= 629,
    Hexagon_M2_vrcmpys_s1	= 630,
    Hexagon_M2_vrcmpys_s1rp	= 631,
    Hexagon_M2_vrmac_s0	= 632,
    Hexagon_M2_vrmpy_s0	= 633,
    Hexagon_M2_xor_xacc	= 634,
    Hexagon_M4_xor_xacc	= 635,
    Hexagon_S2_addasl_rrri	= 636,
    Hexagon_S2_asl_i_p	= 637,
    Hexagon_S2_asl_i_p_acc	= 638,
    Hexagon_S2_asl_i_p_and	= 639,
    Hexagon_S2_asl_i_p_nac	= 640,
    Hexagon_S2_asl_i_p_or	= 641,
    Hexagon_S2_asl_i_p_xacc	= 642,
    Hexagon_S2_asl_i_r	= 643,
    Hexagon_S2_asl_i_r_acc	= 644,
    Hexagon_S2_asl_i_r_and	= 645,
    Hexagon_S2_asl_i_r_nac	= 646,
    Hexagon_S2_asl_i_r_or	= 647,
    Hexagon_S2_asl_i_r_sat	= 648,
    Hexagon_S2_asl_i_r_xacc	= 649,
    Hexagon_S2_asl_i_vh	= 650,
    Hexagon_S2_asl_i_vw	= 651,
    Hexagon_S2_asl_r_p	= 652,
    Hexagon_S2_asl_r_p_acc	= 653,
    Hexagon_S2_asl_r_p_and	= 654,
    Hexagon_S2_asl_r_p_nac	= 655,
    Hexagon_S2_asl_r_p_or	= 656,
    Hexagon_S2_asl_r_r	= 657,
    Hexagon_S2_asl_r_r_acc	= 658,
    Hexagon_S2_asl_r_r_and	= 659,
    Hexagon_S2_asl_r_r_nac	= 660,
    Hexagon_S2_asl_r_r_or	= 661,
    Hexagon_S2_asl_r_r_sat	= 662,
    Hexagon_S2_asl_r_vh	= 663,
    Hexagon_S2_asl_r_vw	= 664,
    Hexagon_S2_asr_i_p	= 665,
    Hexagon_S2_asr_i_p_acc	= 666,
    Hexagon_S2_asr_i_p_and	= 667,
    Hexagon_S2_asr_i_p_nac	= 668,
    Hexagon_S2_asr_i_p_or	= 669,
    Hexagon_S2_asr_i_r	= 670,
    Hexagon_S2_asr_i_r_acc	= 671,
    Hexagon_S2_asr_i_r_and	= 672,
    Hexagon_S2_asr_i_r_nac	= 673,
    Hexagon_S2_asr_i_r_or	= 674,
    Hexagon_S2_asr_i_r_rnd	= 675,
    Hexagon_S2_asr_i_r_rnd_goodsyntax	= 676,
    Hexagon_S2_asr_i_svw_trun	= 677,
    Hexagon_S2_asr_i_vh	= 678,
    Hexagon_S2_asr_i_vw	= 679,
    Hexagon_S2_asr_r_p	= 680,
    Hexagon_S2_asr_r_p_acc	= 681,
    Hexagon_S2_asr_r_p_and	= 682,
    Hexagon_S2_asr_r_p_nac	= 683,
    Hexagon_S2_asr_r_p_or	= 684,
    Hexagon_S2_asr_r_r	= 685,
    Hexagon_S2_asr_r_r_acc	= 686,
    Hexagon_S2_asr_r_r_and	= 687,
    Hexagon_S2_asr_r_r_nac	= 688,
    Hexagon_S2_asr_r_r_or	= 689,
    Hexagon_S2_asr_r_r_sat	= 690,
    Hexagon_S2_asr_r_svw_trun	= 691,
    Hexagon_S2_asr_r_vh	= 692,
    Hexagon_S2_asr_r_vw	= 693,
    Hexagon_S2_cl0	= 694,
    Hexagon_S2_cl0p	= 695,
    Hexagon_S2_cl1	= 696,
    Hexagon_S2_cl1p	= 697,
    Hexagon_S2_clb	= 698,
    Hexagon_S2_clbnorm	= 699,
    Hexagon_S2_clbp	= 700,
    Hexagon_S2_clrbit_i	= 701,
    Hexagon_S2_clrbit_r	= 702,
    Hexagon_S2_ct0	= 703,
    Hexagon_S2_ct1	= 704,
    Hexagon_S2_extractu	= 705,
    Hexagon_S2_extractu_rp	= 706,
    Hexagon_S2_extractup	= 707,
    Hexagon_S2_extractup_rp	= 708,
    Hexagon_S2_lsl_r_p	= 709,
    Hexagon_S2_lsl_r_p_acc	= 710,
    Hexagon_S2_lsl_r_p_and	= 711,
    Hexagon_S2_lsl_r_p_nac	= 712,
    Hexagon_S2_lsl_r_p_or	= 713,
    Hexagon_S2_lsl_r_r	= 714,
    Hexagon_S2_lsl_r_r_acc	= 715,
    Hexagon_S2_lsl_r_r_and	= 716,
    Hexagon_S2_lsl_r_r_nac	= 717,
    Hexagon_S2_lsl_r_r_or	= 718,
    Hexagon_S2_lsl_r_vh	= 719,
    Hexagon_S2_lsl_r_vw	= 720,
    Hexagon_S2_lsr_i_p	= 721,
    Hexagon_S2_lsr_i_p_acc	= 722,
    Hexagon_S2_lsr_i_p_and	= 723,
    Hexagon_S2_lsr_i_p_nac	= 724,
    Hexagon_S2_lsr_i_p_or	= 725,
    Hexagon_S2_lsr_i_p_xacc	= 726,
    Hexagon_S2_lsr_i_r	= 727,
    Hexagon_S2_lsr_i_r_acc	= 728,
    Hexagon_S2_lsr_i_r_and	= 729,
    Hexagon_S2_lsr_i_r_nac	= 730,
    Hexagon_S2_lsr_i_r_or	= 731,
    Hexagon_S2_lsr_i_r_xacc	= 732,
    Hexagon_S2_lsr_i_vh	= 733,
    Hexagon_S2_lsr_i_vw	= 734,
    Hexagon_S2_lsr_r_p	= 735,
    Hexagon_S2_lsr_r_p_acc	= 736,
    Hexagon_S2_lsr_r_p_and	= 737,
    Hexagon_S2_lsr_r_p_nac	= 738,
    Hexagon_S2_lsr_r_p_or	= 739,
    Hexagon_S2_lsr_r_r	= 740,
    Hexagon_S2_lsr_r_r_acc	= 741,
    Hexagon_S2_lsr_r_r_and	= 742,
    Hexagon_S2_lsr_r_r_nac	= 743,
    Hexagon_S2_lsr_r_r_or	= 744,
    Hexagon_S2_lsr_r_vh	= 745,
    Hexagon_S2_lsr_r_vw	= 746,
    Hexagon_S2_packhl	= 747,
    Hexagon_S2_parityp	= 748,
    Hexagon_S2_setbit_i	= 749,
    Hexagon_S2_setbit_r	= 750,
    Hexagon_S2_shuffeb	= 751,
    Hexagon_S2_shuffeh	= 752,
    Hexagon_S2_shuffob	= 753,
    Hexagon_S2_shuffoh	= 754,
    Hexagon_S2_svsathb	= 755,
    Hexagon_S2_svsathub	= 756,
    Hexagon_S2_togglebit_i	= 757,
    Hexagon_S2_togglebit_r	= 758,
    Hexagon_S2_tstbit_i	= 759,
    Hexagon_S2_tstbit_r	= 760,
    Hexagon_S2_valignib	= 761,
    Hexagon_S2_valignrb	= 762,
    Hexagon_S2_vcrotate	= 763,
    Hexagon_S2_vrndpackwh	= 764,
    Hexagon_S2_vrndpackwhs	= 765,
    Hexagon_S2_vsathb	= 766,
    Hexagon_S2_vsathb_nopack	= 767,
    Hexagon_S2_vsathub	= 768,
    Hexagon_S2_vsathub_nopack	= 769,
    Hexagon_S2_vsatwh	= 770,
    Hexagon_S2_vsatwh_nopack	= 771,
    Hexagon_S2_vsatwuh	= 772,
    Hexagon_S2_vsatwuh_nopack	= 773,
    Hexagon_S2_vsplatrb	= 774,
    Hexagon_S2_vsplatrh	= 775,
    Hexagon_S2_vsxtbh	= 776,
    Hexagon_S2_vsxthw	= 777,
    Hexagon_S2_vtrunehb	= 778,
    Hexagon_S2_vtrunewh	= 779,
    Hexagon_S2_vtrunohb	= 780,
    Hexagon_S2_vtrunowh	= 781,
    Hexagon_S2_vzxtbh	= 782,
    Hexagon_S2_vzxthw	= 783,
    Hexagon_S4_addaddi	= 784,
    Hexagon_S4_andnp	= 785,
    Hexagon_S4_ornp	= 786,
    Hexagon_S4_subaddi	= 787,
    JMP	= 788,
    JMPR	= 789,
    JMPR_cNotPnewNt	= 790,
    JMPR_cNotPnewt	= 791,
    JMPR_cNotPt	= 792,
    JMPR_cPnewNt	= 793,
    JMPR_cPnewt	= 794,
    JMPR_cPt	= 795,
    JMP_Pred	= 796,
    JMP_PredNot	= 797,
    JMP_PredNotPnt	= 798,
    JMP_PredNotPt	= 799,
    JMP_PredPnt	= 800,
    JMP_PredPt	= 801,
    LDb_GP	= 802,
    LDd_GP	= 803,
    LDh_GP	= 804,
    LDrib	= 805,
    LDrib_GP	= 806,
    LDrib_ae	= 807,
    LDrib_ae_indexed	= 808,
    LDrib_cNotPt	= 809,
    LDrib_cPt	= 810,
    LDrib_cdnNotPt	= 811,
    LDrib_cdnPt	= 812,
    LDrib_indexed	= 813,
    LDrib_indexed_V4	= 814,
    LDrib_indexed_cNotPt	= 815,
    LDrib_indexed_cNotPt_V4	= 816,
    LDrib_indexed_cPt	= 817,
    LDrib_indexed_cPt_V4	= 818,
    LDrib_indexed_cdnNotPt	= 819,
    LDrib_indexed_cdnNotPt_V4	= 820,
    LDrib_indexed_cdnPt	= 821,
    LDrib_indexed_cdnPt_V4	= 822,
    LDrib_indexed_shl_V4	= 823,
    LDrib_indexed_shl_cNotPt_V4	= 824,
    LDrib_indexed_shl_cPt_V4	= 825,
    LDrib_indexed_shl_cdnNotPt_V4	= 826,
    LDrib_indexed_shl_cdnPt_V4	= 827,
    LDrid	= 828,
    LDrid_GP	= 829,
    LDrid_cNotPt	= 830,
    LDrid_cPt	= 831,
    LDrid_cdnNotPt	= 832,
    LDrid_cdnPt	= 833,
    LDrid_indexed	= 834,
    LDrid_indexed_V4	= 835,
    LDrid_indexed_cNotPt	= 836,
    LDrid_indexed_cNotPt_V4	= 837,
    LDrid_indexed_cPt	= 838,
    LDrid_indexed_cPt_V4	= 839,
    LDrid_indexed_cdnNotPt	= 840,
    LDrid_indexed_cdnNotPt_V4	= 841,
    LDrid_indexed_cdnPt	= 842,
    LDrid_indexed_cdnPt_V4	= 843,
    LDrid_indexed_shl_V4	= 844,
    LDrid_indexed_shl_cNotPt_V4	= 845,
    LDrid_indexed_shl_cPt_V4	= 846,
    LDrid_indexed_shl_cdnNotPt_V4	= 847,
    LDrid_indexed_shl_cdnPt_V4	= 848,
    LDrih	= 849,
    LDrih_GP	= 850,
    LDrih_ae	= 851,
    LDrih_ae_indexed	= 852,
    LDrih_cNotPt	= 853,
    LDrih_cPt	= 854,
    LDrih_cdnNotPt	= 855,
    LDrih_cdnPt	= 856,
    LDrih_indexed	= 857,
    LDrih_indexed_V4	= 858,
    LDrih_indexed_cNotPt	= 859,
    LDrih_indexed_cNotPt_V4	= 860,
    LDrih_indexed_cPt	= 861,
    LDrih_indexed_cPt_V4	= 862,
    LDrih_indexed_cdnNotPt	= 863,
    LDrih_indexed_cdnNotPt_V4	= 864,
    LDrih_indexed_cdnPt	= 865,
    LDrih_indexed_cdnPt_V4	= 866,
    LDrih_indexed_shl_V4	= 867,
    LDrih_indexed_shl_cNotPt_V4	= 868,
    LDrih_indexed_shl_cPt_V4	= 869,
    LDrih_indexed_shl_cdnNotPt_V4	= 870,
    LDrih_indexed_shl_cdnPt_V4	= 871,
    LDriub	= 872,
    LDriub_GP	= 873,
    LDriub_ae	= 874,
    LDriub_ae_indexed	= 875,
    LDriub_ae_indexed_V4	= 876,
    LDriub_ae_indexed_shl_V4	= 877,
    LDriub_cNotPt	= 878,
    LDriub_cPt	= 879,
    LDriub_cdnNotPt	= 880,
    LDriub_cdnPt	= 881,
    LDriub_indexed	= 882,
    LDriub_indexed_V4	= 883,
    LDriub_indexed_cNotPt	= 884,
    LDriub_indexed_cNotPt_V4	= 885,
    LDriub_indexed_cPt	= 886,
    LDriub_indexed_cPt_V4	= 887,
    LDriub_indexed_cdnNotPt	= 888,
    LDriub_indexed_cdnNotPt_V4	= 889,
    LDriub_indexed_cdnPt	= 890,
    LDriub_indexed_cdnPt_V4	= 891,
    LDriub_indexed_shl_V4	= 892,
    LDriub_indexed_shl_cNotPt_V4	= 893,
    LDriub_indexed_shl_cPt_V4	= 894,
    LDriub_indexed_shl_cdnNotPt_V4	= 895,
    LDriub_indexed_shl_cdnPt_V4	= 896,
    LDriubit	= 897,
    LDriubit_indexed	= 898,
    LDriuh	= 899,
    LDriuh_GP	= 900,
    LDriuh_ae	= 901,
    LDriuh_ae_indexed	= 902,
    LDriuh_ae_indexed_V4	= 903,
    LDriuh_ae_indexed_shl_V4	= 904,
    LDriuh_cNotPt	= 905,
    LDriuh_cPt	= 906,
    LDriuh_cdnNotPt	= 907,
    LDriuh_cdnPt	= 908,
    LDriuh_indexed	= 909,
    LDriuh_indexed_V4	= 910,
    LDriuh_indexed_cNotPt	= 911,
    LDriuh_indexed_cNotPt_V4	= 912,
    LDriuh_indexed_cPt	= 913,
    LDriuh_indexed_cPt_V4	= 914,
    LDriuh_indexed_cdnNotPt	= 915,
    LDriuh_indexed_cdnNotPt_V4	= 916,
    LDriuh_indexed_cdnPt	= 917,
    LDriuh_indexed_cdnPt_V4	= 918,
    LDriuh_indexed_shl_V4	= 919,
    LDriuh_indexed_shl_cNotPt_V4	= 920,
    LDriuh_indexed_shl_cPt_V4	= 921,
    LDriuh_indexed_shl_cdnNotPt_V4	= 922,
    LDriuh_indexed_shl_cdnPt_V4	= 923,
    LDriw	= 924,
    LDriw_GP	= 925,
    LDriw_cNotPt	= 926,
    LDriw_cPt	= 927,
    LDriw_cdnNotPt	= 928,
    LDriw_cdnPt	= 929,
    LDriw_indexed	= 930,
    LDriw_indexed_V4	= 931,
    LDriw_indexed_cNotPt	= 932,
    LDriw_indexed_cNotPt_V4	= 933,
    LDriw_indexed_cPt	= 934,
    LDriw_indexed_cPt_V4	= 935,
    LDriw_indexed_cdnNotPt	= 936,
    LDriw_indexed_cdnNotPt_V4	= 937,
    LDriw_indexed_cdnPt	= 938,
    LDriw_indexed_cdnPt_V4	= 939,
    LDriw_indexed_shl_V4	= 940,
    LDriw_indexed_shl_cNotPt_V4	= 941,
    LDriw_indexed_shl_cPt_V4	= 942,
    LDriw_indexed_shl_cdnNotPt_V4	= 943,
    LDriw_indexed_shl_cdnPt_V4	= 944,
    LDriw_pred	= 945,
    LDub_GP	= 946,
    LDuh_GP	= 947,
    LDw_GP	= 948,
    LOOP0_i	= 949,
    LOOP0_r	= 950,
    LSLd	= 951,
    LSLd_rr_xor_V4	= 952,
    LSLi_V4	= 953,
    LSR_ri	= 954,
    LSR_rr	= 955,
    LSRd_ri	= 956,
    LSRd_ri_acc	= 957,
    LSRd_rr	= 958,
    LSRd_rr_xor_V4	= 959,
    MASK_p	= 960,
    MAXw_dd	= 961,
    MAXw_rr	= 962,
    MEMb_ADDSUBi_MEM_V4	= 963,
    MEMb_ADDSUBi_indexed_MEM_V4	= 964,
    MEMb_ADDi_MEM_V4	= 965,
    MEMb_ADDi_indexed_MEM_V4	= 966,
    MEMb_ADDr_MEM_V4	= 967,
    MEMb_ADDr_indexed_MEM_V4	= 968,
    MEMb_ANDr_MEM_V4	= 969,
    MEMb_ANDr_indexed_MEM_V4	= 970,
    MEMb_ORr_MEM_V4	= 971,
    MEMb_ORr_indexed_MEM_V4	= 972,
    MEMb_SUBi_MEM_V4	= 973,
    MEMb_SUBi_indexed_MEM_V4	= 974,
    MEMb_SUBr_MEM_V4	= 975,
    MEMb_SUBr_indexed_MEM_V4	= 976,
    MEMh_ADDSUBi_MEM_V4	= 977,
    MEMh_ADDSUBi_indexed_MEM_V4	= 978,
    MEMh_ADDi_MEM_V4	= 979,
    MEMh_ADDi_indexed_MEM_V4	= 980,
    MEMh_ADDr_MEM_V4	= 981,
    MEMh_ADDr_indexed_MEM_V4	= 982,
    MEMh_ANDr_MEM_V4	= 983,
    MEMh_ANDr_indexed_MEM_V4	= 984,
    MEMh_ORr_MEM_V4	= 985,
    MEMh_ORr_indexed_MEM_V4	= 986,
    MEMh_SUBi_MEM_V4	= 987,
    MEMh_SUBi_indexed_MEM_V4	= 988,
    MEMh_SUBr_MEM_V4	= 989,
    MEMh_SUBr_indexed_MEM_V4	= 990,
    MEMw_ADDSUBi_MEM_V4	= 991,
    MEMw_ADDSUBi_indexed_MEM_V4	= 992,
    MEMw_ADDi_MEM_V4	= 993,
    MEMw_ADDi_indexed_MEM_V4	= 994,
    MEMw_ADDr_MEM_V4	= 995,
    MEMw_ADDr_indexed_MEM_V4	= 996,
    MEMw_ANDr_MEM_V4	= 997,
    MEMw_ANDr_indexed_MEM_V4	= 998,
    MEMw_ORr_MEM_V4	= 999,
    MEMw_ORr_indexed_MEM_V4	= 1000,
    MEMw_SUBi_MEM_V4	= 1001,
    MEMw_SUBi_indexed_MEM_V4	= 1002,
    MEMw_SUBr_MEM_V4	= 1003,
    MEMw_SUBr_indexed_MEM_V4	= 1004,
    MINw_dd	= 1005,
    MINw_rr	= 1006,
    MPY	= 1007,
    MPY64	= 1008,
    MPY64_acc	= 1009,
    MPY64_sub	= 1010,
    MPYI	= 1011,
    MPYI_acc_ri	= 1012,
    MPYI_acc_rr	= 1013,
    MPYI_ri	= 1014,
    MPYI_rin	= 1015,
    MPYI_riu	= 1016,
    MPYI_sub_ri	= 1017,
    MPYU	= 1018,
    MPYU64	= 1019,
    MPYU64_acc	= 1020,
    MPYU64_sub	= 1021,
    MPY_trsext	= 1022,
    MUX_ii	= 1023,
    MUX_ir	= 1024,
    MUX_ri	= 1025,
    MUX_rr	= 1026,
    NEG	= 1027,
    NOP	= 1028,
    NOT_Ps	= 1029,
    NOT_pp	= 1030,
    NOT_rr	= 1031,
    NOT_rr64	= 1032,
    OR_pp	= 1033,
    OR_ri	= 1034,
    OR_rr	= 1035,
    OR_rr64	= 1036,
    OR_rr_cNotPt	= 1037,
    OR_rr_cPt	= 1038,
    OR_rr_cdnNotPt	= 1039,
    OR_rr_cdnPt	= 1040,
    ORd_NOTd_V4	= 1041,
    ORi_ASLri_V4	= 1042,
    ORi_LSRri_V4	= 1043,
    ORr_ANDr_NOTr_V4	= 1044,
    ORr_ANDri2_V4	= 1045,
    ORr_ANDri_V4	= 1046,
    ORr_ANDrr_V4	= 1047,
    ORr_ORri_V4	= 1048,
    ORr_ORrr_V4	= 1049,
    ORr_XORrr_V4	= 1050,
    POST_LDrib	= 1051,
    POST_LDrib_cNotPt	= 1052,
    POST_LDrib_cPt	= 1053,
    POST_LDrib_cdnNotPt_V4	= 1054,
    POST_LDrib_cdnPt_V4	= 1055,
    POST_LDrid	= 1056,
    POST_LDrid_cNotPt	= 1057,
    POST_LDrid_cPt	= 1058,
    POST_LDrid_cdnNotPt_V4	= 1059,
    POST_LDrid_cdnPt_V4	= 1060,
    POST_LDrih	= 1061,
    POST_LDrih_cNotPt	= 1062,
    POST_LDrih_cPt	= 1063,
    POST_LDrih_cdnNotPt_V4	= 1064,
    POST_LDrih_cdnPt_V4	= 1065,
    POST_LDriub	= 1066,
    POST_LDriub_cNotPt	= 1067,
    POST_LDriub_cPt	= 1068,
    POST_LDriub_cdnNotPt_V4	= 1069,
    POST_LDriub_cdnPt_V4	= 1070,
    POST_LDriuh	= 1071,
    POST_LDriuh_cNotPt	= 1072,
    POST_LDriuh_cPt	= 1073,
    POST_LDriuh_cdnNotPt_V4	= 1074,
    POST_LDriuh_cdnPt_V4	= 1075,
    POST_LDriw	= 1076,
    POST_LDriw_cNotPt	= 1077,
    POST_LDriw_cPt	= 1078,
    POST_LDriw_cdnNotPt_V4	= 1079,
    POST_LDriw_cdnPt_V4	= 1080,
    POST_STbri	= 1081,
    POST_STbri_cNotPt	= 1082,
    POST_STbri_cNotPt_nv_V4	= 1083,
    POST_STbri_cPt	= 1084,
    POST_STbri_cPt_nv_V4	= 1085,
    POST_STbri_cdnNotPt_V4	= 1086,
    POST_STbri_cdnNotPt_nv_V4	= 1087,
    POST_STbri_cdnPt_V4	= 1088,
    POST_STbri_cdnPt_nv_V4	= 1089,
    POST_STbri_nv_V4	= 1090,
    POST_STdri	= 1091,
    POST_STdri_cNotPt	= 1092,
    POST_STdri_cPt	= 1093,
    POST_STdri_cdnNotPt_V4	= 1094,
    POST_STdri_cdnPt_V4	= 1095,
    POST_SThri	= 1096,
    POST_SThri_cNotPt	= 1097,
    POST_SThri_cNotPt_nv_V4	= 1098,
    POST_SThri_cPt	= 1099,
    POST_SThri_cPt_nv_V4	= 1100,
    POST_SThri_cdnNotPt_V4	= 1101,
    POST_SThri_cdnNotPt_nv_V4	= 1102,
    POST_SThri_cdnPt_V4	= 1103,
    POST_SThri_cdnPt_nv_V4	= 1104,
    POST_SThri_nv_V4	= 1105,
    POST_STwri	= 1106,
    POST_STwri_cNotPt	= 1107,
    POST_STwri_cNotPt_nv_V4	= 1108,
    POST_STwri_cPt	= 1109,
    POST_STwri_cPt_nv_V4	= 1110,
    POST_STwri_cdnNotPt_V4	= 1111,
    POST_STwri_cdnNotPt_nv_V4	= 1112,
    POST_STwri_cdnPt_V4	= 1113,
    POST_STwri_cdnPt_nv_V4	= 1114,
    POST_STwri_nv_V4	= 1115,
    SI_to_SXTHI_asrh	= 1116,
    STb_GP	= 1117,
    STh_GP	= 1118,
    STrib	= 1119,
    STrib_GP	= 1120,
    STrib_GP_nv_V4	= 1121,
    STrib_cNotPt	= 1122,
    STrib_cNotPt_nv_V4	= 1123,
    STrib_cPt	= 1124,
    STrib_cPt_nv_V4	= 1125,
    STrib_cdnNotPt_V4	= 1126,
    STrib_cdnNotPt_nv_V4	= 1127,
    STrib_cdnPt_V4	= 1128,
    STrib_cdnPt_nv_V4	= 1129,
    STrib_imm_V4	= 1130,
    STrib_imm_cNotPt_V4	= 1131,
    STrib_imm_cPt_V4	= 1132,
    STrib_imm_cdnNotPt_V4	= 1133,
    STrib_imm_cdnPt_V4	= 1134,
    STrib_indexed	= 1135,
    STrib_indexed_cNotPt	= 1136,
    STrib_indexed_cNotPt_nv_V4	= 1137,
    STrib_indexed_cPt	= 1138,
    STrib_indexed_cPt_nv_V4	= 1139,
    STrib_indexed_cdnNotPt_V4	= 1140,
    STrib_indexed_cdnNotPt_nv_V4	= 1141,
    STrib_indexed_cdnPt_V4	= 1142,
    STrib_indexed_cdnPt_nv_V4	= 1143,
    STrib_indexed_nv_V4	= 1144,
    STrib_indexed_shl_V4	= 1145,
    STrib_indexed_shl_cNotPt_V4	= 1146,
    STrib_indexed_shl_cNotPt_nv_V4	= 1147,
    STrib_indexed_shl_cPt_V4	= 1148,
    STrib_indexed_shl_cPt_nv_V4	= 1149,
    STrib_indexed_shl_cdnNotPt_V4	= 1150,
    STrib_indexed_shl_cdnNotPt_nv_V4	= 1151,
    STrib_indexed_shl_cdnPt_V4	= 1152,
    STrib_indexed_shl_cdnPt_nv_V4	= 1153,
    STrib_indexed_shl_nv_V4	= 1154,
    STrib_nv_V4	= 1155,
    STrib_shl_V4	= 1156,
    STrib_shl_nv_V4	= 1157,
    STrid	= 1158,
    STrid_GP	= 1159,
    STrid_cNotPt	= 1160,
    STrid_cPt	= 1161,
    STrid_cdnNotPt_V4	= 1162,
    STrid_cdnPt_V4	= 1163,
    STrid_indexed	= 1164,
    STrid_indexed_cNotPt	= 1165,
    STrid_indexed_cPt	= 1166,
    STrid_indexed_cdnNotPt_V4	= 1167,
    STrid_indexed_cdnPt_V4	= 1168,
    STrid_indexed_shl_V4	= 1169,
    STrid_indexed_shl_cNotPt_V4	= 1170,
    STrid_indexed_shl_cPt_V4	= 1171,
    STrid_indexed_shl_cdnNotPt_V4	= 1172,
    STrid_indexed_shl_cdnPt_V4	= 1173,
    STrid_shl_V4	= 1174,
    STrih	= 1175,
    STrih_GP	= 1176,
    STrih_GP_nv_V4	= 1177,
    STrih_cNotPt	= 1178,
    STrih_cNotPt_nv_V4	= 1179,
    STrih_cPt	= 1180,
    STrih_cPt_nv_V4	= 1181,
    STrih_cdnNotPt_V4	= 1182,
    STrih_cdnNotPt_nv_V4	= 1183,
    STrih_cdnPt_V4	= 1184,
    STrih_cdnPt_nv_V4	= 1185,
    STrih_imm_V4	= 1186,
    STrih_imm_cNotPt_V4	= 1187,
    STrih_imm_cPt_V4	= 1188,
    STrih_imm_cdnNotPt_V4	= 1189,
    STrih_imm_cdnPt_V4	= 1190,
    STrih_indexed	= 1191,
    STrih_indexed_cNotPt	= 1192,
    STrih_indexed_cNotPt_nv_V4	= 1193,
    STrih_indexed_cPt	= 1194,
    STrih_indexed_cPt_nv_V4	= 1195,
    STrih_indexed_cdnNotPt_V4	= 1196,
    STrih_indexed_cdnNotPt_nv_V4	= 1197,
    STrih_indexed_cdnPt_V4	= 1198,
    STrih_indexed_cdnPt_nv_V4	= 1199,
    STrih_indexed_nv_V4	= 1200,
    STrih_indexed_shl_V4	= 1201,
    STrih_indexed_shl_cNotPt_V4	= 1202,
    STrih_indexed_shl_cNotPt_nv_V4	= 1203,
    STrih_indexed_shl_cPt_V4	= 1204,
    STrih_indexed_shl_cPt_nv_V4	= 1205,
    STrih_indexed_shl_cdnNotPt_V4	= 1206,
    STrih_indexed_shl_cdnNotPt_nv_V4	= 1207,
    STrih_indexed_shl_cdnPt_V4	= 1208,
    STrih_indexed_shl_cdnPt_nv_V4	= 1209,
    STrih_indexed_shl_nv_V4	= 1210,
    STrih_nv_V4	= 1211,
    STrih_shl_V4	= 1212,
    STrih_shl_nv_V4	= 1213,
    STriw	= 1214,
    STriw_GP	= 1215,
    STriw_GP_nv_V4	= 1216,
    STriw_cNotPt	= 1217,
    STriw_cNotPt_nv_V4	= 1218,
    STriw_cPt	= 1219,
    STriw_cPt_nv_V4	= 1220,
    STriw_cdnNotPt_V4	= 1221,
    STriw_cdnNotPt_nv_V4	= 1222,
    STriw_cdnPt_V4	= 1223,
    STriw_cdnPt_nv_V4	= 1224,
    STriw_imm_V4	= 1225,
    STriw_imm_cNotPt_V4	= 1226,
    STriw_imm_cPt_V4	= 1227,
    STriw_imm_cdnNotPt_V4	= 1228,
    STriw_imm_cdnPt_V4	= 1229,
    STriw_indexed	= 1230,
    STriw_indexed_cNotPt	= 1231,
    STriw_indexed_cNotPt_nv_V4	= 1232,
    STriw_indexed_cPt	= 1233,
    STriw_indexed_cPt_nv_V4	= 1234,
    STriw_indexed_cdnNotPt_V4	= 1235,
    STriw_indexed_cdnNotPt_nv_V4	= 1236,
    STriw_indexed_cdnPt_V4	= 1237,
    STriw_indexed_cdnPt_nv_V4	= 1238,
    STriw_indexed_nv_V4	= 1239,
    STriw_indexed_shl_V4	= 1240,
    STriw_indexed_shl_cNotPt_V4	= 1241,
    STriw_indexed_shl_cNotPt_nv_V4	= 1242,
    STriw_indexed_shl_cPt_V4	= 1243,
    STriw_indexed_shl_cPt_nv_V4	= 1244,
    STriw_indexed_shl_cdnNotPt_V4	= 1245,
    STriw_indexed_shl_cdnNotPt_nv_V4	= 1246,
    STriw_indexed_shl_cdnPt_V4	= 1247,
    STriw_indexed_shl_cdnPt_nv_V4	= 1248,
    STriw_indexed_shl_nv_V4	= 1249,
    STriw_nv_V4	= 1250,
    STriw_pred	= 1251,
    STriw_shl_V4	= 1252,
    STriw_shl_nv_V4	= 1253,
    STriwt	= 1254,
    SUB64_rr	= 1255,
    SUB_rr	= 1256,
    SUB_rr_cNotPt	= 1257,
    SUB_rr_cPt	= 1258,
    SUB_rr_cdnNotPt	= 1259,
    SUB_rr_cdnPt	= 1260,
    SUBi_ASLri_V4	= 1261,
    SUBi_LSRri_V4	= 1262,
    SUBri_acc	= 1263,
    SUBrr_acc	= 1264,
    SXTB	= 1265,
    SXTB_cNotPt_V4	= 1266,
    SXTB_cPt_V4	= 1267,
    SXTB_cdnNotPt_V4	= 1268,
    SXTB_cdnPt_V4	= 1269,
    SXTH	= 1270,
    SXTH_cNotPt_V4	= 1271,
    SXTH_cPt_V4	= 1272,
    SXTH_cdnNotPt_V4	= 1273,
    SXTH_cdnPt_V4	= 1274,
    SXTW	= 1275,
    TCRETURNR	= 1276,
    TCRETURNtext	= 1277,
    TCRETURNtg	= 1278,
    TFCR	= 1279,
    TFR	= 1280,
    TFRI	= 1281,
    TFRI64	= 1282,
    TFRI_cNotPt	= 1283,
    TFRI_cPt	= 1284,
    TFRI_cdnNotPt	= 1285,
    TFRI_cdnPt	= 1286,
    TFR_64	= 1287,
    TFR_FI	= 1288,
    TFR_PdFalse	= 1289,
    TFR_PdRs	= 1290,
    TFR_RsPd	= 1291,
    TFR_cNotPt	= 1292,
    TFR_cPt	= 1293,
    TFR_cdnNotPt	= 1294,
    TFR_cdnPt	= 1295,
    TFR_condset_ii	= 1296,
    TFR_condset_rr	= 1297,
    VALIGN_rrp	= 1298,
    VITPACK_pp	= 1299,
    VMUX_prr64	= 1300,
    VSPLICE_rrp	= 1301,
    XOR_pp	= 1302,
    XOR_rr	= 1303,
    XOR_rr64	= 1304,
    XOR_rr_cNotPt	= 1305,
    XOR_rr_cPt	= 1306,
    XOR_rr_cdnNotPt	= 1307,
    XOR_rr_cdnPt	= 1308,
    XORd_XORdd	= 1309,
    XORr_ANDr_NOTr_V4	= 1310,
    XORr_ANDrr_V4	= 1311,
    XORr_ORrr_V4	= 1312,
    XORr_XORrr_V4	= 1313,
    ZXTB	= 1314,
    ZXTB_cNotPt_V4	= 1315,
    ZXTB_cPt_V4	= 1316,
    ZXTB_cdnNotPt_V4	= 1317,
    ZXTB_cdnPt_V4	= 1318,
    ZXTH	= 1319,
    ZXTH_cNotPt_V4	= 1320,
    ZXTH_cPt_V4	= 1321,
    ZXTH_cdnNotPt_V4	= 1322,
    ZXTH_cdnPt_V4	= 1323,
    INSTRUCTION_LIST_END = 1324
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const unsigned ImplicitList1[] = { Hexagon::R31, Hexagon::R30, Hexagon::R29, 0 };
static const unsigned ImplicitList2[] = { Hexagon::R29, Hexagon::R30, 0 };
static const unsigned ImplicitList3[] = { Hexagon::R29, 0 };
static const unsigned ImplicitList4[] = { Hexagon::R29, Hexagon::R30, Hexagon::R31, 0 };
static const unsigned ImplicitList5[] = { Hexagon::R31, Hexagon::R30, 0 };
static const unsigned ImplicitList6[] = { Hexagon::PC, 0 };
static const unsigned ImplicitList7[] = { Hexagon::D0, Hexagon::D1, Hexagon::D2, Hexagon::D3, Hexagon::D4, Hexagon::D5, Hexagon::D6, Hexagon::D7, Hexagon::D8, Hexagon::D9, Hexagon::D10, Hexagon::R22, Hexagon::R23, Hexagon::R28, Hexagon::R31, Hexagon::P0, Hexagon::P1, Hexagon::P2, Hexagon::P3, Hexagon::LC0, Hexagon::LC1, Hexagon::SA0, Hexagon::SA1, 0 };
static const unsigned ImplicitList8[] = { Hexagon::D0, Hexagon::D1, Hexagon::D2, Hexagon::D3, Hexagon::D4, Hexagon::D5, Hexagon::D6, Hexagon::D7, Hexagon::R28, Hexagon::R31, Hexagon::P0, Hexagon::P1, Hexagon::P2, Hexagon::P3, Hexagon::LC0, Hexagon::LC1, Hexagon::SA0, Hexagon::SA1, 0 };
static const unsigned ImplicitList9[] = { Hexagon::R29, Hexagon::R31, 0 };
static const unsigned ImplicitList10[] = { Hexagon::R29, Hexagon::R30, Hexagon::R31, Hexagon::PC, 0 };
static const unsigned ImplicitList11[] = { Hexagon::SA0, Hexagon::LC0, 0 };
static const unsigned ImplicitList12[] = { Hexagon::PC, Hexagon::LC0, 0 };
static const unsigned ImplicitList13[] = { Hexagon::R31, 0 };
static const unsigned ImplicitList14[] = { Hexagon::R10, Hexagon::R11, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo8[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo9[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo10[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo11[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo12[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo13[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo14[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo15[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo16[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo17[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo18[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo19[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo20[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo21[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo22[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo23[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo24[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo25[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo26[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo27[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo28[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo29[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo30[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo31[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo32[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo33[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo34[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo35[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo36[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo37[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo38[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo39[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo40[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo41[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo42[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo43[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo44[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo45[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo46[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo47[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo48[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo49[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo50[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo51[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo52[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo53[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo54[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo55[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo56[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo57[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo58[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo59[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo60[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo61[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo62[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo63[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo64[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo65[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo66[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo67[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo68[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo69[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo70[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo71[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo72[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo73[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo74[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo75[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo76[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo77[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo78[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo79[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo80[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo81[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo82[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo83[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo84[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo85[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo86[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo87[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo88[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo89[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo90[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo91[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo92[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo93[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo94[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo95[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo96[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo97[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo98[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo99[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo100[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo101[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo102[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo103[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo104[] = { { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo105[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo106[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo107[] = { { Hexagon::CRRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo108[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo109[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo110[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo111[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo112[] = { { Hexagon::IntRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo113[] = { { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::PredRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { Hexagon::DoubleRegsRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };

extern const MCInstrDesc HexagonInsts[] = {
  { 0,	0,	0,	9,	0,	"PHI", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	9,	0,	"INLINEASM", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	9,	0,	"PROLOG_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	9,	0,	"EH_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	9,	0,	"GC_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	9,	0,	"KILL", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	9,	0,	"EXTRACT_SUBREG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	9,	0,	"INSERT_SUBREG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	9,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	9,	0,	"SUBREG_TO_REG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	9,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	9,	0,	"DBG_VALUE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	9,	0,	"REG_SEQUENCE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	9,	0,	"COPY", 0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	0,	0,	9,	0,	"BUNDLE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #14 = BUNDLE
  { 15,	3,	1,	1,	0,	"ADD64_rr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #15 = ADD64_rr
  { 16,	4,	1,	11,	0,	"ADDASL", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #16 = ADDASL
  { 17,	3,	1,	0,	0,	"ADD_ri", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #17 = ADD_ri
  { 18,	4,	1,	0,	0,	"ADD_ri_cNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #18 = ADD_ri_cNotPt
  { 19,	4,	1,	0,	0,	"ADD_ri_cPt", 0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #19 = ADD_ri_cPt
  { 20,	4,	1,	0,	0,	"ADD_ri_cdnNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #20 = ADD_ri_cdnNotPt
  { 21,	4,	1,	0,	0,	"ADD_ri_cdnPt", 0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #21 = ADD_ri_cdnPt
  { 22,	3,	1,	0,	0,	"ADD_rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #22 = ADD_rr
  { 23,	4,	1,	0,	0,	"ADD_rr_cNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #23 = ADD_rr_cNotPt
  { 24,	4,	1,	0,	0,	"ADD_rr_cPt", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #24 = ADD_rr_cPt
  { 25,	4,	1,	0,	0,	"ADD_rr_cdnNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #25 = ADD_rr_cdnNotPt
  { 26,	4,	1,	0,	0,	"ADD_rr_cdnPt", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #26 = ADD_rr_cdnPt
  { 27,	4,	1,	6,	0,	"ADDi_ASLri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #27 = ADDi_ASLri_V4
  { 28,	4,	1,	6,	0,	"ADDi_LSRri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #28 = ADDi_LSRri_V4
  { 29,	4,	1,	6,	0,	"ADDi_MPYri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo15 },  // Inst #29 = ADDi_MPYri_V4
  { 30,	4,	1,	6,	0,	"ADDi_MPYrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #30 = ADDi_MPYrr_V4
  { 31,	4,	1,	6,	0,	"ADDr_ADDri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #31 = ADDr_ADDri_V4
  { 32,	4,	1,	6,	0,	"ADDr_MPYir_V4", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #32 = ADDr_MPYir_V4
  { 33,	4,	1,	6,	0,	"ADDr_MPYri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #33 = ADDr_MPYri_V4
  { 34,	4,	1,	6,	0,	"ADDr_MPYrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo18 },  // Inst #34 = ADDr_MPYrr_V4
  { 35,	4,	1,	6,	0,	"ADDr_SUBri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #35 = ADDr_SUBri_V4
  { 36,	4,	1,	6,	0,	"ADDri_SUBr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #36 = ADDri_SUBr_V4
  { 37,	4,	1,	6,	0,	"ADDri_acc", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #37 = ADDri_acc
  { 38,	4,	1,	6,	0,	"ADDrr_acc", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #38 = ADDrr_acc
  { 39,	1,	0,	10,	0,	"ADJCALLSTACKDOWN", 0, 0x0ULL, ImplicitList1, ImplicitList2, OperandInfo2 },  // Inst #39 = ADJCALLSTACKDOWN
  { 40,	2,	0,	10,	0,	"ADJCALLSTACKUP", 0, 0x0ULL, ImplicitList3, ImplicitList4, OperandInfo21 },  // Inst #40 = ADJCALLSTACKUP
  { 41,	3,	1,	0,	0,	"ADJDYNALLOC", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #41 = ADJDYNALLOC
  { 42,	1,	0,	12,	0,	"ALLOCFRAME", 0, 0x0ULL, ImplicitList5, ImplicitList2, OperandInfo2 },  // Inst #42 = ALLOCFRAME
  { 43,	2,	1,	11,	0,	"ALL_pp", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo22 },  // Inst #43 = ALL_pp
  { 44,	3,	1,	11,	0,	"AND_pnotp", 0, 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #44 = AND_pnotp
  { 45,	3,	1,	11,	0,	"AND_pp", 0, 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #45 = AND_pp
  { 46,	3,	1,	0,	0,	"AND_ri", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #46 = AND_ri
  { 47,	3,	1,	0,	0,	"AND_rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #47 = AND_rr
  { 48,	3,	1,	1,	0,	"AND_rr64", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #48 = AND_rr64
  { 49,	4,	1,	0,	0,	"AND_rr_cNotPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #49 = AND_rr_cNotPt
  { 50,	4,	1,	0,	0,	"AND_rr_cPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #50 = AND_rr_cPt
  { 51,	4,	1,	0,	0,	"AND_rr_cdnNotPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #51 = AND_rr_cdnNotPt
  { 52,	4,	1,	0,	0,	"AND_rr_cdnPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #52 = AND_rr_cdnPt
  { 53,	3,	1,	6,	0,	"ANDd_NOTd_V4", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #53 = ANDd_NOTd_V4
  { 54,	4,	1,	6,	0,	"ANDi_ASLri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #54 = ANDi_ASLri_V4
  { 55,	4,	1,	6,	0,	"ANDi_LSRri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #55 = ANDi_LSRri_V4
  { 56,	4,	1,	6,	0,	"ANDr_ANDr_NOTr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #56 = ANDr_ANDr_NOTr_V4
  { 57,	4,	1,	6,	0,	"ANDr_ANDrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #57 = ANDr_ANDrr_V4
  { 58,	4,	1,	6,	0,	"ANDr_ORrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #58 = ANDr_ORrr_V4
  { 59,	4,	1,	6,	0,	"ANDr_XORrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #59 = ANDr_XORrr_V4
  { 60,	2,	1,	11,	0,	"ANY_pp", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo22 },  // Inst #60 = ANY_pp
  { 61,	2,	1,	0,	0,	"ARGEXTEND", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #61 = ARGEXTEND
  { 62,	3,	1,	11,	0,	"ASL", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #62 = ASL
  { 63,	2,	1,	0,	0,	"ASLH", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #63 = ASLH
  { 64,	3,	1,	0,	0,	"ASLH_cNotPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #64 = ASLH_cNotPt_V4
  { 65,	3,	1,	0,	0,	"ASLH_cPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #65 = ASLH_cPt_V4
  { 66,	3,	1,	0,	0,	"ASLH_cdnNotPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #66 = ASLH_cdnNotPt_V4
  { 67,	3,	1,	0,	0,	"ASLH_cdnPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #67 = ASLH_cdnPt_V4
  { 68,	3,	1,	11,	0,	"ASL_rr", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #68 = ASL_rr
  { 69,	4,	1,	6,	0,	"ASLd_rr_xor_V4", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #69 = ASLd_rr_xor_V4
  { 70,	2,	1,	0,	0,	"ASRH", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #70 = ASRH
  { 71,	3,	1,	0,	0,	"ASRH_cNotPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #71 = ASRH_cNotPt_V4
  { 72,	3,	1,	0,	0,	"ASRH_cPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #72 = ASRH_cPt_V4
  { 73,	3,	1,	0,	0,	"ASRH_cdnNotPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #73 = ASRH_cdnNotPt_V4
  { 74,	3,	1,	0,	0,	"ASRH_cdnPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #74 = ASRH_cdnPt_V4
  { 75,	3,	1,	11,	0,	"ASR_ri", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #75 = ASR_ri
  { 76,	3,	1,	11,	0,	"ASR_rr", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #76 = ASR_rr
  { 77,	4,	1,	11,	0,	"ASR_rr_acc", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #77 = ASR_rr_acc
  { 78,	3,	1,	11,	0,	"ASRd_ri", 0, 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #78 = ASRd_ri
  { 79,	3,	1,	11,	0,	"ASRd_rr", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #79 = ASRd_rr
  { 80,	4,	1,	6,	0,	"ASRd_rr_xor_V4", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #80 = ASRd_rr_xor_V4
  { 81,	0,	0,	12,	0,	"BARRIER", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #81 = BARRIER
  { 82,	2,	0,	3,	0,	"BRCOND", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, NULL, ImplicitList6, OperandInfo29 },  // Inst #82 = BRCOND
  { 83,	1,	0,	4,	0,	"BR_JT", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo30 },  // Inst #83 = BR_JT
  { 84,	1,	0,	3,	0,	"CALL", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList7, OperandInfo5 },  // Inst #84 = CALL
  { 85,	1,	0,	4,	0,	"CALLR", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList7, OperandInfo30 },  // Inst #85 = CALLR
  { 86,	1,	0,	4,	0,	"CALLRv3", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList8, OperandInfo30 },  // Inst #86 = CALLRv3
  { 87,	1,	0,	3,	0,	"CALLv3", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, NULL, ImplicitList8, OperandInfo5 },  // Inst #87 = CALLv3
  { 88,	3,	1,	1,	0,	"CMPEHexagon4rr", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #88 = CMPEHexagon4rr
  { 89,	3,	1,	0,	0,	"CMPEQri", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #89 = CMPEQri
  { 90,	3,	1,	0,	0,	"CMPEQrr", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #90 = CMPEQrr
  { 91,	3,	1,	0,	0,	"CMPGEUri", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #91 = CMPGEUri
  { 92,	3,	1,	0,	0,	"CMPGEri", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #92 = CMPGEri
  { 93,	3,	1,	1,	0,	"CMPGT64rr", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #93 = CMPGT64rr
  { 94,	3,	1,	1,	0,	"CMPGTU64rr", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #94 = CMPGTU64rr
  { 95,	3,	1,	0,	0,	"CMPGTUri", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #95 = CMPGTUri
  { 96,	3,	1,	0,	0,	"CMPGTUrr", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #96 = CMPGTUrr
  { 97,	3,	1,	0,	0,	"CMPGTri", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #97 = CMPGTri
  { 98,	3,	1,	0,	0,	"CMPGTrr", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #98 = CMPGTrr
  { 99,	3,	1,	0,	0,	"CMPLTrr", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #99 = CMPLTrr
  { 100,	3,	1,	6,	0,	"CMPbEQri_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #100 = CMPbEQri_V4
  { 101,	3,	1,	6,	0,	"CMPbEQrr_sbsb_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #101 = CMPbEQrr_sbsb_V4
  { 102,	3,	1,	6,	0,	"CMPbEQrr_ubub_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #102 = CMPbEQrr_ubub_V4
  { 103,	3,	1,	6,	0,	"CMPbGTUri_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #103 = CMPbGTUri_V4
  { 104,	3,	1,	6,	0,	"CMPbGTUrr_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #104 = CMPbGTUrr_V4
  { 105,	3,	1,	6,	0,	"CMPbGTri_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #105 = CMPbGTri_V4
  { 106,	3,	1,	6,	0,	"CMPbGTrr_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #106 = CMPbGTrr_V4
  { 107,	3,	1,	6,	0,	"CMPhEQri_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #107 = CMPhEQri_V4
  { 108,	3,	1,	6,	0,	"CMPhEQrr_shl_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #108 = CMPhEQrr_shl_V4
  { 109,	3,	1,	6,	0,	"CMPhEQrr_xor_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #109 = CMPhEQrr_xor_V4
  { 110,	3,	1,	6,	0,	"CMPhGTUri_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #110 = CMPhGTUri_V4
  { 111,	3,	1,	6,	0,	"CMPhGTUrr_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #111 = CMPhGTUrr_V4
  { 112,	3,	1,	6,	0,	"CMPhGTri_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #112 = CMPhGTri_V4
  { 113,	3,	1,	6,	0,	"CMPhGTrr_shl_V4", 0|(1<<MCID::Compare), 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #113 = CMPhGTrr_shl_V4
  { 114,	3,	1,	0,	0,	"COMBINE_rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #114 = COMBINE_rr
  { 115,	4,	1,	0,	0,	"COMBINE_rr_cNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #115 = COMBINE_rr_cNotPt
  { 116,	4,	1,	0,	0,	"COMBINE_rr_cPt", 0, 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #116 = COMBINE_rr_cPt
  { 117,	4,	1,	0,	0,	"COMBINE_rr_cdnNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #117 = COMBINE_rr_cdnNotPt
  { 118,	4,	1,	0,	0,	"COMBINE_rr_cdnPt", 0, 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #118 = COMBINE_rr_cdnPt
  { 119,	2,	1,	5,	0,	"CONST32", 0|(1<<MCID::MoveImm)|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #119 = CONST32
  { 120,	2,	1,	5,	0,	"CONST32GP_set", 0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #120 = CONST32GP_set
  { 121,	2,	1,	5,	0,	"CONST32_Int_Real", 0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo37 },  // Inst #121 = CONST32_Int_Real
  { 122,	2,	1,	5,	0,	"CONST32_Label", 0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #122 = CONST32_Label
  { 123,	2,	1,	5,	0,	"CONST32_set", 0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #123 = CONST32_set
  { 124,	2,	1,	5,	0,	"CONST32_set_jt", 0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #124 = CONST32_set_jt
  { 125,	2,	1,	5,	0,	"CONST64_Int_Real", 0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo38 },  // Inst #125 = CONST64_Int_Real
  { 126,	1,	0,	5,	0,	"DEALLOCFRAME", 0, 0x0ULL, ImplicitList3, ImplicitList4, OperandInfo2 },  // Inst #126 = DEALLOCFRAME
  { 127,	1,	0,	8,	0,	"DEALLOC_RET_V4", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x0ULL, ImplicitList9, ImplicitList10, OperandInfo2 },  // Inst #127 = DEALLOC_RET_V4
  { 128,	2,	0,	8,	0,	"DEALLOC_RET_cNotPt_V4", 0|(1<<MCID::Return)|(1<<MCID::Terminator), 0x0ULL, ImplicitList9, ImplicitList10, OperandInfo39 },  // Inst #128 = DEALLOC_RET_cNotPt_V4
  { 129,	2,	0,	8,	0,	"DEALLOC_RET_cNotdnPnt_V4", 0|(1<<MCID::Return)|(1<<MCID::Terminator), 0x0ULL, ImplicitList9, ImplicitList10, OperandInfo39 },  // Inst #129 = DEALLOC_RET_cNotdnPnt_V4
  { 130,	2,	0,	8,	0,	"DEALLOC_RET_cNotdnPt_V4", 0|(1<<MCID::Return)|(1<<MCID::Terminator), 0x0ULL, ImplicitList9, ImplicitList10, OperandInfo39 },  // Inst #130 = DEALLOC_RET_cNotdnPt_V4
  { 131,	2,	0,	8,	0,	"DEALLOC_RET_cPt_V4", 0|(1<<MCID::Return)|(1<<MCID::Terminator), 0x0ULL, ImplicitList9, ImplicitList10, OperandInfo39 },  // Inst #131 = DEALLOC_RET_cPt_V4
  { 132,	2,	0,	8,	0,	"DEALLOC_RET_cdnPnt_V4", 0|(1<<MCID::Return)|(1<<MCID::Terminator), 0x0ULL, ImplicitList9, ImplicitList10, OperandInfo39 },  // Inst #132 = DEALLOC_RET_cdnPnt_V4
  { 133,	2,	0,	8,	0,	"DEALLOC_RET_cdnPt_V4", 0|(1<<MCID::Return)|(1<<MCID::Terminator), 0x0ULL, ImplicitList9, ImplicitList10, OperandInfo39 },  // Inst #133 = DEALLOC_RET_cdnPt_V4
  { 134,	1,	0,	2,	0,	"ENDLOOP0", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, ImplicitList11, ImplicitList12, OperandInfo5 },  // Inst #134 = ENDLOOP0
  { 135,	3,	1,	11,	0,	"HEXAGON_A4_cround_ri", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #135 = HEXAGON_A4_cround_ri
  { 136,	3,	1,	11,	0,	"HEXAGON_A4_cround_rr", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #136 = HEXAGON_A4_cround_rr
  { 137,	3,	1,	1,	0,	"HEXAGON_A4_modwrapu", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #137 = HEXAGON_A4_modwrapu
  { 138,	3,	1,	11,	0,	"HEXAGON_A4_round_ri", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #138 = HEXAGON_A4_round_ri
  { 139,	3,	1,	11,	0,	"HEXAGON_A4_round_ri_sat", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #139 = HEXAGON_A4_round_ri_sat
  { 140,	3,	1,	11,	0,	"HEXAGON_A4_round_rr", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #140 = HEXAGON_A4_round_rr
  { 141,	3,	1,	11,	0,	"HEXAGON_A4_round_rr_sat", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #141 = HEXAGON_A4_round_rr_sat
  { 142,	3,	1,	11,	0,	"HEXAGON_C2_bitsclr", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #142 = HEXAGON_C2_bitsclr
  { 143,	3,	1,	11,	0,	"HEXAGON_C2_bitsclri", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #143 = HEXAGON_C2_bitsclri
  { 144,	3,	1,	11,	0,	"HEXAGON_C2_bitsset", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #144 = HEXAGON_C2_bitsset
  { 145,	4,	1,	6,	0,	"HEXAGON_M4_and_and", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #145 = HEXAGON_M4_and_and
  { 146,	4,	1,	6,	0,	"HEXAGON_M4_and_andn", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #146 = HEXAGON_M4_and_andn
  { 147,	4,	1,	6,	0,	"HEXAGON_M4_and_or", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #147 = HEXAGON_M4_and_or
  { 148,	4,	1,	6,	0,	"HEXAGON_M4_and_xor", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #148 = HEXAGON_M4_and_xor
  { 149,	4,	1,	6,	0,	"HEXAGON_M4_or_and", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #149 = HEXAGON_M4_or_and
  { 150,	4,	1,	6,	0,	"HEXAGON_M4_or_andn", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #150 = HEXAGON_M4_or_andn
  { 151,	4,	1,	6,	0,	"HEXAGON_M4_or_or", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #151 = HEXAGON_M4_or_or
  { 152,	4,	1,	6,	0,	"HEXAGON_M4_or_xor", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #152 = HEXAGON_M4_or_xor
  { 153,	4,	1,	6,	0,	"HEXAGON_M4_xor_and", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #153 = HEXAGON_M4_xor_and
  { 154,	4,	1,	6,	0,	"HEXAGON_M4_xor_andn", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #154 = HEXAGON_M4_xor_andn
  { 155,	4,	1,	6,	0,	"HEXAGON_M4_xor_or", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #155 = HEXAGON_M4_xor_or
  { 156,	2,	1,	11,	0,	"HEXAGON_S2_brev", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #156 = HEXAGON_S2_brev
  { 157,	2,	1,	11,	0,	"HEXAGON_S2_deinterleave", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #157 = HEXAGON_S2_deinterleave
  { 158,	5,	1,	11,	0,	"HEXAGON_S2_insert", 0, 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #158 = HEXAGON_S2_insert
  { 159,	4,	1,	11,	0,	"HEXAGON_S2_insert_rp", 0, 0x0ULL, NULL, NULL, OperandInfo43 },  // Inst #159 = HEXAGON_S2_insert_rp
  { 160,	5,	1,	11,	0,	"HEXAGON_S2_insertp", 0, 0x0ULL, NULL, NULL, OperandInfo44 },  // Inst #160 = HEXAGON_S2_insertp
  { 161,	4,	1,	11,	0,	"HEXAGON_S2_insertp_rp", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #161 = HEXAGON_S2_insertp_rp
  { 162,	2,	1,	11,	0,	"HEXAGON_S2_interleave", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #162 = HEXAGON_S2_interleave
  { 163,	3,	1,	11,	0,	"HEXAGON_S2_lfsp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #163 = HEXAGON_S2_lfsp
  { 164,	5,	1,	6,	0,	"HEXAGON_S2_tableidxb_goodsyntax", 0, 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #164 = HEXAGON_S2_tableidxb_goodsyntax
  { 165,	5,	1,	6,	0,	"HEXAGON_S2_tableidxd_goodsyntax", 0, 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #165 = HEXAGON_S2_tableidxd_goodsyntax
  { 166,	5,	1,	6,	0,	"HEXAGON_S2_tableidxh_goodsyntax", 0, 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #166 = HEXAGON_S2_tableidxh_goodsyntax
  { 167,	5,	1,	6,	0,	"HEXAGON_S2_tableidxw_goodsyntax", 0, 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #167 = HEXAGON_S2_tableidxw_goodsyntax
  { 168,	4,	1,	11,	0,	"HEXAGON_S2_vspliceib", 0, 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #168 = HEXAGON_S2_vspliceib
  { 169,	4,	1,	11,	0,	"HEXAGON_S2_vsplicerb", 0, 0x0ULL, NULL, NULL, OperandInfo47 },  // Inst #169 = HEXAGON_S2_vsplicerb
  { 170,	4,	1,	11,	0,	"HEXAGON_S4_or_andi", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #170 = HEXAGON_S4_or_andi
  { 171,	4,	1,	11,	0,	"HEXAGON_S4_or_andix", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #171 = HEXAGON_S4_or_andix
  { 172,	4,	1,	11,	0,	"HEXAGON_S4_or_ori", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #172 = HEXAGON_S4_or_ori
  { 173,	2,	1,	11,	0,	"Hexagon_A2_abs", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #173 = Hexagon_A2_abs
  { 174,	2,	1,	11,	0,	"Hexagon_A2_absp", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #174 = Hexagon_A2_absp
  { 175,	2,	1,	11,	0,	"Hexagon_A2_abssat", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #175 = Hexagon_A2_abssat
  { 176,	3,	1,	0,	0,	"Hexagon_A2_add", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #176 = Hexagon_A2_add
  { 177,	3,	1,	1,	0,	"Hexagon_A2_addh_h16_hh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #177 = Hexagon_A2_addh_h16_hh
  { 178,	3,	1,	1,	0,	"Hexagon_A2_addh_h16_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #178 = Hexagon_A2_addh_h16_hl
  { 179,	3,	1,	1,	0,	"Hexagon_A2_addh_h16_lh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #179 = Hexagon_A2_addh_h16_lh
  { 180,	3,	1,	1,	0,	"Hexagon_A2_addh_h16_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #180 = Hexagon_A2_addh_h16_ll
  { 181,	3,	1,	1,	0,	"Hexagon_A2_addh_h16_sat_hh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #181 = Hexagon_A2_addh_h16_sat_hh
  { 182,	3,	1,	1,	0,	"Hexagon_A2_addh_h16_sat_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #182 = Hexagon_A2_addh_h16_sat_hl
  { 183,	3,	1,	1,	0,	"Hexagon_A2_addh_h16_sat_lh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #183 = Hexagon_A2_addh_h16_sat_lh
  { 184,	3,	1,	1,	0,	"Hexagon_A2_addh_h16_sat_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #184 = Hexagon_A2_addh_h16_sat_ll
  { 185,	3,	1,	1,	0,	"Hexagon_A2_addh_l16_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #185 = Hexagon_A2_addh_l16_hl
  { 186,	3,	1,	1,	0,	"Hexagon_A2_addh_l16_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #186 = Hexagon_A2_addh_l16_ll
  { 187,	3,	1,	1,	0,	"Hexagon_A2_addh_l16_sat_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #187 = Hexagon_A2_addh_l16_sat_hl
  { 188,	3,	1,	1,	0,	"Hexagon_A2_addh_l16_sat_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #188 = Hexagon_A2_addh_l16_sat_ll
  { 189,	3,	1,	0,	0,	"Hexagon_A2_addi", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #189 = Hexagon_A2_addi
  { 190,	3,	1,	1,	0,	"Hexagon_A2_addp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #190 = Hexagon_A2_addp
  { 191,	3,	1,	1,	0,	"Hexagon_A2_addpsat", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #191 = Hexagon_A2_addpsat
  { 192,	3,	1,	1,	0,	"Hexagon_A2_addsat", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #192 = Hexagon_A2_addsat
  { 193,	3,	1,	1,	0,	"Hexagon_A2_addsp", 0, 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #193 = Hexagon_A2_addsp
  { 194,	3,	1,	0,	0,	"Hexagon_A2_and", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #194 = Hexagon_A2_and
  { 195,	3,	1,	0,	0,	"Hexagon_A2_andir", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #195 = Hexagon_A2_andir
  { 196,	3,	1,	1,	0,	"Hexagon_A2_andp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #196 = Hexagon_A2_andp
  { 197,	2,	1,	0,	0,	"Hexagon_A2_aslh", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #197 = Hexagon_A2_aslh
  { 198,	2,	1,	0,	0,	"Hexagon_A2_asrh", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #198 = Hexagon_A2_asrh
  { 199,	3,	1,	6,	0,	"Hexagon_A2_combine_hh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #199 = Hexagon_A2_combine_hh
  { 200,	3,	1,	6,	0,	"Hexagon_A2_combine_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #200 = Hexagon_A2_combine_hl
  { 201,	3,	1,	6,	0,	"Hexagon_A2_combine_lh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #201 = Hexagon_A2_combine_lh
  { 202,	3,	1,	6,	0,	"Hexagon_A2_combine_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #202 = Hexagon_A2_combine_ll
  { 203,	3,	1,	6,	0,	"Hexagon_A2_combineii", 0, 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #203 = Hexagon_A2_combineii
  { 204,	3,	1,	0,	0,	"Hexagon_A2_combinew", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #204 = Hexagon_A2_combinew
  { 205,	3,	1,	1,	0,	"Hexagon_A2_max", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #205 = Hexagon_A2_max
  { 206,	3,	1,	1,	0,	"Hexagon_A2_maxp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #206 = Hexagon_A2_maxp
  { 207,	3,	1,	1,	0,	"Hexagon_A2_maxu", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #207 = Hexagon_A2_maxu
  { 208,	3,	1,	1,	0,	"Hexagon_A2_maxup", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #208 = Hexagon_A2_maxup
  { 209,	3,	1,	1,	0,	"Hexagon_A2_min", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #209 = Hexagon_A2_min
  { 210,	3,	1,	1,	0,	"Hexagon_A2_minu", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #210 = Hexagon_A2_minu
  { 211,	2,	1,	0,	0,	"Hexagon_A2_neg", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #211 = Hexagon_A2_neg
  { 212,	2,	1,	11,	0,	"Hexagon_A2_negp", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #212 = Hexagon_A2_negp
  { 213,	2,	1,	11,	0,	"Hexagon_A2_negsat", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #213 = Hexagon_A2_negsat
  { 214,	2,	1,	0,	0,	"Hexagon_A2_not", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #214 = Hexagon_A2_not
  { 215,	2,	1,	11,	0,	"Hexagon_A2_notp", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #215 = Hexagon_A2_notp
  { 216,	3,	1,	0,	0,	"Hexagon_A2_or", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #216 = Hexagon_A2_or
  { 217,	3,	1,	0,	0,	"Hexagon_A2_orir", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #217 = Hexagon_A2_orir
  { 218,	3,	1,	1,	0,	"Hexagon_A2_orp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #218 = Hexagon_A2_orp
  { 219,	2,	1,	11,	0,	"Hexagon_A2_sat", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #219 = Hexagon_A2_sat
  { 220,	2,	1,	11,	0,	"Hexagon_A2_satb", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #220 = Hexagon_A2_satb
  { 221,	2,	1,	11,	0,	"Hexagon_A2_sath", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #221 = Hexagon_A2_sath
  { 222,	2,	1,	11,	0,	"Hexagon_A2_satub", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #222 = Hexagon_A2_satub
  { 223,	2,	1,	11,	0,	"Hexagon_A2_satuh", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #223 = Hexagon_A2_satuh
  { 224,	3,	1,	0,	0,	"Hexagon_A2_sub", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #224 = Hexagon_A2_sub
  { 225,	3,	1,	1,	0,	"Hexagon_A2_subh_h16_hh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #225 = Hexagon_A2_subh_h16_hh
  { 226,	3,	1,	1,	0,	"Hexagon_A2_subh_h16_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #226 = Hexagon_A2_subh_h16_hl
  { 227,	3,	1,	1,	0,	"Hexagon_A2_subh_h16_lh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #227 = Hexagon_A2_subh_h16_lh
  { 228,	3,	1,	1,	0,	"Hexagon_A2_subh_h16_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #228 = Hexagon_A2_subh_h16_ll
  { 229,	3,	1,	1,	0,	"Hexagon_A2_subh_h16_sat_hh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #229 = Hexagon_A2_subh_h16_sat_hh
  { 230,	3,	1,	1,	0,	"Hexagon_A2_subh_h16_sat_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #230 = Hexagon_A2_subh_h16_sat_hl
  { 231,	3,	1,	1,	0,	"Hexagon_A2_subh_h16_sat_lh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #231 = Hexagon_A2_subh_h16_sat_lh
  { 232,	3,	1,	1,	0,	"Hexagon_A2_subh_h16_sat_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #232 = Hexagon_A2_subh_h16_sat_ll
  { 233,	3,	1,	1,	0,	"Hexagon_A2_subh_l16_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #233 = Hexagon_A2_subh_l16_hl
  { 234,	3,	1,	1,	0,	"Hexagon_A2_subh_l16_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #234 = Hexagon_A2_subh_l16_ll
  { 235,	3,	1,	1,	0,	"Hexagon_A2_subh_l16_sat_hl", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #235 = Hexagon_A2_subh_l16_sat_hl
  { 236,	3,	1,	1,	0,	"Hexagon_A2_subh_l16_sat_ll", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #236 = Hexagon_A2_subh_l16_sat_ll
  { 237,	3,	1,	1,	0,	"Hexagon_A2_subp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #237 = Hexagon_A2_subp
  { 238,	3,	1,	0,	0,	"Hexagon_A2_subri", 0, 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #238 = Hexagon_A2_subri
  { 239,	3,	1,	1,	0,	"Hexagon_A2_subsat", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #239 = Hexagon_A2_subsat
  { 240,	3,	1,	0,	0,	"Hexagon_A2_svaddh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #240 = Hexagon_A2_svaddh
  { 241,	3,	1,	0,	0,	"Hexagon_A2_svaddhs", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #241 = Hexagon_A2_svaddhs
  { 242,	3,	1,	0,	0,	"Hexagon_A2_svadduhs", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #242 = Hexagon_A2_svadduhs
  { 243,	3,	1,	0,	0,	"Hexagon_A2_svavgh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #243 = Hexagon_A2_svavgh
  { 244,	3,	1,	0,	0,	"Hexagon_A2_svavghs", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #244 = Hexagon_A2_svavghs
  { 245,	3,	1,	0,	0,	"Hexagon_A2_svnavgh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #245 = Hexagon_A2_svnavgh
  { 246,	3,	1,	0,	0,	"Hexagon_A2_svsubh", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #246 = Hexagon_A2_svsubh
  { 247,	3,	1,	0,	0,	"Hexagon_A2_svsubhs", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #247 = Hexagon_A2_svsubhs
  { 248,	3,	1,	0,	0,	"Hexagon_A2_svsubuhs", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #248 = Hexagon_A2_svsubuhs
  { 249,	2,	1,	11,	0,	"Hexagon_A2_swiz", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #249 = Hexagon_A2_swiz
  { 250,	2,	1,	0,	0,	"Hexagon_A2_sxtb", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #250 = Hexagon_A2_sxtb
  { 251,	2,	1,	0,	0,	"Hexagon_A2_sxth", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #251 = Hexagon_A2_sxth
  { 252,	2,	1,	11,	0,	"Hexagon_A2_sxtw", 0, 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #252 = Hexagon_A2_sxtw
  { 253,	2,	1,	0,	0,	"Hexagon_A2_tfr", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #253 = Hexagon_A2_tfr
  { 254,	3,	1,	0,	0,	"Hexagon_A2_tfrih", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #254 = Hexagon_A2_tfrih
  { 255,	3,	1,	0,	0,	"Hexagon_A2_tfril", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #255 = Hexagon_A2_tfril
  { 256,	2,	1,	1,	0,	"Hexagon_A2_tfrp", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #256 = Hexagon_A2_tfrp
  { 257,	2,	1,	0,	0,	"Hexagon_A2_tfrpi", 0, 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #257 = Hexagon_A2_tfrpi
  { 258,	2,	1,	0,	0,	"Hexagon_A2_tfrsi", 0, 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #258 = Hexagon_A2_tfrsi
  { 259,	2,	1,	11,	0,	"Hexagon_A2_vabsh", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #259 = Hexagon_A2_vabsh
  { 260,	2,	1,	11,	0,	"Hexagon_A2_vabshsat", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #260 = Hexagon_A2_vabshsat
  { 261,	2,	1,	11,	0,	"Hexagon_A2_vabsw", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #261 = Hexagon_A2_vabsw
  { 262,	2,	1,	11,	0,	"Hexagon_A2_vabswsat", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #262 = Hexagon_A2_vabswsat
  { 263,	3,	1,	1,	0,	"Hexagon_A2_vaddh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #263 = Hexagon_A2_vaddh
  { 264,	3,	1,	1,	0,	"Hexagon_A2_vaddhs", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #264 = Hexagon_A2_vaddhs
  { 265,	3,	1,	1,	0,	"Hexagon_A2_vaddub", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #265 = Hexagon_A2_vaddub
  { 266,	3,	1,	1,	0,	"Hexagon_A2_vaddubs", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #266 = Hexagon_A2_vaddubs
  { 267,	3,	1,	1,	0,	"Hexagon_A2_vadduhs", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #267 = Hexagon_A2_vadduhs
  { 268,	3,	1,	1,	0,	"Hexagon_A2_vaddw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #268 = Hexagon_A2_vaddw
  { 269,	3,	1,	1,	0,	"Hexagon_A2_vaddws", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #269 = Hexagon_A2_vaddws
  { 270,	3,	1,	1,	0,	"Hexagon_A2_vavgh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #270 = Hexagon_A2_vavgh
  { 271,	3,	1,	1,	0,	"Hexagon_A2_vavghcr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #271 = Hexagon_A2_vavghcr
  { 272,	3,	1,	1,	0,	"Hexagon_A2_vavghr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #272 = Hexagon_A2_vavghr
  { 273,	3,	1,	1,	0,	"Hexagon_A2_vavgub", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #273 = Hexagon_A2_vavgub
  { 274,	3,	1,	1,	0,	"Hexagon_A2_vavgubr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #274 = Hexagon_A2_vavgubr
  { 275,	3,	1,	1,	0,	"Hexagon_A2_vavguh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #275 = Hexagon_A2_vavguh
  { 276,	3,	1,	1,	0,	"Hexagon_A2_vavguhr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #276 = Hexagon_A2_vavguhr
  { 277,	3,	1,	1,	0,	"Hexagon_A2_vavguw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #277 = Hexagon_A2_vavguw
  { 278,	3,	1,	1,	0,	"Hexagon_A2_vavguwr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #278 = Hexagon_A2_vavguwr
  { 279,	3,	1,	1,	0,	"Hexagon_A2_vavgw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #279 = Hexagon_A2_vavgw
  { 280,	3,	1,	1,	0,	"Hexagon_A2_vavgwcr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #280 = Hexagon_A2_vavgwcr
  { 281,	3,	1,	1,	0,	"Hexagon_A2_vavgwr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #281 = Hexagon_A2_vavgwr
  { 282,	3,	1,	1,	0,	"Hexagon_A2_vcmpbeq", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #282 = Hexagon_A2_vcmpbeq
  { 283,	3,	1,	1,	0,	"Hexagon_A2_vcmpbgtu", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #283 = Hexagon_A2_vcmpbgtu
  { 284,	3,	1,	1,	0,	"Hexagon_A2_vcmpheq", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #284 = Hexagon_A2_vcmpheq
  { 285,	3,	1,	1,	0,	"Hexagon_A2_vcmphgt", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #285 = Hexagon_A2_vcmphgt
  { 286,	3,	1,	1,	0,	"Hexagon_A2_vcmphgtu", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #286 = Hexagon_A2_vcmphgtu
  { 287,	3,	1,	1,	0,	"Hexagon_A2_vcmpweq", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #287 = Hexagon_A2_vcmpweq
  { 288,	3,	1,	1,	0,	"Hexagon_A2_vcmpwgt", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #288 = Hexagon_A2_vcmpwgt
  { 289,	3,	1,	1,	0,	"Hexagon_A2_vcmpwgtu", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #289 = Hexagon_A2_vcmpwgtu
  { 290,	2,	1,	11,	0,	"Hexagon_A2_vconj", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #290 = Hexagon_A2_vconj
  { 291,	3,	1,	1,	0,	"Hexagon_A2_vmaxh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #291 = Hexagon_A2_vmaxh
  { 292,	3,	1,	1,	0,	"Hexagon_A2_vmaxub", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #292 = Hexagon_A2_vmaxub
  { 293,	3,	1,	1,	0,	"Hexagon_A2_vmaxuh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #293 = Hexagon_A2_vmaxuh
  { 294,	3,	1,	1,	0,	"Hexagon_A2_vmaxuw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #294 = Hexagon_A2_vmaxuw
  { 295,	3,	1,	1,	0,	"Hexagon_A2_vmaxw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #295 = Hexagon_A2_vmaxw
  { 296,	3,	1,	1,	0,	"Hexagon_A2_vminh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #296 = Hexagon_A2_vminh
  { 297,	3,	1,	1,	0,	"Hexagon_A2_vminub", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #297 = Hexagon_A2_vminub
  { 298,	3,	1,	1,	0,	"Hexagon_A2_vminuh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #298 = Hexagon_A2_vminuh
  { 299,	3,	1,	1,	0,	"Hexagon_A2_vminuw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #299 = Hexagon_A2_vminuw
  { 300,	3,	1,	1,	0,	"Hexagon_A2_vminw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #300 = Hexagon_A2_vminw
  { 301,	3,	1,	1,	0,	"Hexagon_A2_vnavgh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #301 = Hexagon_A2_vnavgh
  { 302,	3,	1,	1,	0,	"Hexagon_A2_vnavghcr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #302 = Hexagon_A2_vnavghcr
  { 303,	3,	1,	1,	0,	"Hexagon_A2_vnavghr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #303 = Hexagon_A2_vnavghr
  { 304,	3,	1,	1,	0,	"Hexagon_A2_vnavgw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #304 = Hexagon_A2_vnavgw
  { 305,	3,	1,	1,	0,	"Hexagon_A2_vnavgwcr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #305 = Hexagon_A2_vnavgwcr
  { 306,	3,	1,	1,	0,	"Hexagon_A2_vnavgwr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #306 = Hexagon_A2_vnavgwr
  { 307,	3,	1,	6,	0,	"Hexagon_A2_vraddub", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #307 = Hexagon_A2_vraddub
  { 308,	4,	1,	6,	0,	"Hexagon_A2_vraddub_acc", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #308 = Hexagon_A2_vraddub_acc
  { 309,	3,	1,	6,	0,	"Hexagon_A2_vrsadub", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #309 = Hexagon_A2_vrsadub
  { 310,	4,	1,	6,	0,	"Hexagon_A2_vrsadub_acc", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #310 = Hexagon_A2_vrsadub_acc
  { 311,	3,	1,	1,	0,	"Hexagon_A2_vsubh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #311 = Hexagon_A2_vsubh
  { 312,	3,	1,	1,	0,	"Hexagon_A2_vsubhs", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #312 = Hexagon_A2_vsubhs
  { 313,	3,	1,	1,	0,	"Hexagon_A2_vsubub", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #313 = Hexagon_A2_vsubub
  { 314,	3,	1,	1,	0,	"Hexagon_A2_vsububs", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #314 = Hexagon_A2_vsububs
  { 315,	3,	1,	1,	0,	"Hexagon_A2_vsubuhs", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #315 = Hexagon_A2_vsubuhs
  { 316,	3,	1,	1,	0,	"Hexagon_A2_vsubw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #316 = Hexagon_A2_vsubw
  { 317,	3,	1,	1,	0,	"Hexagon_A2_vsubws", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #317 = Hexagon_A2_vsubws
  { 318,	3,	1,	0,	0,	"Hexagon_A2_xor", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #318 = Hexagon_A2_xor
  { 319,	3,	1,	1,	0,	"Hexagon_A2_xorp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #319 = Hexagon_A2_xorp
  { 320,	2,	1,	0,	0,	"Hexagon_A2_zxtb", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #320 = Hexagon_A2_zxtb
  { 321,	2,	1,	0,	0,	"Hexagon_A2_zxth", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #321 = Hexagon_A2_zxth
  { 322,	3,	1,	0,	0,	"Hexagon_A4_andn", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #322 = Hexagon_A4_andn
  { 323,	3,	1,	0,	0,	"Hexagon_A4_combineir", 0, 0x0ULL, NULL, NULL, OperandInfo54 },  // Inst #323 = Hexagon_A4_combineir
  { 324,	3,	1,	0,	0,	"Hexagon_A4_combineri", 0, 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #324 = Hexagon_A4_combineri
  { 325,	3,	1,	0,	0,	"Hexagon_A4_orn", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #325 = Hexagon_A4_orn
  { 326,	3,	1,	0,	0,	"Hexagon_A4_rcmpeq", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #326 = Hexagon_A4_rcmpeq
  { 327,	3,	1,	0,	0,	"Hexagon_A4_rcmpeqi", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #327 = Hexagon_A4_rcmpeqi
  { 328,	3,	1,	0,	0,	"Hexagon_A4_rcmpneq", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #328 = Hexagon_A4_rcmpneq
  { 329,	3,	1,	0,	0,	"Hexagon_A4_rcmpneqi", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #329 = Hexagon_A4_rcmpneqi
  { 330,	2,	1,	11,	0,	"Hexagon_C2_all8", 0, 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #330 = Hexagon_C2_all8
  { 331,	3,	1,	11,	0,	"Hexagon_C2_and", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #331 = Hexagon_C2_and
  { 332,	3,	1,	11,	0,	"Hexagon_C2_andn", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #332 = Hexagon_C2_andn
  { 333,	2,	1,	11,	0,	"Hexagon_C2_any8", 0, 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #333 = Hexagon_C2_any8
  { 334,	3,	1,	0,	0,	"Hexagon_C2_cmpeq", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #334 = Hexagon_C2_cmpeq
  { 335,	3,	1,	0,	0,	"Hexagon_C2_cmpeqi", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #335 = Hexagon_C2_cmpeqi
  { 336,	3,	1,	1,	0,	"Hexagon_C2_cmpeqp", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #336 = Hexagon_C2_cmpeqp
  { 337,	3,	1,	0,	0,	"Hexagon_C2_cmpgei", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #337 = Hexagon_C2_cmpgei
  { 338,	3,	1,	0,	0,	"Hexagon_C2_cmpgeui", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #338 = Hexagon_C2_cmpgeui
  { 339,	3,	1,	0,	0,	"Hexagon_C2_cmpgt", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #339 = Hexagon_C2_cmpgt
  { 340,	3,	1,	0,	0,	"Hexagon_C2_cmpgti", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #340 = Hexagon_C2_cmpgti
  { 341,	3,	1,	1,	0,	"Hexagon_C2_cmpgtp", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #341 = Hexagon_C2_cmpgtp
  { 342,	3,	1,	0,	0,	"Hexagon_C2_cmpgtu", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #342 = Hexagon_C2_cmpgtu
  { 343,	3,	1,	0,	0,	"Hexagon_C2_cmpgtui", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #343 = Hexagon_C2_cmpgtui
  { 344,	3,	1,	1,	0,	"Hexagon_C2_cmpgtup", 0, 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #344 = Hexagon_C2_cmpgtup
  { 345,	3,	1,	0,	0,	"Hexagon_C2_cmplt", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #345 = Hexagon_C2_cmplt
  { 346,	3,	1,	0,	0,	"Hexagon_C2_cmpltu", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #346 = Hexagon_C2_cmpltu
  { 347,	2,	1,	11,	0,	"Hexagon_C2_mask", 0, 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #347 = Hexagon_C2_mask
  { 348,	4,	1,	0,	0,	"Hexagon_C2_mux", 0, 0x0ULL, NULL, NULL, OperandInfo40 },  // Inst #348 = Hexagon_C2_mux
  { 349,	4,	1,	0,	0,	"Hexagon_C2_muxii", 0, 0x0ULL, NULL, NULL, OperandInfo57 },  // Inst #349 = Hexagon_C2_muxii
  { 350,	4,	1,	0,	0,	"Hexagon_C2_muxir", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #350 = Hexagon_C2_muxir
  { 351,	4,	1,	0,	0,	"Hexagon_C2_muxri", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #351 = Hexagon_C2_muxri
  { 352,	2,	1,	11,	0,	"Hexagon_C2_not", 0, 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #352 = Hexagon_C2_not
  { 353,	3,	1,	11,	0,	"Hexagon_C2_or", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #353 = Hexagon_C2_or
  { 354,	3,	1,	11,	0,	"Hexagon_C2_orn", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #354 = Hexagon_C2_orn
  { 355,	2,	1,	11,	0,	"Hexagon_C2_pxfer_map", 0, 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #355 = Hexagon_C2_pxfer_map
  { 356,	2,	1,	11,	0,	"Hexagon_C2_tfrpr", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #356 = Hexagon_C2_tfrpr
  { 357,	2,	1,	11,	0,	"Hexagon_C2_tfrrp", 0, 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #357 = Hexagon_C2_tfrrp
  { 358,	3,	1,	11,	0,	"Hexagon_C2_vitpack", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #358 = Hexagon_C2_vitpack
  { 359,	4,	1,	1,	0,	"Hexagon_C2_vmux", 0, 0x0ULL, NULL, NULL, OperandInfo58 },  // Inst #359 = Hexagon_C2_vmux
  { 360,	3,	1,	11,	0,	"Hexagon_C2_xor", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #360 = Hexagon_C2_xor
  { 361,	4,	1,	11,	0,	"Hexagon_C4_and_and", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #361 = Hexagon_C4_and_and
  { 362,	4,	1,	11,	0,	"Hexagon_C4_and_andn", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #362 = Hexagon_C4_and_andn
  { 363,	4,	1,	11,	0,	"Hexagon_C4_and_or", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #363 = Hexagon_C4_and_or
  { 364,	4,	1,	11,	0,	"Hexagon_C4_and_orn", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #364 = Hexagon_C4_and_orn
  { 365,	3,	1,	0,	0,	"Hexagon_C4_cmplte", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #365 = Hexagon_C4_cmplte
  { 366,	3,	1,	0,	0,	"Hexagon_C4_cmpltei", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #366 = Hexagon_C4_cmpltei
  { 367,	3,	1,	0,	0,	"Hexagon_C4_cmplteu", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #367 = Hexagon_C4_cmplteu
  { 368,	3,	1,	0,	0,	"Hexagon_C4_cmplteui", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #368 = Hexagon_C4_cmplteui
  { 369,	3,	1,	0,	0,	"Hexagon_C4_cmpneq", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #369 = Hexagon_C4_cmpneq
  { 370,	3,	1,	0,	0,	"Hexagon_C4_cmpneqi", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #370 = Hexagon_C4_cmpneqi
  { 371,	3,	1,	11,	0,	"Hexagon_C4_fastcorner9", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #371 = Hexagon_C4_fastcorner9
  { 372,	3,	1,	11,	0,	"Hexagon_C4_fastcorner9_not", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #372 = Hexagon_C4_fastcorner9_not
  { 373,	4,	1,	11,	0,	"Hexagon_C4_or_and", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #373 = Hexagon_C4_or_and
  { 374,	4,	1,	11,	0,	"Hexagon_C4_or_andn", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #374 = Hexagon_C4_or_andn
  { 375,	4,	1,	11,	0,	"Hexagon_C4_or_or", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #375 = Hexagon_C4_or_or
  { 376,	4,	1,	11,	0,	"Hexagon_C4_or_orn", 0, 0x0ULL, NULL, NULL, OperandInfo59 },  // Inst #376 = Hexagon_C4_or_orn
  { 377,	4,	1,	6,	0,	"Hexagon_M2_acci", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #377 = Hexagon_M2_acci
  { 378,	4,	1,	6,	0,	"Hexagon_M2_accii", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #378 = Hexagon_M2_accii
  { 379,	4,	1,	6,	0,	"Hexagon_M2_cmaci_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #379 = Hexagon_M2_cmaci_s0
  { 380,	4,	1,	6,	0,	"Hexagon_M2_cmacr_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #380 = Hexagon_M2_cmacr_s0
  { 381,	4,	1,	6,	0,	"Hexagon_M2_cmacs_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #381 = Hexagon_M2_cmacs_s0
  { 382,	4,	1,	6,	0,	"Hexagon_M2_cmacs_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #382 = Hexagon_M2_cmacs_s1
  { 383,	4,	1,	6,	0,	"Hexagon_M2_cmacsc_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #383 = Hexagon_M2_cmacsc_s0
  { 384,	4,	1,	6,	0,	"Hexagon_M2_cmacsc_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #384 = Hexagon_M2_cmacsc_s1
  { 385,	3,	1,	6,	0,	"Hexagon_M2_cmpyi_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #385 = Hexagon_M2_cmpyi_s0
  { 386,	3,	1,	6,	0,	"Hexagon_M2_cmpyr_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #386 = Hexagon_M2_cmpyr_s0
  { 387,	3,	1,	6,	0,	"Hexagon_M2_cmpyrs_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #387 = Hexagon_M2_cmpyrs_s0
  { 388,	3,	1,	6,	0,	"Hexagon_M2_cmpyrs_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #388 = Hexagon_M2_cmpyrs_s1
  { 389,	3,	1,	6,	0,	"Hexagon_M2_cmpyrsc_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #389 = Hexagon_M2_cmpyrsc_s0
  { 390,	3,	1,	6,	0,	"Hexagon_M2_cmpyrsc_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #390 = Hexagon_M2_cmpyrsc_s1
  { 391,	3,	1,	6,	0,	"Hexagon_M2_cmpys_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #391 = Hexagon_M2_cmpys_s0
  { 392,	3,	1,	6,	0,	"Hexagon_M2_cmpys_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #392 = Hexagon_M2_cmpys_s1
  { 393,	3,	1,	6,	0,	"Hexagon_M2_cmpysc_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #393 = Hexagon_M2_cmpysc_s0
  { 394,	3,	1,	6,	0,	"Hexagon_M2_cmpysc_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #394 = Hexagon_M2_cmpysc_s1
  { 395,	4,	1,	6,	0,	"Hexagon_M2_cnacs_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #395 = Hexagon_M2_cnacs_s0
  { 396,	4,	1,	6,	0,	"Hexagon_M2_cnacs_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #396 = Hexagon_M2_cnacs_s1
  { 397,	4,	1,	6,	0,	"Hexagon_M2_cnacsc_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #397 = Hexagon_M2_cnacsc_s0
  { 398,	4,	1,	6,	0,	"Hexagon_M2_cnacsc_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #398 = Hexagon_M2_cnacsc_s1
  { 399,	4,	1,	6,	0,	"Hexagon_M2_dpmpyss_acc_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #399 = Hexagon_M2_dpmpyss_acc_s0
  { 400,	4,	1,	6,	0,	"Hexagon_M2_dpmpyss_nac_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #400 = Hexagon_M2_dpmpyss_nac_s0
  { 401,	3,	1,	6,	0,	"Hexagon_M2_dpmpyss_rnd_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #401 = Hexagon_M2_dpmpyss_rnd_s0
  { 402,	3,	1,	6,	0,	"Hexagon_M2_dpmpyss_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #402 = Hexagon_M2_dpmpyss_s0
  { 403,	4,	1,	6,	0,	"Hexagon_M2_dpmpyuu_acc_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #403 = Hexagon_M2_dpmpyuu_acc_s0
  { 404,	4,	1,	6,	0,	"Hexagon_M2_dpmpyuu_nac_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #404 = Hexagon_M2_dpmpyuu_nac_s0
  { 405,	3,	1,	6,	0,	"Hexagon_M2_dpmpyuu_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #405 = Hexagon_M2_dpmpyuu_s0
  { 406,	3,	1,	6,	0,	"Hexagon_M2_hmmpyh_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #406 = Hexagon_M2_hmmpyh_rs1
  { 407,	3,	1,	6,	0,	"Hexagon_M2_hmmpyl_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #407 = Hexagon_M2_hmmpyl_rs1
  { 408,	4,	1,	6,	0,	"Hexagon_M2_maci", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #408 = Hexagon_M2_maci
  { 409,	4,	1,	6,	0,	"Hexagon_M2_macsin", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #409 = Hexagon_M2_macsin
  { 410,	4,	1,	6,	0,	"Hexagon_M2_macsip", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #410 = Hexagon_M2_macsip
  { 411,	4,	1,	6,	0,	"Hexagon_M2_mmachs_rs0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #411 = Hexagon_M2_mmachs_rs0
  { 412,	4,	1,	6,	0,	"Hexagon_M2_mmachs_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #412 = Hexagon_M2_mmachs_rs1
  { 413,	4,	1,	6,	0,	"Hexagon_M2_mmachs_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #413 = Hexagon_M2_mmachs_s0
  { 414,	4,	1,	6,	0,	"Hexagon_M2_mmachs_s1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #414 = Hexagon_M2_mmachs_s1
  { 415,	4,	1,	6,	0,	"Hexagon_M2_mmacls_rs0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #415 = Hexagon_M2_mmacls_rs0
  { 416,	4,	1,	6,	0,	"Hexagon_M2_mmacls_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #416 = Hexagon_M2_mmacls_rs1
  { 417,	4,	1,	6,	0,	"Hexagon_M2_mmacls_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #417 = Hexagon_M2_mmacls_s0
  { 418,	4,	1,	6,	0,	"Hexagon_M2_mmacls_s1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #418 = Hexagon_M2_mmacls_s1
  { 419,	4,	1,	6,	0,	"Hexagon_M2_mmacuhs_rs0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #419 = Hexagon_M2_mmacuhs_rs0
  { 420,	4,	1,	6,	0,	"Hexagon_M2_mmacuhs_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #420 = Hexagon_M2_mmacuhs_rs1
  { 421,	4,	1,	6,	0,	"Hexagon_M2_mmacuhs_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #421 = Hexagon_M2_mmacuhs_s0
  { 422,	4,	1,	6,	0,	"Hexagon_M2_mmacuhs_s1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #422 = Hexagon_M2_mmacuhs_s1
  { 423,	4,	1,	6,	0,	"Hexagon_M2_mmaculs_rs0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #423 = Hexagon_M2_mmaculs_rs0
  { 424,	4,	1,	6,	0,	"Hexagon_M2_mmaculs_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #424 = Hexagon_M2_mmaculs_rs1
  { 425,	4,	1,	6,	0,	"Hexagon_M2_mmaculs_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #425 = Hexagon_M2_mmaculs_s0
  { 426,	4,	1,	6,	0,	"Hexagon_M2_mmaculs_s1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #426 = Hexagon_M2_mmaculs_s1
  { 427,	3,	1,	6,	0,	"Hexagon_M2_mmpyh_rs0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #427 = Hexagon_M2_mmpyh_rs0
  { 428,	3,	1,	6,	0,	"Hexagon_M2_mmpyh_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #428 = Hexagon_M2_mmpyh_rs1
  { 429,	3,	1,	6,	0,	"Hexagon_M2_mmpyh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #429 = Hexagon_M2_mmpyh_s0
  { 430,	3,	1,	6,	0,	"Hexagon_M2_mmpyh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #430 = Hexagon_M2_mmpyh_s1
  { 431,	3,	1,	6,	0,	"Hexagon_M2_mmpyl_rs0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #431 = Hexagon_M2_mmpyl_rs0
  { 432,	3,	1,	6,	0,	"Hexagon_M2_mmpyl_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #432 = Hexagon_M2_mmpyl_rs1
  { 433,	3,	1,	6,	0,	"Hexagon_M2_mmpyl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #433 = Hexagon_M2_mmpyl_s0
  { 434,	3,	1,	6,	0,	"Hexagon_M2_mmpyl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #434 = Hexagon_M2_mmpyl_s1
  { 435,	3,	1,	6,	0,	"Hexagon_M2_mmpyuh_rs0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #435 = Hexagon_M2_mmpyuh_rs0
  { 436,	3,	1,	6,	0,	"Hexagon_M2_mmpyuh_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #436 = Hexagon_M2_mmpyuh_rs1
  { 437,	3,	1,	6,	0,	"Hexagon_M2_mmpyuh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #437 = Hexagon_M2_mmpyuh_s0
  { 438,	3,	1,	6,	0,	"Hexagon_M2_mmpyuh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #438 = Hexagon_M2_mmpyuh_s1
  { 439,	3,	1,	6,	0,	"Hexagon_M2_mmpyul_rs0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #439 = Hexagon_M2_mmpyul_rs0
  { 440,	3,	1,	6,	0,	"Hexagon_M2_mmpyul_rs1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #440 = Hexagon_M2_mmpyul_rs1
  { 441,	3,	1,	6,	0,	"Hexagon_M2_mmpyul_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #441 = Hexagon_M2_mmpyul_s0
  { 442,	3,	1,	6,	0,	"Hexagon_M2_mmpyul_s1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #442 = Hexagon_M2_mmpyul_s1
  { 443,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #443 = Hexagon_M2_mpy_acc_hh_s0
  { 444,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #444 = Hexagon_M2_mpy_acc_hh_s1
  { 445,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #445 = Hexagon_M2_mpy_acc_hl_s0
  { 446,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #446 = Hexagon_M2_mpy_acc_hl_s1
  { 447,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #447 = Hexagon_M2_mpy_acc_lh_s0
  { 448,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #448 = Hexagon_M2_mpy_acc_lh_s1
  { 449,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #449 = Hexagon_M2_mpy_acc_ll_s0
  { 450,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #450 = Hexagon_M2_mpy_acc_ll_s1
  { 451,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_sat_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #451 = Hexagon_M2_mpy_acc_sat_hh_s0
  { 452,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_sat_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #452 = Hexagon_M2_mpy_acc_sat_hh_s1
  { 453,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_sat_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #453 = Hexagon_M2_mpy_acc_sat_hl_s0
  { 454,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_sat_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #454 = Hexagon_M2_mpy_acc_sat_hl_s1
  { 455,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_sat_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #455 = Hexagon_M2_mpy_acc_sat_lh_s0
  { 456,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_sat_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #456 = Hexagon_M2_mpy_acc_sat_lh_s1
  { 457,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_sat_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #457 = Hexagon_M2_mpy_acc_sat_ll_s0
  { 458,	4,	1,	6,	0,	"Hexagon_M2_mpy_acc_sat_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #458 = Hexagon_M2_mpy_acc_sat_ll_s1
  { 459,	3,	1,	6,	0,	"Hexagon_M2_mpy_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #459 = Hexagon_M2_mpy_hh_s0
  { 460,	3,	1,	6,	0,	"Hexagon_M2_mpy_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #460 = Hexagon_M2_mpy_hh_s1
  { 461,	3,	1,	6,	0,	"Hexagon_M2_mpy_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #461 = Hexagon_M2_mpy_hl_s0
  { 462,	3,	1,	6,	0,	"Hexagon_M2_mpy_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #462 = Hexagon_M2_mpy_hl_s1
  { 463,	3,	1,	6,	0,	"Hexagon_M2_mpy_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #463 = Hexagon_M2_mpy_lh_s0
  { 464,	3,	1,	6,	0,	"Hexagon_M2_mpy_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #464 = Hexagon_M2_mpy_lh_s1
  { 465,	3,	1,	6,	0,	"Hexagon_M2_mpy_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #465 = Hexagon_M2_mpy_ll_s0
  { 466,	3,	1,	6,	0,	"Hexagon_M2_mpy_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #466 = Hexagon_M2_mpy_ll_s1
  { 467,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #467 = Hexagon_M2_mpy_nac_hh_s0
  { 468,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #468 = Hexagon_M2_mpy_nac_hh_s1
  { 469,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #469 = Hexagon_M2_mpy_nac_hl_s0
  { 470,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #470 = Hexagon_M2_mpy_nac_hl_s1
  { 471,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #471 = Hexagon_M2_mpy_nac_lh_s0
  { 472,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #472 = Hexagon_M2_mpy_nac_lh_s1
  { 473,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #473 = Hexagon_M2_mpy_nac_ll_s0
  { 474,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #474 = Hexagon_M2_mpy_nac_ll_s1
  { 475,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_sat_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #475 = Hexagon_M2_mpy_nac_sat_hh_s0
  { 476,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_sat_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #476 = Hexagon_M2_mpy_nac_sat_hh_s1
  { 477,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_sat_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #477 = Hexagon_M2_mpy_nac_sat_hl_s0
  { 478,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_sat_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #478 = Hexagon_M2_mpy_nac_sat_hl_s1
  { 479,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_sat_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #479 = Hexagon_M2_mpy_nac_sat_lh_s0
  { 480,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_sat_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #480 = Hexagon_M2_mpy_nac_sat_lh_s1
  { 481,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_sat_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #481 = Hexagon_M2_mpy_nac_sat_ll_s0
  { 482,	4,	1,	6,	0,	"Hexagon_M2_mpy_nac_sat_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #482 = Hexagon_M2_mpy_nac_sat_ll_s1
  { 483,	3,	1,	6,	0,	"Hexagon_M2_mpy_rnd_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #483 = Hexagon_M2_mpy_rnd_hh_s0
  { 484,	3,	1,	6,	0,	"Hexagon_M2_mpy_rnd_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #484 = Hexagon_M2_mpy_rnd_hh_s1
  { 485,	3,	1,	6,	0,	"Hexagon_M2_mpy_rnd_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #485 = Hexagon_M2_mpy_rnd_hl_s0
  { 486,	3,	1,	6,	0,	"Hexagon_M2_mpy_rnd_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #486 = Hexagon_M2_mpy_rnd_hl_s1
  { 487,	3,	1,	6,	0,	"Hexagon_M2_mpy_rnd_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #487 = Hexagon_M2_mpy_rnd_lh_s0
  { 488,	3,	1,	6,	0,	"Hexagon_M2_mpy_rnd_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #488 = Hexagon_M2_mpy_rnd_lh_s1
  { 489,	3,	1,	6,	0,	"Hexagon_M2_mpy_rnd_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #489 = Hexagon_M2_mpy_rnd_ll_s0
  { 490,	3,	1,	6,	0,	"Hexagon_M2_mpy_rnd_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #490 = Hexagon_M2_mpy_rnd_ll_s1
  { 491,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #491 = Hexagon_M2_mpy_sat_hh_s0
  { 492,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #492 = Hexagon_M2_mpy_sat_hh_s1
  { 493,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #493 = Hexagon_M2_mpy_sat_hl_s0
  { 494,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #494 = Hexagon_M2_mpy_sat_hl_s1
  { 495,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #495 = Hexagon_M2_mpy_sat_lh_s0
  { 496,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #496 = Hexagon_M2_mpy_sat_lh_s1
  { 497,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #497 = Hexagon_M2_mpy_sat_ll_s0
  { 498,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #498 = Hexagon_M2_mpy_sat_ll_s1
  { 499,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_rnd_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #499 = Hexagon_M2_mpy_sat_rnd_hh_s0
  { 500,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_rnd_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #500 = Hexagon_M2_mpy_sat_rnd_hh_s1
  { 501,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_rnd_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #501 = Hexagon_M2_mpy_sat_rnd_hl_s0
  { 502,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_rnd_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #502 = Hexagon_M2_mpy_sat_rnd_hl_s1
  { 503,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_rnd_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #503 = Hexagon_M2_mpy_sat_rnd_lh_s0
  { 504,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_rnd_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #504 = Hexagon_M2_mpy_sat_rnd_lh_s1
  { 505,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_rnd_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #505 = Hexagon_M2_mpy_sat_rnd_ll_s0
  { 506,	3,	1,	6,	0,	"Hexagon_M2_mpy_sat_rnd_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #506 = Hexagon_M2_mpy_sat_rnd_ll_s1
  { 507,	3,	1,	6,	0,	"Hexagon_M2_mpy_up", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #507 = Hexagon_M2_mpy_up
  { 508,	4,	1,	6,	0,	"Hexagon_M2_mpyd_acc_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #508 = Hexagon_M2_mpyd_acc_hh_s0
  { 509,	4,	1,	6,	0,	"Hexagon_M2_mpyd_acc_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #509 = Hexagon_M2_mpyd_acc_hh_s1
  { 510,	4,	1,	6,	0,	"Hexagon_M2_mpyd_acc_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #510 = Hexagon_M2_mpyd_acc_hl_s0
  { 511,	4,	1,	6,	0,	"Hexagon_M2_mpyd_acc_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #511 = Hexagon_M2_mpyd_acc_hl_s1
  { 512,	4,	1,	6,	0,	"Hexagon_M2_mpyd_acc_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #512 = Hexagon_M2_mpyd_acc_lh_s0
  { 513,	4,	1,	6,	0,	"Hexagon_M2_mpyd_acc_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #513 = Hexagon_M2_mpyd_acc_lh_s1
  { 514,	4,	1,	6,	0,	"Hexagon_M2_mpyd_acc_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #514 = Hexagon_M2_mpyd_acc_ll_s0
  { 515,	4,	1,	6,	0,	"Hexagon_M2_mpyd_acc_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #515 = Hexagon_M2_mpyd_acc_ll_s1
  { 516,	3,	1,	6,	0,	"Hexagon_M2_mpyd_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #516 = Hexagon_M2_mpyd_hh_s0
  { 517,	3,	1,	6,	0,	"Hexagon_M2_mpyd_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #517 = Hexagon_M2_mpyd_hh_s1
  { 518,	3,	1,	6,	0,	"Hexagon_M2_mpyd_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #518 = Hexagon_M2_mpyd_hl_s0
  { 519,	3,	1,	6,	0,	"Hexagon_M2_mpyd_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #519 = Hexagon_M2_mpyd_hl_s1
  { 520,	3,	1,	6,	0,	"Hexagon_M2_mpyd_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #520 = Hexagon_M2_mpyd_lh_s0
  { 521,	3,	1,	6,	0,	"Hexagon_M2_mpyd_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #521 = Hexagon_M2_mpyd_lh_s1
  { 522,	3,	1,	6,	0,	"Hexagon_M2_mpyd_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #522 = Hexagon_M2_mpyd_ll_s0
  { 523,	3,	1,	6,	0,	"Hexagon_M2_mpyd_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #523 = Hexagon_M2_mpyd_ll_s1
  { 524,	4,	1,	6,	0,	"Hexagon_M2_mpyd_nac_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #524 = Hexagon_M2_mpyd_nac_hh_s0
  { 525,	4,	1,	6,	0,	"Hexagon_M2_mpyd_nac_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #525 = Hexagon_M2_mpyd_nac_hh_s1
  { 526,	4,	1,	6,	0,	"Hexagon_M2_mpyd_nac_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #526 = Hexagon_M2_mpyd_nac_hl_s0
  { 527,	4,	1,	6,	0,	"Hexagon_M2_mpyd_nac_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #527 = Hexagon_M2_mpyd_nac_hl_s1
  { 528,	4,	1,	6,	0,	"Hexagon_M2_mpyd_nac_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #528 = Hexagon_M2_mpyd_nac_lh_s0
  { 529,	4,	1,	6,	0,	"Hexagon_M2_mpyd_nac_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #529 = Hexagon_M2_mpyd_nac_lh_s1
  { 530,	4,	1,	6,	0,	"Hexagon_M2_mpyd_nac_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #530 = Hexagon_M2_mpyd_nac_ll_s0
  { 531,	4,	1,	6,	0,	"Hexagon_M2_mpyd_nac_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #531 = Hexagon_M2_mpyd_nac_ll_s1
  { 532,	3,	1,	6,	0,	"Hexagon_M2_mpyd_rnd_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #532 = Hexagon_M2_mpyd_rnd_hh_s0
  { 533,	3,	1,	6,	0,	"Hexagon_M2_mpyd_rnd_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #533 = Hexagon_M2_mpyd_rnd_hh_s1
  { 534,	3,	1,	6,	0,	"Hexagon_M2_mpyd_rnd_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #534 = Hexagon_M2_mpyd_rnd_hl_s0
  { 535,	3,	1,	6,	0,	"Hexagon_M2_mpyd_rnd_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #535 = Hexagon_M2_mpyd_rnd_hl_s1
  { 536,	3,	1,	6,	0,	"Hexagon_M2_mpyd_rnd_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #536 = Hexagon_M2_mpyd_rnd_lh_s0
  { 537,	3,	1,	6,	0,	"Hexagon_M2_mpyd_rnd_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #537 = Hexagon_M2_mpyd_rnd_lh_s1
  { 538,	3,	1,	6,	0,	"Hexagon_M2_mpyd_rnd_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #538 = Hexagon_M2_mpyd_rnd_ll_s0
  { 539,	3,	1,	6,	0,	"Hexagon_M2_mpyd_rnd_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #539 = Hexagon_M2_mpyd_rnd_ll_s1
  { 540,	3,	1,	6,	0,	"Hexagon_M2_mpyi", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #540 = Hexagon_M2_mpyi
  { 541,	4,	1,	6,	0,	"Hexagon_M2_mpyu_acc_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #541 = Hexagon_M2_mpyu_acc_hh_s0
  { 542,	4,	1,	6,	0,	"Hexagon_M2_mpyu_acc_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #542 = Hexagon_M2_mpyu_acc_hh_s1
  { 543,	4,	1,	6,	0,	"Hexagon_M2_mpyu_acc_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #543 = Hexagon_M2_mpyu_acc_hl_s0
  { 544,	4,	1,	6,	0,	"Hexagon_M2_mpyu_acc_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #544 = Hexagon_M2_mpyu_acc_hl_s1
  { 545,	4,	1,	6,	0,	"Hexagon_M2_mpyu_acc_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #545 = Hexagon_M2_mpyu_acc_lh_s0
  { 546,	4,	1,	6,	0,	"Hexagon_M2_mpyu_acc_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #546 = Hexagon_M2_mpyu_acc_lh_s1
  { 547,	4,	1,	6,	0,	"Hexagon_M2_mpyu_acc_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #547 = Hexagon_M2_mpyu_acc_ll_s0
  { 548,	4,	1,	6,	0,	"Hexagon_M2_mpyu_acc_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #548 = Hexagon_M2_mpyu_acc_ll_s1
  { 549,	3,	1,	6,	0,	"Hexagon_M2_mpyu_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #549 = Hexagon_M2_mpyu_hh_s0
  { 550,	3,	1,	6,	0,	"Hexagon_M2_mpyu_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #550 = Hexagon_M2_mpyu_hh_s1
  { 551,	3,	1,	6,	0,	"Hexagon_M2_mpyu_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #551 = Hexagon_M2_mpyu_hl_s0
  { 552,	3,	1,	6,	0,	"Hexagon_M2_mpyu_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #552 = Hexagon_M2_mpyu_hl_s1
  { 553,	3,	1,	6,	0,	"Hexagon_M2_mpyu_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #553 = Hexagon_M2_mpyu_lh_s0
  { 554,	3,	1,	6,	0,	"Hexagon_M2_mpyu_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #554 = Hexagon_M2_mpyu_lh_s1
  { 555,	3,	1,	6,	0,	"Hexagon_M2_mpyu_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #555 = Hexagon_M2_mpyu_ll_s0
  { 556,	3,	1,	6,	0,	"Hexagon_M2_mpyu_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #556 = Hexagon_M2_mpyu_ll_s1
  { 557,	4,	1,	6,	0,	"Hexagon_M2_mpyu_nac_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #557 = Hexagon_M2_mpyu_nac_hh_s0
  { 558,	4,	1,	6,	0,	"Hexagon_M2_mpyu_nac_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #558 = Hexagon_M2_mpyu_nac_hh_s1
  { 559,	4,	1,	6,	0,	"Hexagon_M2_mpyu_nac_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #559 = Hexagon_M2_mpyu_nac_hl_s0
  { 560,	4,	1,	6,	0,	"Hexagon_M2_mpyu_nac_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #560 = Hexagon_M2_mpyu_nac_hl_s1
  { 561,	4,	1,	6,	0,	"Hexagon_M2_mpyu_nac_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #561 = Hexagon_M2_mpyu_nac_lh_s0
  { 562,	4,	1,	6,	0,	"Hexagon_M2_mpyu_nac_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #562 = Hexagon_M2_mpyu_nac_lh_s1
  { 563,	4,	1,	6,	0,	"Hexagon_M2_mpyu_nac_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #563 = Hexagon_M2_mpyu_nac_ll_s0
  { 564,	4,	1,	6,	0,	"Hexagon_M2_mpyu_nac_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #564 = Hexagon_M2_mpyu_nac_ll_s1
  { 565,	3,	1,	6,	0,	"Hexagon_M2_mpyu_up", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #565 = Hexagon_M2_mpyu_up
  { 566,	4,	1,	6,	0,	"Hexagon_M2_mpyud_acc_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #566 = Hexagon_M2_mpyud_acc_hh_s0
  { 567,	4,	1,	6,	0,	"Hexagon_M2_mpyud_acc_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #567 = Hexagon_M2_mpyud_acc_hh_s1
  { 568,	4,	1,	6,	0,	"Hexagon_M2_mpyud_acc_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #568 = Hexagon_M2_mpyud_acc_hl_s0
  { 569,	4,	1,	6,	0,	"Hexagon_M2_mpyud_acc_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #569 = Hexagon_M2_mpyud_acc_hl_s1
  { 570,	4,	1,	6,	0,	"Hexagon_M2_mpyud_acc_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #570 = Hexagon_M2_mpyud_acc_lh_s0
  { 571,	4,	1,	6,	0,	"Hexagon_M2_mpyud_acc_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #571 = Hexagon_M2_mpyud_acc_lh_s1
  { 572,	4,	1,	6,	0,	"Hexagon_M2_mpyud_acc_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #572 = Hexagon_M2_mpyud_acc_ll_s0
  { 573,	4,	1,	6,	0,	"Hexagon_M2_mpyud_acc_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #573 = Hexagon_M2_mpyud_acc_ll_s1
  { 574,	3,	1,	6,	0,	"Hexagon_M2_mpyud_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #574 = Hexagon_M2_mpyud_hh_s0
  { 575,	3,	1,	6,	0,	"Hexagon_M2_mpyud_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #575 = Hexagon_M2_mpyud_hh_s1
  { 576,	3,	1,	6,	0,	"Hexagon_M2_mpyud_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #576 = Hexagon_M2_mpyud_hl_s0
  { 577,	3,	1,	6,	0,	"Hexagon_M2_mpyud_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #577 = Hexagon_M2_mpyud_hl_s1
  { 578,	3,	1,	6,	0,	"Hexagon_M2_mpyud_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #578 = Hexagon_M2_mpyud_lh_s0
  { 579,	3,	1,	6,	0,	"Hexagon_M2_mpyud_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #579 = Hexagon_M2_mpyud_lh_s1
  { 580,	3,	1,	6,	0,	"Hexagon_M2_mpyud_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #580 = Hexagon_M2_mpyud_ll_s0
  { 581,	3,	1,	6,	0,	"Hexagon_M2_mpyud_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #581 = Hexagon_M2_mpyud_ll_s1
  { 582,	4,	1,	6,	0,	"Hexagon_M2_mpyud_nac_hh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #582 = Hexagon_M2_mpyud_nac_hh_s0
  { 583,	4,	1,	6,	0,	"Hexagon_M2_mpyud_nac_hh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #583 = Hexagon_M2_mpyud_nac_hh_s1
  { 584,	4,	1,	6,	0,	"Hexagon_M2_mpyud_nac_hl_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #584 = Hexagon_M2_mpyud_nac_hl_s0
  { 585,	4,	1,	6,	0,	"Hexagon_M2_mpyud_nac_hl_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #585 = Hexagon_M2_mpyud_nac_hl_s1
  { 586,	4,	1,	6,	0,	"Hexagon_M2_mpyud_nac_lh_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #586 = Hexagon_M2_mpyud_nac_lh_s0
  { 587,	4,	1,	6,	0,	"Hexagon_M2_mpyud_nac_lh_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #587 = Hexagon_M2_mpyud_nac_lh_s1
  { 588,	4,	1,	6,	0,	"Hexagon_M2_mpyud_nac_ll_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #588 = Hexagon_M2_mpyud_nac_ll_s0
  { 589,	4,	1,	6,	0,	"Hexagon_M2_mpyud_nac_ll_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #589 = Hexagon_M2_mpyud_nac_ll_s1
  { 590,	3,	1,	6,	0,	"Hexagon_M2_mpyui", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #590 = Hexagon_M2_mpyui
  { 591,	4,	1,	6,	0,	"Hexagon_M2_nacci", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #591 = Hexagon_M2_nacci
  { 592,	4,	1,	6,	0,	"Hexagon_M2_naccii", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #592 = Hexagon_M2_naccii
  { 593,	4,	1,	6,	0,	"Hexagon_M2_subacc", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #593 = Hexagon_M2_subacc
  { 594,	3,	1,	6,	0,	"Hexagon_M2_vabsdiffh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #594 = Hexagon_M2_vabsdiffh
  { 595,	3,	1,	6,	0,	"Hexagon_M2_vabsdiffw", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #595 = Hexagon_M2_vabsdiffw
  { 596,	4,	1,	6,	0,	"Hexagon_M2_vcmac_s0_sat_i", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #596 = Hexagon_M2_vcmac_s0_sat_i
  { 597,	4,	1,	6,	0,	"Hexagon_M2_vcmac_s0_sat_r", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #597 = Hexagon_M2_vcmac_s0_sat_r
  { 598,	3,	1,	6,	0,	"Hexagon_M2_vcmpy_s0_sat_i", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #598 = Hexagon_M2_vcmpy_s0_sat_i
  { 599,	3,	1,	6,	0,	"Hexagon_M2_vcmpy_s0_sat_r", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #599 = Hexagon_M2_vcmpy_s0_sat_r
  { 600,	3,	1,	6,	0,	"Hexagon_M2_vcmpy_s1_sat_i", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #600 = Hexagon_M2_vcmpy_s1_sat_i
  { 601,	3,	1,	6,	0,	"Hexagon_M2_vcmpy_s1_sat_r", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #601 = Hexagon_M2_vcmpy_s1_sat_r
  { 602,	4,	1,	6,	0,	"Hexagon_M2_vdmacs_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #602 = Hexagon_M2_vdmacs_s0
  { 603,	4,	1,	6,	0,	"Hexagon_M2_vdmacs_s1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #603 = Hexagon_M2_vdmacs_s1
  { 604,	3,	1,	6,	0,	"Hexagon_M2_vdmpyrs_s0", 0, 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #604 = Hexagon_M2_vdmpyrs_s0
  { 605,	3,	1,	6,	0,	"Hexagon_M2_vdmpyrs_s1", 0, 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #605 = Hexagon_M2_vdmpyrs_s1
  { 606,	3,	1,	6,	0,	"Hexagon_M2_vdmpys_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #606 = Hexagon_M2_vdmpys_s0
  { 607,	3,	1,	6,	0,	"Hexagon_M2_vdmpys_s1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #607 = Hexagon_M2_vdmpys_s1
  { 608,	4,	1,	6,	0,	"Hexagon_M2_vmac2", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #608 = Hexagon_M2_vmac2
  { 609,	4,	1,	6,	0,	"Hexagon_M2_vmac2es", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #609 = Hexagon_M2_vmac2es
  { 610,	4,	1,	6,	0,	"Hexagon_M2_vmac2es_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #610 = Hexagon_M2_vmac2es_s0
  { 611,	4,	1,	6,	0,	"Hexagon_M2_vmac2es_s1", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #611 = Hexagon_M2_vmac2es_s1
  { 612,	4,	1,	6,	0,	"Hexagon_M2_vmac2s_s0", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #612 = Hexagon_M2_vmac2s_s0
  { 613,	4,	1,	6,	0,	"Hexagon_M2_vmac2s_s1", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #613 = Hexagon_M2_vmac2s_s1
  { 614,	3,	1,	6,	0,	"Hexagon_M2_vmpy2es_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #614 = Hexagon_M2_vmpy2es_s0
  { 615,	3,	1,	6,	0,	"Hexagon_M2_vmpy2es_s1", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #615 = Hexagon_M2_vmpy2es_s1
  { 616,	3,	1,	6,	0,	"Hexagon_M2_vmpy2s_s0", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #616 = Hexagon_M2_vmpy2s_s0
  { 617,	3,	1,	6,	0,	"Hexagon_M2_vmpy2s_s0pack", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #617 = Hexagon_M2_vmpy2s_s0pack
  { 618,	3,	1,	6,	0,	"Hexagon_M2_vmpy2s_s1", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #618 = Hexagon_M2_vmpy2s_s1
  { 619,	3,	1,	6,	0,	"Hexagon_M2_vmpy2s_s1pack", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #619 = Hexagon_M2_vmpy2s_s1pack
  { 620,	3,	1,	6,	0,	"Hexagon_M2_vradduh", 0, 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #620 = Hexagon_M2_vradduh
  { 621,	4,	1,	6,	0,	"Hexagon_M2_vrcmaci_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #621 = Hexagon_M2_vrcmaci_s0
  { 622,	4,	1,	6,	0,	"Hexagon_M2_vrcmaci_s0c", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #622 = Hexagon_M2_vrcmaci_s0c
  { 623,	4,	1,	6,	0,	"Hexagon_M2_vrcmacr_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #623 = Hexagon_M2_vrcmacr_s0
  { 624,	4,	1,	6,	0,	"Hexagon_M2_vrcmacr_s0c", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #624 = Hexagon_M2_vrcmacr_s0c
  { 625,	3,	1,	6,	0,	"Hexagon_M2_vrcmpyi_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #625 = Hexagon_M2_vrcmpyi_s0
  { 626,	3,	1,	6,	0,	"Hexagon_M2_vrcmpyi_s0c", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #626 = Hexagon_M2_vrcmpyi_s0c
  { 627,	3,	1,	6,	0,	"Hexagon_M2_vrcmpyr_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #627 = Hexagon_M2_vrcmpyr_s0
  { 628,	3,	1,	6,	0,	"Hexagon_M2_vrcmpyr_s0c", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #628 = Hexagon_M2_vrcmpyr_s0c
  { 629,	4,	1,	6,	0,	"Hexagon_M2_vrcmpys_acc_s1", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #629 = Hexagon_M2_vrcmpys_acc_s1
  { 630,	3,	1,	6,	0,	"Hexagon_M2_vrcmpys_s1", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #630 = Hexagon_M2_vrcmpys_s1
  { 631,	3,	1,	6,	0,	"Hexagon_M2_vrcmpys_s1rp", 0, 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #631 = Hexagon_M2_vrcmpys_s1rp
  { 632,	4,	1,	6,	0,	"Hexagon_M2_vrmac_s0", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #632 = Hexagon_M2_vrmac_s0
  { 633,	3,	1,	6,	0,	"Hexagon_M2_vrmpy_s0", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #633 = Hexagon_M2_vrmpy_s0
  { 634,	4,	1,	6,	0,	"Hexagon_M2_xor_xacc", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #634 = Hexagon_M2_xor_xacc
  { 635,	4,	1,	6,	0,	"Hexagon_M4_xor_xacc", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #635 = Hexagon_M4_xor_xacc
  { 636,	4,	1,	11,	0,	"Hexagon_S2_addasl_rrri", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #636 = Hexagon_S2_addasl_rrri
  { 637,	3,	1,	11,	0,	"Hexagon_S2_asl_i_p", 0, 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #637 = Hexagon_S2_asl_i_p
  { 638,	4,	1,	11,	0,	"Hexagon_S2_asl_i_p_acc", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #638 = Hexagon_S2_asl_i_p_acc
  { 639,	4,	1,	11,	0,	"Hexagon_S2_asl_i_p_and", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #639 = Hexagon_S2_asl_i_p_and
  { 640,	4,	1,	11,	0,	"Hexagon_S2_asl_i_p_nac", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #640 = Hexagon_S2_asl_i_p_nac
  { 641,	4,	1,	11,	0,	"Hexagon_S2_asl_i_p_or", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #641 = Hexagon_S2_asl_i_p_or
  { 642,	4,	1,	11,	0,	"Hexagon_S2_asl_i_p_xacc", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #642 = Hexagon_S2_asl_i_p_xacc
  { 643,	3,	1,	11,	0,	"Hexagon_S2_asl_i_r", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #643 = Hexagon_S2_asl_i_r
  { 644,	4,	1,	11,	0,	"Hexagon_S2_asl_i_r_acc", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #644 = Hexagon_S2_asl_i_r_acc
  { 645,	4,	1,	11,	0,	"Hexagon_S2_asl_i_r_and", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #645 = Hexagon_S2_asl_i_r_and
  { 646,	4,	1,	11,	0,	"Hexagon_S2_asl_i_r_nac", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #646 = Hexagon_S2_asl_i_r_nac
  { 647,	4,	1,	11,	0,	"Hexagon_S2_asl_i_r_or", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #647 = Hexagon_S2_asl_i_r_or
  { 648,	3,	1,	11,	0,	"Hexagon_S2_asl_i_r_sat", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #648 = Hexagon_S2_asl_i_r_sat
  { 649,	4,	1,	11,	0,	"Hexagon_S2_asl_i_r_xacc", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #649 = Hexagon_S2_asl_i_r_xacc
  { 650,	3,	1,	11,	0,	"Hexagon_S2_asl_i_vh", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #650 = Hexagon_S2_asl_i_vh
  { 651,	3,	1,	11,	0,	"Hexagon_S2_asl_i_vw", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #651 = Hexagon_S2_asl_i_vw
  { 652,	3,	1,	11,	0,	"Hexagon_S2_asl_r_p", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #652 = Hexagon_S2_asl_r_p
  { 653,	4,	1,	11,	0,	"Hexagon_S2_asl_r_p_acc", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #653 = Hexagon_S2_asl_r_p_acc
  { 654,	4,	1,	11,	0,	"Hexagon_S2_asl_r_p_and", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #654 = Hexagon_S2_asl_r_p_and
  { 655,	4,	1,	11,	0,	"Hexagon_S2_asl_r_p_nac", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #655 = Hexagon_S2_asl_r_p_nac
  { 656,	4,	1,	11,	0,	"Hexagon_S2_asl_r_p_or", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #656 = Hexagon_S2_asl_r_p_or
  { 657,	3,	1,	11,	0,	"Hexagon_S2_asl_r_r", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #657 = Hexagon_S2_asl_r_r
  { 658,	4,	1,	11,	0,	"Hexagon_S2_asl_r_r_acc", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #658 = Hexagon_S2_asl_r_r_acc
  { 659,	4,	1,	11,	0,	"Hexagon_S2_asl_r_r_and", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #659 = Hexagon_S2_asl_r_r_and
  { 660,	4,	1,	11,	0,	"Hexagon_S2_asl_r_r_nac", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #660 = Hexagon_S2_asl_r_r_nac
  { 661,	4,	1,	11,	0,	"Hexagon_S2_asl_r_r_or", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #661 = Hexagon_S2_asl_r_r_or
  { 662,	3,	1,	11,	0,	"Hexagon_S2_asl_r_r_sat", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #662 = Hexagon_S2_asl_r_r_sat
  { 663,	3,	1,	11,	0,	"Hexagon_S2_asl_r_vh", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #663 = Hexagon_S2_asl_r_vh
  { 664,	3,	1,	11,	0,	"Hexagon_S2_asl_r_vw", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #664 = Hexagon_S2_asl_r_vw
  { 665,	3,	1,	11,	0,	"Hexagon_S2_asr_i_p", 0, 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #665 = Hexagon_S2_asr_i_p
  { 666,	4,	1,	11,	0,	"Hexagon_S2_asr_i_p_acc", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #666 = Hexagon_S2_asr_i_p_acc
  { 667,	4,	1,	11,	0,	"Hexagon_S2_asr_i_p_and", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #667 = Hexagon_S2_asr_i_p_and
  { 668,	4,	1,	11,	0,	"Hexagon_S2_asr_i_p_nac", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #668 = Hexagon_S2_asr_i_p_nac
  { 669,	4,	1,	11,	0,	"Hexagon_S2_asr_i_p_or", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #669 = Hexagon_S2_asr_i_p_or
  { 670,	3,	1,	11,	0,	"Hexagon_S2_asr_i_r", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #670 = Hexagon_S2_asr_i_r
  { 671,	4,	1,	11,	0,	"Hexagon_S2_asr_i_r_acc", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #671 = Hexagon_S2_asr_i_r_acc
  { 672,	4,	1,	11,	0,	"Hexagon_S2_asr_i_r_and", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #672 = Hexagon_S2_asr_i_r_and
  { 673,	4,	1,	11,	0,	"Hexagon_S2_asr_i_r_nac", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #673 = Hexagon_S2_asr_i_r_nac
  { 674,	4,	1,	11,	0,	"Hexagon_S2_asr_i_r_or", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #674 = Hexagon_S2_asr_i_r_or
  { 675,	3,	1,	11,	0,	"Hexagon_S2_asr_i_r_rnd", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #675 = Hexagon_S2_asr_i_r_rnd
  { 676,	3,	1,	11,	0,	"Hexagon_S2_asr_i_r_rnd_goodsyntax", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #676 = Hexagon_S2_asr_i_r_rnd_goodsyntax
  { 677,	3,	1,	11,	0,	"Hexagon_S2_asr_i_svw_trun", 0, 0x0ULL, NULL, NULL, OperandInfo64 },  // Inst #677 = Hexagon_S2_asr_i_svw_trun
  { 678,	3,	1,	11,	0,	"Hexagon_S2_asr_i_vh", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #678 = Hexagon_S2_asr_i_vh
  { 679,	3,	1,	11,	0,	"Hexagon_S2_asr_i_vw", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #679 = Hexagon_S2_asr_i_vw
  { 680,	3,	1,	11,	0,	"Hexagon_S2_asr_r_p", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #680 = Hexagon_S2_asr_r_p
  { 681,	4,	1,	11,	0,	"Hexagon_S2_asr_r_p_acc", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #681 = Hexagon_S2_asr_r_p_acc
  { 682,	4,	1,	11,	0,	"Hexagon_S2_asr_r_p_and", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #682 = Hexagon_S2_asr_r_p_and
  { 683,	4,	1,	11,	0,	"Hexagon_S2_asr_r_p_nac", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #683 = Hexagon_S2_asr_r_p_nac
  { 684,	4,	1,	11,	0,	"Hexagon_S2_asr_r_p_or", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #684 = Hexagon_S2_asr_r_p_or
  { 685,	3,	1,	11,	0,	"Hexagon_S2_asr_r_r", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #685 = Hexagon_S2_asr_r_r
  { 686,	4,	1,	11,	0,	"Hexagon_S2_asr_r_r_acc", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #686 = Hexagon_S2_asr_r_r_acc
  { 687,	4,	1,	11,	0,	"Hexagon_S2_asr_r_r_and", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #687 = Hexagon_S2_asr_r_r_and
  { 688,	4,	1,	11,	0,	"Hexagon_S2_asr_r_r_nac", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #688 = Hexagon_S2_asr_r_r_nac
  { 689,	4,	1,	11,	0,	"Hexagon_S2_asr_r_r_or", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #689 = Hexagon_S2_asr_r_r_or
  { 690,	3,	1,	11,	0,	"Hexagon_S2_asr_r_r_sat", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #690 = Hexagon_S2_asr_r_r_sat
  { 691,	3,	1,	11,	0,	"Hexagon_S2_asr_r_svw_trun", 0, 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #691 = Hexagon_S2_asr_r_svw_trun
  { 692,	3,	1,	11,	0,	"Hexagon_S2_asr_r_vh", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #692 = Hexagon_S2_asr_r_vh
  { 693,	3,	1,	11,	0,	"Hexagon_S2_asr_r_vw", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #693 = Hexagon_S2_asr_r_vw
  { 694,	2,	1,	11,	0,	"Hexagon_S2_cl0", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #694 = Hexagon_S2_cl0
  { 695,	2,	1,	11,	0,	"Hexagon_S2_cl0p", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #695 = Hexagon_S2_cl0p
  { 696,	2,	1,	11,	0,	"Hexagon_S2_cl1", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #696 = Hexagon_S2_cl1
  { 697,	2,	1,	11,	0,	"Hexagon_S2_cl1p", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #697 = Hexagon_S2_cl1p
  { 698,	2,	1,	11,	0,	"Hexagon_S2_clb", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #698 = Hexagon_S2_clb
  { 699,	2,	1,	11,	0,	"Hexagon_S2_clbnorm", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #699 = Hexagon_S2_clbnorm
  { 700,	2,	1,	11,	0,	"Hexagon_S2_clbp", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #700 = Hexagon_S2_clbp
  { 701,	3,	1,	11,	0,	"Hexagon_S2_clrbit_i", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #701 = Hexagon_S2_clrbit_i
  { 702,	3,	1,	11,	0,	"Hexagon_S2_clrbit_r", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #702 = Hexagon_S2_clrbit_r
  { 703,	2,	1,	11,	0,	"Hexagon_S2_ct0", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #703 = Hexagon_S2_ct0
  { 704,	2,	1,	11,	0,	"Hexagon_S2_ct1", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #704 = Hexagon_S2_ct1
  { 705,	4,	1,	11,	0,	"Hexagon_S2_extractu", 0, 0x0ULL, NULL, NULL, OperandInfo57 },  // Inst #705 = Hexagon_S2_extractu
  { 706,	3,	1,	11,	0,	"Hexagon_S2_extractu_rp", 0, 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #706 = Hexagon_S2_extractu_rp
  { 707,	4,	1,	11,	0,	"Hexagon_S2_extractup", 0, 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #707 = Hexagon_S2_extractup
  { 708,	3,	1,	11,	0,	"Hexagon_S2_extractup_rp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #708 = Hexagon_S2_extractup_rp
  { 709,	3,	1,	11,	0,	"Hexagon_S2_lsl_r_p", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #709 = Hexagon_S2_lsl_r_p
  { 710,	4,	1,	11,	0,	"Hexagon_S2_lsl_r_p_acc", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #710 = Hexagon_S2_lsl_r_p_acc
  { 711,	4,	1,	11,	0,	"Hexagon_S2_lsl_r_p_and", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #711 = Hexagon_S2_lsl_r_p_and
  { 712,	4,	1,	11,	0,	"Hexagon_S2_lsl_r_p_nac", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #712 = Hexagon_S2_lsl_r_p_nac
  { 713,	4,	1,	11,	0,	"Hexagon_S2_lsl_r_p_or", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #713 = Hexagon_S2_lsl_r_p_or
  { 714,	3,	1,	11,	0,	"Hexagon_S2_lsl_r_r", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #714 = Hexagon_S2_lsl_r_r
  { 715,	4,	1,	11,	0,	"Hexagon_S2_lsl_r_r_acc", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #715 = Hexagon_S2_lsl_r_r_acc
  { 716,	4,	1,	11,	0,	"Hexagon_S2_lsl_r_r_and", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #716 = Hexagon_S2_lsl_r_r_and
  { 717,	4,	1,	11,	0,	"Hexagon_S2_lsl_r_r_nac", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #717 = Hexagon_S2_lsl_r_r_nac
  { 718,	4,	1,	11,	0,	"Hexagon_S2_lsl_r_r_or", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #718 = Hexagon_S2_lsl_r_r_or
  { 719,	3,	1,	11,	0,	"Hexagon_S2_lsl_r_vh", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #719 = Hexagon_S2_lsl_r_vh
  { 720,	3,	1,	11,	0,	"Hexagon_S2_lsl_r_vw", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #720 = Hexagon_S2_lsl_r_vw
  { 721,	3,	1,	11,	0,	"Hexagon_S2_lsr_i_p", 0, 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #721 = Hexagon_S2_lsr_i_p
  { 722,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_p_acc", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #722 = Hexagon_S2_lsr_i_p_acc
  { 723,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_p_and", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #723 = Hexagon_S2_lsr_i_p_and
  { 724,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_p_nac", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #724 = Hexagon_S2_lsr_i_p_nac
  { 725,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_p_or", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #725 = Hexagon_S2_lsr_i_p_or
  { 726,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_p_xacc", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #726 = Hexagon_S2_lsr_i_p_xacc
  { 727,	3,	1,	11,	0,	"Hexagon_S2_lsr_i_r", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #727 = Hexagon_S2_lsr_i_r
  { 728,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_r_acc", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #728 = Hexagon_S2_lsr_i_r_acc
  { 729,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_r_and", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #729 = Hexagon_S2_lsr_i_r_and
  { 730,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_r_nac", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #730 = Hexagon_S2_lsr_i_r_nac
  { 731,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_r_or", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #731 = Hexagon_S2_lsr_i_r_or
  { 732,	4,	1,	11,	0,	"Hexagon_S2_lsr_i_r_xacc", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #732 = Hexagon_S2_lsr_i_r_xacc
  { 733,	3,	1,	11,	0,	"Hexagon_S2_lsr_i_vh", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #733 = Hexagon_S2_lsr_i_vh
  { 734,	3,	1,	11,	0,	"Hexagon_S2_lsr_i_vw", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #734 = Hexagon_S2_lsr_i_vw
  { 735,	3,	1,	11,	0,	"Hexagon_S2_lsr_r_p", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #735 = Hexagon_S2_lsr_r_p
  { 736,	4,	1,	11,	0,	"Hexagon_S2_lsr_r_p_acc", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #736 = Hexagon_S2_lsr_r_p_acc
  { 737,	4,	1,	11,	0,	"Hexagon_S2_lsr_r_p_and", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #737 = Hexagon_S2_lsr_r_p_and
  { 738,	4,	1,	11,	0,	"Hexagon_S2_lsr_r_p_nac", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #738 = Hexagon_S2_lsr_r_p_nac
  { 739,	4,	1,	11,	0,	"Hexagon_S2_lsr_r_p_or", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #739 = Hexagon_S2_lsr_r_p_or
  { 740,	3,	1,	11,	0,	"Hexagon_S2_lsr_r_r", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #740 = Hexagon_S2_lsr_r_r
  { 741,	4,	1,	11,	0,	"Hexagon_S2_lsr_r_r_acc", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #741 = Hexagon_S2_lsr_r_r_acc
  { 742,	4,	1,	11,	0,	"Hexagon_S2_lsr_r_r_and", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #742 = Hexagon_S2_lsr_r_r_and
  { 743,	4,	1,	11,	0,	"Hexagon_S2_lsr_r_r_nac", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #743 = Hexagon_S2_lsr_r_r_nac
  { 744,	4,	1,	11,	0,	"Hexagon_S2_lsr_r_r_or", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #744 = Hexagon_S2_lsr_r_r_or
  { 745,	3,	1,	11,	0,	"Hexagon_S2_lsr_r_vh", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #745 = Hexagon_S2_lsr_r_vh
  { 746,	3,	1,	11,	0,	"Hexagon_S2_lsr_r_vw", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #746 = Hexagon_S2_lsr_r_vw
  { 747,	3,	1,	1,	0,	"Hexagon_S2_packhl", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #747 = Hexagon_S2_packhl
  { 748,	3,	1,	1,	0,	"Hexagon_S2_parityp", 0, 0x0ULL, NULL, NULL, OperandInfo61 },  // Inst #748 = Hexagon_S2_parityp
  { 749,	3,	1,	11,	0,	"Hexagon_S2_setbit_i", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #749 = Hexagon_S2_setbit_i
  { 750,	3,	1,	11,	0,	"Hexagon_S2_setbit_r", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #750 = Hexagon_S2_setbit_r
  { 751,	3,	1,	11,	0,	"Hexagon_S2_shuffeb", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #751 = Hexagon_S2_shuffeb
  { 752,	3,	1,	11,	0,	"Hexagon_S2_shuffeh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #752 = Hexagon_S2_shuffeh
  { 753,	3,	1,	11,	0,	"Hexagon_S2_shuffob", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #753 = Hexagon_S2_shuffob
  { 754,	3,	1,	11,	0,	"Hexagon_S2_shuffoh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #754 = Hexagon_S2_shuffoh
  { 755,	2,	1,	11,	0,	"Hexagon_S2_svsathb", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #755 = Hexagon_S2_svsathb
  { 756,	2,	1,	11,	0,	"Hexagon_S2_svsathub", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #756 = Hexagon_S2_svsathub
  { 757,	3,	1,	11,	0,	"Hexagon_S2_togglebit_i", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #757 = Hexagon_S2_togglebit_i
  { 758,	3,	1,	11,	0,	"Hexagon_S2_togglebit_r", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #758 = Hexagon_S2_togglebit_r
  { 759,	3,	1,	11,	0,	"Hexagon_S2_tstbit_i", 0, 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #759 = Hexagon_S2_tstbit_i
  { 760,	3,	1,	11,	0,	"Hexagon_S2_tstbit_r", 0, 0x0ULL, NULL, NULL, OperandInfo33 },  // Inst #760 = Hexagon_S2_tstbit_r
  { 761,	4,	1,	11,	0,	"Hexagon_S2_valignib", 0, 0x0ULL, NULL, NULL, OperandInfo46 },  // Inst #761 = Hexagon_S2_valignib
  { 762,	4,	1,	11,	0,	"Hexagon_S2_valignrb", 0, 0x0ULL, NULL, NULL, OperandInfo47 },  // Inst #762 = Hexagon_S2_valignrb
  { 763,	3,	1,	11,	0,	"Hexagon_S2_vcrotate", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #763 = Hexagon_S2_vcrotate
  { 764,	2,	1,	11,	0,	"Hexagon_S2_vrndpackwh", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #764 = Hexagon_S2_vrndpackwh
  { 765,	2,	1,	11,	0,	"Hexagon_S2_vrndpackwhs", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #765 = Hexagon_S2_vrndpackwhs
  { 766,	2,	1,	11,	0,	"Hexagon_S2_vsathb", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #766 = Hexagon_S2_vsathb
  { 767,	2,	1,	11,	0,	"Hexagon_S2_vsathb_nopack", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #767 = Hexagon_S2_vsathb_nopack
  { 768,	2,	1,	11,	0,	"Hexagon_S2_vsathub", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #768 = Hexagon_S2_vsathub
  { 769,	2,	1,	11,	0,	"Hexagon_S2_vsathub_nopack", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #769 = Hexagon_S2_vsathub_nopack
  { 770,	2,	1,	11,	0,	"Hexagon_S2_vsatwh", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #770 = Hexagon_S2_vsatwh
  { 771,	2,	1,	11,	0,	"Hexagon_S2_vsatwh_nopack", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #771 = Hexagon_S2_vsatwh_nopack
  { 772,	2,	1,	11,	0,	"Hexagon_S2_vsatwuh", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #772 = Hexagon_S2_vsatwuh
  { 773,	2,	1,	11,	0,	"Hexagon_S2_vsatwuh_nopack", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #773 = Hexagon_S2_vsatwuh_nopack
  { 774,	2,	1,	11,	0,	"Hexagon_S2_vsplatrb", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #774 = Hexagon_S2_vsplatrb
  { 775,	2,	1,	11,	0,	"Hexagon_S2_vsplatrh", 0, 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #775 = Hexagon_S2_vsplatrh
  { 776,	2,	1,	11,	0,	"Hexagon_S2_vsxtbh", 0, 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #776 = Hexagon_S2_vsxtbh
  { 777,	2,	1,	11,	0,	"Hexagon_S2_vsxthw", 0, 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #777 = Hexagon_S2_vsxthw
  { 778,	2,	1,	11,	0,	"Hexagon_S2_vtrunehb", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #778 = Hexagon_S2_vtrunehb
  { 779,	3,	1,	11,	0,	"Hexagon_S2_vtrunewh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #779 = Hexagon_S2_vtrunewh
  { 780,	2,	1,	11,	0,	"Hexagon_S2_vtrunohb", 0, 0x0ULL, NULL, NULL, OperandInfo50 },  // Inst #780 = Hexagon_S2_vtrunohb
  { 781,	3,	1,	11,	0,	"Hexagon_S2_vtrunowh", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #781 = Hexagon_S2_vtrunowh
  { 782,	2,	1,	11,	0,	"Hexagon_S2_vzxtbh", 0, 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #782 = Hexagon_S2_vzxtbh
  { 783,	2,	1,	11,	0,	"Hexagon_S2_vzxthw", 0, 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #783 = Hexagon_S2_vzxthw
  { 784,	4,	1,	11,	0,	"Hexagon_S4_addaddi", 0, 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #784 = Hexagon_S4_addaddi
  { 785,	3,	1,	1,	0,	"Hexagon_S4_andnp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #785 = Hexagon_S4_andnp
  { 786,	3,	1,	1,	0,	"Hexagon_S4_ornp", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #786 = Hexagon_S4_ornp
  { 787,	4,	1,	11,	0,	"Hexagon_S4_subaddi", 0, 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #787 = Hexagon_S4_subaddi
  { 788,	1,	0,	3,	0,	"JMP", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #788 = JMP
  { 789,	0,	0,	4,	0,	"JMPR", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, ImplicitList13, ImplicitList6, 0 },  // Inst #789 = JMPR
  { 790,	2,	0,	4,	0,	"JMPR_cNotPnewNt", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList13, ImplicitList6, OperandInfo56 },  // Inst #790 = JMPR_cNotPnewNt
  { 791,	2,	0,	4,	0,	"JMPR_cNotPnewt", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList13, ImplicitList6, OperandInfo56 },  // Inst #791 = JMPR_cNotPnewt
  { 792,	1,	0,	4,	0,	"JMPR_cNotPt", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList13, ImplicitList6, OperandInfo67 },  // Inst #792 = JMPR_cNotPt
  { 793,	2,	0,	4,	0,	"JMPR_cPnewNt", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList13, ImplicitList6, OperandInfo56 },  // Inst #793 = JMPR_cPnewNt
  { 794,	2,	0,	4,	0,	"JMPR_cPnewt", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList13, ImplicitList6, OperandInfo56 },  // Inst #794 = JMPR_cPnewt
  { 795,	1,	0,	4,	0,	"JMPR_cPt", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList13, ImplicitList6, OperandInfo67 },  // Inst #795 = JMPR_cPt
  { 796,	2,	0,	3,	0,	"JMP_Pred", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, NULL, ImplicitList6, OperandInfo29 },  // Inst #796 = JMP_Pred
  { 797,	2,	0,	3,	0,	"JMP_PredNot", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, NULL, ImplicitList6, OperandInfo29 },  // Inst #797 = JMP_PredNot
  { 798,	2,	0,	3,	0,	"JMP_PredNotPnt", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, NULL, ImplicitList6, OperandInfo29 },  // Inst #798 = JMP_PredNotPnt
  { 799,	2,	0,	3,	0,	"JMP_PredNotPt", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, NULL, ImplicitList6, OperandInfo29 },  // Inst #799 = JMP_PredNotPt
  { 800,	2,	0,	3,	0,	"JMP_PredPnt", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, NULL, ImplicitList6, OperandInfo29 },  // Inst #800 = JMP_PredPnt
  { 801,	2,	0,	3,	0,	"JMP_PredPt", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x0ULL, NULL, ImplicitList6, OperandInfo29 },  // Inst #801 = JMP_PredPt
  { 802,	2,	1,	5,	0,	"LDb_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #802 = LDb_GP
  { 803,	2,	1,	5,	0,	"LDd_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #803 = LDd_GP
  { 804,	2,	1,	5,	0,	"LDh_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #804 = LDh_GP
  { 805,	3,	1,	5,	0,	"LDrib", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #805 = LDrib
  { 806,	3,	1,	5,	0,	"LDrib_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #806 = LDrib_GP
  { 807,	3,	1,	5,	0,	"LDrib_ae", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #807 = LDrib_ae
  { 808,	3,	1,	5,	0,	"LDrib_ae_indexed", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #808 = LDrib_ae_indexed
  { 809,	4,	1,	5,	0,	"LDrib_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #809 = LDrib_cNotPt
  { 810,	4,	1,	5,	0,	"LDrib_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #810 = LDrib_cPt
  { 811,	4,	1,	5,	0,	"LDrib_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #811 = LDrib_cdnNotPt
  { 812,	4,	1,	5,	0,	"LDrib_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #812 = LDrib_cdnPt
  { 813,	3,	1,	5,	0,	"LDrib_indexed", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #813 = LDrib_indexed
  { 814,	3,	1,	5,	0,	"LDrib_indexed_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #814 = LDrib_indexed_V4
  { 815,	4,	1,	5,	0,	"LDrib_indexed_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #815 = LDrib_indexed_cNotPt
  { 816,	4,	1,	5,	0,	"LDrib_indexed_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #816 = LDrib_indexed_cNotPt_V4
  { 817,	4,	1,	5,	0,	"LDrib_indexed_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #817 = LDrib_indexed_cPt
  { 818,	4,	1,	5,	0,	"LDrib_indexed_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #818 = LDrib_indexed_cPt_V4
  { 819,	4,	1,	5,	0,	"LDrib_indexed_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #819 = LDrib_indexed_cdnNotPt
  { 820,	4,	1,	5,	0,	"LDrib_indexed_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #820 = LDrib_indexed_cdnNotPt_V4
  { 821,	4,	1,	5,	0,	"LDrib_indexed_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #821 = LDrib_indexed_cdnPt
  { 822,	4,	1,	5,	0,	"LDrib_indexed_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #822 = LDrib_indexed_cdnPt_V4
  { 823,	4,	1,	5,	0,	"LDrib_indexed_shl_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #823 = LDrib_indexed_shl_V4
  { 824,	5,	1,	5,	0,	"LDrib_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #824 = LDrib_indexed_shl_cNotPt_V4
  { 825,	5,	1,	5,	0,	"LDrib_indexed_shl_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #825 = LDrib_indexed_shl_cPt_V4
  { 826,	5,	1,	5,	0,	"LDrib_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #826 = LDrib_indexed_shl_cdnNotPt_V4
  { 827,	5,	1,	5,	0,	"LDrib_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #827 = LDrib_indexed_shl_cdnPt_V4
  { 828,	3,	1,	5,	0,	"LDrid", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo72 },  // Inst #828 = LDrid
  { 829,	3,	1,	5,	0,	"LDrid_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo49 },  // Inst #829 = LDrid_GP
  { 830,	4,	1,	5,	0,	"LDrid_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #830 = LDrid_cNotPt
  { 831,	4,	1,	5,	0,	"LDrid_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #831 = LDrid_cPt
  { 832,	4,	1,	5,	0,	"LDrid_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #832 = LDrid_cdnNotPt
  { 833,	4,	1,	5,	0,	"LDrid_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #833 = LDrid_cdnPt
  { 834,	3,	1,	5,	0,	"LDrid_indexed", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #834 = LDrid_indexed
  { 835,	3,	1,	5,	0,	"LDrid_indexed_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #835 = LDrid_indexed_V4
  { 836,	4,	1,	5,	0,	"LDrid_indexed_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #836 = LDrid_indexed_cNotPt
  { 837,	4,	1,	5,	0,	"LDrid_indexed_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #837 = LDrid_indexed_cNotPt_V4
  { 838,	4,	1,	5,	0,	"LDrid_indexed_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #838 = LDrid_indexed_cPt
  { 839,	4,	1,	5,	0,	"LDrid_indexed_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #839 = LDrid_indexed_cPt_V4
  { 840,	4,	1,	5,	0,	"LDrid_indexed_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #840 = LDrid_indexed_cdnNotPt
  { 841,	4,	1,	5,	0,	"LDrid_indexed_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #841 = LDrid_indexed_cdnNotPt_V4
  { 842,	4,	1,	5,	0,	"LDrid_indexed_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo74 },  // Inst #842 = LDrid_indexed_cdnPt
  { 843,	4,	1,	5,	0,	"LDrid_indexed_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #843 = LDrid_indexed_cdnPt_V4
  { 844,	4,	1,	5,	0,	"LDrid_indexed_shl_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo75 },  // Inst #844 = LDrid_indexed_shl_V4
  { 845,	5,	1,	5,	0,	"LDrid_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo76 },  // Inst #845 = LDrid_indexed_shl_cNotPt_V4
  { 846,	5,	1,	5,	0,	"LDrid_indexed_shl_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo76 },  // Inst #846 = LDrid_indexed_shl_cPt_V4
  { 847,	5,	1,	5,	0,	"LDrid_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo76 },  // Inst #847 = LDrid_indexed_shl_cdnNotPt_V4
  { 848,	5,	1,	5,	0,	"LDrid_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo76 },  // Inst #848 = LDrid_indexed_shl_cdnPt_V4
  { 849,	3,	1,	5,	0,	"LDrih", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #849 = LDrih
  { 850,	3,	1,	5,	0,	"LDrih_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #850 = LDrih_GP
  { 851,	3,	1,	5,	0,	"LDrih_ae", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #851 = LDrih_ae
  { 852,	3,	1,	5,	0,	"LDrih_ae_indexed", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #852 = LDrih_ae_indexed
  { 853,	4,	1,	5,	0,	"LDrih_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #853 = LDrih_cNotPt
  { 854,	4,	1,	5,	0,	"LDrih_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #854 = LDrih_cPt
  { 855,	4,	1,	5,	0,	"LDrih_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #855 = LDrih_cdnNotPt
  { 856,	4,	1,	5,	0,	"LDrih_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #856 = LDrih_cdnPt
  { 857,	3,	1,	5,	0,	"LDrih_indexed", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #857 = LDrih_indexed
  { 858,	3,	1,	5,	0,	"LDrih_indexed_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #858 = LDrih_indexed_V4
  { 859,	4,	1,	5,	0,	"LDrih_indexed_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #859 = LDrih_indexed_cNotPt
  { 860,	4,	1,	5,	0,	"LDrih_indexed_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #860 = LDrih_indexed_cNotPt_V4
  { 861,	4,	1,	5,	0,	"LDrih_indexed_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #861 = LDrih_indexed_cPt
  { 862,	4,	1,	5,	0,	"LDrih_indexed_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #862 = LDrih_indexed_cPt_V4
  { 863,	4,	1,	5,	0,	"LDrih_indexed_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #863 = LDrih_indexed_cdnNotPt
  { 864,	4,	1,	5,	0,	"LDrih_indexed_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #864 = LDrih_indexed_cdnNotPt_V4
  { 865,	4,	1,	5,	0,	"LDrih_indexed_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #865 = LDrih_indexed_cdnPt
  { 866,	4,	1,	5,	0,	"LDrih_indexed_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #866 = LDrih_indexed_cdnPt_V4
  { 867,	4,	1,	5,	0,	"LDrih_indexed_shl_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #867 = LDrih_indexed_shl_V4
  { 868,	5,	1,	5,	0,	"LDrih_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #868 = LDrih_indexed_shl_cNotPt_V4
  { 869,	5,	1,	5,	0,	"LDrih_indexed_shl_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #869 = LDrih_indexed_shl_cPt_V4
  { 870,	5,	1,	5,	0,	"LDrih_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #870 = LDrih_indexed_shl_cdnNotPt_V4
  { 871,	5,	1,	5,	0,	"LDrih_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #871 = LDrih_indexed_shl_cdnPt_V4
  { 872,	3,	1,	5,	0,	"LDriub", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #872 = LDriub
  { 873,	3,	1,	5,	0,	"LDriub_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #873 = LDriub_GP
  { 874,	3,	1,	5,	0,	"LDriub_ae", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #874 = LDriub_ae
  { 875,	3,	1,	5,	0,	"LDriub_ae_indexed", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #875 = LDriub_ae_indexed
  { 876,	3,	1,	5,	0,	"LDriub_ae_indexed_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #876 = LDriub_ae_indexed_V4
  { 877,	4,	1,	5,	0,	"LDriub_ae_indexed_shl_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #877 = LDriub_ae_indexed_shl_V4
  { 878,	4,	1,	5,	0,	"LDriub_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #878 = LDriub_cNotPt
  { 879,	4,	1,	5,	0,	"LDriub_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #879 = LDriub_cPt
  { 880,	4,	1,	5,	0,	"LDriub_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #880 = LDriub_cdnNotPt
  { 881,	4,	1,	5,	0,	"LDriub_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #881 = LDriub_cdnPt
  { 882,	3,	1,	5,	0,	"LDriub_indexed", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #882 = LDriub_indexed
  { 883,	3,	1,	5,	0,	"LDriub_indexed_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #883 = LDriub_indexed_V4
  { 884,	4,	1,	5,	0,	"LDriub_indexed_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #884 = LDriub_indexed_cNotPt
  { 885,	4,	1,	5,	0,	"LDriub_indexed_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #885 = LDriub_indexed_cNotPt_V4
  { 886,	4,	1,	5,	0,	"LDriub_indexed_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #886 = LDriub_indexed_cPt
  { 887,	4,	1,	5,	0,	"LDriub_indexed_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #887 = LDriub_indexed_cPt_V4
  { 888,	4,	1,	5,	0,	"LDriub_indexed_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #888 = LDriub_indexed_cdnNotPt
  { 889,	4,	1,	5,	0,	"LDriub_indexed_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #889 = LDriub_indexed_cdnNotPt_V4
  { 890,	4,	1,	5,	0,	"LDriub_indexed_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #890 = LDriub_indexed_cdnPt
  { 891,	4,	1,	5,	0,	"LDriub_indexed_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #891 = LDriub_indexed_cdnPt_V4
  { 892,	4,	1,	5,	0,	"LDriub_indexed_shl_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #892 = LDriub_indexed_shl_V4
  { 893,	5,	1,	5,	0,	"LDriub_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #893 = LDriub_indexed_shl_cNotPt_V4
  { 894,	5,	1,	5,	0,	"LDriub_indexed_shl_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #894 = LDriub_indexed_shl_cPt_V4
  { 895,	5,	1,	5,	0,	"LDriub_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #895 = LDriub_indexed_shl_cdnNotPt_V4
  { 896,	5,	1,	5,	0,	"LDriub_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #896 = LDriub_indexed_shl_cdnPt_V4
  { 897,	3,	1,	5,	0,	"LDriubit", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #897 = LDriubit
  { 898,	3,	1,	5,	0,	"LDriubit_indexed", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #898 = LDriubit_indexed
  { 899,	3,	1,	5,	0,	"LDriuh", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #899 = LDriuh
  { 900,	3,	1,	5,	0,	"LDriuh_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #900 = LDriuh_GP
  { 901,	3,	1,	5,	0,	"LDriuh_ae", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #901 = LDriuh_ae
  { 902,	3,	1,	5,	0,	"LDriuh_ae_indexed", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #902 = LDriuh_ae_indexed
  { 903,	3,	1,	5,	0,	"LDriuh_ae_indexed_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #903 = LDriuh_ae_indexed_V4
  { 904,	4,	1,	5,	0,	"LDriuh_ae_indexed_shl_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #904 = LDriuh_ae_indexed_shl_V4
  { 905,	4,	1,	5,	0,	"LDriuh_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #905 = LDriuh_cNotPt
  { 906,	4,	1,	5,	0,	"LDriuh_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #906 = LDriuh_cPt
  { 907,	4,	1,	5,	0,	"LDriuh_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #907 = LDriuh_cdnNotPt
  { 908,	4,	1,	5,	0,	"LDriuh_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #908 = LDriuh_cdnPt
  { 909,	3,	1,	5,	0,	"LDriuh_indexed", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #909 = LDriuh_indexed
  { 910,	3,	1,	5,	0,	"LDriuh_indexed_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #910 = LDriuh_indexed_V4
  { 911,	4,	1,	5,	0,	"LDriuh_indexed_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #911 = LDriuh_indexed_cNotPt
  { 912,	4,	1,	5,	0,	"LDriuh_indexed_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #912 = LDriuh_indexed_cNotPt_V4
  { 913,	4,	1,	5,	0,	"LDriuh_indexed_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #913 = LDriuh_indexed_cPt
  { 914,	4,	1,	5,	0,	"LDriuh_indexed_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #914 = LDriuh_indexed_cPt_V4
  { 915,	4,	1,	5,	0,	"LDriuh_indexed_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #915 = LDriuh_indexed_cdnNotPt
  { 916,	4,	1,	5,	0,	"LDriuh_indexed_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #916 = LDriuh_indexed_cdnNotPt_V4
  { 917,	4,	1,	5,	0,	"LDriuh_indexed_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #917 = LDriuh_indexed_cdnPt
  { 918,	4,	1,	5,	0,	"LDriuh_indexed_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #918 = LDriuh_indexed_cdnPt_V4
  { 919,	4,	1,	5,	0,	"LDriuh_indexed_shl_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #919 = LDriuh_indexed_shl_V4
  { 920,	5,	1,	5,	0,	"LDriuh_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #920 = LDriuh_indexed_shl_cNotPt_V4
  { 921,	5,	1,	5,	0,	"LDriuh_indexed_shl_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #921 = LDriuh_indexed_shl_cPt_V4
  { 922,	5,	1,	5,	0,	"LDriuh_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #922 = LDriuh_indexed_shl_cdnNotPt_V4
  { 923,	5,	1,	5,	0,	"LDriuh_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #923 = LDriuh_indexed_shl_cdnPt_V4
  { 924,	3,	1,	5,	0,	"LDriw", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo68 },  // Inst #924 = LDriw
  { 925,	3,	1,	5,	0,	"LDriw_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #925 = LDriw_GP
  { 926,	4,	1,	5,	0,	"LDriw_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #926 = LDriw_cNotPt
  { 927,	4,	1,	5,	0,	"LDriw_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #927 = LDriw_cPt
  { 928,	4,	1,	5,	0,	"LDriw_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #928 = LDriw_cdnNotPt
  { 929,	4,	1,	5,	0,	"LDriw_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo70 },  // Inst #929 = LDriw_cdnPt
  { 930,	3,	1,	5,	0,	"LDriw_indexed", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #930 = LDriw_indexed
  { 931,	3,	1,	5,	0,	"LDriw_indexed_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #931 = LDriw_indexed_V4
  { 932,	4,	1,	5,	0,	"LDriw_indexed_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #932 = LDriw_indexed_cNotPt
  { 933,	4,	1,	5,	0,	"LDriw_indexed_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #933 = LDriw_indexed_cNotPt_V4
  { 934,	4,	1,	5,	0,	"LDriw_indexed_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #934 = LDriw_indexed_cPt
  { 935,	4,	1,	5,	0,	"LDriw_indexed_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #935 = LDriw_indexed_cPt_V4
  { 936,	4,	1,	5,	0,	"LDriw_indexed_cdnNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #936 = LDriw_indexed_cdnNotPt
  { 937,	4,	1,	5,	0,	"LDriw_indexed_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #937 = LDriw_indexed_cdnNotPt_V4
  { 938,	4,	1,	5,	0,	"LDriw_indexed_cdnPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #938 = LDriw_indexed_cdnPt
  { 939,	4,	1,	5,	0,	"LDriw_indexed_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #939 = LDriw_indexed_cdnPt_V4
  { 940,	4,	1,	5,	0,	"LDriw_indexed_shl_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #940 = LDriw_indexed_shl_V4
  { 941,	5,	1,	5,	0,	"LDriw_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #941 = LDriw_indexed_shl_cNotPt_V4
  { 942,	5,	1,	5,	0,	"LDriw_indexed_shl_cPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #942 = LDriw_indexed_shl_cPt_V4
  { 943,	5,	1,	5,	0,	"LDriw_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #943 = LDriw_indexed_shl_cdnNotPt_V4
  { 944,	5,	1,	5,	0,	"LDriw_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo71 },  // Inst #944 = LDriw_indexed_shl_cdnPt_V4
  { 945,	3,	1,	5,	0,	"LDriw_pred", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList14, OperandInfo77 },  // Inst #945 = LDriw_pred
  { 946,	2,	1,	5,	0,	"LDub_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #946 = LDub_GP
  { 947,	2,	1,	5,	0,	"LDuh_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #947 = LDuh_GP
  { 948,	2,	1,	5,	0,	"LDw_GP", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #948 = LDw_GP
  { 949,	2,	0,	2,	0,	"LOOP0_i", 0, 0x0ULL, NULL, ImplicitList11, OperandInfo7 },  // Inst #949 = LOOP0_i
  { 950,	2,	0,	2,	0,	"LOOP0_r", 0, 0x0ULL, NULL, ImplicitList11, OperandInfo78 },  // Inst #950 = LOOP0_r
  { 951,	3,	1,	11,	0,	"LSLd", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #951 = LSLd
  { 952,	4,	1,	6,	0,	"LSLd_rr_xor_V4", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #952 = LSLd_rr_xor_V4
  { 953,	3,	1,	6,	0,	"LSLi_V4", 0, 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #953 = LSLi_V4
  { 954,	3,	1,	11,	0,	"LSR_ri", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #954 = LSR_ri
  { 955,	3,	1,	11,	0,	"LSR_rr", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #955 = LSR_rr
  { 956,	3,	1,	11,	0,	"LSRd_ri", 0, 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #956 = LSRd_ri
  { 957,	4,	1,	11,	0,	"LSRd_ri_acc", 0, 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #957 = LSRd_ri_acc
  { 958,	3,	1,	11,	0,	"LSRd_rr", 0, 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #958 = LSRd_rr
  { 959,	4,	1,	6,	0,	"LSRd_rr_xor_V4", 0, 0x0ULL, NULL, NULL, OperandInfo26 },  // Inst #959 = LSRd_rr_xor_V4
  { 960,	2,	1,	11,	0,	"MASK_p", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo79 },  // Inst #960 = MASK_p
  { 961,	3,	1,	1,	0,	"MAXw_dd", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #961 = MAXw_dd
  { 962,	3,	1,	1,	0,	"MAXw_rr", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #962 = MAXw_rr
  { 963,	3,	0,	7,	0,	"MEMb_ADDSUBi_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #963 = MEMb_ADDSUBi_MEM_V4
  { 964,	3,	0,	7,	0,	"MEMb_ADDSUBi_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #964 = MEMb_ADDSUBi_indexed_MEM_V4
  { 965,	3,	0,	7,	0,	"MEMb_ADDi_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #965 = MEMb_ADDi_MEM_V4
  { 966,	3,	0,	7,	0,	"MEMb_ADDi_indexed_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #966 = MEMb_ADDi_indexed_MEM_V4
  { 967,	3,	0,	7,	0,	"MEMb_ADDr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #967 = MEMb_ADDr_MEM_V4
  { 968,	3,	0,	7,	0,	"MEMb_ADDr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #968 = MEMb_ADDr_indexed_MEM_V4
  { 969,	3,	0,	7,	0,	"MEMb_ANDr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #969 = MEMb_ANDr_MEM_V4
  { 970,	3,	0,	7,	0,	"MEMb_ANDr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #970 = MEMb_ANDr_indexed_MEM_V4
  { 971,	3,	0,	7,	0,	"MEMb_ORr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #971 = MEMb_ORr_MEM_V4
  { 972,	3,	0,	7,	0,	"MEMb_ORr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #972 = MEMb_ORr_indexed_MEM_V4
  { 973,	3,	0,	7,	0,	"MEMb_SUBi_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #973 = MEMb_SUBi_MEM_V4
  { 974,	3,	0,	7,	0,	"MEMb_SUBi_indexed_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #974 = MEMb_SUBi_indexed_MEM_V4
  { 975,	3,	0,	7,	0,	"MEMb_SUBr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #975 = MEMb_SUBr_MEM_V4
  { 976,	3,	0,	7,	0,	"MEMb_SUBr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #976 = MEMb_SUBr_indexed_MEM_V4
  { 977,	3,	0,	7,	0,	"MEMh_ADDSUBi_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #977 = MEMh_ADDSUBi_MEM_V4
  { 978,	3,	0,	7,	0,	"MEMh_ADDSUBi_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #978 = MEMh_ADDSUBi_indexed_MEM_V4
  { 979,	3,	0,	7,	0,	"MEMh_ADDi_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #979 = MEMh_ADDi_MEM_V4
  { 980,	3,	0,	7,	0,	"MEMh_ADDi_indexed_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #980 = MEMh_ADDi_indexed_MEM_V4
  { 981,	3,	0,	7,	0,	"MEMh_ADDr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #981 = MEMh_ADDr_MEM_V4
  { 982,	3,	0,	7,	0,	"MEMh_ADDr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #982 = MEMh_ADDr_indexed_MEM_V4
  { 983,	3,	0,	7,	0,	"MEMh_ANDr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #983 = MEMh_ANDr_MEM_V4
  { 984,	3,	0,	7,	0,	"MEMh_ANDr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #984 = MEMh_ANDr_indexed_MEM_V4
  { 985,	3,	0,	7,	0,	"MEMh_ORr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #985 = MEMh_ORr_MEM_V4
  { 986,	3,	0,	7,	0,	"MEMh_ORr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #986 = MEMh_ORr_indexed_MEM_V4
  { 987,	3,	0,	7,	0,	"MEMh_SUBi_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #987 = MEMh_SUBi_MEM_V4
  { 988,	3,	0,	7,	0,	"MEMh_SUBi_indexed_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #988 = MEMh_SUBi_indexed_MEM_V4
  { 989,	3,	0,	7,	0,	"MEMh_SUBr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #989 = MEMh_SUBr_MEM_V4
  { 990,	3,	0,	7,	0,	"MEMh_SUBr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #990 = MEMh_SUBr_indexed_MEM_V4
  { 991,	3,	0,	7,	0,	"MEMw_ADDSUBi_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #991 = MEMw_ADDSUBi_MEM_V4
  { 992,	3,	0,	7,	0,	"MEMw_ADDSUBi_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #992 = MEMw_ADDSUBi_indexed_MEM_V4
  { 993,	3,	0,	7,	0,	"MEMw_ADDi_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #993 = MEMw_ADDi_MEM_V4
  { 994,	3,	0,	7,	0,	"MEMw_ADDi_indexed_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #994 = MEMw_ADDi_indexed_MEM_V4
  { 995,	3,	0,	7,	0,	"MEMw_ADDr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #995 = MEMw_ADDr_MEM_V4
  { 996,	3,	0,	7,	0,	"MEMw_ADDr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #996 = MEMw_ADDr_indexed_MEM_V4
  { 997,	3,	0,	7,	0,	"MEMw_ANDr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #997 = MEMw_ANDr_MEM_V4
  { 998,	3,	0,	7,	0,	"MEMw_ANDr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #998 = MEMw_ANDr_indexed_MEM_V4
  { 999,	3,	0,	7,	0,	"MEMw_ORr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #999 = MEMw_ORr_MEM_V4
  { 1000,	3,	0,	7,	0,	"MEMw_ORr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #1000 = MEMw_ORr_indexed_MEM_V4
  { 1001,	3,	0,	7,	0,	"MEMw_SUBi_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #1001 = MEMw_SUBi_MEM_V4
  { 1002,	3,	0,	7,	0,	"MEMw_SUBi_indexed_MEM_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #1002 = MEMw_SUBi_indexed_MEM_V4
  { 1003,	3,	0,	7,	0,	"MEMw_SUBr_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #1003 = MEMw_SUBr_MEM_V4
  { 1004,	3,	0,	7,	0,	"MEMw_SUBr_indexed_MEM_V4", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #1004 = MEMw_SUBr_indexed_MEM_V4
  { 1005,	3,	1,	1,	0,	"MINw_dd", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #1005 = MINw_dd
  { 1006,	3,	1,	1,	0,	"MINw_rr", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1006 = MINw_rr
  { 1007,	3,	1,	6,	0,	"MPY", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1007 = MPY
  { 1008,	3,	1,	6,	0,	"MPY64", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #1008 = MPY64
  { 1009,	4,	1,	6,	0,	"MPY64_acc", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #1009 = MPY64_acc
  { 1010,	4,	1,	6,	0,	"MPY64_sub", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #1010 = MPY64_sub
  { 1011,	3,	1,	6,	0,	"MPYI", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1011 = MPYI
  { 1012,	4,	1,	6,	0,	"MPYI_acc_ri", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #1012 = MPYI_acc_ri
  { 1013,	4,	1,	6,	0,	"MPYI_acc_rr", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1013 = MPYI_acc_rr
  { 1014,	3,	1,	6,	0,	"MPYI_ri", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #1014 = MPYI_ri
  { 1015,	3,	1,	6,	0,	"MPYI_rin", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #1015 = MPYI_rin
  { 1016,	3,	1,	6,	0,	"MPYI_riu", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #1016 = MPYI_riu
  { 1017,	4,	1,	6,	0,	"MPYI_sub_ri", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #1017 = MPYI_sub_ri
  { 1018,	3,	1,	6,	0,	"MPYU", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1018 = MPYU
  { 1019,	3,	1,	6,	0,	"MPYU64", 0, 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #1019 = MPYU64
  { 1020,	4,	1,	6,	0,	"MPYU64_acc", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #1020 = MPYU64_acc
  { 1021,	4,	1,	6,	0,	"MPYU64_sub", 0, 0x0ULL, NULL, NULL, OperandInfo60 },  // Inst #1021 = MPYU64_sub
  { 1022,	3,	1,	6,	0,	"MPY_trsext", 0, 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1022 = MPY_trsext
  { 1023,	4,	1,	0,	0,	"MUX_ii", 0, 0x0ULL, NULL, NULL, OperandInfo82 },  // Inst #1023 = MUX_ii
  { 1024,	4,	1,	0,	0,	"MUX_ir", 0, 0x0ULL, NULL, NULL, OperandInfo83 },  // Inst #1024 = MUX_ir
  { 1025,	4,	1,	0,	0,	"MUX_ri", 0, 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #1025 = MUX_ri
  { 1026,	4,	1,	0,	0,	"MUX_rr", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1026 = MUX_rr
  { 1027,	2,	1,	0,	0,	"NEG", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #1027 = NEG
  { 1028,	0,	0,	0,	0,	"NOP", 0, 0x0ULL, NULL, NULL, 0 },  // Inst #1028 = NOP
  { 1029,	2,	1,	11,	0,	"NOT_Ps", 0, 0x0ULL, NULL, NULL, OperandInfo22 },  // Inst #1029 = NOT_Ps
  { 1030,	2,	1,	11,	0,	"NOT_pp", 0, 0x0ULL, NULL, NULL, OperandInfo22 },  // Inst #1030 = NOT_pp
  { 1031,	2,	1,	0,	0,	"NOT_rr", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #1031 = NOT_rr
  { 1032,	2,	1,	1,	0,	"NOT_rr64", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #1032 = NOT_rr64
  { 1033,	3,	1,	11,	0,	"OR_pp", 0, 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #1033 = OR_pp
  { 1034,	3,	1,	0,	0,	"OR_ri", 0, 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #1034 = OR_ri
  { 1035,	3,	1,	0,	0,	"OR_rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1035 = OR_rr
  { 1036,	3,	1,	1,	0,	"OR_rr64", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #1036 = OR_rr64
  { 1037,	4,	1,	0,	0,	"OR_rr_cNotPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1037 = OR_rr_cNotPt
  { 1038,	4,	1,	0,	0,	"OR_rr_cPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1038 = OR_rr_cPt
  { 1039,	4,	1,	0,	0,	"OR_rr_cdnNotPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1039 = OR_rr_cdnNotPt
  { 1040,	4,	1,	0,	0,	"OR_rr_cdnPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1040 = OR_rr_cdnPt
  { 1041,	3,	1,	6,	0,	"ORd_NOTd_V4", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #1041 = ORd_NOTd_V4
  { 1042,	4,	1,	6,	0,	"ORi_ASLri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #1042 = ORi_ASLri_V4
  { 1043,	4,	1,	6,	0,	"ORi_LSRri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #1043 = ORi_LSRri_V4
  { 1044,	4,	1,	6,	0,	"ORr_ANDr_NOTr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1044 = ORr_ANDr_NOTr_V4
  { 1045,	4,	1,	6,	0,	"ORr_ANDri2_V4", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #1045 = ORr_ANDri2_V4
  { 1046,	4,	1,	6,	0,	"ORr_ANDri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo84 },  // Inst #1046 = ORr_ANDri_V4
  { 1047,	4,	1,	6,	0,	"ORr_ANDrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1047 = ORr_ANDrr_V4
  { 1048,	4,	1,	6,	0,	"ORr_ORri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #1048 = ORr_ORri_V4
  { 1049,	4,	1,	6,	0,	"ORr_ORrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1049 = ORr_ORrr_V4
  { 1050,	4,	1,	6,	0,	"ORr_XORrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1050 = ORr_XORrr_V4
  { 1051,	4,	2,	5,	0,	"POST_LDrib", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo85 },  // Inst #1051 = POST_LDrib
  { 1052,	5,	2,	5,	0,	"POST_LDrib_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1052 = POST_LDrib_cNotPt
  { 1053,	5,	2,	5,	0,	"POST_LDrib_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1053 = POST_LDrib_cPt
  { 1054,	5,	2,	5,	0,	"POST_LDrib_cdnNotPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1054 = POST_LDrib_cdnNotPt_V4
  { 1055,	5,	2,	5,	0,	"POST_LDrib_cdnPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1055 = POST_LDrib_cdnPt_V4
  { 1056,	4,	2,	5,	0,	"POST_LDrid", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo87 },  // Inst #1056 = POST_LDrid
  { 1057,	5,	2,	5,	0,	"POST_LDrid_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo88 },  // Inst #1057 = POST_LDrid_cNotPt
  { 1058,	5,	2,	5,	0,	"POST_LDrid_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo88 },  // Inst #1058 = POST_LDrid_cPt
  { 1059,	5,	2,	5,	0,	"POST_LDrid_cdnNotPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo88 },  // Inst #1059 = POST_LDrid_cdnNotPt_V4
  { 1060,	5,	2,	5,	0,	"POST_LDrid_cdnPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo88 },  // Inst #1060 = POST_LDrid_cdnPt_V4
  { 1061,	4,	2,	5,	0,	"POST_LDrih", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo85 },  // Inst #1061 = POST_LDrih
  { 1062,	5,	2,	5,	0,	"POST_LDrih_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1062 = POST_LDrih_cNotPt
  { 1063,	5,	2,	5,	0,	"POST_LDrih_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1063 = POST_LDrih_cPt
  { 1064,	5,	2,	5,	0,	"POST_LDrih_cdnNotPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1064 = POST_LDrih_cdnNotPt_V4
  { 1065,	5,	2,	5,	0,	"POST_LDrih_cdnPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1065 = POST_LDrih_cdnPt_V4
  { 1066,	4,	2,	5,	0,	"POST_LDriub", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo85 },  // Inst #1066 = POST_LDriub
  { 1067,	5,	2,	5,	0,	"POST_LDriub_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1067 = POST_LDriub_cNotPt
  { 1068,	5,	2,	5,	0,	"POST_LDriub_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1068 = POST_LDriub_cPt
  { 1069,	5,	2,	5,	0,	"POST_LDriub_cdnNotPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1069 = POST_LDriub_cdnNotPt_V4
  { 1070,	5,	2,	5,	0,	"POST_LDriub_cdnPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1070 = POST_LDriub_cdnPt_V4
  { 1071,	4,	2,	5,	0,	"POST_LDriuh", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo85 },  // Inst #1071 = POST_LDriuh
  { 1072,	5,	2,	5,	0,	"POST_LDriuh_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1072 = POST_LDriuh_cNotPt
  { 1073,	5,	2,	5,	0,	"POST_LDriuh_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1073 = POST_LDriuh_cPt
  { 1074,	5,	2,	5,	0,	"POST_LDriuh_cdnNotPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1074 = POST_LDriuh_cdnNotPt_V4
  { 1075,	5,	2,	5,	0,	"POST_LDriuh_cdnPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1075 = POST_LDriuh_cdnPt_V4
  { 1076,	4,	2,	5,	0,	"POST_LDriw", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo85 },  // Inst #1076 = POST_LDriw
  { 1077,	5,	2,	5,	0,	"POST_LDriw_cNotPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1077 = POST_LDriw_cNotPt
  { 1078,	5,	2,	5,	0,	"POST_LDriw_cPt", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1078 = POST_LDriw_cPt
  { 1079,	5,	2,	5,	0,	"POST_LDriw_cdnNotPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1079 = POST_LDriw_cdnNotPt_V4
  { 1080,	5,	2,	5,	0,	"POST_LDriw_cdnPt_V4", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo86 },  // Inst #1080 = POST_LDriw_cdnPt_V4
  { 1081,	4,	1,	12,	0,	"POST_STbri", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo84 },  // Inst #1081 = POST_STbri
  { 1082,	5,	1,	12,	0,	"POST_STbri_cNotPt", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1082 = POST_STbri_cNotPt
  { 1083,	5,	1,	8,	0,	"POST_STbri_cNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1083 = POST_STbri_cNotPt_nv_V4
  { 1084,	5,	1,	12,	0,	"POST_STbri_cPt", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1084 = POST_STbri_cPt
  { 1085,	5,	1,	8,	0,	"POST_STbri_cPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1085 = POST_STbri_cPt_nv_V4
  { 1086,	5,	1,	12,	0,	"POST_STbri_cdnNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1086 = POST_STbri_cdnNotPt_V4
  { 1087,	5,	1,	8,	0,	"POST_STbri_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1087 = POST_STbri_cdnNotPt_nv_V4
  { 1088,	5,	1,	12,	0,	"POST_STbri_cdnPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1088 = POST_STbri_cdnPt_V4
  { 1089,	5,	1,	8,	0,	"POST_STbri_cdnPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1089 = POST_STbri_cdnPt_nv_V4
  { 1090,	4,	1,	8,	0,	"POST_STbri_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo84 },  // Inst #1090 = POST_STbri_nv_V4
  { 1091,	4,	1,	12,	0,	"POST_STdri", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo90 },  // Inst #1091 = POST_STdri
  { 1092,	5,	1,	12,	0,	"POST_STdri_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo91 },  // Inst #1092 = POST_STdri_cNotPt
  { 1093,	5,	1,	12,	0,	"POST_STdri_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo91 },  // Inst #1093 = POST_STdri_cPt
  { 1094,	5,	1,	12,	0,	"POST_STdri_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo91 },  // Inst #1094 = POST_STdri_cdnNotPt_V4
  { 1095,	5,	1,	12,	0,	"POST_STdri_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo91 },  // Inst #1095 = POST_STdri_cdnPt_V4
  { 1096,	4,	1,	12,	0,	"POST_SThri", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo84 },  // Inst #1096 = POST_SThri
  { 1097,	5,	1,	12,	0,	"POST_SThri_cNotPt", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1097 = POST_SThri_cNotPt
  { 1098,	5,	1,	8,	0,	"POST_SThri_cNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1098 = POST_SThri_cNotPt_nv_V4
  { 1099,	5,	1,	12,	0,	"POST_SThri_cPt", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1099 = POST_SThri_cPt
  { 1100,	5,	1,	8,	0,	"POST_SThri_cPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1100 = POST_SThri_cPt_nv_V4
  { 1101,	5,	1,	12,	0,	"POST_SThri_cdnNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1101 = POST_SThri_cdnNotPt_V4
  { 1102,	5,	1,	8,	0,	"POST_SThri_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1102 = POST_SThri_cdnNotPt_nv_V4
  { 1103,	5,	1,	12,	0,	"POST_SThri_cdnPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1103 = POST_SThri_cdnPt_V4
  { 1104,	5,	1,	8,	0,	"POST_SThri_cdnPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1104 = POST_SThri_cdnPt_nv_V4
  { 1105,	4,	1,	8,	0,	"POST_SThri_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo84 },  // Inst #1105 = POST_SThri_nv_V4
  { 1106,	4,	1,	12,	0,	"POST_STwri", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo84 },  // Inst #1106 = POST_STwri
  { 1107,	5,	1,	12,	0,	"POST_STwri_cNotPt", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1107 = POST_STwri_cNotPt
  { 1108,	5,	1,	8,	0,	"POST_STwri_cNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1108 = POST_STwri_cNotPt_nv_V4
  { 1109,	5,	1,	12,	0,	"POST_STwri_cPt", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1109 = POST_STwri_cPt
  { 1110,	5,	1,	8,	0,	"POST_STwri_cPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1110 = POST_STwri_cPt_nv_V4
  { 1111,	5,	1,	12,	0,	"POST_STwri_cdnNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1111 = POST_STwri_cdnNotPt_V4
  { 1112,	5,	1,	8,	0,	"POST_STwri_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1112 = POST_STwri_cdnNotPt_nv_V4
  { 1113,	5,	1,	12,	0,	"POST_STwri_cdnPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1113 = POST_STwri_cdnPt_V4
  { 1114,	5,	1,	8,	0,	"POST_STwri_cdnPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo89 },  // Inst #1114 = POST_STwri_cdnPt_nv_V4
  { 1115,	4,	1,	8,	0,	"POST_STwri_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo84 },  // Inst #1115 = POST_STwri_nv_V4
  { 1116,	2,	1,	0,	0,	"SI_to_SXTHI_asrh", 0, 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #1116 = SI_to_SXTHI_asrh
  { 1117,	2,	0,	12,	0,	"STb_GP", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo78 },  // Inst #1117 = STb_GP
  { 1118,	2,	0,	12,	0,	"STh_GP", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo78 },  // Inst #1118 = STh_GP
  { 1119,	3,	0,	12,	0,	"STrib", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #1119 = STrib
  { 1120,	3,	0,	12,	0,	"STrib_GP", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #1120 = STrib_GP
  { 1121,	3,	0,	8,	0,	"STrib_GP_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #1121 = STrib_GP_nv_V4
  { 1122,	4,	0,	12,	0,	"STrib_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1122 = STrib_cNotPt
  { 1123,	4,	0,	8,	0,	"STrib_cNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1123 = STrib_cNotPt_nv_V4
  { 1124,	4,	0,	12,	0,	"STrib_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1124 = STrib_cPt
  { 1125,	4,	0,	8,	0,	"STrib_cPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1125 = STrib_cPt_nv_V4
  { 1126,	4,	0,	12,	0,	"STrib_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1126 = STrib_cdnNotPt_V4
  { 1127,	4,	0,	8,	0,	"STrib_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1127 = STrib_cdnNotPt_nv_V4
  { 1128,	4,	0,	12,	0,	"STrib_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1128 = STrib_cdnPt_V4
  { 1129,	4,	0,	8,	0,	"STrib_cdnPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1129 = STrib_cdnPt_nv_V4
  { 1130,	3,	0,	12,	0,	"STrib_imm_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #1130 = STrib_imm_V4
  { 1131,	4,	0,	12,	0,	"STrib_imm_cNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1131 = STrib_imm_cNotPt_V4
  { 1132,	4,	0,	12,	0,	"STrib_imm_cPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1132 = STrib_imm_cPt_V4
  { 1133,	4,	0,	12,	0,	"STrib_imm_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1133 = STrib_imm_cdnNotPt_V4
  { 1134,	4,	0,	12,	0,	"STrib_imm_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1134 = STrib_imm_cdnPt_V4
  { 1135,	3,	0,	12,	0,	"STrib_indexed", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #1135 = STrib_indexed
  { 1136,	4,	0,	12,	0,	"STrib_indexed_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1136 = STrib_indexed_cNotPt
  { 1137,	4,	0,	8,	0,	"STrib_indexed_cNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1137 = STrib_indexed_cNotPt_nv_V4
  { 1138,	4,	0,	12,	0,	"STrib_indexed_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1138 = STrib_indexed_cPt
  { 1139,	4,	0,	8,	0,	"STrib_indexed_cPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1139 = STrib_indexed_cPt_nv_V4
  { 1140,	4,	0,	12,	0,	"STrib_indexed_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1140 = STrib_indexed_cdnNotPt_V4
  { 1141,	4,	0,	8,	0,	"STrib_indexed_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1141 = STrib_indexed_cdnNotPt_nv_V4
  { 1142,	4,	0,	12,	0,	"STrib_indexed_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1142 = STrib_indexed_cdnPt_V4
  { 1143,	4,	0,	8,	0,	"STrib_indexed_cdnPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1143 = STrib_indexed_cdnPt_nv_V4
  { 1144,	3,	0,	8,	0,	"STrib_indexed_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #1144 = STrib_indexed_nv_V4
  { 1145,	4,	0,	12,	0,	"STrib_indexed_shl_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #1145 = STrib_indexed_shl_V4
  { 1146,	5,	0,	12,	0,	"STrib_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1146 = STrib_indexed_shl_cNotPt_V4
  { 1147,	5,	0,	8,	0,	"STrib_indexed_shl_cNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1147 = STrib_indexed_shl_cNotPt_nv_V4
  { 1148,	5,	0,	12,	0,	"STrib_indexed_shl_cPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1148 = STrib_indexed_shl_cPt_V4
  { 1149,	5,	0,	8,	0,	"STrib_indexed_shl_cPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1149 = STrib_indexed_shl_cPt_nv_V4
  { 1150,	5,	0,	12,	0,	"STrib_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1150 = STrib_indexed_shl_cdnNotPt_V4
  { 1151,	5,	0,	8,	0,	"STrib_indexed_shl_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1151 = STrib_indexed_shl_cdnNotPt_nv_V4
  { 1152,	5,	0,	12,	0,	"STrib_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1152 = STrib_indexed_shl_cdnPt_V4
  { 1153,	5,	0,	8,	0,	"STrib_indexed_shl_cdnPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1153 = STrib_indexed_shl_cdnPt_nv_V4
  { 1154,	4,	0,	8,	0,	"STrib_indexed_shl_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #1154 = STrib_indexed_shl_nv_V4
  { 1155,	3,	0,	8,	0,	"STrib_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #1155 = STrib_nv_V4
  { 1156,	4,	0,	12,	0,	"STrib_shl_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #1156 = STrib_shl_V4
  { 1157,	4,	0,	8,	0,	"STrib_shl_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #1157 = STrib_shl_nv_V4
  { 1158,	3,	0,	12,	0,	"STrid", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #1158 = STrid
  { 1159,	3,	0,	12,	0,	"STrid_GP", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo99 },  // Inst #1159 = STrid_GP
  { 1160,	4,	0,	12,	0,	"STrid_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #1160 = STrid_cNotPt
  { 1161,	4,	0,	12,	0,	"STrid_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #1161 = STrid_cPt
  { 1162,	4,	0,	12,	0,	"STrid_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #1162 = STrid_cdnNotPt_V4
  { 1163,	4,	0,	12,	0,	"STrid_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo100 },  // Inst #1163 = STrid_cdnPt_V4
  { 1164,	3,	0,	12,	0,	"STrid_indexed", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #1164 = STrid_indexed
  { 1165,	4,	0,	12,	0,	"STrid_indexed_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #1165 = STrid_indexed_cNotPt
  { 1166,	4,	0,	12,	0,	"STrid_indexed_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #1166 = STrid_indexed_cPt
  { 1167,	4,	0,	12,	0,	"STrid_indexed_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #1167 = STrid_indexed_cdnNotPt_V4
  { 1168,	4,	0,	12,	0,	"STrid_indexed_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo102 },  // Inst #1168 = STrid_indexed_cdnPt_V4
  { 1169,	4,	0,	12,	0,	"STrid_indexed_shl_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo103 },  // Inst #1169 = STrid_indexed_shl_V4
  { 1170,	5,	0,	12,	0,	"STrid_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #1170 = STrid_indexed_shl_cNotPt_V4
  { 1171,	5,	0,	12,	0,	"STrid_indexed_shl_cPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #1171 = STrid_indexed_shl_cPt_V4
  { 1172,	5,	0,	12,	0,	"STrid_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #1172 = STrid_indexed_shl_cdnNotPt_V4
  { 1173,	5,	0,	12,	0,	"STrid_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo104 },  // Inst #1173 = STrid_indexed_shl_cdnPt_V4
  { 1174,	4,	0,	12,	0,	"STrid_shl_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo105 },  // Inst #1174 = STrid_shl_V4
  { 1175,	3,	0,	12,	0,	"STrih", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #1175 = STrih
  { 1176,	3,	0,	12,	0,	"STrih_GP", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #1176 = STrih_GP
  { 1177,	3,	0,	8,	0,	"STrih_GP_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #1177 = STrih_GP_nv_V4
  { 1178,	4,	0,	12,	0,	"STrih_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1178 = STrih_cNotPt
  { 1179,	4,	0,	8,	0,	"STrih_cNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1179 = STrih_cNotPt_nv_V4
  { 1180,	4,	0,	12,	0,	"STrih_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1180 = STrih_cPt
  { 1181,	4,	0,	8,	0,	"STrih_cPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1181 = STrih_cPt_nv_V4
  { 1182,	4,	0,	12,	0,	"STrih_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1182 = STrih_cdnNotPt_V4
  { 1183,	4,	0,	8,	0,	"STrih_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1183 = STrih_cdnNotPt_nv_V4
  { 1184,	4,	0,	12,	0,	"STrih_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1184 = STrih_cdnPt_V4
  { 1185,	4,	0,	8,	0,	"STrih_cdnPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1185 = STrih_cdnPt_nv_V4
  { 1186,	3,	0,	12,	0,	"STrih_imm_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #1186 = STrih_imm_V4
  { 1187,	4,	0,	12,	0,	"STrih_imm_cNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1187 = STrih_imm_cNotPt_V4
  { 1188,	4,	0,	12,	0,	"STrih_imm_cPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1188 = STrih_imm_cPt_V4
  { 1189,	4,	0,	12,	0,	"STrih_imm_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1189 = STrih_imm_cdnNotPt_V4
  { 1190,	4,	0,	12,	0,	"STrih_imm_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1190 = STrih_imm_cdnPt_V4
  { 1191,	3,	0,	12,	0,	"STrih_indexed", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #1191 = STrih_indexed
  { 1192,	4,	0,	12,	0,	"STrih_indexed_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1192 = STrih_indexed_cNotPt
  { 1193,	4,	0,	8,	0,	"STrih_indexed_cNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1193 = STrih_indexed_cNotPt_nv_V4
  { 1194,	4,	0,	12,	0,	"STrih_indexed_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1194 = STrih_indexed_cPt
  { 1195,	4,	0,	8,	0,	"STrih_indexed_cPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1195 = STrih_indexed_cPt_nv_V4
  { 1196,	4,	0,	12,	0,	"STrih_indexed_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1196 = STrih_indexed_cdnNotPt_V4
  { 1197,	4,	0,	8,	0,	"STrih_indexed_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1197 = STrih_indexed_cdnNotPt_nv_V4
  { 1198,	4,	0,	12,	0,	"STrih_indexed_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1198 = STrih_indexed_cdnPt_V4
  { 1199,	4,	0,	8,	0,	"STrih_indexed_cdnPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1199 = STrih_indexed_cdnPt_nv_V4
  { 1200,	3,	0,	8,	0,	"STrih_indexed_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #1200 = STrih_indexed_nv_V4
  { 1201,	4,	0,	12,	0,	"STrih_indexed_shl_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #1201 = STrih_indexed_shl_V4
  { 1202,	5,	0,	12,	0,	"STrih_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1202 = STrih_indexed_shl_cNotPt_V4
  { 1203,	5,	0,	8,	0,	"STrih_indexed_shl_cNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1203 = STrih_indexed_shl_cNotPt_nv_V4
  { 1204,	5,	0,	12,	0,	"STrih_indexed_shl_cPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1204 = STrih_indexed_shl_cPt_V4
  { 1205,	5,	0,	8,	0,	"STrih_indexed_shl_cPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1205 = STrih_indexed_shl_cPt_nv_V4
  { 1206,	5,	0,	12,	0,	"STrih_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1206 = STrih_indexed_shl_cdnNotPt_V4
  { 1207,	5,	0,	8,	0,	"STrih_indexed_shl_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1207 = STrih_indexed_shl_cdnNotPt_nv_V4
  { 1208,	5,	0,	12,	0,	"STrih_indexed_shl_cdnPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1208 = STrih_indexed_shl_cdnPt_V4
  { 1209,	5,	0,	8,	0,	"STrih_indexed_shl_cdnPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1209 = STrih_indexed_shl_cdnPt_nv_V4
  { 1210,	4,	0,	8,	0,	"STrih_indexed_shl_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #1210 = STrih_indexed_shl_nv_V4
  { 1211,	3,	0,	8,	0,	"STrih_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #1211 = STrih_nv_V4
  { 1212,	4,	0,	12,	0,	"STrih_shl_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #1212 = STrih_shl_V4
  { 1213,	4,	0,	8,	0,	"STrih_shl_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #1213 = STrih_shl_nv_V4
  { 1214,	3,	0,	12,	0,	"STriw", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #1214 = STriw
  { 1215,	3,	0,	12,	0,	"STriw_GP", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #1215 = STriw_GP
  { 1216,	3,	0,	8,	0,	"STriw_GP_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #1216 = STriw_GP_nv_V4
  { 1217,	4,	0,	12,	0,	"STriw_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1217 = STriw_cNotPt
  { 1218,	4,	0,	8,	0,	"STriw_cNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1218 = STriw_cNotPt_nv_V4
  { 1219,	4,	0,	12,	0,	"STriw_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1219 = STriw_cPt
  { 1220,	4,	0,	8,	0,	"STriw_cPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1220 = STriw_cPt_nv_V4
  { 1221,	4,	0,	12,	0,	"STriw_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1221 = STriw_cdnNotPt_V4
  { 1222,	4,	0,	8,	0,	"STriw_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1222 = STriw_cdnNotPt_nv_V4
  { 1223,	4,	0,	12,	0,	"STriw_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1223 = STriw_cdnPt_V4
  { 1224,	4,	0,	8,	0,	"STriw_cdnPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo93 },  // Inst #1224 = STriw_cdnPt_nv_V4
  { 1225,	3,	0,	12,	0,	"STriw_imm_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #1225 = STriw_imm_V4
  { 1226,	4,	0,	12,	0,	"STriw_imm_cNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1226 = STriw_imm_cNotPt_V4
  { 1227,	4,	0,	12,	0,	"STriw_imm_cPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1227 = STriw_imm_cPt_V4
  { 1228,	4,	0,	12,	0,	"STriw_imm_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1228 = STriw_imm_cdnNotPt_V4
  { 1229,	4,	0,	12,	0,	"STriw_imm_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo94 },  // Inst #1229 = STriw_imm_cdnPt_V4
  { 1230,	3,	0,	12,	0,	"STriw_indexed", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #1230 = STriw_indexed
  { 1231,	4,	0,	12,	0,	"STriw_indexed_cNotPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1231 = STriw_indexed_cNotPt
  { 1232,	4,	0,	8,	0,	"STriw_indexed_cNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1232 = STriw_indexed_cNotPt_nv_V4
  { 1233,	4,	0,	12,	0,	"STriw_indexed_cPt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1233 = STriw_indexed_cPt
  { 1234,	4,	0,	8,	0,	"STriw_indexed_cPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1234 = STriw_indexed_cPt_nv_V4
  { 1235,	4,	0,	12,	0,	"STriw_indexed_cdnNotPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1235 = STriw_indexed_cdnNotPt_V4
  { 1236,	4,	0,	8,	0,	"STriw_indexed_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1236 = STriw_indexed_cdnNotPt_nv_V4
  { 1237,	4,	0,	12,	0,	"STriw_indexed_cdnPt_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1237 = STriw_indexed_cdnPt_V4
  { 1238,	4,	0,	8,	0,	"STriw_indexed_cdnPt_nv_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo95 },  // Inst #1238 = STriw_indexed_cdnPt_nv_V4
  { 1239,	3,	0,	8,	0,	"STriw_indexed_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo51 },  // Inst #1239 = STriw_indexed_nv_V4
  { 1240,	4,	0,	12,	0,	"STriw_indexed_shl_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #1240 = STriw_indexed_shl_V4
  { 1241,	5,	0,	12,	0,	"STriw_indexed_shl_cNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1241 = STriw_indexed_shl_cNotPt_V4
  { 1242,	5,	0,	8,	0,	"STriw_indexed_shl_cNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1242 = STriw_indexed_shl_cNotPt_nv_V4
  { 1243,	5,	0,	12,	0,	"STriw_indexed_shl_cPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1243 = STriw_indexed_shl_cPt_V4
  { 1244,	5,	0,	8,	0,	"STriw_indexed_shl_cPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1244 = STriw_indexed_shl_cPt_nv_V4
  { 1245,	5,	0,	12,	0,	"STriw_indexed_shl_cdnNotPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1245 = STriw_indexed_shl_cdnNotPt_V4
  { 1246,	5,	0,	8,	0,	"STriw_indexed_shl_cdnNotPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1246 = STriw_indexed_shl_cdnNotPt_nv_V4
  { 1247,	5,	0,	12,	0,	"STriw_indexed_shl_cdnPt_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1247 = STriw_indexed_shl_cdnPt_V4
  { 1248,	5,	0,	8,	0,	"STriw_indexed_shl_cdnPt_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo96 },  // Inst #1248 = STriw_indexed_shl_cdnPt_nv_V4
  { 1249,	4,	0,	8,	0,	"STriw_indexed_shl_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo17 },  // Inst #1249 = STriw_indexed_shl_nv_V4
  { 1250,	3,	0,	8,	0,	"STriw_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #1250 = STriw_nv_V4
  { 1251,	3,	0,	12,	0,	"STriw_pred", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList14, OperandInfo106 },  // Inst #1251 = STriw_pred
  { 1252,	4,	0,	12,	0,	"STriw_shl_V4", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #1252 = STriw_shl_V4
  { 1253,	4,	0,	8,	0,	"STriw_shl_nv_V4", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo97 },  // Inst #1253 = STriw_shl_nv_V4
  { 1254,	3,	0,	12,	0,	"STriwt", 0|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo98 },  // Inst #1254 = STriwt
  { 1255,	3,	1,	1,	0,	"SUB64_rr", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #1255 = SUB64_rr
  { 1256,	3,	1,	0,	0,	"SUB_rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1256 = SUB_rr
  { 1257,	4,	1,	0,	0,	"SUB_rr_cNotPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1257 = SUB_rr_cNotPt
  { 1258,	4,	1,	0,	0,	"SUB_rr_cPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1258 = SUB_rr_cPt
  { 1259,	4,	1,	0,	0,	"SUB_rr_cdnNotPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1259 = SUB_rr_cdnNotPt
  { 1260,	4,	1,	0,	0,	"SUB_rr_cdnPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1260 = SUB_rr_cdnPt
  { 1261,	4,	1,	6,	0,	"SUBi_ASLri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #1261 = SUBi_ASLri_V4
  { 1262,	4,	1,	6,	0,	"SUBi_LSRri_V4", 0, 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #1262 = SUBi_LSRri_V4
  { 1263,	4,	1,	6,	0,	"SUBri_acc", 0, 0x0ULL, NULL, NULL, OperandInfo19 },  // Inst #1263 = SUBri_acc
  { 1264,	4,	1,	6,	0,	"SUBrr_acc", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1264 = SUBrr_acc
  { 1265,	2,	1,	0,	0,	"SXTB", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #1265 = SXTB
  { 1266,	3,	1,	0,	0,	"SXTB_cNotPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1266 = SXTB_cNotPt_V4
  { 1267,	3,	1,	0,	0,	"SXTB_cPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1267 = SXTB_cPt_V4
  { 1268,	3,	1,	0,	0,	"SXTB_cdnNotPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1268 = SXTB_cdnNotPt_V4
  { 1269,	3,	1,	0,	0,	"SXTB_cdnPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1269 = SXTB_cdnPt_V4
  { 1270,	2,	1,	0,	0,	"SXTH", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #1270 = SXTH
  { 1271,	3,	1,	0,	0,	"SXTH_cNotPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1271 = SXTH_cNotPt_V4
  { 1272,	3,	1,	0,	0,	"SXTH_cPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1272 = SXTH_cPt_V4
  { 1273,	3,	1,	0,	0,	"SXTH_cdnNotPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1273 = SXTH_cdnNotPt_V4
  { 1274,	3,	1,	0,	0,	"SXTH_cdnPt_V4", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1274 = SXTH_cdnPt_V4
  { 1275,	2,	1,	1,	0,	"SXTW", 0, 0x0ULL, NULL, NULL, OperandInfo52 },  // Inst #1275 = SXTW
  { 1276,	1,	0,	3,	0,	"TCRETURNR", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList7, OperandInfo30 },  // Inst #1276 = TCRETURNR
  { 1277,	1,	0,	3,	0,	"TCRETURNtext", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList7, OperandInfo5 },  // Inst #1277 = TCRETURNtext
  { 1278,	1,	0,	3,	0,	"TCRETURNtg", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList7, OperandInfo5 },  // Inst #1278 = TCRETURNtg
  { 1279,	2,	1,	2,	0,	"TFCR", 0, 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #1279 = TFCR
  { 1280,	2,	1,	0,	0,	"TFR", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #1280 = TFR
  { 1281,	2,	1,	0,	0,	"TFRI", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #1281 = TFRI
  { 1282,	2,	1,	1,	0,	"TFRI64", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo53 },  // Inst #1282 = TFRI64
  { 1283,	3,	1,	0,	0,	"TFRI_cNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #1283 = TFRI_cNotPt
  { 1284,	3,	1,	0,	0,	"TFRI_cPt", 0, 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #1284 = TFRI_cPt
  { 1285,	3,	1,	0,	0,	"TFRI_cdnNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #1285 = TFRI_cdnNotPt
  { 1286,	3,	1,	0,	0,	"TFRI_cdnPt", 0, 0x0ULL, NULL, NULL, OperandInfo108 },  // Inst #1286 = TFRI_cdnPt
  { 1287,	2,	1,	1,	0,	"TFR_64", 0, 0x0ULL, NULL, NULL, OperandInfo41 },  // Inst #1287 = TFR_64
  { 1288,	3,	1,	0,	0,	"TFR_FI", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo109 },  // Inst #1288 = TFR_FI
  { 1289,	1,	1,	11,	0,	"TFR_PdFalse", 0, 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #1289 = TFR_PdFalse
  { 1290,	2,	1,	11,	0,	"TFR_PdRs", 0, 0x0ULL, NULL, NULL, OperandInfo56 },  // Inst #1290 = TFR_PdRs
  { 1291,	2,	1,	11,	0,	"TFR_RsPd", 0, 0x0ULL, NULL, NULL, OperandInfo110 },  // Inst #1291 = TFR_RsPd
  { 1292,	3,	1,	0,	0,	"TFR_cNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1292 = TFR_cNotPt
  { 1293,	3,	1,	0,	0,	"TFR_cPt", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1293 = TFR_cPt
  { 1294,	3,	1,	0,	0,	"TFR_cdnNotPt", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1294 = TFR_cdnNotPt
  { 1295,	3,	1,	0,	0,	"TFR_cdnPt", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1295 = TFR_cdnPt
  { 1296,	4,	1,	0,	0,	"TFR_condset_ii", 0, 0x0ULL, NULL, NULL, OperandInfo82 },  // Inst #1296 = TFR_condset_ii
  { 1297,	4,	1,	0,	0,	"TFR_condset_rr", 0, 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1297 = TFR_condset_rr
  { 1298,	4,	1,	11,	0,	"VALIGN_rrp", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #1298 = VALIGN_rrp
  { 1299,	3,	1,	11,	0,	"VITPACK_pp", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo112 },  // Inst #1299 = VITPACK_pp
  { 1300,	4,	1,	1,	0,	"VMUX_prr64", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo113 },  // Inst #1300 = VMUX_prr64
  { 1301,	4,	1,	11,	0,	"VSPLICE_rrp", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo111 },  // Inst #1301 = VSPLICE_rrp
  { 1302,	3,	1,	11,	0,	"XOR_pp", 0, 0x0ULL, NULL, NULL, OperandInfo23 },  // Inst #1302 = XOR_pp
  { 1303,	3,	1,	0,	0,	"XOR_rr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #1303 = XOR_rr
  { 1304,	3,	1,	1,	0,	"XOR_rr64", 0, 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #1304 = XOR_rr64
  { 1305,	4,	1,	0,	0,	"XOR_rr_cNotPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1305 = XOR_rr_cNotPt
  { 1306,	4,	1,	0,	0,	"XOR_rr_cPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1306 = XOR_rr_cPt
  { 1307,	4,	1,	0,	0,	"XOR_rr_cdnNotPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1307 = XOR_rr_cdnNotPt
  { 1308,	4,	1,	0,	0,	"XOR_rr_cdnPt", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #1308 = XOR_rr_cdnPt
  { 1309,	4,	1,	6,	0,	"XORd_XORdd", 0, 0x0ULL, NULL, NULL, OperandInfo45 },  // Inst #1309 = XORd_XORdd
  { 1310,	4,	1,	6,	0,	"XORr_ANDr_NOTr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1310 = XORr_ANDr_NOTr_V4
  { 1311,	4,	1,	6,	0,	"XORr_ANDrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1311 = XORr_ANDrr_V4
  { 1312,	4,	1,	6,	0,	"XORr_ORrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1312 = XORr_ORrr_V4
  { 1313,	4,	1,	6,	0,	"XORr_XORrr_V4", 0, 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #1313 = XORr_XORrr_V4
  { 1314,	2,	1,	0,	0,	"ZXTB", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #1314 = ZXTB
  { 1315,	3,	1,	0,	0,	"ZXTB_cNotPt_V4", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1315 = ZXTB_cNotPt_V4
  { 1316,	3,	1,	0,	0,	"ZXTB_cPt_V4", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1316 = ZXTB_cPt_V4
  { 1317,	3,	1,	0,	0,	"ZXTB_cdnNotPt_V4", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1317 = ZXTB_cdnNotPt_V4
  { 1318,	3,	1,	0,	0,	"ZXTB_cdnPt_V4", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1318 = ZXTB_cdnPt_V4
  { 1319,	2,	1,	0,	0,	"ZXTH", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #1319 = ZXTH
  { 1320,	3,	1,	0,	0,	"ZXTH_cNotPt_V4", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1320 = ZXTH_cNotPt_V4
  { 1321,	3,	1,	0,	0,	"ZXTH_cPt_V4", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1321 = ZXTH_cPt_V4
  { 1322,	3,	1,	0,	0,	"ZXTH_cdnNotPt_V4", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1322 = ZXTH_cdnNotPt_V4
  { 1323,	3,	1,	0,	0,	"ZXTH_cdnPt_V4", 0, 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #1323 = ZXTH_cdnPt_V4
};

static inline void InitHexagonMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(HexagonInsts, 1324);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct HexagonGenInstrInfo : public TargetInstrInfoImpl {
  explicit HexagonGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern const MCInstrDesc HexagonInsts[];
HexagonGenInstrInfo::HexagonGenInstrInfo(int SO, int DO)
  : TargetInstrInfoImpl(SO, DO) {
  InitMCInstrInfo(HexagonInsts, 1324);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

