

================================================================
== Vivado HLS Report for 'imageProcessing'
================================================================
* Date:           Sun Apr 23 06:26:11 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        watershed
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.606|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_image_segmentation_fu_141  |image_segmentation  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  263168|  263168|       514|          -|          -|   512|    no    |
        | + Loop 1.1  |     512|     512|         1|          -|          -|   512|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     87|
|FIFO             |        -|      -|      -|      -|
|Instance         |     4007|     27|   7695|  17181|
|Memory           |       96|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    135|
|Register         |        -|      -|     45|      -|
+-----------------+---------+-------+-------+-------+
|Total            |     4103|     27|   7740|  17403|
+-----------------+---------+-------+-------+-------+
|Available        |       40|     40|  16000|   8000|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    10257|     67|     48|    217|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+------+-------+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------------------+--------------------+---------+-------+------+-------+
    |grp_image_segmentation_fu_141  |image_segmentation  |     4007|     27|  7695|  17181|
    +-------------------------------+--------------------+---------+-------+------+-------+
    |Total                          |                    |     4007|     27|  7695|  17181|
    +-------------------------------+--------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+------------------------------------+---------+---+----+--------+-----+------+-------------+
    |        Memory        |               Module               | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------------------+---------+---+----+--------+-----+------+-------------+
    |finalOutputImage_r_U  |imageProcessing_finalOutputImage_r  |       16|  0|   0|  262144|    1|     1|       262144|
    |finalOutputImage_g_U  |imageProcessing_finalOutputImage_r  |       16|  0|   0|  262144|    1|     1|       262144|
    |finalOutputImage_b_U  |imageProcessing_finalOutputImage_r  |       16|  0|   0|  262144|    1|     1|       262144|
    |inputImage_r_U        |imageProcessing_inputImage_r        |       16|  0|   0|  262144|    1|     1|       262144|
    |inputImage_g_U        |imageProcessing_inputImage_r        |       16|  0|   0|  262144|    1|     1|       262144|
    |inputImage_b_U        |imageProcessing_inputImage_r        |       16|  0|   0|  262144|    1|     1|       262144|
    +----------------------+------------------------------------+---------+---+----+--------+-----+------+-------------+
    |Total                 |                                    |       96|  0|   0| 1572864|    6|     6|      1572864|
    +----------------------+------------------------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_12_fu_185_p2       |     +    |      0|  0|  17|          10|           1|
    |j_11_fu_209_p2       |     +    |      0|  0|  17|          10|           1|
    |tmp_s_fu_219_p2      |     +    |      0|  0|  27|          20|          20|
    |exitcond1_fu_179_p2  |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_fu_203_p2   |   icmp   |      0|  0|  13|          10|          11|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  87|          60|          44|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |i_reg_119              |   9|          2|   10|         20|
    |inputImage_b_address0  |  15|          3|   18|         54|
    |inputImage_b_ce0       |  15|          3|    1|          3|
    |inputImage_g_address0  |  15|          3|   18|         54|
    |inputImage_g_ce0       |  15|          3|    1|          3|
    |inputImage_r_address0  |  15|          3|   18|         54|
    |inputImage_r_ce0       |  15|          3|    1|          3|
    |j_reg_130              |   9|          2|   10|         20|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 135|         27|   78|        216|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   4|   0|    4|          0|
    |grp_image_segmentation_fu_141_ap_start_reg  |   1|   0|    1|          0|
    |i_12_reg_234                                |  10|   0|   10|          0|
    |i_reg_119                                   |  10|   0|   10|          0|
    |j_reg_130                                   |  10|   0|   10|          0|
    |tmp_90_cast_reg_239                         |  10|   0|   20|         10|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  45|   0|   55|         10|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+-----------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------+-----+-----+------------+-----------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | imageProcessing | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | imageProcessing | return value |
|ap_start  |  in |    1| ap_ctrl_hs | imageProcessing | return value |
|ap_done   | out |    1| ap_ctrl_hs | imageProcessing | return value |
|ap_idle   | out |    1| ap_ctrl_hs | imageProcessing | return value |
|ap_ready  | out |    1| ap_ctrl_hs | imageProcessing | return value |
+----------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	3  / (!exitcond)
	2  / (exitcond)
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @imageProcessing_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.25ns)   --->   "%inputImage_r = alloca [262144 x i1], align 1" [segmentation.cpp:632]   --->   Operation 6 'alloca' 'inputImage_r' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 262144> <RAM>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%inputImage_g = alloca [262144 x i1], align 1" [segmentation.cpp:632]   --->   Operation 7 'alloca' 'inputImage_g' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 262144> <RAM>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%inputImage_b = alloca [262144 x i1], align 1" [segmentation.cpp:632]   --->   Operation 8 'alloca' 'inputImage_b' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 262144> <RAM>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%finalOutputImage_r = alloca [262144 x i1], align 1" [segmentation.cpp:633]   --->   Operation 9 'alloca' 'finalOutputImage_r' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%finalOutputImage_g = alloca [262144 x i1], align 1" [segmentation.cpp:633]   --->   Operation 10 'alloca' 'finalOutputImage_g' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%finalOutputImage_b = alloca [262144 x i1], align 1" [segmentation.cpp:633]   --->   Operation 11 'alloca' 'finalOutputImage_b' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (1.66ns)   --->   "br label %.loopexit" [segmentation.cpp:635]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_12, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.70ns)   --->   "%exitcond1 = icmp eq i10 %i, -512" [segmentation.cpp:635]   --->   Operation 14 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.12ns)   --->   "%i_12 = add i10 %i, 1" [segmentation.cpp:635]   --->   Operation 16 'add' 'i_12' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [segmentation.cpp:635]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i, i9 0)" [segmentation.cpp:635]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_90_cast = zext i19 %tmp to i20" [segmentation.cpp:636]   --->   Operation 19 'zext' 'tmp_90_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.66ns)   --->   "br label %.preheader" [segmentation.cpp:636]   --->   Operation 20 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @image_segmentation([262144 x i1]* %inputImage_r, [262144 x i1]* %inputImage_g, [262144 x i1]* %inputImage_b, [262144 x i1]* %finalOutputImage_r, [262144 x i1]* %finalOutputImage_g, [262144 x i1]* %finalOutputImage_b) nounwind" [segmentation.cpp:643]   --->   Operation 21 'call' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_11, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 22 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.70ns)   --->   "%exitcond = icmp eq i10 %j, -512" [segmentation.cpp:636]   --->   Operation 23 'icmp' 'exitcond' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind"   --->   Operation 24 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.12ns)   --->   "%j_11 = add i10 %j, 1" [segmentation.cpp:636]   --->   Operation 25 'add' 'j_11' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [segmentation.cpp:636]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %j to i20" [segmentation.cpp:637]   --->   Operation 27 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.25ns)   --->   "%tmp_s = add i20 %tmp_90_cast, %tmp_cast" [segmentation.cpp:637]   --->   Operation 28 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_91_cast = zext i20 %tmp_s to i64" [segmentation.cpp:637]   --->   Operation 29 'zext' 'tmp_91_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%inputImage_r_addr = getelementptr [262144 x i1]* %inputImage_r, i64 0, i64 %tmp_91_cast" [segmentation.cpp:637]   --->   Operation 30 'getelementptr' 'inputImage_r_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%inputImage_g_addr = getelementptr [262144 x i1]* %inputImage_g, i64 0, i64 %tmp_91_cast" [segmentation.cpp:638]   --->   Operation 31 'getelementptr' 'inputImage_g_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%inputImage_b_addr = getelementptr [262144 x i1]* %inputImage_b, i64 0, i64 %tmp_91_cast" [segmentation.cpp:639]   --->   Operation 32 'getelementptr' 'inputImage_b_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "store i1 true, i1* %inputImage_r_addr, align 1" [segmentation.cpp:637]   --->   Operation 33 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 262144> <RAM>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "store i1 false, i1* %inputImage_g_addr, align 1" [segmentation.cpp:638]   --->   Operation 34 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 262144> <RAM>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store i1 true, i1* %inputImage_b_addr, align 1" [segmentation.cpp:639]   --->   Operation 35 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 262144> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader" [segmentation.cpp:636]   --->   Operation 36 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 37 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @image_segmentation([262144 x i1]* %inputImage_r, [262144 x i1]* %inputImage_g, [262144 x i1]* %inputImage_b, [262144 x i1]* %finalOutputImage_r, [262144 x i1]* %finalOutputImage_g, [262144 x i1]* %finalOutputImage_b) nounwind" [segmentation.cpp:643]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [segmentation.cpp:644]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ grayOutput]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ variance]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ binaryThreshold]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ morphOpening]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ imKernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sureBackground]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ distanceTransformOut]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sureForeground]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ markersGen]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ watershedOutput]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ neighbours_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ neighbours_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5         (spectopmodule    ) [ 00000]
inputImage_r       (alloca           ) [ 00111]
inputImage_g       (alloca           ) [ 00111]
inputImage_b       (alloca           ) [ 00111]
finalOutputImage_r (alloca           ) [ 00111]
finalOutputImage_g (alloca           ) [ 00111]
finalOutputImage_b (alloca           ) [ 00111]
StgValue_12        (br               ) [ 01110]
i                  (phi              ) [ 00100]
exitcond1          (icmp             ) [ 00110]
empty              (speclooptripcount) [ 00000]
i_12               (add              ) [ 01110]
StgValue_17        (br               ) [ 00000]
tmp                (bitconcatenate   ) [ 00000]
tmp_90_cast        (zext             ) [ 00010]
StgValue_20        (br               ) [ 00110]
j                  (phi              ) [ 00010]
exitcond           (icmp             ) [ 00110]
empty_47           (speclooptripcount) [ 00000]
j_11               (add              ) [ 00110]
StgValue_26        (br               ) [ 00000]
tmp_cast           (zext             ) [ 00000]
tmp_s              (add              ) [ 00000]
tmp_91_cast        (zext             ) [ 00000]
inputImage_r_addr  (getelementptr    ) [ 00000]
inputImage_g_addr  (getelementptr    ) [ 00000]
inputImage_b_addr  (getelementptr    ) [ 00000]
StgValue_33        (store            ) [ 00000]
StgValue_34        (store            ) [ 00000]
StgValue_35        (store            ) [ 00000]
StgValue_36        (br               ) [ 00110]
StgValue_37        (br               ) [ 01110]
StgValue_38        (call             ) [ 00000]
StgValue_39        (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mask_table1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="one_half_table2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="grayOutput">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayOutput"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="variance">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="variance"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="binaryThreshold">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="binaryThreshold"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="morphOpening">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="morphOpening"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="imKernel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imKernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sureBackground">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sureBackground"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="distanceTransformOut">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="distanceTransformOut"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sureForeground">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sureForeground"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="markersGen">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="markersGen"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="watershedOutput">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="watershedOutput"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="neighbours_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbours_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="neighbours_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbours_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageProcessing_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_segmentation"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="inputImage_r_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputImage_r/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="inputImage_g_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputImage_g/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="inputImage_b_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputImage_b/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="finalOutputImage_r_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="finalOutputImage_r/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="finalOutputImage_g_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="finalOutputImage_g/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="finalOutputImage_b_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="finalOutputImage_b/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="inputImage_r_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="20" slack="0"/>
<pin id="84" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputImage_r_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="inputImage_g_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="20" slack="0"/>
<pin id="90" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputImage_g_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="inputImage_b_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="20" slack="0"/>
<pin id="96" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputImage_b_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_33_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="18" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_34_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="18" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_35_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="1"/>
<pin id="121" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="j_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="1"/>
<pin id="132" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_image_segmentation_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="145" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="146" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="149" dir="0" index="7" bw="52" slack="0"/>
<pin id="150" dir="0" index="8" bw="53" slack="0"/>
<pin id="151" dir="0" index="9" bw="8" slack="0"/>
<pin id="152" dir="0" index="10" bw="32" slack="0"/>
<pin id="153" dir="0" index="11" bw="1" slack="0"/>
<pin id="154" dir="0" index="12" bw="8" slack="0"/>
<pin id="155" dir="0" index="13" bw="1" slack="0"/>
<pin id="156" dir="0" index="14" bw="8" slack="0"/>
<pin id="157" dir="0" index="15" bw="32" slack="0"/>
<pin id="158" dir="0" index="16" bw="1" slack="0"/>
<pin id="159" dir="0" index="17" bw="8" slack="0"/>
<pin id="160" dir="0" index="18" bw="8" slack="0"/>
<pin id="161" dir="0" index="19" bw="2" slack="0"/>
<pin id="162" dir="0" index="20" bw="2" slack="0"/>
<pin id="163" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="exitcond1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="10" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_12_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="19" slack="0"/>
<pin id="193" dir="0" index="1" bw="10" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_90_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="19" slack="0"/>
<pin id="201" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="exitcond_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="10" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_11_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_11/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="19" slack="1"/>
<pin id="221" dir="0" index="1" bw="10" slack="0"/>
<pin id="222" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_91_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="20" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_91_cast/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_12_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_90_cast_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="20" slack="1"/>
<pin id="241" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90_cast "/>
</bind>
</comp>

<comp id="247" class="1005" name="j_11_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="50" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="52" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="80" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="86" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="52" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="92" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="141" pin=7"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="141" pin=8"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="141" pin=9"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="141" pin=10"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="141" pin=11"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="141" pin=12"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="141" pin=13"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="141" pin=14"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="141" pin=15"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="141" pin=16"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="141" pin=17"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="141" pin=18"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="141" pin=19"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="141" pin=20"/></net>

<net id="183"><net_src comp="123" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="123" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="123" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="134" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="134" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="134" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="237"><net_src comp="185" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="242"><net_src comp="199" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="250"><net_src comp="209" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: grayOutput | {2 4 }
	Port: binaryThreshold | {2 4 }
	Port: morphOpening | {2 4 }
	Port: sureBackground | {2 4 }
	Port: distanceTransformOut | {2 4 }
	Port: sureForeground | {2 4 }
	Port: markersGen | {2 4 }
	Port: watershedOutput | {2 4 }
 - Input state : 
	Port: imageProcessing : mask_table1 | {2 4 }
	Port: imageProcessing : one_half_table2 | {2 4 }
	Port: imageProcessing : grayOutput | {2 4 }
	Port: imageProcessing : variance | {2 4 }
	Port: imageProcessing : binaryThreshold | {2 4 }
	Port: imageProcessing : morphOpening | {2 4 }
	Port: imageProcessing : imKernel | {2 4 }
	Port: imageProcessing : distanceTransformOut | {2 4 }
	Port: imageProcessing : sureForeground | {2 4 }
	Port: imageProcessing : markersGen | {2 4 }
	Port: imageProcessing : watershedOutput | {2 4 }
	Port: imageProcessing : neighbours_0 | {2 4 }
	Port: imageProcessing : neighbours_1 | {2 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_12 : 1
		StgValue_17 : 2
		tmp : 1
		tmp_90_cast : 2
	State 3
		exitcond : 1
		j_11 : 1
		StgValue_26 : 2
		tmp_cast : 1
		tmp_s : 2
		tmp_91_cast : 3
		inputImage_r_addr : 4
		inputImage_g_addr : 4
		inputImage_b_addr : 4
		StgValue_33 : 5
		StgValue_34 : 5
		StgValue_35 : 5
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_image_segmentation_fu_141 |   2818  |    27   | 130.492 |   9340  |  14986  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          i_12_fu_185          |    0    |    0    |    0    |    0    |    17   |
|    add   |          j_11_fu_209          |    0    |    0    |    0    |    0    |    17   |
|          |          tmp_s_fu_219         |    0    |    0    |    0    |    0    |    26   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   icmp   |        exitcond1_fu_179       |    0    |    0    |    0    |    0    |    13   |
|          |        exitcond_fu_203        |    0    |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_fu_191          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |       tmp_90_cast_fu_199      |    0    |    0    |    0    |    0    |    0    |
|   zext   |        tmp_cast_fu_215        |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_91_cast_fu_224      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |   2818  |    27   | 130.492 |   9340  |  15072  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|   binaryThreshold  |   16   |    0   |    0   |
|distanceTransformOut|   512  |    0   |    0   |
| finalOutputImage_b |   16   |    0   |    0   |
| finalOutputImage_g |   16   |    0   |    0   |
| finalOutputImage_r |   16   |    0   |    0   |
|     grayOutput     |   128  |    0   |    0   |
|      imKernel      |    0   |    1   |    1   |
|    inputImage_b    |   16   |    0   |    0   |
|    inputImage_g    |   16   |    0   |    0   |
|    inputImage_r    |   16   |    0   |    0   |
|     markersGen     |   128  |    0   |    0   |
|     mask_table1    |    2   |    0   |    0   |
|    morphOpening    |   128  |    0   |    0   |
|    neighbours_0    |    0   |    2   |    1   |
|    neighbours_1    |    0   |    2   |    1   |
|   one_half_table2  |    2   |    0   |    0   |
|   sureBackground   |   128  |    0   |    0   |
|   sureForeground   |   16   |    0   |    0   |
|      variance      |    1   |    0   |    0   |
|   watershedOutput  |   128  |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |  1285  |    5   |    3   |
+--------------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_12_reg_234   |   10   |
|     i_reg_119     |   10   |
|    j_11_reg_247   |   10   |
|     j_reg_130     |   10   |
|tmp_90_cast_reg_239|   20   |
+-------------------+--------+
|       Total       |   60   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  2818  |   27   |   130  |  9340  |  15072 |
|   Memory  |  1285  |    -   |    -   |    5   |    3   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   60   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  4103  |   27   |   130  |  9405  |  15075 |
+-----------+--------+--------+--------+--------+--------+
