Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_bench_behav xil_defaultlib.Test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'o_operando_1' is not permitted [C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sim_1/new/Test_bench.v:58]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'o_operando_2' is not permitted [C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sim_1/new/Test_bench.v:59]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'o_operacion' is not permitted [C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sim_1/new/Test_bench.v:60]
WARNING: [VRFC 10-3705] select index 8 into 'resultado' is out of bounds [C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sources_1/new/TP1.v:49]
WARNING: [VRFC 10-3705] select index 8 into 'resultado' is out of bounds [C:/Users/nehemias/Desktop/facu/repo/TP1_ARQUI/TP1_ARQUI.srcs/sources_1/new/TP1.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
