
*** Running vivado
    with args -log SglCirCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SglCirCPU.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SglCirCPU.tcl -notrace
Command: synth_design -top SglCirCPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 626454 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1679.180 ; gain = 153.719 ; free physical = 1201 ; free virtual = 1948
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SglCirCPU' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/cpu_one_cycle.v:23]
INFO: [Synth 8-6157] synthesizing module 'pdu_1cycle' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/pdu.v:23]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/pdu.v:172]
INFO: [Synth 8-6155] done synthesizing module 'pdu_1cycle' (1#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/pdu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/pc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (2#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [/home/ubuntu/桌面/new_lab/lab_4_1/alu.runs/synth_1/.Xil/Vivado-626430-VM2060-ustclz/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (3#1) [/home/ubuntu/桌面/new_lab/lab_4_1/alu.runs/synth_1/.Xil/Vivado-626430-VM2060-ustclz/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_1' [/home/ubuntu/桌面/new_lab/lab_4_1/alu.runs/synth_1/.Xil/Vivado-626430-VM2060-ustclz/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_1' (4#1) [/home/ubuntu/桌面/new_lab/lab_4_1/alu.runs/synth_1/.Xil/Vivado-626430-VM2060-ustclz/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (5#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/regfile.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux2_1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (7#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/alu.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUcontrol' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ALUcontrol.v:21]
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter AND bound to: 3'b010 
	Parameter OR bound to: 3'b011 
	Parameter XOR bound to: 3'b100 
	Parameter LT bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'ALUcontrol' (9#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ALUcontrol.v:21]
INFO: [Synth 8-6157] synthesizing module 'ImmGenControl' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ImmGenControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGenControl' (10#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ImmGenControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4_1' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux3_1.v:22]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-151] case item 2'b10 is unreachable [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux3_1.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux3_1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'mux4_1' (11#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux3_1.v:22]
INFO: [Synth 8-6157] synthesizing module 'AddModule_32' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/AddModule.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AddModule_32' (12#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/AddModule.v:23]
WARNING: [Synth 8-7023] instance 'pc_adder' of module 'AddModule_32' has 4 connections declared, but only 3 given [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/cpu.v:140]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft1' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ShiftLeft1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft1' (13#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ShiftLeft1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (14#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/cpu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SglCirCPU' (15#1) [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/cpu_one_cycle.v:23]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[31]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[30]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[29]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[28]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[27]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[26]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[25]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[24]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[23]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[22]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[21]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[20]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[19]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[18]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[17]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[16]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[15]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[14]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[13]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[12]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[11]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[10]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[9]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[8]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[7]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[6]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[5]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[4]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[3]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[2]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[1]
WARNING: [Synth 8-3331] design mux4_1 has unconnected port d[0]
WARNING: [Synth 8-3331] design AddModule_32 has unconnected port clk
WARNING: [Synth 8-3331] design register_file has unconnected port ra2[7]
WARNING: [Synth 8-3331] design register_file has unconnected port ra2[6]
WARNING: [Synth 8-3331] design register_file has unconnected port ra2[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.930 ; gain = 206.469 ; free physical = 1226 ; free virtual = 1973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1737.867 ; gain = 212.406 ; free physical = 1224 ; free virtual = 1971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1737.867 ; gain = 212.406 ; free physical = 1224 ; free virtual = 1971
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/new_lab/lab_4_0/alu.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'cpu/Data_Memory'
Finished Parsing XDC File [/home/ubuntu/new_lab/lab_4_0/alu.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'cpu/Data_Memory'
Parsing XDC File [/home/ubuntu/new_lab/lab_4_0/alu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'cpu/instruction_memory'
Finished Parsing XDC File [/home/ubuntu/new_lab/lab_4_0/alu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'cpu/instruction_memory'
Parsing XDC File [/home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'a[*]'. [/home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'a[*]'. [/home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'y[*]'. [/home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'y[*]'. [/home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc:47]
Finished Parsing XDC File [/home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SglCirCPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/ubuntu/桌面/new_lab/lab_2/lab_2/lab_2.srcs/constrs_1/new/fpgaol_fifo.xdc]
Finished Parsing XDC File [/home/ubuntu/桌面/new_lab/lab_2/lab_2/lab_2.srcs/constrs_1/new/fpgaol_fifo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/桌面/new_lab/lab_2/lab_2/lab_2.srcs/constrs_1/new/fpgaol_fifo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SglCirCPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SglCirCPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.523 ; gain = 0.000 ; free physical = 1124 ; free virtual = 1871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.523 ; gain = 0.000 ; free physical = 1124 ; free virtual = 1871
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1199 ; free virtual = 1946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1199 ; free virtual = 1946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/Data_Memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/instruction_memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1198 ; free virtual = 1945
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'jalr_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'jal_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'RegSrc_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'ALUout_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ALUcontrol.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'immediate_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ImmGenControl.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'o_reg' [/home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux3_1.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1190 ; free virtual = 1937
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pdu_1cycle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 6     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ALUcontrol 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ImmGenControl 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module mux4_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module AddModule_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/control/ALUop_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/ALUcontrol/ALUout_reg[1] )
WARNING: [Synth 8-3332] Sequential element (cpu/control/ALUop_reg[1]) is unused and will be removed from module SglCirCPU.
WARNING: [Synth 8-3332] Sequential element (cpu/ALUcontrol/ALUout_reg[2]) is unused and will be removed from module SglCirCPU.
WARNING: [Synth 8-3332] Sequential element (cpu/ALUcontrol/ALUout_reg[1]) is unused and will be removed from module SglCirCPU.
WARNING: [Synth 8-3332] Sequential element (cpu/ALUcontrol/ALUout_reg[0]) is unused and will be removed from module SglCirCPU.
INFO: [Synth 8-3886] merging instance 'cpu/control/Branch_reg' (LD) to 'cpu/control/ALUop_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1170 ; free virtual = 1920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------+-----------+----------------------+---------------+
|SglCirCPU   | cpu/Register/regfile_reg | Implied   | 32 x 32              | RAM32M x 18   | 
+------------+--------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1050 ; free virtual = 1800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1049 ; free virtual = 1800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------+-----------+----------------------+---------------+
|SglCirCPU   | cpu/Register/regfile_reg | Implied   | 32 x 32              | RAM32M x 18   | 
+------------+--------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1049 ; free virtual = 1799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1048 ; free virtual = 1799
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1048 ; free virtual = 1799
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1048 ; free virtual = 1798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1048 ; free virtual = 1798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1048 ; free virtual = 1799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1048 ; free virtual = 1798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |dist_mem_gen_1 |     1|
|3     |BUFG           |     5|
|4     |CARRY4         |    37|
|5     |LUT1           |     2|
|6     |LUT2           |    38|
|7     |LUT3           |    61|
|8     |LUT4           |    78|
|9     |LUT5           |    57|
|10    |LUT6           |   120|
|11    |MUXF7          |    16|
|12    |RAM32M         |    18|
|13    |FDCE           |    68|
|14    |FDPE           |    21|
|15    |FDRE           |    19|
|16    |LD             |   104|
|17    |IBUF           |    10|
|18    |OBUF           |    15|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------------+---------------+------+
|      |Instance               |Module         |Cells |
+------+-----------------------+---------------+------+
|1     |top                    |               |   765|
|2     |  cpu                  |cpu            |   612|
|3     |    ImmGenControl      |ImmGenControl  |   103|
|4     |    MUX_3_1_ShiftLeft  |mux4_1         |    32|
|5     |    MUX_4_1_DataMemory |mux4_1_0       |    64|
|6     |    PC                 |pc             |    42|
|7     |    Register           |register_file  |    95|
|8     |    ShiftLeft_adder    |AddModule_32   |     8|
|9     |    alu                |alu            |   108|
|10    |    control            |control_unit   |    55|
|11    |    pc_adder           |AddModule_32_1 |     8|
|12    |  pdu_1cycle           |pdu_1cycle     |   123|
+------+-----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1048 ; free virtual = 1798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1919.523 ; gain = 212.406 ; free physical = 1102 ; free virtual = 1852
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1919.523 ; gain = 394.062 ; free physical = 1102 ; free virtual = 1852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.523 ; gain = 0.000 ; free physical = 1050 ; free virtual = 1800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  LD => LDCE: 104 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1919.523 ; gain = 554.258 ; free physical = 1147 ; free virtual = 1897
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.523 ; gain = 0.000 ; free physical = 1147 ; free virtual = 1897
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/桌面/new_lab/lab_4_1/alu.runs/synth_1/SglCirCPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SglCirCPU_utilization_synth.rpt -pb SglCirCPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 20:51:36 2022...
