ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.Error_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	Error_Handler
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	Error_Handler:
  25              	.LFB42:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usart.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   MX_USART1_UART_Init();
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 3


  90:Core/Src/main.c ****   MX_USART2_UART_Init();
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c **** HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,1);
  93:Core/Src/main.c ****   /* USER CODE END 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****      HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,1);
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     LobotSerialServoMove(&huart1,1,0,1000);
 102:Core/Src/main.c ****     HAL_Delay(1500);
 103:Core/Src/main.c ****     LobotSerialServoMove(&huart1,1,180,1000);
 104:Core/Src/main.c ****     HAL_Delay(1500);
 105:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,0);
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****     /* USER CODE END WHILE */
 108:Core/Src/main.c ****    
 109:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 110:Core/Src/main.c ****   }
 111:Core/Src/main.c ****   /* USER CODE END 3 */
 112:Core/Src/main.c **** }
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /**
 115:Core/Src/main.c ****   * @brief System Clock Configuration
 116:Core/Src/main.c ****   * @retval None
 117:Core/Src/main.c ****   */
 118:Core/Src/main.c **** void SystemClock_Config(void)
 119:Core/Src/main.c **** {
 120:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 121:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 125:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 126:Core/Src/main.c ****   */
 127:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 133:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 134:Core/Src/main.c ****   {
 135:Core/Src/main.c ****     Error_Handler();
 136:Core/Src/main.c ****   }
 137:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 138:Core/Src/main.c ****   */
 139:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 140:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 141:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 146:Core/Src/main.c ****   {
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 4


 147:Core/Src/main.c ****     Error_Handler();
 148:Core/Src/main.c ****   }
 149:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 150:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 151:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /* USER CODE END 4 */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** /**
 162:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 163:Core/Src/main.c ****   * @retval None
 164:Core/Src/main.c ****   */
 165:Core/Src/main.c **** void Error_Handler(void)
 166:Core/Src/main.c **** {
  27              		.loc 1 166 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
 167:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 168:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 169:Core/Src/main.c ****   __disable_irq();
  37              		.loc 1 169 3 view .LVU1
  38              	.LBB4:
  39              	.LBI4:
  40              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 5


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 6


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 7


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  41              		.loc 2 140 27 view .LVU2
  42              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  43              		.loc 2 142 3 view .LVU3
  44              		.syntax divided
  45              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  46 0002 72B6     		cpsid i
  47              	@ 0 "" 2
  48              		.thumb
  49              		.syntax unified
  50              	.L2:
  51              	.LBE5:
  52              	.LBE4:
 170:Core/Src/main.c ****   while (1)
  53              		.loc 1 170 3 discriminator 1 view .LVU4
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,1);
  54              		.loc 1 172 5 discriminator 1 view .LVU5
  55 0004 0122     		movs	r2, #1
  56 0006 0821     		movs	r1, #8
  57 0008 0148     		ldr	r0, .L3
  58 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
  59              	.LVL0:
 170:Core/Src/main.c ****   while (1)
  60              		.loc 1 170 9 discriminator 1 view .LVU6
  61 000e F9E7     		b	.L2
  62              	.L4:
  63              		.align	2
  64              	.L3:
  65 0010 00040048 		.word	1207960576
  66              		.cfi_endproc
  67              	.LFE42:
  69              		.section	.text.SystemClock_Config,"ax",%progbits
  70              		.align	1
  71              		.global	SystemClock_Config
  72              		.syntax unified
  73              		.code	16
  74              		.thumb_func
  75              		.fpu softvfp
  77              	SystemClock_Config:
  78              	.LFB41:
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  79              		.loc 1 119 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 96
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83 0000 00B5     		push	{lr}
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 4
  86              		.cfi_offset 14, -4
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 8


  87 0002 99B0     		sub	sp, sp, #100
  88              	.LCFI2:
  89              		.cfi_def_cfa_offset 104
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  90              		.loc 1 120 3 view .LVU8
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  91              		.loc 1 120 22 is_stmt 0 view .LVU9
  92 0004 1C22     		movs	r2, #28
  93 0006 0021     		movs	r1, #0
  94 0008 0DA8     		add	r0, sp, #52
  95 000a FFF7FEFF 		bl	memset
  96              	.LVL1:
 121:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  97              		.loc 1 121 3 is_stmt 1 view .LVU10
 121:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  98              		.loc 1 121 22 is_stmt 0 view .LVU11
  99 000e 1022     		movs	r2, #16
 100 0010 0021     		movs	r1, #0
 101 0012 07A8     		add	r0, sp, #28
 102 0014 FFF7FEFF 		bl	memset
 103              	.LVL2:
 122:Core/Src/main.c **** 
 104              		.loc 1 122 3 is_stmt 1 view .LVU12
 122:Core/Src/main.c **** 
 105              		.loc 1 122 28 is_stmt 0 view .LVU13
 106 0018 1822     		movs	r2, #24
 107 001a 0021     		movs	r1, #0
 108 001c 01A8     		add	r0, sp, #4
 109 001e FFF7FEFF 		bl	memset
 110              	.LVL3:
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 111              		.loc 1 127 3 is_stmt 1 view .LVU14
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 112              		.loc 1 127 36 is_stmt 0 view .LVU15
 113 0022 0123     		movs	r3, #1
 114 0024 0B93     		str	r3, [sp, #44]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 115              		.loc 1 128 3 is_stmt 1 view .LVU16
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 116              		.loc 1 128 30 is_stmt 0 view .LVU17
 117 0026 0433     		adds	r3, r3, #4
 118 0028 0C93     		str	r3, [sp, #48]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 119              		.loc 1 129 3 is_stmt 1 view .LVU18
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 120              		.loc 1 129 34 is_stmt 0 view .LVU19
 121 002a 033B     		subs	r3, r3, #3
 122 002c 1493     		str	r3, [sp, #80]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 123              		.loc 1 130 3 is_stmt 1 view .LVU20
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 124              		.loc 1 130 35 is_stmt 0 view .LVU21
 125 002e 8023     		movs	r3, #128
 126 0030 5B02     		lsls	r3, r3, #9
 127 0032 1593     		str	r3, [sp, #84]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 128              		.loc 1 131 3 is_stmt 1 view .LVU22
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 9


 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 129              		.loc 1 131 32 is_stmt 0 view .LVU23
 130 0034 8023     		movs	r3, #128
 131 0036 5B03     		lsls	r3, r3, #13
 132 0038 1693     		str	r3, [sp, #88]
 132:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 133              		.loc 1 132 3 is_stmt 1 view .LVU24
 132:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 134              		.loc 1 132 32 is_stmt 0 view .LVU25
 135 003a 0023     		movs	r3, #0
 136 003c 1793     		str	r3, [sp, #92]
 133:Core/Src/main.c ****   {
 137              		.loc 1 133 3 is_stmt 1 view .LVU26
 133:Core/Src/main.c ****   {
 138              		.loc 1 133 7 is_stmt 0 view .LVU27
 139 003e 0BA8     		add	r0, sp, #44
 140 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 141              	.LVL4:
 133:Core/Src/main.c ****   {
 142              		.loc 1 133 6 view .LVU28
 143 0044 0028     		cmp	r0, #0
 144 0046 17D1     		bne	.L9
 139:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 145              		.loc 1 139 3 is_stmt 1 view .LVU29
 139:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1;
 146              		.loc 1 139 31 is_stmt 0 view .LVU30
 147 0048 0723     		movs	r3, #7
 148 004a 0793     		str	r3, [sp, #28]
 141:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 149              		.loc 1 141 3 is_stmt 1 view .LVU31
 141:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 150              		.loc 1 141 34 is_stmt 0 view .LVU32
 151 004c 053B     		subs	r3, r3, #5
 152 004e 0893     		str	r3, [sp, #32]
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 153              		.loc 1 142 3 is_stmt 1 view .LVU33
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 154              		.loc 1 142 35 is_stmt 0 view .LVU34
 155 0050 0023     		movs	r3, #0
 156 0052 0993     		str	r3, [sp, #36]
 143:Core/Src/main.c **** 
 157              		.loc 1 143 3 is_stmt 1 view .LVU35
 143:Core/Src/main.c **** 
 158              		.loc 1 143 36 is_stmt 0 view .LVU36
 159 0054 0A93     		str	r3, [sp, #40]
 145:Core/Src/main.c ****   {
 160              		.loc 1 145 3 is_stmt 1 view .LVU37
 145:Core/Src/main.c ****   {
 161              		.loc 1 145 7 is_stmt 0 view .LVU38
 162 0056 0121     		movs	r1, #1
 163 0058 07A8     		add	r0, sp, #28
 164 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 165              	.LVL5:
 145:Core/Src/main.c ****   {
 166              		.loc 1 145 6 view .LVU39
 167 005e 0028     		cmp	r0, #0
 168 0060 0CD1     		bne	.L10
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 10


 149:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 169              		.loc 1 149 3 is_stmt 1 view .LVU40
 149:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 170              		.loc 1 149 38 is_stmt 0 view .LVU41
 171 0062 0123     		movs	r3, #1
 172 0064 0193     		str	r3, [sp, #4]
 150:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 173              		.loc 1 150 3 is_stmt 1 view .LVU42
 150:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 174              		.loc 1 150 38 is_stmt 0 view .LVU43
 175 0066 0023     		movs	r3, #0
 176 0068 0393     		str	r3, [sp, #12]
 151:Core/Src/main.c ****   {
 177              		.loc 1 151 3 is_stmt 1 view .LVU44
 151:Core/Src/main.c ****   {
 178              		.loc 1 151 7 is_stmt 0 view .LVU45
 179 006a 01A8     		add	r0, sp, #4
 180 006c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 181              	.LVL6:
 151:Core/Src/main.c ****   {
 182              		.loc 1 151 6 view .LVU46
 183 0070 0028     		cmp	r0, #0
 184 0072 05D1     		bne	.L11
 155:Core/Src/main.c **** 
 185              		.loc 1 155 1 view .LVU47
 186 0074 19B0     		add	sp, sp, #100
 187              		@ sp needed
 188 0076 00BD     		pop	{pc}
 189              	.L9:
 135:Core/Src/main.c ****   }
 190              		.loc 1 135 5 is_stmt 1 view .LVU48
 191 0078 FFF7FEFF 		bl	Error_Handler
 192              	.LVL7:
 193              	.L10:
 147:Core/Src/main.c ****   }
 194              		.loc 1 147 5 view .LVU49
 195 007c FFF7FEFF 		bl	Error_Handler
 196              	.LVL8:
 197              	.L11:
 153:Core/Src/main.c ****   }
 198              		.loc 1 153 5 view .LVU50
 199 0080 FFF7FEFF 		bl	Error_Handler
 200              	.LVL9:
 201              		.cfi_endproc
 202              	.LFE41:
 204              		.section	.text.main,"ax",%progbits
 205              		.align	1
 206              		.global	main
 207              		.syntax unified
 208              		.code	16
 209              		.thumb_func
 210              		.fpu softvfp
 212              	main:
 213              	.LFB40:
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 214              		.loc 1 66 1 view -0
 215              		.cfi_startproc
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 11


 216              		@ Volatile: function does not return.
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 220              	.LCFI3:
 221              		.cfi_def_cfa_offset 24
 222              		.cfi_offset 3, -24
 223              		.cfi_offset 4, -20
 224              		.cfi_offset 5, -16
 225              		.cfi_offset 6, -12
 226              		.cfi_offset 7, -8
 227              		.cfi_offset 14, -4
  74:Core/Src/main.c **** 
 228              		.loc 1 74 3 view .LVU52
 229 0002 FFF7FEFF 		bl	HAL_Init
 230              	.LVL10:
  81:Core/Src/main.c **** 
 231              		.loc 1 81 3 view .LVU53
 232 0006 FFF7FEFF 		bl	SystemClock_Config
 233              	.LVL11:
  88:Core/Src/main.c ****   MX_USART1_UART_Init();
 234              		.loc 1 88 3 view .LVU54
 235 000a FFF7FEFF 		bl	MX_GPIO_Init
 236              	.LVL12:
  89:Core/Src/main.c ****   MX_USART2_UART_Init();
 237              		.loc 1 89 3 view .LVU55
 238 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 239              	.LVL13:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 240              		.loc 1 90 3 view .LVU56
 241 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 242              	.LVL14:
  92:Core/Src/main.c ****   /* USER CODE END 2 */
 243              		.loc 1 92 1 view .LVU57
 244 0016 0122     		movs	r2, #1
 245 0018 0821     		movs	r1, #8
 246 001a 1248     		ldr	r0, .L14
 247 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 248              	.LVL15:
 249              	.L13:
  97:Core/Src/main.c ****   {
 250              		.loc 1 97 3 discriminator 1 view .LVU58
  99:Core/Src/main.c **** 
 251              		.loc 1 99 6 discriminator 1 view .LVU59
 252 0020 104C     		ldr	r4, .L14
 253 0022 0122     		movs	r2, #1
 254 0024 0821     		movs	r1, #8
 255 0026 2000     		movs	r0, r4
 256 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 257              	.LVL16:
 101:Core/Src/main.c ****     HAL_Delay(1500);
 258              		.loc 1 101 5 discriminator 1 view .LVU60
 259 002c FA27     		movs	r7, #250
 260 002e BF00     		lsls	r7, r7, #2
 261 0030 0D4E     		ldr	r6, .L14+4
 262 0032 3B00     		movs	r3, r7
 263 0034 0022     		movs	r2, #0
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 12


 264 0036 0121     		movs	r1, #1
 265 0038 3000     		movs	r0, r6
 266 003a FFF7FEFF 		bl	LobotSerialServoMove
 267              	.LVL17:
 102:Core/Src/main.c ****     LobotSerialServoMove(&huart1,1,180,1000);
 268              		.loc 1 102 5 discriminator 1 view .LVU61
 269 003e 0B4D     		ldr	r5, .L14+8
 270 0040 2800     		movs	r0, r5
 271 0042 FFF7FEFF 		bl	HAL_Delay
 272              	.LVL18:
 103:Core/Src/main.c ****     HAL_Delay(1500);
 273              		.loc 1 103 5 discriminator 1 view .LVU62
 274 0046 3B00     		movs	r3, r7
 275 0048 B422     		movs	r2, #180
 276 004a 0121     		movs	r1, #1
 277 004c 3000     		movs	r0, r6
 278 004e FFF7FEFF 		bl	LobotSerialServoMove
 279              	.LVL19:
 104:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,0);
 280              		.loc 1 104 5 discriminator 1 view .LVU63
 281 0052 2800     		movs	r0, r5
 282 0054 FFF7FEFF 		bl	HAL_Delay
 283              	.LVL20:
 105:Core/Src/main.c **** 
 284              		.loc 1 105 5 discriminator 1 view .LVU64
 285 0058 0022     		movs	r2, #0
 286 005a 0821     		movs	r1, #8
 287 005c 2000     		movs	r0, r4
 288 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 289              	.LVL21:
  97:Core/Src/main.c ****   {
 290              		.loc 1 97 9 discriminator 1 view .LVU65
 291 0062 DDE7     		b	.L13
 292              	.L15:
 293              		.align	2
 294              	.L14:
 295 0064 00040048 		.word	1207960576
 296 0068 00000000 		.word	huart1
 297 006c DC050000 		.word	1500
 298              		.cfi_endproc
 299              	.LFE40:
 301              		.text
 302              	.Letext0:
 303              		.file 3 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 304              		.file 4 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 305              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 306              		.file 6 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 307              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 308              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 309              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc_ex.h"
 310              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 311              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 312              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 313              		.file 13 "Core/Inc/usart.h"
 314              		.file 14 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 315              		.file 15 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 316              		.file 16 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 13


 317              		.file 17 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 318              		.file 18 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 319              		.file 19 "Core/Inc/gpio.h"
 320              		.file 20 "Core/Inc/LX16A.h"
 321              		.file 21 "<built-in>"
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s:16     .text.Error_Handler:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s:24     .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s:65     .text.Error_Handler:0000000000000010 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s:70     .text.SystemClock_Config:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s:77     .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s:205    .text.main:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s:212    .text.main:0000000000000000 main
C:\Users\PIERRE~1\AppData\Local\Temp\ccxE6pve.s:295    .text.main:0000000000000064 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
LobotSerialServoMove
HAL_Delay
huart1
