$date
	Sun Oct 23 04:21:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#204097
b1101 !
1"
#204098
b1101 &
b1101 %
1$
#204099
0"
#204102
b101000 &
b101000 %
#204106
b10100 &
b10100 %
#204110
b1010 &
b1010 %
#204114
b101 &
b101 %
#204118
b10000 &
b10000 %
#204122
b1000 &
b1000 %
#204126
b100 &
b100 %
#204130
b10 &
b10 %
#204134
b1 &
1#
b1 %
#204138
b0 &
b0 %
0#
0$
#1197090
b11101 &
b11101 %
1$
b11101 !
1"
#1197091
0"
#1197094
b1011000 &
b1011000 %
#1197098
b101100 &
b101100 %
#1197102
b10110 &
b10110 %
#1197106
b1011 &
b1011 %
#1197110
b100010 &
b100010 %
#1197114
b10001 &
b10001 %
#1197118
b110100 &
b110100 %
#1197122
b11010 &
b11010 %
#1197126
b1101 &
b1101 %
#1197130
b101000 &
b101000 %
#1197134
b10100 &
b10100 %
#1197138
b1010 &
b1010 %
#1197142
b101 &
b101 %
#1197146
b10000 &
b10000 %
#1197150
b1000 &
b1000 %
#1197154
b100 &
b100 %
#1197158
b10 &
b10 %
#1197162
b1 &
b1 %
1#
#1197166
b0 &
0#
b0 %
0$
#2142700
b10100 !
1"
#2142702
b10100 &
b10100 %
1$
#2142703
0"
#2142706
b1010 &
b1010 %
#2142710
b101 &
b101 %
#2142714
b10000 &
b10000 %
#2142718
b1000 &
b1000 %
#2142722
b100 &
b100 %
#2142726
b10 &
b10 %
#2142730
b1 &
b1 %
1#
#2142734
b0 &
0#
b0 %
0$
#4500012
