/*
 * Copyright (c) 2019 STMicroelectronics
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* SoC level DTS fixup file */

#define DT_NUM_IRQ_PRIO_BITS  DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define DT_I2C_5_BASE_ADDRESS               DT_ST_STM32_I2C_V2_40015000_BASE_ADDRESS
#define DT_I2C_5_EVENT_IRQ_PRI              DT_ST_STM32_I2C_V2_40015000_IRQ_EVENT_PRIORITY
#define DT_I2C_5_ERROR_IRQ_PRI              DT_ST_STM32_I2C_V2_40015000_IRQ_ERROR_PRIORITY
#define DT_I2C_5_EVENT_IRQ                  DT_ST_STM32_I2C_V2_40015000_IRQ_EVENT
#define DT_I2C_5_ERROR_IRQ                  DT_ST_STM32_I2C_V2_40015000_IRQ_ERROR
#define DT_I2C_5_BITRATE                    DT_ST_STM32_I2C_V2_40015000_CLOCK_FREQUENCY
#define DT_I2C_5_CLOCK_BITS                 DT_ST_STM32_I2C_V2_40015000_CLOCK_BITS
#define DT_I2C_5_CLOCK_BUS                  DT_ST_STM32_I2C_V2_40015000_CLOCK_BUS

/* End of SoC Level DTS fixup file */
