{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761959996488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761959996489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 22:19:56 2025 " "Processing started: Fri Oct 31 22:19:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761959996489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761959996489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ula_pjct -c Ula_pjct " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ula_pjct -c Ula_pjct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761959996489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761959996708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761959996708 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BCD_e_Segment.bdf " "Can't analyze file -- file BCD_e_Segment.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1761960000574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_a_segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_a_segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_a_Segment " "Found entity 1: BCD_a_Segment" {  } { { "BCD_a_Segment.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_a_Segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdunity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcdunity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCDUNITY " "Found entity 1: BCDUNITY" {  } { { "BCDUNITY.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCDUNITY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4tobcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bit4tobcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bit4ToBCD " "Found entity 1: bit4ToBCD" {  } { { "bit4ToBCD.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/bit4ToBCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "summersubtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file summersubtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SummerSubtractor " "Found entity 1: SummerSubtractor" {  } { { "SummerSubtractor.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/SummerSubtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomplement6bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twoscomplement6bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement6Bits " "Found entity 1: TwosComplement6Bits" {  } { { "TwosComplement6Bits.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/TwosComplement6Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomplement5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file twoscomplement5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement5Bits " "Found entity 1: TwosComplement5Bits" {  } { { "TwosComplement5Bits.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/TwosComplement5Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitudecomparator4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file magnitudecomparator4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MagnitudeComparator4bits " "Found entity 1: MagnitudeComparator4bits" {  } { { "MagnitudeComparator4bits.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/MagnitudeComparator4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btwoscomplement.bdf 1 1 " "Found 1 design units, including 1 entities, in source file btwoscomplement.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BTwosComplement " "Found entity 1: BTwosComplement" {  } { { "BTwosComplement.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BTwosComplement.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tens7segments5bitsdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tens7segments5bitsdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tens7Segments5BitsDecoder " "Found entity 1: Tens7Segments5BitsDecoder" {  } { { "Tens7Segments5BitsDecoder.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Tens7Segments5BitsDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_b_segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_b_segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_b_Segment " "Found entity 1: BCD_b_Segment" {  } { { "BCD_b_Segment.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_b_Segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_c_segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_c_segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_c_Segment " "Found entity 1: BCD_c_Segment" {  } { { "BCD_c_Segment.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_c_Segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_d_segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_d_segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_d_Segment " "Found entity 1: BCD_d_Segment" {  } { { "BCD_d_Segment.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_d_Segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_e_segment2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_e_segment2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_e_Segment2 " "Found entity 1: BCD_e_Segment2" {  } { { "BCD_e_Segment2.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_e_Segment2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_f_segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_f_segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_f_Segment " "Found entity 1: BCD_f_Segment" {  } { { "BCD_f_Segment.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_f_Segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_g_segment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_g_segment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_g_Segment " "Found entity 1: BCD_g_Segment" {  } { { "BCD_g_Segment.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_g_Segment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytodecimalbcdconversor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binarytodecimalbcdconversor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToDecimalBCDConversor " "Found entity 1: BinaryToDecimalBCDConversor" {  } { { "BinaryToDecimalBCDConversor.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BinaryToDecimalBCDConversor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central.bdf 1 1 " "Found 1 design units, including 1 entities, in source file central.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Central " "Found entity 1: Central" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobitand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bittobitand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BitToBitAND " "Found entity 1: BitToBitAND" {  } { { "BitToBitAND.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BitToBitAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobitxor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bittobitxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BitToBitXOR " "Found entity 1: BitToBitXOR" {  } { { "BitToBitXOR.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BitToBitXOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761960000589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960000589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Central " "Elaborating entity \"Central\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761960000608 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst4 " "Block or symbol \"GND\" of instance \"inst4\" overlaps another block or symbol" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { 24 392 424 56 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761960000608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "Central.bdf" "inst" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { 120 1088 1216 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagnitudeComparator4bits ALU:inst\|MagnitudeComparator4bits:inst4 " "Elaborating entity \"MagnitudeComparator4bits\" for hierarchy \"ALU:inst\|MagnitudeComparator4bits:inst4\"" {  } { { "ALU.bdf" "inst4" { Schematic "C:/Projects/Arithmetic-Logic-Unit/ALU.bdf" { { -96 1216 1440 16 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector ALU:inst\|Selector:inst " "Elaborating entity \"Selector\" for hierarchy \"ALU:inst\|Selector:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Projects/Arithmetic-Logic-Unit/ALU.bdf" { { 368 264 384 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitToBitAND ALU:inst\|BitToBitAND:inst14 " "Elaborating entity \"BitToBitAND\" for hierarchy \"ALU:inst\|BitToBitAND:inst14\"" {  } { { "ALU.bdf" "inst14" { Schematic "C:/Projects/Arithmetic-Logic-Unit/ALU.bdf" { { 600 384 480 824 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTwosComplement ALU:inst\|BTwosComplement:inst2 " "Elaborating entity \"BTwosComplement\" for hierarchy \"ALU:inst\|BTwosComplement:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Projects/Arithmetic-Logic-Unit/ALU.bdf" { { -80 784 912 16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst\|BTwosComplement:inst2\|FullAdder:inst5 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst\|BTwosComplement:inst2\|FullAdder:inst5\"" {  } { { "BTwosComplement.bdf" "inst5" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BTwosComplement.bdf" { { 424 584 704 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SummerSubtractor ALU:inst\|SummerSubtractor:inst5 " "Elaborating entity \"SummerSubtractor\" for hierarchy \"ALU:inst\|SummerSubtractor:inst5\"" {  } { { "ALU.bdf" "inst5" { Schematic "C:/Projects/Arithmetic-Logic-Unit/ALU.bdf" { { -144 936 1192 16 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000614 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TwosComplement6Bits inst18 " "Block or symbol \"TwosComplement6Bits\" of instance \"inst18\" overlaps another block or symbol" {  } { { "SummerSubtractor.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/SummerSubtractor.bdf" { { 80 464 624 176 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761960000614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement6Bits ALU:inst\|SummerSubtractor:inst5\|TwosComplement6Bits:inst18 " "Elaborating entity \"TwosComplement6Bits\" for hierarchy \"ALU:inst\|SummerSubtractor:inst5\|TwosComplement6Bits:inst18\"" {  } { { "SummerSubtractor.bdf" "inst18" { Schematic "C:/Projects/Arithmetic-Logic-Unit/SummerSubtractor.bdf" { { 80 464 624 176 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement5Bits ALU:inst\|SummerSubtractor:inst5\|TwosComplement5Bits:inst20 " "Elaborating entity \"TwosComplement5Bits\" for hierarchy \"ALU:inst\|SummerSubtractor:inst5\|TwosComplement5Bits:inst20\"" {  } { { "SummerSubtractor.bdf" "inst20" { Schematic "C:/Projects/Arithmetic-Logic-Unit/SummerSubtractor.bdf" { { 728 584 712 824 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitToBitXOR ALU:inst\|BitToBitXOR:inst13 " "Elaborating entity \"BitToBitXOR\" for hierarchy \"ALU:inst\|BitToBitXOR:inst13\"" {  } { { "ALU.bdf" "inst13" { Schematic "C:/Projects/Arithmetic-Logic-Unit/ALU.bdf" { { -80 536 760 16 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToDecimalBCDConversor BinaryToDecimalBCDConversor:inst99 " "Elaborating entity \"BinaryToDecimalBCDConversor\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\"" {  } { { "Central.bdf" "inst99" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { -64 312 600 32 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tens7Segments5BitsDecoder BinaryToDecimalBCDConversor:inst99\|Tens7Segments5BitsDecoder:inst " "Elaborating entity \"Tens7Segments5BitsDecoder\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|Tens7Segments5BitsDecoder:inst\"" {  } { { "BinaryToDecimalBCDConversor.bdf" "inst" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BinaryToDecimalBCDConversor.bdf" { { -176 336 432 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000618 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst7 " "Block or symbol \"AND3\" of instance \"inst7\" overlaps another block or symbol" {  } { { "Tens7Segments5BitsDecoder.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Tens7Segments5BitsDecoder.bdf" { { -128 792 856 -80 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761960000620 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst11 " "Block or symbol \"AND3\" of instance \"inst11\" overlaps another block or symbol" {  } { { "Tens7Segments5BitsDecoder.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Tens7Segments5BitsDecoder.bdf" { { -8 792 856 40 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761960000620 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst13 " "Block or symbol \"AND3\" of instance \"inst13\" overlaps another block or symbol" {  } { { "Tens7Segments5BitsDecoder.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Tens7Segments5BitsDecoder.bdf" { { 72 792 856 120 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761960000620 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst19 " "Block or symbol \"AND3\" of instance \"inst19\" overlaps another block or symbol" {  } { { "Tens7Segments5BitsDecoder.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Tens7Segments5BitsDecoder.bdf" { { 128 792 856 176 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761960000620 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst21 " "Block or symbol \"AND3\" of instance \"inst21\" overlaps another block or symbol" {  } { { "Tens7Segments5BitsDecoder.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Tens7Segments5BitsDecoder.bdf" { { 208 792 856 256 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1761960000620 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "Tens7Segments5BitsDecoder.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Tens7Segments5BitsDecoder.bdf" { { 520 744 776 568 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1761960000620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDUNITY BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1 " "Elaborating entity \"BCDUNITY\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\"" {  } { { "BinaryToDecimalBCDConversor.bdf" "inst1" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BinaryToDecimalBCDConversor.bdf" { { 32 336 432 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_a_Segment BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_a_Segment:inst " "Elaborating entity \"BCD_a_Segment\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_a_Segment:inst\"" {  } { { "BCDUNITY.bdf" "inst" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCDUNITY.bdf" { { -720 888 984 -592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_b_Segment BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_b_Segment:inst2 " "Elaborating entity \"BCD_b_Segment\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_b_Segment:inst2\"" {  } { { "BCDUNITY.bdf" "inst2" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCDUNITY.bdf" { { -568 888 984 -440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_c_Segment BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_c_Segment:inst5 " "Elaborating entity \"BCD_c_Segment\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_c_Segment:inst5\"" {  } { { "BCDUNITY.bdf" "inst5" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCDUNITY.bdf" { { -416 888 984 -288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_d_Segment BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_d_Segment:inst1 " "Elaborating entity \"BCD_d_Segment\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_d_Segment:inst1\"" {  } { { "BCDUNITY.bdf" "inst1" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCDUNITY.bdf" { { -272 888 984 -144 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_e_Segment2 BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_e_Segment2:inst3 " "Elaborating entity \"BCD_e_Segment2\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_e_Segment2:inst3\"" {  } { { "BCDUNITY.bdf" "inst3" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCDUNITY.bdf" { { -120 888 984 8 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000625 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "BCD_e_Segment2.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_e_Segment2.bdf" { { 1312 1152 1184 1360 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1761960000626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_f_Segment BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_f_Segment:inst4 " "Elaborating entity \"BCD_f_Segment\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_f_Segment:inst4\"" {  } { { "BCDUNITY.bdf" "inst4" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCDUNITY.bdf" { { 40 896 992 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000626 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "BCD_f_Segment.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_f_Segment.bdf" { { 344 768 800 392 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1761960000626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_g_Segment BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_g_Segment:inst6 " "Elaborating entity \"BCD_g_Segment\" for hierarchy \"BinaryToDecimalBCDConversor:inst99\|BCDUNITY:inst1\|BCD_g_Segment:inst6\"" {  } { { "BCDUNITY.bdf" "inst6" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCDUNITY.bdf" { { 192 896 992 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960000626 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst54 " "Primitive \"NOT\" of instance \"inst54\" not used" {  } { { "BCD_g_Segment.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/BCD_g_Segment.bdf" { { 304 880 912 352 "inst54" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1761960000627 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AD\[6\] VCC " "Pin \"AD\[6\]\" is stuck at VCC" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { -288 336 352 -112 "AD\[0\]" "" } { -288 352 368 -112 "AD\[1\]" "" } { -288 368 384 -112 "AD\[2\]" "" } { -288 384 400 -112 "AD\[3\]" "" } { -288 400 416 -112 "AD\[4\]" "" } { -288 416 432 -112 "AD\[5\]" "" } { -288 432 448 -112 "AD\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761960001054 "|Central|AD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD\[3\] GND " "Pin \"AD\[3\]\" is stuck at GND" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { -288 336 352 -112 "AD\[0\]" "" } { -288 352 368 -112 "AD\[1\]" "" } { -288 368 384 -112 "AD\[2\]" "" } { -288 384 400 -112 "AD\[3\]" "" } { -288 400 416 -112 "AD\[4\]" "" } { -288 416 432 -112 "AD\[5\]" "" } { -288 432 448 -112 "AD\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761960001054 "|Central|AD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD\[2\] GND " "Pin \"AD\[2\]\" is stuck at GND" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { -288 336 352 -112 "AD\[0\]" "" } { -288 352 368 -112 "AD\[1\]" "" } { -288 368 384 -112 "AD\[2\]" "" } { -288 384 400 -112 "AD\[3\]" "" } { -288 400 416 -112 "AD\[4\]" "" } { -288 416 432 -112 "AD\[5\]" "" } { -288 432 448 -112 "AD\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761960001054 "|Central|AD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[6\] VCC " "Pin \"BD\[6\]\" is stuck at VCC" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { -288 648 664 -112 "BD\[0\]" "" } { -288 664 680 -112 "BD\[1\]" "" } { -288 680 696 -112 "BD\[2\]" "" } { -288 696 712 -112 "BD\[3\]" "" } { -288 712 728 -112 "BD\[4\]" "" } { -288 728 744 -112 "BD\[5\]" "" } { -288 744 760 -112 "BD\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761960001054 "|Central|BD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[3\] GND " "Pin \"BD\[3\]\" is stuck at GND" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { -288 648 664 -112 "BD\[0\]" "" } { -288 664 680 -112 "BD\[1\]" "" } { -288 680 696 -112 "BD\[2\]" "" } { -288 696 712 -112 "BD\[3\]" "" } { -288 712 728 -112 "BD\[4\]" "" } { -288 728 744 -112 "BD\[5\]" "" } { -288 744 760 -112 "BD\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761960001054 "|Central|BD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BD\[2\] GND " "Pin \"BD\[2\]\" is stuck at GND" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { -288 648 664 -112 "BD\[0\]" "" } { -288 664 680 -112 "BD\[1\]" "" } { -288 680 696 -112 "BD\[2\]" "" } { -288 696 712 -112 "BD\[3\]" "" } { -288 712 728 -112 "BD\[4\]" "" } { -288 728 744 -112 "BD\[5\]" "" } { -288 744 760 -112 "BD\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761960001054 "|Central|BD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FD\[2\] GND " "Pin \"FD\[2\]\" is stuck at GND" {  } { { "Central.bdf" "" { Schematic "C:/Projects/Arithmetic-Logic-Unit/Central.bdf" { { 496 1536 1712 512 "FD\[0\]" "" } { 512 1536 1712 528 "FD\[1\]" "" } { 528 1536 1712 544 "FD\[2\]" "" } { 544 1536 1712 560 "FD\[3\]" "" } { 560 1536 1712 576 "FD\[4\]" "" } { 576 1536 1712 592 "FD\[5\]" "" } { 592 1536 1712 608 "FD\[6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761960001054 "|Central|FD[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761960001054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761960001100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761960001490 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761960001490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761960001616 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761960001616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761960001616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761960001616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761960001624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 22:20:01 2025 " "Processing ended: Fri Oct 31 22:20:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761960001624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761960001624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761960001624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761960001624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1761960003052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761960003052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 22:20:02 2025 " "Processing started: Fri Oct 31 22:20:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761960003052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761960003052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Ula_pjct -c Ula_pjct " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Ula_pjct -c Ula_pjct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761960003052 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761960003852 ""}
{ "Info" "0" "" "Project  = Ula_pjct" {  } {  } 0 0 "Project  = Ula_pjct" 0 0 "Fitter" 0 0 1761960003853 ""}
{ "Info" "0" "" "Revision = Ula_pjct" {  } {  } 0 0 "Revision = Ula_pjct" 0 0 "Fitter" 0 0 1761960003853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761960003966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761960003966 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ula_pjct 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Ula_pjct\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761960003970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761960004001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761960004001 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761960004266 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761960004281 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761960004435 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 75 " "No exact pin location assignment(s) for 75 pins of 75 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1761960004598 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1761960008978 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761960009110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761960009140 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761960009140 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761960009141 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761960009141 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761960009141 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761960009141 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761960009141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761960009141 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761960009141 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761960009159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ula_pjct.sdc " "Synopsys Design Constraints File file not found: 'Ula_pjct.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1761960012439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1761960012439 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1761960012439 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1761960012440 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1761960012440 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1761960012440 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1761960012441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761960012443 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1761960012482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761960022027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761960027925 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761960028399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761960028399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761960029343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Projects/Arithmetic-Logic-Unit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761960031806 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761960031806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761960032018 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1761960032018 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761960032018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761960032021 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761960034630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761960034665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761960034983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761960034983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761960035656 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761960039030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projects/Arithmetic-Logic-Unit/output_files/Ula_pjct.fit.smsg " "Generated suppressed messages file C:/Projects/Arithmetic-Logic-Unit/output_files/Ula_pjct.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761960039371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8096 " "Peak virtual memory: 8096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761960040273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 22:20:40 2025 " "Processing ended: Fri Oct 31 22:20:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761960040273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761960040273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:14 " "Total CPU time (on all processors): 00:03:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761960040273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761960040273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761960041653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761960041653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 22:20:41 2025 " "Processing started: Fri Oct 31 22:20:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761960041653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761960041653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Ula_pjct -c Ula_pjct " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Ula_pjct -c Ula_pjct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761960041653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1761960042396 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761960049588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5367 " "Peak virtual memory: 5367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761960049955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 22:20:49 2025 " "Processing ended: Fri Oct 31 22:20:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761960049955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761960049955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761960049955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761960049955 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761960050578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761960051293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761960051293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 22:20:50 2025 " "Processing started: Fri Oct 31 22:20:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761960051293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761960051293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ula_pjct -c Ula_pjct " "Command: quartus_sta Ula_pjct -c Ula_pjct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761960051293 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761960051391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761960051692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761960051692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761960051720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761960051720 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ula_pjct.sdc " "Synopsys Design Constraints File file not found: 'Ula_pjct.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1761960052040 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761960052040 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761960052040 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761960052040 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1761960052041 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761960052041 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761960052041 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1761960052053 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761960052054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960052055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960052060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960052061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960052063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960052065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960052066 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761960052069 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761960052102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761960053082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761960053150 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761960053150 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761960053150 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761960053150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053158 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761960053160 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761960053340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761960053891 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761960053931 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761960053931 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761960053932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761960053932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960053943 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761960053946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1761960054063 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1761960054063 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1761960054063 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1761960054063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960054066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960054067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960054068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960054070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1761960054071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761960055124 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761960055125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5442 " "Peak virtual memory: 5442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761960055160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 22:20:55 2025 " "Processing ended: Fri Oct 31 22:20:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761960055160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761960055160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761960055160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761960055160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1761960056179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761960056179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 22:20:56 2025 " "Processing started: Fri Oct 31 22:20:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761960056179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761960056179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Ula_pjct -c Ula_pjct " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Ula_pjct -c Ula_pjct" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761960056179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1761960056698 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Ula_pjct.vo C:/Projects/Arithmetic-Logic-Unit/simulation/modelsim/ simulation " "Generated file Ula_pjct.vo in folder \"C:/Projects/Arithmetic-Logic-Unit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1761960056728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761960056752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 31 22:20:56 2025 " "Processing ended: Fri Oct 31 22:20:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761960056752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761960056752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761960056752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761960056752 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761960057379 ""}
