# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 30
attribute \top 1
attribute \src "dut.sv:40.1-49.10"
module \pcktest4
  attribute \src "dut.sv:41.19-41.22"
  wire input 1 \clk
  attribute \src "dut.sv:42.23-42.25"
  attribute \packed_elem_width 8
  attribute \packed_outer_left 0
  attribute \packed_outer_right 3
  wire width 32 input 2 \in
  attribute \src "dut.sv:43.24-43.26"
  wire width 2 input 3 \ix
  attribute \src "dut.sv:44.19-44.22"
  wire width 8 output 4 \out
  attribute \unused_bits "29 30 31"
  wire width 32 $auto$expression.cpp:3154:import_bit_select$23
  wire width 8 $auto$expression.cpp:3203:import_bit_select$27
  attribute \src "dut.sv:47.19-47.21"
  cell $sub $sub$dut.sv:47$24
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 3
    connect \B { 30'000000000000000000000000000000 \ix }
    connect \Y $auto$expression.cpp:3154:import_bit_select$23
  end
  attribute \src "dut.sv:46.5-48.8"
  attribute \always_ff 1
  cell $dff $procdff$29
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1'1
    connect \D $auto$expression.cpp:3203:import_bit_select$27
    connect \Q \out
    connect \CLK \clk
  end
  attribute \src "dut.sv:47.19-47.21"
  cell $shiftx $shiftx$dut.sv:47$28
    parameter \A_SIGNED 0
    parameter \B_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 8
    connect \A \in
    connect \B { $auto$expression.cpp:3154:import_bit_select$23 [28:0] 3'000 }
    connect \Y $auto$expression.cpp:3203:import_bit_select$27
  end
end
