
*** Running vivado
    with args -log HDMI_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/planesolve/lll/project_1.runs/synth_1/Documents/Tencent Files/1073971990/FileRecv/SEA-Tutorial/IP_Core/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/planesolve/lll/project_1.runs/synth_1/Documents/Tencent Files/1073971990/FileRecv/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top HDMI_TOP -part xc7s15ftgb196-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* IP definition 'rgb2dvi (1.2)' for IP 'rgb2dvi_0' (customized with software release 2018.3) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 467.789 ; gain = 102.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_TOP' [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/planesolve/lll/project_1.runs/synth_1/.Xil/Vivado-8928-DESKTOP-MUN6QPU/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/planesolve/lll/project_1.runs/synth_1/.Xil/Vivado-8928-DESKTOP-MUN6QPU/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_10' of module 'clk_wiz_0' requires 4 connections, but only 2 given [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:47]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [E:/planesolve/lll/project_1.runs/synth_1/.Xil/Vivado-8928-DESKTOP-MUN6QPU/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (2#1) [E:/planesolve/lll/project_1.runs/synth_1/.Xil/Vivado-8928-DESKTOP-MUN6QPU/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_HDMI' [E:/planesolve/lll/project_1.srcs/sources_1/new/Driver_HDMI.v:25]
	Parameter H_ACTIVE_1280_720 bound to: 16'b0000010100000000 
	Parameter H_FP_1280_720 bound to: 16'b0000000001101110 
	Parameter H_SYNC_1280_720 bound to: 16'b0000000000101000 
	Parameter H_BP_1280_720 bound to: 16'b0000000011011100 
	Parameter V_ACTIVE_1280_720 bound to: 16'b0000001011010000 
	Parameter V_FP_1280_720 bound to: 16'b0000000000000101 
	Parameter V_SYNC_1280_720 bound to: 16'b0000000000000101 
	Parameter V_BP_1280_720 bound to: 16'b0000000000010100 
	Parameter H_TOTAL_1280_720 bound to: 16'b0000011001110010 
	Parameter V_TOTAL_1280_720 bound to: 16'b0000001011101110 
	Parameter H_ACTIVE_1920_1080 bound to: 16'b0000010110100000 
	Parameter H_FP_1920_1080 bound to: 16'b0000000001010000 
	Parameter H_SYNC_1920_1080 bound to: 16'b0000000010011000 
	Parameter H_BP_1920_1080 bound to: 16'b0000000111010000 
	Parameter V_ACTIVE_1920_1080 bound to: 16'b0000001110000100 
	Parameter V_FP_1920_1080 bound to: 16'b0000000000000011 
	Parameter V_SYNC_1920_1080 bound to: 16'b0000000000000110 
	Parameter V_BP_1920_1080 bound to: 16'b0000000000100010 
	Parameter H_TOTAL_1920_1080 bound to: 16'b0000100001011000 
	Parameter V_TOTAL_1920_1080 bound to: 16'b0000001110101111 
INFO: [Synth 8-6155] done synthesizing module 'Driver_HDMI' (3#1) [E:/planesolve/lll/project_1.srcs/sources_1/new/Driver_HDMI.v:25]
INFO: [Synth 8-6157] synthesizing module 'FB' [E:/planesolve/lll/project_1.srcs/sources_1/new/PLANE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FB' (4#1) [E:/planesolve/lll/project_1.srcs/sources_1/new/PLANE.v:23]
INFO: [Synth 8-6157] synthesizing module 'FAIL' [E:/planesolve/lll/project_1.srcs/sources_1/new/CRASH.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FAIL' (5#1) [E:/planesolve/lll/project_1.srcs/sources_1/new/CRASH.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUTTON' [E:/planesolve/lll/project_1.srcs/sources_1/new/BUTTON.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BUTTON' (6#1) [E:/planesolve/lll/project_1.srcs/sources_1/new/BUTTON.v:23]
INFO: [Synth 8-6157] synthesizing module 'HARD' [E:/planesolve/lll/project_1.srcs/sources_1/new/ENEMY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HARD' (7#1) [E:/planesolve/lll/project_1.srcs/sources_1/new/ENEMY.v:23]
INFO: [Synth 8-6157] synthesizing module 'random' [E:/planesolve/lll/project_1.srcs/sources_1/new/random.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/planesolve/lll/project_1.srcs/sources_1/new/random.v:50]
WARNING: [Synth 8-567] referenced signal 'HARD_X' should be on the sensitivity list [E:/planesolve/lll/project_1.srcs/sources_1/new/random.v:42]
WARNING: [Synth 8-567] referenced signal 'HARD_Y' should be on the sensitivity list [E:/planesolve/lll/project_1.srcs/sources_1/new/random.v:42]
INFO: [Synth 8-6155] done synthesizing module 'random' (8#1) [E:/planesolve/lll/project_1.srcs/sources_1/new/random.v:23]
WARNING: [Synth 8-350] instance 'random0' of module 'random' requires 4 connections, but only 3 given [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
INFO: [Synth 8-6157] synthesizing module 'Video_Generator' [E:/planesolve/lll/project_1.srcs/sources_1/new/Video_Generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Video_Generator' (9#1) [E:/planesolve/lll/project_1.srcs/sources_1/new/Video_Generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TOP' (10#1) [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:23]
WARNING: [Synth 8-3331] design Video_Generator has unconnected port clk
WARNING: [Synth 8-3331] design Video_Generator has unconnected port RGB_VDE
WARNING: [Synth 8-3331] design random has unconnected port clk
WARNING: [Synth 8-3331] design FAIL has unconnected port button2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 523.348 ; gain = 157.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[11] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[10] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[9] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[8] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[7] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[6] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[5] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[4] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[3] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[2] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[1] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
WARNING: [Synth 8-3295] tying undriven pin random0:HARD_X[0] to constant 0 [E:/planesolve/lll/project_1.srcs/sources_1/new/HDMI_TOP.v:111]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 523.348 ; gain = 157.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 523.348 ; gain = 157.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/planesolve/lll/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Finished Parsing XDC File [e:/planesolve/lll/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Parsing XDC File [e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Finished Parsing XDC File [e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Parsing XDC File [E:/planesolve/lll/project_1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/planesolve/lll/project_1.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/planesolve/lll/project_1.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.172 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 829.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 829.172 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 829.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 829.172 ; gain = 463.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 829.172 ; gain = 463.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  e:/planesolve/lll/project_1.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for clk_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 829.172 ; gain = 463.535
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "moveflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "randint" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RGB_Data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'randint_reg' [E:/planesolve/lll/project_1.srcs/sources_1/new/random.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 829.172 ; gain = 463.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   5 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Driver_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   5 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module FB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FAIL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module BUTTON 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module HARD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module random 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Video_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 8     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "hard0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "hard0/moveflag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "random0/randint" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Video_Generator has unconnected port clk
WARNING: [Synth 8-3331] design Video_Generator has unconnected port RGB_VDE
WARNING: [Synth 8-3331] design FAIL has unconnected port button2
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random0/randint_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\random0/randint_reg[1] )
INFO: [Synth 8-3886] merging instance 'hard0/HARD_Y_reg[0]' (FDE) to 'hard0/HARD_Y_reg[10]'
INFO: [Synth 8-3886] merging instance 'hard0/HARD_Y_reg[10]' (FDE) to 'hard0/HARD_Y_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hard0/HARD_Y_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hard0/HARD_Y_reg[1] )
WARNING: [Synth 8-3332] Sequential element (random0/randint_reg[1]) is unused and will be removed from module HDMI_TOP.
WARNING: [Synth 8-3332] Sequential element (random0/randint_reg[0]) is unused and will be removed from module HDMI_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 829.172 ; gain = 463.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out1' to pin 'clk_10/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 829.172 ; gain = 463.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 851.594 ; gain = 485.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 854.805 ; gain = 489.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_10 has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 854.805 ; gain = 489.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 854.805 ; gain = 489.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 854.805 ; gain = 489.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 854.805 ; gain = 489.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 854.805 ; gain = 489.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 854.805 ; gain = 489.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |rgb2dvi_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |rgb2dvi_0 |     1|
|3     |CARRY4    |   142|
|4     |LUT1      |   130|
|5     |LUT2      |   133|
|6     |LUT3      |    50|
|7     |LUT4      |   170|
|8     |LUT5      |    18|
|9     |LUT6      |    13|
|10    |FDRE      |   162|
|11    |FDSE      |     5|
|12    |LD        |     8|
|13    |IBUF      |     2|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |   843|
|2     |  Driver_HDMI0     |Driver_HDMI     |   347|
|3     |  Video_Generator0 |Video_Generator |    53|
|4     |  button0          |BUTTON          |    74|
|5     |  fail0            |FAIL            |    12|
|6     |  fb0              |FB              |   167|
|7     |  hard0            |HARD            |   170|
|8     |  random0          |random          |     8|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 854.805 ; gain = 489.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 854.805 ; gain = 183.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 854.805 ; gain = 489.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 28 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 854.805 ; gain = 501.215
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/planesolve/lll/project_1.runs/synth_1/HDMI_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_TOP_utilization_synth.rpt -pb HDMI_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  9 11:02:06 2020...
