//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// Resource bind info for particleHeaderBuffer
// {
//
//   struct ParticleHeader
//   {
//       
//       uint alive;                    // Offset:    0
//       uint particleIndex;            // Offset:    4
//       float depth;                   // Offset:    8
//       uint dummy;                    // Offset:   12
//
//   } $Element;                        // Offset:    0 Size:    16
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// indirectDataBuffer                    UAV    byte         r/w             u2      1 
// particleHeaderBuffer                  UAV  struct         r/w             u3      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_uav_raw u2
dcl_uav_structured u3, 16
dcl_temps 4
dcl_thread_group 1, 1, 1
ld_raw_indexable(raw_buffer)(mixed,mixed,mixed,mixed) r0.x, l(0), u2.xxxx
if_z r0.x
  ret 
endif 
ushr r0.y, r0.x, l(1)
mov r0.z, r0.y
loop 
  ige r0.w, l(0), r0.z
  breakc_nz r0.w
  mov r0.w, r0.z
  loop 
    uge r1.x, r0.w, r0.x
    breakc_nz r1.x
    ld_structured_indexable(structured_buffer, stride=16)(mixed,mixed,mixed,mixed) r1.xyzw, r0.w, l(0), u3.xyzw
    mov r2.x, r0.w
    loop 
      ige r2.y, r2.x, r0.z
      iadd r2.z, -r0.z, r2.x
      ld_structured_indexable(structured_buffer, stride=16)(mixed,mixed,mixed,mixed) r2.w, r2.z, l(0), u3.xxxx
      ult r2.w, r2.w, r1.x
      and r2.y, r2.w, r2.y
      breakc_z r2.y
      ld_structured_indexable(structured_buffer, stride=16)(mixed,mixed,mixed,mixed) r3.xyzw, r2.z, l(0), u3.xyzw
      store_structured u3.xyzw, r2.x, l(0), r3.xyzw
      mov r2.x, r2.z
    endloop 
    store_structured u3.xyzw, r2.x, l(0), r1.xyzw
    iadd r0.w, r0.w, l(1)
  endloop 
  xor r0.w, r0.z, l(2)
  imax r1.x, r0.z, -r0.z
  ushr r1.x, r1.x, l(1)
  ineg r1.y, r1.x
  and r0.w, r0.w, l(0x80000000)
  movc r0.z, r0.w, r1.y, r1.x
endloop 
ret 
// Approximately 37 instruction slots used
