{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512667462779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512667462779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 11:24:22 2017 " "Processing started: Thu Dec 07 11:24:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512667462779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667462779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off round2 -c round2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off round2 -c round2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667462779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512667463155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512667463155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "round2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file round2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 round2 " "Found entity 1: round2" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667470644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667470644 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "store.v(9) " "Verilog HDL information at store.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512667470691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.v 1 1 " "Found 1 design units, including 1 entities, in source file store.v" { { "Info" "ISGN_ENTITY_NAME" "1 store " "Found entity 1: store" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667470691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667470691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.v" "" { Text "U:/CPR_E281/FProj/try3/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667470753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667470753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_4_7s.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_4_7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4_7s " "Found entity 1: decode_4_7s" {  } { { "decode_4_7s.v" "" { Text "U:/CPR_E281/FProj/try3/decode_4_7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667470816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667470816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hide.v 1 1 " "Found 1 design units, including 1 entities, in source file hide.v" { { "Info" "ISGN_ENTITY_NAME" "1 hide " "Found entity 1: hide" {  } { { "hide.v" "" { Text "U:/CPR_E281/FProj/try3/hide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667470863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667470863 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/delay.v " "Can't analyze file -- file output_files/delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512667470863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/reg_mk2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/reg_mk2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mk2 " "Found entity 1: reg_mk2" {  } { { "output_files/reg_mk2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/output_files/reg_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667470941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667470941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "round2 " "Elaborating entity \"round2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512667471066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR4 XOR4:inst8 " "Elaborating entity \"XOR4\" for hierarchy \"XOR4:inst8\"" {  } { { "round2.bdf" "inst8" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 368 296 400 464 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667471209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XOR4:inst8 " "Elaborated megafunction instantiation \"XOR4:inst8\"" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 368 296 400 464 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667471272 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.bdf 1 1 " "Using design file debounce.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667471319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512667471319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst24 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst24\"" {  } { { "round2.bdf" "inst24" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 208 0 96 304 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667471319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667471491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512667471491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 debounce:inst24\|clock_divider_1024:inst4 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"debounce:inst24\|clock_divider_1024:inst4\"" {  } { { "debounce.bdf" "inst4" { Schematic "U:/CPR_E281/FProj/try3/debounce.bdf" { { 312 336 488 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667471491 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667471663 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512667471663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst6 " "Elaborating entity \"counter\" for hierarchy \"counter:inst6\"" {  } { { "round2.bdf" "inst6" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { -32 832 976 96 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667471663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store store:inst56 " "Elaborating entity \"store\" for hierarchy \"store:inst56\"" {  } { { "round2.bdf" "inst56" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 120 560 728 296 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "store.v(19) " "Verilog HDL Case Statement warning at store.v(19): can't check case statement for completeness because the case expression has too many possible states" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 19 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 "|round2|store:inst56"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "store.v(29) " "Verilog HDL Case Statement warning at store.v(29): can't check case statement for completeness because the case expression has too many possible states" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 29 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 "|round2|store:inst56"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "store.v(39) " "Verilog HDL Case Statement warning at store.v(39): can't check case statement for completeness because the case expression has too many possible states" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 39 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 "|round2|store:inst56"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "store.v(49) " "Verilog HDL Case Statement warning at store.v(49): can't check case statement for completeness because the case expression has too many possible states" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 49 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 "|round2|store:inst56"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "store.v(92) " "Verilog HDL Case Statement warning at store.v(92): can't check case statement for completeness because the case expression has too many possible states" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 92 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 "|round2|store:inst56"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "store.v(102) " "Verilog HDL Case Statement warning at store.v(102): can't check case statement for completeness because the case expression has too many possible states" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 102 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 "|round2|store:inst56"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "store.v(112) " "Verilog HDL Case Statement warning at store.v(112): can't check case statement for completeness because the case expression has too many possible states" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 112 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 "|round2|store:inst56"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "store.v(122) " "Verilog HDL Case Statement warning at store.v(122): can't check case statement for completeness because the case expression has too many possible states" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 122 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1512667471725 "|round2|store:inst56"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test store.v(2) " "Output port \"test\" at store.v(2) has no driver" {  } { { "store.v" "" { Text "U:/CPR_E281/FProj/try3/store.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512667471741 "|round2|store:inst56"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:inst5 " "Elaborating entity \"compare\" for hierarchy \"compare:inst5\"" {  } { { "round2.bdf" "inst5" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 128 792 960 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667471850 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key compare.v(6) " "Verilog HDL Always Construct warning at compare.v(6): variable \"key\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare.v" "" { Text "U:/CPR_E281/FProj/try3/compare.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512667471913 "|round2|compare:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "guess compare.v(6) " "Verilog HDL Always Construct warning at compare.v(6): variable \"guess\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare.v" "" { Text "U:/CPR_E281/FProj/try3/compare.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512667471913 "|round2|compare:inst5"}
{ "Warning" "WSGN_SEARCH_FILE" "mod_7seg.v 1 1 " "Using design file mod_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod_7seg " "Found entity 1: mod_7seg" {  } { { "mod_7seg.v" "" { Text "U:/CPR_E281/FProj/try3/mod_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512667472006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512667472006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_7seg mod_7seg:inst17 " "Elaborating entity \"mod_7seg\" for hierarchy \"mod_7seg:inst17\"" {  } { { "round2.bdf" "inst17" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 176 1160 1280 352 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667472006 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mod_7seg.v(31) " "Verilog HDL Case Statement warning at mod_7seg.v(31): incomplete case statement has no default case item" {  } { { "mod_7seg.v" "" { Text "U:/CPR_E281/FProj/try3/mod_7seg.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1512667472053 "|round2|mod_7seg:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mod_7seg.v(35) " "Verilog HDL assignment warning at mod_7seg.v(35): truncated value with size 8 to match size of target (7)" {  } { { "mod_7seg.v" "" { Text "U:/CPR_E281/FProj/try3/mod_7seg.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512667472053 "|round2|mod_7seg:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hide hide:inst21 " "Elaborating entity \"hide\" for hierarchy \"hide:inst21\"" {  } { { "round2.bdf" "inst21" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { 440 984 1104 552 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667472069 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D1-1 GND " "Pin \"D1-1\" is stuck at GND" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { -856 1056 1232 -840 "D1-1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512667473601 "|round2|D1-1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D2-1 GND " "Pin \"D2-1\" is stuck at GND" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { -680 1056 1232 -664 "D2-1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512667473601 "|round2|D2-1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3-1 GND " "Pin \"D3-1\" is stuck at GND" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { -504 1056 1232 -488 "D3-1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512667473601 "|round2|D3-1"} { "Warning" "WMLS_MLS_STUCK_PIN" "D4-1 GND " "Pin \"D4-1\" is stuck at GND" {  } { { "round2.bdf" "" { Schematic "U:/CPR_E281/FProj/try3/round2.bdf" { { -328 1056 1232 -312 "D4-1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512667473601 "|round2|D4-1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512667473601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512667473679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPR_E281/FProj/try3/output_files/round2.map.smsg " "Generated suppressed messages file U:/CPR_E281/FProj/try3/output_files/round2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667474226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512667475007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512667475007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "796 " "Implemented 796 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512667475695 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512667475695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "715 " "Implemented 715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512667475695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512667475695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512667475804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 11:24:35 2017 " "Processing ended: Thu Dec 07 11:24:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512667475804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512667475804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512667475804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512667475804 ""}
