/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:12, Ensure timer can be declared in altsteps
 ** @verdict  pass accept, ttcn3verdict:pass
 ***************************************************/
/*
 * #reqname  /Requirements/12 Declaring timers/Timer can be declared in module control, test cases, functions, altsteps
 **/


module Sem_12_toplevel_timer_003 {
    type component TComp{
        timer aux_t;
    }

    altstep a_step () runs on TComp{
       	timer t_timer:=3.0;
       	[] aux_t.timeout{
       		t_timer.start;
       		if (t_timer.running){
           		setverdict(pass);
           		stop;
           	}
       		else{
           		setverdict(fail);
           		stop;
           	}
        	t_timer.stop;
       	}
                   
    };

    testcase TC_Sem_12_toplevel_timer_003() runs on TComp{
        aux_t.start(0.0);
        a_step();
    }

    control{
       execute(TC_Sem_12_toplevel_timer_003())
    }
}
