INFO: [VRFC 10-2263] Analyzing Verilog file "/home/batman/216_assignments/main_project/main_project.ip_user_files/bd/BRAM2/ip/BRAM2_blk_mem_gen_0_0/sim/BRAM2_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM2_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/batman/216_assignments/main_project/main_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.ip_user_files/bd/BRAM2/hdl/BRAM2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sources_1/new/shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sources_1/new/Register_File.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_File
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sources_1/new/proc_mem_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity proc_mem_path
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sources_1/new/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sources_1/new/mem_proc_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_proc_path
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sim_1/imports/hdl/BRAM2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BRAM2_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/batman/216_assignments/main_project/main_project.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
ERROR: [VRFC 10-1412] syntax error near PW_temp [/home/batman/216_assignments/main_project/main_project.srcs/sim_1/new/datapath_tb.vhd:74]
ERROR: [VRFC 10-1464] type std_logic does not match with a string literal [/home/batman/216_assignments/main_project/main_project.srcs/sim_1/new/datapath_tb.vhd:192]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/batman/216_assignments/main_project/main_project.srcs/sim_1/new/datapath_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file /home/batman/216_assignments/main_project/main_project.srcs/sim_1/new/datapath_tb.vhd ignored due to errors
