irun: 09.20-s016: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	irun	09.20-s016: Started on Jun 01, 2010 at 06:57:51 PDT
irun
	-incdir ../../../../uvm_ea1.0_042710/src
	-incdir ../../../vmm-1.1.1a-uvm/sv
	-incdir ../../src
	../../../vmm-1.1.1a-uvm/sv/std_lib/vmm_str_dpi.c
	02_uvm_on_top.sv
	+incdir+../../examples/src
	+incdir+../src/hfpb
	+incdir+../src/hfpb_components
	-l 02_uvm_on_top.log
	+vmm_log_default=trace

   User defined plus("+") options:
	+vmm_log_default=trace

file: 02_uvm_on_top.sv
	package worklib.uvm_pkg:sv
		errors: 0, warnings: 0
	package worklib.vmm_std_lib:sv
		errors: 0, warnings: 0
	package worklib.avt_interop_pkg:sv
		errors: 0, warnings: 0
	program worklib.example_02_uvm_on_top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		vmm_std_lib
		avt_interop_pkg
		$unit_0x4a72451e
		example_02_uvm_on_top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.avt_interop_pkg:sv <0x7410fb30>
			streams: 1894, words: 5973702
		worklib.example_02_uvm_on_top:sv <0x365c5122>
			streams:   1, words:  1134
		worklib.vmm_std_lib:sv <0x727a7ca6>
			streams: 745, words: 3091943
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                      Instances  Unique
		Programs:                     1       1
		Verilog packages:             3       3
		Registers:                 4643    6208
		Named events:                 2      25
		Initial blocks:             132     128
		Parallel blocks:             43      52
		Compilation units:            1       1
		SV Class declarations:      140     231
		SV Class specializations:   153     153
	Writing initial simulation snapshot: worklib.example_02_uvm_on_top:sv
Loading snapshot worklib.example_02_uvm_on_top:sv .................... Done
ncsim> source /home/phuynh/sw/IUS/tools/inca/files/ncsimrc
ncsim> run
SVSEED default: 1
----------------------------------------------------------------
UVM-1.0.EA
(C) 2007-2010 Mentor Graphics Corporation
(C) 2007-2010 Cadence Design Systems, Inc.
(C) 2010 Synopsys, Inc.
----------------------------------------------------------------
UVM_INFO @ 0: reporter [RNTST] Running test my_uvm_env...
UVM_INFO @ 0: vmm_env_ext [] Generating test configuration...
UVM_INFO @ 0: vmm_env_ext [] vmm_env_ext gen_cfg
UVM_INFO @ 0: vmm_env_ext [] vmm_env_ext build begin
UVM_INFO @ 0: vmm_env_ext [] Building verification environment...
UVM_INFO @ 0: vmm_env_ext [] vmm_env_ext build end
UVM_INFO @ 0: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.connect] connect
UVM_INFO @ 0: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.end_of_elaboration] end_of_elaboration
UVM_INFO @ 0: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.start_of_simulation] start_of_simulation
UVM_INFO @ 0: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.run] run begin
UVM_INFO @ 0: vmm_env_ext [] Reseting DUT...
UVM_INFO @ 0: vmm_env_ext [] vmm_env_ext reset_dut begin
UVM_INFO @ 10: vmm_env_ext [] vmm_env_ext reset_dut end
UVM_INFO @ 10: vmm_env_ext [] Configuring...
UVM_INFO @ 10: vmm_env_ext [] vmm_env_ext cfg_dut begin
UVM_INFO @ 20: vmm_env_ext [] vmm_env_ext cfg_dut end
UVM_INFO @ 20: vmm_env_ext [] Starting verification environment...
UVM_INFO @ 20: vmm_env_ext [] Saving RNG state information...
UVM_INFO @ 20: vmm_env_ext [] vmm_env_ext start begin
UVM_INFO @ 30: vmm_env_ext [] vmm_env_ext start end
UVM_INFO @ 30: vmm_env_ext [] Waiting for end of test...
UVM_INFO @ 30: vmm_env_ext [] vmm_env_ext wait_for_end begin
UVM_INFO @ 40: vmm_env_ext [] vmm_env_ext wait_for_end end
UVM_INFO @ 40: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.stop] uvm_test_top stop  Stopping phase run
UVM_INFO @ 40: vmm_env_ext [] Stopping verification environment...
UVM_INFO @ 40: vmm_env_ext [] vmm_env_ext stop begin
UVM_INFO @ 41: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.stop] uvm_test_top stop  Stopped phase run
UVM_INFO @ 50: vmm_env_ext [] vmm_env_ext stop end
UVM_INFO @ 50: vmm_env_ext [] Cleaning up...
UVM_INFO @ 50: vmm_env_ext [] vmm_env_ext cleanup begin
UVM_INFO @ 60: vmm_env_ext [] vmm_env_ext cleanup end
UVM_INFO @ 60: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.extract] extract
UVM_INFO @ 60: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.check] check
UVM_INFO @ 60: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.report] report
UVM_INFO @ 60: vmm_env_ext [] vmm_env_ext report begin
UVM_INFO @ 65: vmm_env_ext [] vmm_env_ext report end
Simulation PASSED on /./ (/./) at                   65 (0 warnings, 0 demoted errors & 0 demoted warnings)
UVM_INFO @ 65: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.stop] uvm_test_top stop  Stopping phase vmm_report
UVM_INFO @ 66: uvm_test_top [$unit_0x4a72451e.uvm_comp_ext.stop] uvm_test_top stop  Stopped phase vmm_report

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   38
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[]    26
[$unit_0x4a72451e.uvm_comp_ext.check]     1
[$unit_0x4a72451e.uvm_comp_ext.connect]     1
[$unit_0x4a72451e.uvm_comp_ext.end_of_elaboration]     1
[$unit_0x4a72451e.uvm_comp_ext.extract]     1
[$unit_0x4a72451e.uvm_comp_ext.report]     1
[$unit_0x4a72451e.uvm_comp_ext.run]     1
[$unit_0x4a72451e.uvm_comp_ext.start_of_simulation]     1
[$unit_0x4a72451e.uvm_comp_ext.stop]     4
[RNTST]     1
Simulation complete via $finish(1) at time 66 NS + 1
/home/phuynh/Data/Projects/UVM/uvm_ea1.0_042710/src/base/uvm_root.svh:466       $finish;
ncsim> exit
TOOL:	irun	09.20-s016: Exiting on Jun 01, 2010 at 06:57:55 PDT  (total: 00:00:04)
