INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/new/instMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sources_1/imports/CS145-ArchLabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ArchLabs/CS145-ArchLabs/lab05/lab05.srcs/sim_1/new/single_cycle_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_mips_tb
