#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 17 23:33:46 2023
# Process ID: 25696
# Current directory: D:/workspace-verilog/cs202-cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32072 D:\workspace-verilog\cs202-cpu\cpu\cpu.xpr
# Log file: D:/workspace-verilog/cs202-cpu/cpu/vivado.log
# Journal file: D:/workspace-verilog/cs202-cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/workspace-verilog/cs202-cpu/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/workspace-verilog/cs202-cpu/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'IMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IMem'...
export_ip_user_files -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci'
export_simulation -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci] -directory D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
export_ip_user_files -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci'
export_simulation -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/RAM/RAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/IMem/IMem.xci' is already up-to-date
[Wed May 17 23:35:03 2023] Launched synth_1...
Run output will be captured here: D:/workspace-verilog/cs202-cpu/cpu/cpu.runs/synth_1/runme.log
[Wed May 17 23:35:03 2023] Launched impl_1...
Run output will be captured here: D:/workspace-verilog/cs202-cpu/cpu/cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/workspace-verilog/cs202-cpu/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/workspace-verilog/cs202-cpu/cpu/cpu.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 23:45:04 2023...
