// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kp_502_7_sqrt_fixed_32_32_s (
        ap_clk,
        ap_rst,
        x,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] x;
output  [15:0] ap_return;
input   ap_ce;

reg[15:0] ap_return;

reg   [31:0] x_read_reg_1471;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] x_read_reg_1471_pp0_iter1_reg;
reg   [31:0] x_read_reg_1471_pp0_iter2_reg;
reg   [31:0] x_read_reg_1471_pp0_iter3_reg;
reg   [31:0] x_read_reg_1471_pp0_iter4_reg;
reg   [31:0] x_read_reg_1471_pp0_iter5_reg;
reg   [31:0] x_read_reg_1471_pp0_iter6_reg;
reg   [31:0] x_read_reg_1471_pp0_iter7_reg;
reg   [31:0] x_read_reg_1471_pp0_iter8_reg;
reg   [31:0] x_read_reg_1471_pp0_iter9_reg;
wire   [34:0] x_l_I_V_32_fu_346_p3;
reg   [34:0] x_l_I_V_32_reg_1476;
wire   [15:0] res_I_V_33_fu_354_p3;
reg   [15:0] res_I_V_33_reg_1482;
reg   [2:0] p_Result_4_reg_1488;
reg   [4:0] p_Result_54_reg_1493;
wire   [34:0] x_l_I_V_34_fu_503_p3;
reg   [34:0] x_l_I_V_34_reg_1499;
wire   [15:0] res_I_V_35_fu_511_p3;
reg   [15:0] res_I_V_35_reg_1505;
reg   [4:0] p_Result_10_reg_1511;
reg   [6:0] p_Result_60_reg_1516;
wire   [34:0] x_l_I_V_36_fu_660_p3;
reg   [34:0] x_l_I_V_36_reg_1522;
wire   [15:0] res_I_V_37_fu_668_p3;
reg   [15:0] res_I_V_37_reg_1528;
reg   [6:0] p_Result_16_reg_1534;
reg   [8:0] p_Result_66_reg_1539;
wire   [34:0] x_l_I_V_fu_737_p3;
reg   [34:0] x_l_I_V_reg_1545;
wire   [15:0] res_I_V_38_fu_744_p3;
reg   [15:0] res_I_V_38_reg_1551;
wire   [0:0] icmp_ln443_7_fu_783_p2;
reg   [0:0] icmp_ln443_7_reg_1557;
wire   [9:0] sub_ln219_6_fu_789_p2;
reg   [9:0] sub_ln219_6_reg_1563;
wire   [34:0] x_l_I_V_38_fu_892_p3;
reg   [34:0] x_l_I_V_38_reg_1568;
wire   [15:0] res_I_V_39_fu_900_p3;
reg   [15:0] res_I_V_39_reg_1574;
reg   [9:0] p_Result_25_reg_1580;
reg   [11:0] p_Result_75_reg_1585;
wire   [34:0] x_l_I_V_39_fu_969_p3;
reg   [34:0] x_l_I_V_39_reg_1591;
wire   [15:0] res_I_V_40_fu_976_p3;
reg   [15:0] res_I_V_40_reg_1597;
wire   [0:0] icmp_ln443_10_fu_1015_p2;
reg   [0:0] icmp_ln443_10_reg_1603;
wire   [12:0] sub_ln219_9_fu_1021_p2;
reg   [12:0] sub_ln219_9_reg_1609;
wire   [34:0] x_l_I_V_41_fu_1124_p3;
reg   [34:0] x_l_I_V_41_reg_1614;
wire   [15:0] res_I_V_42_fu_1132_p3;
reg   [15:0] res_I_V_42_reg_1620;
reg   [12:0] p_Result_34_reg_1626;
reg   [14:0] p_Result_84_reg_1631;
wire   [34:0] x_l_I_V_42_fu_1201_p3;
reg   [34:0] x_l_I_V_42_reg_1637;
wire   [15:0] res_I_V_43_fu_1208_p3;
reg   [15:0] res_I_V_43_reg_1643;
wire   [0:0] icmp_ln443_13_fu_1247_p2;
reg   [0:0] icmp_ln443_13_reg_1649;
wire   [15:0] sub_ln219_12_fu_1253_p2;
reg   [15:0] sub_ln219_12_reg_1655;
wire   [34:0] x_l_I_V_43_fu_1278_p3;
reg   [34:0] x_l_I_V_43_reg_1660;
wire   [15:0] res_I_V_44_fu_1284_p3;
reg   [15:0] res_I_V_44_reg_1666;
wire   [0:0] icmp_ln443_14_fu_1322_p2;
reg   [0:0] icmp_ln443_14_reg_1672;
wire   [16:0] sub_ln219_13_fu_1328_p2;
reg   [16:0] sub_ln219_13_reg_1678;
wire   [34:0] x_l_I_V_44_fu_1353_p3;
reg   [34:0] x_l_I_V_44_reg_1683;
wire   [15:0] res_I_V_45_fu_1359_p3;
reg   [15:0] res_I_V_45_reg_1689;
wire   [0:0] icmp_ln443_15_fu_1381_p2;
reg   [0:0] icmp_ln443_15_reg_1695;
wire   [17:0] sub_ln219_14_fu_1387_p2;
reg   [17:0] sub_ln219_14_reg_1701;
wire    ap_block_pp0_stage0;
wire   [1:0] tmp_fu_226_p4;
wire   [2:0] zext_ln219_fu_242_p1;
wire   [34:0] zext_ln666_fu_222_p1;
wire   [2:0] add_ln219_fu_246_p2;
wire   [0:0] icmp_ln443_fu_236_p2;
wire   [34:0] p_Result_50_fu_252_p5;
wire   [15:0] res_I_V_32_fu_272_p3;
wire   [1:0] p_Result_s_60_fu_280_p4;
wire   [34:0] x_l_I_V_31_fu_264_p3;
wire   [2:0] tmp_1_fu_290_p3;
wire   [3:0] p_Result_51_fu_298_p4;
wire   [3:0] zext_ln443_fu_308_p1;
wire   [3:0] sub_ln219_fu_318_p2;
wire   [0:0] icmp_ln443_1_fu_312_p2;
wire   [34:0] p_Result_52_fu_324_p5;
wire   [15:0] p_Result_53_fu_336_p4;
wire   [3:0] tmp_2_fu_382_p3;
wire   [4:0] zext_ln443_1_fu_389_p1;
wire   [4:0] sub_ln219_1_fu_398_p2;
wire   [0:0] icmp_ln443_2_fu_393_p2;
wire   [34:0] p_Result_55_fu_403_p5;
wire   [15:0] p_Result_56_fu_414_p4;
wire   [15:0] res_I_V_34_fu_430_p3;
wire   [3:0] p_Result_8_fu_437_p4;
wire   [34:0] x_l_I_V_33_fu_423_p3;
wire   [4:0] tmp_3_fu_447_p3;
wire   [5:0] p_Result_57_fu_455_p4;
wire   [5:0] zext_ln443_2_fu_465_p1;
wire   [5:0] sub_ln219_2_fu_475_p2;
wire   [0:0] icmp_ln443_3_fu_469_p2;
wire   [34:0] p_Result_58_fu_481_p5;
wire   [15:0] p_Result_59_fu_493_p4;
wire   [5:0] tmp_4_fu_539_p3;
wire   [6:0] zext_ln443_3_fu_546_p1;
wire   [6:0] sub_ln219_3_fu_555_p2;
wire   [0:0] icmp_ln443_4_fu_550_p2;
wire   [34:0] p_Result_61_fu_560_p5;
wire   [15:0] p_Result_62_fu_571_p4;
wire   [15:0] res_I_V_36_fu_587_p3;
wire   [5:0] p_Result_13_fu_594_p4;
wire   [34:0] x_l_I_V_35_fu_580_p3;
wire   [6:0] tmp_5_fu_604_p3;
wire   [7:0] p_Result_63_fu_612_p4;
wire   [7:0] zext_ln443_4_fu_622_p1;
wire   [7:0] sub_ln219_4_fu_632_p2;
wire   [0:0] icmp_ln443_5_fu_626_p2;
wire   [34:0] p_Result_64_fu_638_p5;
wire   [15:0] p_Result_65_fu_650_p4;
wire   [7:0] tmp_6_fu_696_p3;
wire   [8:0] zext_ln443_5_fu_703_p1;
wire   [8:0] sub_ln219_5_fu_712_p2;
wire   [0:0] icmp_ln443_6_fu_707_p2;
wire   [34:0] p_Result_67_fu_717_p5;
wire   [15:0] p_Result_68_fu_728_p4;
wire   [7:0] p_Result_19_fu_751_p4;
wire   [8:0] tmp_7_fu_761_p3;
wire   [9:0] p_Result_69_fu_769_p4;
wire   [9:0] zext_ln443_6_fu_779_p1;
wire   [34:0] p_Result_70_fu_795_p5;
wire   [15:0] p_Result_71_fu_805_p4;
wire   [15:0] res_I_V_fu_820_p3;
wire   [8:0] p_Result_22_fu_826_p4;
wire   [34:0] x_l_I_V_37_fu_814_p3;
wire   [9:0] tmp_8_fu_836_p3;
wire   [10:0] p_Result_72_fu_844_p4;
wire   [10:0] zext_ln443_7_fu_854_p1;
wire   [10:0] sub_ln219_7_fu_864_p2;
wire   [0:0] icmp_ln443_8_fu_858_p2;
wire   [34:0] p_Result_73_fu_870_p5;
wire   [15:0] p_Result_74_fu_882_p4;
wire   [10:0] tmp_9_fu_928_p3;
wire   [11:0] zext_ln443_8_fu_935_p1;
wire   [11:0] sub_ln219_8_fu_944_p2;
wire   [0:0] icmp_ln443_9_fu_939_p2;
wire   [34:0] p_Result_76_fu_949_p5;
wire   [15:0] p_Result_77_fu_960_p4;
wire   [10:0] p_Result_28_fu_983_p4;
wire   [11:0] tmp_s_fu_993_p3;
wire   [12:0] p_Result_78_fu_1001_p4;
wire   [12:0] zext_ln443_9_fu_1011_p1;
wire   [34:0] p_Result_79_fu_1027_p5;
wire   [15:0] p_Result_80_fu_1037_p4;
wire   [15:0] res_I_V_41_fu_1052_p3;
wire   [11:0] p_Result_31_fu_1058_p4;
wire   [34:0] x_l_I_V_40_fu_1046_p3;
wire   [12:0] tmp_10_fu_1068_p3;
wire   [13:0] p_Result_81_fu_1076_p4;
wire   [13:0] zext_ln443_10_fu_1086_p1;
wire   [13:0] sub_ln219_10_fu_1096_p2;
wire   [0:0] icmp_ln443_11_fu_1090_p2;
wire   [34:0] p_Result_82_fu_1102_p5;
wire   [15:0] p_Result_83_fu_1114_p4;
wire   [13:0] tmp_11_fu_1160_p3;
wire   [14:0] zext_ln443_11_fu_1167_p1;
wire   [14:0] sub_ln219_11_fu_1176_p2;
wire   [0:0] icmp_ln443_12_fu_1171_p2;
wire   [34:0] p_Result_85_fu_1181_p5;
wire   [15:0] p_Result_86_fu_1192_p4;
wire   [13:0] p_Result_37_fu_1215_p4;
wire   [14:0] tmp_12_fu_1225_p3;
wire   [15:0] p_Result_87_fu_1233_p4;
wire   [15:0] zext_ln443_12_fu_1243_p1;
wire   [34:0] p_Result_88_fu_1259_p5;
wire   [15:0] p_Result_89_fu_1269_p4;
wire   [14:0] p_Result_40_fu_1290_p4;
wire   [15:0] tmp_13_fu_1300_p3;
wire   [16:0] p_Result_90_fu_1308_p4;
wire   [16:0] zext_ln443_13_fu_1318_p1;
wire   [34:0] p_Result_91_fu_1334_p5;
wire   [15:0] p_Result_92_fu_1344_p4;
wire   [16:0] tmp_14_fu_1365_p3;
wire   [17:0] p_Result_93_fu_1373_p1;
wire   [17:0] zext_ln443_14_fu_1377_p1;
wire   [34:0] p_Result_94_fu_1400_p5;
wire   [15:0] p_Result_95_fu_1410_p4;
wire   [15:0] res_I_V_46_fu_1425_p3;
wire   [32:0] mul_I_V_fu_1431_p3;
wire   [34:0] x_l_I_V_45_fu_1419_p3;
wire   [34:0] zext_ln671_fu_1439_p1;
wire   [0:0] p_Result_48_fu_1443_p2;
wire   [15:0] res_I_V_30_fu_1449_p2;
wire   [0:0] p_Result_s_fu_1393_p3;
wire   [15:0] res_I_V_47_fu_1455_p3;
wire   [15:0] select_ln53_fu_1463_p3;
reg    ap_ce_reg;
reg   [31:0] x_int_reg;
reg   [15:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln53_fu_1463_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        icmp_ln443_10_reg_1603 <= icmp_ln443_10_fu_1015_p2;
        icmp_ln443_13_reg_1649 <= icmp_ln443_13_fu_1247_p2;
        icmp_ln443_14_reg_1672 <= icmp_ln443_14_fu_1322_p2;
        icmp_ln443_15_reg_1695 <= icmp_ln443_15_fu_1381_p2;
        icmp_ln443_7_reg_1557 <= icmp_ln443_7_fu_783_p2;
        p_Result_10_reg_1511 <= {{res_I_V_35_fu_511_p3[15:11]}};
        p_Result_16_reg_1534 <= {{res_I_V_37_fu_668_p3[15:9]}};
        p_Result_25_reg_1580 <= {{res_I_V_39_fu_900_p3[15:6]}};
        p_Result_34_reg_1626 <= {{res_I_V_42_fu_1132_p3[15:3]}};
        p_Result_4_reg_1488 <= {{res_I_V_33_fu_354_p3[15:13]}};
        p_Result_54_reg_1493 <= {{x_l_I_V_32_fu_346_p3[30:26]}};
        p_Result_60_reg_1516 <= {{x_l_I_V_34_fu_503_p3[28:22]}};
        p_Result_66_reg_1539 <= {{x_l_I_V_36_fu_660_p3[26:18]}};
        p_Result_75_reg_1585 <= {{x_l_I_V_38_fu_892_p3[23:12]}};
        p_Result_84_reg_1631 <= {{x_l_I_V_41_fu_1124_p3[20:6]}};
        res_I_V_33_reg_1482 <= res_I_V_33_fu_354_p3;
        res_I_V_35_reg_1505 <= res_I_V_35_fu_511_p3;
        res_I_V_37_reg_1528 <= res_I_V_37_fu_668_p3;
        res_I_V_38_reg_1551 <= res_I_V_38_fu_744_p3;
        res_I_V_39_reg_1574 <= res_I_V_39_fu_900_p3;
        res_I_V_40_reg_1597 <= res_I_V_40_fu_976_p3;
        res_I_V_42_reg_1620 <= res_I_V_42_fu_1132_p3;
        res_I_V_43_reg_1643 <= res_I_V_43_fu_1208_p3;
        res_I_V_44_reg_1666 <= res_I_V_44_fu_1284_p3;
        res_I_V_45_reg_1689 <= res_I_V_45_fu_1359_p3;
        sub_ln219_12_reg_1655 <= sub_ln219_12_fu_1253_p2;
        sub_ln219_13_reg_1678 <= sub_ln219_13_fu_1328_p2;
        sub_ln219_14_reg_1701 <= sub_ln219_14_fu_1387_p2;
        sub_ln219_6_reg_1563 <= sub_ln219_6_fu_789_p2;
        sub_ln219_9_reg_1609 <= sub_ln219_9_fu_1021_p2;
        x_l_I_V_32_reg_1476 <= x_l_I_V_32_fu_346_p3;
        x_l_I_V_34_reg_1499 <= x_l_I_V_34_fu_503_p3;
        x_l_I_V_36_reg_1522 <= x_l_I_V_36_fu_660_p3;
        x_l_I_V_38_reg_1568 <= x_l_I_V_38_fu_892_p3;
        x_l_I_V_39_reg_1591 <= x_l_I_V_39_fu_969_p3;
        x_l_I_V_41_reg_1614 <= x_l_I_V_41_fu_1124_p3;
        x_l_I_V_42_reg_1637 <= x_l_I_V_42_fu_1201_p3;
        x_l_I_V_43_reg_1660 <= x_l_I_V_43_fu_1278_p3;
        x_l_I_V_44_reg_1683 <= x_l_I_V_44_fu_1353_p3;
        x_l_I_V_reg_1545 <= x_l_I_V_fu_737_p3;
        x_read_reg_1471 <= x_int_reg;
        x_read_reg_1471_pp0_iter1_reg <= x_read_reg_1471;
        x_read_reg_1471_pp0_iter2_reg <= x_read_reg_1471_pp0_iter1_reg;
        x_read_reg_1471_pp0_iter3_reg <= x_read_reg_1471_pp0_iter2_reg;
        x_read_reg_1471_pp0_iter4_reg <= x_read_reg_1471_pp0_iter3_reg;
        x_read_reg_1471_pp0_iter5_reg <= x_read_reg_1471_pp0_iter4_reg;
        x_read_reg_1471_pp0_iter6_reg <= x_read_reg_1471_pp0_iter5_reg;
        x_read_reg_1471_pp0_iter7_reg <= x_read_reg_1471_pp0_iter6_reg;
        x_read_reg_1471_pp0_iter8_reg <= x_read_reg_1471_pp0_iter7_reg;
        x_read_reg_1471_pp0_iter9_reg <= x_read_reg_1471_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_int_reg <= x;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln53_fu_1463_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign add_ln219_fu_246_p2 = ($signed(zext_ln219_fu_242_p1) + $signed(3'd7));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign icmp_ln443_10_fu_1015_p2 = ((p_Result_78_fu_1001_p4 < zext_ln443_9_fu_1011_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_11_fu_1090_p2 = ((p_Result_81_fu_1076_p4 < zext_ln443_10_fu_1086_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_12_fu_1171_p2 = ((p_Result_84_reg_1631 < zext_ln443_11_fu_1167_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_13_fu_1247_p2 = ((p_Result_87_fu_1233_p4 < zext_ln443_12_fu_1243_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_14_fu_1322_p2 = ((p_Result_90_fu_1308_p4 < zext_ln443_13_fu_1318_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_15_fu_1381_p2 = ((p_Result_93_fu_1373_p1 < zext_ln443_14_fu_1377_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_1_fu_312_p2 = ((p_Result_51_fu_298_p4 < zext_ln443_fu_308_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_2_fu_393_p2 = ((p_Result_54_reg_1493 < zext_ln443_1_fu_389_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_3_fu_469_p2 = ((p_Result_57_fu_455_p4 < zext_ln443_2_fu_465_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_4_fu_550_p2 = ((p_Result_60_reg_1516 < zext_ln443_3_fu_546_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_5_fu_626_p2 = ((p_Result_63_fu_612_p4 < zext_ln443_4_fu_622_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_6_fu_707_p2 = ((p_Result_66_reg_1539 < zext_ln443_5_fu_703_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_7_fu_783_p2 = ((p_Result_69_fu_769_p4 < zext_ln443_6_fu_779_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_8_fu_858_p2 = ((p_Result_72_fu_844_p4 < zext_ln443_7_fu_854_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_9_fu_939_p2 = ((p_Result_75_reg_1585 < zext_ln443_8_fu_935_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_236_p2 = ((tmp_fu_226_p4 == 2'd0) ? 1'b1 : 1'b0);

assign mul_I_V_fu_1431_p3 = {{17'd0}, {res_I_V_46_fu_1425_p3}};

assign p_Result_13_fu_594_p4 = {{res_I_V_36_fu_587_p3[15:10]}};

assign p_Result_19_fu_751_p4 = {{res_I_V_38_fu_744_p3[15:8]}};

assign p_Result_22_fu_826_p4 = {{res_I_V_fu_820_p3[15:7]}};

assign p_Result_28_fu_983_p4 = {{res_I_V_40_fu_976_p3[15:5]}};

assign p_Result_31_fu_1058_p4 = {{res_I_V_41_fu_1052_p3[15:4]}};

assign p_Result_37_fu_1215_p4 = {{res_I_V_43_fu_1208_p3[15:2]}};

assign p_Result_40_fu_1290_p4 = {{res_I_V_44_fu_1284_p3[15:1]}};

assign p_Result_48_fu_1443_p2 = ((x_l_I_V_45_fu_1419_p3 > zext_ln671_fu_1439_p1) ? 1'b1 : 1'b0);

assign p_Result_50_fu_252_p5 = {{zext_ln666_fu_222_p1[34:33]}, {add_ln219_fu_246_p2}, {zext_ln666_fu_222_p1[29:0]}};

assign p_Result_51_fu_298_p4 = {{x_l_I_V_31_fu_264_p3[31:28]}};

assign p_Result_52_fu_324_p5 = {{x_l_I_V_31_fu_264_p3[34:32]}, {sub_ln219_fu_318_p2}, {x_l_I_V_31_fu_264_p3[27:0]}};

assign p_Result_53_fu_336_p4 = {res_I_V_32_fu_272_p3[16 - 1:15], |(1'd1), res_I_V_32_fu_272_p3[13:0]};

assign p_Result_55_fu_403_p5 = {{x_l_I_V_32_reg_1476[34:31]}, {sub_ln219_1_fu_398_p2}, {x_l_I_V_32_reg_1476[25:0]}};

assign p_Result_56_fu_414_p4 = {res_I_V_33_reg_1482[16 - 1:14], |(1'd1), res_I_V_33_reg_1482[12:0]};

assign p_Result_57_fu_455_p4 = {{x_l_I_V_33_fu_423_p3[29:24]}};

assign p_Result_58_fu_481_p5 = {{x_l_I_V_33_fu_423_p3[34:30]}, {sub_ln219_2_fu_475_p2}, {x_l_I_V_33_fu_423_p3[23:0]}};

assign p_Result_59_fu_493_p4 = {res_I_V_34_fu_430_p3[16 - 1:13], |(1'd1), res_I_V_34_fu_430_p3[11:0]};

assign p_Result_61_fu_560_p5 = {{x_l_I_V_34_reg_1499[34:29]}, {sub_ln219_3_fu_555_p2}, {x_l_I_V_34_reg_1499[21:0]}};

assign p_Result_62_fu_571_p4 = {res_I_V_35_reg_1505[16 - 1:12], |(1'd1), res_I_V_35_reg_1505[10:0]};

assign p_Result_63_fu_612_p4 = {{x_l_I_V_35_fu_580_p3[27:20]}};

assign p_Result_64_fu_638_p5 = {{x_l_I_V_35_fu_580_p3[34:28]}, {sub_ln219_4_fu_632_p2}, {x_l_I_V_35_fu_580_p3[19:0]}};

assign p_Result_65_fu_650_p4 = {res_I_V_36_fu_587_p3[16 - 1:11], |(1'd1), res_I_V_36_fu_587_p3[9:0]};

assign p_Result_67_fu_717_p5 = {{x_l_I_V_36_reg_1522[34:27]}, {sub_ln219_5_fu_712_p2}, {x_l_I_V_36_reg_1522[17:0]}};

assign p_Result_68_fu_728_p4 = {res_I_V_37_reg_1528[16 - 1:10], |(1'd1), res_I_V_37_reg_1528[8:0]};

assign p_Result_69_fu_769_p4 = {{x_l_I_V_fu_737_p3[25:16]}};

assign p_Result_70_fu_795_p5 = {{x_l_I_V_reg_1545[34:26]}, {sub_ln219_6_reg_1563}, {x_l_I_V_reg_1545[15:0]}};

assign p_Result_71_fu_805_p4 = {res_I_V_38_reg_1551[16 - 1:9], |(1'd1), res_I_V_38_reg_1551[7:0]};

assign p_Result_72_fu_844_p4 = {{x_l_I_V_37_fu_814_p3[24:14]}};

assign p_Result_73_fu_870_p5 = {{x_l_I_V_37_fu_814_p3[34:25]}, {sub_ln219_7_fu_864_p2}, {x_l_I_V_37_fu_814_p3[13:0]}};

assign p_Result_74_fu_882_p4 = {res_I_V_fu_820_p3[16 - 1:8], |(1'd1), res_I_V_fu_820_p3[6:0]};

assign p_Result_76_fu_949_p5 = {{x_l_I_V_38_reg_1568[34:24]}, {sub_ln219_8_fu_944_p2}, {x_l_I_V_38_reg_1568[11:0]}};

assign p_Result_77_fu_960_p4 = {res_I_V_39_reg_1574[16 - 1:7], |(1'd1), res_I_V_39_reg_1574[5:0]};

assign p_Result_78_fu_1001_p4 = {{x_l_I_V_39_fu_969_p3[22:10]}};

assign p_Result_79_fu_1027_p5 = {{x_l_I_V_39_reg_1591[34:23]}, {sub_ln219_9_reg_1609}, {x_l_I_V_39_reg_1591[9:0]}};

assign p_Result_80_fu_1037_p4 = {res_I_V_40_reg_1597[16 - 1:6], |(1'd1), res_I_V_40_reg_1597[4:0]};

assign p_Result_81_fu_1076_p4 = {{x_l_I_V_40_fu_1046_p3[21:8]}};

assign p_Result_82_fu_1102_p5 = {{x_l_I_V_40_fu_1046_p3[34:22]}, {sub_ln219_10_fu_1096_p2}, {x_l_I_V_40_fu_1046_p3[7:0]}};

assign p_Result_83_fu_1114_p4 = {res_I_V_41_fu_1052_p3[16 - 1:5], |(1'd1), res_I_V_41_fu_1052_p3[3:0]};

assign p_Result_85_fu_1181_p5 = {{x_l_I_V_41_reg_1614[34:21]}, {sub_ln219_11_fu_1176_p2}, {x_l_I_V_41_reg_1614[5:0]}};

assign p_Result_86_fu_1192_p4 = {res_I_V_42_reg_1620[16 - 1:4], |(1'd1), res_I_V_42_reg_1620[2:0]};

assign p_Result_87_fu_1233_p4 = {{x_l_I_V_42_fu_1201_p3[19:4]}};

assign p_Result_88_fu_1259_p5 = {{x_l_I_V_42_reg_1637[34:20]}, {sub_ln219_12_reg_1655}, {x_l_I_V_42_reg_1637[3:0]}};

assign p_Result_89_fu_1269_p4 = {res_I_V_43_reg_1643[16 - 1:3], |(1'd1), res_I_V_43_reg_1643[1:0]};

assign p_Result_8_fu_437_p4 = {{res_I_V_34_fu_430_p3[15:12]}};

assign p_Result_90_fu_1308_p4 = {{x_l_I_V_43_fu_1278_p3[18:2]}};

assign p_Result_91_fu_1334_p5 = {{x_l_I_V_43_reg_1660[34:19]}, {sub_ln219_13_reg_1678}, {x_l_I_V_43_reg_1660[1:0]}};

assign p_Result_92_fu_1344_p4 = {res_I_V_44_reg_1666[16 - 1:2], |(1'd1), res_I_V_44_reg_1666[0:0]};

assign p_Result_93_fu_1373_p1 = x_l_I_V_44_fu_1353_p3[17:0];

assign p_Result_94_fu_1400_p5 = {{x_l_I_V_44_reg_1683[34:18]}, {sub_ln219_14_reg_1701}};

assign p_Result_95_fu_1410_p4 = {res_I_V_45_reg_1689[16-1:1], |(1'd1)};

assign p_Result_s_60_fu_280_p4 = {{res_I_V_32_fu_272_p3[15:14]}};

assign p_Result_s_fu_1393_p3 = x_read_reg_1471_pp0_iter9_reg[32'd31];

assign res_I_V_30_fu_1449_p2 = (res_I_V_46_fu_1425_p3 + 16'd1);

assign res_I_V_32_fu_272_p3 = ((icmp_ln443_fu_236_p2[0:0] == 1'b1) ? 16'd0 : 16'd32768);

assign res_I_V_33_fu_354_p3 = ((icmp_ln443_1_fu_312_p2[0:0] == 1'b1) ? res_I_V_32_fu_272_p3 : p_Result_53_fu_336_p4);

assign res_I_V_34_fu_430_p3 = ((icmp_ln443_2_fu_393_p2[0:0] == 1'b1) ? res_I_V_33_reg_1482 : p_Result_56_fu_414_p4);

assign res_I_V_35_fu_511_p3 = ((icmp_ln443_3_fu_469_p2[0:0] == 1'b1) ? res_I_V_34_fu_430_p3 : p_Result_59_fu_493_p4);

assign res_I_V_36_fu_587_p3 = ((icmp_ln443_4_fu_550_p2[0:0] == 1'b1) ? res_I_V_35_reg_1505 : p_Result_62_fu_571_p4);

assign res_I_V_37_fu_668_p3 = ((icmp_ln443_5_fu_626_p2[0:0] == 1'b1) ? res_I_V_36_fu_587_p3 : p_Result_65_fu_650_p4);

assign res_I_V_38_fu_744_p3 = ((icmp_ln443_6_fu_707_p2[0:0] == 1'b1) ? res_I_V_37_reg_1528 : p_Result_68_fu_728_p4);

assign res_I_V_39_fu_900_p3 = ((icmp_ln443_8_fu_858_p2[0:0] == 1'b1) ? res_I_V_fu_820_p3 : p_Result_74_fu_882_p4);

assign res_I_V_40_fu_976_p3 = ((icmp_ln443_9_fu_939_p2[0:0] == 1'b1) ? res_I_V_39_reg_1574 : p_Result_77_fu_960_p4);

assign res_I_V_41_fu_1052_p3 = ((icmp_ln443_10_reg_1603[0:0] == 1'b1) ? res_I_V_40_reg_1597 : p_Result_80_fu_1037_p4);

assign res_I_V_42_fu_1132_p3 = ((icmp_ln443_11_fu_1090_p2[0:0] == 1'b1) ? res_I_V_41_fu_1052_p3 : p_Result_83_fu_1114_p4);

assign res_I_V_43_fu_1208_p3 = ((icmp_ln443_12_fu_1171_p2[0:0] == 1'b1) ? res_I_V_42_reg_1620 : p_Result_86_fu_1192_p4);

assign res_I_V_44_fu_1284_p3 = ((icmp_ln443_13_reg_1649[0:0] == 1'b1) ? res_I_V_43_reg_1643 : p_Result_89_fu_1269_p4);

assign res_I_V_45_fu_1359_p3 = ((icmp_ln443_14_reg_1672[0:0] == 1'b1) ? res_I_V_44_reg_1666 : p_Result_92_fu_1344_p4);

assign res_I_V_46_fu_1425_p3 = ((icmp_ln443_15_reg_1695[0:0] == 1'b1) ? res_I_V_45_reg_1689 : p_Result_95_fu_1410_p4);

assign res_I_V_47_fu_1455_p3 = ((p_Result_48_fu_1443_p2[0:0] == 1'b1) ? res_I_V_30_fu_1449_p2 : res_I_V_46_fu_1425_p3);

assign res_I_V_fu_820_p3 = ((icmp_ln443_7_reg_1557[0:0] == 1'b1) ? res_I_V_38_reg_1551 : p_Result_71_fu_805_p4);

assign select_ln53_fu_1463_p3 = ((p_Result_s_fu_1393_p3[0:0] == 1'b1) ? 16'd0 : res_I_V_47_fu_1455_p3);

assign sub_ln219_10_fu_1096_p2 = (p_Result_81_fu_1076_p4 - zext_ln443_10_fu_1086_p1);

assign sub_ln219_11_fu_1176_p2 = (p_Result_84_reg_1631 - zext_ln443_11_fu_1167_p1);

assign sub_ln219_12_fu_1253_p2 = (p_Result_87_fu_1233_p4 - zext_ln443_12_fu_1243_p1);

assign sub_ln219_13_fu_1328_p2 = (p_Result_90_fu_1308_p4 - zext_ln443_13_fu_1318_p1);

assign sub_ln219_14_fu_1387_p2 = (p_Result_93_fu_1373_p1 - zext_ln443_14_fu_1377_p1);

assign sub_ln219_1_fu_398_p2 = (p_Result_54_reg_1493 - zext_ln443_1_fu_389_p1);

assign sub_ln219_2_fu_475_p2 = (p_Result_57_fu_455_p4 - zext_ln443_2_fu_465_p1);

assign sub_ln219_3_fu_555_p2 = (p_Result_60_reg_1516 - zext_ln443_3_fu_546_p1);

assign sub_ln219_4_fu_632_p2 = (p_Result_63_fu_612_p4 - zext_ln443_4_fu_622_p1);

assign sub_ln219_5_fu_712_p2 = (p_Result_66_reg_1539 - zext_ln443_5_fu_703_p1);

assign sub_ln219_6_fu_789_p2 = (p_Result_69_fu_769_p4 - zext_ln443_6_fu_779_p1);

assign sub_ln219_7_fu_864_p2 = (p_Result_72_fu_844_p4 - zext_ln443_7_fu_854_p1);

assign sub_ln219_8_fu_944_p2 = (p_Result_75_reg_1585 - zext_ln443_8_fu_935_p1);

assign sub_ln219_9_fu_1021_p2 = (p_Result_78_fu_1001_p4 - zext_ln443_9_fu_1011_p1);

assign sub_ln219_fu_318_p2 = (p_Result_51_fu_298_p4 - zext_ln443_fu_308_p1);

assign tmp_10_fu_1068_p3 = {{p_Result_31_fu_1058_p4}, {1'd1}};

assign tmp_11_fu_1160_p3 = {{p_Result_34_reg_1626}, {1'd1}};

assign tmp_12_fu_1225_p3 = {{p_Result_37_fu_1215_p4}, {1'd1}};

assign tmp_13_fu_1300_p3 = {{p_Result_40_fu_1290_p4}, {1'd1}};

assign tmp_14_fu_1365_p3 = {{res_I_V_45_fu_1359_p3}, {1'd1}};

assign tmp_1_fu_290_p3 = {{p_Result_s_60_fu_280_p4}, {1'd1}};

assign tmp_2_fu_382_p3 = {{p_Result_4_reg_1488}, {1'd1}};

assign tmp_3_fu_447_p3 = {{p_Result_8_fu_437_p4}, {1'd1}};

assign tmp_4_fu_539_p3 = {{p_Result_10_reg_1511}, {1'd1}};

assign tmp_5_fu_604_p3 = {{p_Result_13_fu_594_p4}, {1'd1}};

assign tmp_6_fu_696_p3 = {{p_Result_16_reg_1534}, {1'd1}};

assign tmp_7_fu_761_p3 = {{p_Result_19_fu_751_p4}, {1'd1}};

assign tmp_8_fu_836_p3 = {{p_Result_22_fu_826_p4}, {1'd1}};

assign tmp_9_fu_928_p3 = {{p_Result_25_reg_1580}, {1'd1}};

assign tmp_fu_226_p4 = {{x_int_reg[31:30]}};

assign tmp_s_fu_993_p3 = {{p_Result_28_fu_983_p4}, {1'd1}};

assign x_l_I_V_31_fu_264_p3 = ((icmp_ln443_fu_236_p2[0:0] == 1'b1) ? zext_ln666_fu_222_p1 : p_Result_50_fu_252_p5);

assign x_l_I_V_32_fu_346_p3 = ((icmp_ln443_1_fu_312_p2[0:0] == 1'b1) ? x_l_I_V_31_fu_264_p3 : p_Result_52_fu_324_p5);

assign x_l_I_V_33_fu_423_p3 = ((icmp_ln443_2_fu_393_p2[0:0] == 1'b1) ? x_l_I_V_32_reg_1476 : p_Result_55_fu_403_p5);

assign x_l_I_V_34_fu_503_p3 = ((icmp_ln443_3_fu_469_p2[0:0] == 1'b1) ? x_l_I_V_33_fu_423_p3 : p_Result_58_fu_481_p5);

assign x_l_I_V_35_fu_580_p3 = ((icmp_ln443_4_fu_550_p2[0:0] == 1'b1) ? x_l_I_V_34_reg_1499 : p_Result_61_fu_560_p5);

assign x_l_I_V_36_fu_660_p3 = ((icmp_ln443_5_fu_626_p2[0:0] == 1'b1) ? x_l_I_V_35_fu_580_p3 : p_Result_64_fu_638_p5);

assign x_l_I_V_37_fu_814_p3 = ((icmp_ln443_7_reg_1557[0:0] == 1'b1) ? x_l_I_V_reg_1545 : p_Result_70_fu_795_p5);

assign x_l_I_V_38_fu_892_p3 = ((icmp_ln443_8_fu_858_p2[0:0] == 1'b1) ? x_l_I_V_37_fu_814_p3 : p_Result_73_fu_870_p5);

assign x_l_I_V_39_fu_969_p3 = ((icmp_ln443_9_fu_939_p2[0:0] == 1'b1) ? x_l_I_V_38_reg_1568 : p_Result_76_fu_949_p5);

assign x_l_I_V_40_fu_1046_p3 = ((icmp_ln443_10_reg_1603[0:0] == 1'b1) ? x_l_I_V_39_reg_1591 : p_Result_79_fu_1027_p5);

assign x_l_I_V_41_fu_1124_p3 = ((icmp_ln443_11_fu_1090_p2[0:0] == 1'b1) ? x_l_I_V_40_fu_1046_p3 : p_Result_82_fu_1102_p5);

assign x_l_I_V_42_fu_1201_p3 = ((icmp_ln443_12_fu_1171_p2[0:0] == 1'b1) ? x_l_I_V_41_reg_1614 : p_Result_85_fu_1181_p5);

assign x_l_I_V_43_fu_1278_p3 = ((icmp_ln443_13_reg_1649[0:0] == 1'b1) ? x_l_I_V_42_reg_1637 : p_Result_88_fu_1259_p5);

assign x_l_I_V_44_fu_1353_p3 = ((icmp_ln443_14_reg_1672[0:0] == 1'b1) ? x_l_I_V_43_reg_1660 : p_Result_91_fu_1334_p5);

assign x_l_I_V_45_fu_1419_p3 = ((icmp_ln443_15_reg_1695[0:0] == 1'b1) ? x_l_I_V_44_reg_1683 : p_Result_94_fu_1400_p5);

assign x_l_I_V_fu_737_p3 = ((icmp_ln443_6_fu_707_p2[0:0] == 1'b1) ? x_l_I_V_36_reg_1522 : p_Result_67_fu_717_p5);

assign zext_ln219_fu_242_p1 = tmp_fu_226_p4;

assign zext_ln443_10_fu_1086_p1 = tmp_10_fu_1068_p3;

assign zext_ln443_11_fu_1167_p1 = tmp_11_fu_1160_p3;

assign zext_ln443_12_fu_1243_p1 = tmp_12_fu_1225_p3;

assign zext_ln443_13_fu_1318_p1 = tmp_13_fu_1300_p3;

assign zext_ln443_14_fu_1377_p1 = tmp_14_fu_1365_p3;

assign zext_ln443_1_fu_389_p1 = tmp_2_fu_382_p3;

assign zext_ln443_2_fu_465_p1 = tmp_3_fu_447_p3;

assign zext_ln443_3_fu_546_p1 = tmp_4_fu_539_p3;

assign zext_ln443_4_fu_622_p1 = tmp_5_fu_604_p3;

assign zext_ln443_5_fu_703_p1 = tmp_6_fu_696_p3;

assign zext_ln443_6_fu_779_p1 = tmp_7_fu_761_p3;

assign zext_ln443_7_fu_854_p1 = tmp_8_fu_836_p3;

assign zext_ln443_8_fu_935_p1 = tmp_9_fu_928_p3;

assign zext_ln443_9_fu_1011_p1 = tmp_s_fu_993_p3;

assign zext_ln443_fu_308_p1 = tmp_1_fu_290_p3;

assign zext_ln666_fu_222_p1 = x_int_reg;

assign zext_ln671_fu_1439_p1 = mul_I_V_fu_1431_p3;

endmodule //kp_502_7_sqrt_fixed_32_32_s
