# Loading project servo_recarga
# Compile of circuito_pwm.v was successful.
# Compile of circuito_pwm_20_160.v was successful.
# Compile of contador_bcd_3digitos.v was successful.
# Compile of contador_cm.v was successful.
# Compile of contador_cm_fd.v was successful.
# Compile of contador_cm_uc.v was successful.
# Compile of contador_m.v was successful.
# Compile of contador_soma_sub_m.v was successful.
# Compile of contadorg_updown_m.v was successful.
# Compile of controle_servo_3.v was successful.
# Compile of controle_servo_5.v was successful.
# Compile of deslocador_n.v was successful.
# Compile of edge_detector.v was successful.
# Compile of gerador_pulso.v was successful.
# Compile of hexa7seg.v was successful.
# Compile of interface_hcsr04.v was successful.
# Compile of interface_hcsr04_fd.v was successful.
# Compile of interface_hcsr04_uc.v was successful.
# Compile of mux_4x1_n.v was successful.
# Compile of mux_8x1_n.v was successful.
# Compile of registrador_m_we.v was successful.
# Compile of registrador_n.v was successful.
# Compile of rom_angulos_8x24.v was successful.
# Compile of rom_angulos_29x24.v was successful.
# Compile of servo_recarga.v was successful.
# Compile of servo_recarga_fd.v was successful.
# Compile of servo_recarga_tb.v was successful.
# Compile of servo_recarga_uc.v was successful.
# Compile of transmissor_ascii.v was successful.
# Compile of transmissor_ascii_fd.v was successful.
# Compile of transmissor_ascii_uc.v was successful.
# Compile of tx_serial_7O1.v was successful.
# Compile of tx_serial_7O1_fd.v was successful.
# Compile of tx_serial_uc.v was successful.
# Compile of torreta.v was successful.
# Compile of torreta_fd.v was successful.
# Compile of torreta_tb.v was successful.
# Compile of torreta_uc.v was successful.
# 38 compiles, 0 failed with no errors.
vsim work.torreta_tb
# vsim work.torreta_tb 
# Start time: 19:50:19 on Oct 28,2024
# Loading work.torreta_tb
# Loading work.torreta
# Loading work.torreta_uc
# Loading work.torreta_fd
# Loading work.interface_hcsr04
# Loading work.interface_hcsr04_uc
# Loading work.interface_hcsr04_fd
# Loading work.gerador_pulso
# Loading work.contador_cm
# Loading work.contador_cm_fd
# Loading work.contador_m
# Loading work.contador_bcd_3digitos
# Loading work.contador_cm_uc
# Loading work.registrador_n
# Loading work.controle_servo_5
# Loading work.circuito_pwm_20_160
# Loading work.servo_recarga
# Loading work.servo_recarga_fd
# Loading work.controle_servo_3
# Loading work.circuito_pwm
# Loading work.servo_recarga_uc
# Loading work.contadorg_updown_m
# Loading work.edge_detector
# Loading work.contador_soma_sub_m
# Loading work.rom_angulos_29x24
# Loading work.transmissor_ascii
# Loading work.transmissor_ascii_fd
# Loading work.mux_8x1_n
# Loading work.tx_serial_7O1
# Loading work.tx_serial_7O1_fd
# Loading work.deslocador_n
# Loading work.tx_serial_uc
# Loading work.transmissor_ascii_uc
# Loading work.registrador_m_we
# Loading work.hexa7seg
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ns  Iteration: 0  Instance: /torreta_tb/DUT File: /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v Line: 23
# ** Warning: (vsim-3722) /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(23): [TFMPC] - Missing connection for port 'db_trigger'.
# ** Warning: (vsim-3722) /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(23): [TFMPC] - Missing connection for port 'db_pwm_base'.
# ** Warning: (vsim-3722) /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(23): [TFMPC] - Missing connection for port 'db_saida_serial'.
# ** Warning: (vsim-3722) /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(23): [TFMPC] - Missing connection for port 'db_echo'.
add wave -position insertpoint  \
sim:/torreta_tb/seletor_hexa
do /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/torreta_tb/pwm'.
# Executing ONERROR command at macro /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/wave.do line 11
run -all
# Inicio das simulacoes
# Caso de teste 1: 5882us
add wave -position insertpoint  \
sim:/torreta_tb/pwm_recarga
add wave -position insertpoint  \
sim:/torreta_tb/pwm_base
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ns  Iteration: 0  Instance: /torreta_tb/DUT File: /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v Line: 23
# ** Warning: (vsim-3722) /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(23): [TFMPC] - Missing connection for port 'db_trigger'.
# ** Warning: (vsim-3722) /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(23): [TFMPC] - Missing connection for port 'db_pwm_base'.
# ** Warning: (vsim-3722) /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(23): [TFMPC] - Missing connection for port 'db_saida_serial'.
# ** Warning: (vsim-3722) /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(23): [TFMPC] - Missing connection for port 'db_echo'.
run -all
# Inicio das simulacoes
# Caso de teste 1: 5882us
# Fim do caso 1
# Caso de teste 2: 4430us
# Fim do caso 2
# Caso de teste 3: 2058us
# Fim do caso 3
# Caso de teste 4: 1235us
# Fim do caso 4
# Caso de teste 5: 5882us
# Fim do caso 5
# Caso de teste 6: 5882us
# Fim do caso 6
# Caso de teste 7: 1235us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/wave.do
# Fim do caso 7
# Fim das simulacoes
# ** Note: $stop    : /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v(131)
#    Time: 412218770 ns  Iteration: 0  Instance: /torreta_tb
# Break in Module torreta_tb at /home/victor/Documentos/USP/LABDIG2/LabDig2/Torreta/Hardware/torreta_tb.v line 131
# couldn't load file "/home/victor/intelFPGA/20.1/modelsim_ase/linux/ScintillaTk/libScintillaTk1.14.so": libstdc++.so.6: cannot open shared object file: No such file or directory
# list element in quotes followed by ":" instead of space
# End time: 19:57:06 on Oct 28,2024, Elapsed time: 0:06:47
# Errors: 0, Warnings: 6
