module register #(parameter WIDTH=64) (clk, in, enable, out);
	output logic [WIDTH-1:0] out;
	input logic [WIDTH-1:0] in, 
	input logic clk, enable;
	
	initial assert (WIDTH > 0);
	
	genvar i;
	
	generate
		for(i=0; i<WIDTH; i++) begin : eachDff
			dff_with_enable dff (.clk, .in(in[i]), .enable, .out(out[i]));
		end
	endgenerate
	
endmodule