/*
 * RCC.c
 *
 *  Created on: May 23, 2024
 *      Author: Mohamed Shaban
 */

#include "RCC.h"
#include "STM32F103x6.h"

uint32 get_SYSCLK(void)
{

}
//Bits 7:4 HPRE: AHB prescaler
//Set and cleared by software to control the division factor of the AHB clock.
//0xxx: SYSCLK not divided
//1000: SYSCLK divided by 2
//1001: SYSCLK divided by 4
//1010: SYSCLK divided by 8
//1011: SYSCLK divided by 16
//1100: SYSCLK divided by 64
//1101: SYSCLK divided by 128
//1110: SYSCLK divided by 256
//1111: SYSCLK divided by 512
const uint8 AHB_Scale[8] = {0,0,0,0,0,0,0,1,2,3,4,6,7,8,9};
uint32 get_HCLK(void)
{
	return get_SYSCLK()>>AHB_Scale[(RCC->CFGR>>4)&0XF];
}

//Set and cleared by software to control the division factor of the APB low-speed clock
//(PCLK1).
//Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.
//0xx: HCLK not divided
//100: HCLK divided by 2
//101: HCLK divided by 4
//110: HCLK divided by 8
//111: HCLK divided by 16
const uint8 APB1_scale[8] = {0,0,0,0,1,2,3,4};
uint32 get_PCLK1(void)
{
	return get_HCLK()>>APB1_scale[(RCC->CFGR>>8)&0b111];
}
//Set and cleared by software to control the division factor of the APB high-speed clock
//(PCLK2).
//0xx: HCLK not divided
//100: HCLK divided by 2
//101: HCLK divided by 4
//110: HCLK divided by 8
//111: HCLK divided by 16
const uint8 APB2_scale[8] = {0,0,0,0,1,2,3,4};
uint32 get_PCLK2(void)
{
	get_HCLK()>>APB2_scale[(RCC->CFGR>>11)&0b111];
}
