verilog-indent-declaration is an interactive compiled Lisp function in `verilog-mode.el'.<br/><br/>(verilog-indent-declaration BASEIND)<br/><br/>Indent current lines as declaration.<br/>Line up the variable names based on previous declaration's indentation.<br/>BASEIND is the base indent to offset everything.