set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {logic_analysis.vo logic_analysis_v.sdo}}
}
