// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "03/01/2015 14:27:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module SLC3 (
	Clk,
	Reset,
	Run,
	\Continue ,
	S,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	A,
	LED,
	Bus,
	OE_out,
	WE_out,
	CE_out,
	UB_out,
	LB_out);
input 	reg Clk ;
input 	reg Reset ;
input 	reg Run ;
input 	reg \Continue  ;
input 	logic [15:0] S ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [19:0] A ;
output 	logic [11:0] LED ;
inout 	logic [15:0] Bus ;
output 	logic OE_out ;
output 	logic WE_out ;
output 	logic CE_out ;
output 	logic UB_out ;
output 	logic LB_out ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE_out	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE_out	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE_out	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB_out	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB_out	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ECE385Lab6_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Bus[0]~output_o ;
wire \Bus[1]~output_o ;
wire \Bus[2]~output_o ;
wire \Bus[3]~output_o ;
wire \Bus[4]~output_o ;
wire \Bus[5]~output_o ;
wire \Bus[6]~output_o ;
wire \Bus[7]~output_o ;
wire \Bus[8]~output_o ;
wire \Bus[9]~output_o ;
wire \Bus[10]~output_o ;
wire \Bus[11]~output_o ;
wire \Bus[12]~output_o ;
wire \Bus[13]~output_o ;
wire \Bus[14]~output_o ;
wire \Bus[15]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \A[0]~output_o ;
wire \A[1]~output_o ;
wire \A[2]~output_o ;
wire \A[3]~output_o ;
wire \A[4]~output_o ;
wire \A[5]~output_o ;
wire \A[6]~output_o ;
wire \A[7]~output_o ;
wire \A[8]~output_o ;
wire \A[9]~output_o ;
wire \A[10]~output_o ;
wire \A[11]~output_o ;
wire \A[12]~output_o ;
wire \A[13]~output_o ;
wire \A[14]~output_o ;
wire \A[15]~output_o ;
wire \A[16]~output_o ;
wire \A[17]~output_o ;
wire \A[18]~output_o ;
wire \A[19]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \OE_out~output_o ;
wire \WE_out~output_o ;
wire \CE_out~output_o ;
wire \UB_out~output_o ;
wire \LB_out~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \Bus[15]~input_o ;
wire \CPU|MAR|R~16_combout ;
wire \Run~input_o ;
wire \Continue~input_o ;
wire \CPU|control|State.S_32~q ;
wire \Bus[12]~input_o ;
wire \CPU|MAR|R~13_combout ;
wire \Bus[14]~input_o ;
wire \CPU|MAR|R~15_combout ;
wire \Bus[13]~input_o ;
wire \CPU|MAR|R~14_combout ;
wire \CPU|control|WideOr0~0_combout ;
wire \CPU|control|Selector0~0_combout ;
wire \CPU|control|State.PauseIR1~q ;
wire \CPU|control|Selector1~0_combout ;
wire \CPU|control|State.PauseIR2~q ;
wire \Bus[11]~input_o ;
wire \CPU|MAR|R~12_combout ;
wire \CPU|NZP_logic|Equal0~0_combout ;
wire \Bus[6]~input_o ;
wire \Bus[3]~input_o ;
wire \Bus[4]~input_o ;
wire \Bus[5]~input_o ;
wire \CPU|NZP_logic|Equal0~2_combout ;
wire \Bus[0]~input_o ;
wire \Bus[1]~input_o ;
wire \Bus[2]~input_o ;
wire \CPU|NZP_logic|Equal0~3_combout ;
wire \Bus[9]~input_o ;
wire \Bus[10]~input_o ;
wire \Bus[8]~input_o ;
wire \Bus[7]~input_o ;
wire \CPU|NZP_logic|Equal0~1_combout ;
wire \CPU|NZP_logic|Equal0~4_combout ;
wire \CPU|NZP_reg|R~3_combout ;
wire \CPU|control|Decoder0~6_combout ;
wire \CPU|control|Decoder0~10_combout ;
wire \CPU|control|State.S_09~q ;
wire \CPU|control|Decoder0~0_combout ;
wire \CPU|control|Decoder0~1_combout ;
wire \CPU|control|State.S_06~q ;
wire \CPU|control|State.S_25_1~q ;
wire \CPU|control|State.S_25_2~q ;
wire \CPU|control|State.S_27~q ;
wire \CPU|control|Decoder0~8_combout ;
wire \CPU|control|State.S_01~q ;
wire \CPU|control|WideOr22~0_combout ;
wire \CPU|NZP_reg|R[1]~1_combout ;
wire \CPU|MAR|R~11_combout ;
wire \CPU|NZP_reg|R~2_combout ;
wire \CPU|BEN_reg|R~1_combout ;
wire \CPU|MAR|R~10_combout ;
wire \CPU|NZP_reg|R~0_combout ;
wire \CPU|BEN_reg|R~0_combout ;
wire \CPU|BEN_reg|R~2_combout ;
wire \CPU|BEN_reg|R~q ;
wire \CPU|control|Decoder0~5_combout ;
wire \CPU|control|State.S_00~q ;
wire \CPU|control|Selector2~0_combout ;
wire \CPU|control|Selector15~0_combout ;
wire \CPU|control|State.S_22~q ;
wire \CPU|control|Decoder0~7_combout ;
wire \CPU|control|State.S_12~q ;
wire \CPU|control|Selector2~1_combout ;
wire \CPU|control|State.Halted~0_combout ;
wire \CPU|control|State.Halted~q ;
wire \CPU|control|Selector2~2_combout ;
wire \CPU|control|Decoder0~4_combout ;
wire \CPU|control|State.S_04_1~q ;
wire \CPU|control|Decoder0~2_combout ;
wire \CPU|control|State.S_07~q ;
wire \CPU|control|Selector2~3_combout ;
wire \CPU|control|State.S_18~q ;
wire \CPU|control|State.S_33_1~q ;
wire \CPU|control|State.S_33_2~feeder_combout ;
wire \CPU|control|State.S_33_2~q ;
wire \CPU|control|State.S_35~q ;
wire \CPU|IR|R[6]~0_combout ;
wire \CPU|control|Decoder0~3_combout ;
wire \CPU|control|Decoder0~9_combout ;
wire \CPU|control|State.S_05~q ;
wire \CPU|control|WideOr20~combout ;
wire \CPU|MAR|R~6_combout ;
wire \CPU|control|SR2MUX~0_combout ;
wire \CPU|MAR|R~3_combout ;
wire \CPU|MAR|R~2_combout ;
wire \CPU|MAR|R~0_combout ;
wire \CPU|DRMUX_mux|Mux15~0_combout ;
wire \CPU|REGFILE|R1|R[14]~0_combout ;
wire \CPU|DRMUX_mux|Mux14~0_combout ;
wire \CPU|REGFILE|R0|R[1]~0_combout ;
wire \CPU|REGFILE|R1|R[14]~1_combout ;
wire \CPU|SR2MUX_mux|Out[0]~2_combout ;
wire \CPU|REGFILE|R2|R[11]~0_combout ;
wire \CPU|REGFILE|R3|R[9]~0_combout ;
wire \CPU|SR2MUX_mux|Out[0]~3_combout ;
wire \CPU|REGFILE|R5|R[8]~0_combout ;
wire \CPU|REGFILE|R6|R[15]~0_combout ;
wire \CPU|REGFILE|R4|R[2]~0_combout ;
wire \CPU|SR2MUX_mux|Out[0]~0_combout ;
wire \CPU|REGFILE|R5|R[8]~1_combout ;
wire \CPU|REGFILE|R7|R[1]~0_combout ;
wire \CPU|SR2MUX_mux|Out[0]~1_combout ;
wire \CPU|SR2MUX_mux|Out[0]~4_combout ;
wire \CPU|SR2MUX_mux|Out[0]~5_combout ;
wire \CPU|pc_gate|Out[0]~132_combout ;
wire \CPU|MAR|R[0]~17_combout ;
wire \CPU|MAR|R~9_combout ;
wire \CPU|SR1MUX_mux|Mux13~0_combout ;
wire \CPU|MAR|R~7_combout ;
wire \CPU|SR1MUX_mux|Mux15~0_combout ;
wire \CPU|MAR|R~8_combout ;
wire \CPU|SR1MUX_mux|Mux14~0_combout ;
wire \CPU|REGFILE|Mux15~0_combout ;
wire \CPU|REGFILE|Mux15~1_combout ;
wire \CPU|REGFILE|Mux15~2_combout ;
wire \CPU|REGFILE|Mux15~3_combout ;
wire \CPU|REGFILE|Mux15~4_combout ;
wire \CPU|ALU|Add0~0_combout ;
wire \CPU|control|WideOr19~combout ;
wire \CPU|pc_gate|Out[0]~75_combout ;
wire \S[0]~input_o ;
wire \CPU|MAR|R[8]~feeder_combout ;
wire \CPU|MAR|R[0]~1_combout ;
wire \CPU|MAR|R[6]~feeder_combout ;
wire \MEMIO|Equal0~2_combout ;
wire \MEMIO|Equal0~0_combout ;
wire \CPU|MAR|R[10]~feeder_combout ;
wire \CPU|MAR|R[12]~feeder_combout ;
wire \MEMIO|Equal0~1_combout ;
wire \CPU|MAR|R~5_combout ;
wire \CPU|MAR|R[4]~feeder_combout ;
wire \CPU|MAR|R~4_combout ;
wire \CPU|MAR|R[3]~feeder_combout ;
wire \CPU|MAR|R[5]~feeder_combout ;
wire \MEMIO|Equal0~3_combout ;
wire \MEMIO|Equal0~4_combout ;
wire \CPU|ADDR2MUX_mux|Mux15~0_combout ;
wire \CPU|PC|R[7]~0_combout ;
wire \CPU|PC|R~1_combout ;
wire \CPU|PC_adder|Add1~0_combout ;
wire \CPU|PC|R~2_combout ;
wire \CPU|ADDR1MUX_mux|Out[0]~0_combout ;
wire \CPU|ADDR1MUX_mux|Out[0]~1_combout ;
wire \CPU|add_adder[0]~0_combout ;
wire \CPU|control|GatePC~combout ;
wire \CPU|pc_gate|Out[0]~72_combout ;
wire \CPU|MDR|R[0]~feeder_combout ;
wire \CPU|MDR|R~0_combout ;
wire \CPU|pc_gate|Out[0]~73_combout ;
wire \MEMIO|Data_CPU_signal~0_combout ;
wire \MEMIO|Data_CPU_signal~1_combout ;
wire \CPU|control|WideOr15~0_combout ;
wire \MEMIO|Data_CPU_signal[9]~2_combout ;
wire \CPU|pc_gate|Out[0]~74_combout ;
wire \CPU|pc_gate|Out[0]~76_combout ;
wire \CPU|pc_gate|Out[0]~77_combout ;
wire \CPU|pc_gate|Out[0]~78_combout ;
wire \CPU|REGFILE|Mux14~0_combout ;
wire \CPU|REGFILE|Mux14~1_combout ;
wire \CPU|REGFILE|Mux14~2_combout ;
wire \CPU|REGFILE|Mux14~3_combout ;
wire \CPU|REGFILE|Mux14~4_combout ;
wire \CPU|SR2MUX_mux|Out[1]~6_combout ;
wire \CPU|SR2MUX_mux|Out[1]~7_combout ;
wire \CPU|SR2MUX_mux|Out[1]~8_combout ;
wire \CPU|SR2MUX_mux|Out[1]~9_combout ;
wire \CPU|SR2MUX_mux|Out[1]~10_combout ;
wire \CPU|SR2MUX_mux|Out[1]~11_combout ;
wire \CPU|ALU|Add0~1 ;
wire \CPU|ALU|Add0~2_combout ;
wire \CPU|pc_gate|Out[1]~133_combout ;
wire \CPU|pc_gate|Out[1]~82_combout ;
wire \CPU|MDR|R[1]~feeder_combout ;
wire \CPU|ADDR2MUX_mux|Mux14~0_combout ;
wire \CPU|PC|R~3_combout ;
wire \CPU|PC_adder|Add1~1 ;
wire \CPU|PC_adder|Add1~2_combout ;
wire \CPU|PC|R~4_combout ;
wire \CPU|ADDR1MUX_mux|Out[1]~2_combout ;
wire \CPU|ADDR1MUX_mux|Out[1]~3_combout ;
wire \CPU|add_adder[0]~1 ;
wire \CPU|add_adder[1]~2_combout ;
wire \CPU|pc_gate|Out[1]~79_combout ;
wire \CPU|pc_gate|Out[1]~80_combout ;
wire \S[1]~input_o ;
wire \MEMIO|Data_CPU_signal~3_combout ;
wire \MEMIO|Data_CPU_signal[13]~4_combout ;
wire \CPU|pc_gate|Out[1]~81_combout ;
wire \CPU|pc_gate|Out[1]~83_combout ;
wire \CPU|control|WideOr18~combout ;
wire \CPU|REGFILE|Mux13~2_combout ;
wire \CPU|REGFILE|Mux13~3_combout ;
wire \CPU|REGFILE|Mux13~0_combout ;
wire \CPU|REGFILE|Mux13~1_combout ;
wire \CPU|REGFILE|Mux13~4_combout ;
wire \CPU|SR2MUX_mux|Out[2]~12_combout ;
wire \CPU|SR2MUX_mux|Out[2]~13_combout ;
wire \CPU|SR2MUX_mux|Out[2]~14_combout ;
wire \CPU|SR2MUX_mux|Out[2]~15_combout ;
wire \CPU|SR2MUX_mux|Out[2]~16_combout ;
wire \CPU|alu_gate|Out[2]~1_combout ;
wire \CPU|ALU|Add0~3 ;
wire \CPU|ALU|Add0~4_combout ;
wire \CPU|alu_gate|Out[2]~0_combout ;
wire \S[2]~input_o ;
wire \CPU|PC|R~5_combout ;
wire \CPU|PC_adder|Add1~3 ;
wire \CPU|PC_adder|Add1~4_combout ;
wire \CPU|ADDR1MUX_mux|Out[2]~4_combout ;
wire \CPU|ADDR1MUX_mux|Out[2]~5_combout ;
wire \CPU|ADDR2MUX_mux|Mux13~0_combout ;
wire \CPU|add_adder[1]~3 ;
wire \CPU|add_adder[2]~4_combout ;
wire \CPU|PC|R~6_combout ;
wire \CPU|pc_gate|Out[2]~84_combout ;
wire \CPU|MDR|R[2]~feeder_combout ;
wire \CPU|pc_gate|Out[2]~85_combout ;
wire \CPU|pc_gate|Out[2]~86_combout ;
wire \CPU|pc_gate|Out[2]~87_combout ;
wire \CPU|REGFILE|Mux12~0_combout ;
wire \CPU|REGFILE|Mux12~1_combout ;
wire \CPU|REGFILE|Mux12~2_combout ;
wire \CPU|REGFILE|Mux12~3_combout ;
wire \CPU|REGFILE|Mux12~4_combout ;
wire \CPU|SR2MUX_mux|Out[3]~19_combout ;
wire \CPU|SR2MUX_mux|Out[3]~20_combout ;
wire \CPU|SR2MUX_mux|Out[3]~17_combout ;
wire \CPU|SR2MUX_mux|Out[3]~18_combout ;
wire \CPU|SR2MUX_mux|Out[3]~21_combout ;
wire \CPU|SR2MUX_mux|Out[3]~22_combout ;
wire \CPU|pc_gate|Out[3]~91_combout ;
wire \CPU|ADDR2MUX_mux|Mux12~0_combout ;
wire \CPU|PC|R~7_combout ;
wire \CPU|PC_adder|Add1~5 ;
wire \CPU|PC_adder|Add1~6_combout ;
wire \CPU|PC|R~8_combout ;
wire \CPU|ADDR1MUX_mux|Out[3]~6_combout ;
wire \CPU|ADDR1MUX_mux|Out[3]~7_combout ;
wire \CPU|add_adder[2]~5 ;
wire \CPU|add_adder[3]~6_combout ;
wire \CPU|pc_gate|Out[3]~88_combout ;
wire \CPU|pc_gate|Out[3]~89_combout ;
wire \CPU|ALU|Mux15~0_combout ;
wire \CPU|ALU|Add0~5 ;
wire \CPU|ALU|Add0~6_combout ;
wire \CPU|pc_gate|Out[3]~90_combout ;
wire \S[3]~input_o ;
wire \MEMIO|Data_CPU_signal[3]~5_combout ;
wire \CPU|pc_gate|Out[3]~92_combout ;
wire \CPU|ADDR1MUX_mux|Out[4]~8_combout ;
wire \CPU|REGFILE|Mux11~0_combout ;
wire \CPU|REGFILE|Mux11~1_combout ;
wire \CPU|REGFILE|Mux11~2_combout ;
wire \CPU|REGFILE|R3|R[4]~feeder_combout ;
wire \CPU|REGFILE|Mux11~3_combout ;
wire \CPU|ADDR1MUX_mux|Out[4]~9_combout ;
wire \CPU|ADDR2MUX_mux|Mux11~0_combout ;
wire \CPU|add_adder[3]~7 ;
wire \CPU|add_adder[4]~8_combout ;
wire \CPU|PC|R~9_combout ;
wire \CPU|PC_adder|Add1~7 ;
wire \CPU|PC_adder|Add1~8_combout ;
wire \CPU|PC|R~10_combout ;
wire \CPU|pc_gate|Out[4]~93_combout ;
wire \CPU|pc_gate|Out[4]~94_combout ;
wire \S[4]~input_o ;
wire \CPU|pc_gate|Out[4]~95_combout ;
wire \CPU|REGFILE|Mux11~4_combout ;
wire \CPU|SR2MUX_mux|Out[4]~25_combout ;
wire \CPU|SR2MUX_mux|Out[4]~26_combout ;
wire \CPU|SR2MUX_mux|Out[4]~23_combout ;
wire \CPU|SR2MUX_mux|Out[4]~24_combout ;
wire \CPU|SR2MUX_mux|Out[4]~27_combout ;
wire \CPU|SR2MUX_mux|Out[4]~28_combout ;
wire \CPU|pc_gate|Out[4]~134_combout ;
wire \CPU|ALU|Add0~7 ;
wire \CPU|ALU|Add0~8_combout ;
wire \CPU|pc_gate|Out[4]~96_combout ;
wire \CPU|pc_gate|Out[4]~97_combout ;
wire \CPU|REGFILE|Mux10~2_combout ;
wire \CPU|REGFILE|Mux10~3_combout ;
wire \CPU|REGFILE|Mux10~0_combout ;
wire \CPU|REGFILE|Mux10~1_combout ;
wire \CPU|REGFILE|Mux10~4_combout ;
wire \CPU|SR2MUX_mux|Out[5]~29_combout ;
wire \CPU|SR2MUX_mux|Out[5]~30_combout ;
wire \CPU|SR2MUX_mux|Out[5]~31_combout ;
wire \CPU|SR2MUX_mux|Out[5]~32_combout ;
wire \CPU|SR2MUX_mux|Out[5]~33_combout ;
wire \CPU|SR2MUX_mux|Out[5]~34_combout ;
wire \CPU|pc_gate|Out[5]~135_combout ;
wire \CPU|ALU|Add0~9 ;
wire \CPU|ALU|Add0~10_combout ;
wire \CPU|pc_gate|Out[5]~100_combout ;
wire \CPU|ADDR2MUX_mux|Mux10~0_combout ;
wire \CPU|PC|R~11_combout ;
wire \CPU|PC_adder|Add1~9 ;
wire \CPU|PC_adder|Add1~10_combout ;
wire \CPU|PC|R~12_combout ;
wire \CPU|ADDR1MUX_mux|Out[5]~10_combout ;
wire \CPU|add_adder[4]~9 ;
wire \CPU|add_adder[5]~10_combout ;
wire \CPU|pc_gate|Out[5]~98_combout ;
wire \CPU|pc_gate|Out[5]~99_combout ;
wire \MEMIO|Data_CPU_signal[5]~6_combout ;
wire \S[5]~input_o ;
wire \MEMIO|Data_CPU_signal[5]~7_combout ;
wire \CPU|pc_gate|Out[5]~101_combout ;
wire \CPU|REGFILE|Mux9~2_combout ;
wire \CPU|REGFILE|Mux9~3_combout ;
wire \CPU|REGFILE|Mux9~0_combout ;
wire \CPU|REGFILE|Mux9~1_combout ;
wire \CPU|REGFILE|Mux9~4_combout ;
wire \CPU|SR2MUX_mux|Out[6]~37_combout ;
wire \CPU|SR2MUX_mux|Out[6]~38_combout ;
wire \CPU|SR2MUX_mux|Out[6]~35_combout ;
wire \CPU|SR2MUX_mux|Out[6]~36_combout ;
wire \CPU|SR2MUX_mux|Out[6]~39_combout ;
wire \CPU|SR2MUX_mux|Out[6]~40_combout ;
wire \CPU|ALU|Add0~11 ;
wire \CPU|ALU|Add0~12_combout ;
wire \CPU|ALU|Mux9~2_combout ;
wire \CPU|alu_gate|Out[6]~3_combout ;
wire \S[6]~input_o ;
wire \MEMIO|Data_CPU_signal[6]~8_combout ;
wire \MEMIO|Data_CPU_signal[6]~9_combout ;
wire \CPU|alu_gate|Out[6]~2_combout ;
wire \CPU|PC|R~13_combout ;
wire \CPU|ADDR1MUX_mux|Out[6]~11_combout ;
wire \CPU|ADDR2MUX_mux|Mux9~0_combout ;
wire \CPU|add_adder[5]~11 ;
wire \CPU|add_adder[6]~12_combout ;
wire \CPU|PC_adder|Add1~11 ;
wire \CPU|PC_adder|Add1~12_combout ;
wire \CPU|PC|R~14_combout ;
wire \CPU|pc_gate|Out[6]~102_combout ;
wire \CPU|pc_gate|Out[6]~103_combout ;
wire \CPU|pc_gate|Out[6]~104_combout ;
wire \CPU|SR2MUX_mux|Out[7]~43_combout ;
wire \CPU|SR2MUX_mux|Out[7]~44_combout ;
wire \CPU|SR2MUX_mux|Out[7]~41_combout ;
wire \CPU|SR2MUX_mux|Out[7]~42_combout ;
wire \CPU|SR2MUX_mux|Out[7]~45_combout ;
wire \CPU|SR2MUX_mux|Out[7]~46_combout ;
wire \CPU|REGFILE|Mux8~0_combout ;
wire \CPU|REGFILE|Mux8~1_combout ;
wire \CPU|REGFILE|Mux8~2_combout ;
wire \CPU|REGFILE|Mux8~3_combout ;
wire \CPU|REGFILE|Mux8~4_combout ;
wire \CPU|ALU|Add0~13 ;
wire \CPU|ALU|Add0~14_combout ;
wire \CPU|pc_gate|Out[7]~136_combout ;
wire \CPU|pc_gate|Out[7]~108_combout ;
wire \MEMIO|Data_CPU_signal[6]~10_combout ;
wire \MEMIO|Data_CPU_signal[11]~11_combout ;
wire \S[7]~input_o ;
wire \CPU|PC|R~15_combout ;
wire \CPU|PC_adder|Add1~13 ;
wire \CPU|PC_adder|Add1~14_combout ;
wire \CPU|PC|R~16_combout ;
wire \CPU|ADDR1MUX_mux|Out[7]~12_combout ;
wire \CPU|ADDR2MUX_mux|Mux8~0_combout ;
wire \CPU|add_adder[6]~13 ;
wire \CPU|add_adder[7]~14_combout ;
wire \CPU|pc_gate|Out[7]~105_combout ;
wire \CPU|mdr_gate_PC|Out[7]~0_combout ;
wire \CPU|pc_gate|Out[7]~106_combout ;
wire \CPU|pc_gate|Out[7]~107_combout ;
wire \CPU|pc_gate|Out[7]~109_combout ;
wire \CPU|SR2MUX_mux|Out[8]~47_combout ;
wire \CPU|SR2MUX_mux|Out[8]~48_combout ;
wire \CPU|SR2MUX_mux|Out[8]~49_combout ;
wire \CPU|SR2MUX_mux|Out[8]~50_combout ;
wire \CPU|SR2MUX_mux|Out[8]~51_combout ;
wire \CPU|SR2MUX_mux|Out[8]~52_combout ;
wire \CPU|pc_gate|Out[8]~137_combout ;
wire \CPU|REGFILE|Mux7~2_combout ;
wire \CPU|REGFILE|Mux7~3_combout ;
wire \CPU|REGFILE|Mux7~0_combout ;
wire \CPU|REGFILE|Mux7~1_combout ;
wire \CPU|REGFILE|Mux7~4_combout ;
wire \CPU|ALU|Add0~15 ;
wire \CPU|ALU|Add0~16_combout ;
wire \CPU|pc_gate|Out[8]~113_combout ;
wire \S[8]~input_o ;
wire \CPU|ADDR1MUX_mux|Out[8]~13_combout ;
wire \CPU|ADDR2MUX_mux|Mux0~0_combout ;
wire \CPU|add_adder[7]~15 ;
wire \CPU|add_adder[8]~16_combout ;
wire \CPU|PC_adder|Add1~15 ;
wire \CPU|PC_adder|Add1~16_combout ;
wire \CPU|PC|R~17_combout ;
wire \CPU|PC|R~18_combout ;
wire \CPU|pc_gate|Out[8]~110_combout ;
wire \CPU|mdr_gate_PC|Out[8]~1_combout ;
wire \CPU|pc_gate|Out[8]~111_combout ;
wire \CPU|pc_gate|Out[8]~112_combout ;
wire \CPU|pc_gate|Out[8]~114_combout ;
wire \CPU|REGFILE|Mux6~2_combout ;
wire \CPU|REGFILE|Mux6~3_combout ;
wire \CPU|REGFILE|Mux6~0_combout ;
wire \CPU|REGFILE|Mux6~1_combout ;
wire \CPU|REGFILE|Mux6~4_combout ;
wire \CPU|PC|R~19_combout ;
wire \CPU|PC_adder|Add1~17 ;
wire \CPU|PC_adder|Add1~18_combout ;
wire \CPU|PC|R~20_combout ;
wire \CPU|ADDR1MUX_mux|Out[9]~14_combout ;
wire \CPU|add_adder[8]~17 ;
wire \CPU|add_adder[9]~18_combout ;
wire \CPU|mdr_gate_PC|Out[9]~2_combout ;
wire \CPU|pc_gate|Out[9]~115_combout ;
wire \CPU|pc_gate|Out[9]~116_combout ;
wire \S[9]~input_o ;
wire \CPU|pc_gate|Out[9]~117_combout ;
wire \CPU|SR2MUX_mux|Out[9]~55_combout ;
wire \CPU|SR2MUX_mux|Out[9]~56_combout ;
wire \CPU|SR2MUX_mux|Out[9]~53_combout ;
wire \CPU|SR2MUX_mux|Out[9]~54_combout ;
wire \CPU|SR2MUX_mux|Out[9]~57_combout ;
wire \CPU|SR2MUX_mux|Out[9]~58_combout ;
wire \CPU|pc_gate|Out[9]~138_combout ;
wire \CPU|ALU|Add0~17 ;
wire \CPU|ALU|Add0~18_combout ;
wire \CPU|pc_gate|Out[9]~118_combout ;
wire \CPU|pc_gate|Out[9]~119_combout ;
wire \CPU|mdr_gate_PC|Out[10]~3_combout ;
wire \CPU|SR2MUX_mux|Out[10]~61_combout ;
wire \CPU|SR2MUX_mux|Out[10]~62_combout ;
wire \CPU|SR2MUX_mux|Out[10]~59_combout ;
wire \CPU|SR2MUX_mux|Out[10]~60_combout ;
wire \CPU|SR2MUX_mux|Out[10]~63_combout ;
wire \CPU|SR2MUX_mux|Out[10]~64_combout ;
wire \CPU|REGFILE|Mux5~2_combout ;
wire \CPU|REGFILE|Mux5~3_combout ;
wire \CPU|REGFILE|Mux5~0_combout ;
wire \CPU|REGFILE|Mux5~1_combout ;
wire \CPU|REGFILE|Mux5~4_combout ;
wire \CPU|alu_gate|Out[10]~4_combout ;
wire \CPU|ALU|Add0~19 ;
wire \CPU|ALU|Add0~20_combout ;
wire \CPU|alu_gate|Out[10]~5_combout ;
wire \S[10]~input_o ;
wire \MEMIO|Data_CPU_signal~12_combout ;
wire \MEMIO|Data_CPU_signal[10]~13_combout ;
wire \CPU|PC_adder|Add1~19 ;
wire \CPU|PC_adder|Add1~20_combout ;
wire \CPU|PC|R~21_combout ;
wire \CPU|PC|R~22_combout ;
wire \CPU|ADDR1MUX_mux|Out[10]~15_combout ;
wire \CPU|add_adder[9]~19 ;
wire \CPU|add_adder[10]~20_combout ;
wire \CPU|pc_gate|Out[10]~120_combout ;
wire \CPU|pc_gate|Out[10]~121_combout ;
wire \CPU|mdr_gate_PC|Out[11]~4_combout ;
wire \CPU|REGFILE|Mux4~2_combout ;
wire \CPU|REGFILE|Mux4~3_combout ;
wire \CPU|REGFILE|Mux4~0_combout ;
wire \CPU|REGFILE|Mux4~1_combout ;
wire \CPU|REGFILE|Mux4~4_combout ;
wire \CPU|SR2MUX_mux|Out[11]~67_combout ;
wire \CPU|SR2MUX_mux|Out[11]~68_combout ;
wire \CPU|SR2MUX_mux|Out[11]~65_combout ;
wire \CPU|SR2MUX_mux|Out[11]~66_combout ;
wire \CPU|SR2MUX_mux|Out[11]~69_combout ;
wire \CPU|SR2MUX_mux|Out[11]~70_combout ;
wire \CPU|alu_gate|Out[11]~6_combout ;
wire \CPU|ALU|Add0~21 ;
wire \CPU|ALU|Add0~22_combout ;
wire \CPU|alu_gate|Out[11]~7_combout ;
wire \CPU|PC_adder|Add1~21 ;
wire \CPU|PC_adder|Add1~22_combout ;
wire \CPU|PC|R~23_combout ;
wire \CPU|ADDR1MUX_mux|Out[11]~16_combout ;
wire \CPU|add_adder[10]~21 ;
wire \CPU|add_adder[11]~22_combout ;
wire \CPU|PC|R~24_combout ;
wire \CPU|pc_gate|Out[11]~122_combout ;
wire \S[11]~input_o ;
wire \MEMIO|Data_CPU_signal[11]~14_combout ;
wire \CPU|pc_gate|Out[11]~123_combout ;
wire \CPU|mdr_gate_PC|Out[12]~5_combout ;
wire \MEMIO|Data_CPU_signal[12]~15_combout ;
wire \S[12]~input_o ;
wire \MEMIO|Data_CPU_signal[12]~16_combout ;
wire \CPU|PC|R~25_combout ;
wire \CPU|PC_adder|Add1~23 ;
wire \CPU|PC_adder|Add1~24_combout ;
wire \CPU|PC|R~26_combout ;
wire \CPU|REGFILE|Mux3~2_combout ;
wire \CPU|REGFILE|Mux3~3_combout ;
wire \CPU|REGFILE|Mux3~0_combout ;
wire \CPU|REGFILE|Mux3~1_combout ;
wire \CPU|REGFILE|Mux3~4_combout ;
wire \CPU|ADDR1MUX_mux|Out[12]~17_combout ;
wire \CPU|add_adder[11]~23 ;
wire \CPU|add_adder[12]~24_combout ;
wire \CPU|pc_gate|Out[12]~124_combout ;
wire \CPU|SR2MUX_mux|Out[12]~71_combout ;
wire \CPU|SR2MUX_mux|Out[12]~72_combout ;
wire \CPU|SR2MUX_mux|Out[12]~73_combout ;
wire \CPU|SR2MUX_mux|Out[12]~74_combout ;
wire \CPU|SR2MUX_mux|Out[12]~75_combout ;
wire \CPU|SR2MUX_mux|Out[12]~76_combout ;
wire \CPU|alu_gate|Out[12]~8_combout ;
wire \CPU|ALU|Add0~23 ;
wire \CPU|ALU|Add0~24_combout ;
wire \CPU|alu_gate|Out[12]~9_combout ;
wire \CPU|pc_gate|Out[12]~125_combout ;
wire \CPU|PC_adder|Add1~25 ;
wire \CPU|PC_adder|Add1~26_combout ;
wire \CPU|PC|R~27_combout ;
wire \CPU|REGFILE|Mux2~2_combout ;
wire \CPU|REGFILE|Mux2~3_combout ;
wire \CPU|REGFILE|Mux2~0_combout ;
wire \CPU|REGFILE|Mux2~1_combout ;
wire \CPU|REGFILE|Mux2~4_combout ;
wire \CPU|ADDR1MUX_mux|Out[13]~18_combout ;
wire \CPU|add_adder[12]~25 ;
wire \CPU|add_adder[13]~26_combout ;
wire \CPU|PC|R~28_combout ;
wire \CPU|pc_gate|Out[13]~126_combout ;
wire \S[13]~input_o ;
wire \MEMIO|Data_CPU_signal[13]~17_combout ;
wire \CPU|SR2MUX_mux|Out[13]~79_combout ;
wire \CPU|SR2MUX_mux|Out[13]~80_combout ;
wire \CPU|SR2MUX_mux|Out[13]~77_combout ;
wire \CPU|SR2MUX_mux|Out[13]~78_combout ;
wire \CPU|SR2MUX_mux|Out[13]~81_combout ;
wire \CPU|SR2MUX_mux|Out[13]~82_combout ;
wire \CPU|ALU|Add0~25 ;
wire \CPU|ALU|Add0~26_combout ;
wire \CPU|alu_gate|Out[13]~10_combout ;
wire \CPU|alu_gate|Out[13]~11_combout ;
wire \CPU|mdr_gate_PC|Out[13]~6_combout ;
wire \CPU|pc_gate|Out[13]~127_combout ;
wire \CPU|mdr_gate_PC|Out[14]~7_combout ;
wire \CPU|REGFILE|Mux1~0_combout ;
wire \CPU|REGFILE|Mux1~1_combout ;
wire \CPU|REGFILE|R0|R[14]~feeder_combout ;
wire \CPU|REGFILE|Mux1~2_combout ;
wire \CPU|REGFILE|Mux1~3_combout ;
wire \CPU|REGFILE|Mux1~4_combout ;
wire \CPU|SR2MUX_mux|Out[14]~83_combout ;
wire \CPU|SR2MUX_mux|Out[14]~84_combout ;
wire \CPU|SR2MUX_mux|Out[14]~85_combout ;
wire \CPU|SR2MUX_mux|Out[14]~86_combout ;
wire \CPU|SR2MUX_mux|Out[14]~87_combout ;
wire \CPU|SR2MUX_mux|Out[14]~88_combout ;
wire \CPU|ALU|Add0~27 ;
wire \CPU|ALU|Add0~28_combout ;
wire \CPU|alu_gate|Out[14]~12_combout ;
wire \CPU|alu_gate|Out[14]~13_combout ;
wire \S[14]~input_o ;
wire \MEMIO|Data_CPU_signal[14]~18_combout ;
wire \MEMIO|Data_CPU_signal[14]~19_combout ;
wire \CPU|PC|R~29_combout ;
wire \CPU|PC_adder|Add1~27 ;
wire \CPU|PC_adder|Add1~28_combout ;
wire \CPU|ADDR1MUX_mux|Out[14]~19_combout ;
wire \CPU|add_adder[13]~27 ;
wire \CPU|add_adder[14]~28_combout ;
wire \CPU|PC|R~30_combout ;
wire \CPU|pc_gate|Out[14]~128_combout ;
wire \CPU|pc_gate|Out[14]~129_combout ;
wire \CPU|PC|R~31_combout ;
wire \CPU|PC_adder|Add1~29 ;
wire \CPU|PC_adder|Add1~30_combout ;
wire \CPU|PC|R~32_combout ;
wire \CPU|REGFILE|Mux0~0_combout ;
wire \CPU|REGFILE|Mux0~1_combout ;
wire \CPU|REGFILE|Mux0~2_combout ;
wire \CPU|REGFILE|Mux0~3_combout ;
wire \CPU|REGFILE|Mux0~4_combout ;
wire \CPU|ADDR1MUX_mux|Out[15]~20_combout ;
wire \CPU|add_adder[14]~29 ;
wire \CPU|add_adder[15]~30_combout ;
wire \CPU|pc_gate|Out[15]~130_combout ;
wire \CPU|mdr_gate_PC|Out[15]~8_combout ;
wire \CPU|SR2MUX_mux|Out[15]~89_combout ;
wire \CPU|SR2MUX_mux|Out[15]~90_combout ;
wire \CPU|SR2MUX_mux|Out[15]~91_combout ;
wire \CPU|SR2MUX_mux|Out[15]~92_combout ;
wire \CPU|SR2MUX_mux|Out[15]~93_combout ;
wire \CPU|SR2MUX_mux|Out[15]~94_combout ;
wire \CPU|alu_gate|Out[15]~14_combout ;
wire \CPU|ALU|Add0~29 ;
wire \CPU|ALU|Add0~30_combout ;
wire \CPU|alu_gate|Out[15]~15_combout ;
wire \MEMIO|Data_CPU_signal~20_combout ;
wire \S[15]~input_o ;
wire \MEMIO|Data_CPU_signal[15]~21_combout ;
wire \CPU|pc_gate|Out[15]~131_combout ;
wire \CPU|LED[0]~0_combout ;
wire \CPU|LED[1]~1_combout ;
wire \CPU|LED[2]~2_combout ;
wire \CPU|LED[3]~3_combout ;
wire \CPU|LED[4]~4_combout ;
wire \CPU|LED[5]~5_combout ;
wire \CPU|LED[6]~6_combout ;
wire \CPU|LED[7]~7_combout ;
wire \CPU|LED[8]~8_combout ;
wire \CPU|LED[9]~9_combout ;
wire \CPU|LED[10]~10_combout ;
wire \CPU|LED[11]~11_combout ;
wire [15:0] \CPU|PC|R ;
wire [2:0] \CPU|NZP_reg|R ;
wire [15:0] \CPU|REGFILE|R7|R ;
wire [15:0] \CPU|MAR|R ;
wire [15:0] \CPU|IR|R ;
wire [15:0] \CPU|REGFILE|R5|R ;
wire [15:0] \CPU|REGFILE|R6|R ;
wire [15:0] \CPU|REGFILE|R4|R ;
wire [15:0] \CPU|REGFILE|R2|R ;
wire [15:0] \CPU|REGFILE|R1|R ;
wire [15:0] \CPU|REGFILE|R0|R ;
wire [15:0] \CPU|REGFILE|R3|R ;
wire [15:0] \CPU|MDR|R ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Bus[0]~output (
	.i(\CPU|pc_gate|Out[0]~76_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[0]~output .bus_hold = "false";
defparam \Bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Bus[1]~output (
	.i(\CPU|pc_gate|Out[1]~83_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[1]~output .bus_hold = "false";
defparam \Bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Bus[2]~output (
	.i(\CPU|pc_gate|Out[2]~87_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[2]~output .bus_hold = "false";
defparam \Bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Bus[3]~output (
	.i(\CPU|pc_gate|Out[3]~92_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[3]~output .bus_hold = "false";
defparam \Bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Bus[4]~output (
	.i(\CPU|pc_gate|Out[4]~97_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[4]~output .bus_hold = "false";
defparam \Bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Bus[5]~output (
	.i(\CPU|pc_gate|Out[5]~101_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[5]~output .bus_hold = "false";
defparam \Bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Bus[6]~output (
	.i(\CPU|pc_gate|Out[6]~104_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[6]~output .bus_hold = "false";
defparam \Bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Bus[7]~output (
	.i(\CPU|pc_gate|Out[7]~109_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[7]~output .bus_hold = "false";
defparam \Bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Bus[8]~output (
	.i(\CPU|pc_gate|Out[8]~114_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[8]~output .bus_hold = "false";
defparam \Bus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Bus[9]~output (
	.i(\CPU|pc_gate|Out[9]~119_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[9]~output .bus_hold = "false";
defparam \Bus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Bus[10]~output (
	.i(\CPU|pc_gate|Out[10]~121_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[10]~output .bus_hold = "false";
defparam \Bus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Bus[11]~output (
	.i(\CPU|pc_gate|Out[11]~123_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[11]~output .bus_hold = "false";
defparam \Bus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Bus[12]~output (
	.i(\CPU|pc_gate|Out[12]~125_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[12]~output .bus_hold = "false";
defparam \Bus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Bus[13]~output (
	.i(\CPU|pc_gate|Out[13]~127_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[13]~output .bus_hold = "false";
defparam \Bus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Bus[14]~output (
	.i(\CPU|pc_gate|Out[14]~129_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[14]~output .bus_hold = "false";
defparam \Bus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Bus[15]~output (
	.i(\CPU|pc_gate|Out[15]~131_combout ),
	.oe(\CPU|pc_gate|Out[0]~78_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[15]~output .bus_hold = "false";
defparam \Bus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \A[0]~output (
	.i(\CPU|MAR|R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \A[1]~output (
	.i(\CPU|MAR|R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \A[2]~output (
	.i(\CPU|MAR|R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \A[3]~output (
	.i(\CPU|MAR|R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \A[4]~output (
	.i(\CPU|MAR|R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[4]~output .bus_hold = "false";
defparam \A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \A[5]~output (
	.i(\CPU|MAR|R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[5]~output .bus_hold = "false";
defparam \A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \A[6]~output (
	.i(\CPU|MAR|R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[6]~output .bus_hold = "false";
defparam \A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \A[7]~output (
	.i(\CPU|MAR|R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[7]~output .bus_hold = "false";
defparam \A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \A[8]~output (
	.i(\CPU|MAR|R [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[8]~output .bus_hold = "false";
defparam \A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \A[9]~output (
	.i(\CPU|MAR|R [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[9]~output .bus_hold = "false";
defparam \A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \A[10]~output (
	.i(\CPU|MAR|R [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[10]~output .bus_hold = "false";
defparam \A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \A[11]~output (
	.i(\CPU|MAR|R [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[11]~output .bus_hold = "false";
defparam \A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \A[12]~output (
	.i(\CPU|MAR|R [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[12]~output .bus_hold = "false";
defparam \A[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \A[13]~output (
	.i(\CPU|MAR|R [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[13]~output .bus_hold = "false";
defparam \A[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \A[14]~output (
	.i(\CPU|MAR|R [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[14]~output .bus_hold = "false";
defparam \A[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \A[15]~output (
	.i(\CPU|MAR|R [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[15]~output .bus_hold = "false";
defparam \A[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \A[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[16]~output .bus_hold = "false";
defparam \A[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \A[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[17]~output .bus_hold = "false";
defparam \A[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \A[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[18]~output .bus_hold = "false";
defparam \A[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \A[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \A[19]~output .bus_hold = "false";
defparam \A[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \LED[0]~output (
	.i(\CPU|LED[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \LED[1]~output (
	.i(\CPU|LED[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \LED[2]~output (
	.i(\CPU|LED[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \LED[3]~output (
	.i(\CPU|LED[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\CPU|LED[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \LED[5]~output (
	.i(\CPU|LED[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \LED[6]~output (
	.i(\CPU|LED[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\CPU|LED[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \LED[8]~output (
	.i(\CPU|LED[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \LED[9]~output (
	.i(\CPU|LED[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \LED[10]~output (
	.i(\CPU|LED[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \LED[11]~output (
	.i(\CPU|LED[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE_out~output (
	.i(!\CPU|control|WideOr15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE_out~output_o ),
	.obar());
// synopsys translate_off
defparam \OE_out~output .bus_hold = "false";
defparam \OE_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE_out~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE_out~output_o ),
	.obar());
// synopsys translate_off
defparam \WE_out~output .bus_hold = "false";
defparam \WE_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE_out~output_o ),
	.obar());
// synopsys translate_off
defparam \CE_out~output .bus_hold = "false";
defparam \CE_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB_out~output_o ),
	.obar());
// synopsys translate_off
defparam \UB_out~output .bus_hold = "false";
defparam \UB_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB_out~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB_out~output_o ),
	.obar());
// synopsys translate_off
defparam \LB_out~output .bus_hold = "false";
defparam \LB_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Bus[15]~input (
	.i(Bus[15]),
	.ibar(gnd),
	.o(\Bus[15]~input_o ));
// synopsys translate_off
defparam \Bus[15]~input .bus_hold = "false";
defparam \Bus[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
cycloneive_lcell_comb \CPU|MAR|R~16 (
// Equation(s):
// \CPU|MAR|R~16_combout  = (\Reset~input_o  & \Bus[15]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus[15]~input_o ),
	.cin(gnd),
	.combout(\CPU|MAR|R~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~16 .lut_mask = 16'hCC00;
defparam \CPU|MAR|R~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y9_N23
dffeas \CPU|control|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_35~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_32 .is_wysiwyg = "true";
defparam \CPU|control|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Bus[12]~input (
	.i(Bus[12]),
	.ibar(gnd),
	.o(\Bus[12]~input_o ));
// synopsys translate_off
defparam \Bus[12]~input .bus_hold = "false";
defparam \Bus[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneive_lcell_comb \CPU|MAR|R~13 (
// Equation(s):
// \CPU|MAR|R~13_combout  = (\Reset~input_o  & \Bus[12]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus[12]~input_o ),
	.cin(gnd),
	.combout(\CPU|MAR|R~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~13 .lut_mask = 16'hCC00;
defparam \CPU|MAR|R~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N13
dffeas \CPU|IR|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[12] .is_wysiwyg = "true";
defparam \CPU|IR|R[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Bus[14]~input (
	.i(Bus[14]),
	.ibar(gnd),
	.o(\Bus[14]~input_o ));
// synopsys translate_off
defparam \Bus[14]~input .bus_hold = "false";
defparam \Bus[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
cycloneive_lcell_comb \CPU|MAR|R~15 (
// Equation(s):
// \CPU|MAR|R~15_combout  = (\Bus[14]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Bus[14]~input_o ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~15 .lut_mask = 16'hC0C0;
defparam \CPU|MAR|R~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N11
dffeas \CPU|IR|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[14] .is_wysiwyg = "true";
defparam \CPU|IR|R[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Bus[13]~input (
	.i(Bus[13]),
	.ibar(gnd),
	.o(\Bus[13]~input_o ));
// synopsys translate_off
defparam \Bus[13]~input .bus_hold = "false";
defparam \Bus[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N26
cycloneive_lcell_comb \CPU|MAR|R~14 (
// Equation(s):
// \CPU|MAR|R~14_combout  = (\Reset~input_o  & \Bus[13]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~14 .lut_mask = 16'hC0C0;
defparam \CPU|MAR|R~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N3
dffeas \CPU|IR|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[13] .is_wysiwyg = "true";
defparam \CPU|IR|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N18
cycloneive_lcell_comb \CPU|control|WideOr0~0 (
// Equation(s):
// \CPU|control|WideOr0~0_combout  = (\CPU|IR|R [15] & ((\CPU|IR|R [13]) # (\CPU|IR|R [12] $ (!\CPU|IR|R [14])))) # (!\CPU|IR|R [15] & (((!\CPU|IR|R [14] & \CPU|IR|R [13]))))

	.dataa(\CPU|IR|R [15]),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|IR|R [14]),
	.datad(\CPU|IR|R [13]),
	.cin(gnd),
	.combout(\CPU|control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|WideOr0~0 .lut_mask = 16'hAF82;
defparam \CPU|control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N0
cycloneive_lcell_comb \CPU|control|Selector0~0 (
// Equation(s):
// \CPU|control|Selector0~0_combout  = (\Continue~input_o  & (\CPU|control|State.S_32~q  & ((\CPU|control|WideOr0~0_combout )))) # (!\Continue~input_o  & ((\CPU|control|State.PauseIR1~q ) # ((\CPU|control|State.S_32~q  & \CPU|control|WideOr0~0_combout ))))

	.dataa(\Continue~input_o ),
	.datab(\CPU|control|State.S_32~q ),
	.datac(\CPU|control|State.PauseIR1~q ),
	.datad(\CPU|control|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CPU|control|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector0~0 .lut_mask = 16'hDC50;
defparam \CPU|control|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N1
dffeas \CPU|control|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.PauseIR1 .is_wysiwyg = "true";
defparam \CPU|control|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N14
cycloneive_lcell_comb \CPU|control|Selector1~0 (
// Equation(s):
// \CPU|control|Selector1~0_combout  = (\Continue~input_o  & ((\CPU|control|State.PauseIR2~q ) # (\CPU|control|State.PauseIR1~q )))

	.dataa(\Continue~input_o ),
	.datab(gnd),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\CPU|control|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\CPU|control|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector1~0 .lut_mask = 16'hAAA0;
defparam \CPU|control|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N15
dffeas \CPU|control|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.PauseIR2 .is_wysiwyg = "true";
defparam \CPU|control|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Bus[11]~input (
	.i(Bus[11]),
	.ibar(gnd),
	.o(\Bus[11]~input_o ));
// synopsys translate_off
defparam \Bus[11]~input .bus_hold = "false";
defparam \Bus[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N28
cycloneive_lcell_comb \CPU|MAR|R~12 (
// Equation(s):
// \CPU|MAR|R~12_combout  = (\Reset~input_o  & \Bus[11]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus[11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~12 .lut_mask = 16'hC0C0;
defparam \CPU|MAR|R~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N19
dffeas \CPU|IR|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[11] .is_wysiwyg = "true";
defparam \CPU|IR|R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N2
cycloneive_lcell_comb \CPU|NZP_logic|Equal0~0 (
// Equation(s):
// \CPU|NZP_logic|Equal0~0_combout  = (\Bus[11]~input_o ) # ((\Bus[14]~input_o ) # ((\Bus[13]~input_o ) # (\Bus[12]~input_o )))

	.dataa(\Bus[11]~input_o ),
	.datab(\Bus[14]~input_o ),
	.datac(\Bus[13]~input_o ),
	.datad(\Bus[12]~input_o ),
	.cin(gnd),
	.combout(\CPU|NZP_logic|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_logic|Equal0~0 .lut_mask = 16'hFFFE;
defparam \CPU|NZP_logic|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Bus[6]~input (
	.i(Bus[6]),
	.ibar(gnd),
	.o(\Bus[6]~input_o ));
// synopsys translate_off
defparam \Bus[6]~input .bus_hold = "false";
defparam \Bus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Bus[3]~input (
	.i(Bus[3]),
	.ibar(gnd),
	.o(\Bus[3]~input_o ));
// synopsys translate_off
defparam \Bus[3]~input .bus_hold = "false";
defparam \Bus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Bus[4]~input (
	.i(Bus[4]),
	.ibar(gnd),
	.o(\Bus[4]~input_o ));
// synopsys translate_off
defparam \Bus[4]~input .bus_hold = "false";
defparam \Bus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Bus[5]~input (
	.i(Bus[5]),
	.ibar(gnd),
	.o(\Bus[5]~input_o ));
// synopsys translate_off
defparam \Bus[5]~input .bus_hold = "false";
defparam \Bus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneive_lcell_comb \CPU|NZP_logic|Equal0~2 (
// Equation(s):
// \CPU|NZP_logic|Equal0~2_combout  = (\Bus[6]~input_o ) # ((\Bus[3]~input_o ) # ((\Bus[4]~input_o ) # (\Bus[5]~input_o )))

	.dataa(\Bus[6]~input_o ),
	.datab(\Bus[3]~input_o ),
	.datac(\Bus[4]~input_o ),
	.datad(\Bus[5]~input_o ),
	.cin(gnd),
	.combout(\CPU|NZP_logic|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_logic|Equal0~2 .lut_mask = 16'hFFFE;
defparam \CPU|NZP_logic|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Bus[0]~input (
	.i(Bus[0]),
	.ibar(gnd),
	.o(\Bus[0]~input_o ));
// synopsys translate_off
defparam \Bus[0]~input .bus_hold = "false";
defparam \Bus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Bus[1]~input (
	.i(Bus[1]),
	.ibar(gnd),
	.o(\Bus[1]~input_o ));
// synopsys translate_off
defparam \Bus[1]~input .bus_hold = "false";
defparam \Bus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Bus[2]~input (
	.i(Bus[2]),
	.ibar(gnd),
	.o(\Bus[2]~input_o ));
// synopsys translate_off
defparam \Bus[2]~input .bus_hold = "false";
defparam \Bus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
cycloneive_lcell_comb \CPU|NZP_logic|Equal0~3 (
// Equation(s):
// \CPU|NZP_logic|Equal0~3_combout  = (\Bus[0]~input_o ) # ((\Bus[1]~input_o ) # (\Bus[2]~input_o ))

	.dataa(\Bus[0]~input_o ),
	.datab(gnd),
	.datac(\Bus[1]~input_o ),
	.datad(\Bus[2]~input_o ),
	.cin(gnd),
	.combout(\CPU|NZP_logic|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_logic|Equal0~3 .lut_mask = 16'hFFFA;
defparam \CPU|NZP_logic|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Bus[9]~input (
	.i(Bus[9]),
	.ibar(gnd),
	.o(\Bus[9]~input_o ));
// synopsys translate_off
defparam \Bus[9]~input .bus_hold = "false";
defparam \Bus[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Bus[10]~input (
	.i(Bus[10]),
	.ibar(gnd),
	.o(\Bus[10]~input_o ));
// synopsys translate_off
defparam \Bus[10]~input .bus_hold = "false";
defparam \Bus[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Bus[8]~input (
	.i(Bus[8]),
	.ibar(gnd),
	.o(\Bus[8]~input_o ));
// synopsys translate_off
defparam \Bus[8]~input .bus_hold = "false";
defparam \Bus[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Bus[7]~input (
	.i(Bus[7]),
	.ibar(gnd),
	.o(\Bus[7]~input_o ));
// synopsys translate_off
defparam \Bus[7]~input .bus_hold = "false";
defparam \Bus[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N12
cycloneive_lcell_comb \CPU|NZP_logic|Equal0~1 (
// Equation(s):
// \CPU|NZP_logic|Equal0~1_combout  = (\Bus[9]~input_o ) # ((\Bus[10]~input_o ) # ((\Bus[8]~input_o ) # (\Bus[7]~input_o )))

	.dataa(\Bus[9]~input_o ),
	.datab(\Bus[10]~input_o ),
	.datac(\Bus[8]~input_o ),
	.datad(\Bus[7]~input_o ),
	.cin(gnd),
	.combout(\CPU|NZP_logic|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_logic|Equal0~1 .lut_mask = 16'hFFFE;
defparam \CPU|NZP_logic|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneive_lcell_comb \CPU|NZP_logic|Equal0~4 (
// Equation(s):
// \CPU|NZP_logic|Equal0~4_combout  = (\CPU|NZP_logic|Equal0~0_combout ) # ((\CPU|NZP_logic|Equal0~2_combout ) # ((\CPU|NZP_logic|Equal0~3_combout ) # (\CPU|NZP_logic|Equal0~1_combout )))

	.dataa(\CPU|NZP_logic|Equal0~0_combout ),
	.datab(\CPU|NZP_logic|Equal0~2_combout ),
	.datac(\CPU|NZP_logic|Equal0~3_combout ),
	.datad(\CPU|NZP_logic|Equal0~1_combout ),
	.cin(gnd),
	.combout(\CPU|NZP_logic|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_logic|Equal0~4 .lut_mask = 16'hFFFE;
defparam \CPU|NZP_logic|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneive_lcell_comb \CPU|NZP_reg|R~3 (
// Equation(s):
// \CPU|NZP_reg|R~3_combout  = (!\Bus[15]~input_o  & (!\CPU|NZP_logic|Equal0~4_combout  & \Reset~input_o ))

	.dataa(\Bus[15]~input_o ),
	.datab(\CPU|NZP_logic|Equal0~4_combout ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|NZP_reg|R~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_reg|R~3 .lut_mask = 16'h1100;
defparam \CPU|NZP_reg|R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N30
cycloneive_lcell_comb \CPU|control|Decoder0~6 (
// Equation(s):
// \CPU|control|Decoder0~6_combout  = (\CPU|IR|R [15] & (\CPU|control|State.S_32~q  & !\CPU|IR|R [13]))

	.dataa(\CPU|IR|R [15]),
	.datab(gnd),
	.datac(\CPU|control|State.S_32~q ),
	.datad(\CPU|IR|R [13]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~6 .lut_mask = 16'h00A0;
defparam \CPU|control|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N14
cycloneive_lcell_comb \CPU|control|Decoder0~10 (
// Equation(s):
// \CPU|control|Decoder0~10_combout  = (\CPU|IR|R [12] & (\CPU|control|Decoder0~6_combout  & !\CPU|IR|R [14]))

	.dataa(gnd),
	.datab(\CPU|IR|R [12]),
	.datac(\CPU|control|Decoder0~6_combout ),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~10 .lut_mask = 16'h00C0;
defparam \CPU|control|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N15
dffeas \CPU|control|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Decoder0~10_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_09 .is_wysiwyg = "true";
defparam \CPU|control|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N8
cycloneive_lcell_comb \CPU|control|Decoder0~0 (
// Equation(s):
// \CPU|control|Decoder0~0_combout  = (!\CPU|IR|R [15] & (\CPU|IR|R [14] & (\CPU|control|State.S_32~q  & \CPU|IR|R [13])))

	.dataa(\CPU|IR|R [15]),
	.datab(\CPU|IR|R [14]),
	.datac(\CPU|control|State.S_32~q ),
	.datad(\CPU|IR|R [13]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~0 .lut_mask = 16'h4000;
defparam \CPU|control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N24
cycloneive_lcell_comb \CPU|control|Decoder0~1 (
// Equation(s):
// \CPU|control|Decoder0~1_combout  = (\CPU|control|Decoder0~0_combout  & !\CPU|IR|R [12])

	.dataa(gnd),
	.datab(\CPU|control|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [12]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~1 .lut_mask = 16'h00CC;
defparam \CPU|control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N25
dffeas \CPU|control|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_06 .is_wysiwyg = "true";
defparam \CPU|control|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N23
dffeas \CPU|control|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_06~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_25_1 .is_wysiwyg = "true";
defparam \CPU|control|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N9
dffeas \CPU|control|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_25_1~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_25_2 .is_wysiwyg = "true";
defparam \CPU|control|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N19
dffeas \CPU|control|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_25_2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_27 .is_wysiwyg = "true";
defparam \CPU|control|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N26
cycloneive_lcell_comb \CPU|control|Decoder0~8 (
// Equation(s):
// \CPU|control|Decoder0~8_combout  = (\CPU|control|Decoder0~3_combout  & (\CPU|IR|R [12] & !\CPU|IR|R [14]))

	.dataa(gnd),
	.datab(\CPU|control|Decoder0~3_combout ),
	.datac(\CPU|IR|R [12]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~8 .lut_mask = 16'h00C0;
defparam \CPU|control|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N27
dffeas \CPU|control|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Decoder0~8_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_01 .is_wysiwyg = "true";
defparam \CPU|control|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N4
cycloneive_lcell_comb \CPU|control|WideOr22~0 (
// Equation(s):
// \CPU|control|WideOr22~0_combout  = (!\CPU|control|State.S_05~q  & (!\CPU|control|State.S_09~q  & (!\CPU|control|State.S_27~q  & !\CPU|control|State.S_01~q )))

	.dataa(\CPU|control|State.S_05~q ),
	.datab(\CPU|control|State.S_09~q ),
	.datac(\CPU|control|State.S_27~q ),
	.datad(\CPU|control|State.S_01~q ),
	.cin(gnd),
	.combout(\CPU|control|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|WideOr22~0 .lut_mask = 16'h0001;
defparam \CPU|control|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneive_lcell_comb \CPU|NZP_reg|R[1]~1 (
// Equation(s):
// \CPU|NZP_reg|R[1]~1_combout  = (!\CPU|control|WideOr22~0_combout ) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\CPU|control|WideOr22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|NZP_reg|R[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_reg|R[1]~1 .lut_mask = 16'h5F5F;
defparam \CPU|NZP_reg|R[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \CPU|NZP_reg|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|NZP_reg|R~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|NZP_reg|R[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|NZP_reg|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|NZP_reg|R[1] .is_wysiwyg = "true";
defparam \CPU|NZP_reg|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N30
cycloneive_lcell_comb \CPU|MAR|R~11 (
// Equation(s):
// \CPU|MAR|R~11_combout  = (\Reset~input_o  & \Bus[10]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~11 .lut_mask = 16'hC0C0;
defparam \CPU|MAR|R~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N29
dffeas \CPU|IR|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[10] .is_wysiwyg = "true";
defparam \CPU|IR|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneive_lcell_comb \CPU|NZP_reg|R~2 (
// Equation(s):
// \CPU|NZP_reg|R~2_combout  = (\CPU|control|WideOr22~0_combout  & ((\CPU|NZP_reg|R [2]))) # (!\CPU|control|WideOr22~0_combout  & (\Bus[15]~input_o ))

	.dataa(\Bus[15]~input_o ),
	.datab(\CPU|control|WideOr22~0_combout ),
	.datac(\CPU|NZP_reg|R [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|NZP_reg|R~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_reg|R~2 .lut_mask = 16'hE2E2;
defparam \CPU|NZP_reg|R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N25
dffeas \CPU|NZP_reg|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|NZP_reg|R~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|NZP_reg|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|NZP_reg|R[2] .is_wysiwyg = "true";
defparam \CPU|NZP_reg|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N10
cycloneive_lcell_comb \CPU|BEN_reg|R~1 (
// Equation(s):
// \CPU|BEN_reg|R~1_combout  = (\CPU|IR|R [11] & ((\CPU|NZP_reg|R [2]) # ((\CPU|NZP_reg|R [1] & \CPU|IR|R [10])))) # (!\CPU|IR|R [11] & (\CPU|NZP_reg|R [1] & (\CPU|IR|R [10])))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|NZP_reg|R [1]),
	.datac(\CPU|IR|R [10]),
	.datad(\CPU|NZP_reg|R [2]),
	.cin(gnd),
	.combout(\CPU|BEN_reg|R~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BEN_reg|R~1 .lut_mask = 16'hEAC0;
defparam \CPU|BEN_reg|R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N28
cycloneive_lcell_comb \CPU|MAR|R~10 (
// Equation(s):
// \CPU|MAR|R~10_combout  = (\Bus[9]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bus[9]~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|MAR|R~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~10 .lut_mask = 16'hF000;
defparam \CPU|MAR|R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N27
dffeas \CPU|IR|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[9] .is_wysiwyg = "true";
defparam \CPU|IR|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneive_lcell_comb \CPU|NZP_reg|R~0 (
// Equation(s):
// \CPU|NZP_reg|R~0_combout  = (!\Bus[15]~input_o  & (\CPU|NZP_logic|Equal0~4_combout  & \Reset~input_o ))

	.dataa(\Bus[15]~input_o ),
	.datab(\CPU|NZP_logic|Equal0~4_combout ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|NZP_reg|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|NZP_reg|R~0 .lut_mask = 16'h4400;
defparam \CPU|NZP_reg|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N21
dffeas \CPU|NZP_reg|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|NZP_reg|R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|NZP_reg|R[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|NZP_reg|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|NZP_reg|R[0] .is_wysiwyg = "true";
defparam \CPU|NZP_reg|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N24
cycloneive_lcell_comb \CPU|BEN_reg|R~0 (
// Equation(s):
// \CPU|BEN_reg|R~0_combout  = (\CPU|IR|R [9] & \CPU|NZP_reg|R [0])

	.dataa(\CPU|IR|R [9]),
	.datab(gnd),
	.datac(\CPU|NZP_reg|R [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|BEN_reg|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BEN_reg|R~0 .lut_mask = 16'hA0A0;
defparam \CPU|BEN_reg|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N20
cycloneive_lcell_comb \CPU|BEN_reg|R~2 (
// Equation(s):
// \CPU|BEN_reg|R~2_combout  = (\CPU|control|State.S_32~q  & ((\CPU|BEN_reg|R~1_combout ) # ((\CPU|BEN_reg|R~0_combout )))) # (!\CPU|control|State.S_32~q  & (((\CPU|BEN_reg|R~q ))))

	.dataa(\CPU|control|State.S_32~q ),
	.datab(\CPU|BEN_reg|R~1_combout ),
	.datac(\CPU|BEN_reg|R~q ),
	.datad(\CPU|BEN_reg|R~0_combout ),
	.cin(gnd),
	.combout(\CPU|BEN_reg|R~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|BEN_reg|R~2 .lut_mask = 16'hFAD8;
defparam \CPU|BEN_reg|R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N21
dffeas \CPU|BEN_reg|R (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|BEN_reg|R~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|BEN_reg|R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|BEN_reg|R .is_wysiwyg = "true";
defparam \CPU|BEN_reg|R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N6
cycloneive_lcell_comb \CPU|control|Decoder0~5 (
// Equation(s):
// \CPU|control|Decoder0~5_combout  = (!\CPU|IR|R [12] & (!\CPU|IR|R [14] & \CPU|control|Decoder0~3_combout ))

	.dataa(\CPU|IR|R [12]),
	.datab(gnd),
	.datac(\CPU|IR|R [14]),
	.datad(\CPU|control|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~5 .lut_mask = 16'h0500;
defparam \CPU|control|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N7
dffeas \CPU|control|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_00 .is_wysiwyg = "true";
defparam \CPU|control|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N20
cycloneive_lcell_comb \CPU|control|Selector2~0 (
// Equation(s):
// \CPU|control|Selector2~0_combout  = (\CPU|control|State.PauseIR2~q  & (((!\CPU|BEN_reg|R~q  & \CPU|control|State.S_00~q )) # (!\Continue~input_o ))) # (!\CPU|control|State.PauseIR2~q  & (!\CPU|BEN_reg|R~q  & (\CPU|control|State.S_00~q )))

	.dataa(\CPU|control|State.PauseIR2~q ),
	.datab(\CPU|BEN_reg|R~q ),
	.datac(\CPU|control|State.S_00~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\CPU|control|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector2~0 .lut_mask = 16'h30BA;
defparam \CPU|control|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
cycloneive_lcell_comb \CPU|control|Selector15~0 (
// Equation(s):
// \CPU|control|Selector15~0_combout  = (\CPU|control|State.S_00~q  & \CPU|BEN_reg|R~q )

	.dataa(\CPU|control|State.S_00~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|BEN_reg|R~q ),
	.cin(gnd),
	.combout(\CPU|control|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector15~0 .lut_mask = 16'hAA00;
defparam \CPU|control|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N23
dffeas \CPU|control|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_22 .is_wysiwyg = "true";
defparam \CPU|control|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N12
cycloneive_lcell_comb \CPU|control|Decoder0~7 (
// Equation(s):
// \CPU|control|Decoder0~7_combout  = (!\CPU|IR|R [12] & (\CPU|IR|R [14] & \CPU|control|Decoder0~6_combout ))

	.dataa(\CPU|IR|R [12]),
	.datab(\CPU|IR|R [14]),
	.datac(gnd),
	.datad(\CPU|control|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~7 .lut_mask = 16'h4400;
defparam \CPU|control|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N21
dffeas \CPU|control|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|Decoder0~7_combout ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_12 .is_wysiwyg = "true";
defparam \CPU|control|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N16
cycloneive_lcell_comb \CPU|control|Selector2~1 (
// Equation(s):
// \CPU|control|Selector2~1_combout  = (!\CPU|control|State.S_22~q  & !\CPU|control|State.S_12~q )

	.dataa(\CPU|control|State.S_22~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|control|State.S_12~q ),
	.cin(gnd),
	.combout(\CPU|control|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector2~1 .lut_mask = 16'h0055;
defparam \CPU|control|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
cycloneive_lcell_comb \CPU|control|State.Halted~0 (
// Equation(s):
// \CPU|control|State.Halted~0_combout  = (\CPU|control|State.Halted~q ) # (!\Run~input_o )

	.dataa(gnd),
	.datab(\Run~input_o ),
	.datac(\CPU|control|State.Halted~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|control|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|State.Halted~0 .lut_mask = 16'hF3F3;
defparam \CPU|control|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \CPU|control|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.Halted .is_wysiwyg = "true";
defparam \CPU|control|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneive_lcell_comb \CPU|control|Selector2~2 (
// Equation(s):
// \CPU|control|Selector2~2_combout  = (\CPU|control|Selector2~0_combout ) # (((!\Run~input_o  & !\CPU|control|State.Halted~q )) # (!\CPU|control|Selector2~1_combout ))

	.dataa(\Run~input_o ),
	.datab(\CPU|control|Selector2~0_combout ),
	.datac(\CPU|control|Selector2~1_combout ),
	.datad(\CPU|control|State.Halted~q ),
	.cin(gnd),
	.combout(\CPU|control|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector2~2 .lut_mask = 16'hCFDF;
defparam \CPU|control|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N0
cycloneive_lcell_comb \CPU|control|Decoder0~4 (
// Equation(s):
// \CPU|control|Decoder0~4_combout  = (\CPU|control|Decoder0~3_combout  & (!\CPU|IR|R [12] & \CPU|IR|R [14]))

	.dataa(gnd),
	.datab(\CPU|control|Decoder0~3_combout ),
	.datac(\CPU|IR|R [12]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~4 .lut_mask = 16'h0C00;
defparam \CPU|control|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N1
dffeas \CPU|control|State.S_04_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_04_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_04_1 .is_wysiwyg = "true";
defparam \CPU|control|State.S_04_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N2
cycloneive_lcell_comb \CPU|control|Decoder0~2 (
// Equation(s):
// \CPU|control|Decoder0~2_combout  = (\CPU|control|Decoder0~0_combout  & \CPU|IR|R [12])

	.dataa(gnd),
	.datab(\CPU|control|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [12]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~2 .lut_mask = 16'hCC00;
defparam \CPU|control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N3
dffeas \CPU|control|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_07 .is_wysiwyg = "true";
defparam \CPU|control|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N0
cycloneive_lcell_comb \CPU|control|Selector2~3 (
// Equation(s):
// \CPU|control|Selector2~3_combout  = (\CPU|control|Selector2~2_combout ) # ((\CPU|control|State.S_04_1~q ) # ((\CPU|control|State.S_07~q ) # (!\CPU|control|WideOr22~0_combout )))

	.dataa(\CPU|control|Selector2~2_combout ),
	.datab(\CPU|control|State.S_04_1~q ),
	.datac(\CPU|control|WideOr22~0_combout ),
	.datad(\CPU|control|State.S_07~q ),
	.cin(gnd),
	.combout(\CPU|control|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Selector2~3 .lut_mask = 16'hFFEF;
defparam \CPU|control|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N1
dffeas \CPU|control|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_18 .is_wysiwyg = "true";
defparam \CPU|control|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N17
dffeas \CPU|control|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_18~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_33_1 .is_wysiwyg = "true";
defparam \CPU|control|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N4
cycloneive_lcell_comb \CPU|control|State.S_33_2~feeder (
// Equation(s):
// \CPU|control|State.S_33_2~feeder_combout  = \CPU|control|State.S_33_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|control|State.S_33_1~q ),
	.cin(gnd),
	.combout(\CPU|control|State.S_33_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|State.S_33_2~feeder .lut_mask = 16'hFF00;
defparam \CPU|control|State.S_33_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N5
dffeas \CPU|control|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|State.S_33_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_33_2 .is_wysiwyg = "true";
defparam \CPU|control|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N21
dffeas \CPU|control|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|control|State.S_33_2~q ),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_35 .is_wysiwyg = "true";
defparam \CPU|control|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N16
cycloneive_lcell_comb \CPU|IR|R[6]~0 (
// Equation(s):
// \CPU|IR|R[6]~0_combout  = (\CPU|control|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\CPU|control|State.S_35~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|IR|R[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR|R[6]~0 .lut_mask = 16'hCCFF;
defparam \CPU|IR|R[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N13
dffeas \CPU|IR|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[15] .is_wysiwyg = "true";
defparam \CPU|IR|R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N28
cycloneive_lcell_comb \CPU|control|Decoder0~3 (
// Equation(s):
// \CPU|control|Decoder0~3_combout  = (!\CPU|IR|R [15] & (\CPU|control|State.S_32~q  & !\CPU|IR|R [13]))

	.dataa(\CPU|IR|R [15]),
	.datab(gnd),
	.datac(\CPU|control|State.S_32~q ),
	.datad(\CPU|IR|R [13]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~3 .lut_mask = 16'h0050;
defparam \CPU|control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N24
cycloneive_lcell_comb \CPU|control|Decoder0~9 (
// Equation(s):
// \CPU|control|Decoder0~9_combout  = (\CPU|control|Decoder0~3_combout  & (\CPU|IR|R [12] & \CPU|IR|R [14]))

	.dataa(gnd),
	.datab(\CPU|control|Decoder0~3_combout ),
	.datac(\CPU|IR|R [12]),
	.datad(\CPU|IR|R [14]),
	.cin(gnd),
	.combout(\CPU|control|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|Decoder0~9 .lut_mask = 16'hC000;
defparam \CPU|control|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N25
dffeas \CPU|control|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|control|Decoder0~9_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|control|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|control|State.S_05 .is_wysiwyg = "true";
defparam \CPU|control|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N2
cycloneive_lcell_comb \CPU|control|WideOr20 (
// Equation(s):
// \CPU|control|WideOr20~combout  = (\CPU|control|State.S_05~q ) # ((\CPU|control|State.S_09~q ) # ((\CPU|control|State.S_01~q ) # (\CPU|control|State.S_12~q )))

	.dataa(\CPU|control|State.S_05~q ),
	.datab(\CPU|control|State.S_09~q ),
	.datac(\CPU|control|State.S_01~q ),
	.datad(\CPU|control|State.S_12~q ),
	.cin(gnd),
	.combout(\CPU|control|WideOr20~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|WideOr20 .lut_mask = 16'hFFFE;
defparam \CPU|control|WideOr20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N22
cycloneive_lcell_comb \CPU|MAR|R~6 (
// Equation(s):
// \CPU|MAR|R~6_combout  = (\Reset~input_o  & \Bus[5]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~6 .lut_mask = 16'hC0C0;
defparam \CPU|MAR|R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N31
dffeas \CPU|IR|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[5] .is_wysiwyg = "true";
defparam \CPU|IR|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N24
cycloneive_lcell_comb \CPU|control|SR2MUX~0 (
// Equation(s):
// \CPU|control|SR2MUX~0_combout  = (\CPU|IR|R [5] & ((\CPU|control|State.S_05~q ) # ((\CPU|control|State.S_01~q ) # (\CPU|control|State.S_09~q ))))

	.dataa(\CPU|IR|R [5]),
	.datab(\CPU|control|State.S_05~q ),
	.datac(\CPU|control|State.S_01~q ),
	.datad(\CPU|control|State.S_09~q ),
	.cin(gnd),
	.combout(\CPU|control|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|SR2MUX~0 .lut_mask = 16'hAAA8;
defparam \CPU|control|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
cycloneive_lcell_comb \CPU|MAR|R~3 (
// Equation(s):
// \CPU|MAR|R~3_combout  = (\Bus[2]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Bus[2]~input_o ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~3 .lut_mask = 16'hC0C0;
defparam \CPU|MAR|R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N21
dffeas \CPU|IR|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[2] .is_wysiwyg = "true";
defparam \CPU|IR|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
cycloneive_lcell_comb \CPU|MAR|R~2 (
// Equation(s):
// \CPU|MAR|R~2_combout  = (\Reset~input_o  & \Bus[1]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\Bus[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~2 .lut_mask = 16'hC0C0;
defparam \CPU|MAR|R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N11
dffeas \CPU|IR|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[1] .is_wysiwyg = "true";
defparam \CPU|IR|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
cycloneive_lcell_comb \CPU|MAR|R~0 (
// Equation(s):
// \CPU|MAR|R~0_combout  = (\Reset~input_o  & \Bus[0]~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\Bus[0]~input_o ),
	.cin(gnd),
	.combout(\CPU|MAR|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~0 .lut_mask = 16'hCC00;
defparam \CPU|MAR|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N28
cycloneive_lcell_comb \CPU|DRMUX_mux|Mux15~0 (
// Equation(s):
// \CPU|DRMUX_mux|Mux15~0_combout  = (\CPU|IR|R [9]) # (\CPU|control|State.S_04_1~q )

	.dataa(\CPU|IR|R [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|control|State.S_04_1~q ),
	.cin(gnd),
	.combout(\CPU|DRMUX_mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DRMUX_mux|Mux15~0 .lut_mask = 16'hFFAA;
defparam \CPU|DRMUX_mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N26
cycloneive_lcell_comb \CPU|REGFILE|R1|R[14]~0 (
// Equation(s):
// \CPU|REGFILE|R1|R[14]~0_combout  = (!\CPU|IR|R [11] & (!\CPU|control|WideOr22~0_combout  & !\CPU|control|State.S_04_1~q ))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|control|WideOr22~0_combout ),
	.datac(gnd),
	.datad(\CPU|control|State.S_04_1~q ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R1|R[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[14]~0 .lut_mask = 16'h0011;
defparam \CPU|REGFILE|R1|R[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N20
cycloneive_lcell_comb \CPU|DRMUX_mux|Mux14~0 (
// Equation(s):
// \CPU|DRMUX_mux|Mux14~0_combout  = (\CPU|IR|R [10]) # (\CPU|control|State.S_04_1~q )

	.dataa(gnd),
	.datab(\CPU|IR|R [10]),
	.datac(gnd),
	.datad(\CPU|control|State.S_04_1~q ),
	.cin(gnd),
	.combout(\CPU|DRMUX_mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|DRMUX_mux|Mux14~0 .lut_mask = 16'hFFCC;
defparam \CPU|DRMUX_mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N26
cycloneive_lcell_comb \CPU|REGFILE|R0|R[1]~0 (
// Equation(s):
// \CPU|REGFILE|R0|R[1]~0_combout  = ((!\CPU|DRMUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R[14]~0_combout  & !\CPU|DRMUX_mux|Mux14~0_combout ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\CPU|DRMUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R1|R[14]~0_combout ),
	.datad(\CPU|DRMUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R0|R[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[1]~0 .lut_mask = 16'h5575;
defparam \CPU|REGFILE|R0|R[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N15
dffeas \CPU|REGFILE|R0|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[0] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N0
cycloneive_lcell_comb \CPU|REGFILE|R1|R[14]~1 (
// Equation(s):
// \CPU|REGFILE|R1|R[14]~1_combout  = ((\CPU|DRMUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R[14]~0_combout  & !\CPU|DRMUX_mux|Mux14~0_combout ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\CPU|DRMUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R1|R[14]~0_combout ),
	.datad(\CPU|DRMUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R1|R[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[14]~1 .lut_mask = 16'h55D5;
defparam \CPU|REGFILE|R1|R[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N17
dffeas \CPU|REGFILE|R1|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[0] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N5
dffeas \CPU|IR|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[0] .is_wysiwyg = "true";
defparam \CPU|IR|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N16
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[0]~2 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[0]~2_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [0]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [0]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R0|R [0]),
	.datac(\CPU|REGFILE|R1|R [0]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[0]~2 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N14
cycloneive_lcell_comb \CPU|REGFILE|R2|R[11]~0 (
// Equation(s):
// \CPU|REGFILE|R2|R[11]~0_combout  = ((!\CPU|DRMUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R[14]~0_combout  & \CPU|DRMUX_mux|Mux14~0_combout ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\CPU|DRMUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R1|R[14]~0_combout ),
	.datad(\CPU|DRMUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R2|R[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[11]~0 .lut_mask = 16'h7555;
defparam \CPU|REGFILE|R2|R[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N21
dffeas \CPU|REGFILE|R2|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[0] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N22
cycloneive_lcell_comb \CPU|REGFILE|R3|R[9]~0 (
// Equation(s):
// \CPU|REGFILE|R3|R[9]~0_combout  = ((\CPU|DRMUX_mux|Mux15~0_combout  & (\CPU|DRMUX_mux|Mux14~0_combout  & \CPU|REGFILE|R1|R[14]~0_combout ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\CPU|DRMUX_mux|Mux15~0_combout ),
	.datac(\CPU|DRMUX_mux|Mux14~0_combout ),
	.datad(\CPU|REGFILE|R1|R[14]~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R3|R[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[9]~0 .lut_mask = 16'hD555;
defparam \CPU|REGFILE|R3|R[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N19
dffeas \CPU|REGFILE|R3|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[0] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N20
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[0]~3 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[0]~3_combout  = (\CPU|SR2MUX_mux|Out[0]~2_combout  & (((\CPU|REGFILE|R3|R [0])) # (!\CPU|IR|R [1]))) # (!\CPU|SR2MUX_mux|Out[0]~2_combout  & (\CPU|IR|R [1] & (\CPU|REGFILE|R2|R [0])))

	.dataa(\CPU|SR2MUX_mux|Out[0]~2_combout ),
	.datab(\CPU|IR|R [1]),
	.datac(\CPU|REGFILE|R2|R [0]),
	.datad(\CPU|REGFILE|R3|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[0]~3 .lut_mask = 16'hEA62;
defparam \CPU|SR2MUX_mux|Out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N8
cycloneive_lcell_comb \CPU|REGFILE|R5|R[8]~0 (
// Equation(s):
// \CPU|REGFILE|R5|R[8]~0_combout  = (\CPU|control|State.S_04_1~q ) # ((\CPU|IR|R [11] & !\CPU|control|WideOr22~0_combout ))

	.dataa(\CPU|IR|R [11]),
	.datab(\CPU|control|WideOr22~0_combout ),
	.datac(gnd),
	.datad(\CPU|control|State.S_04_1~q ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R5|R[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[8]~0 .lut_mask = 16'hFF22;
defparam \CPU|REGFILE|R5|R[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N28
cycloneive_lcell_comb \CPU|REGFILE|R6|R[15]~0 (
// Equation(s):
// \CPU|REGFILE|R6|R[15]~0_combout  = ((\CPU|REGFILE|R5|R[8]~0_combout  & (\CPU|DRMUX_mux|Mux14~0_combout  & !\CPU|DRMUX_mux|Mux15~0_combout ))) # (!\Reset~input_o )

	.dataa(\CPU|REGFILE|R5|R[8]~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\CPU|DRMUX_mux|Mux14~0_combout ),
	.datad(\CPU|DRMUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R6|R[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[15]~0 .lut_mask = 16'h33B3;
defparam \CPU|REGFILE|R6|R[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N1
dffeas \CPU|REGFILE|R6|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[0] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N30
cycloneive_lcell_comb \CPU|REGFILE|R4|R[2]~0 (
// Equation(s):
// \CPU|REGFILE|R4|R[2]~0_combout  = ((\CPU|REGFILE|R5|R[8]~0_combout  & (!\CPU|DRMUX_mux|Mux14~0_combout  & !\CPU|DRMUX_mux|Mux15~0_combout ))) # (!\Reset~input_o )

	.dataa(\CPU|REGFILE|R5|R[8]~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\CPU|DRMUX_mux|Mux14~0_combout ),
	.datad(\CPU|DRMUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R4|R[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[2]~0 .lut_mask = 16'h333B;
defparam \CPU|REGFILE|R4|R[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N31
dffeas \CPU|REGFILE|R4|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[0] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N30
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[0]~0 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[0]~0_combout  = (\CPU|IR|R [1] & ((\CPU|REGFILE|R6|R [0]) # ((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & (((\CPU|REGFILE|R4|R [0] & !\CPU|IR|R [0]))))

	.dataa(\CPU|REGFILE|R6|R [0]),
	.datab(\CPU|IR|R [1]),
	.datac(\CPU|REGFILE|R4|R [0]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[0]~0 .lut_mask = 16'hCCB8;
defparam \CPU|SR2MUX_mux|Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
cycloneive_lcell_comb \CPU|REGFILE|R5|R[8]~1 (
// Equation(s):
// \CPU|REGFILE|R5|R[8]~1_combout  = ((\CPU|REGFILE|R5|R[8]~0_combout  & (!\CPU|DRMUX_mux|Mux14~0_combout  & \CPU|DRMUX_mux|Mux15~0_combout ))) # (!\Reset~input_o )

	.dataa(\CPU|REGFILE|R5|R[8]~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\CPU|DRMUX_mux|Mux14~0_combout ),
	.datad(\CPU|DRMUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R5|R[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[8]~1 .lut_mask = 16'h3B33;
defparam \CPU|REGFILE|R5|R[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N17
dffeas \CPU|REGFILE|R5|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[0] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N16
cycloneive_lcell_comb \CPU|REGFILE|R7|R[1]~0 (
// Equation(s):
// \CPU|REGFILE|R7|R[1]~0_combout  = ((\CPU|REGFILE|R5|R[8]~0_combout  & (\CPU|DRMUX_mux|Mux14~0_combout  & \CPU|DRMUX_mux|Mux15~0_combout ))) # (!\Reset~input_o )

	.dataa(\CPU|REGFILE|R5|R[8]~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\CPU|DRMUX_mux|Mux14~0_combout ),
	.datad(\CPU|DRMUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R7|R[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[1]~0 .lut_mask = 16'hB333;
defparam \CPU|REGFILE|R7|R[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N29
dffeas \CPU|REGFILE|R7|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[0] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N16
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[0]~1 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[0]~1_combout  = (\CPU|IR|R [0] & ((\CPU|SR2MUX_mux|Out[0]~0_combout  & ((\CPU|REGFILE|R7|R [0]))) # (!\CPU|SR2MUX_mux|Out[0]~0_combout  & (\CPU|REGFILE|R5|R [0])))) # (!\CPU|IR|R [0] & (\CPU|SR2MUX_mux|Out[0]~0_combout ))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|SR2MUX_mux|Out[0]~0_combout ),
	.datac(\CPU|REGFILE|R5|R [0]),
	.datad(\CPU|REGFILE|R7|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[0]~1 .lut_mask = 16'hEC64;
defparam \CPU|SR2MUX_mux|Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N14
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[0]~4 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[0]~4_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[0]~1_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[0]~3_combout ))))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|IR|R [2]),
	.datac(\CPU|SR2MUX_mux|Out[0]~3_combout ),
	.datad(\CPU|SR2MUX_mux|Out[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[0]~4 .lut_mask = 16'hA820;
defparam \CPU|SR2MUX_mux|Out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N12
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[0]~5 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[0]~5_combout  = (\CPU|SR2MUX_mux|Out[0]~4_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [0]))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[0]~4_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[0]~5 .lut_mask = 16'hDDCC;
defparam \CPU|SR2MUX_mux|Out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~132 (
// Equation(s):
// \CPU|pc_gate|Out[0]~132_combout  = (\CPU|control|State.S_09~q ) # ((\CPU|control|State.S_12~q ) # ((\CPU|control|State.S_05~q  & \CPU|SR2MUX_mux|Out[0]~5_combout )))

	.dataa(\CPU|control|State.S_05~q ),
	.datab(\CPU|control|State.S_09~q ),
	.datac(\CPU|SR2MUX_mux|Out[0]~5_combout ),
	.datad(\CPU|control|State.S_12~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~132 .lut_mask = 16'hFFEC;
defparam \CPU|pc_gate|Out[0]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N12
cycloneive_lcell_comb \CPU|MAR|R[0]~17 (
// Equation(s):
// \CPU|MAR|R[0]~17_combout  = (!\CPU|control|State.S_07~q  & !\CPU|control|State.S_06~q )

	.dataa(gnd),
	.datab(\CPU|control|State.S_07~q ),
	.datac(gnd),
	.datad(\CPU|control|State.S_06~q ),
	.cin(gnd),
	.combout(\CPU|MAR|R[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[0]~17 .lut_mask = 16'h0033;
defparam \CPU|MAR|R[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
cycloneive_lcell_comb \CPU|MAR|R~9 (
// Equation(s):
// \CPU|MAR|R~9_combout  = (\Bus[8]~input_o  & \Reset~input_o )

	.dataa(\Bus[8]~input_o ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~9 .lut_mask = 16'hA0A0;
defparam \CPU|MAR|R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N9
dffeas \CPU|IR|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[8] .is_wysiwyg = "true";
defparam \CPU|IR|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N18
cycloneive_lcell_comb \CPU|SR1MUX_mux|Mux13~0 (
// Equation(s):
// \CPU|SR1MUX_mux|Mux13~0_combout  = (\CPU|MAR|R[0]~17_combout  & ((\CPU|control|State.S_12~q  & (\CPU|IR|R [8])) # (!\CPU|control|State.S_12~q  & ((\CPU|IR|R [11]))))) # (!\CPU|MAR|R[0]~17_combout  & (\CPU|IR|R [8]))

	.dataa(\CPU|MAR|R[0]~17_combout ),
	.datab(\CPU|IR|R [8]),
	.datac(\CPU|IR|R [11]),
	.datad(\CPU|control|State.S_12~q ),
	.cin(gnd),
	.combout(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR1MUX_mux|Mux13~0 .lut_mask = 16'hCCE4;
defparam \CPU|SR1MUX_mux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N0
cycloneive_lcell_comb \CPU|MAR|R~7 (
// Equation(s):
// \CPU|MAR|R~7_combout  = (\Bus[6]~input_o  & \Reset~input_o )

	.dataa(\Bus[6]~input_o ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MAR|R~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~7 .lut_mask = 16'hA0A0;
defparam \CPU|MAR|R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N17
dffeas \CPU|IR|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[6] .is_wysiwyg = "true";
defparam \CPU|IR|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N16
cycloneive_lcell_comb \CPU|SR1MUX_mux|Mux15~0 (
// Equation(s):
// \CPU|SR1MUX_mux|Mux15~0_combout  = (\CPU|control|State.S_12~q  & (((\CPU|IR|R [6])))) # (!\CPU|control|State.S_12~q  & ((\CPU|MAR|R[0]~17_combout  & (\CPU|IR|R [9])) # (!\CPU|MAR|R[0]~17_combout  & ((\CPU|IR|R [6])))))

	.dataa(\CPU|IR|R [9]),
	.datab(\CPU|control|State.S_12~q ),
	.datac(\CPU|IR|R [6]),
	.datad(\CPU|MAR|R[0]~17_combout ),
	.cin(gnd),
	.combout(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR1MUX_mux|Mux15~0 .lut_mask = 16'hE2F0;
defparam \CPU|SR1MUX_mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneive_lcell_comb \CPU|MAR|R~8 (
// Equation(s):
// \CPU|MAR|R~8_combout  = (\Bus[7]~input_o  & \Reset~input_o )

	.dataa(gnd),
	.datab(\Bus[7]~input_o ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|MAR|R~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~8 .lut_mask = 16'hCC00;
defparam \CPU|MAR|R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y8_N31
dffeas \CPU|IR|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[7] .is_wysiwyg = "true";
defparam \CPU|IR|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N30
cycloneive_lcell_comb \CPU|SR1MUX_mux|Mux14~0 (
// Equation(s):
// \CPU|SR1MUX_mux|Mux14~0_combout  = (\CPU|control|State.S_12~q  & (((\CPU|IR|R [7])))) # (!\CPU|control|State.S_12~q  & ((\CPU|MAR|R[0]~17_combout  & (\CPU|IR|R [10])) # (!\CPU|MAR|R[0]~17_combout  & ((\CPU|IR|R [7])))))

	.dataa(\CPU|IR|R [10]),
	.datab(\CPU|control|State.S_12~q ),
	.datac(\CPU|IR|R [7]),
	.datad(\CPU|MAR|R[0]~17_combout ),
	.cin(gnd),
	.combout(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR1MUX_mux|Mux14~0 .lut_mask = 16'hE2F0;
defparam \CPU|SR1MUX_mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N8
cycloneive_lcell_comb \CPU|REGFILE|Mux15~0 (
// Equation(s):
// \CPU|REGFILE|Mux15~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R6|R [0]) # (\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (\CPU|REGFILE|R4|R [0] & ((!\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R4|R [0]),
	.datab(\CPU|REGFILE|R6|R [0]),
	.datac(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux15~0 .lut_mask = 16'hF0CA;
defparam \CPU|REGFILE|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N28
cycloneive_lcell_comb \CPU|REGFILE|Mux15~1 (
// Equation(s):
// \CPU|REGFILE|Mux15~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux15~0_combout  & ((\CPU|REGFILE|R7|R [0]))) # (!\CPU|REGFILE|Mux15~0_combout  & (\CPU|REGFILE|R5|R [0])))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R5|R [0]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R7|R [0]),
	.datad(\CPU|REGFILE|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux15~1 .lut_mask = 16'hF388;
defparam \CPU|REGFILE|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N14
cycloneive_lcell_comb \CPU|REGFILE|Mux15~2 (
// Equation(s):
// \CPU|REGFILE|Mux15~2_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R [0])) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// ((\CPU|REGFILE|R0|R [0])))))

	.dataa(\CPU|REGFILE|R1|R [0]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R0|R [0]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux15~2 .lut_mask = 16'hEE30;
defparam \CPU|REGFILE|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N18
cycloneive_lcell_comb \CPU|REGFILE|Mux15~3 (
// Equation(s):
// \CPU|REGFILE|Mux15~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux15~2_combout  & ((\CPU|REGFILE|R3|R [0]))) # (!\CPU|REGFILE|Mux15~2_combout  & (\CPU|REGFILE|R2|R [0])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux15~2_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|REGFILE|R2|R [0]),
	.datac(\CPU|REGFILE|R3|R [0]),
	.datad(\CPU|REGFILE|Mux15~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux15~3 .lut_mask = 16'hF588;
defparam \CPU|REGFILE|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N16
cycloneive_lcell_comb \CPU|REGFILE|Mux15~4 (
// Equation(s):
// \CPU|REGFILE|Mux15~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux15~1_combout )) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux15~3_combout )))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(\CPU|REGFILE|Mux15~1_combout ),
	.datac(gnd),
	.datad(\CPU|REGFILE|Mux15~3_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux15~4 .lut_mask = 16'hDD88;
defparam \CPU|REGFILE|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N0
cycloneive_lcell_comb \CPU|ALU|Add0~0 (
// Equation(s):
// \CPU|ALU|Add0~0_combout  = (\CPU|REGFILE|Mux15~4_combout  & (\CPU|SR2MUX_mux|Out[0]~5_combout  $ (VCC))) # (!\CPU|REGFILE|Mux15~4_combout  & (\CPU|SR2MUX_mux|Out[0]~5_combout  & VCC))
// \CPU|ALU|Add0~1  = CARRY((\CPU|REGFILE|Mux15~4_combout  & \CPU|SR2MUX_mux|Out[0]~5_combout ))

	.dataa(\CPU|REGFILE|Mux15~4_combout ),
	.datab(\CPU|SR2MUX_mux|Out[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ALU|Add0~0_combout ),
	.cout(\CPU|ALU|Add0~1 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~0 .lut_mask = 16'h6688;
defparam \CPU|ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneive_lcell_comb \CPU|control|WideOr19 (
// Equation(s):
// \CPU|control|WideOr19~combout  = (\CPU|control|State.S_12~q ) # (\CPU|control|State.S_05~q )

	.dataa(gnd),
	.datab(\CPU|control|State.S_12~q ),
	.datac(gnd),
	.datad(\CPU|control|State.S_05~q ),
	.cin(gnd),
	.combout(\CPU|control|WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|WideOr19 .lut_mask = 16'hFFCC;
defparam \CPU|control|WideOr19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~75 (
// Equation(s):
// \CPU|pc_gate|Out[0]~75_combout  = (\CPU|pc_gate|Out[0]~132_combout  & ((\CPU|REGFILE|Mux15~4_combout  $ (!\CPU|control|WideOr19~combout )))) # (!\CPU|pc_gate|Out[0]~132_combout  & (\CPU|ALU|Add0~0_combout  & ((!\CPU|control|WideOr19~combout ))))

	.dataa(\CPU|pc_gate|Out[0]~132_combout ),
	.datab(\CPU|ALU|Add0~0_combout ),
	.datac(\CPU|REGFILE|Mux15~4_combout ),
	.datad(\CPU|control|WideOr19~combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~75 .lut_mask = 16'hA04E;
defparam \CPU|pc_gate|Out[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneive_lcell_comb \CPU|MAR|R[8]~feeder (
// Equation(s):
// \CPU|MAR|R[8]~feeder_combout  = \CPU|MAR|R~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~9_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[8]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N6
cycloneive_lcell_comb \CPU|MAR|R[0]~1 (
// Equation(s):
// \CPU|MAR|R[0]~1_combout  = ((\CPU|control|State.S_06~q ) # ((\CPU|control|State.S_18~q ) # (\CPU|control|State.S_07~q ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\CPU|control|State.S_06~q ),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|control|State.S_07~q ),
	.cin(gnd),
	.combout(\CPU|MAR|R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[0]~1 .lut_mask = 16'hFFFD;
defparam \CPU|MAR|R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N31
dffeas \CPU|MAR|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[8] .is_wysiwyg = "true";
defparam \CPU|MAR|R[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y7_N25
dffeas \CPU|MAR|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[7] .is_wysiwyg = "true";
defparam \CPU|MAR|R[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y7_N13
dffeas \CPU|MAR|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[9] .is_wysiwyg = "true";
defparam \CPU|MAR|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N10
cycloneive_lcell_comb \CPU|MAR|R[6]~feeder (
// Equation(s):
// \CPU|MAR|R[6]~feeder_combout  = \CPU|MAR|R~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~7_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N11
dffeas \CPU|MAR|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[6] .is_wysiwyg = "true";
defparam \CPU|MAR|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneive_lcell_comb \MEMIO|Equal0~2 (
// Equation(s):
// \MEMIO|Equal0~2_combout  = (\CPU|MAR|R [8] & (\CPU|MAR|R [7] & (\CPU|MAR|R [9] & \CPU|MAR|R [6])))

	.dataa(\CPU|MAR|R [8]),
	.datab(\CPU|MAR|R [7]),
	.datac(\CPU|MAR|R [9]),
	.datad(\CPU|MAR|R [6]),
	.cin(gnd),
	.combout(\MEMIO|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Equal0~2 .lut_mask = 16'h8000;
defparam \MEMIO|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \CPU|MAR|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[1] .is_wysiwyg = "true";
defparam \CPU|MAR|R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N3
dffeas \CPU|MAR|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[14] .is_wysiwyg = "true";
defparam \CPU|MAR|R[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N9
dffeas \CPU|MAR|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[15] .is_wysiwyg = "true";
defparam \CPU|MAR|R[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N1
dffeas \CPU|MAR|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[2] .is_wysiwyg = "true";
defparam \CPU|MAR|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N8
cycloneive_lcell_comb \MEMIO|Equal0~0 (
// Equation(s):
// \MEMIO|Equal0~0_combout  = (\CPU|MAR|R [1] & (\CPU|MAR|R [14] & (\CPU|MAR|R [15] & \CPU|MAR|R [2])))

	.dataa(\CPU|MAR|R [1]),
	.datab(\CPU|MAR|R [14]),
	.datac(\CPU|MAR|R [15]),
	.datad(\CPU|MAR|R [2]),
	.cin(gnd),
	.combout(\MEMIO|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Equal0~0 .lut_mask = 16'h8000;
defparam \MEMIO|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N22
cycloneive_lcell_comb \CPU|MAR|R[10]~feeder (
// Equation(s):
// \CPU|MAR|R[10]~feeder_combout  = \CPU|MAR|R~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~11_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[10]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N23
dffeas \CPU|MAR|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[10] .is_wysiwyg = "true";
defparam \CPU|MAR|R[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y7_N5
dffeas \CPU|MAR|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[11] .is_wysiwyg = "true";
defparam \CPU|MAR|R[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y7_N9
dffeas \CPU|MAR|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[13] .is_wysiwyg = "true";
defparam \CPU|MAR|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N18
cycloneive_lcell_comb \CPU|MAR|R[12]~feeder (
// Equation(s):
// \CPU|MAR|R[12]~feeder_combout  = \CPU|MAR|R~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~13_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[12]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N19
dffeas \CPU|MAR|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[12] .is_wysiwyg = "true";
defparam \CPU|MAR|R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N8
cycloneive_lcell_comb \MEMIO|Equal0~1 (
// Equation(s):
// \MEMIO|Equal0~1_combout  = (\CPU|MAR|R [10] & (\CPU|MAR|R [11] & (\CPU|MAR|R [13] & \CPU|MAR|R [12])))

	.dataa(\CPU|MAR|R [10]),
	.datab(\CPU|MAR|R [11]),
	.datac(\CPU|MAR|R [13]),
	.datad(\CPU|MAR|R [12]),
	.cin(gnd),
	.combout(\MEMIO|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Equal0~1 .lut_mask = 16'h8000;
defparam \MEMIO|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \CPU|MAR|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[0] .is_wysiwyg = "true";
defparam \CPU|MAR|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneive_lcell_comb \CPU|MAR|R~5 (
// Equation(s):
// \CPU|MAR|R~5_combout  = (\Reset~input_o  & \Bus[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Bus[4]~input_o ),
	.cin(gnd),
	.combout(\CPU|MAR|R~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~5 .lut_mask = 16'hF000;
defparam \CPU|MAR|R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N6
cycloneive_lcell_comb \CPU|MAR|R[4]~feeder (
// Equation(s):
// \CPU|MAR|R[4]~feeder_combout  = \CPU|MAR|R~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~5_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N7
dffeas \CPU|MAR|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[4] .is_wysiwyg = "true";
defparam \CPU|MAR|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N4
cycloneive_lcell_comb \CPU|MAR|R~4 (
// Equation(s):
// \CPU|MAR|R~4_combout  = (\Reset~input_o  & \Bus[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\Bus[3]~input_o ),
	.cin(gnd),
	.combout(\CPU|MAR|R~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R~4 .lut_mask = 16'hF000;
defparam \CPU|MAR|R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N0
cycloneive_lcell_comb \CPU|MAR|R[3]~feeder (
// Equation(s):
// \CPU|MAR|R[3]~feeder_combout  = \CPU|MAR|R~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~4_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N1
dffeas \CPU|MAR|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[3] .is_wysiwyg = "true";
defparam \CPU|MAR|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N20
cycloneive_lcell_comb \CPU|MAR|R[5]~feeder (
// Equation(s):
// \CPU|MAR|R[5]~feeder_combout  = \CPU|MAR|R~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~6_combout ),
	.cin(gnd),
	.combout(\CPU|MAR|R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MAR|R[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MAR|R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y7_N21
dffeas \CPU|MAR|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MAR|R[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MAR|R[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MAR|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MAR|R[5] .is_wysiwyg = "true";
defparam \CPU|MAR|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N26
cycloneive_lcell_comb \MEMIO|Equal0~3 (
// Equation(s):
// \MEMIO|Equal0~3_combout  = (\CPU|MAR|R [0] & (\CPU|MAR|R [4] & (\CPU|MAR|R [3] & \CPU|MAR|R [5])))

	.dataa(\CPU|MAR|R [0]),
	.datab(\CPU|MAR|R [4]),
	.datac(\CPU|MAR|R [3]),
	.datad(\CPU|MAR|R [5]),
	.cin(gnd),
	.combout(\MEMIO|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Equal0~3 .lut_mask = 16'h8000;
defparam \MEMIO|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N28
cycloneive_lcell_comb \MEMIO|Equal0~4 (
// Equation(s):
// \MEMIO|Equal0~4_combout  = (\MEMIO|Equal0~2_combout  & (\MEMIO|Equal0~0_combout  & (\MEMIO|Equal0~1_combout  & \MEMIO|Equal0~3_combout )))

	.dataa(\MEMIO|Equal0~2_combout ),
	.datab(\MEMIO|Equal0~0_combout ),
	.datac(\MEMIO|Equal0~1_combout ),
	.datad(\MEMIO|Equal0~3_combout ),
	.cin(gnd),
	.combout(\MEMIO|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Equal0~4 .lut_mask = 16'h8000;
defparam \MEMIO|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N0
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux15~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux15~0_combout  = (\CPU|IR|R [0] & ((\CPU|control|State.S_07~q ) # ((\CPU|control|State.S_06~q ) # (\CPU|control|State.S_22~q ))))

	.dataa(\CPU|control|State.S_07~q ),
	.datab(\CPU|control|State.S_06~q ),
	.datac(\CPU|IR|R [0]),
	.datad(\CPU|control|State.S_22~q ),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux15~0 .lut_mask = 16'hF0E0;
defparam \CPU|ADDR2MUX_mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N30
cycloneive_lcell_comb \CPU|PC|R[7]~0 (
// Equation(s):
// \CPU|PC|R[7]~0_combout  = (!\CPU|control|State.S_12~q  & ((\CPU|control|State.S_18~q ) # (\CPU|control|State.S_22~q )))

	.dataa(gnd),
	.datab(\CPU|control|State.S_18~q ),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|control|State.S_12~q ),
	.cin(gnd),
	.combout(\CPU|PC|R[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R[7]~0 .lut_mask = 16'h00FC;
defparam \CPU|PC|R[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
cycloneive_lcell_comb \CPU|PC|R~1 (
// Equation(s):
// \CPU|PC|R~1_combout  = (\CPU|PC|R[7]~0_combout  & (((\CPU|control|Selector2~1_combout )))) # (!\CPU|PC|R[7]~0_combout  & ((\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [0]))) # (!\CPU|control|Selector2~1_combout  & (\Bus[0]~input_o ))))

	.dataa(\Bus[0]~input_o ),
	.datab(\CPU|PC|R [0]),
	.datac(\CPU|PC|R[7]~0_combout ),
	.datad(\CPU|control|Selector2~1_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~1 .lut_mask = 16'hFC0A;
defparam \CPU|PC|R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_lcell_comb \CPU|PC_adder|Add1~0 (
// Equation(s):
// \CPU|PC_adder|Add1~0_combout  = \CPU|PC|R [0] $ (VCC)
// \CPU|PC_adder|Add1~1  = CARRY(\CPU|PC|R [0])

	.dataa(\CPU|PC|R [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|PC_adder|Add1~0_combout ),
	.cout(\CPU|PC_adder|Add1~1 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~0 .lut_mask = 16'h55AA;
defparam \CPU|PC_adder|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
cycloneive_lcell_comb \CPU|PC|R~2 (
// Equation(s):
// \CPU|PC|R~2_combout  = (\CPU|PC|R[7]~0_combout  & ((\CPU|PC|R~1_combout  & (\CPU|PC_adder|Add1~0_combout )) # (!\CPU|PC|R~1_combout  & ((\CPU|add_adder[0]~0_combout ))))) # (!\CPU|PC|R[7]~0_combout  & (\CPU|PC|R~1_combout ))

	.dataa(\CPU|PC|R[7]~0_combout ),
	.datab(\CPU|PC|R~1_combout ),
	.datac(\CPU|PC_adder|Add1~0_combout ),
	.datad(\CPU|add_adder[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~2 .lut_mask = 16'hE6C4;
defparam \CPU|PC|R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N29
dffeas \CPU|PC|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[0] .is_wysiwyg = "true";
defparam \CPU|PC|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N8
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[0]~0 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[0]~0_combout  = (\CPU|control|State.S_22~q  & ((\CPU|PC|R [0]))) # (!\CPU|control|State.S_22~q  & (\CPU|SR1MUX_mux|Mux13~0_combout ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_22~q ),
	.datac(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datad(\CPU|PC|R [0]),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[0]~0 .lut_mask = 16'hFC30;
defparam \CPU|ADDR1MUX_mux|Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N10
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[0]~1 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[0]~1_combout  = (\CPU|control|State.S_22~q  & (((\CPU|ADDR1MUX_mux|Out[0]~0_combout )))) # (!\CPU|control|State.S_22~q  & ((\CPU|ADDR1MUX_mux|Out[0]~0_combout  & (\CPU|REGFILE|Mux15~1_combout )) # (!\CPU|ADDR1MUX_mux|Out[0]~0_combout 
//  & ((\CPU|REGFILE|Mux15~3_combout )))))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(\CPU|REGFILE|Mux15~1_combout ),
	.datac(\CPU|ADDR1MUX_mux|Out[0]~0_combout ),
	.datad(\CPU|REGFILE|Mux15~3_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[0]~1 .lut_mask = 16'hE5E0;
defparam \CPU|ADDR1MUX_mux|Out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N0
cycloneive_lcell_comb \CPU|add_adder[0]~0 (
// Equation(s):
// \CPU|add_adder[0]~0_combout  = (\CPU|ADDR2MUX_mux|Mux15~0_combout  & (\CPU|ADDR1MUX_mux|Out[0]~1_combout  $ (VCC))) # (!\CPU|ADDR2MUX_mux|Mux15~0_combout  & (\CPU|ADDR1MUX_mux|Out[0]~1_combout  & VCC))
// \CPU|add_adder[0]~1  = CARRY((\CPU|ADDR2MUX_mux|Mux15~0_combout  & \CPU|ADDR1MUX_mux|Out[0]~1_combout ))

	.dataa(\CPU|ADDR2MUX_mux|Mux15~0_combout ),
	.datab(\CPU|ADDR1MUX_mux|Out[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|add_adder[0]~0_combout ),
	.cout(\CPU|add_adder[0]~1 ));
// synopsys translate_off
defparam \CPU|add_adder[0]~0 .lut_mask = 16'h6688;
defparam \CPU|add_adder[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N0
cycloneive_lcell_comb \CPU|control|GatePC (
// Equation(s):
// \CPU|control|GatePC~combout  = (\CPU|control|State.S_04_1~q ) # (\CPU|control|State.S_18~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|control|State.S_04_1~q ),
	.datad(\CPU|control|State.S_18~q ),
	.cin(gnd),
	.combout(\CPU|control|GatePC~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|GatePC .lut_mask = 16'hFFF0;
defparam \CPU|control|GatePC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~72 (
// Equation(s):
// \CPU|pc_gate|Out[0]~72_combout  = (\CPU|MAR|R[0]~17_combout  & (((\CPU|PC|R [0]) # (!\CPU|control|GatePC~combout )))) # (!\CPU|MAR|R[0]~17_combout  & (\CPU|add_adder[0]~0_combout  & ((\CPU|PC|R [0]) # (!\CPU|control|GatePC~combout ))))

	.dataa(\CPU|MAR|R[0]~17_combout ),
	.datab(\CPU|add_adder[0]~0_combout ),
	.datac(\CPU|control|GatePC~combout ),
	.datad(\CPU|PC|R [0]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~72 .lut_mask = 16'hEE0E;
defparam \CPU|pc_gate|Out[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
cycloneive_lcell_comb \CPU|MDR|R[0]~feeder (
// Equation(s):
// \CPU|MDR|R[0]~feeder_combout  = \CPU|MAR|R~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MAR|R~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MDR|R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R[0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU|MDR|R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N6
cycloneive_lcell_comb \CPU|MDR|R~0 (
// Equation(s):
// \CPU|MDR|R~0_combout  = (\CPU|control|State.S_25_2~q ) # ((\CPU|control|State.S_33_2~q ) # (!\Reset~input_o ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_25_2~q ),
	.datac(\CPU|control|State.S_33_2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\CPU|MDR|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R~0 .lut_mask = 16'hFCFF;
defparam \CPU|MDR|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \CPU|MDR|R[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[0] .is_wysiwyg = "true";
defparam \CPU|MDR|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~73 (
// Equation(s):
// \CPU|pc_gate|Out[0]~73_combout  = (\CPU|pc_gate|Out[0]~72_combout  & ((\CPU|MDR|R [0]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|pc_gate|Out[0]~72_combout ),
	.datac(\CPU|MDR|R [0]),
	.datad(\CPU|control|State.S_27~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~73 .lut_mask = 16'hC0C4;
defparam \CPU|pc_gate|Out[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N12
cycloneive_lcell_comb \MEMIO|Data_CPU_signal~0 (
// Equation(s):
// \MEMIO|Data_CPU_signal~0_combout  = (\CPU|MAR|R [2] & (!\CPU|MAR|R [1])) # (!\CPU|MAR|R [2] & ((\CPU|MAR|R [0])))

	.dataa(\CPU|MAR|R [1]),
	.datab(\CPU|MAR|R [0]),
	.datac(gnd),
	.datad(\CPU|MAR|R [2]),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal~0 .lut_mask = 16'h55CC;
defparam \MEMIO|Data_CPU_signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N2
cycloneive_lcell_comb \MEMIO|Data_CPU_signal~1 (
// Equation(s):
// \MEMIO|Data_CPU_signal~1_combout  = (!\CPU|MAR|R [3] & (!\CPU|MAR|R [4] & !\CPU|MAR|R [5]))

	.dataa(\CPU|MAR|R [3]),
	.datab(gnd),
	.datac(\CPU|MAR|R [4]),
	.datad(\CPU|MAR|R [5]),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal~1 .lut_mask = 16'h0005;
defparam \MEMIO|Data_CPU_signal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N22
cycloneive_lcell_comb \CPU|control|WideOr15~0 (
// Equation(s):
// \CPU|control|WideOr15~0_combout  = (\CPU|control|State.S_33_2~q ) # ((\CPU|control|State.S_25_2~q ) # ((\CPU|control|State.S_25_1~q ) # (\CPU|control|State.S_33_1~q )))

	.dataa(\CPU|control|State.S_33_2~q ),
	.datab(\CPU|control|State.S_25_2~q ),
	.datac(\CPU|control|State.S_25_1~q ),
	.datad(\CPU|control|State.S_33_1~q ),
	.cin(gnd),
	.combout(\CPU|control|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|WideOr15~0 .lut_mask = 16'hFFFE;
defparam \CPU|control|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N26
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[9]~2 (
// Equation(s):
// \MEMIO|Data_CPU_signal[9]~2_combout  = (\CPU|control|WideOr15~0_combout  & ((!\MEMIO|Data_CPU_signal~1_combout ) # (!\MEMIO|Data_CPU_signal~0_combout )))

	.dataa(\MEMIO|Data_CPU_signal~0_combout ),
	.datab(\MEMIO|Data_CPU_signal~1_combout ),
	.datac(gnd),
	.datad(\CPU|control|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[9]~2 .lut_mask = 16'h7700;
defparam \MEMIO|Data_CPU_signal[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~74 (
// Equation(s):
// \CPU|pc_gate|Out[0]~74_combout  = (\CPU|pc_gate|Out[0]~73_combout  & (((\S[0]~input_o  & \MEMIO|Equal0~4_combout )) # (!\MEMIO|Data_CPU_signal[9]~2_combout )))

	.dataa(\S[0]~input_o ),
	.datab(\MEMIO|Equal0~4_combout ),
	.datac(\CPU|pc_gate|Out[0]~73_combout ),
	.datad(\MEMIO|Data_CPU_signal[9]~2_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~74 .lut_mask = 16'h80F0;
defparam \CPU|pc_gate|Out[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N4
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~76 (
// Equation(s):
// \CPU|pc_gate|Out[0]~76_combout  = (\CPU|pc_gate|Out[0]~74_combout  & ((\CPU|pc_gate|Out[0]~75_combout ) # (!\CPU|control|WideOr20~combout )))

	.dataa(\CPU|control|WideOr20~combout ),
	.datab(gnd),
	.datac(\CPU|pc_gate|Out[0]~75_combout ),
	.datad(\CPU|pc_gate|Out[0]~74_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~76 .lut_mask = 16'hF500;
defparam \CPU|pc_gate|Out[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N10
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~77 (
// Equation(s):
// \CPU|pc_gate|Out[0]~77_combout  = (\CPU|control|State.S_35~q ) # ((\CPU|control|State.S_27~q ) # ((\CPU|control|State.S_18~q ) # (\CPU|control|State.S_04_1~q )))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|control|State.S_18~q ),
	.datad(\CPU|control|State.S_04_1~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~77 .lut_mask = 16'hFFFE;
defparam \CPU|pc_gate|Out[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N12
cycloneive_lcell_comb \CPU|pc_gate|Out[0]~78 (
// Equation(s):
// \CPU|pc_gate|Out[0]~78_combout  = (\CPU|pc_gate|Out[0]~77_combout ) # ((\CPU|control|WideOr20~combout ) # ((\CPU|control|WideOr15~0_combout ) # (!\CPU|MAR|R[0]~17_combout )))

	.dataa(\CPU|pc_gate|Out[0]~77_combout ),
	.datab(\CPU|control|WideOr20~combout ),
	.datac(\CPU|MAR|R[0]~17_combout ),
	.datad(\CPU|control|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[0]~78 .lut_mask = 16'hFFEF;
defparam \CPU|pc_gate|Out[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N23
dffeas \CPU|REGFILE|R7|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[1] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N9
dffeas \CPU|REGFILE|R5|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[1] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N3
dffeas \CPU|REGFILE|R4|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[1] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N17
dffeas \CPU|REGFILE|R6|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[1] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N2
cycloneive_lcell_comb \CPU|REGFILE|Mux14~0 (
// Equation(s):
// \CPU|REGFILE|Mux14~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout ) # ((\CPU|REGFILE|R6|R [1])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (!\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R4|R [1])))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R4|R [1]),
	.datad(\CPU|REGFILE|R6|R [1]),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux14~0 .lut_mask = 16'hBA98;
defparam \CPU|REGFILE|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
cycloneive_lcell_comb \CPU|REGFILE|Mux14~1 (
// Equation(s):
// \CPU|REGFILE|Mux14~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux14~0_combout  & (\CPU|REGFILE|R7|R [1])) # (!\CPU|REGFILE|Mux14~0_combout  & ((\CPU|REGFILE|R5|R [1]))))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux14~0_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|REGFILE|R7|R [1]),
	.datac(\CPU|REGFILE|R5|R [1]),
	.datad(\CPU|REGFILE|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux14~1 .lut_mask = 16'hDDA0;
defparam \CPU|REGFILE|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N17
dffeas \CPU|REGFILE|R2|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[1] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N5
dffeas \CPU|REGFILE|R3|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[1] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N11
dffeas \CPU|REGFILE|R1|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[1] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y8_N7
dffeas \CPU|REGFILE|R0|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[1] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N6
cycloneive_lcell_comb \CPU|REGFILE|Mux14~2 (
// Equation(s):
// \CPU|REGFILE|Mux14~2_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R [1])) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// ((\CPU|REGFILE|R0|R [1])))))

	.dataa(\CPU|REGFILE|R1|R [1]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R0|R [1]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux14~2 .lut_mask = 16'hEE30;
defparam \CPU|REGFILE|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N10
cycloneive_lcell_comb \CPU|REGFILE|Mux14~3 (
// Equation(s):
// \CPU|REGFILE|Mux14~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux14~2_combout  & ((\CPU|REGFILE|R3|R [1]))) # (!\CPU|REGFILE|Mux14~2_combout  & (\CPU|REGFILE|R2|R [1])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux14~2_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|REGFILE|R2|R [1]),
	.datac(\CPU|REGFILE|R3|R [1]),
	.datad(\CPU|REGFILE|Mux14~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux14~3 .lut_mask = 16'hF588;
defparam \CPU|REGFILE|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneive_lcell_comb \CPU|REGFILE|Mux14~4 (
// Equation(s):
// \CPU|REGFILE|Mux14~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux14~1_combout )) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux14~3_combout )))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(\CPU|REGFILE|Mux14~1_combout ),
	.datac(gnd),
	.datad(\CPU|REGFILE|Mux14~3_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux14~4 .lut_mask = 16'hDD88;
defparam \CPU|REGFILE|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[1]~6 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[1]~6_combout  = (\CPU|IR|R [1] & ((\CPU|IR|R [0]) # ((\CPU|REGFILE|R6|R [1])))) # (!\CPU|IR|R [1] & (!\CPU|IR|R [0] & ((\CPU|REGFILE|R4|R [1]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R6|R [1]),
	.datad(\CPU|REGFILE|R4|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[1]~6 .lut_mask = 16'hB9A8;
defparam \CPU|SR2MUX_mux|Out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N8
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[1]~7 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[1]~7_combout  = (\CPU|IR|R [0] & ((\CPU|SR2MUX_mux|Out[1]~6_combout  & (\CPU|REGFILE|R7|R [1])) # (!\CPU|SR2MUX_mux|Out[1]~6_combout  & ((\CPU|REGFILE|R5|R [1]))))) # (!\CPU|IR|R [0] & (((\CPU|SR2MUX_mux|Out[1]~6_combout ))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R7|R [1]),
	.datac(\CPU|REGFILE|R5|R [1]),
	.datad(\CPU|SR2MUX_mux|Out[1]~6_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[1]~7 .lut_mask = 16'hDDA0;
defparam \CPU|SR2MUX_mux|Out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N10
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[1]~8 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[1]~8_combout  = (\CPU|IR|R [1] & (\CPU|IR|R [0])) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & (\CPU|REGFILE|R1|R [1])) # (!\CPU|IR|R [0] & ((\CPU|REGFILE|R0|R [1])))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R1|R [1]),
	.datad(\CPU|REGFILE|R0|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[1]~8 .lut_mask = 16'hD9C8;
defparam \CPU|SR2MUX_mux|Out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[1]~9 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[1]~9_combout  = (\CPU|IR|R [1] & ((\CPU|SR2MUX_mux|Out[1]~8_combout  & ((\CPU|REGFILE|R3|R [1]))) # (!\CPU|SR2MUX_mux|Out[1]~8_combout  & (\CPU|REGFILE|R2|R [1])))) # (!\CPU|IR|R [1] & (((\CPU|SR2MUX_mux|Out[1]~8_combout ))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R2|R [1]),
	.datac(\CPU|REGFILE|R3|R [1]),
	.datad(\CPU|SR2MUX_mux|Out[1]~8_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[1]~9 .lut_mask = 16'hF588;
defparam \CPU|SR2MUX_mux|Out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N30
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[1]~10 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[1]~10_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[1]~7_combout )) # (!\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[1]~9_combout )))))

	.dataa(\CPU|SR2MUX_mux|Out[1]~7_combout ),
	.datab(\CPU|SR2MUX_mux|Out[1]~9_combout ),
	.datac(\CPU|IR|R [2]),
	.datad(\CPU|control|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[1]~10 .lut_mask = 16'hAC00;
defparam \CPU|SR2MUX_mux|Out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N16
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[1]~11 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[1]~11_combout  = (\CPU|SR2MUX_mux|Out[1]~10_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [1]))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|IR|R [1]),
	.datac(gnd),
	.datad(\CPU|SR2MUX_mux|Out[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[1]~11 .lut_mask = 16'hFF44;
defparam \CPU|SR2MUX_mux|Out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N2
cycloneive_lcell_comb \CPU|ALU|Add0~2 (
// Equation(s):
// \CPU|ALU|Add0~2_combout  = (\CPU|REGFILE|Mux14~4_combout  & ((\CPU|SR2MUX_mux|Out[1]~11_combout  & (\CPU|ALU|Add0~1  & VCC)) # (!\CPU|SR2MUX_mux|Out[1]~11_combout  & (!\CPU|ALU|Add0~1 )))) # (!\CPU|REGFILE|Mux14~4_combout  & 
// ((\CPU|SR2MUX_mux|Out[1]~11_combout  & (!\CPU|ALU|Add0~1 )) # (!\CPU|SR2MUX_mux|Out[1]~11_combout  & ((\CPU|ALU|Add0~1 ) # (GND)))))
// \CPU|ALU|Add0~3  = CARRY((\CPU|REGFILE|Mux14~4_combout  & (!\CPU|SR2MUX_mux|Out[1]~11_combout  & !\CPU|ALU|Add0~1 )) # (!\CPU|REGFILE|Mux14~4_combout  & ((!\CPU|ALU|Add0~1 ) # (!\CPU|SR2MUX_mux|Out[1]~11_combout ))))

	.dataa(\CPU|REGFILE|Mux14~4_combout ),
	.datab(\CPU|SR2MUX_mux|Out[1]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~1 ),
	.combout(\CPU|ALU|Add0~2_combout ),
	.cout(\CPU|ALU|Add0~3 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~2 .lut_mask = 16'h9617;
defparam \CPU|ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneive_lcell_comb \CPU|pc_gate|Out[1]~133 (
// Equation(s):
// \CPU|pc_gate|Out[1]~133_combout  = (\CPU|control|State.S_09~q ) # ((\CPU|control|State.S_12~q ) # ((\CPU|control|State.S_05~q  & \CPU|SR2MUX_mux|Out[1]~11_combout )))

	.dataa(\CPU|control|State.S_05~q ),
	.datab(\CPU|control|State.S_09~q ),
	.datac(\CPU|SR2MUX_mux|Out[1]~11_combout ),
	.datad(\CPU|control|State.S_12~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[1]~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[1]~133 .lut_mask = 16'hFFEC;
defparam \CPU|pc_gate|Out[1]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneive_lcell_comb \CPU|pc_gate|Out[1]~82 (
// Equation(s):
// \CPU|pc_gate|Out[1]~82_combout  = (\CPU|pc_gate|Out[1]~133_combout  & ((\CPU|REGFILE|Mux14~4_combout  $ (!\CPU|control|WideOr19~combout )))) # (!\CPU|pc_gate|Out[1]~133_combout  & (\CPU|ALU|Add0~2_combout  & ((!\CPU|control|WideOr19~combout ))))

	.dataa(\CPU|ALU|Add0~2_combout ),
	.datab(\CPU|REGFILE|Mux14~4_combout ),
	.datac(\CPU|control|WideOr19~combout ),
	.datad(\CPU|pc_gate|Out[1]~133_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[1]~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[1]~82 .lut_mask = 16'hC30A;
defparam \CPU|pc_gate|Out[1]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
cycloneive_lcell_comb \CPU|MDR|R[1]~feeder (
// Equation(s):
// \CPU|MDR|R[1]~feeder_combout  = \CPU|MAR|R~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~2_combout ),
	.cin(gnd),
	.combout(\CPU|MDR|R[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|MDR|R[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \CPU|MDR|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[1] .is_wysiwyg = "true";
defparam \CPU|MDR|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N16
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux14~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux14~0_combout  = (\CPU|IR|R [1] & ((\CPU|control|State.S_22~q ) # ((\CPU|control|State.S_06~q ) # (\CPU|control|State.S_07~q ))))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(\CPU|control|State.S_06~q ),
	.datac(\CPU|IR|R [1]),
	.datad(\CPU|control|State.S_07~q ),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux14~0 .lut_mask = 16'hF0E0;
defparam \CPU|ADDR2MUX_mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N10
cycloneive_lcell_comb \CPU|PC|R~3 (
// Equation(s):
// \CPU|PC|R~3_combout  = (\CPU|control|Selector2~1_combout  & (((\CPU|PC|R [1]) # (\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (\Bus[1]~input_o  & ((!\CPU|PC|R[7]~0_combout ))))

	.dataa(\Bus[1]~input_o ),
	.datab(\CPU|PC|R [1]),
	.datac(\CPU|control|Selector2~1_combout ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~3 .lut_mask = 16'hF0CA;
defparam \CPU|PC|R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneive_lcell_comb \CPU|PC_adder|Add1~2 (
// Equation(s):
// \CPU|PC_adder|Add1~2_combout  = (\CPU|PC|R [1] & (!\CPU|PC_adder|Add1~1 )) # (!\CPU|PC|R [1] & ((\CPU|PC_adder|Add1~1 ) # (GND)))
// \CPU|PC_adder|Add1~3  = CARRY((!\CPU|PC_adder|Add1~1 ) # (!\CPU|PC|R [1]))

	.dataa(\CPU|PC|R [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~1 ),
	.combout(\CPU|PC_adder|Add1~2_combout ),
	.cout(\CPU|PC_adder|Add1~3 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~2 .lut_mask = 16'h5A5F;
defparam \CPU|PC_adder|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N2
cycloneive_lcell_comb \CPU|PC|R~4 (
// Equation(s):
// \CPU|PC|R~4_combout  = (\CPU|PC|R~3_combout  & (((\CPU|PC_adder|Add1~2_combout ) # (!\CPU|PC|R[7]~0_combout )))) # (!\CPU|PC|R~3_combout  & (\CPU|add_adder[1]~2_combout  & ((\CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|add_adder[1]~2_combout ),
	.datab(\CPU|PC|R~3_combout ),
	.datac(\CPU|PC_adder|Add1~2_combout ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~4 .lut_mask = 16'hE2CC;
defparam \CPU|PC|R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N3
dffeas \CPU|PC|R[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[1] .is_wysiwyg = "true";
defparam \CPU|PC|R[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N12
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[1]~2 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[1]~2_combout  = (\CPU|control|State.S_22~q  & ((\CPU|PC|R [1]))) # (!\CPU|control|State.S_22~q  & (!\CPU|SR1MUX_mux|Mux13~0_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|PC|R [1]),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[1]~2 .lut_mask = 16'hF505;
defparam \CPU|ADDR1MUX_mux|Out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N26
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[1]~3 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[1]~3_combout  = (\CPU|ADDR1MUX_mux|Out[1]~2_combout  & (((\CPU|control|State.S_22~q ) # (\CPU|REGFILE|Mux14~3_combout )))) # (!\CPU|ADDR1MUX_mux|Out[1]~2_combout  & (\CPU|REGFILE|Mux14~1_combout  & (!\CPU|control|State.S_22~q )))

	.dataa(\CPU|ADDR1MUX_mux|Out[1]~2_combout ),
	.datab(\CPU|REGFILE|Mux14~1_combout ),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|REGFILE|Mux14~3_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[1]~3 .lut_mask = 16'hAEA4;
defparam \CPU|ADDR1MUX_mux|Out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N2
cycloneive_lcell_comb \CPU|add_adder[1]~2 (
// Equation(s):
// \CPU|add_adder[1]~2_combout  = (\CPU|ADDR2MUX_mux|Mux14~0_combout  & ((\CPU|ADDR1MUX_mux|Out[1]~3_combout  & (\CPU|add_adder[0]~1  & VCC)) # (!\CPU|ADDR1MUX_mux|Out[1]~3_combout  & (!\CPU|add_adder[0]~1 )))) # (!\CPU|ADDR2MUX_mux|Mux14~0_combout  & 
// ((\CPU|ADDR1MUX_mux|Out[1]~3_combout  & (!\CPU|add_adder[0]~1 )) # (!\CPU|ADDR1MUX_mux|Out[1]~3_combout  & ((\CPU|add_adder[0]~1 ) # (GND)))))
// \CPU|add_adder[1]~3  = CARRY((\CPU|ADDR2MUX_mux|Mux14~0_combout  & (!\CPU|ADDR1MUX_mux|Out[1]~3_combout  & !\CPU|add_adder[0]~1 )) # (!\CPU|ADDR2MUX_mux|Mux14~0_combout  & ((!\CPU|add_adder[0]~1 ) # (!\CPU|ADDR1MUX_mux|Out[1]~3_combout ))))

	.dataa(\CPU|ADDR2MUX_mux|Mux14~0_combout ),
	.datab(\CPU|ADDR1MUX_mux|Out[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[0]~1 ),
	.combout(\CPU|add_adder[1]~2_combout ),
	.cout(\CPU|add_adder[1]~3 ));
// synopsys translate_off
defparam \CPU|add_adder[1]~2 .lut_mask = 16'h9617;
defparam \CPU|add_adder[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
cycloneive_lcell_comb \CPU|pc_gate|Out[1]~79 (
// Equation(s):
// \CPU|pc_gate|Out[1]~79_combout  = (\CPU|control|GatePC~combout  & (\CPU|PC|R [1] & ((\CPU|add_adder[1]~2_combout ) # (\CPU|MAR|R[0]~17_combout )))) # (!\CPU|control|GatePC~combout  & ((\CPU|add_adder[1]~2_combout ) # ((\CPU|MAR|R[0]~17_combout ))))

	.dataa(\CPU|control|GatePC~combout ),
	.datab(\CPU|add_adder[1]~2_combout ),
	.datac(\CPU|MAR|R[0]~17_combout ),
	.datad(\CPU|PC|R [1]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[1]~79 .lut_mask = 16'hFC54;
defparam \CPU|pc_gate|Out[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[1]~80 (
// Equation(s):
// \CPU|pc_gate|Out[1]~80_combout  = (\CPU|pc_gate|Out[1]~79_combout  & ((\CPU|MDR|R [1]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|MDR|R [1]),
	.datac(\CPU|pc_gate|Out[1]~79_combout ),
	.datad(\CPU|control|State.S_27~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[1]~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[1]~80 .lut_mask = 16'hC0D0;
defparam \CPU|pc_gate|Out[1]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneive_lcell_comb \MEMIO|Data_CPU_signal~3 (
// Equation(s):
// \MEMIO|Data_CPU_signal~3_combout  = (\CPU|MAR|R [2] & (!\CPU|MAR|R [1] & !\CPU|MAR|R [0])) # (!\CPU|MAR|R [2] & ((\CPU|MAR|R [0])))

	.dataa(\CPU|MAR|R [1]),
	.datab(gnd),
	.datac(\CPU|MAR|R [2]),
	.datad(\CPU|MAR|R [0]),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal~3 .lut_mask = 16'h0F50;
defparam \MEMIO|Data_CPU_signal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[13]~4 (
// Equation(s):
// \MEMIO|Data_CPU_signal[13]~4_combout  = (\CPU|control|WideOr15~0_combout  & ((!\MEMIO|Data_CPU_signal~3_combout ) # (!\MEMIO|Data_CPU_signal~1_combout )))

	.dataa(\MEMIO|Data_CPU_signal~1_combout ),
	.datab(\MEMIO|Data_CPU_signal~3_combout ),
	.datac(gnd),
	.datad(\CPU|control|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[13]~4 .lut_mask = 16'h7700;
defparam \MEMIO|Data_CPU_signal[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
cycloneive_lcell_comb \CPU|pc_gate|Out[1]~81 (
// Equation(s):
// \CPU|pc_gate|Out[1]~81_combout  = (\CPU|pc_gate|Out[1]~80_combout  & (((\MEMIO|Equal0~4_combout  & \S[1]~input_o )) # (!\MEMIO|Data_CPU_signal[13]~4_combout )))

	.dataa(\MEMIO|Equal0~4_combout ),
	.datab(\CPU|pc_gate|Out[1]~80_combout ),
	.datac(\S[1]~input_o ),
	.datad(\MEMIO|Data_CPU_signal[13]~4_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[1]~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[1]~81 .lut_mask = 16'h80CC;
defparam \CPU|pc_gate|Out[1]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N2
cycloneive_lcell_comb \CPU|pc_gate|Out[1]~83 (
// Equation(s):
// \CPU|pc_gate|Out[1]~83_combout  = (\CPU|pc_gate|Out[1]~81_combout  & ((\CPU|pc_gate|Out[1]~82_combout ) # (!\CPU|control|WideOr20~combout )))

	.dataa(\CPU|control|WideOr20~combout ),
	.datab(\CPU|pc_gate|Out[1]~82_combout ),
	.datac(gnd),
	.datad(\CPU|pc_gate|Out[1]~81_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[1]~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[1]~83 .lut_mask = 16'hDD00;
defparam \CPU|pc_gate|Out[1]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N12
cycloneive_lcell_comb \CPU|control|WideOr18 (
// Equation(s):
// \CPU|control|WideOr18~combout  = (\CPU|control|State.S_09~q ) # (\CPU|control|State.S_12~q )

	.dataa(gnd),
	.datab(\CPU|control|State.S_09~q ),
	.datac(gnd),
	.datad(\CPU|control|State.S_12~q ),
	.cin(gnd),
	.combout(\CPU|control|WideOr18~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|control|WideOr18 .lut_mask = 16'hFFCC;
defparam \CPU|control|WideOr18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N5
dffeas \CPU|REGFILE|R2|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[2] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N21
dffeas \CPU|REGFILE|R3|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[2] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N21
dffeas \CPU|REGFILE|R1|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[2] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y8_N27
dffeas \CPU|REGFILE|R0|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[2] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N26
cycloneive_lcell_comb \CPU|REGFILE|Mux13~2 (
// Equation(s):
// \CPU|REGFILE|Mux13~2_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R [2])) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// ((\CPU|REGFILE|R0|R [2])))))

	.dataa(\CPU|REGFILE|R1|R [2]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R0|R [2]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux13~2 .lut_mask = 16'hEE30;
defparam \CPU|REGFILE|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N20
cycloneive_lcell_comb \CPU|REGFILE|Mux13~3 (
// Equation(s):
// \CPU|REGFILE|Mux13~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux13~2_combout  & ((\CPU|REGFILE|R3|R [2]))) # (!\CPU|REGFILE|Mux13~2_combout  & (\CPU|REGFILE|R2|R [2])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux13~2_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|REGFILE|R2|R [2]),
	.datac(\CPU|REGFILE|R3|R [2]),
	.datad(\CPU|REGFILE|Mux13~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux13~3 .lut_mask = 16'hF588;
defparam \CPU|REGFILE|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N7
dffeas \CPU|REGFILE|R5|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[2] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N7
dffeas \CPU|REGFILE|R7|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[2] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N5
dffeas \CPU|REGFILE|R6|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[2] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N25
dffeas \CPU|REGFILE|R4|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[2] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N18
cycloneive_lcell_comb \CPU|REGFILE|Mux13~0 (
// Equation(s):
// \CPU|REGFILE|Mux13~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [2]) # ((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R4|R [2] & !\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R6|R [2]),
	.datab(\CPU|REGFILE|R4|R [2]),
	.datac(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux13~0 .lut_mask = 16'hF0AC;
defparam \CPU|REGFILE|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N6
cycloneive_lcell_comb \CPU|REGFILE|Mux13~1 (
// Equation(s):
// \CPU|REGFILE|Mux13~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux13~0_combout  & ((\CPU|REGFILE|R7|R [2]))) # (!\CPU|REGFILE|Mux13~0_combout  & (\CPU|REGFILE|R5|R [2])))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux13~0_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|REGFILE|R5|R [2]),
	.datac(\CPU|REGFILE|R7|R [2]),
	.datad(\CPU|REGFILE|Mux13~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux13~1 .lut_mask = 16'hF588;
defparam \CPU|REGFILE|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N22
cycloneive_lcell_comb \CPU|REGFILE|Mux13~4 (
// Equation(s):
// \CPU|REGFILE|Mux13~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux13~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux13~3_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(\CPU|REGFILE|Mux13~3_combout ),
	.datac(gnd),
	.datad(\CPU|REGFILE|Mux13~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux13~4 .lut_mask = 16'hEE44;
defparam \CPU|REGFILE|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[2]~12 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[2]~12_combout  = (\CPU|IR|R [1] & ((\CPU|IR|R [0]) # ((\CPU|REGFILE|R6|R [2])))) # (!\CPU|IR|R [1] & (!\CPU|IR|R [0] & ((\CPU|REGFILE|R4|R [2]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R6|R [2]),
	.datad(\CPU|REGFILE|R4|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[2]~12 .lut_mask = 16'hB9A8;
defparam \CPU|SR2MUX_mux|Out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N6
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[2]~13 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[2]~13_combout  = (\CPU|SR2MUX_mux|Out[2]~12_combout  & ((\CPU|REGFILE|R7|R [2]) # ((!\CPU|IR|R [0])))) # (!\CPU|SR2MUX_mux|Out[2]~12_combout  & (((\CPU|REGFILE|R5|R [2] & \CPU|IR|R [0]))))

	.dataa(\CPU|REGFILE|R7|R [2]),
	.datab(\CPU|SR2MUX_mux|Out[2]~12_combout ),
	.datac(\CPU|REGFILE|R5|R [2]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[2]~13 .lut_mask = 16'hB8CC;
defparam \CPU|SR2MUX_mux|Out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N20
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[2]~14 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[2]~14_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [2]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [2]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R0|R [2]),
	.datac(\CPU|REGFILE|R1|R [2]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[2]~14 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N28
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[2]~15 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[2]~15_combout  = (\CPU|IR|R [1] & ((\CPU|SR2MUX_mux|Out[2]~14_combout  & (\CPU|REGFILE|R3|R [2])) # (!\CPU|SR2MUX_mux|Out[2]~14_combout  & ((\CPU|REGFILE|R2|R [2]))))) # (!\CPU|IR|R [1] & (((\CPU|SR2MUX_mux|Out[2]~14_combout ))))

	.dataa(\CPU|REGFILE|R3|R [2]),
	.datab(\CPU|IR|R [1]),
	.datac(\CPU|REGFILE|R2|R [2]),
	.datad(\CPU|SR2MUX_mux|Out[2]~14_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[2]~15 .lut_mask = 16'hBBC0;
defparam \CPU|SR2MUX_mux|Out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N26
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[2]~16 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[2]~16_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[2]~13_combout )) # (!\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[2]~15_combout ))))) # (!\CPU|control|SR2MUX~0_combout  & (((\CPU|IR|R [2]))))

	.dataa(\CPU|SR2MUX_mux|Out[2]~13_combout ),
	.datab(\CPU|SR2MUX_mux|Out[2]~15_combout ),
	.datac(\CPU|control|SR2MUX~0_combout ),
	.datad(\CPU|IR|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[2]~16 .lut_mask = 16'hAFC0;
defparam \CPU|SR2MUX_mux|Out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneive_lcell_comb \CPU|alu_gate|Out[2]~1 (
// Equation(s):
// \CPU|alu_gate|Out[2]~1_combout  = (\CPU|control|WideOr18~combout  & (\CPU|control|WideOr19~combout  $ ((!\CPU|REGFILE|Mux13~4_combout )))) # (!\CPU|control|WideOr18~combout  & (\CPU|control|WideOr19~combout  & (\CPU|REGFILE|Mux13~4_combout  & 
// \CPU|SR2MUX_mux|Out[2]~16_combout )))

	.dataa(\CPU|control|WideOr18~combout ),
	.datab(\CPU|control|WideOr19~combout ),
	.datac(\CPU|REGFILE|Mux13~4_combout ),
	.datad(\CPU|SR2MUX_mux|Out[2]~16_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[2]~1 .lut_mask = 16'hC282;
defparam \CPU|alu_gate|Out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N4
cycloneive_lcell_comb \CPU|ALU|Add0~4 (
// Equation(s):
// \CPU|ALU|Add0~4_combout  = ((\CPU|REGFILE|Mux13~4_combout  $ (\CPU|SR2MUX_mux|Out[2]~16_combout  $ (!\CPU|ALU|Add0~3 )))) # (GND)
// \CPU|ALU|Add0~5  = CARRY((\CPU|REGFILE|Mux13~4_combout  & ((\CPU|SR2MUX_mux|Out[2]~16_combout ) # (!\CPU|ALU|Add0~3 ))) # (!\CPU|REGFILE|Mux13~4_combout  & (\CPU|SR2MUX_mux|Out[2]~16_combout  & !\CPU|ALU|Add0~3 )))

	.dataa(\CPU|REGFILE|Mux13~4_combout ),
	.datab(\CPU|SR2MUX_mux|Out[2]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~3 ),
	.combout(\CPU|ALU|Add0~4_combout ),
	.cout(\CPU|ALU|Add0~5 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~4 .lut_mask = 16'h698E;
defparam \CPU|ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
cycloneive_lcell_comb \CPU|alu_gate|Out[2]~0 (
// Equation(s):
// \CPU|alu_gate|Out[2]~0_combout  = ((!\CPU|control|WideOr18~combout  & (\CPU|ALU|Add0~4_combout  & !\CPU|control|WideOr19~combout ))) # (!\CPU|control|WideOr20~combout )

	.dataa(\CPU|control|WideOr18~combout ),
	.datab(\CPU|ALU|Add0~4_combout ),
	.datac(\CPU|control|WideOr20~combout ),
	.datad(\CPU|control|WideOr19~combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[2]~0 .lut_mask = 16'h0F4F;
defparam \CPU|alu_gate|Out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
cycloneive_lcell_comb \CPU|PC|R~5 (
// Equation(s):
// \CPU|PC|R~5_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [2]) # ((\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (((!\CPU|PC|R[7]~0_combout  & \Bus[2]~input_o ))))

	.dataa(\CPU|control|Selector2~1_combout ),
	.datab(\CPU|PC|R [2]),
	.datac(\CPU|PC|R[7]~0_combout ),
	.datad(\Bus[2]~input_o ),
	.cin(gnd),
	.combout(\CPU|PC|R~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~5 .lut_mask = 16'hADA8;
defparam \CPU|PC|R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneive_lcell_comb \CPU|PC_adder|Add1~4 (
// Equation(s):
// \CPU|PC_adder|Add1~4_combout  = (\CPU|PC|R [2] & (\CPU|PC_adder|Add1~3  $ (GND))) # (!\CPU|PC|R [2] & (!\CPU|PC_adder|Add1~3  & VCC))
// \CPU|PC_adder|Add1~5  = CARRY((\CPU|PC|R [2] & !\CPU|PC_adder|Add1~3 ))

	.dataa(\CPU|PC|R [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~3 ),
	.combout(\CPU|PC_adder|Add1~4_combout ),
	.cout(\CPU|PC_adder|Add1~5 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~4 .lut_mask = 16'hA50A;
defparam \CPU|PC_adder|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N26
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[2]~4 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[2]~4_combout  = (\CPU|control|State.S_22~q  & ((\CPU|PC|R [2]))) # (!\CPU|control|State.S_22~q  & (!\CPU|SR1MUX_mux|Mux13~0_combout ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_22~q ),
	.datac(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datad(\CPU|PC|R [2]),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[2]~4 .lut_mask = 16'hCF03;
defparam \CPU|ADDR1MUX_mux|Out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N24
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[2]~5 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[2]~5_combout  = (\CPU|control|State.S_22~q  & (((\CPU|ADDR1MUX_mux|Out[2]~4_combout )))) # (!\CPU|control|State.S_22~q  & ((\CPU|ADDR1MUX_mux|Out[2]~4_combout  & ((\CPU|REGFILE|Mux13~3_combout ))) # 
// (!\CPU|ADDR1MUX_mux|Out[2]~4_combout  & (\CPU|REGFILE|Mux13~1_combout ))))

	.dataa(\CPU|REGFILE|Mux13~1_combout ),
	.datab(\CPU|control|State.S_22~q ),
	.datac(\CPU|ADDR1MUX_mux|Out[2]~4_combout ),
	.datad(\CPU|REGFILE|Mux13~3_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[2]~5 .lut_mask = 16'hF2C2;
defparam \CPU|ADDR1MUX_mux|Out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N14
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux13~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux13~0_combout  = (\CPU|IR|R [2] & ((\CPU|control|State.S_07~q ) # ((\CPU|control|State.S_22~q ) # (\CPU|control|State.S_06~q ))))

	.dataa(\CPU|control|State.S_07~q ),
	.datab(\CPU|IR|R [2]),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|control|State.S_06~q ),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux13~0 .lut_mask = 16'hCCC8;
defparam \CPU|ADDR2MUX_mux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N4
cycloneive_lcell_comb \CPU|add_adder[2]~4 (
// Equation(s):
// \CPU|add_adder[2]~4_combout  = ((\CPU|ADDR1MUX_mux|Out[2]~5_combout  $ (\CPU|ADDR2MUX_mux|Mux13~0_combout  $ (!\CPU|add_adder[1]~3 )))) # (GND)
// \CPU|add_adder[2]~5  = CARRY((\CPU|ADDR1MUX_mux|Out[2]~5_combout  & ((\CPU|ADDR2MUX_mux|Mux13~0_combout ) # (!\CPU|add_adder[1]~3 ))) # (!\CPU|ADDR1MUX_mux|Out[2]~5_combout  & (\CPU|ADDR2MUX_mux|Mux13~0_combout  & !\CPU|add_adder[1]~3 )))

	.dataa(\CPU|ADDR1MUX_mux|Out[2]~5_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[1]~3 ),
	.combout(\CPU|add_adder[2]~4_combout ),
	.cout(\CPU|add_adder[2]~5 ));
// synopsys translate_off
defparam \CPU|add_adder[2]~4 .lut_mask = 16'h698E;
defparam \CPU|add_adder[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N28
cycloneive_lcell_comb \CPU|PC|R~6 (
// Equation(s):
// \CPU|PC|R~6_combout  = (\CPU|PC|R~5_combout  & (((\CPU|PC_adder|Add1~4_combout )) # (!\CPU|PC|R[7]~0_combout ))) # (!\CPU|PC|R~5_combout  & (\CPU|PC|R[7]~0_combout  & ((\CPU|add_adder[2]~4_combout ))))

	.dataa(\CPU|PC|R~5_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC_adder|Add1~4_combout ),
	.datad(\CPU|add_adder[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~6 .lut_mask = 16'hE6A2;
defparam \CPU|PC|R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y6_N29
dffeas \CPU|PC|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[2] .is_wysiwyg = "true";
defparam \CPU|PC|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
cycloneive_lcell_comb \CPU|pc_gate|Out[2]~84 (
// Equation(s):
// \CPU|pc_gate|Out[2]~84_combout  = (\CPU|MAR|R[0]~17_combout  & ((\CPU|PC|R [2]) # ((!\CPU|control|GatePC~combout )))) # (!\CPU|MAR|R[0]~17_combout  & (\CPU|add_adder[2]~4_combout  & ((\CPU|PC|R [2]) # (!\CPU|control|GatePC~combout ))))

	.dataa(\CPU|MAR|R[0]~17_combout ),
	.datab(\CPU|PC|R [2]),
	.datac(\CPU|control|GatePC~combout ),
	.datad(\CPU|add_adder[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[2]~84 .lut_mask = 16'hCF8A;
defparam \CPU|pc_gate|Out[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneive_lcell_comb \CPU|MDR|R[2]~feeder (
// Equation(s):
// \CPU|MDR|R[2]~feeder_combout  = \CPU|MAR|R~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|MAR|R~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|MDR|R[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MDR|R[2]~feeder .lut_mask = 16'hF0F0;
defparam \CPU|MDR|R[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N19
dffeas \CPU|MDR|R[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|MDR|R[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[2] .is_wysiwyg = "true";
defparam \CPU|MDR|R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
cycloneive_lcell_comb \CPU|pc_gate|Out[2]~85 (
// Equation(s):
// \CPU|pc_gate|Out[2]~85_combout  = (\CPU|pc_gate|Out[2]~84_combout  & ((\CPU|MDR|R [2]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))))

	.dataa(\CPU|pc_gate|Out[2]~84_combout ),
	.datab(\CPU|MDR|R [2]),
	.datac(\CPU|control|State.S_35~q ),
	.datad(\CPU|control|State.S_27~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[2]~85 .lut_mask = 16'h888A;
defparam \CPU|pc_gate|Out[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneive_lcell_comb \CPU|pc_gate|Out[2]~86 (
// Equation(s):
// \CPU|pc_gate|Out[2]~86_combout  = (\CPU|pc_gate|Out[2]~85_combout  & (((\S[2]~input_o  & \MEMIO|Equal0~4_combout )) # (!\MEMIO|Data_CPU_signal[9]~2_combout )))

	.dataa(\S[2]~input_o ),
	.datab(\CPU|pc_gate|Out[2]~85_combout ),
	.datac(\MEMIO|Equal0~4_combout ),
	.datad(\MEMIO|Data_CPU_signal[9]~2_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[2]~86 .lut_mask = 16'h80CC;
defparam \CPU|pc_gate|Out[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneive_lcell_comb \CPU|pc_gate|Out[2]~87 (
// Equation(s):
// \CPU|pc_gate|Out[2]~87_combout  = (\CPU|pc_gate|Out[2]~86_combout  & ((\CPU|alu_gate|Out[2]~1_combout ) # (\CPU|alu_gate|Out[2]~0_combout )))

	.dataa(gnd),
	.datab(\CPU|alu_gate|Out[2]~1_combout ),
	.datac(\CPU|alu_gate|Out[2]~0_combout ),
	.datad(\CPU|pc_gate|Out[2]~86_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[2]~87 .lut_mask = 16'hFC00;
defparam \CPU|pc_gate|Out[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N31
dffeas \CPU|REGFILE|R7|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[3] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y7_N17
dffeas \CPU|REGFILE|R5|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[3] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N31
dffeas \CPU|REGFILE|R6|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[3] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y7_N25
dffeas \CPU|REGFILE|R4|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[3] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N24
cycloneive_lcell_comb \CPU|REGFILE|Mux12~0 (
// Equation(s):
// \CPU|REGFILE|Mux12~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [3]) # ((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R4|R [3] & !\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R6|R [3]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R4|R [3]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux12~0 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N0
cycloneive_lcell_comb \CPU|REGFILE|Mux12~1 (
// Equation(s):
// \CPU|REGFILE|Mux12~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux12~0_combout  & (\CPU|REGFILE|R7|R [3])) # (!\CPU|REGFILE|Mux12~0_combout  & ((\CPU|REGFILE|R5|R [3]))))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux12~0_combout ))))

	.dataa(\CPU|REGFILE|R7|R [3]),
	.datab(\CPU|REGFILE|R5|R [3]),
	.datac(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datad(\CPU|REGFILE|Mux12~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux12~1 .lut_mask = 16'hAFC0;
defparam \CPU|REGFILE|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N29
dffeas \CPU|REGFILE|R3|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[3] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y8_N1
dffeas \CPU|REGFILE|R2|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[3] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N19
dffeas \CPU|REGFILE|R1|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[3] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y8_N11
dffeas \CPU|REGFILE|R0|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[3] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N10
cycloneive_lcell_comb \CPU|REGFILE|Mux12~2 (
// Equation(s):
// \CPU|REGFILE|Mux12~2_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R1|R [3]) # ((\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & (((\CPU|REGFILE|R0|R [3] & !\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|REGFILE|R1|R [3]),
	.datac(\CPU|REGFILE|R0|R [3]),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux12~2 .lut_mask = 16'hAAD8;
defparam \CPU|REGFILE|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N0
cycloneive_lcell_comb \CPU|REGFILE|Mux12~3 (
// Equation(s):
// \CPU|REGFILE|Mux12~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux12~2_combout  & (\CPU|REGFILE|R3|R [3])) # (!\CPU|REGFILE|Mux12~2_combout  & ((\CPU|REGFILE|R2|R [3]))))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux12~2_combout ))))

	.dataa(\CPU|REGFILE|R3|R [3]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R2|R [3]),
	.datad(\CPU|REGFILE|Mux12~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux12~3 .lut_mask = 16'hBBC0;
defparam \CPU|REGFILE|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N26
cycloneive_lcell_comb \CPU|REGFILE|Mux12~4 (
// Equation(s):
// \CPU|REGFILE|Mux12~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux12~1_combout )) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux12~3_combout )))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(\CPU|REGFILE|Mux12~1_combout ),
	.datac(gnd),
	.datad(\CPU|REGFILE|Mux12~3_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux12~4 .lut_mask = 16'hDD88;
defparam \CPU|REGFILE|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N18
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[3]~19 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[3]~19_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [3]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [3]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R0|R [3]),
	.datac(\CPU|REGFILE|R1|R [3]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[3]~19 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N28
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[3]~20 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[3]~20_combout  = (\CPU|SR2MUX_mux|Out[3]~19_combout  & (((\CPU|REGFILE|R3|R [3]) # (!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[3]~19_combout  & (\CPU|REGFILE|R2|R [3] & ((\CPU|IR|R [1]))))

	.dataa(\CPU|SR2MUX_mux|Out[3]~19_combout ),
	.datab(\CPU|REGFILE|R2|R [3]),
	.datac(\CPU|REGFILE|R3|R [3]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[3]~20 .lut_mask = 16'hE4AA;
defparam \CPU|SR2MUX_mux|Out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N30
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[3]~17 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[3]~17_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & ((\CPU|REGFILE|R6|R [3]))) # (!\CPU|IR|R [1] & (\CPU|REGFILE|R4|R [3]))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R4|R [3]),
	.datac(\CPU|REGFILE|R6|R [3]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[3]~17 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N30
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[3]~18 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[3]~18_combout  = (\CPU|SR2MUX_mux|Out[3]~17_combout  & (((\CPU|REGFILE|R7|R [3]) # (!\CPU|IR|R [0])))) # (!\CPU|SR2MUX_mux|Out[3]~17_combout  & (\CPU|REGFILE|R5|R [3] & ((\CPU|IR|R [0]))))

	.dataa(\CPU|SR2MUX_mux|Out[3]~17_combout ),
	.datab(\CPU|REGFILE|R5|R [3]),
	.datac(\CPU|REGFILE|R7|R [3]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[3]~18 .lut_mask = 16'hE4AA;
defparam \CPU|SR2MUX_mux|Out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N8
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[3]~21 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[3]~21_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[3]~18_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[3]~20_combout ))))

	.dataa(\CPU|SR2MUX_mux|Out[3]~20_combout ),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(\CPU|IR|R [2]),
	.datad(\CPU|SR2MUX_mux|Out[3]~18_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[3]~21 .lut_mask = 16'hC808;
defparam \CPU|SR2MUX_mux|Out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N27
dffeas \CPU|IR|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[3] .is_wysiwyg = "true";
defparam \CPU|IR|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N8
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[3]~22 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[3]~22_combout  = (\CPU|SR2MUX_mux|Out[3]~21_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [3]))

	.dataa(\CPU|SR2MUX_mux|Out[3]~21_combout ),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [3]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[3]~22 .lut_mask = 16'hBBAA;
defparam \CPU|SR2MUX_mux|Out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N8
cycloneive_lcell_comb \CPU|pc_gate|Out[3]~91 (
// Equation(s):
// \CPU|pc_gate|Out[3]~91_combout  = (\CPU|control|WideOr19~combout  & (\CPU|REGFILE|Mux12~4_combout  & ((\CPU|control|WideOr18~combout ) # (\CPU|SR2MUX_mux|Out[3]~22_combout )))) # (!\CPU|control|WideOr19~combout  & (!\CPU|REGFILE|Mux12~4_combout  & 
// (\CPU|control|WideOr18~combout )))

	.dataa(\CPU|control|WideOr19~combout ),
	.datab(\CPU|REGFILE|Mux12~4_combout ),
	.datac(\CPU|control|WideOr18~combout ),
	.datad(\CPU|SR2MUX_mux|Out[3]~22_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[3]~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[3]~91 .lut_mask = 16'h9890;
defparam \CPU|pc_gate|Out[3]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N26
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux12~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux12~0_combout  = (\CPU|IR|R [3] & ((\CPU|control|State.S_07~q ) # ((\CPU|control|State.S_06~q ) # (\CPU|control|State.S_22~q ))))

	.dataa(\CPU|control|State.S_07~q ),
	.datab(\CPU|control|State.S_06~q ),
	.datac(\CPU|IR|R [3]),
	.datad(\CPU|control|State.S_22~q ),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux12~0 .lut_mask = 16'hF0E0;
defparam \CPU|ADDR2MUX_mux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N8
cycloneive_lcell_comb \CPU|PC|R~7 (
// Equation(s):
// \CPU|PC|R~7_combout  = (\CPU|PC|R[7]~0_combout  & (((\CPU|control|Selector2~1_combout )))) # (!\CPU|PC|R[7]~0_combout  & ((\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [3]))) # (!\CPU|control|Selector2~1_combout  & (\Bus[3]~input_o ))))

	.dataa(\Bus[3]~input_o ),
	.datab(\CPU|PC|R [3]),
	.datac(\CPU|PC|R[7]~0_combout ),
	.datad(\CPU|control|Selector2~1_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~7 .lut_mask = 16'hFC0A;
defparam \CPU|PC|R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneive_lcell_comb \CPU|PC_adder|Add1~6 (
// Equation(s):
// \CPU|PC_adder|Add1~6_combout  = (\CPU|PC|R [3] & (!\CPU|PC_adder|Add1~5 )) # (!\CPU|PC|R [3] & ((\CPU|PC_adder|Add1~5 ) # (GND)))
// \CPU|PC_adder|Add1~7  = CARRY((!\CPU|PC_adder|Add1~5 ) # (!\CPU|PC|R [3]))

	.dataa(\CPU|PC|R [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~5 ),
	.combout(\CPU|PC_adder|Add1~6_combout ),
	.cout(\CPU|PC_adder|Add1~7 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~6 .lut_mask = 16'h5A5F;
defparam \CPU|PC_adder|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N2
cycloneive_lcell_comb \CPU|PC|R~8 (
// Equation(s):
// \CPU|PC|R~8_combout  = (\CPU|PC|R~7_combout  & (((\CPU|PC_adder|Add1~6_combout )) # (!\CPU|PC|R[7]~0_combout ))) # (!\CPU|PC|R~7_combout  & (\CPU|PC|R[7]~0_combout  & ((\CPU|add_adder[3]~6_combout ))))

	.dataa(\CPU|PC|R~7_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC_adder|Add1~6_combout ),
	.datad(\CPU|add_adder[3]~6_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~8 .lut_mask = 16'hE6A2;
defparam \CPU|PC|R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y6_N3
dffeas \CPU|PC|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[3] .is_wysiwyg = "true";
defparam \CPU|PC|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y8_N10
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[3]~6 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[3]~6_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [3])) # (!\CPU|control|State.S_22~q  & ((\CPU|SR1MUX_mux|Mux13~0_combout )))

	.dataa(\CPU|PC|R [3]),
	.datab(\CPU|control|State.S_22~q ),
	.datac(gnd),
	.datad(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[3]~6 .lut_mask = 16'hBB88;
defparam \CPU|ADDR1MUX_mux|Out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N28
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[3]~7 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[3]~7_combout  = (\CPU|control|State.S_22~q  & (((\CPU|ADDR1MUX_mux|Out[3]~6_combout )))) # (!\CPU|control|State.S_22~q  & ((\CPU|ADDR1MUX_mux|Out[3]~6_combout  & ((\CPU|REGFILE|Mux12~1_combout ))) # 
// (!\CPU|ADDR1MUX_mux|Out[3]~6_combout  & (\CPU|REGFILE|Mux12~3_combout ))))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(\CPU|REGFILE|Mux12~3_combout ),
	.datac(\CPU|ADDR1MUX_mux|Out[3]~6_combout ),
	.datad(\CPU|REGFILE|Mux12~1_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[3]~7 .lut_mask = 16'hF4A4;
defparam \CPU|ADDR1MUX_mux|Out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N6
cycloneive_lcell_comb \CPU|add_adder[3]~6 (
// Equation(s):
// \CPU|add_adder[3]~6_combout  = (\CPU|ADDR2MUX_mux|Mux12~0_combout  & ((\CPU|ADDR1MUX_mux|Out[3]~7_combout  & (\CPU|add_adder[2]~5  & VCC)) # (!\CPU|ADDR1MUX_mux|Out[3]~7_combout  & (!\CPU|add_adder[2]~5 )))) # (!\CPU|ADDR2MUX_mux|Mux12~0_combout  & 
// ((\CPU|ADDR1MUX_mux|Out[3]~7_combout  & (!\CPU|add_adder[2]~5 )) # (!\CPU|ADDR1MUX_mux|Out[3]~7_combout  & ((\CPU|add_adder[2]~5 ) # (GND)))))
// \CPU|add_adder[3]~7  = CARRY((\CPU|ADDR2MUX_mux|Mux12~0_combout  & (!\CPU|ADDR1MUX_mux|Out[3]~7_combout  & !\CPU|add_adder[2]~5 )) # (!\CPU|ADDR2MUX_mux|Mux12~0_combout  & ((!\CPU|add_adder[2]~5 ) # (!\CPU|ADDR1MUX_mux|Out[3]~7_combout ))))

	.dataa(\CPU|ADDR2MUX_mux|Mux12~0_combout ),
	.datab(\CPU|ADDR1MUX_mux|Out[3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[2]~5 ),
	.combout(\CPU|add_adder[3]~6_combout ),
	.cout(\CPU|add_adder[3]~7 ));
// synopsys translate_off
defparam \CPU|add_adder[3]~6 .lut_mask = 16'h9617;
defparam \CPU|add_adder[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N28
cycloneive_lcell_comb \CPU|pc_gate|Out[3]~88 (
// Equation(s):
// \CPU|pc_gate|Out[3]~88_combout  = (\CPU|control|GatePC~combout  & (\CPU|PC|R [3] & ((\CPU|MAR|R[0]~17_combout ) # (\CPU|add_adder[3]~6_combout )))) # (!\CPU|control|GatePC~combout  & ((\CPU|MAR|R[0]~17_combout ) # ((\CPU|add_adder[3]~6_combout ))))

	.dataa(\CPU|control|GatePC~combout ),
	.datab(\CPU|MAR|R[0]~17_combout ),
	.datac(\CPU|add_adder[3]~6_combout ),
	.datad(\CPU|PC|R [3]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[3]~88 .lut_mask = 16'hFC54;
defparam \CPU|pc_gate|Out[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \CPU|MDR|R[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[3] .is_wysiwyg = "true";
defparam \CPU|MDR|R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N6
cycloneive_lcell_comb \CPU|pc_gate|Out[3]~89 (
// Equation(s):
// \CPU|pc_gate|Out[3]~89_combout  = (\CPU|pc_gate|Out[3]~88_combout  & ((\CPU|MDR|R [3]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|pc_gate|Out[3]~88_combout ),
	.datac(\CPU|control|State.S_27~q ),
	.datad(\CPU|MDR|R [3]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[3]~89 .lut_mask = 16'hCC04;
defparam \CPU|pc_gate|Out[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N20
cycloneive_lcell_comb \CPU|ALU|Mux15~0 (
// Equation(s):
// \CPU|ALU|Mux15~0_combout  = (!\CPU|control|State.S_12~q  & (!\CPU|control|State.S_05~q  & !\CPU|control|State.S_09~q ))

	.dataa(\CPU|control|State.S_12~q ),
	.datab(\CPU|control|State.S_05~q ),
	.datac(gnd),
	.datad(\CPU|control|State.S_09~q ),
	.cin(gnd),
	.combout(\CPU|ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU|Mux15~0 .lut_mask = 16'h0011;
defparam \CPU|ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N6
cycloneive_lcell_comb \CPU|ALU|Add0~6 (
// Equation(s):
// \CPU|ALU|Add0~6_combout  = (\CPU|REGFILE|Mux12~4_combout  & ((\CPU|SR2MUX_mux|Out[3]~22_combout  & (\CPU|ALU|Add0~5  & VCC)) # (!\CPU|SR2MUX_mux|Out[3]~22_combout  & (!\CPU|ALU|Add0~5 )))) # (!\CPU|REGFILE|Mux12~4_combout  & 
// ((\CPU|SR2MUX_mux|Out[3]~22_combout  & (!\CPU|ALU|Add0~5 )) # (!\CPU|SR2MUX_mux|Out[3]~22_combout  & ((\CPU|ALU|Add0~5 ) # (GND)))))
// \CPU|ALU|Add0~7  = CARRY((\CPU|REGFILE|Mux12~4_combout  & (!\CPU|SR2MUX_mux|Out[3]~22_combout  & !\CPU|ALU|Add0~5 )) # (!\CPU|REGFILE|Mux12~4_combout  & ((!\CPU|ALU|Add0~5 ) # (!\CPU|SR2MUX_mux|Out[3]~22_combout ))))

	.dataa(\CPU|REGFILE|Mux12~4_combout ),
	.datab(\CPU|SR2MUX_mux|Out[3]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~5 ),
	.combout(\CPU|ALU|Add0~6_combout ),
	.cout(\CPU|ALU|Add0~7 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~6 .lut_mask = 16'h9617;
defparam \CPU|ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N20
cycloneive_lcell_comb \CPU|pc_gate|Out[3]~90 (
// Equation(s):
// \CPU|pc_gate|Out[3]~90_combout  = (\CPU|control|WideOr20~combout  & ((!\CPU|ALU|Add0~6_combout ) # (!\CPU|ALU|Mux15~0_combout )))

	.dataa(\CPU|control|WideOr20~combout ),
	.datab(\CPU|ALU|Mux15~0_combout ),
	.datac(gnd),
	.datad(\CPU|ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[3]~90 .lut_mask = 16'h22AA;
defparam \CPU|pc_gate|Out[3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N6
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[3]~5 (
// Equation(s):
// \MEMIO|Data_CPU_signal[3]~5_combout  = ((\S[3]~input_o  & \MEMIO|Equal0~4_combout )) # (!\MEMIO|Data_CPU_signal[9]~2_combout )

	.dataa(gnd),
	.datab(\S[3]~input_o ),
	.datac(\MEMIO|Equal0~4_combout ),
	.datad(\MEMIO|Data_CPU_signal[9]~2_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[3]~5 .lut_mask = 16'hC0FF;
defparam \MEMIO|Data_CPU_signal[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N18
cycloneive_lcell_comb \CPU|pc_gate|Out[3]~92 (
// Equation(s):
// \CPU|pc_gate|Out[3]~92_combout  = (\CPU|pc_gate|Out[3]~89_combout  & (\MEMIO|Data_CPU_signal[3]~5_combout  & ((\CPU|pc_gate|Out[3]~91_combout ) # (!\CPU|pc_gate|Out[3]~90_combout ))))

	.dataa(\CPU|pc_gate|Out[3]~91_combout ),
	.datab(\CPU|pc_gate|Out[3]~89_combout ),
	.datac(\CPU|pc_gate|Out[3]~90_combout ),
	.datad(\MEMIO|Data_CPU_signal[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[3]~92 .lut_mask = 16'h8C00;
defparam \CPU|pc_gate|Out[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N0
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[4]~8 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[4]~8_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [4])) # (!\CPU|control|State.S_22~q  & ((\CPU|SR1MUX_mux|Mux13~0_combout )))

	.dataa(gnd),
	.datab(\CPU|control|State.S_22~q ),
	.datac(\CPU|PC|R [4]),
	.datad(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[4]~8 .lut_mask = 16'hF3C0;
defparam \CPU|ADDR1MUX_mux|Out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N15
dffeas \CPU|REGFILE|R5|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[4] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N3
dffeas \CPU|REGFILE|R6|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[4] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y7_N19
dffeas \CPU|REGFILE|R4|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[4] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N18
cycloneive_lcell_comb \CPU|REGFILE|Mux11~0 (
// Equation(s):
// \CPU|REGFILE|Mux11~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [4]) # ((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R4|R [4] & !\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R6|R [4]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R4|R [4]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux11~0 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N9
dffeas \CPU|REGFILE|R7|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[4] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N8
cycloneive_lcell_comb \CPU|REGFILE|Mux11~1 (
// Equation(s):
// \CPU|REGFILE|Mux11~1_combout  = (\CPU|REGFILE|Mux11~0_combout  & (((\CPU|REGFILE|R7|R [4]) # (!\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|REGFILE|Mux11~0_combout  & (\CPU|REGFILE|R5|R [4] & ((\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R5|R [4]),
	.datab(\CPU|REGFILE|Mux11~0_combout ),
	.datac(\CPU|REGFILE|R7|R [4]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux11~1 .lut_mask = 16'hE2CC;
defparam \CPU|REGFILE|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N31
dffeas \CPU|REGFILE|R2|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[4] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N5
dffeas \CPU|REGFILE|R1|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[4] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y8_N13
dffeas \CPU|REGFILE|R0|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[4] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux11~2 (
// Equation(s):
// \CPU|REGFILE|Mux11~2_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R [4])) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// ((\CPU|REGFILE|R0|R [4])))))

	.dataa(\CPU|REGFILE|R1|R [4]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R0|R [4]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux11~2 .lut_mask = 16'hEE30;
defparam \CPU|REGFILE|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N24
cycloneive_lcell_comb \CPU|REGFILE|R3|R[4]~feeder (
// Equation(s):
// \CPU|REGFILE|R3|R[4]~feeder_combout  = \CPU|MAR|R~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~5_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R3|R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|REGFILE|R3|R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y6_N25
dffeas \CPU|REGFILE|R3|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|REGFILE|R3|R[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[4] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N2
cycloneive_lcell_comb \CPU|REGFILE|Mux11~3 (
// Equation(s):
// \CPU|REGFILE|Mux11~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux11~2_combout  & ((\CPU|REGFILE|R3|R [4]))) # (!\CPU|REGFILE|Mux11~2_combout  & (\CPU|REGFILE|R2|R [4])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux11~2_combout ))))

	.dataa(\CPU|REGFILE|R2|R [4]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|Mux11~2_combout ),
	.datad(\CPU|REGFILE|R3|R [4]),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux11~3 .lut_mask = 16'hF838;
defparam \CPU|REGFILE|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N30
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[4]~9 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[4]~9_combout  = (\CPU|control|State.S_22~q  & (\CPU|ADDR1MUX_mux|Out[4]~8_combout )) # (!\CPU|control|State.S_22~q  & ((\CPU|ADDR1MUX_mux|Out[4]~8_combout  & (\CPU|REGFILE|Mux11~1_combout )) # (!\CPU|ADDR1MUX_mux|Out[4]~8_combout  & 
// ((\CPU|REGFILE|Mux11~3_combout )))))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(\CPU|ADDR1MUX_mux|Out[4]~8_combout ),
	.datac(\CPU|REGFILE|Mux11~1_combout ),
	.datad(\CPU|REGFILE|Mux11~3_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[4]~9 .lut_mask = 16'hD9C8;
defparam \CPU|ADDR1MUX_mux|Out[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N13
dffeas \CPU|IR|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|IR|R[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR|R[4] .is_wysiwyg = "true";
defparam \CPU|IR|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N12
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux11~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux11~0_combout  = (\CPU|IR|R [4] & ((\CPU|control|State.S_07~q ) # ((\CPU|control|State.S_06~q ) # (\CPU|control|State.S_22~q ))))

	.dataa(\CPU|control|State.S_07~q ),
	.datab(\CPU|control|State.S_06~q ),
	.datac(\CPU|IR|R [4]),
	.datad(\CPU|control|State.S_22~q ),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux11~0 .lut_mask = 16'hF0E0;
defparam \CPU|ADDR2MUX_mux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N8
cycloneive_lcell_comb \CPU|add_adder[4]~8 (
// Equation(s):
// \CPU|add_adder[4]~8_combout  = ((\CPU|ADDR1MUX_mux|Out[4]~9_combout  $ (\CPU|ADDR2MUX_mux|Mux11~0_combout  $ (!\CPU|add_adder[3]~7 )))) # (GND)
// \CPU|add_adder[4]~9  = CARRY((\CPU|ADDR1MUX_mux|Out[4]~9_combout  & ((\CPU|ADDR2MUX_mux|Mux11~0_combout ) # (!\CPU|add_adder[3]~7 ))) # (!\CPU|ADDR1MUX_mux|Out[4]~9_combout  & (\CPU|ADDR2MUX_mux|Mux11~0_combout  & !\CPU|add_adder[3]~7 )))

	.dataa(\CPU|ADDR1MUX_mux|Out[4]~9_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux11~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[3]~7 ),
	.combout(\CPU|add_adder[4]~8_combout ),
	.cout(\CPU|add_adder[4]~9 ));
// synopsys translate_off
defparam \CPU|add_adder[4]~8 .lut_mask = 16'h698E;
defparam \CPU|add_adder[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N16
cycloneive_lcell_comb \CPU|PC|R~9 (
// Equation(s):
// \CPU|PC|R~9_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [4]) # ((\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (((\Bus[4]~input_o  & !\CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|control|Selector2~1_combout ),
	.datab(\CPU|PC|R [4]),
	.datac(\Bus[4]~input_o ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~9 .lut_mask = 16'hAAD8;
defparam \CPU|PC|R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneive_lcell_comb \CPU|PC_adder|Add1~8 (
// Equation(s):
// \CPU|PC_adder|Add1~8_combout  = (\CPU|PC|R [4] & (\CPU|PC_adder|Add1~7  $ (GND))) # (!\CPU|PC|R [4] & (!\CPU|PC_adder|Add1~7  & VCC))
// \CPU|PC_adder|Add1~9  = CARRY((\CPU|PC|R [4] & !\CPU|PC_adder|Add1~7 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~7 ),
	.combout(\CPU|PC_adder|Add1~8_combout ),
	.cout(\CPU|PC_adder|Add1~9 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~8 .lut_mask = 16'hC30C;
defparam \CPU|PC_adder|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N24
cycloneive_lcell_comb \CPU|PC|R~10 (
// Equation(s):
// \CPU|PC|R~10_combout  = (\CPU|PC|R~9_combout  & (((\CPU|PC_adder|Add1~8_combout ) # (!\CPU|PC|R[7]~0_combout )))) # (!\CPU|PC|R~9_combout  & (\CPU|add_adder[4]~8_combout  & ((\CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|add_adder[4]~8_combout ),
	.datab(\CPU|PC|R~9_combout ),
	.datac(\CPU|PC_adder|Add1~8_combout ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~10 .lut_mask = 16'hE2CC;
defparam \CPU|PC|R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \CPU|PC|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[4] .is_wysiwyg = "true";
defparam \CPU|PC|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
cycloneive_lcell_comb \CPU|pc_gate|Out[4]~93 (
// Equation(s):
// \CPU|pc_gate|Out[4]~93_combout  = (\CPU|PC|R [4] & ((\CPU|add_adder[4]~8_combout ) # ((\CPU|MAR|R[0]~17_combout )))) # (!\CPU|PC|R [4] & (!\CPU|control|GatePC~combout  & ((\CPU|add_adder[4]~8_combout ) # (\CPU|MAR|R[0]~17_combout ))))

	.dataa(\CPU|PC|R [4]),
	.datab(\CPU|add_adder[4]~8_combout ),
	.datac(\CPU|control|GatePC~combout ),
	.datad(\CPU|MAR|R[0]~17_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[4]~93 .lut_mask = 16'hAF8C;
defparam \CPU|pc_gate|Out[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N15
dffeas \CPU|MDR|R[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[4] .is_wysiwyg = "true";
defparam \CPU|MDR|R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
cycloneive_lcell_comb \CPU|pc_gate|Out[4]~94 (
// Equation(s):
// \CPU|pc_gate|Out[4]~94_combout  = (\CPU|pc_gate|Out[4]~93_combout  & ((\CPU|MDR|R [4]) # ((!\CPU|control|State.S_27~q  & !\CPU|control|State.S_35~q ))))

	.dataa(\CPU|pc_gate|Out[4]~93_combout ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [4]),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[4]~94 .lut_mask = 16'hA0A2;
defparam \CPU|pc_gate|Out[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N4
cycloneive_lcell_comb \CPU|pc_gate|Out[4]~95 (
// Equation(s):
// \CPU|pc_gate|Out[4]~95_combout  = (\CPU|pc_gate|Out[4]~94_combout  & (((\MEMIO|Equal0~4_combout  & \S[4]~input_o )) # (!\MEMIO|Data_CPU_signal[9]~2_combout )))

	.dataa(\MEMIO|Equal0~4_combout ),
	.datab(\CPU|pc_gate|Out[4]~94_combout ),
	.datac(\S[4]~input_o ),
	.datad(\MEMIO|Data_CPU_signal[9]~2_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[4]~95 .lut_mask = 16'h80CC;
defparam \CPU|pc_gate|Out[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N20
cycloneive_lcell_comb \CPU|REGFILE|Mux11~4 (
// Equation(s):
// \CPU|REGFILE|Mux11~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux11~1_combout )) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux11~3_combout )))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(\CPU|REGFILE|Mux11~1_combout ),
	.datac(gnd),
	.datad(\CPU|REGFILE|Mux11~3_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux11~4 .lut_mask = 16'hDD88;
defparam \CPU|REGFILE|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[4]~25 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[4]~25_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [4]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [4]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R0|R [4]),
	.datac(\CPU|REGFILE|R1|R [4]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[4]~25 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N30
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[4]~26 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[4]~26_combout  = (\CPU|SR2MUX_mux|Out[4]~25_combout  & (((\CPU|REGFILE|R3|R [4])) # (!\CPU|IR|R [1]))) # (!\CPU|SR2MUX_mux|Out[4]~25_combout  & (\CPU|IR|R [1] & (\CPU|REGFILE|R2|R [4])))

	.dataa(\CPU|SR2MUX_mux|Out[4]~25_combout ),
	.datab(\CPU|IR|R [1]),
	.datac(\CPU|REGFILE|R2|R [4]),
	.datad(\CPU|REGFILE|R3|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[4]~26 .lut_mask = 16'hEA62;
defparam \CPU|SR2MUX_mux|Out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N2
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[4]~23 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[4]~23_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & ((\CPU|REGFILE|R6|R [4]))) # (!\CPU|IR|R [1] & (\CPU|REGFILE|R4|R [4]))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R4|R [4]),
	.datac(\CPU|REGFILE|R6|R [4]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[4]~23 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N14
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[4]~24 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[4]~24_combout  = (\CPU|SR2MUX_mux|Out[4]~23_combout  & ((\CPU|REGFILE|R7|R [4]) # ((!\CPU|IR|R [0])))) # (!\CPU|SR2MUX_mux|Out[4]~23_combout  & (((\CPU|REGFILE|R5|R [4] & \CPU|IR|R [0]))))

	.dataa(\CPU|REGFILE|R7|R [4]),
	.datab(\CPU|SR2MUX_mux|Out[4]~23_combout ),
	.datac(\CPU|REGFILE|R5|R [4]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[4]~24 .lut_mask = 16'hB8CC;
defparam \CPU|SR2MUX_mux|Out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N14
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[4]~27 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[4]~27_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[4]~24_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[4]~26_combout ))))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|SR2MUX_mux|Out[4]~26_combout ),
	.datac(\CPU|SR2MUX_mux|Out[4]~24_combout ),
	.datad(\CPU|control|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[4]~27 .lut_mask = 16'hE400;
defparam \CPU|SR2MUX_mux|Out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[4]~28 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[4]~28_combout  = (\CPU|SR2MUX_mux|Out[4]~27_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|IR|R [4]),
	.datac(gnd),
	.datad(\CPU|SR2MUX_mux|Out[4]~27_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[4]~28 .lut_mask = 16'hFF44;
defparam \CPU|SR2MUX_mux|Out[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N20
cycloneive_lcell_comb \CPU|pc_gate|Out[4]~134 (
// Equation(s):
// \CPU|pc_gate|Out[4]~134_combout  = (\CPU|control|State.S_09~q ) # ((\CPU|control|State.S_12~q ) # ((\CPU|SR2MUX_mux|Out[4]~28_combout  & \CPU|control|State.S_05~q )))

	.dataa(\CPU|SR2MUX_mux|Out[4]~28_combout ),
	.datab(\CPU|control|State.S_09~q ),
	.datac(\CPU|control|State.S_12~q ),
	.datad(\CPU|control|State.S_05~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[4]~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[4]~134 .lut_mask = 16'hFEFC;
defparam \CPU|pc_gate|Out[4]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N8
cycloneive_lcell_comb \CPU|ALU|Add0~8 (
// Equation(s):
// \CPU|ALU|Add0~8_combout  = ((\CPU|SR2MUX_mux|Out[4]~28_combout  $ (\CPU|REGFILE|Mux11~4_combout  $ (!\CPU|ALU|Add0~7 )))) # (GND)
// \CPU|ALU|Add0~9  = CARRY((\CPU|SR2MUX_mux|Out[4]~28_combout  & ((\CPU|REGFILE|Mux11~4_combout ) # (!\CPU|ALU|Add0~7 ))) # (!\CPU|SR2MUX_mux|Out[4]~28_combout  & (\CPU|REGFILE|Mux11~4_combout  & !\CPU|ALU|Add0~7 )))

	.dataa(\CPU|SR2MUX_mux|Out[4]~28_combout ),
	.datab(\CPU|REGFILE|Mux11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~7 ),
	.combout(\CPU|ALU|Add0~8_combout ),
	.cout(\CPU|ALU|Add0~9 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~8 .lut_mask = 16'h698E;
defparam \CPU|ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N28
cycloneive_lcell_comb \CPU|pc_gate|Out[4]~96 (
// Equation(s):
// \CPU|pc_gate|Out[4]~96_combout  = (\CPU|pc_gate|Out[4]~134_combout  & (\CPU|REGFILE|Mux11~4_combout  $ ((!\CPU|control|WideOr19~combout )))) # (!\CPU|pc_gate|Out[4]~134_combout  & (((!\CPU|control|WideOr19~combout  & \CPU|ALU|Add0~8_combout ))))

	.dataa(\CPU|REGFILE|Mux11~4_combout ),
	.datab(\CPU|control|WideOr19~combout ),
	.datac(\CPU|pc_gate|Out[4]~134_combout ),
	.datad(\CPU|ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[4]~96 .lut_mask = 16'h9390;
defparam \CPU|pc_gate|Out[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N26
cycloneive_lcell_comb \CPU|pc_gate|Out[4]~97 (
// Equation(s):
// \CPU|pc_gate|Out[4]~97_combout  = (\CPU|pc_gate|Out[4]~95_combout  & ((\CPU|pc_gate|Out[4]~96_combout ) # (!\CPU|control|WideOr20~combout )))

	.dataa(\CPU|pc_gate|Out[4]~95_combout ),
	.datab(\CPU|pc_gate|Out[4]~96_combout ),
	.datac(gnd),
	.datad(\CPU|control|WideOr20~combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[4]~97 .lut_mask = 16'h88AA;
defparam \CPU|pc_gate|Out[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y6_N1
dffeas \CPU|REGFILE|R3|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[5] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N9
dffeas \CPU|REGFILE|R2|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[5] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N19
dffeas \CPU|REGFILE|R1|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[5] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N3
dffeas \CPU|REGFILE|R0|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[5] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N2
cycloneive_lcell_comb \CPU|REGFILE|Mux10~2 (
// Equation(s):
// \CPU|REGFILE|Mux10~2_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R1|R [5]) # ((\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & (((\CPU|REGFILE|R0|R [5] & !\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|REGFILE|R1|R [5]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R0|R [5]),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux10~2 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N8
cycloneive_lcell_comb \CPU|REGFILE|Mux10~3 (
// Equation(s):
// \CPU|REGFILE|Mux10~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux10~2_combout  & (\CPU|REGFILE|R3|R [5])) # (!\CPU|REGFILE|Mux10~2_combout  & ((\CPU|REGFILE|R2|R [5]))))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux10~2_combout ))))

	.dataa(\CPU|REGFILE|R3|R [5]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R2|R [5]),
	.datad(\CPU|REGFILE|Mux10~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux10~3 .lut_mask = 16'hBBC0;
defparam \CPU|REGFILE|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N21
dffeas \CPU|REGFILE|R7|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[5] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N25
dffeas \CPU|REGFILE|R5|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[5] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N31
dffeas \CPU|REGFILE|R6|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[5] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N5
dffeas \CPU|REGFILE|R4|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[5] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneive_lcell_comb \CPU|REGFILE|Mux10~0 (
// Equation(s):
// \CPU|REGFILE|Mux10~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [5]) # ((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R4|R [5] & !\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R6|R [5]),
	.datab(\CPU|REGFILE|R4|R [5]),
	.datac(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux10~0 .lut_mask = 16'hF0AC;
defparam \CPU|REGFILE|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N28
cycloneive_lcell_comb \CPU|REGFILE|Mux10~1 (
// Equation(s):
// \CPU|REGFILE|Mux10~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux10~0_combout  & (\CPU|REGFILE|R7|R [5])) # (!\CPU|REGFILE|Mux10~0_combout  & ((\CPU|REGFILE|R5|R [5]))))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux10~0_combout ))))

	.dataa(\CPU|REGFILE|R7|R [5]),
	.datab(\CPU|REGFILE|R5|R [5]),
	.datac(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datad(\CPU|REGFILE|Mux10~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux10~1 .lut_mask = 16'hAFC0;
defparam \CPU|REGFILE|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N16
cycloneive_lcell_comb \CPU|REGFILE|Mux10~4 (
// Equation(s):
// \CPU|REGFILE|Mux10~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux10~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux10~3_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux10~3_combout ),
	.datad(\CPU|REGFILE|Mux10~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux10~4 .lut_mask = 16'hFA50;
defparam \CPU|REGFILE|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[5]~29 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[5]~29_combout  = (\CPU|IR|R [1] & (((\CPU|REGFILE|R6|R [5]) # (\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & (\CPU|REGFILE|R4|R [5] & ((!\CPU|IR|R [0]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R4|R [5]),
	.datac(\CPU|REGFILE|R6|R [5]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[5]~29 .lut_mask = 16'hAAE4;
defparam \CPU|SR2MUX_mux|Out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[5]~30 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[5]~30_combout  = (\CPU|SR2MUX_mux|Out[5]~29_combout  & (((\CPU|REGFILE|R7|R [5])) # (!\CPU|IR|R [0]))) # (!\CPU|SR2MUX_mux|Out[5]~29_combout  & (\CPU|IR|R [0] & ((\CPU|REGFILE|R5|R [5]))))

	.dataa(\CPU|SR2MUX_mux|Out[5]~29_combout ),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R7|R [5]),
	.datad(\CPU|REGFILE|R5|R [5]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[5]~30 .lut_mask = 16'hE6A2;
defparam \CPU|SR2MUX_mux|Out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N18
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[5]~31 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[5]~31_combout  = (\CPU|IR|R [0] & (((\CPU|REGFILE|R1|R [5]) # (\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [5] & ((!\CPU|IR|R [1]))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R0|R [5]),
	.datac(\CPU|REGFILE|R1|R [5]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[5]~31 .lut_mask = 16'hAAE4;
defparam \CPU|SR2MUX_mux|Out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N0
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[5]~32 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[5]~32_combout  = (\CPU|SR2MUX_mux|Out[5]~31_combout  & (((\CPU|REGFILE|R3|R [5]) # (!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[5]~31_combout  & (\CPU|REGFILE|R2|R [5] & ((\CPU|IR|R [1]))))

	.dataa(\CPU|SR2MUX_mux|Out[5]~31_combout ),
	.datab(\CPU|REGFILE|R2|R [5]),
	.datac(\CPU|REGFILE|R3|R [5]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[5]~32 .lut_mask = 16'hE4AA;
defparam \CPU|SR2MUX_mux|Out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N22
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[5]~33 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[5]~33_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[5]~30_combout )) # (!\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[5]~32_combout )))))

	.dataa(\CPU|SR2MUX_mux|Out[5]~30_combout ),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(\CPU|SR2MUX_mux|Out[5]~32_combout ),
	.datad(\CPU|IR|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[5]~33 .lut_mask = 16'h88C0;
defparam \CPU|SR2MUX_mux|Out[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[5]~34 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[5]~34_combout  = (\CPU|SR2MUX_mux|Out[5]~33_combout ) # ((\CPU|IR|R [4] & !\CPU|control|SR2MUX~0_combout ))

	.dataa(\CPU|IR|R [4]),
	.datab(\CPU|SR2MUX_mux|Out[5]~33_combout ),
	.datac(gnd),
	.datad(\CPU|control|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[5]~34 .lut_mask = 16'hCCEE;
defparam \CPU|SR2MUX_mux|Out[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
cycloneive_lcell_comb \CPU|pc_gate|Out[5]~135 (
// Equation(s):
// \CPU|pc_gate|Out[5]~135_combout  = (\CPU|control|State.S_12~q ) # ((\CPU|control|State.S_09~q ) # ((\CPU|control|State.S_05~q  & \CPU|SR2MUX_mux|Out[5]~34_combout )))

	.dataa(\CPU|control|State.S_12~q ),
	.datab(\CPU|control|State.S_05~q ),
	.datac(\CPU|SR2MUX_mux|Out[5]~34_combout ),
	.datad(\CPU|control|State.S_09~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[5]~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[5]~135 .lut_mask = 16'hFFEA;
defparam \CPU|pc_gate|Out[5]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N10
cycloneive_lcell_comb \CPU|ALU|Add0~10 (
// Equation(s):
// \CPU|ALU|Add0~10_combout  = (\CPU|SR2MUX_mux|Out[5]~34_combout  & ((\CPU|REGFILE|Mux10~4_combout  & (\CPU|ALU|Add0~9  & VCC)) # (!\CPU|REGFILE|Mux10~4_combout  & (!\CPU|ALU|Add0~9 )))) # (!\CPU|SR2MUX_mux|Out[5]~34_combout  & 
// ((\CPU|REGFILE|Mux10~4_combout  & (!\CPU|ALU|Add0~9 )) # (!\CPU|REGFILE|Mux10~4_combout  & ((\CPU|ALU|Add0~9 ) # (GND)))))
// \CPU|ALU|Add0~11  = CARRY((\CPU|SR2MUX_mux|Out[5]~34_combout  & (!\CPU|REGFILE|Mux10~4_combout  & !\CPU|ALU|Add0~9 )) # (!\CPU|SR2MUX_mux|Out[5]~34_combout  & ((!\CPU|ALU|Add0~9 ) # (!\CPU|REGFILE|Mux10~4_combout ))))

	.dataa(\CPU|SR2MUX_mux|Out[5]~34_combout ),
	.datab(\CPU|REGFILE|Mux10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~9 ),
	.combout(\CPU|ALU|Add0~10_combout ),
	.cout(\CPU|ALU|Add0~11 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~10 .lut_mask = 16'h9617;
defparam \CPU|ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N0
cycloneive_lcell_comb \CPU|pc_gate|Out[5]~100 (
// Equation(s):
// \CPU|pc_gate|Out[5]~100_combout  = (\CPU|pc_gate|Out[5]~135_combout  & (\CPU|REGFILE|Mux10~4_combout  $ (((!\CPU|control|WideOr19~combout ))))) # (!\CPU|pc_gate|Out[5]~135_combout  & (((\CPU|ALU|Add0~10_combout  & !\CPU|control|WideOr19~combout ))))

	.dataa(\CPU|REGFILE|Mux10~4_combout ),
	.datab(\CPU|pc_gate|Out[5]~135_combout ),
	.datac(\CPU|ALU|Add0~10_combout ),
	.datad(\CPU|control|WideOr19~combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[5]~100 .lut_mask = 16'h8874;
defparam \CPU|pc_gate|Out[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \CPU|MDR|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[5] .is_wysiwyg = "true";
defparam \CPU|MDR|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N16
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux10~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux10~0_combout  = (\CPU|IR|R [5] & ((\CPU|control|State.S_22~q ) # ((\CPU|control|State.S_06~q ) # (\CPU|control|State.S_07~q ))))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(\CPU|control|State.S_06~q ),
	.datac(\CPU|IR|R [5]),
	.datad(\CPU|control|State.S_07~q ),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux10~0 .lut_mask = 16'hF0E0;
defparam \CPU|ADDR2MUX_mux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N6
cycloneive_lcell_comb \CPU|PC|R~11 (
// Equation(s):
// \CPU|PC|R~11_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [5]) # ((\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (((\Bus[5]~input_o  & !\CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|PC|R [5]),
	.datab(\CPU|control|Selector2~1_combout ),
	.datac(\Bus[5]~input_o ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~11 .lut_mask = 16'hCCB8;
defparam \CPU|PC|R~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneive_lcell_comb \CPU|PC_adder|Add1~10 (
// Equation(s):
// \CPU|PC_adder|Add1~10_combout  = (\CPU|PC|R [5] & (!\CPU|PC_adder|Add1~9 )) # (!\CPU|PC|R [5] & ((\CPU|PC_adder|Add1~9 ) # (GND)))
// \CPU|PC_adder|Add1~11  = CARRY((!\CPU|PC_adder|Add1~9 ) # (!\CPU|PC|R [5]))

	.dataa(\CPU|PC|R [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~9 ),
	.combout(\CPU|PC_adder|Add1~10_combout ),
	.cout(\CPU|PC_adder|Add1~11 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~10 .lut_mask = 16'h5A5F;
defparam \CPU|PC_adder|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N10
cycloneive_lcell_comb \CPU|PC|R~12 (
// Equation(s):
// \CPU|PC|R~12_combout  = (\CPU|PC|R~11_combout  & (((\CPU|PC_adder|Add1~10_combout )) # (!\CPU|PC|R[7]~0_combout ))) # (!\CPU|PC|R~11_combout  & (\CPU|PC|R[7]~0_combout  & ((\CPU|add_adder[5]~10_combout ))))

	.dataa(\CPU|PC|R~11_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC_adder|Add1~10_combout ),
	.datad(\CPU|add_adder[5]~10_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~12 .lut_mask = 16'hE6A2;
defparam \CPU|PC|R~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N11
dffeas \CPU|PC|R[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[5] .is_wysiwyg = "true";
defparam \CPU|PC|R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N22
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[5]~10 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[5]~10_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [5])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux10~4_combout )))

	.dataa(\CPU|PC|R [5]),
	.datab(gnd),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|REGFILE|Mux10~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[5]~10 .lut_mask = 16'hAFA0;
defparam \CPU|ADDR1MUX_mux|Out[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N10
cycloneive_lcell_comb \CPU|add_adder[5]~10 (
// Equation(s):
// \CPU|add_adder[5]~10_combout  = (\CPU|ADDR2MUX_mux|Mux10~0_combout  & ((\CPU|ADDR1MUX_mux|Out[5]~10_combout  & (\CPU|add_adder[4]~9  & VCC)) # (!\CPU|ADDR1MUX_mux|Out[5]~10_combout  & (!\CPU|add_adder[4]~9 )))) # (!\CPU|ADDR2MUX_mux|Mux10~0_combout  & 
// ((\CPU|ADDR1MUX_mux|Out[5]~10_combout  & (!\CPU|add_adder[4]~9 )) # (!\CPU|ADDR1MUX_mux|Out[5]~10_combout  & ((\CPU|add_adder[4]~9 ) # (GND)))))
// \CPU|add_adder[5]~11  = CARRY((\CPU|ADDR2MUX_mux|Mux10~0_combout  & (!\CPU|ADDR1MUX_mux|Out[5]~10_combout  & !\CPU|add_adder[4]~9 )) # (!\CPU|ADDR2MUX_mux|Mux10~0_combout  & ((!\CPU|add_adder[4]~9 ) # (!\CPU|ADDR1MUX_mux|Out[5]~10_combout ))))

	.dataa(\CPU|ADDR2MUX_mux|Mux10~0_combout ),
	.datab(\CPU|ADDR1MUX_mux|Out[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[4]~9 ),
	.combout(\CPU|add_adder[5]~10_combout ),
	.cout(\CPU|add_adder[5]~11 ));
// synopsys translate_off
defparam \CPU|add_adder[5]~10 .lut_mask = 16'h9617;
defparam \CPU|add_adder[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N28
cycloneive_lcell_comb \CPU|pc_gate|Out[5]~98 (
// Equation(s):
// \CPU|pc_gate|Out[5]~98_combout  = (\CPU|add_adder[5]~10_combout  & (((\CPU|PC|R [5]) # (!\CPU|control|GatePC~combout )))) # (!\CPU|add_adder[5]~10_combout  & (\CPU|MAR|R[0]~17_combout  & ((\CPU|PC|R [5]) # (!\CPU|control|GatePC~combout ))))

	.dataa(\CPU|add_adder[5]~10_combout ),
	.datab(\CPU|MAR|R[0]~17_combout ),
	.datac(\CPU|control|GatePC~combout ),
	.datad(\CPU|PC|R [5]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[5]~98 .lut_mask = 16'hEE0E;
defparam \CPU|pc_gate|Out[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
cycloneive_lcell_comb \CPU|pc_gate|Out[5]~99 (
// Equation(s):
// \CPU|pc_gate|Out[5]~99_combout  = (\CPU|pc_gate|Out[5]~98_combout  & ((\CPU|MDR|R [5]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [5]),
	.datad(\CPU|pc_gate|Out[5]~98_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[5]~99 .lut_mask = 16'hF100;
defparam \CPU|pc_gate|Out[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N28
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[5]~6 (
// Equation(s):
// \MEMIO|Data_CPU_signal[5]~6_combout  = (\MEMIO|Data_CPU_signal~1_combout  & (((!\CPU|MAR|R [2] & \CPU|MAR|R [0])) # (!\CPU|MAR|R [1])))

	.dataa(\CPU|MAR|R [2]),
	.datab(\CPU|MAR|R [0]),
	.datac(\CPU|MAR|R [1]),
	.datad(\MEMIO|Data_CPU_signal~1_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[5]~6 .lut_mask = 16'h4F00;
defparam \MEMIO|Data_CPU_signal[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N0
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[5]~7 (
// Equation(s):
// \MEMIO|Data_CPU_signal[5]~7_combout  = (\MEMIO|Data_CPU_signal[5]~6_combout ) # (((\MEMIO|Equal0~4_combout  & \S[5]~input_o )) # (!\CPU|control|WideOr15~0_combout ))

	.dataa(\MEMIO|Data_CPU_signal[5]~6_combout ),
	.datab(\MEMIO|Equal0~4_combout ),
	.datac(\CPU|control|WideOr15~0_combout ),
	.datad(\S[5]~input_o ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[5]~7 .lut_mask = 16'hEFAF;
defparam \MEMIO|Data_CPU_signal[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N6
cycloneive_lcell_comb \CPU|pc_gate|Out[5]~101 (
// Equation(s):
// \CPU|pc_gate|Out[5]~101_combout  = (\CPU|pc_gate|Out[5]~99_combout  & (\MEMIO|Data_CPU_signal[5]~7_combout  & ((\CPU|pc_gate|Out[5]~100_combout ) # (!\CPU|control|WideOr20~combout ))))

	.dataa(\CPU|pc_gate|Out[5]~100_combout ),
	.datab(\CPU|pc_gate|Out[5]~99_combout ),
	.datac(\CPU|control|WideOr20~combout ),
	.datad(\MEMIO|Data_CPU_signal[5]~7_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[5]~101 .lut_mask = 16'h8C00;
defparam \CPU|pc_gate|Out[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y6_N1
dffeas \CPU|REGFILE|R2|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[6] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N29
dffeas \CPU|REGFILE|R3|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[6] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N27
dffeas \CPU|REGFILE|R1|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[6] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N1
dffeas \CPU|REGFILE|R0|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[6] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N30
cycloneive_lcell_comb \CPU|REGFILE|Mux9~2 (
// Equation(s):
// \CPU|REGFILE|Mux9~2_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R1|R [6]) # ((\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & (((\CPU|REGFILE|R0|R [6] & !\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|REGFILE|R1|R [6]),
	.datab(\CPU|REGFILE|R0|R [6]),
	.datac(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux9~2 .lut_mask = 16'hF0AC;
defparam \CPU|REGFILE|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N14
cycloneive_lcell_comb \CPU|REGFILE|Mux9~3 (
// Equation(s):
// \CPU|REGFILE|Mux9~3_combout  = (\CPU|REGFILE|Mux9~2_combout  & (((\CPU|REGFILE|R3|R [6]) # (!\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|REGFILE|Mux9~2_combout  & (\CPU|REGFILE|R2|R [6] & ((\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|REGFILE|R2|R [6]),
	.datab(\CPU|REGFILE|R3|R [6]),
	.datac(\CPU|REGFILE|Mux9~2_combout ),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux9~3 .lut_mask = 16'hCAF0;
defparam \CPU|REGFILE|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N5
dffeas \CPU|REGFILE|R5|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[6] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y7_N27
dffeas \CPU|REGFILE|R7|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[6] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N9
dffeas \CPU|REGFILE|R6|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[6] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y7_N13
dffeas \CPU|REGFILE|R4|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[6] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux9~0 (
// Equation(s):
// \CPU|REGFILE|Mux9~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [6]) # ((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R4|R [6] & !\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R6|R [6]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R4|R [6]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux9~0 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N26
cycloneive_lcell_comb \CPU|REGFILE|Mux9~1 (
// Equation(s):
// \CPU|REGFILE|Mux9~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux9~0_combout  & ((\CPU|REGFILE|R7|R [6]))) # (!\CPU|REGFILE|Mux9~0_combout  & (\CPU|REGFILE|R5|R [6])))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux9~0_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|REGFILE|R5|R [6]),
	.datac(\CPU|REGFILE|R7|R [6]),
	.datad(\CPU|REGFILE|Mux9~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux9~1 .lut_mask = 16'hF588;
defparam \CPU|REGFILE|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux9~4 (
// Equation(s):
// \CPU|REGFILE|Mux9~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux9~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux9~3_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux9~3_combout ),
	.datad(\CPU|REGFILE|Mux9~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux9~4 .lut_mask = 16'hFA50;
defparam \CPU|REGFILE|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N0
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[6]~37 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[6]~37_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & (\CPU|REGFILE|R1|R [6])) # (!\CPU|IR|R [0] & ((\CPU|REGFILE|R0|R [6])))))

	.dataa(\CPU|REGFILE|R1|R [6]),
	.datab(\CPU|IR|R [1]),
	.datac(\CPU|REGFILE|R0|R [6]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[6]~37 .lut_mask = 16'hEE30;
defparam \CPU|SR2MUX_mux|Out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N28
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[6]~38 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[6]~38_combout  = (\CPU|SR2MUX_mux|Out[6]~37_combout  & (((\CPU|REGFILE|R3|R [6]) # (!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[6]~37_combout  & (\CPU|REGFILE|R2|R [6] & ((\CPU|IR|R [1]))))

	.dataa(\CPU|REGFILE|R2|R [6]),
	.datab(\CPU|SR2MUX_mux|Out[6]~37_combout ),
	.datac(\CPU|REGFILE|R3|R [6]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[6]~38 .lut_mask = 16'hE2CC;
defparam \CPU|SR2MUX_mux|Out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N10
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[6]~35 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[6]~35_combout  = (\CPU|IR|R [1] & ((\CPU|IR|R [0]) # ((\CPU|REGFILE|R6|R [6])))) # (!\CPU|IR|R [1] & (!\CPU|IR|R [0] & (\CPU|REGFILE|R4|R [6])))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R4|R [6]),
	.datad(\CPU|REGFILE|R6|R [6]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[6]~35 .lut_mask = 16'hBA98;
defparam \CPU|SR2MUX_mux|Out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[6]~36 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[6]~36_combout  = (\CPU|SR2MUX_mux|Out[6]~35_combout  & (((\CPU|REGFILE|R7|R [6])) # (!\CPU|IR|R [0]))) # (!\CPU|SR2MUX_mux|Out[6]~35_combout  & (\CPU|IR|R [0] & (\CPU|REGFILE|R5|R [6])))

	.dataa(\CPU|SR2MUX_mux|Out[6]~35_combout ),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R5|R [6]),
	.datad(\CPU|REGFILE|R7|R [6]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[6]~36 .lut_mask = 16'hEA62;
defparam \CPU|SR2MUX_mux|Out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N6
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[6]~39 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[6]~39_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[6]~36_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[6]~38_combout ))))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[6]~38_combout ),
	.datac(\CPU|SR2MUX_mux|Out[6]~36_combout ),
	.datad(\CPU|IR|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[6]~39 .lut_mask = 16'hA088;
defparam \CPU|SR2MUX_mux|Out[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N24
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[6]~40 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[6]~40_combout  = (\CPU|SR2MUX_mux|Out[6]~39_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|IR|R [4]),
	.datac(gnd),
	.datad(\CPU|SR2MUX_mux|Out[6]~39_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[6]~40 .lut_mask = 16'hFF44;
defparam \CPU|SR2MUX_mux|Out[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N12
cycloneive_lcell_comb \CPU|ALU|Add0~12 (
// Equation(s):
// \CPU|ALU|Add0~12_combout  = ((\CPU|REGFILE|Mux9~4_combout  $ (\CPU|SR2MUX_mux|Out[6]~40_combout  $ (!\CPU|ALU|Add0~11 )))) # (GND)
// \CPU|ALU|Add0~13  = CARRY((\CPU|REGFILE|Mux9~4_combout  & ((\CPU|SR2MUX_mux|Out[6]~40_combout ) # (!\CPU|ALU|Add0~11 ))) # (!\CPU|REGFILE|Mux9~4_combout  & (\CPU|SR2MUX_mux|Out[6]~40_combout  & !\CPU|ALU|Add0~11 )))

	.dataa(\CPU|REGFILE|Mux9~4_combout ),
	.datab(\CPU|SR2MUX_mux|Out[6]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~11 ),
	.combout(\CPU|ALU|Add0~12_combout ),
	.cout(\CPU|ALU|Add0~13 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~12 .lut_mask = 16'h698E;
defparam \CPU|ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N10
cycloneive_lcell_comb \CPU|ALU|Mux9~2 (
// Equation(s):
// \CPU|ALU|Mux9~2_combout  = (!\CPU|control|State.S_12~q  & (\CPU|control|State.S_09~q  & (!\CPU|control|State.S_05~q  & !\CPU|REGFILE|Mux9~4_combout )))

	.dataa(\CPU|control|State.S_12~q ),
	.datab(\CPU|control|State.S_09~q ),
	.datac(\CPU|control|State.S_05~q ),
	.datad(\CPU|REGFILE|Mux9~4_combout ),
	.cin(gnd),
	.combout(\CPU|ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU|Mux9~2 .lut_mask = 16'h0004;
defparam \CPU|ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N6
cycloneive_lcell_comb \CPU|alu_gate|Out[6]~3 (
// Equation(s):
// \CPU|alu_gate|Out[6]~3_combout  = ((\CPU|ALU|Mux9~2_combout ) # ((\CPU|ALU|Mux15~0_combout  & \CPU|ALU|Add0~12_combout ))) # (!\CPU|control|WideOr20~combout )

	.dataa(\CPU|control|WideOr20~combout ),
	.datab(\CPU|ALU|Mux15~0_combout ),
	.datac(\CPU|ALU|Add0~12_combout ),
	.datad(\CPU|ALU|Mux9~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[6]~3 .lut_mask = 16'hFFD5;
defparam \CPU|alu_gate|Out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[6]~8 (
// Equation(s):
// \MEMIO|Data_CPU_signal[6]~8_combout  = (\MEMIO|Data_CPU_signal~1_combout  & ((\CPU|MAR|R [2] & (\CPU|MAR|R [0] & !\CPU|MAR|R [1])) # (!\CPU|MAR|R [2] & (!\CPU|MAR|R [0] & \CPU|MAR|R [1]))))

	.dataa(\CPU|MAR|R [2]),
	.datab(\CPU|MAR|R [0]),
	.datac(\MEMIO|Data_CPU_signal~1_combout ),
	.datad(\CPU|MAR|R [1]),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[6]~8 .lut_mask = 16'h1080;
defparam \MEMIO|Data_CPU_signal[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[6]~9 (
// Equation(s):
// \MEMIO|Data_CPU_signal[6]~9_combout  = ((\MEMIO|Data_CPU_signal[6]~8_combout ) # ((\S[6]~input_o  & \MEMIO|Equal0~4_combout ))) # (!\CPU|control|WideOr15~0_combout )

	.dataa(\CPU|control|WideOr15~0_combout ),
	.datab(\S[6]~input_o ),
	.datac(\MEMIO|Equal0~4_combout ),
	.datad(\MEMIO|Data_CPU_signal[6]~8_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[6]~9 .lut_mask = 16'hFFD5;
defparam \MEMIO|Data_CPU_signal[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N26
cycloneive_lcell_comb \CPU|alu_gate|Out[6]~2 (
// Equation(s):
// \CPU|alu_gate|Out[6]~2_combout  = (\CPU|control|WideOr19~combout  & (\CPU|REGFILE|Mux9~4_combout  & ((\CPU|control|WideOr18~combout ) # (\CPU|SR2MUX_mux|Out[6]~40_combout ))))

	.dataa(\CPU|control|WideOr18~combout ),
	.datab(\CPU|control|WideOr19~combout ),
	.datac(\CPU|SR2MUX_mux|Out[6]~40_combout ),
	.datad(\CPU|REGFILE|Mux9~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[6]~2 .lut_mask = 16'hC800;
defparam \CPU|alu_gate|Out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N13
dffeas \CPU|MDR|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[6] .is_wysiwyg = "true";
defparam \CPU|MDR|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N30
cycloneive_lcell_comb \CPU|PC|R~13 (
// Equation(s):
// \CPU|PC|R~13_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [6]) # ((\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (((!\CPU|PC|R[7]~0_combout  & \Bus[6]~input_o ))))

	.dataa(\CPU|control|Selector2~1_combout ),
	.datab(\CPU|PC|R [6]),
	.datac(\CPU|PC|R[7]~0_combout ),
	.datad(\Bus[6]~input_o ),
	.cin(gnd),
	.combout(\CPU|PC|R~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~13 .lut_mask = 16'hADA8;
defparam \CPU|PC|R~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N14
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[6]~11 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[6]~11_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [6])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux9~4_combout )))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(gnd),
	.datac(\CPU|PC|R [6]),
	.datad(\CPU|REGFILE|Mux9~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[6]~11 .lut_mask = 16'hF5A0;
defparam \CPU|ADDR1MUX_mux|Out[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N20
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux9~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux9~0_combout  = (\CPU|control|State.S_22~q  & (((\CPU|IR|R [6])))) # (!\CPU|control|State.S_22~q  & (\CPU|IR|R [5] & (!\CPU|MAR|R[0]~17_combout )))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(\CPU|IR|R [5]),
	.datac(\CPU|MAR|R[0]~17_combout ),
	.datad(\CPU|IR|R [6]),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux9~0 .lut_mask = 16'hAE04;
defparam \CPU|ADDR2MUX_mux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N12
cycloneive_lcell_comb \CPU|add_adder[6]~12 (
// Equation(s):
// \CPU|add_adder[6]~12_combout  = ((\CPU|ADDR1MUX_mux|Out[6]~11_combout  $ (\CPU|ADDR2MUX_mux|Mux9~0_combout  $ (!\CPU|add_adder[5]~11 )))) # (GND)
// \CPU|add_adder[6]~13  = CARRY((\CPU|ADDR1MUX_mux|Out[6]~11_combout  & ((\CPU|ADDR2MUX_mux|Mux9~0_combout ) # (!\CPU|add_adder[5]~11 ))) # (!\CPU|ADDR1MUX_mux|Out[6]~11_combout  & (\CPU|ADDR2MUX_mux|Mux9~0_combout  & !\CPU|add_adder[5]~11 )))

	.dataa(\CPU|ADDR1MUX_mux|Out[6]~11_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux9~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[5]~11 ),
	.combout(\CPU|add_adder[6]~12_combout ),
	.cout(\CPU|add_adder[6]~13 ));
// synopsys translate_off
defparam \CPU|add_adder[6]~12 .lut_mask = 16'h698E;
defparam \CPU|add_adder[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneive_lcell_comb \CPU|PC_adder|Add1~12 (
// Equation(s):
// \CPU|PC_adder|Add1~12_combout  = (\CPU|PC|R [6] & (\CPU|PC_adder|Add1~11  $ (GND))) # (!\CPU|PC|R [6] & (!\CPU|PC_adder|Add1~11  & VCC))
// \CPU|PC_adder|Add1~13  = CARRY((\CPU|PC|R [6] & !\CPU|PC_adder|Add1~11 ))

	.dataa(\CPU|PC|R [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~11 ),
	.combout(\CPU|PC_adder|Add1~12_combout ),
	.cout(\CPU|PC_adder|Add1~13 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~12 .lut_mask = 16'hA50A;
defparam \CPU|PC_adder|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N4
cycloneive_lcell_comb \CPU|PC|R~14 (
// Equation(s):
// \CPU|PC|R~14_combout  = (\CPU|PC|R~13_combout  & (((\CPU|PC_adder|Add1~12_combout )) # (!\CPU|PC|R[7]~0_combout ))) # (!\CPU|PC|R~13_combout  & (\CPU|PC|R[7]~0_combout  & (\CPU|add_adder[6]~12_combout )))

	.dataa(\CPU|PC|R~13_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|add_adder[6]~12_combout ),
	.datad(\CPU|PC_adder|Add1~12_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~14 .lut_mask = 16'hEA62;
defparam \CPU|PC|R~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y6_N5
dffeas \CPU|PC|R[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[6] .is_wysiwyg = "true";
defparam \CPU|PC|R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N26
cycloneive_lcell_comb \CPU|pc_gate|Out[6]~102 (
// Equation(s):
// \CPU|pc_gate|Out[6]~102_combout  = (\CPU|control|GatePC~combout  & (\CPU|PC|R [6] & ((\CPU|add_adder[6]~12_combout ) # (\CPU|MAR|R[0]~17_combout )))) # (!\CPU|control|GatePC~combout  & (((\CPU|add_adder[6]~12_combout ) # (\CPU|MAR|R[0]~17_combout ))))

	.dataa(\CPU|control|GatePC~combout ),
	.datab(\CPU|PC|R [6]),
	.datac(\CPU|add_adder[6]~12_combout ),
	.datad(\CPU|MAR|R[0]~17_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[6]~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[6]~102 .lut_mask = 16'hDDD0;
defparam \CPU|pc_gate|Out[6]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N12
cycloneive_lcell_comb \CPU|pc_gate|Out[6]~103 (
// Equation(s):
// \CPU|pc_gate|Out[6]~103_combout  = (\CPU|pc_gate|Out[6]~102_combout  & ((\CPU|MDR|R [6]) # ((!\CPU|control|State.S_27~q  & !\CPU|control|State.S_35~q ))))

	.dataa(\CPU|MDR|R [6]),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|pc_gate|Out[6]~102_combout ),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[6]~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[6]~103 .lut_mask = 16'hA0B0;
defparam \CPU|pc_gate|Out[6]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N18
cycloneive_lcell_comb \CPU|pc_gate|Out[6]~104 (
// Equation(s):
// \CPU|pc_gate|Out[6]~104_combout  = (\MEMIO|Data_CPU_signal[6]~9_combout  & (\CPU|pc_gate|Out[6]~103_combout  & ((\CPU|alu_gate|Out[6]~3_combout ) # (\CPU|alu_gate|Out[6]~2_combout ))))

	.dataa(\CPU|alu_gate|Out[6]~3_combout ),
	.datab(\MEMIO|Data_CPU_signal[6]~9_combout ),
	.datac(\CPU|alu_gate|Out[6]~2_combout ),
	.datad(\CPU|pc_gate|Out[6]~103_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[6]~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[6]~104 .lut_mask = 16'hC800;
defparam \CPU|pc_gate|Out[6]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y7_N21
dffeas \CPU|REGFILE|R3|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[7] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y7_N17
dffeas \CPU|REGFILE|R1|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[7] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N7
dffeas \CPU|REGFILE|R0|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[7] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[7]~43 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[7]~43_combout  = (\CPU|IR|R [1] & (\CPU|IR|R [0])) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & (\CPU|REGFILE|R1|R [7])) # (!\CPU|IR|R [0] & ((\CPU|REGFILE|R0|R [7])))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R1|R [7]),
	.datad(\CPU|REGFILE|R0|R [7]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[7]~43 .lut_mask = 16'hD9C8;
defparam \CPU|SR2MUX_mux|Out[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N1
dffeas \CPU|REGFILE|R2|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[7] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N0
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[7]~44 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[7]~44_combout  = (\CPU|SR2MUX_mux|Out[7]~43_combout  & ((\CPU|REGFILE|R3|R [7]) # ((!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[7]~43_combout  & (((\CPU|REGFILE|R2|R [7] & \CPU|IR|R [1]))))

	.dataa(\CPU|REGFILE|R3|R [7]),
	.datab(\CPU|SR2MUX_mux|Out[7]~43_combout ),
	.datac(\CPU|REGFILE|R2|R [7]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[7]~44 .lut_mask = 16'hB8CC;
defparam \CPU|SR2MUX_mux|Out[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y8_N21
dffeas \CPU|REGFILE|R5|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[7] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N3
dffeas \CPU|REGFILE|R7|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[7] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N13
dffeas \CPU|REGFILE|R4|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[7] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N23
dffeas \CPU|REGFILE|R6|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[7] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N22
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[7]~41 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[7]~41_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & ((\CPU|REGFILE|R6|R [7]))) # (!\CPU|IR|R [1] & (\CPU|REGFILE|R4|R [7]))))

	.dataa(\CPU|REGFILE|R4|R [7]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R6|R [7]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[7]~41 .lut_mask = 16'hFC22;
defparam \CPU|SR2MUX_mux|Out[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N2
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[7]~42 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[7]~42_combout  = (\CPU|IR|R [0] & ((\CPU|SR2MUX_mux|Out[7]~41_combout  & ((\CPU|REGFILE|R7|R [7]))) # (!\CPU|SR2MUX_mux|Out[7]~41_combout  & (\CPU|REGFILE|R5|R [7])))) # (!\CPU|IR|R [0] & (((\CPU|SR2MUX_mux|Out[7]~41_combout ))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R5|R [7]),
	.datac(\CPU|REGFILE|R7|R [7]),
	.datad(\CPU|SR2MUX_mux|Out[7]~41_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[7]~42 .lut_mask = 16'hF588;
defparam \CPU|SR2MUX_mux|Out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N26
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[7]~45 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[7]~45_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[7]~42_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[7]~44_combout ))))

	.dataa(\CPU|IR|R [2]),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(\CPU|SR2MUX_mux|Out[7]~44_combout ),
	.datad(\CPU|SR2MUX_mux|Out[7]~42_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[7]~45 .lut_mask = 16'hC840;
defparam \CPU|SR2MUX_mux|Out[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N20
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[7]~46 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[7]~46_combout  = (\CPU|SR2MUX_mux|Out[7]~45_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(\CPU|SR2MUX_mux|Out[7]~45_combout ),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[7]~46 .lut_mask = 16'hBBAA;
defparam \CPU|SR2MUX_mux|Out[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N10
cycloneive_lcell_comb \CPU|REGFILE|Mux8~0 (
// Equation(s):
// \CPU|REGFILE|Mux8~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R6|R [7]) # (\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (\CPU|REGFILE|R4|R [7] & ((!\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R4|R [7]),
	.datab(\CPU|REGFILE|R6|R [7]),
	.datac(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux8~0 .lut_mask = 16'hF0CA;
defparam \CPU|REGFILE|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N20
cycloneive_lcell_comb \CPU|REGFILE|Mux8~1 (
// Equation(s):
// \CPU|REGFILE|Mux8~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux8~0_combout  & (\CPU|REGFILE|R7|R [7])) # (!\CPU|REGFILE|Mux8~0_combout  & ((\CPU|REGFILE|R5|R [7]))))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux8~0_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|REGFILE|R7|R [7]),
	.datac(\CPU|REGFILE|R5|R [7]),
	.datad(\CPU|REGFILE|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux8~1 .lut_mask = 16'hDDA0;
defparam \CPU|REGFILE|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N6
cycloneive_lcell_comb \CPU|REGFILE|Mux8~2 (
// Equation(s):
// \CPU|REGFILE|Mux8~2_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R [7])) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// ((\CPU|REGFILE|R0|R [7])))))

	.dataa(\CPU|REGFILE|R1|R [7]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R0|R [7]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux8~2 .lut_mask = 16'hEE30;
defparam \CPU|REGFILE|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux8~3 (
// Equation(s):
// \CPU|REGFILE|Mux8~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux8~2_combout  & (\CPU|REGFILE|R3|R [7])) # (!\CPU|REGFILE|Mux8~2_combout  & ((\CPU|REGFILE|R2|R [7]))))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux8~2_combout ))))

	.dataa(\CPU|REGFILE|R3|R [7]),
	.datab(\CPU|REGFILE|R2|R [7]),
	.datac(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datad(\CPU|REGFILE|Mux8~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux8~3 .lut_mask = 16'hAFC0;
defparam \CPU|REGFILE|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N18
cycloneive_lcell_comb \CPU|REGFILE|Mux8~4 (
// Equation(s):
// \CPU|REGFILE|Mux8~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux8~1_combout )) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux8~3_combout )))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux8~1_combout ),
	.datad(\CPU|REGFILE|Mux8~3_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux8~4 .lut_mask = 16'hF5A0;
defparam \CPU|REGFILE|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N14
cycloneive_lcell_comb \CPU|ALU|Add0~14 (
// Equation(s):
// \CPU|ALU|Add0~14_combout  = (\CPU|SR2MUX_mux|Out[7]~46_combout  & ((\CPU|REGFILE|Mux8~4_combout  & (\CPU|ALU|Add0~13  & VCC)) # (!\CPU|REGFILE|Mux8~4_combout  & (!\CPU|ALU|Add0~13 )))) # (!\CPU|SR2MUX_mux|Out[7]~46_combout  & ((\CPU|REGFILE|Mux8~4_combout 
//  & (!\CPU|ALU|Add0~13 )) # (!\CPU|REGFILE|Mux8~4_combout  & ((\CPU|ALU|Add0~13 ) # (GND)))))
// \CPU|ALU|Add0~15  = CARRY((\CPU|SR2MUX_mux|Out[7]~46_combout  & (!\CPU|REGFILE|Mux8~4_combout  & !\CPU|ALU|Add0~13 )) # (!\CPU|SR2MUX_mux|Out[7]~46_combout  & ((!\CPU|ALU|Add0~13 ) # (!\CPU|REGFILE|Mux8~4_combout ))))

	.dataa(\CPU|SR2MUX_mux|Out[7]~46_combout ),
	.datab(\CPU|REGFILE|Mux8~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~13 ),
	.combout(\CPU|ALU|Add0~14_combout ),
	.cout(\CPU|ALU|Add0~15 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~14 .lut_mask = 16'h9617;
defparam \CPU|ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N26
cycloneive_lcell_comb \CPU|pc_gate|Out[7]~136 (
// Equation(s):
// \CPU|pc_gate|Out[7]~136_combout  = (\CPU|control|State.S_12~q ) # ((\CPU|control|State.S_09~q ) # ((\CPU|SR2MUX_mux|Out[7]~46_combout  & \CPU|control|State.S_05~q )))

	.dataa(\CPU|control|State.S_12~q ),
	.datab(\CPU|SR2MUX_mux|Out[7]~46_combout ),
	.datac(\CPU|control|State.S_05~q ),
	.datad(\CPU|control|State.S_09~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[7]~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[7]~136 .lut_mask = 16'hFFEA;
defparam \CPU|pc_gate|Out[7]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N14
cycloneive_lcell_comb \CPU|pc_gate|Out[7]~108 (
// Equation(s):
// \CPU|pc_gate|Out[7]~108_combout  = (\CPU|pc_gate|Out[7]~136_combout  & (\CPU|control|WideOr19~combout  $ (((!\CPU|REGFILE|Mux8~4_combout ))))) # (!\CPU|pc_gate|Out[7]~136_combout  & (!\CPU|control|WideOr19~combout  & (\CPU|ALU|Add0~14_combout )))

	.dataa(\CPU|control|WideOr19~combout ),
	.datab(\CPU|ALU|Add0~14_combout ),
	.datac(\CPU|pc_gate|Out[7]~136_combout ),
	.datad(\CPU|REGFILE|Mux8~4_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[7]~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[7]~108 .lut_mask = 16'hA454;
defparam \CPU|pc_gate|Out[7]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N24
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[6]~10 (
// Equation(s):
// \MEMIO|Data_CPU_signal[6]~10_combout  = (!\CPU|MAR|R [1] & \CPU|MAR|R [2])

	.dataa(gnd),
	.datab(\CPU|MAR|R [1]),
	.datac(gnd),
	.datad(\CPU|MAR|R [2]),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[6]~10 .lut_mask = 16'h3300;
defparam \MEMIO|Data_CPU_signal[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N0
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[11]~11 (
// Equation(s):
// \MEMIO|Data_CPU_signal[11]~11_combout  = (\CPU|control|WideOr15~0_combout  & (((!\MEMIO|Data_CPU_signal~1_combout ) # (!\CPU|MAR|R [0])) # (!\MEMIO|Data_CPU_signal[6]~10_combout )))

	.dataa(\CPU|control|WideOr15~0_combout ),
	.datab(\MEMIO|Data_CPU_signal[6]~10_combout ),
	.datac(\CPU|MAR|R [0]),
	.datad(\MEMIO|Data_CPU_signal~1_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[11]~11 .lut_mask = 16'h2AAA;
defparam \MEMIO|Data_CPU_signal[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N14
cycloneive_lcell_comb \CPU|PC|R~15 (
// Equation(s):
// \CPU|PC|R~15_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R[7]~0_combout ) # ((\CPU|PC|R [7])))) # (!\CPU|control|Selector2~1_combout  & (!\CPU|PC|R[7]~0_combout  & ((\Bus[7]~input_o ))))

	.dataa(\CPU|control|Selector2~1_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC|R [7]),
	.datad(\Bus[7]~input_o ),
	.cin(gnd),
	.combout(\CPU|PC|R~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~15 .lut_mask = 16'hB9A8;
defparam \CPU|PC|R~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
cycloneive_lcell_comb \CPU|PC_adder|Add1~14 (
// Equation(s):
// \CPU|PC_adder|Add1~14_combout  = (\CPU|PC|R [7] & (!\CPU|PC_adder|Add1~13 )) # (!\CPU|PC|R [7] & ((\CPU|PC_adder|Add1~13 ) # (GND)))
// \CPU|PC_adder|Add1~15  = CARRY((!\CPU|PC_adder|Add1~13 ) # (!\CPU|PC|R [7]))

	.dataa(\CPU|PC|R [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~13 ),
	.combout(\CPU|PC_adder|Add1~14_combout ),
	.cout(\CPU|PC_adder|Add1~15 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~14 .lut_mask = 16'h5A5F;
defparam \CPU|PC_adder|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N8
cycloneive_lcell_comb \CPU|PC|R~16 (
// Equation(s):
// \CPU|PC|R~16_combout  = (\CPU|PC|R~15_combout  & (((\CPU|PC_adder|Add1~14_combout )) # (!\CPU|PC|R[7]~0_combout ))) # (!\CPU|PC|R~15_combout  & (\CPU|PC|R[7]~0_combout  & ((\CPU|add_adder[7]~14_combout ))))

	.dataa(\CPU|PC|R~15_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC_adder|Add1~14_combout ),
	.datad(\CPU|add_adder[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~16 .lut_mask = 16'hE6A2;
defparam \CPU|PC|R~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N9
dffeas \CPU|PC|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[7] .is_wysiwyg = "true";
defparam \CPU|PC|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N28
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[7]~12 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[7]~12_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [7])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux8~4_combout )))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(gnd),
	.datac(\CPU|PC|R [7]),
	.datad(\CPU|REGFILE|Mux8~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[7]~12 .lut_mask = 16'hF5A0;
defparam \CPU|ADDR1MUX_mux|Out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N18
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux8~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux8~0_combout  = (\CPU|control|State.S_22~q  & (((\CPU|IR|R [7])))) # (!\CPU|control|State.S_22~q  & (\CPU|IR|R [5] & (!\CPU|MAR|R[0]~17_combout )))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(\CPU|IR|R [5]),
	.datac(\CPU|MAR|R[0]~17_combout ),
	.datad(\CPU|IR|R [7]),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux8~0 .lut_mask = 16'hAE04;
defparam \CPU|ADDR2MUX_mux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N14
cycloneive_lcell_comb \CPU|add_adder[7]~14 (
// Equation(s):
// \CPU|add_adder[7]~14_combout  = (\CPU|ADDR1MUX_mux|Out[7]~12_combout  & ((\CPU|ADDR2MUX_mux|Mux8~0_combout  & (\CPU|add_adder[6]~13  & VCC)) # (!\CPU|ADDR2MUX_mux|Mux8~0_combout  & (!\CPU|add_adder[6]~13 )))) # (!\CPU|ADDR1MUX_mux|Out[7]~12_combout  & 
// ((\CPU|ADDR2MUX_mux|Mux8~0_combout  & (!\CPU|add_adder[6]~13 )) # (!\CPU|ADDR2MUX_mux|Mux8~0_combout  & ((\CPU|add_adder[6]~13 ) # (GND)))))
// \CPU|add_adder[7]~15  = CARRY((\CPU|ADDR1MUX_mux|Out[7]~12_combout  & (!\CPU|ADDR2MUX_mux|Mux8~0_combout  & !\CPU|add_adder[6]~13 )) # (!\CPU|ADDR1MUX_mux|Out[7]~12_combout  & ((!\CPU|add_adder[6]~13 ) # (!\CPU|ADDR2MUX_mux|Mux8~0_combout ))))

	.dataa(\CPU|ADDR1MUX_mux|Out[7]~12_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[6]~13 ),
	.combout(\CPU|add_adder[7]~14_combout ),
	.cout(\CPU|add_adder[7]~15 ));
// synopsys translate_off
defparam \CPU|add_adder[7]~14 .lut_mask = 16'h9617;
defparam \CPU|add_adder[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[7]~105 (
// Equation(s):
// \CPU|pc_gate|Out[7]~105_combout  = (\CPU|PC|R [7]) # ((!\CPU|control|State.S_04_1~q  & !\CPU|control|State.S_18~q ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_04_1~q ),
	.datac(\CPU|PC|R [7]),
	.datad(\CPU|control|State.S_18~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[7]~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[7]~105 .lut_mask = 16'hF0F3;
defparam \CPU|pc_gate|Out[7]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N15
dffeas \CPU|MDR|R[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[7] .is_wysiwyg = "true";
defparam \CPU|MDR|R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N8
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[7]~0 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[7]~0_combout  = (\CPU|MDR|R [7]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))

	.dataa(gnd),
	.datab(\CPU|MDR|R [7]),
	.datac(\CPU|control|State.S_35~q ),
	.datad(\CPU|control|State.S_27~q ),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[7]~0 .lut_mask = 16'hCCCF;
defparam \CPU|mdr_gate_PC|Out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N30
cycloneive_lcell_comb \CPU|pc_gate|Out[7]~106 (
// Equation(s):
// \CPU|pc_gate|Out[7]~106_combout  = (\CPU|pc_gate|Out[7]~105_combout  & (\CPU|mdr_gate_PC|Out[7]~0_combout  & ((\CPU|add_adder[7]~14_combout ) # (\CPU|MAR|R[0]~17_combout ))))

	.dataa(\CPU|add_adder[7]~14_combout ),
	.datab(\CPU|pc_gate|Out[7]~105_combout ),
	.datac(\CPU|mdr_gate_PC|Out[7]~0_combout ),
	.datad(\CPU|MAR|R[0]~17_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[7]~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[7]~106 .lut_mask = 16'hC080;
defparam \CPU|pc_gate|Out[7]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N14
cycloneive_lcell_comb \CPU|pc_gate|Out[7]~107 (
// Equation(s):
// \CPU|pc_gate|Out[7]~107_combout  = (\CPU|pc_gate|Out[7]~106_combout  & (((\S[7]~input_o  & \MEMIO|Equal0~4_combout )) # (!\MEMIO|Data_CPU_signal[11]~11_combout )))

	.dataa(\MEMIO|Data_CPU_signal[11]~11_combout ),
	.datab(\S[7]~input_o ),
	.datac(\CPU|pc_gate|Out[7]~106_combout ),
	.datad(\MEMIO|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[7]~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[7]~107 .lut_mask = 16'hD050;
defparam \CPU|pc_gate|Out[7]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N28
cycloneive_lcell_comb \CPU|pc_gate|Out[7]~109 (
// Equation(s):
// \CPU|pc_gate|Out[7]~109_combout  = (\CPU|pc_gate|Out[7]~107_combout  & ((\CPU|pc_gate|Out[7]~108_combout ) # (!\CPU|control|WideOr20~combout )))

	.dataa(\CPU|pc_gate|Out[7]~108_combout ),
	.datab(gnd),
	.datac(\CPU|pc_gate|Out[7]~107_combout ),
	.datad(\CPU|control|WideOr20~combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[7]~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[7]~109 .lut_mask = 16'hA0F0;
defparam \CPU|pc_gate|Out[7]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N29
dffeas \CPU|REGFILE|R6|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[8] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N19
dffeas \CPU|REGFILE|R4|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[8] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N18
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[8]~47 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[8]~47_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & (\CPU|REGFILE|R6|R [8])) # (!\CPU|IR|R [1] & ((\CPU|REGFILE|R4|R [8])))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R6|R [8]),
	.datac(\CPU|REGFILE|R4|R [8]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[8]~47 .lut_mask = 16'hEE50;
defparam \CPU|SR2MUX_mux|Out[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N17
dffeas \CPU|REGFILE|R7|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[8] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N5
dffeas \CPU|REGFILE|R5|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[8] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[8]~48 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[8]~48_combout  = (\CPU|SR2MUX_mux|Out[8]~47_combout  & ((\CPU|REGFILE|R7|R [8]) # ((!\CPU|IR|R [0])))) # (!\CPU|SR2MUX_mux|Out[8]~47_combout  & (((\CPU|REGFILE|R5|R [8] & \CPU|IR|R [0]))))

	.dataa(\CPU|SR2MUX_mux|Out[8]~47_combout ),
	.datab(\CPU|REGFILE|R7|R [8]),
	.datac(\CPU|REGFILE|R5|R [8]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[8]~48 .lut_mask = 16'hD8AA;
defparam \CPU|SR2MUX_mux|Out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y7_N21
dffeas \CPU|REGFILE|R2|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[8] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N21
dffeas \CPU|REGFILE|R0|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[8] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N29
dffeas \CPU|REGFILE|R1|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[8] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N14
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[8]~49 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[8]~49_combout  = (\CPU|IR|R [1] & (\CPU|IR|R [0])) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [8]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [8]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R0|R [8]),
	.datad(\CPU|REGFILE|R1|R [8]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[8]~49 .lut_mask = 16'hDC98;
defparam \CPU|SR2MUX_mux|Out[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N25
dffeas \CPU|REGFILE|R3|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[8] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N24
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[8]~50 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[8]~50_combout  = (\CPU|IR|R [1] & ((\CPU|SR2MUX_mux|Out[8]~49_combout  & ((\CPU|REGFILE|R3|R [8]))) # (!\CPU|SR2MUX_mux|Out[8]~49_combout  & (\CPU|REGFILE|R2|R [8])))) # (!\CPU|IR|R [1] & (((\CPU|SR2MUX_mux|Out[8]~49_combout ))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R2|R [8]),
	.datac(\CPU|SR2MUX_mux|Out[8]~49_combout ),
	.datad(\CPU|REGFILE|R3|R [8]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[8]~50 .lut_mask = 16'hF858;
defparam \CPU|SR2MUX_mux|Out[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N2
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[8]~51 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[8]~51_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[8]~48_combout )) # (!\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[8]~50_combout )))))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|IR|R [2]),
	.datac(\CPU|SR2MUX_mux|Out[8]~48_combout ),
	.datad(\CPU|SR2MUX_mux|Out[8]~50_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[8]~51 .lut_mask = 16'hA280;
defparam \CPU|SR2MUX_mux|Out[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N24
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[8]~52 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[8]~52_combout  = (\CPU|SR2MUX_mux|Out[8]~51_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[8]~51_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[8]~52 .lut_mask = 16'hDDCC;
defparam \CPU|SR2MUX_mux|Out[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_lcell_comb \CPU|pc_gate|Out[8]~137 (
// Equation(s):
// \CPU|pc_gate|Out[8]~137_combout  = (\CPU|control|State.S_09~q ) # ((\CPU|control|State.S_12~q ) # ((\CPU|control|State.S_05~q  & \CPU|SR2MUX_mux|Out[8]~52_combout )))

	.dataa(\CPU|control|State.S_05~q ),
	.datab(\CPU|control|State.S_09~q ),
	.datac(\CPU|SR2MUX_mux|Out[8]~52_combout ),
	.datad(\CPU|control|State.S_12~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[8]~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[8]~137 .lut_mask = 16'hFFEC;
defparam \CPU|pc_gate|Out[8]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N2
cycloneive_lcell_comb \CPU|REGFILE|Mux7~2 (
// Equation(s):
// \CPU|REGFILE|Mux7~2_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R [8])) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// ((\CPU|REGFILE|R0|R [8])))))

	.dataa(\CPU|REGFILE|R1|R [8]),
	.datab(\CPU|REGFILE|R0|R [8]),
	.datac(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux7~2 .lut_mask = 16'hFA0C;
defparam \CPU|REGFILE|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N4
cycloneive_lcell_comb \CPU|REGFILE|Mux7~3 (
// Equation(s):
// \CPU|REGFILE|Mux7~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux7~2_combout  & ((\CPU|REGFILE|R3|R [8]))) # (!\CPU|REGFILE|Mux7~2_combout  & (\CPU|REGFILE|R2|R [8])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux7~2_combout ))))

	.dataa(\CPU|REGFILE|R2|R [8]),
	.datab(\CPU|REGFILE|R3|R [8]),
	.datac(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datad(\CPU|REGFILE|Mux7~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux7~3 .lut_mask = 16'hCFA0;
defparam \CPU|REGFILE|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N28
cycloneive_lcell_comb \CPU|REGFILE|Mux7~0 (
// Equation(s):
// \CPU|REGFILE|Mux7~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout ) # ((\CPU|REGFILE|R6|R [8])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (!\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R4|R [8]))))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R6|R [8]),
	.datad(\CPU|REGFILE|R4|R [8]),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux7~0 .lut_mask = 16'hB9A8;
defparam \CPU|REGFILE|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux7~1 (
// Equation(s):
// \CPU|REGFILE|Mux7~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux7~0_combout  & ((\CPU|REGFILE|R7|R [8]))) # (!\CPU|REGFILE|Mux7~0_combout  & (\CPU|REGFILE|R5|R [8])))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux7~0_combout ))))

	.dataa(\CPU|REGFILE|R5|R [8]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R7|R [8]),
	.datad(\CPU|REGFILE|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux7~1 .lut_mask = 16'hF388;
defparam \CPU|REGFILE|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N10
cycloneive_lcell_comb \CPU|REGFILE|Mux7~4 (
// Equation(s):
// \CPU|REGFILE|Mux7~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux7~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datac(\CPU|REGFILE|Mux7~3_combout ),
	.datad(\CPU|REGFILE|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux7~4 .lut_mask = 16'hFC30;
defparam \CPU|REGFILE|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N16
cycloneive_lcell_comb \CPU|ALU|Add0~16 (
// Equation(s):
// \CPU|ALU|Add0~16_combout  = ((\CPU|SR2MUX_mux|Out[8]~52_combout  $ (\CPU|REGFILE|Mux7~4_combout  $ (!\CPU|ALU|Add0~15 )))) # (GND)
// \CPU|ALU|Add0~17  = CARRY((\CPU|SR2MUX_mux|Out[8]~52_combout  & ((\CPU|REGFILE|Mux7~4_combout ) # (!\CPU|ALU|Add0~15 ))) # (!\CPU|SR2MUX_mux|Out[8]~52_combout  & (\CPU|REGFILE|Mux7~4_combout  & !\CPU|ALU|Add0~15 )))

	.dataa(\CPU|SR2MUX_mux|Out[8]~52_combout ),
	.datab(\CPU|REGFILE|Mux7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~15 ),
	.combout(\CPU|ALU|Add0~16_combout ),
	.cout(\CPU|ALU|Add0~17 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~16 .lut_mask = 16'h698E;
defparam \CPU|ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_lcell_comb \CPU|pc_gate|Out[8]~113 (
// Equation(s):
// \CPU|pc_gate|Out[8]~113_combout  = (\CPU|pc_gate|Out[8]~137_combout  & ((\CPU|control|WideOr19~combout  $ (!\CPU|REGFILE|Mux7~4_combout )))) # (!\CPU|pc_gate|Out[8]~137_combout  & (\CPU|ALU|Add0~16_combout  & (!\CPU|control|WideOr19~combout )))

	.dataa(\CPU|pc_gate|Out[8]~137_combout ),
	.datab(\CPU|ALU|Add0~16_combout ),
	.datac(\CPU|control|WideOr19~combout ),
	.datad(\CPU|REGFILE|Mux7~4_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[8]~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[8]~113 .lut_mask = 16'hA40E;
defparam \CPU|pc_gate|Out[8]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N0
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[8]~13 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[8]~13_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [8])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux7~4_combout )))

	.dataa(gnd),
	.datab(\CPU|PC|R [8]),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|REGFILE|Mux7~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[8]~13 .lut_mask = 16'hCFC0;
defparam \CPU|ADDR1MUX_mux|Out[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N24
cycloneive_lcell_comb \CPU|ADDR2MUX_mux|Mux0~0 (
// Equation(s):
// \CPU|ADDR2MUX_mux|Mux0~0_combout  = (\CPU|control|State.S_22~q  & (((\CPU|IR|R [8])))) # (!\CPU|control|State.S_22~q  & (!\CPU|MAR|R[0]~17_combout  & ((\CPU|IR|R [5]))))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(\CPU|MAR|R[0]~17_combout ),
	.datac(\CPU|IR|R [8]),
	.datad(\CPU|IR|R [5]),
	.cin(gnd),
	.combout(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR2MUX_mux|Mux0~0 .lut_mask = 16'hB1A0;
defparam \CPU|ADDR2MUX_mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N16
cycloneive_lcell_comb \CPU|add_adder[8]~16 (
// Equation(s):
// \CPU|add_adder[8]~16_combout  = ((\CPU|ADDR1MUX_mux|Out[8]~13_combout  $ (\CPU|ADDR2MUX_mux|Mux0~0_combout  $ (!\CPU|add_adder[7]~15 )))) # (GND)
// \CPU|add_adder[8]~17  = CARRY((\CPU|ADDR1MUX_mux|Out[8]~13_combout  & ((\CPU|ADDR2MUX_mux|Mux0~0_combout ) # (!\CPU|add_adder[7]~15 ))) # (!\CPU|ADDR1MUX_mux|Out[8]~13_combout  & (\CPU|ADDR2MUX_mux|Mux0~0_combout  & !\CPU|add_adder[7]~15 )))

	.dataa(\CPU|ADDR1MUX_mux|Out[8]~13_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[7]~15 ),
	.combout(\CPU|add_adder[8]~16_combout ),
	.cout(\CPU|add_adder[8]~17 ));
// synopsys translate_off
defparam \CPU|add_adder[8]~16 .lut_mask = 16'h698E;
defparam \CPU|add_adder[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
cycloneive_lcell_comb \CPU|PC_adder|Add1~16 (
// Equation(s):
// \CPU|PC_adder|Add1~16_combout  = (\CPU|PC|R [8] & (\CPU|PC_adder|Add1~15  $ (GND))) # (!\CPU|PC|R [8] & (!\CPU|PC_adder|Add1~15  & VCC))
// \CPU|PC_adder|Add1~17  = CARRY((\CPU|PC|R [8] & !\CPU|PC_adder|Add1~15 ))

	.dataa(\CPU|PC|R [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~15 ),
	.combout(\CPU|PC_adder|Add1~16_combout ),
	.cout(\CPU|PC_adder|Add1~17 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~16 .lut_mask = 16'hA50A;
defparam \CPU|PC_adder|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N24
cycloneive_lcell_comb \CPU|PC|R~17 (
// Equation(s):
// \CPU|PC|R~17_combout  = (\CPU|PC|R[7]~0_combout  & (((\CPU|control|Selector2~1_combout )))) # (!\CPU|PC|R[7]~0_combout  & ((\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [8]))) # (!\CPU|control|Selector2~1_combout  & (\Bus[8]~input_o ))))

	.dataa(\Bus[8]~input_o ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|control|Selector2~1_combout ),
	.datad(\CPU|PC|R [8]),
	.cin(gnd),
	.combout(\CPU|PC|R~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~17 .lut_mask = 16'hF2C2;
defparam \CPU|PC|R~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
cycloneive_lcell_comb \CPU|PC|R~18 (
// Equation(s):
// \CPU|PC|R~18_combout  = (\CPU|PC|R[7]~0_combout  & ((\CPU|PC|R~17_combout  & ((\CPU|PC_adder|Add1~16_combout ))) # (!\CPU|PC|R~17_combout  & (\CPU|add_adder[8]~16_combout )))) # (!\CPU|PC|R[7]~0_combout  & (((\CPU|PC|R~17_combout ))))

	.dataa(\CPU|add_adder[8]~16_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC_adder|Add1~16_combout ),
	.datad(\CPU|PC|R~17_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~18 .lut_mask = 16'hF388;
defparam \CPU|PC|R~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N27
dffeas \CPU|PC|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[8] .is_wysiwyg = "true";
defparam \CPU|PC|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N26
cycloneive_lcell_comb \CPU|pc_gate|Out[8]~110 (
// Equation(s):
// \CPU|pc_gate|Out[8]~110_combout  = (\CPU|PC|R [8]) # ((!\CPU|control|State.S_04_1~q  & !\CPU|control|State.S_18~q ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_04_1~q ),
	.datac(\CPU|PC|R [8]),
	.datad(\CPU|control|State.S_18~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[8]~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[8]~110 .lut_mask = 16'hF0F3;
defparam \CPU|pc_gate|Out[8]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N15
dffeas \CPU|MDR|R[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[8] .is_wysiwyg = "true";
defparam \CPU|MDR|R[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N14
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[8]~1 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[8]~1_combout  = (\CPU|MDR|R [8]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[8]~1 .lut_mask = 16'hF1F1;
defparam \CPU|mdr_gate_PC|Out[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[8]~111 (
// Equation(s):
// \CPU|pc_gate|Out[8]~111_combout  = (\CPU|pc_gate|Out[8]~110_combout  & (\CPU|mdr_gate_PC|Out[8]~1_combout  & ((\CPU|add_adder[8]~16_combout ) # (\CPU|MAR|R[0]~17_combout ))))

	.dataa(\CPU|pc_gate|Out[8]~110_combout ),
	.datab(\CPU|mdr_gate_PC|Out[8]~1_combout ),
	.datac(\CPU|add_adder[8]~16_combout ),
	.datad(\CPU|MAR|R[0]~17_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[8]~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[8]~111 .lut_mask = 16'h8880;
defparam \CPU|pc_gate|Out[8]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N16
cycloneive_lcell_comb \CPU|pc_gate|Out[8]~112 (
// Equation(s):
// \CPU|pc_gate|Out[8]~112_combout  = (\CPU|pc_gate|Out[8]~111_combout  & (((\S[8]~input_o  & \MEMIO|Equal0~4_combout )) # (!\MEMIO|Data_CPU_signal[11]~11_combout )))

	.dataa(\MEMIO|Data_CPU_signal[11]~11_combout ),
	.datab(\S[8]~input_o ),
	.datac(\CPU|pc_gate|Out[8]~111_combout ),
	.datad(\MEMIO|Equal0~4_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[8]~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[8]~112 .lut_mask = 16'hD050;
defparam \CPU|pc_gate|Out[8]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N18
cycloneive_lcell_comb \CPU|pc_gate|Out[8]~114 (
// Equation(s):
// \CPU|pc_gate|Out[8]~114_combout  = (\CPU|pc_gate|Out[8]~112_combout  & ((\CPU|pc_gate|Out[8]~113_combout ) # (!\CPU|control|WideOr20~combout )))

	.dataa(gnd),
	.datab(\CPU|control|WideOr20~combout ),
	.datac(\CPU|pc_gate|Out[8]~113_combout ),
	.datad(\CPU|pc_gate|Out[8]~112_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[8]~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[8]~114 .lut_mask = 16'hF300;
defparam \CPU|pc_gate|Out[8]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y8_N19
dffeas \CPU|REGFILE|R3|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[9] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y8_N3
dffeas \CPU|REGFILE|R2|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[9] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N31
dffeas \CPU|REGFILE|R1|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[9] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y8_N25
dffeas \CPU|REGFILE|R0|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[9] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N24
cycloneive_lcell_comb \CPU|REGFILE|Mux6~2 (
// Equation(s):
// \CPU|REGFILE|Mux6~2_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|REGFILE|R1|R [9])) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// ((\CPU|REGFILE|R0|R [9])))))

	.dataa(\CPU|REGFILE|R1|R [9]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R0|R [9]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux6~2 .lut_mask = 16'hEE30;
defparam \CPU|REGFILE|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N2
cycloneive_lcell_comb \CPU|REGFILE|Mux6~3 (
// Equation(s):
// \CPU|REGFILE|Mux6~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux6~2_combout  & (\CPU|REGFILE|R3|R [9])) # (!\CPU|REGFILE|Mux6~2_combout  & ((\CPU|REGFILE|R2|R [9]))))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux6~2_combout ))))

	.dataa(\CPU|REGFILE|R3|R [9]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R2|R [9]),
	.datad(\CPU|REGFILE|Mux6~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux6~3 .lut_mask = 16'hBBC0;
defparam \CPU|REGFILE|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N27
dffeas \CPU|REGFILE|R7|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[9] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N19
dffeas \CPU|REGFILE|R5|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[9] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N9
dffeas \CPU|REGFILE|R6|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[9] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N17
dffeas \CPU|REGFILE|R4|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[9] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N16
cycloneive_lcell_comb \CPU|REGFILE|Mux6~0 (
// Equation(s):
// \CPU|REGFILE|Mux6~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [9]) # ((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R4|R [9] & !\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|REGFILE|R6|R [9]),
	.datac(\CPU|REGFILE|R4|R [9]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux6~0 .lut_mask = 16'hAAD8;
defparam \CPU|REGFILE|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N18
cycloneive_lcell_comb \CPU|REGFILE|Mux6~1 (
// Equation(s):
// \CPU|REGFILE|Mux6~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux6~0_combout  & (\CPU|REGFILE|R7|R [9])) # (!\CPU|REGFILE|Mux6~0_combout  & ((\CPU|REGFILE|R5|R [9]))))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux6~0_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|REGFILE|R7|R [9]),
	.datac(\CPU|REGFILE|R5|R [9]),
	.datad(\CPU|REGFILE|Mux6~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux6~1 .lut_mask = 16'hDDA0;
defparam \CPU|REGFILE|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N14
cycloneive_lcell_comb \CPU|REGFILE|Mux6~4 (
// Equation(s):
// \CPU|REGFILE|Mux6~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux6~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux6~3_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux6~3_combout ),
	.datad(\CPU|REGFILE|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux6~4 .lut_mask = 16'hFA50;
defparam \CPU|REGFILE|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N30
cycloneive_lcell_comb \CPU|PC|R~19 (
// Equation(s):
// \CPU|PC|R~19_combout  = (\CPU|control|Selector2~1_combout  & (((\CPU|PC|R [9]) # (\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (\Bus[9]~input_o  & ((!\CPU|PC|R[7]~0_combout ))))

	.dataa(\Bus[9]~input_o ),
	.datab(\CPU|PC|R [9]),
	.datac(\CPU|control|Selector2~1_combout ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~19 .lut_mask = 16'hF0CA;
defparam \CPU|PC|R~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
cycloneive_lcell_comb \CPU|PC_adder|Add1~18 (
// Equation(s):
// \CPU|PC_adder|Add1~18_combout  = (\CPU|PC|R [9] & (!\CPU|PC_adder|Add1~17 )) # (!\CPU|PC|R [9] & ((\CPU|PC_adder|Add1~17 ) # (GND)))
// \CPU|PC_adder|Add1~19  = CARRY((!\CPU|PC_adder|Add1~17 ) # (!\CPU|PC|R [9]))

	.dataa(gnd),
	.datab(\CPU|PC|R [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~17 ),
	.combout(\CPU|PC_adder|Add1~18_combout ),
	.cout(\CPU|PC_adder|Add1~19 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~18 .lut_mask = 16'h3C3F;
defparam \CPU|PC_adder|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N6
cycloneive_lcell_comb \CPU|PC|R~20 (
// Equation(s):
// \CPU|PC|R~20_combout  = (\CPU|PC|R~19_combout  & ((\CPU|PC_adder|Add1~18_combout ) # ((!\CPU|PC|R[7]~0_combout )))) # (!\CPU|PC|R~19_combout  & (((\CPU|PC|R[7]~0_combout  & \CPU|add_adder[9]~18_combout ))))

	.dataa(\CPU|PC|R~19_combout ),
	.datab(\CPU|PC_adder|Add1~18_combout ),
	.datac(\CPU|PC|R[7]~0_combout ),
	.datad(\CPU|add_adder[9]~18_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~20 .lut_mask = 16'hDA8A;
defparam \CPU|PC|R~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y6_N7
dffeas \CPU|PC|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[9] .is_wysiwyg = "true";
defparam \CPU|PC|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N0
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[9]~14 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[9]~14_combout  = (\CPU|control|State.S_22~q  & ((\CPU|PC|R [9]))) # (!\CPU|control|State.S_22~q  & (\CPU|REGFILE|Mux6~4_combout ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_22~q ),
	.datac(\CPU|REGFILE|Mux6~4_combout ),
	.datad(\CPU|PC|R [9]),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[9]~14 .lut_mask = 16'hFC30;
defparam \CPU|ADDR1MUX_mux|Out[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N18
cycloneive_lcell_comb \CPU|add_adder[9]~18 (
// Equation(s):
// \CPU|add_adder[9]~18_combout  = (\CPU|ADDR1MUX_mux|Out[9]~14_combout  & ((\CPU|ADDR2MUX_mux|Mux0~0_combout  & (\CPU|add_adder[8]~17  & VCC)) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & (!\CPU|add_adder[8]~17 )))) # (!\CPU|ADDR1MUX_mux|Out[9]~14_combout  & 
// ((\CPU|ADDR2MUX_mux|Mux0~0_combout  & (!\CPU|add_adder[8]~17 )) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & ((\CPU|add_adder[8]~17 ) # (GND)))))
// \CPU|add_adder[9]~19  = CARRY((\CPU|ADDR1MUX_mux|Out[9]~14_combout  & (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & !\CPU|add_adder[8]~17 )) # (!\CPU|ADDR1MUX_mux|Out[9]~14_combout  & ((!\CPU|add_adder[8]~17 ) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout ))))

	.dataa(\CPU|ADDR1MUX_mux|Out[9]~14_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[8]~17 ),
	.combout(\CPU|add_adder[9]~18_combout ),
	.cout(\CPU|add_adder[9]~19 ));
// synopsys translate_off
defparam \CPU|add_adder[9]~18 .lut_mask = 16'h9617;
defparam \CPU|add_adder[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y9_N15
dffeas \CPU|MDR|R[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[9] .is_wysiwyg = "true";
defparam \CPU|MDR|R[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N14
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[9]~2 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[9]~2_combout  = (\CPU|MDR|R [9]) # ((!\CPU|control|State.S_27~q  & !\CPU|control|State.S_35~q ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [9]),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[9]~2 .lut_mask = 16'hF0F3;
defparam \CPU|mdr_gate_PC|Out[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N18
cycloneive_lcell_comb \CPU|pc_gate|Out[9]~115 (
// Equation(s):
// \CPU|pc_gate|Out[9]~115_combout  = (\CPU|PC|R [9]) # ((!\CPU|control|State.S_18~q  & !\CPU|control|State.S_04_1~q ))

	.dataa(\CPU|control|State.S_18~q ),
	.datab(\CPU|PC|R [9]),
	.datac(gnd),
	.datad(\CPU|control|State.S_04_1~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[9]~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[9]~115 .lut_mask = 16'hCCDD;
defparam \CPU|pc_gate|Out[9]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneive_lcell_comb \CPU|pc_gate|Out[9]~116 (
// Equation(s):
// \CPU|pc_gate|Out[9]~116_combout  = (\CPU|mdr_gate_PC|Out[9]~2_combout  & (\CPU|pc_gate|Out[9]~115_combout  & ((\CPU|add_adder[9]~18_combout ) # (\CPU|MAR|R[0]~17_combout ))))

	.dataa(\CPU|add_adder[9]~18_combout ),
	.datab(\CPU|MAR|R[0]~17_combout ),
	.datac(\CPU|mdr_gate_PC|Out[9]~2_combout ),
	.datad(\CPU|pc_gate|Out[9]~115_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[9]~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[9]~116 .lut_mask = 16'hE000;
defparam \CPU|pc_gate|Out[9]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[9]~117 (
// Equation(s):
// \CPU|pc_gate|Out[9]~117_combout  = (\CPU|pc_gate|Out[9]~116_combout  & (((\MEMIO|Equal0~4_combout  & \S[9]~input_o )) # (!\MEMIO|Data_CPU_signal[9]~2_combout )))

	.dataa(\CPU|pc_gate|Out[9]~116_combout ),
	.datab(\MEMIO|Data_CPU_signal[9]~2_combout ),
	.datac(\MEMIO|Equal0~4_combout ),
	.datad(\S[9]~input_o ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[9]~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[9]~117 .lut_mask = 16'hA222;
defparam \CPU|pc_gate|Out[9]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N30
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[9]~55 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[9]~55_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [9]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [9]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R0|R [9]),
	.datac(\CPU|REGFILE|R1|R [9]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[9]~55 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N24
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[9]~56 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[9]~56_combout  = (\CPU|SR2MUX_mux|Out[9]~55_combout  & ((\CPU|REGFILE|R3|R [9]) # ((!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[9]~55_combout  & (((\CPU|IR|R [1] & \CPU|REGFILE|R2|R [9]))))

	.dataa(\CPU|SR2MUX_mux|Out[9]~55_combout ),
	.datab(\CPU|REGFILE|R3|R [9]),
	.datac(\CPU|IR|R [1]),
	.datad(\CPU|REGFILE|R2|R [9]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[9]~56 .lut_mask = 16'hDA8A;
defparam \CPU|SR2MUX_mux|Out[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[9]~53 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[9]~53_combout  = (\CPU|IR|R [1] & ((\CPU|IR|R [0]) # ((\CPU|REGFILE|R6|R [9])))) # (!\CPU|IR|R [1] & (!\CPU|IR|R [0] & ((\CPU|REGFILE|R4|R [9]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R6|R [9]),
	.datad(\CPU|REGFILE|R4|R [9]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[9]~53 .lut_mask = 16'hB9A8;
defparam \CPU|SR2MUX_mux|Out[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[9]~54 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[9]~54_combout  = (\CPU|IR|R [0] & ((\CPU|SR2MUX_mux|Out[9]~53_combout  & ((\CPU|REGFILE|R7|R [9]))) # (!\CPU|SR2MUX_mux|Out[9]~53_combout  & (\CPU|REGFILE|R5|R [9])))) # (!\CPU|IR|R [0] & (((\CPU|SR2MUX_mux|Out[9]~53_combout ))))

	.dataa(\CPU|REGFILE|R5|R [9]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R7|R [9]),
	.datad(\CPU|SR2MUX_mux|Out[9]~53_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[9]~54 .lut_mask = 16'hF388;
defparam \CPU|SR2MUX_mux|Out[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[9]~57 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[9]~57_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[9]~54_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[9]~56_combout ))))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[9]~56_combout ),
	.datac(\CPU|SR2MUX_mux|Out[9]~54_combout ),
	.datad(\CPU|IR|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[9]~57 .lut_mask = 16'hA088;
defparam \CPU|SR2MUX_mux|Out[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[9]~58 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[9]~58_combout  = (\CPU|SR2MUX_mux|Out[9]~57_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(\CPU|SR2MUX_mux|Out[9]~57_combout ),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[9]~58 .lut_mask = 16'hBBAA;
defparam \CPU|SR2MUX_mux|Out[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[9]~138 (
// Equation(s):
// \CPU|pc_gate|Out[9]~138_combout  = (\CPU|control|State.S_12~q ) # ((\CPU|control|State.S_09~q ) # ((\CPU|control|State.S_05~q  & \CPU|SR2MUX_mux|Out[9]~58_combout )))

	.dataa(\CPU|control|State.S_05~q ),
	.datab(\CPU|control|State.S_12~q ),
	.datac(\CPU|SR2MUX_mux|Out[9]~58_combout ),
	.datad(\CPU|control|State.S_09~q ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[9]~138 .lut_mask = 16'hFFEC;
defparam \CPU|pc_gate|Out[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N18
cycloneive_lcell_comb \CPU|ALU|Add0~18 (
// Equation(s):
// \CPU|ALU|Add0~18_combout  = (\CPU|SR2MUX_mux|Out[9]~58_combout  & ((\CPU|REGFILE|Mux6~4_combout  & (\CPU|ALU|Add0~17  & VCC)) # (!\CPU|REGFILE|Mux6~4_combout  & (!\CPU|ALU|Add0~17 )))) # (!\CPU|SR2MUX_mux|Out[9]~58_combout  & ((\CPU|REGFILE|Mux6~4_combout 
//  & (!\CPU|ALU|Add0~17 )) # (!\CPU|REGFILE|Mux6~4_combout  & ((\CPU|ALU|Add0~17 ) # (GND)))))
// \CPU|ALU|Add0~19  = CARRY((\CPU|SR2MUX_mux|Out[9]~58_combout  & (!\CPU|REGFILE|Mux6~4_combout  & !\CPU|ALU|Add0~17 )) # (!\CPU|SR2MUX_mux|Out[9]~58_combout  & ((!\CPU|ALU|Add0~17 ) # (!\CPU|REGFILE|Mux6~4_combout ))))

	.dataa(\CPU|SR2MUX_mux|Out[9]~58_combout ),
	.datab(\CPU|REGFILE|Mux6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~17 ),
	.combout(\CPU|ALU|Add0~18_combout ),
	.cout(\CPU|ALU|Add0~19 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~18 .lut_mask = 16'h9617;
defparam \CPU|ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N18
cycloneive_lcell_comb \CPU|pc_gate|Out[9]~118 (
// Equation(s):
// \CPU|pc_gate|Out[9]~118_combout  = (\CPU|pc_gate|Out[9]~138_combout  & (\CPU|REGFILE|Mux6~4_combout  $ ((!\CPU|control|WideOr19~combout )))) # (!\CPU|pc_gate|Out[9]~138_combout  & (((!\CPU|control|WideOr19~combout  & \CPU|ALU|Add0~18_combout ))))

	.dataa(\CPU|pc_gate|Out[9]~138_combout ),
	.datab(\CPU|REGFILE|Mux6~4_combout ),
	.datac(\CPU|control|WideOr19~combout ),
	.datad(\CPU|ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[9]~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[9]~118 .lut_mask = 16'h8782;
defparam \CPU|pc_gate|Out[9]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N24
cycloneive_lcell_comb \CPU|pc_gate|Out[9]~119 (
// Equation(s):
// \CPU|pc_gate|Out[9]~119_combout  = (\CPU|pc_gate|Out[9]~117_combout  & ((\CPU|pc_gate|Out[9]~118_combout ) # (!\CPU|control|WideOr20~combout )))

	.dataa(\CPU|pc_gate|Out[9]~117_combout ),
	.datab(\CPU|control|WideOr20~combout ),
	.datac(gnd),
	.datad(\CPU|pc_gate|Out[9]~118_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[9]~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[9]~119 .lut_mask = 16'hAA22;
defparam \CPU|pc_gate|Out[9]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \CPU|MDR|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[10] .is_wysiwyg = "true";
defparam \CPU|MDR|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N16
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[10]~3 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[10]~3_combout  = (\CPU|MDR|R [10]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[10]~3 .lut_mask = 16'hF1F1;
defparam \CPU|mdr_gate_PC|Out[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N9
dffeas \CPU|REGFILE|R0|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[10] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N3
dffeas \CPU|REGFILE|R1|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[10] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N2
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[10]~61 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[10]~61_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [10]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [10]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R0|R [10]),
	.datac(\CPU|REGFILE|R1|R [10]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[10]~61 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y8_N19
dffeas \CPU|REGFILE|R2|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[10] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N15
dffeas \CPU|REGFILE|R3|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[10] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N18
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[10]~62 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[10]~62_combout  = (\CPU|SR2MUX_mux|Out[10]~61_combout  & (((\CPU|REGFILE|R3|R [10])) # (!\CPU|IR|R [1]))) # (!\CPU|SR2MUX_mux|Out[10]~61_combout  & (\CPU|IR|R [1] & (\CPU|REGFILE|R2|R [10])))

	.dataa(\CPU|SR2MUX_mux|Out[10]~61_combout ),
	.datab(\CPU|IR|R [1]),
	.datac(\CPU|REGFILE|R2|R [10]),
	.datad(\CPU|REGFILE|R3|R [10]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[10]~62 .lut_mask = 16'hEA62;
defparam \CPU|SR2MUX_mux|Out[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y7_N1
dffeas \CPU|REGFILE|R6|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[10] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N15
dffeas \CPU|REGFILE|R4|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[10] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N14
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[10]~59 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[10]~59_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & (\CPU|REGFILE|R6|R [10])) # (!\CPU|IR|R [1] & ((\CPU|REGFILE|R4|R [10])))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R6|R [10]),
	.datac(\CPU|REGFILE|R4|R [10]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[10]~59 .lut_mask = 16'hEE50;
defparam \CPU|SR2MUX_mux|Out[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N13
dffeas \CPU|REGFILE|R7|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[10] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N23
dffeas \CPU|REGFILE|R5|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[10] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N22
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[10]~60 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[10]~60_combout  = (\CPU|SR2MUX_mux|Out[10]~59_combout  & ((\CPU|REGFILE|R7|R [10]) # ((!\CPU|IR|R [0])))) # (!\CPU|SR2MUX_mux|Out[10]~59_combout  & (((\CPU|REGFILE|R5|R [10] & \CPU|IR|R [0]))))

	.dataa(\CPU|SR2MUX_mux|Out[10]~59_combout ),
	.datab(\CPU|REGFILE|R7|R [10]),
	.datac(\CPU|REGFILE|R5|R [10]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[10]~60 .lut_mask = 16'hD8AA;
defparam \CPU|SR2MUX_mux|Out[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N22
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[10]~63 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[10]~63_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[10]~60_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[10]~62_combout ))))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[10]~62_combout ),
	.datac(\CPU|SR2MUX_mux|Out[10]~60_combout ),
	.datad(\CPU|IR|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[10]~63 .lut_mask = 16'hA088;
defparam \CPU|SR2MUX_mux|Out[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N12
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[10]~64 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[10]~64_combout  = (\CPU|SR2MUX_mux|Out[10]~63_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(gnd),
	.datab(\CPU|SR2MUX_mux|Out[10]~63_combout ),
	.datac(\CPU|control|SR2MUX~0_combout ),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[10]~64 .lut_mask = 16'hCFCC;
defparam \CPU|SR2MUX_mux|Out[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y8_N8
cycloneive_lcell_comb \CPU|REGFILE|Mux5~2 (
// Equation(s):
// \CPU|REGFILE|Mux5~2_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|SR1MUX_mux|Mux14~0_combout ) # ((\CPU|REGFILE|R1|R [10])))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & (!\CPU|SR1MUX_mux|Mux14~0_combout  & (\CPU|REGFILE|R0|R [10])))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R0|R [10]),
	.datad(\CPU|REGFILE|R1|R [10]),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux5~2 .lut_mask = 16'hBA98;
defparam \CPU|REGFILE|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N14
cycloneive_lcell_comb \CPU|REGFILE|Mux5~3 (
// Equation(s):
// \CPU|REGFILE|Mux5~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux5~2_combout  & ((\CPU|REGFILE|R3|R [10]))) # (!\CPU|REGFILE|Mux5~2_combout  & (\CPU|REGFILE|R2|R [10])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux5~2_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|REGFILE|R2|R [10]),
	.datac(\CPU|REGFILE|R3|R [10]),
	.datad(\CPU|REGFILE|Mux5~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux5~3 .lut_mask = 16'hF588;
defparam \CPU|REGFILE|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N0
cycloneive_lcell_comb \CPU|REGFILE|Mux5~0 (
// Equation(s):
// \CPU|REGFILE|Mux5~0_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & (((\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [10]))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (\CPU|REGFILE|R4|R [10]))))

	.dataa(\CPU|REGFILE|R4|R [10]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R6|R [10]),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux5~0 .lut_mask = 16'hFC22;
defparam \CPU|REGFILE|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux5~1 (
// Equation(s):
// \CPU|REGFILE|Mux5~1_combout  = (\CPU|REGFILE|Mux5~0_combout  & (((\CPU|REGFILE|R7|R [10])) # (!\CPU|SR1MUX_mux|Mux15~0_combout ))) # (!\CPU|REGFILE|Mux5~0_combout  & (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R5|R [10]))))

	.dataa(\CPU|REGFILE|Mux5~0_combout ),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R7|R [10]),
	.datad(\CPU|REGFILE|R5|R [10]),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux5~1 .lut_mask = 16'hE6A2;
defparam \CPU|REGFILE|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N0
cycloneive_lcell_comb \CPU|REGFILE|Mux5~4 (
// Equation(s):
// \CPU|REGFILE|Mux5~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux5~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux5~3_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux5~3_combout ),
	.datad(\CPU|REGFILE|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux5~4 .lut_mask = 16'hFA50;
defparam \CPU|REGFILE|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N18
cycloneive_lcell_comb \CPU|alu_gate|Out[10]~4 (
// Equation(s):
// \CPU|alu_gate|Out[10]~4_combout  = (\CPU|control|WideOr19~combout  & (\CPU|REGFILE|Mux5~4_combout  & ((\CPU|SR2MUX_mux|Out[10]~64_combout ) # (\CPU|control|WideOr18~combout )))) # (!\CPU|control|WideOr19~combout  & (((!\CPU|REGFILE|Mux5~4_combout  & 
// \CPU|control|WideOr18~combout ))))

	.dataa(\CPU|SR2MUX_mux|Out[10]~64_combout ),
	.datab(\CPU|control|WideOr19~combout ),
	.datac(\CPU|REGFILE|Mux5~4_combout ),
	.datad(\CPU|control|WideOr18~combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[10]~4 .lut_mask = 16'hC380;
defparam \CPU|alu_gate|Out[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N20
cycloneive_lcell_comb \CPU|ALU|Add0~20 (
// Equation(s):
// \CPU|ALU|Add0~20_combout  = ((\CPU|SR2MUX_mux|Out[10]~64_combout  $ (\CPU|REGFILE|Mux5~4_combout  $ (!\CPU|ALU|Add0~19 )))) # (GND)
// \CPU|ALU|Add0~21  = CARRY((\CPU|SR2MUX_mux|Out[10]~64_combout  & ((\CPU|REGFILE|Mux5~4_combout ) # (!\CPU|ALU|Add0~19 ))) # (!\CPU|SR2MUX_mux|Out[10]~64_combout  & (\CPU|REGFILE|Mux5~4_combout  & !\CPU|ALU|Add0~19 )))

	.dataa(\CPU|SR2MUX_mux|Out[10]~64_combout ),
	.datab(\CPU|REGFILE|Mux5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~19 ),
	.combout(\CPU|ALU|Add0~20_combout ),
	.cout(\CPU|ALU|Add0~21 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~20 .lut_mask = 16'h698E;
defparam \CPU|ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N4
cycloneive_lcell_comb \CPU|alu_gate|Out[10]~5 (
// Equation(s):
// \CPU|alu_gate|Out[10]~5_combout  = (\CPU|alu_gate|Out[10]~4_combout ) # (((\CPU|ALU|Mux15~0_combout  & \CPU|ALU|Add0~20_combout )) # (!\CPU|control|WideOr20~combout ))

	.dataa(\CPU|ALU|Mux15~0_combout ),
	.datab(\CPU|alu_gate|Out[10]~4_combout ),
	.datac(\CPU|control|WideOr20~combout ),
	.datad(\CPU|ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[10]~5 .lut_mask = 16'hEFCF;
defparam \CPU|alu_gate|Out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N14
cycloneive_lcell_comb \MEMIO|Data_CPU_signal~12 (
// Equation(s):
// \MEMIO|Data_CPU_signal~12_combout  = (\CPU|MAR|R [2] & (\CPU|MAR|R [0] & (!\CPU|MAR|R [1] & \MEMIO|Data_CPU_signal~1_combout )))

	.dataa(\CPU|MAR|R [2]),
	.datab(\CPU|MAR|R [0]),
	.datac(\CPU|MAR|R [1]),
	.datad(\MEMIO|Data_CPU_signal~1_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal~12 .lut_mask = 16'h0800;
defparam \MEMIO|Data_CPU_signal~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N30
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[10]~13 (
// Equation(s):
// \MEMIO|Data_CPU_signal[10]~13_combout  = ((\MEMIO|Data_CPU_signal~12_combout ) # ((\S[10]~input_o  & \MEMIO|Equal0~4_combout ))) # (!\CPU|control|WideOr15~0_combout )

	.dataa(\CPU|control|WideOr15~0_combout ),
	.datab(\S[10]~input_o ),
	.datac(\MEMIO|Equal0~4_combout ),
	.datad(\MEMIO|Data_CPU_signal~12_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[10]~13 .lut_mask = 16'hFFD5;
defparam \MEMIO|Data_CPU_signal[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
cycloneive_lcell_comb \CPU|PC_adder|Add1~20 (
// Equation(s):
// \CPU|PC_adder|Add1~20_combout  = (\CPU|PC|R [10] & (\CPU|PC_adder|Add1~19  $ (GND))) # (!\CPU|PC|R [10] & (!\CPU|PC_adder|Add1~19  & VCC))
// \CPU|PC_adder|Add1~21  = CARRY((\CPU|PC|R [10] & !\CPU|PC_adder|Add1~19 ))

	.dataa(\CPU|PC|R [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~19 ),
	.combout(\CPU|PC_adder|Add1~20_combout ),
	.cout(\CPU|PC_adder|Add1~21 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~20 .lut_mask = 16'hA50A;
defparam \CPU|PC_adder|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N0
cycloneive_lcell_comb \CPU|PC|R~21 (
// Equation(s):
// \CPU|PC|R~21_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [10]) # ((\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (((\Bus[10]~input_o  & !\CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|PC|R [10]),
	.datab(\Bus[10]~input_o ),
	.datac(\CPU|control|Selector2~1_combout ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~21 .lut_mask = 16'hF0AC;
defparam \CPU|PC|R~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
cycloneive_lcell_comb \CPU|PC|R~22 (
// Equation(s):
// \CPU|PC|R~22_combout  = (\CPU|PC|R[7]~0_combout  & ((\CPU|PC|R~21_combout  & (\CPU|PC_adder|Add1~20_combout )) # (!\CPU|PC|R~21_combout  & ((\CPU|add_adder[10]~20_combout ))))) # (!\CPU|PC|R[7]~0_combout  & (((\CPU|PC|R~21_combout ))))

	.dataa(\CPU|PC_adder|Add1~20_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC|R~21_combout ),
	.datad(\CPU|add_adder[10]~20_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~22 .lut_mask = 16'hBCB0;
defparam \CPU|PC|R~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N29
dffeas \CPU|PC|R[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[10] .is_wysiwyg = "true";
defparam \CPU|PC|R[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[10]~15 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[10]~15_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [10])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux5~4_combout )))

	.dataa(gnd),
	.datab(\CPU|control|State.S_22~q ),
	.datac(\CPU|PC|R [10]),
	.datad(\CPU|REGFILE|Mux5~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[10]~15 .lut_mask = 16'hF3C0;
defparam \CPU|ADDR1MUX_mux|Out[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N20
cycloneive_lcell_comb \CPU|add_adder[10]~20 (
// Equation(s):
// \CPU|add_adder[10]~20_combout  = ((\CPU|ADDR2MUX_mux|Mux0~0_combout  $ (\CPU|ADDR1MUX_mux|Out[10]~15_combout  $ (!\CPU|add_adder[9]~19 )))) # (GND)
// \CPU|add_adder[10]~21  = CARRY((\CPU|ADDR2MUX_mux|Mux0~0_combout  & ((\CPU|ADDR1MUX_mux|Out[10]~15_combout ) # (!\CPU|add_adder[9]~19 ))) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & (\CPU|ADDR1MUX_mux|Out[10]~15_combout  & !\CPU|add_adder[9]~19 )))

	.dataa(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.datab(\CPU|ADDR1MUX_mux|Out[10]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[9]~19 ),
	.combout(\CPU|add_adder[10]~20_combout ),
	.cout(\CPU|add_adder[10]~21 ));
// synopsys translate_off
defparam \CPU|add_adder[10]~20 .lut_mask = 16'h698E;
defparam \CPU|add_adder[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
cycloneive_lcell_comb \CPU|pc_gate|Out[10]~120 (
// Equation(s):
// \CPU|pc_gate|Out[10]~120_combout  = (\CPU|add_adder[10]~20_combout  & (((\CPU|PC|R [10]) # (!\CPU|control|GatePC~combout )))) # (!\CPU|add_adder[10]~20_combout  & (\CPU|MAR|R[0]~17_combout  & ((\CPU|PC|R [10]) # (!\CPU|control|GatePC~combout ))))

	.dataa(\CPU|add_adder[10]~20_combout ),
	.datab(\CPU|MAR|R[0]~17_combout ),
	.datac(\CPU|control|GatePC~combout ),
	.datad(\CPU|PC|R [10]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[10]~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[10]~120 .lut_mask = 16'hEE0E;
defparam \CPU|pc_gate|Out[10]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N28
cycloneive_lcell_comb \CPU|pc_gate|Out[10]~121 (
// Equation(s):
// \CPU|pc_gate|Out[10]~121_combout  = (\CPU|mdr_gate_PC|Out[10]~3_combout  & (\CPU|alu_gate|Out[10]~5_combout  & (\MEMIO|Data_CPU_signal[10]~13_combout  & \CPU|pc_gate|Out[10]~120_combout )))

	.dataa(\CPU|mdr_gate_PC|Out[10]~3_combout ),
	.datab(\CPU|alu_gate|Out[10]~5_combout ),
	.datac(\MEMIO|Data_CPU_signal[10]~13_combout ),
	.datad(\CPU|pc_gate|Out[10]~120_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[10]~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[10]~121 .lut_mask = 16'h8000;
defparam \CPU|pc_gate|Out[10]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N7
dffeas \CPU|MDR|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[11] .is_wysiwyg = "true";
defparam \CPU|MDR|R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N6
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[11]~4 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[11]~4_combout  = (\CPU|MDR|R [11]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[11]~4 .lut_mask = 16'hF1F1;
defparam \CPU|mdr_gate_PC|Out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y6_N29
dffeas \CPU|REGFILE|R3|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[11] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N27
dffeas \CPU|REGFILE|R2|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[11] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N7
dffeas \CPU|REGFILE|R1|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[11] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N25
dffeas \CPU|REGFILE|R0|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[11] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N24
cycloneive_lcell_comb \CPU|REGFILE|Mux4~2 (
// Equation(s):
// \CPU|REGFILE|Mux4~2_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R1|R [11]) # ((\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & (((\CPU|REGFILE|R0|R [11] & !\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|REGFILE|R1|R [11]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R0|R [11]),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux4~2 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N26
cycloneive_lcell_comb \CPU|REGFILE|Mux4~3 (
// Equation(s):
// \CPU|REGFILE|Mux4~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux4~2_combout  & (\CPU|REGFILE|R3|R [11])) # (!\CPU|REGFILE|Mux4~2_combout  & ((\CPU|REGFILE|R2|R [11]))))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux4~2_combout ))))

	.dataa(\CPU|REGFILE|R3|R [11]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R2|R [11]),
	.datad(\CPU|REGFILE|Mux4~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux4~3 .lut_mask = 16'hBBC0;
defparam \CPU|REGFILE|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N23
dffeas \CPU|REGFILE|R7|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[11] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y7_N29
dffeas \CPU|REGFILE|R5|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[11] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N17
dffeas \CPU|REGFILE|R6|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[11] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y7_N29
dffeas \CPU|REGFILE|R4|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[11] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N28
cycloneive_lcell_comb \CPU|REGFILE|Mux4~0 (
// Equation(s):
// \CPU|REGFILE|Mux4~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [11]) # ((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R4|R [11] & !\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R6|R [11]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R4|R [11]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux4~0 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N28
cycloneive_lcell_comb \CPU|REGFILE|Mux4~1 (
// Equation(s):
// \CPU|REGFILE|Mux4~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux4~0_combout  & (\CPU|REGFILE|R7|R [11])) # (!\CPU|REGFILE|Mux4~0_combout  & ((\CPU|REGFILE|R5|R [11]))))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux4~0_combout ))))

	.dataa(\CPU|REGFILE|R7|R [11]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R5|R [11]),
	.datad(\CPU|REGFILE|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux4~1 .lut_mask = 16'hBBC0;
defparam \CPU|REGFILE|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N6
cycloneive_lcell_comb \CPU|REGFILE|Mux4~4 (
// Equation(s):
// \CPU|REGFILE|Mux4~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux4~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux4~3_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux4~3_combout ),
	.datad(\CPU|REGFILE|Mux4~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux4~4 .lut_mask = 16'hFA50;
defparam \CPU|REGFILE|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N6
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[11]~67 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[11]~67_combout  = (\CPU|IR|R [0] & ((\CPU|IR|R [1]) # ((\CPU|REGFILE|R1|R [11])))) # (!\CPU|IR|R [0] & (!\CPU|IR|R [1] & ((\CPU|REGFILE|R0|R [11]))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|IR|R [1]),
	.datac(\CPU|REGFILE|R1|R [11]),
	.datad(\CPU|REGFILE|R0|R [11]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[11]~67 .lut_mask = 16'hB9A8;
defparam \CPU|SR2MUX_mux|Out[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N28
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[11]~68 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[11]~68_combout  = (\CPU|SR2MUX_mux|Out[11]~67_combout  & (((\CPU|REGFILE|R3|R [11]) # (!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[11]~67_combout  & (\CPU|REGFILE|R2|R [11] & ((\CPU|IR|R [1]))))

	.dataa(\CPU|SR2MUX_mux|Out[11]~67_combout ),
	.datab(\CPU|REGFILE|R2|R [11]),
	.datac(\CPU|REGFILE|R3|R [11]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[11]~68 .lut_mask = 16'hE4AA;
defparam \CPU|SR2MUX_mux|Out[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N16
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[11]~65 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[11]~65_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & ((\CPU|REGFILE|R6|R [11]))) # (!\CPU|IR|R [1] & (\CPU|REGFILE|R4|R [11]))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R4|R [11]),
	.datac(\CPU|REGFILE|R6|R [11]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[11]~65 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N22
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[11]~66 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[11]~66_combout  = (\CPU|SR2MUX_mux|Out[11]~65_combout  & (((\CPU|REGFILE|R7|R [11]) # (!\CPU|IR|R [0])))) # (!\CPU|SR2MUX_mux|Out[11]~65_combout  & (\CPU|REGFILE|R5|R [11] & ((\CPU|IR|R [0]))))

	.dataa(\CPU|SR2MUX_mux|Out[11]~65_combout ),
	.datab(\CPU|REGFILE|R5|R [11]),
	.datac(\CPU|REGFILE|R7|R [11]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[11]~66 .lut_mask = 16'hE4AA;
defparam \CPU|SR2MUX_mux|Out[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y8_N16
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[11]~69 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[11]~69_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[11]~66_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[11]~68_combout ))))

	.dataa(\CPU|SR2MUX_mux|Out[11]~68_combout ),
	.datab(\CPU|SR2MUX_mux|Out[11]~66_combout ),
	.datac(\CPU|control|SR2MUX~0_combout ),
	.datad(\CPU|IR|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[11]~69 .lut_mask = 16'hC0A0;
defparam \CPU|SR2MUX_mux|Out[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[11]~70 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[11]~70_combout  = (\CPU|SR2MUX_mux|Out[11]~69_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(\CPU|SR2MUX_mux|Out[11]~69_combout ),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[11]~70 .lut_mask = 16'hBBAA;
defparam \CPU|SR2MUX_mux|Out[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N2
cycloneive_lcell_comb \CPU|alu_gate|Out[11]~6 (
// Equation(s):
// \CPU|alu_gate|Out[11]~6_combout  = (\CPU|REGFILE|Mux4~4_combout  & (\CPU|control|WideOr19~combout  & ((\CPU|SR2MUX_mux|Out[11]~70_combout ) # (\CPU|control|WideOr18~combout )))) # (!\CPU|REGFILE|Mux4~4_combout  & (!\CPU|control|WideOr19~combout  & 
// ((\CPU|control|WideOr18~combout ))))

	.dataa(\CPU|REGFILE|Mux4~4_combout ),
	.datab(\CPU|control|WideOr19~combout ),
	.datac(\CPU|SR2MUX_mux|Out[11]~70_combout ),
	.datad(\CPU|control|WideOr18~combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[11]~6 .lut_mask = 16'h9980;
defparam \CPU|alu_gate|Out[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N22
cycloneive_lcell_comb \CPU|ALU|Add0~22 (
// Equation(s):
// \CPU|ALU|Add0~22_combout  = (\CPU|SR2MUX_mux|Out[11]~70_combout  & ((\CPU|REGFILE|Mux4~4_combout  & (\CPU|ALU|Add0~21  & VCC)) # (!\CPU|REGFILE|Mux4~4_combout  & (!\CPU|ALU|Add0~21 )))) # (!\CPU|SR2MUX_mux|Out[11]~70_combout  & 
// ((\CPU|REGFILE|Mux4~4_combout  & (!\CPU|ALU|Add0~21 )) # (!\CPU|REGFILE|Mux4~4_combout  & ((\CPU|ALU|Add0~21 ) # (GND)))))
// \CPU|ALU|Add0~23  = CARRY((\CPU|SR2MUX_mux|Out[11]~70_combout  & (!\CPU|REGFILE|Mux4~4_combout  & !\CPU|ALU|Add0~21 )) # (!\CPU|SR2MUX_mux|Out[11]~70_combout  & ((!\CPU|ALU|Add0~21 ) # (!\CPU|REGFILE|Mux4~4_combout ))))

	.dataa(\CPU|SR2MUX_mux|Out[11]~70_combout ),
	.datab(\CPU|REGFILE|Mux4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~21 ),
	.combout(\CPU|ALU|Add0~22_combout ),
	.cout(\CPU|ALU|Add0~23 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~22 .lut_mask = 16'h9617;
defparam \CPU|ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N16
cycloneive_lcell_comb \CPU|alu_gate|Out[11]~7 (
// Equation(s):
// \CPU|alu_gate|Out[11]~7_combout  = (\CPU|alu_gate|Out[11]~6_combout ) # (((\CPU|ALU|Mux15~0_combout  & \CPU|ALU|Add0~22_combout )) # (!\CPU|control|WideOr20~combout ))

	.dataa(\CPU|ALU|Mux15~0_combout ),
	.datab(\CPU|alu_gate|Out[11]~6_combout ),
	.datac(\CPU|control|WideOr20~combout ),
	.datad(\CPU|ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[11]~7 .lut_mask = 16'hEFCF;
defparam \CPU|alu_gate|Out[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneive_lcell_comb \CPU|PC_adder|Add1~22 (
// Equation(s):
// \CPU|PC_adder|Add1~22_combout  = (\CPU|PC|R [11] & (!\CPU|PC_adder|Add1~21 )) # (!\CPU|PC|R [11] & ((\CPU|PC_adder|Add1~21 ) # (GND)))
// \CPU|PC_adder|Add1~23  = CARRY((!\CPU|PC_adder|Add1~21 ) # (!\CPU|PC|R [11]))

	.dataa(gnd),
	.datab(\CPU|PC|R [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~21 ),
	.combout(\CPU|PC_adder|Add1~22_combout ),
	.cout(\CPU|PC_adder|Add1~23 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~22 .lut_mask = 16'h3C3F;
defparam \CPU|PC_adder|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N4
cycloneive_lcell_comb \CPU|PC|R~23 (
// Equation(s):
// \CPU|PC|R~23_combout  = (\CPU|PC|R[7]~0_combout  & (((\CPU|control|Selector2~1_combout )))) # (!\CPU|PC|R[7]~0_combout  & ((\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [11]))) # (!\CPU|control|Selector2~1_combout  & (\Bus[11]~input_o ))))

	.dataa(\Bus[11]~input_o ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC|R [11]),
	.datad(\CPU|control|Selector2~1_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~23 .lut_mask = 16'hFC22;
defparam \CPU|PC|R~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N4
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[11]~16 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[11]~16_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [11])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux4~4_combout )))

	.dataa(gnd),
	.datab(\CPU|PC|R [11]),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|REGFILE|Mux4~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[11]~16 .lut_mask = 16'hCFC0;
defparam \CPU|ADDR1MUX_mux|Out[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N22
cycloneive_lcell_comb \CPU|add_adder[11]~22 (
// Equation(s):
// \CPU|add_adder[11]~22_combout  = (\CPU|ADDR1MUX_mux|Out[11]~16_combout  & ((\CPU|ADDR2MUX_mux|Mux0~0_combout  & (\CPU|add_adder[10]~21  & VCC)) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & (!\CPU|add_adder[10]~21 )))) # (!\CPU|ADDR1MUX_mux|Out[11]~16_combout  
// & ((\CPU|ADDR2MUX_mux|Mux0~0_combout  & (!\CPU|add_adder[10]~21 )) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & ((\CPU|add_adder[10]~21 ) # (GND)))))
// \CPU|add_adder[11]~23  = CARRY((\CPU|ADDR1MUX_mux|Out[11]~16_combout  & (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & !\CPU|add_adder[10]~21 )) # (!\CPU|ADDR1MUX_mux|Out[11]~16_combout  & ((!\CPU|add_adder[10]~21 ) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout ))))

	.dataa(\CPU|ADDR1MUX_mux|Out[11]~16_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[10]~21 ),
	.combout(\CPU|add_adder[11]~22_combout ),
	.cout(\CPU|add_adder[11]~23 ));
// synopsys translate_off
defparam \CPU|add_adder[11]~22 .lut_mask = 16'h9617;
defparam \CPU|add_adder[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N14
cycloneive_lcell_comb \CPU|PC|R~24 (
// Equation(s):
// \CPU|PC|R~24_combout  = (\CPU|PC|R[7]~0_combout  & ((\CPU|PC|R~23_combout  & (\CPU|PC_adder|Add1~22_combout )) # (!\CPU|PC|R~23_combout  & ((\CPU|add_adder[11]~22_combout ))))) # (!\CPU|PC|R[7]~0_combout  & (((\CPU|PC|R~23_combout ))))

	.dataa(\CPU|PC_adder|Add1~22_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC|R~23_combout ),
	.datad(\CPU|add_adder[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~24 .lut_mask = 16'hBCB0;
defparam \CPU|PC|R~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N15
dffeas \CPU|PC|R[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[11] .is_wysiwyg = "true";
defparam \CPU|PC|R[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N8
cycloneive_lcell_comb \CPU|pc_gate|Out[11]~122 (
// Equation(s):
// \CPU|pc_gate|Out[11]~122_combout  = (\CPU|PC|R [11] & (((\CPU|MAR|R[0]~17_combout ) # (\CPU|add_adder[11]~22_combout )))) # (!\CPU|PC|R [11] & (!\CPU|control|GatePC~combout  & ((\CPU|MAR|R[0]~17_combout ) # (\CPU|add_adder[11]~22_combout ))))

	.dataa(\CPU|PC|R [11]),
	.datab(\CPU|control|GatePC~combout ),
	.datac(\CPU|MAR|R[0]~17_combout ),
	.datad(\CPU|add_adder[11]~22_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[11]~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[11]~122 .lut_mask = 16'hBBB0;
defparam \CPU|pc_gate|Out[11]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N10
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[11]~14 (
// Equation(s):
// \MEMIO|Data_CPU_signal[11]~14_combout  = (\MEMIO|Data_CPU_signal~12_combout ) # (((\MEMIO|Equal0~4_combout  & \S[11]~input_o )) # (!\CPU|control|WideOr15~0_combout ))

	.dataa(\MEMIO|Data_CPU_signal~12_combout ),
	.datab(\MEMIO|Equal0~4_combout ),
	.datac(\CPU|control|WideOr15~0_combout ),
	.datad(\S[11]~input_o ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[11]~14 .lut_mask = 16'hEFAF;
defparam \MEMIO|Data_CPU_signal[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N14
cycloneive_lcell_comb \CPU|pc_gate|Out[11]~123 (
// Equation(s):
// \CPU|pc_gate|Out[11]~123_combout  = (\CPU|mdr_gate_PC|Out[11]~4_combout  & (\CPU|alu_gate|Out[11]~7_combout  & (\CPU|pc_gate|Out[11]~122_combout  & \MEMIO|Data_CPU_signal[11]~14_combout )))

	.dataa(\CPU|mdr_gate_PC|Out[11]~4_combout ),
	.datab(\CPU|alu_gate|Out[11]~7_combout ),
	.datac(\CPU|pc_gate|Out[11]~122_combout ),
	.datad(\MEMIO|Data_CPU_signal[11]~14_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[11]~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[11]~123 .lut_mask = 16'h8000;
defparam \CPU|pc_gate|Out[11]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N31
dffeas \CPU|MDR|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[12] .is_wysiwyg = "true";
defparam \CPU|MDR|R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[12]~5 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[12]~5_combout  = (\CPU|MDR|R [12]) # ((!\CPU|control|State.S_27~q  & !\CPU|control|State.S_35~q ))

	.dataa(gnd),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [12]),
	.datad(\CPU|control|State.S_35~q ),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[12]~5 .lut_mask = 16'hF0F3;
defparam \CPU|mdr_gate_PC|Out[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[12]~15 (
// Equation(s):
// \MEMIO|Data_CPU_signal[12]~15_combout  = ((\MEMIO|Data_CPU_signal~1_combout  & (!\CPU|MAR|R [1] & !\CPU|MAR|R [0]))) # (!\CPU|control|WideOr15~0_combout )

	.dataa(\CPU|control|WideOr15~0_combout ),
	.datab(\MEMIO|Data_CPU_signal~1_combout ),
	.datac(\CPU|MAR|R [1]),
	.datad(\CPU|MAR|R [0]),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[12]~15 .lut_mask = 16'h555D;
defparam \MEMIO|Data_CPU_signal[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[12]~16 (
// Equation(s):
// \MEMIO|Data_CPU_signal[12]~16_combout  = (\MEMIO|Data_CPU_signal[12]~15_combout ) # ((\MEMIO|Equal0~4_combout  & \S[12]~input_o ))

	.dataa(\MEMIO|Equal0~4_combout ),
	.datab(gnd),
	.datac(\MEMIO|Data_CPU_signal[12]~15_combout ),
	.datad(\S[12]~input_o ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[12]~16 .lut_mask = 16'hFAF0;
defparam \MEMIO|Data_CPU_signal[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N2
cycloneive_lcell_comb \CPU|PC|R~25 (
// Equation(s):
// \CPU|PC|R~25_combout  = (\CPU|control|Selector2~1_combout  & (((\CPU|PC|R [12]) # (\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (\Bus[12]~input_o  & ((!\CPU|PC|R[7]~0_combout ))))

	.dataa(\Bus[12]~input_o ),
	.datab(\CPU|PC|R [12]),
	.datac(\CPU|control|Selector2~1_combout ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~25 .lut_mask = 16'hF0CA;
defparam \CPU|PC|R~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \CPU|PC_adder|Add1~24 (
// Equation(s):
// \CPU|PC_adder|Add1~24_combout  = (\CPU|PC|R [12] & (\CPU|PC_adder|Add1~23  $ (GND))) # (!\CPU|PC|R [12] & (!\CPU|PC_adder|Add1~23  & VCC))
// \CPU|PC_adder|Add1~25  = CARRY((\CPU|PC|R [12] & !\CPU|PC_adder|Add1~23 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~23 ),
	.combout(\CPU|PC_adder|Add1~24_combout ),
	.cout(\CPU|PC_adder|Add1~25 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~24 .lut_mask = 16'hC30C;
defparam \CPU|PC_adder|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N0
cycloneive_lcell_comb \CPU|PC|R~26 (
// Equation(s):
// \CPU|PC|R~26_combout  = (\CPU|PC|R~25_combout  & ((\CPU|PC_adder|Add1~24_combout ) # ((!\CPU|PC|R[7]~0_combout )))) # (!\CPU|PC|R~25_combout  & (((\CPU|PC|R[7]~0_combout  & \CPU|add_adder[12]~24_combout ))))

	.dataa(\CPU|PC|R~25_combout ),
	.datab(\CPU|PC_adder|Add1~24_combout ),
	.datac(\CPU|PC|R[7]~0_combout ),
	.datad(\CPU|add_adder[12]~24_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~26 .lut_mask = 16'hDA8A;
defparam \CPU|PC|R~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y6_N1
dffeas \CPU|PC|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[12] .is_wysiwyg = "true";
defparam \CPU|PC|R[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N9
dffeas \CPU|REGFILE|R3|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[12] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N25
dffeas \CPU|REGFILE|R2|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[12] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y7_N15
dffeas \CPU|REGFILE|R1|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[12] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N3
dffeas \CPU|REGFILE|R0|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[12] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N2
cycloneive_lcell_comb \CPU|REGFILE|Mux3~2 (
// Equation(s):
// \CPU|REGFILE|Mux3~2_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R1|R [12]) # ((\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & (((\CPU|REGFILE|R0|R [12] & !\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|REGFILE|R1|R [12]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R0|R [12]),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux3~2 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N4
cycloneive_lcell_comb \CPU|REGFILE|Mux3~3 (
// Equation(s):
// \CPU|REGFILE|Mux3~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux3~2_combout  & (\CPU|REGFILE|R3|R [12])) # (!\CPU|REGFILE|Mux3~2_combout  & ((\CPU|REGFILE|R2|R [12]))))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux3~2_combout ))))

	.dataa(\CPU|REGFILE|R3|R [12]),
	.datab(\CPU|REGFILE|R2|R [12]),
	.datac(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datad(\CPU|REGFILE|Mux3~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux3~3 .lut_mask = 16'hAFC0;
defparam \CPU|REGFILE|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N13
dffeas \CPU|REGFILE|R5|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[12] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y7_N21
dffeas \CPU|REGFILE|R7|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[12] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y7_N21
dffeas \CPU|REGFILE|R4|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[12] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N27
dffeas \CPU|REGFILE|R6|R[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[12] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N18
cycloneive_lcell_comb \CPU|REGFILE|Mux3~0 (
// Equation(s):
// \CPU|REGFILE|Mux3~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout ) # (\CPU|REGFILE|R6|R [12])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (\CPU|REGFILE|R4|R [12] & (!\CPU|SR1MUX_mux|Mux15~0_combout )))

	.dataa(\CPU|REGFILE|R4|R [12]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datad(\CPU|REGFILE|R6|R [12]),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux3~0 .lut_mask = 16'hCEC2;
defparam \CPU|REGFILE|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N20
cycloneive_lcell_comb \CPU|REGFILE|Mux3~1 (
// Equation(s):
// \CPU|REGFILE|Mux3~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux3~0_combout  & ((\CPU|REGFILE|R7|R [12]))) # (!\CPU|REGFILE|Mux3~0_combout  & (\CPU|REGFILE|R5|R [12])))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux3~0_combout ))))

	.dataa(\CPU|REGFILE|R5|R [12]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R7|R [12]),
	.datad(\CPU|REGFILE|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux3~1 .lut_mask = 16'hF388;
defparam \CPU|REGFILE|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N10
cycloneive_lcell_comb \CPU|REGFILE|Mux3~4 (
// Equation(s):
// \CPU|REGFILE|Mux3~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux3~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux3~3_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux3~3_combout ),
	.datad(\CPU|REGFILE|Mux3~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux3~4 .lut_mask = 16'hFA50;
defparam \CPU|REGFILE|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N30
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[12]~17 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[12]~17_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [12])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux3~4_combout )))

	.dataa(gnd),
	.datab(\CPU|PC|R [12]),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|REGFILE|Mux3~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[12]~17 .lut_mask = 16'hCFC0;
defparam \CPU|ADDR1MUX_mux|Out[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N24
cycloneive_lcell_comb \CPU|add_adder[12]~24 (
// Equation(s):
// \CPU|add_adder[12]~24_combout  = ((\CPU|ADDR1MUX_mux|Out[12]~17_combout  $ (\CPU|ADDR2MUX_mux|Mux0~0_combout  $ (!\CPU|add_adder[11]~23 )))) # (GND)
// \CPU|add_adder[12]~25  = CARRY((\CPU|ADDR1MUX_mux|Out[12]~17_combout  & ((\CPU|ADDR2MUX_mux|Mux0~0_combout ) # (!\CPU|add_adder[11]~23 ))) # (!\CPU|ADDR1MUX_mux|Out[12]~17_combout  & (\CPU|ADDR2MUX_mux|Mux0~0_combout  & !\CPU|add_adder[11]~23 )))

	.dataa(\CPU|ADDR1MUX_mux|Out[12]~17_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[11]~23 ),
	.combout(\CPU|add_adder[12]~24_combout ),
	.cout(\CPU|add_adder[12]~25 ));
// synopsys translate_off
defparam \CPU|add_adder[12]~24 .lut_mask = 16'h698E;
defparam \CPU|add_adder[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneive_lcell_comb \CPU|pc_gate|Out[12]~124 (
// Equation(s):
// \CPU|pc_gate|Out[12]~124_combout  = (\CPU|control|GatePC~combout  & (\CPU|PC|R [12] & ((\CPU|add_adder[12]~24_combout ) # (\CPU|MAR|R[0]~17_combout )))) # (!\CPU|control|GatePC~combout  & ((\CPU|add_adder[12]~24_combout ) # ((\CPU|MAR|R[0]~17_combout ))))

	.dataa(\CPU|control|GatePC~combout ),
	.datab(\CPU|add_adder[12]~24_combout ),
	.datac(\CPU|MAR|R[0]~17_combout ),
	.datad(\CPU|PC|R [12]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[12]~124 .lut_mask = 16'hFC54;
defparam \CPU|pc_gate|Out[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N26
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[12]~71 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[12]~71_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & ((\CPU|REGFILE|R6|R [12]))) # (!\CPU|IR|R [1] & (\CPU|REGFILE|R4|R [12]))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R4|R [12]),
	.datac(\CPU|REGFILE|R6|R [12]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[12]~71 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N12
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[12]~72 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[12]~72_combout  = (\CPU|SR2MUX_mux|Out[12]~71_combout  & (((\CPU|REGFILE|R7|R [12])) # (!\CPU|IR|R [0]))) # (!\CPU|SR2MUX_mux|Out[12]~71_combout  & (\CPU|IR|R [0] & (\CPU|REGFILE|R5|R [12])))

	.dataa(\CPU|SR2MUX_mux|Out[12]~71_combout ),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R5|R [12]),
	.datad(\CPU|REGFILE|R7|R [12]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[12]~72 .lut_mask = 16'hEA62;
defparam \CPU|SR2MUX_mux|Out[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N14
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[12]~73 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[12]~73_combout  = (\CPU|IR|R [1] & (\CPU|IR|R [0])) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & (\CPU|REGFILE|R1|R [12])) # (!\CPU|IR|R [0] & ((\CPU|REGFILE|R0|R [12])))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R1|R [12]),
	.datad(\CPU|REGFILE|R0|R [12]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[12]~73 .lut_mask = 16'hD9C8;
defparam \CPU|SR2MUX_mux|Out[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N24
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[12]~74 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[12]~74_combout  = (\CPU|SR2MUX_mux|Out[12]~73_combout  & ((\CPU|REGFILE|R3|R [12]) # ((!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[12]~73_combout  & (((\CPU|REGFILE|R2|R [12] & \CPU|IR|R [1]))))

	.dataa(\CPU|REGFILE|R3|R [12]),
	.datab(\CPU|SR2MUX_mux|Out[12]~73_combout ),
	.datac(\CPU|REGFILE|R2|R [12]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[12]~74 .lut_mask = 16'hB8CC;
defparam \CPU|SR2MUX_mux|Out[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N20
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[12]~75 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[12]~75_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[12]~72_combout )) # (!\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[12]~74_combout )))))

	.dataa(\CPU|SR2MUX_mux|Out[12]~72_combout ),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(\CPU|IR|R [2]),
	.datad(\CPU|SR2MUX_mux|Out[12]~74_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[12]~75 .lut_mask = 16'h8C80;
defparam \CPU|SR2MUX_mux|Out[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N16
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[12]~76 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[12]~76_combout  = (\CPU|SR2MUX_mux|Out[12]~75_combout ) # ((\CPU|IR|R [4] & !\CPU|control|SR2MUX~0_combout ))

	.dataa(\CPU|SR2MUX_mux|Out[12]~75_combout ),
	.datab(gnd),
	.datac(\CPU|IR|R [4]),
	.datad(\CPU|control|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[12]~76 .lut_mask = 16'hAAFA;
defparam \CPU|SR2MUX_mux|Out[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y7_N16
cycloneive_lcell_comb \CPU|alu_gate|Out[12]~8 (
// Equation(s):
// \CPU|alu_gate|Out[12]~8_combout  = (\CPU|control|WideOr19~combout  & (\CPU|REGFILE|Mux3~4_combout  & ((\CPU|SR2MUX_mux|Out[12]~76_combout ) # (\CPU|control|WideOr18~combout )))) # (!\CPU|control|WideOr19~combout  & (((\CPU|control|WideOr18~combout  & 
// !\CPU|REGFILE|Mux3~4_combout ))))

	.dataa(\CPU|control|WideOr19~combout ),
	.datab(\CPU|SR2MUX_mux|Out[12]~76_combout ),
	.datac(\CPU|control|WideOr18~combout ),
	.datad(\CPU|REGFILE|Mux3~4_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[12]~8 .lut_mask = 16'hA850;
defparam \CPU|alu_gate|Out[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneive_lcell_comb \CPU|ALU|Add0~24 (
// Equation(s):
// \CPU|ALU|Add0~24_combout  = ((\CPU|SR2MUX_mux|Out[12]~76_combout  $ (\CPU|REGFILE|Mux3~4_combout  $ (!\CPU|ALU|Add0~23 )))) # (GND)
// \CPU|ALU|Add0~25  = CARRY((\CPU|SR2MUX_mux|Out[12]~76_combout  & ((\CPU|REGFILE|Mux3~4_combout ) # (!\CPU|ALU|Add0~23 ))) # (!\CPU|SR2MUX_mux|Out[12]~76_combout  & (\CPU|REGFILE|Mux3~4_combout  & !\CPU|ALU|Add0~23 )))

	.dataa(\CPU|SR2MUX_mux|Out[12]~76_combout ),
	.datab(\CPU|REGFILE|Mux3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~23 ),
	.combout(\CPU|ALU|Add0~24_combout ),
	.cout(\CPU|ALU|Add0~25 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~24 .lut_mask = 16'h698E;
defparam \CPU|ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneive_lcell_comb \CPU|alu_gate|Out[12]~9 (
// Equation(s):
// \CPU|alu_gate|Out[12]~9_combout  = ((\CPU|alu_gate|Out[12]~8_combout ) # ((\CPU|ALU|Mux15~0_combout  & \CPU|ALU|Add0~24_combout ))) # (!\CPU|control|WideOr20~combout )

	.dataa(\CPU|control|WideOr20~combout ),
	.datab(\CPU|alu_gate|Out[12]~8_combout ),
	.datac(\CPU|ALU|Mux15~0_combout ),
	.datad(\CPU|ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[12]~9 .lut_mask = 16'hFDDD;
defparam \CPU|alu_gate|Out[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneive_lcell_comb \CPU|pc_gate|Out[12]~125 (
// Equation(s):
// \CPU|pc_gate|Out[12]~125_combout  = (\CPU|mdr_gate_PC|Out[12]~5_combout  & (\MEMIO|Data_CPU_signal[12]~16_combout  & (\CPU|pc_gate|Out[12]~124_combout  & \CPU|alu_gate|Out[12]~9_combout )))

	.dataa(\CPU|mdr_gate_PC|Out[12]~5_combout ),
	.datab(\MEMIO|Data_CPU_signal[12]~16_combout ),
	.datac(\CPU|pc_gate|Out[12]~124_combout ),
	.datad(\CPU|alu_gate|Out[12]~9_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[12]~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[12]~125 .lut_mask = 16'h8000;
defparam \CPU|pc_gate|Out[12]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneive_lcell_comb \CPU|PC_adder|Add1~26 (
// Equation(s):
// \CPU|PC_adder|Add1~26_combout  = (\CPU|PC|R [13] & (!\CPU|PC_adder|Add1~25 )) # (!\CPU|PC|R [13] & ((\CPU|PC_adder|Add1~25 ) # (GND)))
// \CPU|PC_adder|Add1~27  = CARRY((!\CPU|PC_adder|Add1~25 ) # (!\CPU|PC|R [13]))

	.dataa(\CPU|PC|R [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~25 ),
	.combout(\CPU|PC_adder|Add1~26_combout ),
	.cout(\CPU|PC_adder|Add1~27 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~26 .lut_mask = 16'h5A5F;
defparam \CPU|PC_adder|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N18
cycloneive_lcell_comb \CPU|PC|R~27 (
// Equation(s):
// \CPU|PC|R~27_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [13]) # ((\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (((\Bus[13]~input_o  & !\CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|PC|R [13]),
	.datab(\CPU|control|Selector2~1_combout ),
	.datac(\Bus[13]~input_o ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~27 .lut_mask = 16'hCCB8;
defparam \CPU|PC|R~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y6_N5
dffeas \CPU|REGFILE|R3|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[13] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N31
dffeas \CPU|REGFILE|R2|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[13] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N15
dffeas \CPU|REGFILE|R1|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[13] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N13
dffeas \CPU|REGFILE|R0|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[13] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux2~2 (
// Equation(s):
// \CPU|REGFILE|Mux2~2_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R1|R [13]) # ((\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & (((\CPU|REGFILE|R0|R [13] & !\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|REGFILE|R1|R [13]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R0|R [13]),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux2~2 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N30
cycloneive_lcell_comb \CPU|REGFILE|Mux2~3 (
// Equation(s):
// \CPU|REGFILE|Mux2~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux2~2_combout  & (\CPU|REGFILE|R3|R [13])) # (!\CPU|REGFILE|Mux2~2_combout  & ((\CPU|REGFILE|R2|R [13]))))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux2~2_combout ))))

	.dataa(\CPU|REGFILE|R3|R [13]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R2|R [13]),
	.datad(\CPU|REGFILE|Mux2~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux2~3 .lut_mask = 16'hBBC0;
defparam \CPU|REGFILE|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N5
dffeas \CPU|REGFILE|R7|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[13] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y7_N27
dffeas \CPU|REGFILE|R5|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[13] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y7_N11
dffeas \CPU|REGFILE|R4|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[13] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N23
dffeas \CPU|REGFILE|R6|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[13] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N10
cycloneive_lcell_comb \CPU|REGFILE|Mux2~0 (
// Equation(s):
// \CPU|REGFILE|Mux2~0_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & (\CPU|SR1MUX_mux|Mux14~0_combout )) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [13]))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (\CPU|REGFILE|R4|R [13]))))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R4|R [13]),
	.datad(\CPU|REGFILE|R6|R [13]),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux2~0 .lut_mask = 16'hDC98;
defparam \CPU|REGFILE|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N6
cycloneive_lcell_comb \CPU|REGFILE|Mux2~1 (
// Equation(s):
// \CPU|REGFILE|Mux2~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux2~0_combout  & (\CPU|REGFILE|R7|R [13])) # (!\CPU|REGFILE|Mux2~0_combout  & ((\CPU|REGFILE|R5|R [13]))))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux2~0_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datab(\CPU|REGFILE|R7|R [13]),
	.datac(\CPU|REGFILE|R5|R [13]),
	.datad(\CPU|REGFILE|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux2~1 .lut_mask = 16'hDDA0;
defparam \CPU|REGFILE|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N10
cycloneive_lcell_comb \CPU|REGFILE|Mux2~4 (
// Equation(s):
// \CPU|REGFILE|Mux2~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux2~1_combout ))) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux2~3_combout ))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux2~3_combout ),
	.datad(\CPU|REGFILE|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux2~4 .lut_mask = 16'hFA50;
defparam \CPU|REGFILE|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N28
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[13]~18 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[13]~18_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [13])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux2~4_combout )))

	.dataa(\CPU|PC|R [13]),
	.datab(gnd),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|REGFILE|Mux2~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[13]~18 .lut_mask = 16'hAFA0;
defparam \CPU|ADDR1MUX_mux|Out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N26
cycloneive_lcell_comb \CPU|add_adder[13]~26 (
// Equation(s):
// \CPU|add_adder[13]~26_combout  = (\CPU|ADDR1MUX_mux|Out[13]~18_combout  & ((\CPU|ADDR2MUX_mux|Mux0~0_combout  & (\CPU|add_adder[12]~25  & VCC)) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & (!\CPU|add_adder[12]~25 )))) # (!\CPU|ADDR1MUX_mux|Out[13]~18_combout  
// & ((\CPU|ADDR2MUX_mux|Mux0~0_combout  & (!\CPU|add_adder[12]~25 )) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & ((\CPU|add_adder[12]~25 ) # (GND)))))
// \CPU|add_adder[13]~27  = CARRY((\CPU|ADDR1MUX_mux|Out[13]~18_combout  & (!\CPU|ADDR2MUX_mux|Mux0~0_combout  & !\CPU|add_adder[12]~25 )) # (!\CPU|ADDR1MUX_mux|Out[13]~18_combout  & ((!\CPU|add_adder[12]~25 ) # (!\CPU|ADDR2MUX_mux|Mux0~0_combout ))))

	.dataa(\CPU|ADDR1MUX_mux|Out[13]~18_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[12]~25 ),
	.combout(\CPU|add_adder[13]~26_combout ),
	.cout(\CPU|add_adder[13]~27 ));
// synopsys translate_off
defparam \CPU|add_adder[13]~26 .lut_mask = 16'h9617;
defparam \CPU|add_adder[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N12
cycloneive_lcell_comb \CPU|PC|R~28 (
// Equation(s):
// \CPU|PC|R~28_combout  = (\CPU|PC|R~27_combout  & ((\CPU|PC_adder|Add1~26_combout ) # ((!\CPU|PC|R[7]~0_combout )))) # (!\CPU|PC|R~27_combout  & (((\CPU|add_adder[13]~26_combout  & \CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|PC_adder|Add1~26_combout ),
	.datab(\CPU|PC|R~27_combout ),
	.datac(\CPU|add_adder[13]~26_combout ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~28 .lut_mask = 16'hB8CC;
defparam \CPU|PC|R~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N13
dffeas \CPU|PC|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[13] .is_wysiwyg = "true";
defparam \CPU|PC|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N8
cycloneive_lcell_comb \CPU|pc_gate|Out[13]~126 (
// Equation(s):
// \CPU|pc_gate|Out[13]~126_combout  = (\CPU|PC|R [13] & ((\CPU|MAR|R[0]~17_combout ) # ((\CPU|add_adder[13]~26_combout )))) # (!\CPU|PC|R [13] & (!\CPU|control|GatePC~combout  & ((\CPU|MAR|R[0]~17_combout ) # (\CPU|add_adder[13]~26_combout ))))

	.dataa(\CPU|PC|R [13]),
	.datab(\CPU|MAR|R[0]~17_combout ),
	.datac(\CPU|control|GatePC~combout ),
	.datad(\CPU|add_adder[13]~26_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[13]~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[13]~126 .lut_mask = 16'hAF8C;
defparam \CPU|pc_gate|Out[13]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[13]~17 (
// Equation(s):
// \MEMIO|Data_CPU_signal[13]~17_combout  = ((\MEMIO|Equal0~4_combout  & \S[13]~input_o )) # (!\MEMIO|Data_CPU_signal[13]~4_combout )

	.dataa(\MEMIO|Equal0~4_combout ),
	.datab(\MEMIO|Data_CPU_signal[13]~4_combout ),
	.datac(gnd),
	.datad(\S[13]~input_o ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[13]~17 .lut_mask = 16'hBB33;
defparam \MEMIO|Data_CPU_signal[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N14
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[13]~79 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[13]~79_combout  = (\CPU|IR|R [0] & (((\CPU|REGFILE|R1|R [13]) # (\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [13] & ((!\CPU|IR|R [1]))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R0|R [13]),
	.datac(\CPU|REGFILE|R1|R [13]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[13]~79 .lut_mask = 16'hAAE4;
defparam \CPU|SR2MUX_mux|Out[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[13]~80 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[13]~80_combout  = (\CPU|SR2MUX_mux|Out[13]~79_combout  & (((\CPU|REGFILE|R3|R [13]) # (!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[13]~79_combout  & (\CPU|REGFILE|R2|R [13] & ((\CPU|IR|R [1]))))

	.dataa(\CPU|REGFILE|R2|R [13]),
	.datab(\CPU|SR2MUX_mux|Out[13]~79_combout ),
	.datac(\CPU|REGFILE|R3|R [13]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[13]~80 .lut_mask = 16'hE2CC;
defparam \CPU|SR2MUX_mux|Out[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N22
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[13]~77 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[13]~77_combout  = (\CPU|IR|R [0] & (\CPU|IR|R [1])) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & (\CPU|REGFILE|R6|R [13])) # (!\CPU|IR|R [1] & ((\CPU|REGFILE|R4|R [13])))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|IR|R [1]),
	.datac(\CPU|REGFILE|R6|R [13]),
	.datad(\CPU|REGFILE|R4|R [13]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[13]~77 .lut_mask = 16'hD9C8;
defparam \CPU|SR2MUX_mux|Out[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[13]~78 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[13]~78_combout  = (\CPU|IR|R [0] & ((\CPU|SR2MUX_mux|Out[13]~77_combout  & ((\CPU|REGFILE|R7|R [13]))) # (!\CPU|SR2MUX_mux|Out[13]~77_combout  & (\CPU|REGFILE|R5|R [13])))) # (!\CPU|IR|R [0] & (((\CPU|SR2MUX_mux|Out[13]~77_combout ))))

	.dataa(\CPU|REGFILE|R5|R [13]),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R7|R [13]),
	.datad(\CPU|SR2MUX_mux|Out[13]~77_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[13]~78 .lut_mask = 16'hF388;
defparam \CPU|SR2MUX_mux|Out[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N20
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[13]~81 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[13]~81_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[13]~78_combout ))) # (!\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[13]~80_combout ))))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[13]~80_combout ),
	.datac(\CPU|SR2MUX_mux|Out[13]~78_combout ),
	.datad(\CPU|IR|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[13]~81 .lut_mask = 16'hA088;
defparam \CPU|SR2MUX_mux|Out[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N0
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[13]~82 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[13]~82_combout  = (\CPU|SR2MUX_mux|Out[13]~81_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[13]~81_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[13]~82 .lut_mask = 16'hDDCC;
defparam \CPU|SR2MUX_mux|Out[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N26
cycloneive_lcell_comb \CPU|ALU|Add0~26 (
// Equation(s):
// \CPU|ALU|Add0~26_combout  = (\CPU|SR2MUX_mux|Out[13]~82_combout  & ((\CPU|REGFILE|Mux2~4_combout  & (\CPU|ALU|Add0~25  & VCC)) # (!\CPU|REGFILE|Mux2~4_combout  & (!\CPU|ALU|Add0~25 )))) # (!\CPU|SR2MUX_mux|Out[13]~82_combout  & 
// ((\CPU|REGFILE|Mux2~4_combout  & (!\CPU|ALU|Add0~25 )) # (!\CPU|REGFILE|Mux2~4_combout  & ((\CPU|ALU|Add0~25 ) # (GND)))))
// \CPU|ALU|Add0~27  = CARRY((\CPU|SR2MUX_mux|Out[13]~82_combout  & (!\CPU|REGFILE|Mux2~4_combout  & !\CPU|ALU|Add0~25 )) # (!\CPU|SR2MUX_mux|Out[13]~82_combout  & ((!\CPU|ALU|Add0~25 ) # (!\CPU|REGFILE|Mux2~4_combout ))))

	.dataa(\CPU|SR2MUX_mux|Out[13]~82_combout ),
	.datab(\CPU|REGFILE|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~25 ),
	.combout(\CPU|ALU|Add0~26_combout ),
	.cout(\CPU|ALU|Add0~27 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~26 .lut_mask = 16'h9617;
defparam \CPU|ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N18
cycloneive_lcell_comb \CPU|alu_gate|Out[13]~10 (
// Equation(s):
// \CPU|alu_gate|Out[13]~10_combout  = (\CPU|REGFILE|Mux2~4_combout  & (\CPU|control|WideOr19~combout  & ((\CPU|SR2MUX_mux|Out[13]~82_combout ) # (\CPU|control|WideOr18~combout )))) # (!\CPU|REGFILE|Mux2~4_combout  & (((!\CPU|control|WideOr19~combout  & 
// \CPU|control|WideOr18~combout ))))

	.dataa(\CPU|REGFILE|Mux2~4_combout ),
	.datab(\CPU|SR2MUX_mux|Out[13]~82_combout ),
	.datac(\CPU|control|WideOr19~combout ),
	.datad(\CPU|control|WideOr18~combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[13]~10 .lut_mask = 16'hA580;
defparam \CPU|alu_gate|Out[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
cycloneive_lcell_comb \CPU|alu_gate|Out[13]~11 (
// Equation(s):
// \CPU|alu_gate|Out[13]~11_combout  = ((\CPU|alu_gate|Out[13]~10_combout ) # ((\CPU|ALU|Mux15~0_combout  & \CPU|ALU|Add0~26_combout ))) # (!\CPU|control|WideOr20~combout )

	.dataa(\CPU|ALU|Mux15~0_combout ),
	.datab(\CPU|ALU|Add0~26_combout ),
	.datac(\CPU|control|WideOr20~combout ),
	.datad(\CPU|alu_gate|Out[13]~10_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[13]~11 .lut_mask = 16'hFF8F;
defparam \CPU|alu_gate|Out[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N21
dffeas \CPU|MDR|R[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[13] .is_wysiwyg = "true";
defparam \CPU|MDR|R[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[13]~6 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[13]~6_combout  = (\CPU|MDR|R [13]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[13]~6 .lut_mask = 16'hF1F1;
defparam \CPU|mdr_gate_PC|Out[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneive_lcell_comb \CPU|pc_gate|Out[13]~127 (
// Equation(s):
// \CPU|pc_gate|Out[13]~127_combout  = (\CPU|pc_gate|Out[13]~126_combout  & (\MEMIO|Data_CPU_signal[13]~17_combout  & (\CPU|alu_gate|Out[13]~11_combout  & \CPU|mdr_gate_PC|Out[13]~6_combout )))

	.dataa(\CPU|pc_gate|Out[13]~126_combout ),
	.datab(\MEMIO|Data_CPU_signal[13]~17_combout ),
	.datac(\CPU|alu_gate|Out[13]~11_combout ),
	.datad(\CPU|mdr_gate_PC|Out[13]~6_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[13]~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[13]~127 .lut_mask = 16'h8000;
defparam \CPU|pc_gate|Out[13]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \CPU|MDR|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[14] .is_wysiwyg = "true";
defparam \CPU|MDR|R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[14]~7 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[14]~7_combout  = (\CPU|MDR|R [14]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[14]~7 .lut_mask = 16'hF1F1;
defparam \CPU|mdr_gate_PC|Out[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N25
dffeas \CPU|REGFILE|R7|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[14] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y7_N7
dffeas \CPU|REGFILE|R5|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[14] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N13
dffeas \CPU|REGFILE|R6|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[14] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N11
dffeas \CPU|REGFILE|R4|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[14] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux1~0 (
// Equation(s):
// \CPU|REGFILE|Mux1~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout ) # ((\CPU|REGFILE|R6|R [14])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (!\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R4|R [14]))))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R6|R [14]),
	.datad(\CPU|REGFILE|R4|R [14]),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux1~0 .lut_mask = 16'hB9A8;
defparam \CPU|REGFILE|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N4
cycloneive_lcell_comb \CPU|REGFILE|Mux1~1 (
// Equation(s):
// \CPU|REGFILE|Mux1~1_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|Mux1~0_combout  & (\CPU|REGFILE|R7|R [14])) # (!\CPU|REGFILE|Mux1~0_combout  & ((\CPU|REGFILE|R5|R [14]))))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (((\CPU|REGFILE|Mux1~0_combout ))))

	.dataa(\CPU|REGFILE|R7|R [14]),
	.datab(\CPU|REGFILE|R5|R [14]),
	.datac(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datad(\CPU|REGFILE|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux1~1 .lut_mask = 16'hAFC0;
defparam \CPU|REGFILE|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y5_N25
dffeas \CPU|REGFILE|R2|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[14] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N19
dffeas \CPU|REGFILE|R3|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[14] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N22
cycloneive_lcell_comb \CPU|REGFILE|R0|R[14]~feeder (
// Equation(s):
// \CPU|REGFILE|R0|R[14]~feeder_combout  = \CPU|MAR|R~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|MAR|R~15_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|R0|R[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[14]~feeder .lut_mask = 16'hFF00;
defparam \CPU|REGFILE|R0|R[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y8_N23
dffeas \CPU|REGFILE|R0|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|REGFILE|R0|R[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[14] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N9
dffeas \CPU|REGFILE|R1|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[14] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N28
cycloneive_lcell_comb \CPU|REGFILE|Mux1~2 (
// Equation(s):
// \CPU|REGFILE|Mux1~2_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R1|R [14]))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & 
// (\CPU|REGFILE|R0|R [14]))))

	.dataa(\CPU|REGFILE|R0|R [14]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R1|R [14]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux1~2 .lut_mask = 16'hFC22;
defparam \CPU|REGFILE|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N18
cycloneive_lcell_comb \CPU|REGFILE|Mux1~3 (
// Equation(s):
// \CPU|REGFILE|Mux1~3_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|Mux1~2_combout  & ((\CPU|REGFILE|R3|R [14]))) # (!\CPU|REGFILE|Mux1~2_combout  & (\CPU|REGFILE|R2|R [14])))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & 
// (((\CPU|REGFILE|Mux1~2_combout ))))

	.dataa(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datab(\CPU|REGFILE|R2|R [14]),
	.datac(\CPU|REGFILE|R3|R [14]),
	.datad(\CPU|REGFILE|Mux1~2_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux1~3 .lut_mask = 16'hF588;
defparam \CPU|REGFILE|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N24
cycloneive_lcell_comb \CPU|REGFILE|Mux1~4 (
// Equation(s):
// \CPU|REGFILE|Mux1~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux1~1_combout )) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datac(\CPU|REGFILE|Mux1~1_combout ),
	.datad(\CPU|REGFILE|Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux1~4 .lut_mask = 16'hF3C0;
defparam \CPU|REGFILE|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N10
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[14]~83 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[14]~83_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & (\CPU|REGFILE|R6|R [14])) # (!\CPU|IR|R [1] & ((\CPU|REGFILE|R4|R [14])))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R6|R [14]),
	.datac(\CPU|REGFILE|R4|R [14]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[14]~83 .lut_mask = 16'hEE50;
defparam \CPU|SR2MUX_mux|Out[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N6
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[14]~84 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[14]~84_combout  = (\CPU|SR2MUX_mux|Out[14]~83_combout  & (((\CPU|REGFILE|R7|R [14])) # (!\CPU|IR|R [0]))) # (!\CPU|SR2MUX_mux|Out[14]~83_combout  & (\CPU|IR|R [0] & (\CPU|REGFILE|R5|R [14])))

	.dataa(\CPU|SR2MUX_mux|Out[14]~83_combout ),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R5|R [14]),
	.datad(\CPU|REGFILE|R7|R [14]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[14]~84 .lut_mask = 16'hEA62;
defparam \CPU|SR2MUX_mux|Out[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N8
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[14]~85 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[14]~85_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [14]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [14]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R0|R [14]),
	.datac(\CPU|REGFILE|R1|R [14]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[14]~85 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N24
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[14]~86 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[14]~86_combout  = (\CPU|IR|R [1] & ((\CPU|SR2MUX_mux|Out[14]~85_combout  & ((\CPU|REGFILE|R3|R [14]))) # (!\CPU|SR2MUX_mux|Out[14]~85_combout  & (\CPU|REGFILE|R2|R [14])))) # (!\CPU|IR|R [1] & (\CPU|SR2MUX_mux|Out[14]~85_combout ))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|SR2MUX_mux|Out[14]~85_combout ),
	.datac(\CPU|REGFILE|R2|R [14]),
	.datad(\CPU|REGFILE|R3|R [14]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[14]~86 .lut_mask = 16'hEC64;
defparam \CPU|SR2MUX_mux|Out[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N22
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[14]~87 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[14]~87_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[14]~84_combout )) # (!\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[14]~86_combout )))))

	.dataa(\CPU|SR2MUX_mux|Out[14]~84_combout ),
	.datab(\CPU|control|SR2MUX~0_combout ),
	.datac(\CPU|IR|R [2]),
	.datad(\CPU|SR2MUX_mux|Out[14]~86_combout ),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[14]~87 .lut_mask = 16'h8C80;
defparam \CPU|SR2MUX_mux|Out[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N4
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[14]~88 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[14]~88_combout  = (\CPU|SR2MUX_mux|Out[14]~87_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[14]~87_combout ),
	.datac(gnd),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[14]~88 .lut_mask = 16'hDDCC;
defparam \CPU|SR2MUX_mux|Out[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N28
cycloneive_lcell_comb \CPU|ALU|Add0~28 (
// Equation(s):
// \CPU|ALU|Add0~28_combout  = ((\CPU|REGFILE|Mux1~4_combout  $ (\CPU|SR2MUX_mux|Out[14]~88_combout  $ (!\CPU|ALU|Add0~27 )))) # (GND)
// \CPU|ALU|Add0~29  = CARRY((\CPU|REGFILE|Mux1~4_combout  & ((\CPU|SR2MUX_mux|Out[14]~88_combout ) # (!\CPU|ALU|Add0~27 ))) # (!\CPU|REGFILE|Mux1~4_combout  & (\CPU|SR2MUX_mux|Out[14]~88_combout  & !\CPU|ALU|Add0~27 )))

	.dataa(\CPU|REGFILE|Mux1~4_combout ),
	.datab(\CPU|SR2MUX_mux|Out[14]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ALU|Add0~27 ),
	.combout(\CPU|ALU|Add0~28_combout ),
	.cout(\CPU|ALU|Add0~29 ));
// synopsys translate_off
defparam \CPU|ALU|Add0~28 .lut_mask = 16'h698E;
defparam \CPU|ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N24
cycloneive_lcell_comb \CPU|alu_gate|Out[14]~12 (
// Equation(s):
// \CPU|alu_gate|Out[14]~12_combout  = (\CPU|REGFILE|Mux1~4_combout  & (\CPU|control|WideOr19~combout  & ((\CPU|SR2MUX_mux|Out[14]~88_combout ) # (\CPU|control|WideOr18~combout )))) # (!\CPU|REGFILE|Mux1~4_combout  & (((!\CPU|control|WideOr19~combout  & 
// \CPU|control|WideOr18~combout ))))

	.dataa(\CPU|REGFILE|Mux1~4_combout ),
	.datab(\CPU|SR2MUX_mux|Out[14]~88_combout ),
	.datac(\CPU|control|WideOr19~combout ),
	.datad(\CPU|control|WideOr18~combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[14]~12 .lut_mask = 16'hA580;
defparam \CPU|alu_gate|Out[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N20
cycloneive_lcell_comb \CPU|alu_gate|Out[14]~13 (
// Equation(s):
// \CPU|alu_gate|Out[14]~13_combout  = ((\CPU|alu_gate|Out[14]~12_combout ) # ((\CPU|ALU|Mux15~0_combout  & \CPU|ALU|Add0~28_combout ))) # (!\CPU|control|WideOr20~combout )

	.dataa(\CPU|ALU|Mux15~0_combout ),
	.datab(\CPU|control|WideOr20~combout ),
	.datac(\CPU|ALU|Add0~28_combout ),
	.datad(\CPU|alu_gate|Out[14]~12_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[14]~13 .lut_mask = 16'hFFB3;
defparam \CPU|alu_gate|Out[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N16
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[14]~18 (
// Equation(s):
// \MEMIO|Data_CPU_signal[14]~18_combout  = (\MEMIO|Data_CPU_signal~1_combout  & (((!\CPU|MAR|R [0] & !\CPU|MAR|R [1])) # (!\CPU|MAR|R [2])))

	.dataa(\CPU|MAR|R [2]),
	.datab(\CPU|MAR|R [0]),
	.datac(\CPU|MAR|R [1]),
	.datad(\MEMIO|Data_CPU_signal~1_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[14]~18 .lut_mask = 16'h5700;
defparam \MEMIO|Data_CPU_signal[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N26
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[14]~19 (
// Equation(s):
// \MEMIO|Data_CPU_signal[14]~19_combout  = ((\MEMIO|Data_CPU_signal[14]~18_combout ) # ((\S[14]~input_o  & \MEMIO|Equal0~4_combout ))) # (!\CPU|control|WideOr15~0_combout )

	.dataa(\S[14]~input_o ),
	.datab(\MEMIO|Equal0~4_combout ),
	.datac(\CPU|control|WideOr15~0_combout ),
	.datad(\MEMIO|Data_CPU_signal[14]~18_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[14]~19 .lut_mask = 16'hFF8F;
defparam \MEMIO|Data_CPU_signal[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneive_lcell_comb \CPU|PC|R~29 (
// Equation(s):
// \CPU|PC|R~29_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [14]) # ((\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (((\Bus[14]~input_o  & !\CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|control|Selector2~1_combout ),
	.datab(\CPU|PC|R [14]),
	.datac(\Bus[14]~input_o ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~29 .lut_mask = 16'hAAD8;
defparam \CPU|PC|R~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneive_lcell_comb \CPU|PC_adder|Add1~28 (
// Equation(s):
// \CPU|PC_adder|Add1~28_combout  = (\CPU|PC|R [14] & (\CPU|PC_adder|Add1~27  $ (GND))) # (!\CPU|PC|R [14] & (!\CPU|PC_adder|Add1~27  & VCC))
// \CPU|PC_adder|Add1~29  = CARRY((\CPU|PC|R [14] & !\CPU|PC_adder|Add1~27 ))

	.dataa(gnd),
	.datab(\CPU|PC|R [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC_adder|Add1~27 ),
	.combout(\CPU|PC_adder|Add1~28_combout ),
	.cout(\CPU|PC_adder|Add1~29 ));
// synopsys translate_off
defparam \CPU|PC_adder|Add1~28 .lut_mask = 16'hC30C;
defparam \CPU|PC_adder|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N22
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[14]~19 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[14]~19_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [14])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux1~4_combout )))

	.dataa(\CPU|control|State.S_22~q ),
	.datab(gnd),
	.datac(\CPU|PC|R [14]),
	.datad(\CPU|REGFILE|Mux1~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[14]~19 .lut_mask = 16'hF5A0;
defparam \CPU|ADDR1MUX_mux|Out[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N28
cycloneive_lcell_comb \CPU|add_adder[14]~28 (
// Equation(s):
// \CPU|add_adder[14]~28_combout  = ((\CPU|ADDR1MUX_mux|Out[14]~19_combout  $ (\CPU|ADDR2MUX_mux|Mux0~0_combout  $ (!\CPU|add_adder[13]~27 )))) # (GND)
// \CPU|add_adder[14]~29  = CARRY((\CPU|ADDR1MUX_mux|Out[14]~19_combout  & ((\CPU|ADDR2MUX_mux|Mux0~0_combout ) # (!\CPU|add_adder[13]~27 ))) # (!\CPU|ADDR1MUX_mux|Out[14]~19_combout  & (\CPU|ADDR2MUX_mux|Mux0~0_combout  & !\CPU|add_adder[13]~27 )))

	.dataa(\CPU|ADDR1MUX_mux|Out[14]~19_combout ),
	.datab(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|add_adder[13]~27 ),
	.combout(\CPU|add_adder[14]~28_combout ),
	.cout(\CPU|add_adder[14]~29 ));
// synopsys translate_off
defparam \CPU|add_adder[14]~28 .lut_mask = 16'h698E;
defparam \CPU|add_adder[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N30
cycloneive_lcell_comb \CPU|PC|R~30 (
// Equation(s):
// \CPU|PC|R~30_combout  = (\CPU|PC|R~29_combout  & (((\CPU|PC_adder|Add1~28_combout )) # (!\CPU|PC|R[7]~0_combout ))) # (!\CPU|PC|R~29_combout  & (\CPU|PC|R[7]~0_combout  & ((\CPU|add_adder[14]~28_combout ))))

	.dataa(\CPU|PC|R~29_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|PC_adder|Add1~28_combout ),
	.datad(\CPU|add_adder[14]~28_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~30 .lut_mask = 16'hE6A2;
defparam \CPU|PC|R~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N31
dffeas \CPU|PC|R[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[14] .is_wysiwyg = "true";
defparam \CPU|PC|R[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N24
cycloneive_lcell_comb \CPU|pc_gate|Out[14]~128 (
// Equation(s):
// \CPU|pc_gate|Out[14]~128_combout  = (\CPU|PC|R [14] & ((\CPU|add_adder[14]~28_combout ) # ((\CPU|MAR|R[0]~17_combout )))) # (!\CPU|PC|R [14] & (!\CPU|control|GatePC~combout  & ((\CPU|add_adder[14]~28_combout ) # (\CPU|MAR|R[0]~17_combout ))))

	.dataa(\CPU|PC|R [14]),
	.datab(\CPU|add_adder[14]~28_combout ),
	.datac(\CPU|MAR|R[0]~17_combout ),
	.datad(\CPU|control|GatePC~combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[14]~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[14]~128 .lut_mask = 16'hA8FC;
defparam \CPU|pc_gate|Out[14]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N22
cycloneive_lcell_comb \CPU|pc_gate|Out[14]~129 (
// Equation(s):
// \CPU|pc_gate|Out[14]~129_combout  = (\CPU|mdr_gate_PC|Out[14]~7_combout  & (\CPU|alu_gate|Out[14]~13_combout  & (\MEMIO|Data_CPU_signal[14]~19_combout  & \CPU|pc_gate|Out[14]~128_combout )))

	.dataa(\CPU|mdr_gate_PC|Out[14]~7_combout ),
	.datab(\CPU|alu_gate|Out[14]~13_combout ),
	.datac(\MEMIO|Data_CPU_signal[14]~19_combout ),
	.datad(\CPU|pc_gate|Out[14]~128_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[14]~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[14]~129 .lut_mask = 16'h8000;
defparam \CPU|pc_gate|Out[14]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N26
cycloneive_lcell_comb \CPU|PC|R~31 (
// Equation(s):
// \CPU|PC|R~31_combout  = (\CPU|control|Selector2~1_combout  & ((\CPU|PC|R [15]) # ((\CPU|PC|R[7]~0_combout )))) # (!\CPU|control|Selector2~1_combout  & (((\Bus[15]~input_o  & !\CPU|PC|R[7]~0_combout ))))

	.dataa(\CPU|PC|R [15]),
	.datab(\Bus[15]~input_o ),
	.datac(\CPU|control|Selector2~1_combout ),
	.datad(\CPU|PC|R[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~31 .lut_mask = 16'hF0AC;
defparam \CPU|PC|R~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneive_lcell_comb \CPU|PC_adder|Add1~30 (
// Equation(s):
// \CPU|PC_adder|Add1~30_combout  = \CPU|PC_adder|Add1~29  $ (\CPU|PC|R [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC|R [15]),
	.cin(\CPU|PC_adder|Add1~29 ),
	.combout(\CPU|PC_adder|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC_adder|Add1~30 .lut_mask = 16'h0FF0;
defparam \CPU|PC_adder|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N10
cycloneive_lcell_comb \CPU|PC|R~32 (
// Equation(s):
// \CPU|PC|R~32_combout  = (\CPU|PC|R~31_combout  & (((\CPU|PC_adder|Add1~30_combout )) # (!\CPU|PC|R[7]~0_combout ))) # (!\CPU|PC|R~31_combout  & (\CPU|PC|R[7]~0_combout  & (\CPU|add_adder[15]~30_combout )))

	.dataa(\CPU|PC|R~31_combout ),
	.datab(\CPU|PC|R[7]~0_combout ),
	.datac(\CPU|add_adder[15]~30_combout ),
	.datad(\CPU|PC_adder|Add1~30_combout ),
	.cin(gnd),
	.combout(\CPU|PC|R~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|R~32 .lut_mask = 16'hEA62;
defparam \CPU|PC|R~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y6_N11
dffeas \CPU|PC|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\CPU|PC|R~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|R[15] .is_wysiwyg = "true";
defparam \CPU|PC|R[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y7_N3
dffeas \CPU|REGFILE|R5|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R5|R[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R5|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R5|R[15] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R5|R[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N7
dffeas \CPU|REGFILE|R6|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R6|R[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R6|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R6|R[15] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R6|R[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y7_N17
dffeas \CPU|REGFILE|R4|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R4|R[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R4|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R4|R[15] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R4|R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N16
cycloneive_lcell_comb \CPU|REGFILE|Mux0~0 (
// Equation(s):
// \CPU|REGFILE|Mux0~0_combout  = (\CPU|SR1MUX_mux|Mux14~0_combout  & ((\CPU|REGFILE|R6|R [15]) # ((\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|SR1MUX_mux|Mux14~0_combout  & (((\CPU|REGFILE|R4|R [15] & !\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R6|R [15]),
	.datab(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.datac(\CPU|REGFILE|R4|R [15]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux0~0 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N23
dffeas \CPU|REGFILE|R7|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R7|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R7|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R7|R[15] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R7|R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N22
cycloneive_lcell_comb \CPU|REGFILE|Mux0~1 (
// Equation(s):
// \CPU|REGFILE|Mux0~1_combout  = (\CPU|REGFILE|Mux0~0_combout  & (((\CPU|REGFILE|R7|R [15]) # (!\CPU|SR1MUX_mux|Mux15~0_combout )))) # (!\CPU|REGFILE|Mux0~0_combout  & (\CPU|REGFILE|R5|R [15] & ((\CPU|SR1MUX_mux|Mux15~0_combout ))))

	.dataa(\CPU|REGFILE|R5|R [15]),
	.datab(\CPU|REGFILE|Mux0~0_combout ),
	.datac(\CPU|REGFILE|R7|R [15]),
	.datad(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux0~1 .lut_mask = 16'hE2CC;
defparam \CPU|REGFILE|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y6_N15
dffeas \CPU|REGFILE|R2|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R2|R[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R2|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R2|R[15] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R2|R[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N7
dffeas \CPU|REGFILE|R1|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R1|R[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R1|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R1|R[15] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R1|R[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y8_N13
dffeas \CPU|REGFILE|R0|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R0|R[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R0|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R0|R[15] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R0|R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N12
cycloneive_lcell_comb \CPU|REGFILE|Mux0~2 (
// Equation(s):
// \CPU|REGFILE|Mux0~2_combout  = (\CPU|SR1MUX_mux|Mux15~0_combout  & ((\CPU|REGFILE|R1|R [15]) # ((\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|SR1MUX_mux|Mux15~0_combout  & (((\CPU|REGFILE|R0|R [15] & !\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|REGFILE|R1|R [15]),
	.datab(\CPU|SR1MUX_mux|Mux15~0_combout ),
	.datac(\CPU|REGFILE|R0|R [15]),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux0~2 .lut_mask = 16'hCCB8;
defparam \CPU|REGFILE|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y6_N19
dffeas \CPU|REGFILE|R3|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|REGFILE|R3|R[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|REGFILE|R3|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|REGFILE|R3|R[15] .is_wysiwyg = "true";
defparam \CPU|REGFILE|R3|R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N18
cycloneive_lcell_comb \CPU|REGFILE|Mux0~3 (
// Equation(s):
// \CPU|REGFILE|Mux0~3_combout  = (\CPU|REGFILE|Mux0~2_combout  & (((\CPU|REGFILE|R3|R [15]) # (!\CPU|SR1MUX_mux|Mux14~0_combout )))) # (!\CPU|REGFILE|Mux0~2_combout  & (\CPU|REGFILE|R2|R [15] & ((\CPU|SR1MUX_mux|Mux14~0_combout ))))

	.dataa(\CPU|REGFILE|R2|R [15]),
	.datab(\CPU|REGFILE|Mux0~2_combout ),
	.datac(\CPU|REGFILE|R3|R [15]),
	.datad(\CPU|SR1MUX_mux|Mux14~0_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux0~3 .lut_mask = 16'hE2CC;
defparam \CPU|REGFILE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N8
cycloneive_lcell_comb \CPU|REGFILE|Mux0~4 (
// Equation(s):
// \CPU|REGFILE|Mux0~4_combout  = (\CPU|SR1MUX_mux|Mux13~0_combout  & (\CPU|REGFILE|Mux0~1_combout )) # (!\CPU|SR1MUX_mux|Mux13~0_combout  & ((\CPU|REGFILE|Mux0~3_combout )))

	.dataa(\CPU|SR1MUX_mux|Mux13~0_combout ),
	.datab(gnd),
	.datac(\CPU|REGFILE|Mux0~1_combout ),
	.datad(\CPU|REGFILE|Mux0~3_combout ),
	.cin(gnd),
	.combout(\CPU|REGFILE|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|REGFILE|Mux0~4 .lut_mask = 16'hF5A0;
defparam \CPU|REGFILE|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N22
cycloneive_lcell_comb \CPU|ADDR1MUX_mux|Out[15]~20 (
// Equation(s):
// \CPU|ADDR1MUX_mux|Out[15]~20_combout  = (\CPU|control|State.S_22~q  & (\CPU|PC|R [15])) # (!\CPU|control|State.S_22~q  & ((\CPU|REGFILE|Mux0~4_combout )))

	.dataa(\CPU|PC|R [15]),
	.datab(gnd),
	.datac(\CPU|control|State.S_22~q ),
	.datad(\CPU|REGFILE|Mux0~4_combout ),
	.cin(gnd),
	.combout(\CPU|ADDR1MUX_mux|Out[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ADDR1MUX_mux|Out[15]~20 .lut_mask = 16'hAFA0;
defparam \CPU|ADDR1MUX_mux|Out[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N30
cycloneive_lcell_comb \CPU|add_adder[15]~30 (
// Equation(s):
// \CPU|add_adder[15]~30_combout  = \CPU|ADDR2MUX_mux|Mux0~0_combout  $ (\CPU|add_adder[14]~29  $ (\CPU|ADDR1MUX_mux|Out[15]~20_combout ))

	.dataa(gnd),
	.datab(\CPU|ADDR2MUX_mux|Mux0~0_combout ),
	.datac(gnd),
	.datad(\CPU|ADDR1MUX_mux|Out[15]~20_combout ),
	.cin(\CPU|add_adder[14]~29 ),
	.combout(\CPU|add_adder[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|add_adder[15]~30 .lut_mask = 16'hC33C;
defparam \CPU|add_adder[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N8
cycloneive_lcell_comb \CPU|pc_gate|Out[15]~130 (
// Equation(s):
// \CPU|pc_gate|Out[15]~130_combout  = (\CPU|add_adder[15]~30_combout  & (((\CPU|PC|R [15]) # (!\CPU|control|GatePC~combout )))) # (!\CPU|add_adder[15]~30_combout  & (\CPU|MAR|R[0]~17_combout  & ((\CPU|PC|R [15]) # (!\CPU|control|GatePC~combout ))))

	.dataa(\CPU|add_adder[15]~30_combout ),
	.datab(\CPU|MAR|R[0]~17_combout ),
	.datac(\CPU|control|GatePC~combout ),
	.datad(\CPU|PC|R [15]),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[15]~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[15]~130 .lut_mask = 16'hEE0E;
defparam \CPU|pc_gate|Out[15]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N1
dffeas \CPU|MDR|R[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|MAR|R~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|MDR|R~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|MDR|R [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|MDR|R[15] .is_wysiwyg = "true";
defparam \CPU|MDR|R[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N0
cycloneive_lcell_comb \CPU|mdr_gate_PC|Out[15]~8 (
// Equation(s):
// \CPU|mdr_gate_PC|Out[15]~8_combout  = (\CPU|MDR|R [15]) # ((!\CPU|control|State.S_35~q  & !\CPU|control|State.S_27~q ))

	.dataa(\CPU|control|State.S_35~q ),
	.datab(\CPU|control|State.S_27~q ),
	.datac(\CPU|MDR|R [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|mdr_gate_PC|Out[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|mdr_gate_PC|Out[15]~8 .lut_mask = 16'hF1F1;
defparam \CPU|mdr_gate_PC|Out[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y7_N6
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[15]~89 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[15]~89_combout  = (\CPU|IR|R [0] & (((\CPU|IR|R [1])))) # (!\CPU|IR|R [0] & ((\CPU|IR|R [1] & ((\CPU|REGFILE|R6|R [15]))) # (!\CPU|IR|R [1] & (\CPU|REGFILE|R4|R [15]))))

	.dataa(\CPU|IR|R [0]),
	.datab(\CPU|REGFILE|R4|R [15]),
	.datac(\CPU|REGFILE|R6|R [15]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[15]~89 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N2
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[15]~90 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[15]~90_combout  = (\CPU|SR2MUX_mux|Out[15]~89_combout  & (((\CPU|REGFILE|R7|R [15])) # (!\CPU|IR|R [0]))) # (!\CPU|SR2MUX_mux|Out[15]~89_combout  & (\CPU|IR|R [0] & (\CPU|REGFILE|R5|R [15])))

	.dataa(\CPU|SR2MUX_mux|Out[15]~89_combout ),
	.datab(\CPU|IR|R [0]),
	.datac(\CPU|REGFILE|R5|R [15]),
	.datad(\CPU|REGFILE|R7|R [15]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[15]~90 .lut_mask = 16'hEA62;
defparam \CPU|SR2MUX_mux|Out[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y8_N6
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[15]~91 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[15]~91_combout  = (\CPU|IR|R [1] & (((\CPU|IR|R [0])))) # (!\CPU|IR|R [1] & ((\CPU|IR|R [0] & ((\CPU|REGFILE|R1|R [15]))) # (!\CPU|IR|R [0] & (\CPU|REGFILE|R0|R [15]))))

	.dataa(\CPU|IR|R [1]),
	.datab(\CPU|REGFILE|R0|R [15]),
	.datac(\CPU|REGFILE|R1|R [15]),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[15]~91 .lut_mask = 16'hFA44;
defparam \CPU|SR2MUX_mux|Out[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N14
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[15]~92 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[15]~92_combout  = (\CPU|SR2MUX_mux|Out[15]~91_combout  & ((\CPU|REGFILE|R3|R [15]) # ((!\CPU|IR|R [1])))) # (!\CPU|SR2MUX_mux|Out[15]~91_combout  & (((\CPU|REGFILE|R2|R [15] & \CPU|IR|R [1]))))

	.dataa(\CPU|SR2MUX_mux|Out[15]~91_combout ),
	.datab(\CPU|REGFILE|R3|R [15]),
	.datac(\CPU|REGFILE|R2|R [15]),
	.datad(\CPU|IR|R [1]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[15]~92 .lut_mask = 16'hD8AA;
defparam \CPU|SR2MUX_mux|Out[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y5_N24
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[15]~93 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[15]~93_combout  = (\CPU|control|SR2MUX~0_combout  & ((\CPU|IR|R [2] & (\CPU|SR2MUX_mux|Out[15]~90_combout )) # (!\CPU|IR|R [2] & ((\CPU|SR2MUX_mux|Out[15]~92_combout )))))

	.dataa(\CPU|control|SR2MUX~0_combout ),
	.datab(\CPU|SR2MUX_mux|Out[15]~90_combout ),
	.datac(\CPU|SR2MUX_mux|Out[15]~92_combout ),
	.datad(\CPU|IR|R [2]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[15]~93 .lut_mask = 16'h88A0;
defparam \CPU|SR2MUX_mux|Out[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N30
cycloneive_lcell_comb \CPU|SR2MUX_mux|Out[15]~94 (
// Equation(s):
// \CPU|SR2MUX_mux|Out[15]~94_combout  = (\CPU|SR2MUX_mux|Out[15]~93_combout ) # ((!\CPU|control|SR2MUX~0_combout  & \CPU|IR|R [4]))

	.dataa(gnd),
	.datab(\CPU|SR2MUX_mux|Out[15]~93_combout ),
	.datac(\CPU|control|SR2MUX~0_combout ),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|SR2MUX_mux|Out[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SR2MUX_mux|Out[15]~94 .lut_mask = 16'hCFCC;
defparam \CPU|SR2MUX_mux|Out[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N22
cycloneive_lcell_comb \CPU|alu_gate|Out[15]~14 (
// Equation(s):
// \CPU|alu_gate|Out[15]~14_combout  = (\CPU|control|WideOr18~combout  & (\CPU|control|WideOr19~combout  $ ((!\CPU|REGFILE|Mux0~4_combout )))) # (!\CPU|control|WideOr18~combout  & (\CPU|control|WideOr19~combout  & (\CPU|REGFILE|Mux0~4_combout  & 
// \CPU|SR2MUX_mux|Out[15]~94_combout )))

	.dataa(\CPU|control|WideOr18~combout ),
	.datab(\CPU|control|WideOr19~combout ),
	.datac(\CPU|REGFILE|Mux0~4_combout ),
	.datad(\CPU|SR2MUX_mux|Out[15]~94_combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[15]~14 .lut_mask = 16'hC282;
defparam \CPU|alu_gate|Out[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N30
cycloneive_lcell_comb \CPU|ALU|Add0~30 (
// Equation(s):
// \CPU|ALU|Add0~30_combout  = \CPU|REGFILE|Mux0~4_combout  $ (\CPU|ALU|Add0~29  $ (\CPU|SR2MUX_mux|Out[15]~94_combout ))

	.dataa(gnd),
	.datab(\CPU|REGFILE|Mux0~4_combout ),
	.datac(gnd),
	.datad(\CPU|SR2MUX_mux|Out[15]~94_combout ),
	.cin(\CPU|ALU|Add0~29 ),
	.combout(\CPU|ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU|Add0~30 .lut_mask = 16'hC33C;
defparam \CPU|ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N4
cycloneive_lcell_comb \CPU|alu_gate|Out[15]~15 (
// Equation(s):
// \CPU|alu_gate|Out[15]~15_combout  = (\CPU|alu_gate|Out[15]~14_combout ) # (((\CPU|ALU|Add0~30_combout  & \CPU|ALU|Mux15~0_combout )) # (!\CPU|control|WideOr20~combout ))

	.dataa(\CPU|alu_gate|Out[15]~14_combout ),
	.datab(\CPU|ALU|Add0~30_combout ),
	.datac(\CPU|ALU|Mux15~0_combout ),
	.datad(\CPU|control|WideOr20~combout ),
	.cin(gnd),
	.combout(\CPU|alu_gate|Out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_gate|Out[15]~15 .lut_mask = 16'hEAFF;
defparam \CPU|alu_gate|Out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneive_lcell_comb \MEMIO|Data_CPU_signal~20 (
// Equation(s):
// \MEMIO|Data_CPU_signal~20_combout  = (\CPU|MAR|R [1] & (!\CPU|MAR|R [2] & (!\CPU|MAR|R [0] & \MEMIO|Data_CPU_signal~1_combout )))

	.dataa(\CPU|MAR|R [1]),
	.datab(\CPU|MAR|R [2]),
	.datac(\CPU|MAR|R [0]),
	.datad(\MEMIO|Data_CPU_signal~1_combout ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal~20 .lut_mask = 16'h0200;
defparam \MEMIO|Data_CPU_signal~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
cycloneive_lcell_comb \MEMIO|Data_CPU_signal[15]~21 (
// Equation(s):
// \MEMIO|Data_CPU_signal[15]~21_combout  = ((\MEMIO|Data_CPU_signal~20_combout ) # ((\MEMIO|Equal0~4_combout  & \S[15]~input_o ))) # (!\CPU|control|WideOr15~0_combout )

	.dataa(\CPU|control|WideOr15~0_combout ),
	.datab(\MEMIO|Data_CPU_signal~20_combout ),
	.datac(\MEMIO|Equal0~4_combout ),
	.datad(\S[15]~input_o ),
	.cin(gnd),
	.combout(\MEMIO|Data_CPU_signal[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEMIO|Data_CPU_signal[15]~21 .lut_mask = 16'hFDDD;
defparam \MEMIO|Data_CPU_signal[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N2
cycloneive_lcell_comb \CPU|pc_gate|Out[15]~131 (
// Equation(s):
// \CPU|pc_gate|Out[15]~131_combout  = (\CPU|pc_gate|Out[15]~130_combout  & (\CPU|mdr_gate_PC|Out[15]~8_combout  & (\CPU|alu_gate|Out[15]~15_combout  & \MEMIO|Data_CPU_signal[15]~21_combout )))

	.dataa(\CPU|pc_gate|Out[15]~130_combout ),
	.datab(\CPU|mdr_gate_PC|Out[15]~8_combout ),
	.datac(\CPU|alu_gate|Out[15]~15_combout ),
	.datad(\MEMIO|Data_CPU_signal[15]~21_combout ),
	.cin(gnd),
	.combout(\CPU|pc_gate|Out[15]~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc_gate|Out[15]~131 .lut_mask = 16'h8000;
defparam \CPU|pc_gate|Out[15]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N20
cycloneive_lcell_comb \CPU|LED[0]~0 (
// Equation(s):
// \CPU|LED[0]~0_combout  = (\CPU|IR|R [0] & ((\CPU|control|State.PauseIR1~q ) # (\CPU|control|State.PauseIR2~q )))

	.dataa(gnd),
	.datab(\CPU|control|State.PauseIR1~q ),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\CPU|IR|R [0]),
	.cin(gnd),
	.combout(\CPU|LED[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[0]~0 .lut_mask = 16'hFC00;
defparam \CPU|LED[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N10
cycloneive_lcell_comb \CPU|LED[1]~1 (
// Equation(s):
// \CPU|LED[1]~1_combout  = (\CPU|IR|R [1] & ((\CPU|control|State.PauseIR2~q ) # (\CPU|control|State.PauseIR1~q )))

	.dataa(\CPU|control|State.PauseIR2~q ),
	.datab(\CPU|control|State.PauseIR1~q ),
	.datac(\CPU|IR|R [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|LED[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[1]~1 .lut_mask = 16'hE0E0;
defparam \CPU|LED[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N2
cycloneive_lcell_comb \CPU|LED[2]~2 (
// Equation(s):
// \CPU|LED[2]~2_combout  = (\CPU|IR|R [2] & ((\CPU|control|State.PauseIR2~q ) # (\CPU|control|State.PauseIR1~q )))

	.dataa(\CPU|IR|R [2]),
	.datab(gnd),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\CPU|control|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\CPU|LED[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[2]~2 .lut_mask = 16'hAAA0;
defparam \CPU|LED[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N20
cycloneive_lcell_comb \CPU|LED[3]~3 (
// Equation(s):
// \CPU|LED[3]~3_combout  = (\CPU|IR|R [3] & ((\CPU|control|State.PauseIR1~q ) # (\CPU|control|State.PauseIR2~q )))

	.dataa(\CPU|IR|R [3]),
	.datab(\CPU|control|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\CPU|control|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\CPU|LED[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[3]~3 .lut_mask = 16'hAA88;
defparam \CPU|LED[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N16
cycloneive_lcell_comb \CPU|LED[4]~4 (
// Equation(s):
// \CPU|LED[4]~4_combout  = (\CPU|IR|R [4] & ((\CPU|control|State.PauseIR1~q ) # (\CPU|control|State.PauseIR2~q )))

	.dataa(gnd),
	.datab(\CPU|control|State.PauseIR1~q ),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\CPU|IR|R [4]),
	.cin(gnd),
	.combout(\CPU|LED[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[4]~4 .lut_mask = 16'hFC00;
defparam \CPU|LED[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N22
cycloneive_lcell_comb \CPU|LED[5]~5 (
// Equation(s):
// \CPU|LED[5]~5_combout  = (\CPU|IR|R [5] & ((\CPU|control|State.PauseIR1~q ) # (\CPU|control|State.PauseIR2~q )))

	.dataa(\CPU|control|State.PauseIR1~q ),
	.datab(\CPU|control|State.PauseIR2~q ),
	.datac(gnd),
	.datad(\CPU|IR|R [5]),
	.cin(gnd),
	.combout(\CPU|LED[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[5]~5 .lut_mask = 16'hEE00;
defparam \CPU|LED[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N24
cycloneive_lcell_comb \CPU|LED[6]~6 (
// Equation(s):
// \CPU|LED[6]~6_combout  = (\CPU|IR|R [6] & ((\CPU|control|State.PauseIR2~q ) # (\CPU|control|State.PauseIR1~q )))

	.dataa(gnd),
	.datab(\CPU|IR|R [6]),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\CPU|control|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\CPU|LED[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[6]~6 .lut_mask = 16'hCCC0;
defparam \CPU|LED[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N10
cycloneive_lcell_comb \CPU|LED[7]~7 (
// Equation(s):
// \CPU|LED[7]~7_combout  = (\CPU|IR|R [7] & ((\CPU|control|State.PauseIR2~q ) # (\CPU|control|State.PauseIR1~q )))

	.dataa(\CPU|IR|R [7]),
	.datab(gnd),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\CPU|control|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\CPU|LED[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[7]~7 .lut_mask = 16'hAAA0;
defparam \CPU|LED[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N30
cycloneive_lcell_comb \CPU|LED[8]~8 (
// Equation(s):
// \CPU|LED[8]~8_combout  = (\CPU|IR|R [8] & ((\CPU|control|State.PauseIR1~q ) # (\CPU|control|State.PauseIR2~q )))

	.dataa(\CPU|IR|R [8]),
	.datab(\CPU|control|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\CPU|control|State.PauseIR2~q ),
	.cin(gnd),
	.combout(\CPU|LED[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[8]~8 .lut_mask = 16'hAA88;
defparam \CPU|LED[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N4
cycloneive_lcell_comb \CPU|LED[9]~9 (
// Equation(s):
// \CPU|LED[9]~9_combout  = (\CPU|IR|R [9] & ((\CPU|control|State.PauseIR2~q ) # (\CPU|control|State.PauseIR1~q )))

	.dataa(\CPU|IR|R [9]),
	.datab(gnd),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\CPU|control|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\CPU|LED[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[9]~9 .lut_mask = 16'hAAA0;
defparam \CPU|LED[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N26
cycloneive_lcell_comb \CPU|LED[10]~10 (
// Equation(s):
// \CPU|LED[10]~10_combout  = (\CPU|IR|R [10] & ((\CPU|control|State.PauseIR2~q ) # (\CPU|control|State.PauseIR1~q )))

	.dataa(gnd),
	.datab(\CPU|IR|R [10]),
	.datac(\CPU|control|State.PauseIR2~q ),
	.datad(\CPU|control|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\CPU|LED[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[10]~10 .lut_mask = 16'hCCC0;
defparam \CPU|LED[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N8
cycloneive_lcell_comb \CPU|LED[11]~11 (
// Equation(s):
// \CPU|LED[11]~11_combout  = (\CPU|IR|R [11] & ((\CPU|control|State.PauseIR2~q ) # (\CPU|control|State.PauseIR1~q )))

	.dataa(\CPU|control|State.PauseIR2~q ),
	.datab(\CPU|control|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\CPU|IR|R [11]),
	.cin(gnd),
	.combout(\CPU|LED[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|LED[11]~11 .lut_mask = 16'hEE00;
defparam \CPU|LED[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign A[0] = \A[0]~output_o ;

assign A[1] = \A[1]~output_o ;

assign A[2] = \A[2]~output_o ;

assign A[3] = \A[3]~output_o ;

assign A[4] = \A[4]~output_o ;

assign A[5] = \A[5]~output_o ;

assign A[6] = \A[6]~output_o ;

assign A[7] = \A[7]~output_o ;

assign A[8] = \A[8]~output_o ;

assign A[9] = \A[9]~output_o ;

assign A[10] = \A[10]~output_o ;

assign A[11] = \A[11]~output_o ;

assign A[12] = \A[12]~output_o ;

assign A[13] = \A[13]~output_o ;

assign A[14] = \A[14]~output_o ;

assign A[15] = \A[15]~output_o ;

assign A[16] = \A[16]~output_o ;

assign A[17] = \A[17]~output_o ;

assign A[18] = \A[18]~output_o ;

assign A[19] = \A[19]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign OE_out = \OE_out~output_o ;

assign WE_out = \WE_out~output_o ;

assign CE_out = \CE_out~output_o ;

assign UB_out = \UB_out~output_o ;

assign LB_out = \LB_out~output_o ;

assign Bus[0] = \Bus[0]~output_o ;

assign Bus[1] = \Bus[1]~output_o ;

assign Bus[2] = \Bus[2]~output_o ;

assign Bus[3] = \Bus[3]~output_o ;

assign Bus[4] = \Bus[4]~output_o ;

assign Bus[5] = \Bus[5]~output_o ;

assign Bus[6] = \Bus[6]~output_o ;

assign Bus[7] = \Bus[7]~output_o ;

assign Bus[8] = \Bus[8]~output_o ;

assign Bus[9] = \Bus[9]~output_o ;

assign Bus[10] = \Bus[10]~output_o ;

assign Bus[11] = \Bus[11]~output_o ;

assign Bus[12] = \Bus[12]~output_o ;

assign Bus[13] = \Bus[13]~output_o ;

assign Bus[14] = \Bus[14]~output_o ;

assign Bus[15] = \Bus[15]~output_o ;

endmodule
