============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 15:56:09 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.317554s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (46.3%)

RUN-1004 : used memory is 266 MB, reserved memory is 242 MB, peak memory is 271 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93776315940864"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93776315940864"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83167746719744"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 76 trigger nets, 76 data nets.
KIT-1004 : Chipwatcher code = 0101001100010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=76,BUS_CTRL_NUM=188,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=210) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=210) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=76,BUS_CTRL_NUM=188,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=76,BUS_CTRL_NUM=188,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=76,BUS_CTRL_NUM=188,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=210)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=210)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=76,BUS_CTRL_NUM=188,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=76,BUS_CTRL_NUM=188,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01100,32'sb010000,32'sb01100,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0101110,32'sb0111110,32'sb01001010,32'sb01001011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01110000,32'sb010010100,32'sb010110000,32'sb010110110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13567/39 useful/useless nets, 11233/22 useful/useless insts
SYN-1016 : Merged 45 instances.
SYN-1032 : 13067/8 useful/useless nets, 11857/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13051/16 useful/useless nets, 11845/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 636 better
SYN-1014 : Optimize round 2
SYN-1032 : 12531/75 useful/useless nets, 11325/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.149390s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (63.9%)

RUN-1004 : used memory is 279 MB, reserved memory is 252 MB, peak memory is 281 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 72 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 13217/2 useful/useless nets, 12019/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 53824, tnet num: 13217, tinst num: 12018, tnode num: 65898, tedge num: 86873.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13217 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 346 (3.27), #lev = 7 (1.62)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 346 (3.27), #lev = 7 (1.62)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 778 instances into 346 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 597 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 200 adder to BLE ...
SYN-4008 : Packed 200 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.034546s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (62.2%)

RUN-1004 : used memory is 299 MB, reserved memory is 278 MB, peak memory is 418 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.315808s wall, 1.875000s user + 0.140625s system = 2.015625s CPU (60.8%)

RUN-1004 : used memory is 299 MB, reserved memory is 279 MB, peak memory is 418 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (437 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10757 instances
RUN-0007 : 6412 luts, 3381 seqs, 550 mslices, 273 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11988 nets
RUN-1001 : 7036 nets have 2 pins
RUN-1001 : 3611 nets have [3 - 5] pins
RUN-1001 : 807 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 200 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1432     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     950     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  58   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 77
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10755 instances, 6412 luts, 3381 seqs, 823 slices, 154 macros(823 instances: 550 mslices 273 lslices)
PHY-0007 : Cell area utilization is 41%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 51129, tnet num: 11986, tinst num: 10755, tnode num: 62532, tedge num: 83604.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.012377s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (67.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.76968e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10755.
PHY-3001 : Level 1 #clusters 1535.
PHY-3001 : End clustering;  0.084556s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (73.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 898736, overlap = 324.219
PHY-3002 : Step(2): len = 761258, overlap = 377.062
PHY-3002 : Step(3): len = 554848, overlap = 478.406
PHY-3002 : Step(4): len = 488425, overlap = 538.969
PHY-3002 : Step(5): len = 401779, overlap = 574.75
PHY-3002 : Step(6): len = 349668, overlap = 590.875
PHY-3002 : Step(7): len = 291882, overlap = 653.969
PHY-3002 : Step(8): len = 252369, overlap = 708.281
PHY-3002 : Step(9): len = 220160, overlap = 748.469
PHY-3002 : Step(10): len = 194146, overlap = 774.5
PHY-3002 : Step(11): len = 176777, overlap = 816.781
PHY-3002 : Step(12): len = 161999, overlap = 839.844
PHY-3002 : Step(13): len = 152292, overlap = 883.312
PHY-3002 : Step(14): len = 140631, overlap = 897.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.78394e-06
PHY-3002 : Step(15): len = 152964, overlap = 881.438
PHY-3002 : Step(16): len = 192258, overlap = 809.094
PHY-3002 : Step(17): len = 202379, overlap = 731.531
PHY-3002 : Step(18): len = 206943, overlap = 705.719
PHY-3002 : Step(19): len = 204196, overlap = 678.469
PHY-3002 : Step(20): len = 202229, overlap = 675.312
PHY-3002 : Step(21): len = 198175, overlap = 663.938
PHY-3002 : Step(22): len = 195166, overlap = 639.5
PHY-3002 : Step(23): len = 192052, overlap = 628.281
PHY-3002 : Step(24): len = 191259, overlap = 629.312
PHY-3002 : Step(25): len = 191306, overlap = 615.625
PHY-3002 : Step(26): len = 190588, overlap = 627
PHY-3002 : Step(27): len = 189308, overlap = 632.625
PHY-3002 : Step(28): len = 186415, overlap = 669.875
PHY-3002 : Step(29): len = 184292, overlap = 676.125
PHY-3002 : Step(30): len = 181930, overlap = 678.844
PHY-3002 : Step(31): len = 180799, overlap = 666.656
PHY-3002 : Step(32): len = 179994, overlap = 685.844
PHY-3002 : Step(33): len = 178386, overlap = 688.781
PHY-3002 : Step(34): len = 177249, overlap = 669.781
PHY-3002 : Step(35): len = 176627, overlap = 664.062
PHY-3002 : Step(36): len = 176785, overlap = 653.594
PHY-3002 : Step(37): len = 176257, overlap = 659.062
PHY-3002 : Step(38): len = 175822, overlap = 679.875
PHY-3002 : Step(39): len = 175119, overlap = 680.844
PHY-3002 : Step(40): len = 174513, overlap = 681.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.56788e-06
PHY-3002 : Step(41): len = 181469, overlap = 677.594
PHY-3002 : Step(42): len = 195645, overlap = 600.375
PHY-3002 : Step(43): len = 200543, overlap = 589.531
PHY-3002 : Step(44): len = 202542, overlap = 575.656
PHY-3002 : Step(45): len = 201854, overlap = 554
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.13576e-06
PHY-3002 : Step(46): len = 213545, overlap = 553
PHY-3002 : Step(47): len = 235528, overlap = 476.438
PHY-3002 : Step(48): len = 247196, overlap = 432.562
PHY-3002 : Step(49): len = 249431, overlap = 440.906
PHY-3002 : Step(50): len = 248575, overlap = 455.469
PHY-3002 : Step(51): len = 247125, overlap = 438.562
PHY-3002 : Step(52): len = 245524, overlap = 434.344
PHY-3002 : Step(53): len = 243635, overlap = 438.938
PHY-3002 : Step(54): len = 242522, overlap = 455.406
PHY-3002 : Step(55): len = 241650, overlap = 450.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.42715e-05
PHY-3002 : Step(56): len = 255081, overlap = 437
PHY-3002 : Step(57): len = 273471, overlap = 390.844
PHY-3002 : Step(58): len = 283664, overlap = 348.906
PHY-3002 : Step(59): len = 286239, overlap = 341.5
PHY-3002 : Step(60): len = 285995, overlap = 332.031
PHY-3002 : Step(61): len = 285834, overlap = 336.406
PHY-3002 : Step(62): len = 285527, overlap = 361.312
PHY-3002 : Step(63): len = 285531, overlap = 377.656
PHY-3002 : Step(64): len = 285222, overlap = 368.75
PHY-3002 : Step(65): len = 285208, overlap = 349.844
PHY-3002 : Step(66): len = 285010, overlap = 363.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.8543e-05
PHY-3002 : Step(67): len = 301131, overlap = 332.312
PHY-3002 : Step(68): len = 317745, overlap = 257.5
PHY-3002 : Step(69): len = 326128, overlap = 242.438
PHY-3002 : Step(70): len = 329212, overlap = 240.75
PHY-3002 : Step(71): len = 330620, overlap = 238.156
PHY-3002 : Step(72): len = 331395, overlap = 239.188
PHY-3002 : Step(73): len = 331398, overlap = 240.875
PHY-3002 : Step(74): len = 330380, overlap = 248.875
PHY-3002 : Step(75): len = 329334, overlap = 243.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.70861e-05
PHY-3002 : Step(76): len = 343310, overlap = 232.844
PHY-3002 : Step(77): len = 355023, overlap = 215.531
PHY-3002 : Step(78): len = 360584, overlap = 197.594
PHY-3002 : Step(79): len = 364980, overlap = 191.5
PHY-3002 : Step(80): len = 368257, overlap = 191.094
PHY-3002 : Step(81): len = 369985, overlap = 188.781
PHY-3002 : Step(82): len = 370207, overlap = 183.875
PHY-3002 : Step(83): len = 370220, overlap = 177.531
PHY-3002 : Step(84): len = 369561, overlap = 162.219
PHY-3002 : Step(85): len = 368780, overlap = 158.5
PHY-3002 : Step(86): len = 368819, overlap = 160.594
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000114172
PHY-3002 : Step(87): len = 383224, overlap = 137.562
PHY-3002 : Step(88): len = 391840, overlap = 116.125
PHY-3002 : Step(89): len = 393173, overlap = 116.344
PHY-3002 : Step(90): len = 395375, overlap = 126.562
PHY-3002 : Step(91): len = 398075, overlap = 114.531
PHY-3002 : Step(92): len = 400091, overlap = 103.906
PHY-3002 : Step(93): len = 401035, overlap = 97.125
PHY-3002 : Step(94): len = 402004, overlap = 94.375
PHY-3002 : Step(95): len = 402120, overlap = 91.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000228344
PHY-3002 : Step(96): len = 412174, overlap = 82.0312
PHY-3002 : Step(97): len = 418658, overlap = 79.4688
PHY-3002 : Step(98): len = 420417, overlap = 79.9062
PHY-3002 : Step(99): len = 422520, overlap = 82.25
PHY-3002 : Step(100): len = 425471, overlap = 86.3438
PHY-3002 : Step(101): len = 427734, overlap = 86.0625
PHY-3002 : Step(102): len = 427073, overlap = 79.8125
PHY-3002 : Step(103): len = 427687, overlap = 79
PHY-3002 : Step(104): len = 430360, overlap = 83.9375
PHY-3002 : Step(105): len = 432287, overlap = 81.4062
PHY-3002 : Step(106): len = 430062, overlap = 94.4688
PHY-3002 : Step(107): len = 429243, overlap = 93.2812
PHY-3002 : Step(108): len = 430496, overlap = 101.625
PHY-3002 : Step(109): len = 431230, overlap = 96.1562
PHY-3002 : Step(110): len = 428861, overlap = 95.9688
PHY-3002 : Step(111): len = 428268, overlap = 97.3438
PHY-3002 : Step(112): len = 428601, overlap = 91.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000456688
PHY-3002 : Step(113): len = 435461, overlap = 93.2188
PHY-3002 : Step(114): len = 440228, overlap = 85.75
PHY-3002 : Step(115): len = 441053, overlap = 84.3125
PHY-3002 : Step(116): len = 442212, overlap = 71.8438
PHY-3002 : Step(117): len = 444919, overlap = 62.8125
PHY-3002 : Step(118): len = 446692, overlap = 67.6875
PHY-3002 : Step(119): len = 446442, overlap = 65.0625
PHY-3002 : Step(120): len = 446939, overlap = 60.8438
PHY-3002 : Step(121): len = 448219, overlap = 57.5
PHY-3002 : Step(122): len = 448806, overlap = 57.25
PHY-3002 : Step(123): len = 449216, overlap = 61.6562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000899705
PHY-3002 : Step(124): len = 453410, overlap = 49.9688
PHY-3002 : Step(125): len = 457243, overlap = 53.0938
PHY-3002 : Step(126): len = 458250, overlap = 60.5
PHY-3002 : Step(127): len = 459459, overlap = 58.125
PHY-3002 : Step(128): len = 461553, overlap = 53.4062
PHY-3002 : Step(129): len = 463873, overlap = 53.3438
PHY-3002 : Step(130): len = 463512, overlap = 53.5938
PHY-3002 : Step(131): len = 463365, overlap = 54.4688
PHY-3002 : Step(132): len = 464422, overlap = 56.4062
PHY-3002 : Step(133): len = 465796, overlap = 56.6562
PHY-3002 : Step(134): len = 465428, overlap = 53.9688
PHY-3002 : Step(135): len = 465484, overlap = 52.9688
PHY-3002 : Step(136): len = 466257, overlap = 58.5312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00161251
PHY-3002 : Step(137): len = 468620, overlap = 53.2188
PHY-3002 : Step(138): len = 471268, overlap = 44.4688
PHY-3002 : Step(139): len = 472726, overlap = 54.5938
PHY-3002 : Step(140): len = 474862, overlap = 53
PHY-3002 : Step(141): len = 476684, overlap = 43.5625
PHY-3002 : Step(142): len = 479143, overlap = 40
PHY-3002 : Step(143): len = 479969, overlap = 45.6875
PHY-3002 : Step(144): len = 480859, overlap = 53.25
PHY-3002 : Step(145): len = 481482, overlap = 52.5625
PHY-3002 : Step(146): len = 482388, overlap = 51.2188
PHY-3002 : Step(147): len = 482647, overlap = 55.1562
PHY-3002 : Step(148): len = 482727, overlap = 57.4375
PHY-3002 : Step(149): len = 483119, overlap = 58.625
PHY-3002 : Step(150): len = 483402, overlap = 58.9062
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00276321
PHY-3002 : Step(151): len = 484495, overlap = 59.9375
PHY-3002 : Step(152): len = 486497, overlap = 56.3438
PHY-3002 : Step(153): len = 487524, overlap = 54.5
PHY-3002 : Step(154): len = 488581, overlap = 46.125
PHY-3002 : Step(155): len = 489677, overlap = 44.6875
PHY-3002 : Step(156): len = 490842, overlap = 44.625
PHY-3002 : Step(157): len = 491299, overlap = 45.5
PHY-3002 : Step(158): len = 491571, overlap = 49.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023098s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (67.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11988.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 632992, over cnt = 1396(3%), over = 7747, worst = 49
PHY-1001 : End global iterations;  0.328712s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (14.3%)

PHY-1001 : Congestion index: top1 = 79.35, top5 = 62.42, top10 = 53.42, top15 = 47.44.
PHY-3001 : End congestion estimation;  0.449306s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397548s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (70.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016688
PHY-3002 : Step(159): len = 525629, overlap = 21.625
PHY-3002 : Step(160): len = 526046, overlap = 20.2812
PHY-3002 : Step(161): len = 523961, overlap = 19.3438
PHY-3002 : Step(162): len = 521671, overlap = 17.875
PHY-3002 : Step(163): len = 522222, overlap = 17.2812
PHY-3002 : Step(164): len = 521383, overlap = 16.5
PHY-3002 : Step(165): len = 519600, overlap = 16.1875
PHY-3002 : Step(166): len = 517975, overlap = 17.0312
PHY-3002 : Step(167): len = 516600, overlap = 17.9062
PHY-3002 : Step(168): len = 513634, overlap = 19.125
PHY-3002 : Step(169): len = 509654, overlap = 18.8438
PHY-3002 : Step(170): len = 506129, overlap = 20.2812
PHY-3002 : Step(171): len = 503185, overlap = 20.9375
PHY-3002 : Step(172): len = 499793, overlap = 21.9375
PHY-3002 : Step(173): len = 496187, overlap = 24.8438
PHY-3002 : Step(174): len = 494032, overlap = 25.4062
PHY-3002 : Step(175): len = 491751, overlap = 25.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333761
PHY-3002 : Step(176): len = 492451, overlap = 25.5938
PHY-3002 : Step(177): len = 496614, overlap = 25.1875
PHY-3002 : Step(178): len = 499226, overlap = 22.2188
PHY-3002 : Step(179): len = 500194, overlap = 23.2812
PHY-3002 : Step(180): len = 502548, overlap = 20.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000667521
PHY-3002 : Step(181): len = 504561, overlap = 19.4688
PHY-3002 : Step(182): len = 509560, overlap = 18.0625
PHY-3002 : Step(183): len = 513011, overlap = 16.2812
PHY-3002 : Step(184): len = 516579, overlap = 15.5625
PHY-3002 : Step(185): len = 522564, overlap = 14.5625
PHY-3002 : Step(186): len = 524097, overlap = 15.2188
PHY-3002 : Step(187): len = 524304, overlap = 14.8438
PHY-3002 : Step(188): len = 524942, overlap = 14.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00133504
PHY-3002 : Step(189): len = 526071, overlap = 14
PHY-3002 : Step(190): len = 530738, overlap = 13.6875
PHY-3002 : Step(191): len = 536197, overlap = 16.5312
PHY-3002 : Step(192): len = 540454, overlap = 17.3125
PHY-3002 : Step(193): len = 541006, overlap = 17.5
PHY-3002 : Step(194): len = 541370, overlap = 17.8438
PHY-3002 : Step(195): len = 543115, overlap = 17.3438
PHY-3002 : Step(196): len = 544379, overlap = 14.6875
PHY-3002 : Step(197): len = 544510, overlap = 14.0312
PHY-3002 : Step(198): len = 544487, overlap = 14.9688
PHY-3002 : Step(199): len = 543703, overlap = 14.3125
PHY-3002 : Step(200): len = 542018, overlap = 13.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00267009
PHY-3002 : Step(201): len = 542503, overlap = 13.6875
PHY-3002 : Step(202): len = 543072, overlap = 14.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 93/11988.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 647264, over cnt = 1901(5%), over = 8378, worst = 55
PHY-1001 : End global iterations;  0.405320s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (54.0%)

PHY-1001 : Congestion index: top1 = 77.26, top5 = 58.70, top10 = 51.03, top15 = 46.25.
PHY-3001 : End congestion estimation;  0.539374s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (60.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.408081s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000186548
PHY-3002 : Step(203): len = 539830, overlap = 81.1875
PHY-3002 : Step(204): len = 535658, overlap = 71.3125
PHY-3002 : Step(205): len = 531248, overlap = 66.7188
PHY-3002 : Step(206): len = 526082, overlap = 57.8438
PHY-3002 : Step(207): len = 519801, overlap = 52.9062
PHY-3002 : Step(208): len = 515270, overlap = 56.2812
PHY-3002 : Step(209): len = 510286, overlap = 52.4688
PHY-3002 : Step(210): len = 506850, overlap = 50.0938
PHY-3002 : Step(211): len = 503511, overlap = 55.1562
PHY-3002 : Step(212): len = 500300, overlap = 52.25
PHY-3002 : Step(213): len = 495675, overlap = 57.0938
PHY-3002 : Step(214): len = 491060, overlap = 63.4062
PHY-3002 : Step(215): len = 487495, overlap = 66.4062
PHY-3002 : Step(216): len = 483758, overlap = 65.4375
PHY-3002 : Step(217): len = 480601, overlap = 63.2188
PHY-3002 : Step(218): len = 477848, overlap = 63.9688
PHY-3002 : Step(219): len = 475394, overlap = 65.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000373097
PHY-3002 : Step(220): len = 477764, overlap = 57.8438
PHY-3002 : Step(221): len = 481866, overlap = 54.9688
PHY-3002 : Step(222): len = 482300, overlap = 54.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000703553
PHY-3002 : Step(223): len = 487256, overlap = 53.375
PHY-3002 : Step(224): len = 499333, overlap = 50.3125
PHY-3002 : Step(225): len = 499929, overlap = 49.0312
PHY-3002 : Step(226): len = 500133, overlap = 42.9375
PHY-3002 : Step(227): len = 500896, overlap = 40.6875
PHY-3002 : Step(228): len = 502424, overlap = 40.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 51129, tnet num: 11986, tinst num: 10755, tnode num: 62532, tedge num: 83604.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 300.88 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 193/11988.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 621680, over cnt = 2126(6%), over = 7290, worst = 23
PHY-1001 : End global iterations;  0.445062s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (70.2%)

PHY-1001 : Congestion index: top1 = 66.03, top5 = 54.06, top10 = 47.78, top15 = 43.79.
PHY-1001 : End incremental global routing;  0.582824s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (69.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11986 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.439339s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.2%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10646 has valid locations, 44 needs to be replaced
PHY-3001 : design contains 10793 instances, 6421 luts, 3410 seqs, 823 slices, 154 macros(823 instances: 550 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 505801
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9966/12026.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625376, over cnt = 2120(6%), over = 7281, worst = 23
PHY-1001 : End global iterations;  0.086571s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.2%)

PHY-1001 : Congestion index: top1 = 65.95, top5 = 54.10, top10 = 47.89, top15 = 43.93.
PHY-3001 : End congestion estimation;  0.262958s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (83.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 51281, tnet num: 12024, tinst num: 10793, tnode num: 62771, tedge num: 83832.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.250582s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (66.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(229): len = 505684, overlap = 0.0625
PHY-3002 : Step(230): len = 505684, overlap = 0.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9984/12026.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625160, over cnt = 2121(6%), over = 7292, worst = 23
PHY-1001 : End global iterations;  0.074893s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.3%)

PHY-1001 : Congestion index: top1 = 66.19, top5 = 54.13, top10 = 47.90, top15 = 43.92.
PHY-3001 : End congestion estimation;  0.240934s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448200s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (38.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000789735
PHY-3002 : Step(231): len = 505691, overlap = 40.9688
PHY-3002 : Step(232): len = 505738, overlap = 41.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00157947
PHY-3002 : Step(233): len = 505694, overlap = 40.9688
PHY-3002 : Step(234): len = 505694, overlap = 40.9688
PHY-3001 : Final: Len = 505694, Over = 40.9688
PHY-3001 : End incremental placement;  2.524981s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (65.6%)

OPT-1001 : Total overflow 301.44 peak overflow 2.38
OPT-1001 : End high-fanout net optimization;  3.820714s wall, 2.359375s user + 0.109375s system = 2.468750s CPU (64.6%)

OPT-1001 : Current memory(MB): used = 526, reserve = 509, peak = 534.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9984/12026.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 624976, over cnt = 2122(6%), over = 7237, worst = 23
PHY-1002 : len = 659112, over cnt = 1384(3%), over = 3532, worst = 20
PHY-1002 : len = 680832, over cnt = 481(1%), over = 1200, worst = 14
PHY-1002 : len = 687464, over cnt = 217(0%), over = 613, worst = 14
PHY-1002 : len = 692416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.789066s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (71.3%)

PHY-1001 : Congestion index: top1 = 55.69, top5 = 47.56, top10 = 43.58, top15 = 41.02.
OPT-1001 : End congestion update;  0.950513s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (75.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.359622s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (82.6%)

OPT-0007 : Start: WNS -3195 TNS -30647 NUM_FEPS 19
OPT-0007 : Iter 1: improved WNS -3195 TNS -30583 NUM_FEPS 18 with 12 cells processed and 350 slack improved
OPT-0007 : Iter 2: improved WNS -3195 TNS -30683 NUM_FEPS 18 with 4 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.331209s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (76.3%)

OPT-1001 : Current memory(MB): used = 526, reserve = 509, peak = 534.
OPT-1001 : End physical optimization;  6.181709s wall, 3.875000s user + 0.125000s system = 4.000000s CPU (64.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6421 LUT to BLE ...
SYN-4008 : Packed 6421 LUT and 1135 SEQ to BLE.
SYN-4003 : Packing 2275 remaining SEQ's ...
SYN-4005 : Packed 1662 SEQ with LUT/SLICE
SYN-4006 : 3773 single LUT's are left
SYN-4006 : 613 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7034/8564 primitive instances ...
PHY-3001 : End packing;  0.504165s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (62.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4845 instances
RUN-1001 : 2352 mslices, 2352 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11059 nets
RUN-1001 : 5834 nets have 2 pins
RUN-1001 : 3747 nets have [3 - 5] pins
RUN-1001 : 900 nets have [6 - 10] pins
RUN-1001 : 331 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4843 instances, 4704 slices, 154 macros(823 instances: 550 mslices 273 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 520153, Over = 105
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5639/11059.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 680168, over cnt = 1330(3%), over = 2075, worst = 9
PHY-1002 : len = 685512, over cnt = 782(2%), over = 1090, worst = 9
PHY-1002 : len = 694120, over cnt = 352(1%), over = 434, worst = 4
PHY-1002 : len = 697920, over cnt = 93(0%), over = 118, worst = 4
PHY-1002 : len = 699824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.870944s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (66.4%)

PHY-1001 : Congestion index: top1 = 56.90, top5 = 48.92, top10 = 44.49, top15 = 41.59.
PHY-3001 : End congestion estimation;  1.082956s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (67.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 48226, tnet num: 11057, tinst num: 4843, tnode num: 57191, tedge num: 81210.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.375997s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (60.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.70876e-05
PHY-3002 : Step(235): len = 511520, overlap = 107
PHY-3002 : Step(236): len = 505952, overlap = 111.75
PHY-3002 : Step(237): len = 501899, overlap = 118.25
PHY-3002 : Step(238): len = 499130, overlap = 127.75
PHY-3002 : Step(239): len = 497041, overlap = 135.25
PHY-3002 : Step(240): len = 495425, overlap = 142.75
PHY-3002 : Step(241): len = 494295, overlap = 140.5
PHY-3002 : Step(242): len = 492818, overlap = 138.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134175
PHY-3002 : Step(243): len = 498401, overlap = 132
PHY-3002 : Step(244): len = 504739, overlap = 116
PHY-3002 : Step(245): len = 504720, overlap = 114.25
PHY-3002 : Step(246): len = 505243, overlap = 114.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000267259
PHY-3002 : Step(247): len = 513061, overlap = 102.5
PHY-3002 : Step(248): len = 522864, overlap = 92.25
PHY-3002 : Step(249): len = 524416, overlap = 85.25
PHY-3002 : Step(250): len = 525414, overlap = 85
PHY-3002 : Step(251): len = 527054, overlap = 80.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.854167s wall, 0.140625s user + 0.281250s system = 0.421875s CPU (49.4%)

PHY-3001 : Trial Legalized: Len = 563709
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 714/11059.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696712, over cnt = 1630(4%), over = 2714, worst = 9
PHY-1002 : len = 707728, over cnt = 942(2%), over = 1312, worst = 7
PHY-1002 : len = 719568, over cnt = 231(0%), over = 290, worst = 5
PHY-1002 : len = 722056, over cnt = 66(0%), over = 82, worst = 4
PHY-1002 : len = 723496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.070325s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (90.5%)

PHY-1001 : Congestion index: top1 = 54.14, top5 = 47.43, top10 = 43.76, top15 = 41.28.
PHY-3001 : End congestion estimation;  1.310046s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (85.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.451594s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (72.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016196
PHY-3002 : Step(252): len = 550094, overlap = 13
PHY-3002 : Step(253): len = 542511, overlap = 25
PHY-3002 : Step(254): len = 536841, overlap = 35.75
PHY-3002 : Step(255): len = 531829, overlap = 51
PHY-3002 : Step(256): len = 529362, overlap = 54.25
PHY-3002 : Step(257): len = 527928, overlap = 55.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00032392
PHY-3002 : Step(258): len = 533803, overlap = 54.5
PHY-3002 : Step(259): len = 538024, overlap = 50
PHY-3002 : Step(260): len = 541196, overlap = 46
PHY-3002 : Step(261): len = 543040, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000647841
PHY-3002 : Step(262): len = 547977, overlap = 45.25
PHY-3002 : Step(263): len = 554652, overlap = 44.25
PHY-3002 : Step(264): len = 561493, overlap = 42
PHY-3002 : Step(265): len = 562001, overlap = 44
PHY-3002 : Step(266): len = 561782, overlap = 45.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010715s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 574669, Over = 0
PHY-3001 : Spreading special nets. 47 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031371s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.6%)

PHY-3001 : 61 instances has been re-located, deltaX = 12, deltaY = 36, maxDist = 1.
PHY-3001 : Final: Len = 575549, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 48226, tnet num: 11057, tinst num: 4843, tnode num: 57191, tedge num: 81210.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.060273s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (44.2%)

RUN-1004 : used memory is 485 MB, reserved memory is 465 MB, peak memory is 548 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2134/11059.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717472, over cnt = 1543(4%), over = 2393, worst = 6
PHY-1002 : len = 726816, over cnt = 761(2%), over = 1034, worst = 6
PHY-1002 : len = 733184, over cnt = 365(1%), over = 487, worst = 6
PHY-1002 : len = 737656, over cnt = 94(0%), over = 112, worst = 5
PHY-1002 : len = 739024, over cnt = 11(0%), over = 14, worst = 3
PHY-1001 : End global iterations;  1.051419s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (43.1%)

PHY-1001 : Congestion index: top1 = 53.88, top5 = 46.60, top10 = 42.83, top15 = 40.37.
PHY-1001 : End incremental global routing;  1.278114s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (46.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.469203s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (63.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4739 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4846 instances, 4707 slices, 154 macros(823 instances: 550 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 576235
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10197/11062.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 739808, over cnt = 23(0%), over = 28, worst = 3
PHY-1002 : len = 739880, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 739880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.297326s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (42.0%)

PHY-1001 : Congestion index: top1 = 53.79, top5 = 46.55, top10 = 42.82, top15 = 40.38.
PHY-3001 : End congestion estimation;  0.520161s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (54.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 48256, tnet num: 11060, tinst num: 4846, tnode num: 57230, tedge num: 81255.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.050231s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (38.7%)

RUN-1004 : used memory is 510 MB, reserved memory is 492 MB, peak memory is 554 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.506440s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (42.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(267): len = 575972, overlap = 0
PHY-3002 : Step(268): len = 575904, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10197/11062.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 739488, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 739488, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 739528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.274665s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (68.3%)

PHY-1001 : Congestion index: top1 = 53.79, top5 = 46.56, top10 = 42.81, top15 = 40.37.
PHY-3001 : End congestion estimation;  0.497320s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (59.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.450211s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (55.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.88338e-05
PHY-3002 : Step(269): len = 575904, overlap = 0
PHY-3002 : Step(270): len = 575904, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004151s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 575926, Over = 0
PHY-3001 : End spreading;  0.028704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 575926, Over = 0
PHY-3001 : End incremental placement;  3.267155s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (47.3%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.312491s wall, 2.562500s user + 0.046875s system = 2.609375s CPU (49.1%)

OPT-1001 : Current memory(MB): used = 560, reserve = 546, peak = 562.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10198/11062.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 739512, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 739520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.182726s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (34.2%)

PHY-1001 : Congestion index: top1 = 53.79, top5 = 46.58, top10 = 42.83, top15 = 40.38.
OPT-1001 : End congestion update;  0.388483s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (24.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365235s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (51.3%)

OPT-0007 : Start: WNS -3055 TNS -29797 NUM_FEPS 14
OPT-0007 : Iter 1: improved WNS -3055 TNS -29797 NUM_FEPS 14 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.792649s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (35.5%)

OPT-1001 : Current memory(MB): used = 560, reserve = 546, peak = 562.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.362293s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (47.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10200/11062.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 739520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.078724s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 53.79, top5 = 46.58, top10 = 42.83, top15 = 40.38.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.380372s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (32.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3055 TNS -29797 NUM_FEPS 14
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3055ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3005ps with logic level 2 and starts from PAD
RUN-1001 :       #3 path slack -2965ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11062 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11062 nets
OPT-1001 : End physical optimization;  8.402573s wall, 3.750000s user + 0.046875s system = 3.796875s CPU (45.2%)

RUN-1003 : finish command "place" in  30.177332s wall, 15.578125s user + 1.640625s system = 17.218750s CPU (57.1%)

RUN-1004 : used memory is 468 MB, reserved memory is 448 MB, peak memory is 562 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.180078s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (91.4%)

RUN-1004 : used memory is 475 MB, reserved memory is 456 MB, peak memory is 562 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4848 instances
RUN-1001 : 2355 mslices, 2352 lslices, 100 pads, 33 brams, 3 dsps
RUN-1001 : There are total 11062 nets
RUN-1001 : 5833 nets have 2 pins
RUN-1001 : 3749 nets have [3 - 5] pins
RUN-1001 : 899 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 238 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 48256, tnet num: 11060, tinst num: 4846, tnode num: 57230, tedge num: 81255.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2355 mslices, 2352 lslices, 100 pads, 33 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 705480, over cnt = 1592(4%), over = 2558, worst = 6
PHY-1002 : len = 715200, over cnt = 822(2%), over = 1189, worst = 6
PHY-1002 : len = 724568, over cnt = 283(0%), over = 419, worst = 6
PHY-1002 : len = 730384, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 730416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.873535s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (57.2%)

PHY-1001 : Congestion index: top1 = 53.69, top5 = 46.26, top10 = 42.57, top15 = 40.08.
PHY-1001 : End global routing;  1.072263s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (53.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 564, reserve = 550, peak = 564.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 816, reserve = 805, peak = 816.
PHY-1001 : End build detailed router design. 2.867493s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (33.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 141104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.516129s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (43.3%)

PHY-1001 : Current memory(MB): used = 851, reserve = 841, peak = 851.
PHY-1001 : End phase 1; 1.521687s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (43.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.04006e+06, over cnt = 703(0%), over = 704, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 855, reserve = 845, peak = 855.
PHY-1001 : End initial routed; 23.633241s wall, 15.062500s user + 0.093750s system = 15.156250s CPU (64.1%)

PHY-1001 : Update timing.....
PHY-1001 : 162/10346(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.560   |  -93.383  |  67   
RUN-1001 :   Hold   |   0.114   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.691614s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (75.7%)

PHY-1001 : Current memory(MB): used = 865, reserve = 855, peak = 865.
PHY-1001 : End phase 2; 25.324918s wall, 16.343750s user + 0.093750s system = 16.437500s CPU (64.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 26 pins with SWNS -3.457ns STNS -90.366ns FEP 66.
PHY-1001 : End OPT Iter 1; 0.159260s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (88.3%)

PHY-1022 : len = 2.04025e+06, over cnt = 717(0%), over = 718, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.299391s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (83.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.01852e+06, over cnt = 239(0%), over = 239, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.127035s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (77.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.01142e+06, over cnt = 58(0%), over = 58, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.498761s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (84.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.0111e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.172460s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (90.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.01103e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.123960s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (75.6%)

PHY-1001 : Update timing.....
PHY-1001 : 158/10346(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.457   |  -90.957  |  66   
RUN-1001 :   Hold   |   0.114   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.694625s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (80.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 247 feed throughs used by 146 nets
PHY-1001 : End commit to database; 1.226161s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (80.3%)

PHY-1001 : Current memory(MB): used = 940, reserve = 932, peak = 940.
PHY-1001 : End phase 3; 5.346221s wall, 4.281250s user + 0.015625s system = 4.296875s CPU (80.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 17 pins with SWNS -3.457ns STNS -89.632ns FEP 66.
PHY-1001 : End OPT Iter 1; 0.143729s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (65.2%)

PHY-1022 : len = 2.01102e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.279561s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (89.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.457ns, -89.632ns, 66}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.01094e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.097631s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (80.0%)

PHY-1001 : Update timing.....
PHY-1001 : 154/10346(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.457   |  -90.222  |  66   
RUN-1001 :   Hold   |   0.114   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.680930s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (79.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 248 feed throughs used by 147 nets
PHY-1001 : End commit to database; 1.283761s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (85.2%)

PHY-1001 : Current memory(MB): used = 946, reserve = 939, peak = 946.
PHY-1001 : End phase 4; 3.371065s wall, 2.765625s user + 0.000000s system = 2.765625s CPU (82.0%)

PHY-1003 : Routed, final wirelength = 2.01094e+06
PHY-1001 : Current memory(MB): used = 949, reserve = 942, peak = 949.
PHY-1001 : End export database. 0.032558s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.0%)

PHY-1001 : End detail routing;  38.704884s wall, 25.250000s user + 0.125000s system = 25.375000s CPU (65.6%)

RUN-1003 : finish command "route" in  41.248250s wall, 26.500000s user + 0.140625s system = 26.640625s CPU (64.6%)

RUN-1004 : used memory is 845 MB, reserved memory is 832 MB, peak memory is 950 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8465   out of  19600   43.19%
#reg                     3533   out of  19600   18.03%
#le                      9069
  #lut only              5536   out of   9069   61.04%
  #reg only               604   out of   9069    6.66%
  #lut&reg               2929   out of   9069   32.30%
#dsp                        3   out of     29   10.34%
#bram                      25   out of     64   39.06%
  #bram9k                  25
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1667
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    266
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               261
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    200
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9069   |7642    |823     |3549    |33      |3       |
|  ISP                               |AHBISP                                        |1291   |671     |329     |727     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |585    |270     |145     |323     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |69     |33      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |67     |37      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |66     |25      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |1       |0       |8       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |71     |33      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                        |bypass                                        |127    |87      |40      |36      |0       |0       |
|    u_demosaic                      |demosaic                                      |398    |145     |132     |277     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |108    |30      |30      |81      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |58     |23      |23      |35      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |87     |37      |29      |59      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |84     |33      |33      |65      |0       |0       |
|    u_gamma                         |gamma                                         |23     |23      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |10     |10      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |2      |2       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |5      |5       |0       |0       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |5      |5       |0       |0       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |16     |16      |0       |13      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |69     |69      |0       |20      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |8      |8       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |4      |4       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |2      |2       |0       |1       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |1      |1       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |10     |10      |0       |3       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |142    |74      |18      |115     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |15     |0       |0       |15      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |22      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |25      |0       |33      |0       |0       |
|  sd_reader                         |sd_reader                                     |591    |483     |100     |270     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |293    |256     |34      |139     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |793    |612     |115     |403     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |403    |272     |69      |278     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |146    |93      |18      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |15     |15      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |32      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |21      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |173    |119     |27      |132     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |30     |15      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |28      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |45     |45      |0       |41      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |390    |340     |46      |125     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |63     |51      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |59     |59      |0       |13      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |52     |44      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |137    |119     |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |79     |67      |12      |31      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5087   |5019    |51      |1388    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |158    |91      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |866    |559     |139     |559     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |866    |559     |139     |559     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |403    |253     |0       |384     |0       |0       |
|        reg_inst                    |register                                      |403    |253     |0       |384     |0       |0       |
|      trigger_inst                  |trigger                                       |463    |306     |139     |175     |0       |0       |
|        bus_inst                    |bus_top                                       |226    |133     |82      |74      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |52     |30      |18      |20      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |44     |25      |18      |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |34     |20      |14      |9       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                       |50     |29      |18      |14      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                       |41     |26      |14      |16      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |108    |79      |29      |54      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5788  
    #2          2       2162  
    #3          3       977   
    #4          4       610   
    #5        5-10      960   
    #6        11-50     490   
    #7       51-100      17   
    #8       101-500     5    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.433475s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (121.0%)

RUN-1004 : used memory is 846 MB, reserved memory is 834 MB, peak memory is 950 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 48256, tnet num: 11060, tinst num: 4846, tnode num: 57230, tedge num: 81255.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: eda9d1ed32b6ada17e5b8bda1d755481f488caa904615a3c3c51cbe0ed6c67dd -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4846
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11062, pip num: 128315
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 248
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3161 valid insts, and 344742 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010111010101001100010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.979992s wall, 80.484375s user + 0.984375s system = 81.468750s CPU (479.8%)

RUN-1004 : used memory is 1008 MB, reserved memory is 996 MB, peak memory is 1123 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_155609.log"
