<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='325' type='llvm::TargetLoweringBase::AtomicExpansionKind llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * ) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1821' c='_ZNK4llvm18TargetLoweringBase25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4732' ll='4742' type='TargetLowering::AtomicExpansionKind llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * RMW) const'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10205' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10227' u='c' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
