

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Sun Sep  8 20:03:08 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        multihart_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  20.099 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201  |multihart_ip_Pipeline_VITIS_LOOP_193_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_nbc_loc = alloca i64 1"   --->   Operation 12 'alloca' 'c_nbc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c_nbi_loc = alloca i64 1"   --->   Operation 13 'alloca' 'c_nbi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%start_pc_addr = getelementptr i32 %start_pc, i64 0, i64 0" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 14 'getelementptr' 'start_pc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%start_pc_load = load i3 %start_pc_addr" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 15 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 16 [1/2] (2.32ns)   --->   "%start_pc_load = load i3 %start_pc_addr" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 16 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%f_state_fetch_pc = trunc i32 %start_pc_load" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 17 'trunc' 'f_state_fetch_pc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%start_pc_addr_1 = getelementptr i32 %start_pc, i64 0, i64 1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 18 'getelementptr' 'start_pc_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%start_pc_load_1 = load i3 %start_pc_addr_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 19 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%start_pc_load_1 = load i3 %start_pc_addr_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 20 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_36 = trunc i32 %start_pc_load_1" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 21 'trunc' 'f_state_fetch_pc_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%start_pc_addr_2 = getelementptr i32 %start_pc, i64 0, i64 2" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 22 'getelementptr' 'start_pc_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%start_pc_load_2 = load i3 %start_pc_addr_2" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 23 'load' 'start_pc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 24 [1/2] (2.32ns)   --->   "%start_pc_load_2 = load i3 %start_pc_addr_2" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 24 'load' 'start_pc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_37 = trunc i32 %start_pc_load_2" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 25 'trunc' 'f_state_fetch_pc_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%start_pc_addr_3 = getelementptr i32 %start_pc, i64 0, i64 3" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 26 'getelementptr' 'start_pc_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (2.32ns)   --->   "%start_pc_load_3 = load i3 %start_pc_addr_3" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 27 'load' 'start_pc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 28 [1/2] (2.32ns)   --->   "%start_pc_load_3 = load i3 %start_pc_addr_3" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 28 'load' 'start_pc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_38 = trunc i32 %start_pc_load_3" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 29 'trunc' 'f_state_fetch_pc_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%start_pc_addr_4 = getelementptr i32 %start_pc, i64 0, i64 4" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 30 'getelementptr' 'start_pc_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [2/2] (2.32ns)   --->   "%start_pc_load_4 = load i3 %start_pc_addr_4" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 31 'load' 'start_pc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 32 [1/2] (2.32ns)   --->   "%start_pc_load_4 = load i3 %start_pc_addr_4" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 32 'load' 'start_pc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_39 = trunc i32 %start_pc_load_4" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 33 'trunc' 'f_state_fetch_pc_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%start_pc_addr_5 = getelementptr i32 %start_pc, i64 0, i64 5" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 34 'getelementptr' 'start_pc_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [2/2] (2.32ns)   --->   "%start_pc_load_5 = load i3 %start_pc_addr_5" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 35 'load' 'start_pc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 36 [1/2] (2.32ns)   --->   "%start_pc_load_5 = load i3 %start_pc_addr_5" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 36 'load' 'start_pc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_40 = trunc i32 %start_pc_load_5" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 37 'trunc' 'f_state_fetch_pc_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%start_pc_addr_6 = getelementptr i32 %start_pc, i64 0, i64 6" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 38 'getelementptr' 'start_pc_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [2/2] (2.32ns)   --->   "%start_pc_load_6 = load i3 %start_pc_addr_6" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 39 'load' 'start_pc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 40 [1/2] (2.32ns)   --->   "%start_pc_load_6 = load i3 %start_pc_addr_6" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 40 'load' 'start_pc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_41 = trunc i32 %start_pc_load_6" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 41 'trunc' 'f_state_fetch_pc_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%start_pc_addr_7 = getelementptr i32 %start_pc, i64 0, i64 7" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 42 'getelementptr' 'start_pc_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [2/2] (2.32ns)   --->   "%start_pc_load_7 = load i3 %start_pc_addr_7" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 43 'load' 'start_pc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 3.91>
ST_9 : Operation 44 [1/1] (1.00ns)   --->   "%running_hart_set_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %running_hart_set"   --->   Operation 44 'read' 'running_hart_set_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%h_running = trunc i32 %running_hart_set_read" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 45 'trunc' 'h_running' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.97ns)   --->   "%has_exited = xor i1 %h_running, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 46 'xor' 'has_exited' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%h_running_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 1" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 47 'bitselect' 'h_running_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.97ns)   --->   "%has_exited_24 = xor i1 %h_running_8, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 48 'xor' 'has_exited_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%h_running_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 2" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 49 'bitselect' 'h_running_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.97ns)   --->   "%has_exited_25 = xor i1 %h_running_9, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 50 'xor' 'has_exited_25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%h_running_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 3" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 51 'bitselect' 'h_running_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.97ns)   --->   "%has_exited_26 = xor i1 %h_running_10, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 52 'xor' 'has_exited_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%h_running_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 4" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 53 'bitselect' 'h_running_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.97ns)   --->   "%has_exited_27 = xor i1 %h_running_11, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 54 'xor' 'has_exited_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%h_running_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 5" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 55 'bitselect' 'h_running_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.97ns)   --->   "%has_exited_28 = xor i1 %h_running_12, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 56 'xor' 'has_exited_28' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%h_running_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 6" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 57 'bitselect' 'h_running_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.97ns)   --->   "%has_exited_29 = xor i1 %h_running_13, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 58 'xor' 'has_exited_29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%h_running_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 7" [../../multihart_ip.cpp:55->../../multihart_ip.cpp:175]   --->   Operation 59 'bitselect' 'h_running_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.97ns)   --->   "%has_exited_30 = xor i1 %h_running_14, i1 1" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 60 'xor' 'has_exited_30' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/2] (2.32ns)   --->   "%start_pc_load_7 = load i3 %start_pc_addr_7" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 61 'load' 'start_pc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_42 = trunc i32 %start_pc_load_7" [../../fetch.cpp:21->../../multihart_ip.cpp:176]   --->   Operation 62 'trunc' 'f_state_fetch_pc_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (1.58ns)   --->   "%call_ln56 = call void @multihart_ip_Pipeline_VITIS_LOOP_193_1, i1 %has_exited_30, i1 %has_exited_29, i1 %has_exited_28, i1 %has_exited_27, i1 %has_exited_26, i1 %has_exited_25, i1 %has_exited_24, i1 %has_exited, i15 %f_state_fetch_pc_42, i15 %f_state_fetch_pc_41, i15 %f_state_fetch_pc_40, i15 %f_state_fetch_pc_39, i15 %f_state_fetch_pc_38, i15 %f_state_fetch_pc_37, i15 %f_state_fetch_pc_36, i15 %f_state_fetch_pc, i1 %h_running_14, i1 %h_running_13, i1 %h_running_12, i1 %h_running_11, i1 %h_running_10, i1 %h_running_9, i1 %h_running_8, i1 %h_running, i32 %code_ram, i32 %data_ram, i32 %c_nbi_loc, i32 %c_nbc_loc" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 63 'call' 'call_ln56' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 64 [1/2] (2.55ns)   --->   "%call_ln56 = call void @multihart_ip_Pipeline_VITIS_LOOP_193_1, i1 %has_exited_30, i1 %has_exited_29, i1 %has_exited_28, i1 %has_exited_27, i1 %has_exited_26, i1 %has_exited_25, i1 %has_exited_24, i1 %has_exited, i15 %f_state_fetch_pc_42, i15 %f_state_fetch_pc_41, i15 %f_state_fetch_pc_40, i15 %f_state_fetch_pc_39, i15 %f_state_fetch_pc_38, i15 %f_state_fetch_pc_37, i15 %f_state_fetch_pc_36, i15 %f_state_fetch_pc, i1 %h_running_14, i1 %h_running_13, i1 %h_running_12, i1 %h_running_11, i1 %h_running_10, i1 %h_running_9, i1 %h_running_8, i1 %h_running, i32 %code_ram, i32 %data_ram, i32 %c_nbi_loc, i32 %c_nbc_loc" [../../multihart_ip.cpp:56->../../multihart_ip.cpp:175]   --->   Operation 64 'call' 'call_ln56' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln102 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [../../multihart_ip.cpp:102]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln102' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %running_hart_set"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %start_pc, i64 666, i64 207, i64 1"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_4, i32 4294967295, i32 4294967295, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 88 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%c_nbi_loc_load = load i32 %c_nbi_loc"   --->   Operation 89 'load' 'c_nbi_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%c_nbc_loc_load = load i32 %c_nbc_loc"   --->   Operation 90 'load' 'c_nbc_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.00ns)   --->   "%write_ln233 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %c_nbi_loc_load" [../../multihart_ip.cpp:233]   --->   Operation 91 'write' 'write_ln233' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 92 [1/1] (1.00ns)   --->   "%write_ln234 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %c_nbc_loc_load" [../../multihart_ip.cpp:234]   --->   Operation 92 'write' 'write_ln234' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln244 = ret" [../../multihart_ip.cpp:244]   --->   Operation 93 'ret' 'ret_ln244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ running_hart_set]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_pc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ code_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ data_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ nb_instruction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nb_cycle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_nbc_loc                  (alloca                ) [ 001111111111]
c_nbi_loc                  (alloca                ) [ 001111111111]
start_pc_addr              (getelementptr         ) [ 001000000000]
start_pc_load              (load                  ) [ 000000000000]
f_state_fetch_pc           (trunc                 ) [ 000111111110]
start_pc_addr_1            (getelementptr         ) [ 000100000000]
start_pc_load_1            (load                  ) [ 000000000000]
f_state_fetch_pc_36        (trunc                 ) [ 000011111110]
start_pc_addr_2            (getelementptr         ) [ 000010000000]
start_pc_load_2            (load                  ) [ 000000000000]
f_state_fetch_pc_37        (trunc                 ) [ 000001111110]
start_pc_addr_3            (getelementptr         ) [ 000001000000]
start_pc_load_3            (load                  ) [ 000000000000]
f_state_fetch_pc_38        (trunc                 ) [ 000000111110]
start_pc_addr_4            (getelementptr         ) [ 000000100000]
start_pc_load_4            (load                  ) [ 000000000000]
f_state_fetch_pc_39        (trunc                 ) [ 000000011110]
start_pc_addr_5            (getelementptr         ) [ 000000010000]
start_pc_load_5            (load                  ) [ 000000000000]
f_state_fetch_pc_40        (trunc                 ) [ 000000001110]
start_pc_addr_6            (getelementptr         ) [ 000000001000]
start_pc_load_6            (load                  ) [ 000000000000]
f_state_fetch_pc_41        (trunc                 ) [ 000000000110]
start_pc_addr_7            (getelementptr         ) [ 000000000100]
running_hart_set_read      (read                  ) [ 000000000000]
h_running                  (trunc                 ) [ 000000000010]
has_exited                 (xor                   ) [ 000000000010]
h_running_8                (bitselect             ) [ 000000000010]
has_exited_24              (xor                   ) [ 000000000010]
h_running_9                (bitselect             ) [ 000000000010]
has_exited_25              (xor                   ) [ 000000000010]
h_running_10               (bitselect             ) [ 000000000010]
has_exited_26              (xor                   ) [ 000000000010]
h_running_11               (bitselect             ) [ 000000000010]
has_exited_27              (xor                   ) [ 000000000010]
h_running_12               (bitselect             ) [ 000000000010]
has_exited_28              (xor                   ) [ 000000000010]
h_running_13               (bitselect             ) [ 000000000010]
has_exited_29              (xor                   ) [ 000000000010]
h_running_14               (bitselect             ) [ 000000000010]
has_exited_30              (xor                   ) [ 000000000010]
start_pc_load_7            (load                  ) [ 000000000000]
f_state_fetch_pc_42        (trunc                 ) [ 000000000010]
call_ln56                  (call                  ) [ 000000000000]
spectopmodule_ln102        (spectopmodule         ) [ 000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specmemcore_ln0            (specmemcore           ) [ 000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specmemcore_ln0            (specmemcore           ) [ 000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specmemcore_ln0            (specmemcore           ) [ 000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000]
c_nbi_loc_load             (load                  ) [ 000000000000]
c_nbc_loc_load             (load                  ) [ 000000000000]
write_ln233                (write                 ) [ 000000000000]
write_ln234                (write                 ) [ 000000000000]
ret_ln244                  (ret                   ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="running_hart_set">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="running_hart_set"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="start_pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_pc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="code_ram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code_ram"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_ram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nb_instruction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_instruction"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nb_cycle">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nb_cycle"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multihart_ip_Pipeline_VITIS_LOOP_193_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="c_nbc_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_nbc_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="c_nbi_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_nbi_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="running_hart_set_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="running_hart_set_read/9 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln233_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln233/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln234_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln234/11 "/>
</bind>
</comp>

<comp id="124" class="1004" name="start_pc_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_pc_load/1 start_pc_load_1/2 start_pc_load_2/3 start_pc_load_3/4 start_pc_load_4/5 start_pc_load_5/6 start_pc_load_6/7 start_pc_load_7/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="start_pc_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="start_pc_addr_2_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_2/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="start_pc_addr_3_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_3/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="start_pc_addr_4_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_4/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="start_pc_addr_5_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_5/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="start_pc_addr_6_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_6/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="start_pc_addr_7_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_pc_addr_7/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="0" index="4" bw="1" slack="0"/>
<pin id="207" dir="0" index="5" bw="1" slack="0"/>
<pin id="208" dir="0" index="6" bw="1" slack="0"/>
<pin id="209" dir="0" index="7" bw="1" slack="0"/>
<pin id="210" dir="0" index="8" bw="1" slack="0"/>
<pin id="211" dir="0" index="9" bw="15" slack="0"/>
<pin id="212" dir="0" index="10" bw="15" slack="1"/>
<pin id="213" dir="0" index="11" bw="15" slack="2"/>
<pin id="214" dir="0" index="12" bw="15" slack="3"/>
<pin id="215" dir="0" index="13" bw="15" slack="4"/>
<pin id="216" dir="0" index="14" bw="15" slack="5"/>
<pin id="217" dir="0" index="15" bw="15" slack="6"/>
<pin id="218" dir="0" index="16" bw="15" slack="7"/>
<pin id="219" dir="0" index="17" bw="1" slack="0"/>
<pin id="220" dir="0" index="18" bw="1" slack="0"/>
<pin id="221" dir="0" index="19" bw="1" slack="0"/>
<pin id="222" dir="0" index="20" bw="1" slack="0"/>
<pin id="223" dir="0" index="21" bw="1" slack="0"/>
<pin id="224" dir="0" index="22" bw="1" slack="0"/>
<pin id="225" dir="0" index="23" bw="1" slack="0"/>
<pin id="226" dir="0" index="24" bw="1" slack="0"/>
<pin id="227" dir="0" index="25" bw="32" slack="0"/>
<pin id="228" dir="0" index="26" bw="32" slack="0"/>
<pin id="229" dir="0" index="27" bw="32" slack="8"/>
<pin id="230" dir="0" index="28" bw="32" slack="8"/>
<pin id="231" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="f_state_fetch_pc_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="f_state_fetch_pc_36_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_36/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="f_state_fetch_pc_37_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_37/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="f_state_fetch_pc_38_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_38/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="f_state_fetch_pc_39_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_39/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="f_state_fetch_pc_40_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_40/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="f_state_fetch_pc_41_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_41/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="h_running_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="h_running/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="has_exited_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="h_running_8_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_8/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="has_exited_24_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_24/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="h_running_9_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_9/9 "/>
</bind>
</comp>

<comp id="300" class="1004" name="has_exited_25_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_25/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="h_running_10_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_10/9 "/>
</bind>
</comp>

<comp id="316" class="1004" name="has_exited_26_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_26/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="h_running_11_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_11/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="has_exited_27_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_27/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="h_running_12_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_12/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="has_exited_28_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_28/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="h_running_13_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="4" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_13/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="has_exited_29_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_29/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="h_running_14_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="4" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="h_running_14/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="has_exited_30_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="has_exited_30/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="f_state_fetch_pc_42_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="f_state_fetch_pc_42/9 "/>
</bind>
</comp>

<comp id="392" class="1004" name="c_nbi_loc_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="10"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_nbi_loc_load/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="c_nbc_loc_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="10"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_nbc_loc_load/11 "/>
</bind>
</comp>

<comp id="400" class="1005" name="c_nbc_loc_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="8"/>
<pin id="402" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="c_nbc_loc "/>
</bind>
</comp>

<comp id="406" class="1005" name="c_nbi_loc_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="8"/>
<pin id="408" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="c_nbi_loc "/>
</bind>
</comp>

<comp id="412" class="1005" name="start_pc_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="1"/>
<pin id="414" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="f_state_fetch_pc_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="15" slack="7"/>
<pin id="419" dir="1" index="1" bw="15" slack="7"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc "/>
</bind>
</comp>

<comp id="422" class="1005" name="start_pc_addr_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="1"/>
<pin id="424" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="f_state_fetch_pc_36_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="6"/>
<pin id="429" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_36 "/>
</bind>
</comp>

<comp id="432" class="1005" name="start_pc_addr_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="1"/>
<pin id="434" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="f_state_fetch_pc_37_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="5"/>
<pin id="439" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_37 "/>
</bind>
</comp>

<comp id="442" class="1005" name="start_pc_addr_3_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="1"/>
<pin id="444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="f_state_fetch_pc_38_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="15" slack="4"/>
<pin id="449" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_38 "/>
</bind>
</comp>

<comp id="452" class="1005" name="start_pc_addr_4_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="1"/>
<pin id="454" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_4 "/>
</bind>
</comp>

<comp id="457" class="1005" name="f_state_fetch_pc_39_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="15" slack="3"/>
<pin id="459" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_39 "/>
</bind>
</comp>

<comp id="462" class="1005" name="start_pc_addr_5_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="1"/>
<pin id="464" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_5 "/>
</bind>
</comp>

<comp id="467" class="1005" name="f_state_fetch_pc_40_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="2"/>
<pin id="469" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_40 "/>
</bind>
</comp>

<comp id="472" class="1005" name="start_pc_addr_6_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="1"/>
<pin id="474" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_6 "/>
</bind>
</comp>

<comp id="477" class="1005" name="f_state_fetch_pc_41_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="15" slack="1"/>
<pin id="479" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_41 "/>
</bind>
</comp>

<comp id="482" class="1005" name="start_pc_addr_7_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="1"/>
<pin id="484" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="start_pc_addr_7 "/>
</bind>
</comp>

<comp id="487" class="1005" name="h_running_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running "/>
</bind>
</comp>

<comp id="492" class="1005" name="has_exited_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited "/>
</bind>
</comp>

<comp id="497" class="1005" name="h_running_8_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_8 "/>
</bind>
</comp>

<comp id="502" class="1005" name="has_exited_24_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_24 "/>
</bind>
</comp>

<comp id="507" class="1005" name="h_running_9_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_9 "/>
</bind>
</comp>

<comp id="512" class="1005" name="has_exited_25_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_25 "/>
</bind>
</comp>

<comp id="517" class="1005" name="h_running_10_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_10 "/>
</bind>
</comp>

<comp id="522" class="1005" name="has_exited_26_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_26 "/>
</bind>
</comp>

<comp id="527" class="1005" name="h_running_11_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_11 "/>
</bind>
</comp>

<comp id="532" class="1005" name="has_exited_27_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_27 "/>
</bind>
</comp>

<comp id="537" class="1005" name="h_running_12_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_12 "/>
</bind>
</comp>

<comp id="542" class="1005" name="has_exited_28_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_28 "/>
</bind>
</comp>

<comp id="547" class="1005" name="h_running_13_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_13 "/>
</bind>
</comp>

<comp id="552" class="1005" name="has_exited_29_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_29 "/>
</bind>
</comp>

<comp id="557" class="1005" name="h_running_14_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="h_running_14 "/>
</bind>
</comp>

<comp id="562" class="1005" name="has_exited_30_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="has_exited_30 "/>
</bind>
</comp>

<comp id="567" class="1005" name="f_state_fetch_pc_42_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="15" slack="1"/>
<pin id="569" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="f_state_fetch_pc_42 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="94" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="94" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="156" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="201" pin=25"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="201" pin=26"/></net>

<net id="238"><net_src comp="132" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="132" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="132" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="132" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="132" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="132" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="132" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="104" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="201" pin=24"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="201" pin=8"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="104" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="201" pin=23"/></net>

<net id="288"><net_src comp="275" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="201" pin=7"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="104" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="201" pin=22"/></net>

<net id="304"><net_src comp="291" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="2"/><net_sink comp="201" pin=6"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="104" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="315"><net_src comp="307" pin="3"/><net_sink comp="201" pin=21"/></net>

<net id="320"><net_src comp="307" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="2"/><net_sink comp="201" pin=5"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="104" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="201" pin=20"/></net>

<net id="336"><net_src comp="323" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="332" pin="2"/><net_sink comp="201" pin=4"/></net>

<net id="344"><net_src comp="32" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="104" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="347"><net_src comp="339" pin="3"/><net_sink comp="201" pin=19"/></net>

<net id="352"><net_src comp="339" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="348" pin="2"/><net_sink comp="201" pin=3"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="104" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="201" pin=18"/></net>

<net id="368"><net_src comp="355" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="364" pin="2"/><net_sink comp="201" pin=2"/></net>

<net id="376"><net_src comp="32" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="104" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="379"><net_src comp="371" pin="3"/><net_sink comp="201" pin=17"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="380" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="390"><net_src comp="132" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="201" pin=9"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="403"><net_src comp="96" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="201" pin=28"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="409"><net_src comp="100" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="201" pin=27"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="415"><net_src comp="124" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="420"><net_src comp="235" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="201" pin=16"/></net>

<net id="425"><net_src comp="138" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="430"><net_src comp="239" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="201" pin=15"/></net>

<net id="435"><net_src comp="147" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="440"><net_src comp="243" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="201" pin=14"/></net>

<net id="445"><net_src comp="156" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="450"><net_src comp="247" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="201" pin=13"/></net>

<net id="455"><net_src comp="165" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="460"><net_src comp="251" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="201" pin=12"/></net>

<net id="465"><net_src comp="174" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="470"><net_src comp="255" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="201" pin=11"/></net>

<net id="475"><net_src comp="183" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="480"><net_src comp="259" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="201" pin=10"/></net>

<net id="485"><net_src comp="192" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="490"><net_src comp="263" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="201" pin=24"/></net>

<net id="495"><net_src comp="268" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="201" pin=8"/></net>

<net id="500"><net_src comp="275" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="201" pin=23"/></net>

<net id="505"><net_src comp="284" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="201" pin=7"/></net>

<net id="510"><net_src comp="291" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="201" pin=22"/></net>

<net id="515"><net_src comp="300" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="201" pin=6"/></net>

<net id="520"><net_src comp="307" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="201" pin=21"/></net>

<net id="525"><net_src comp="316" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="201" pin=5"/></net>

<net id="530"><net_src comp="323" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="201" pin=20"/></net>

<net id="535"><net_src comp="332" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="540"><net_src comp="339" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="201" pin=19"/></net>

<net id="545"><net_src comp="348" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="550"><net_src comp="355" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="201" pin=18"/></net>

<net id="555"><net_src comp="364" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="560"><net_src comp="371" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="201" pin=17"/></net>

<net id="565"><net_src comp="380" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="570"><net_src comp="387" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="201" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_ram | {9 10 }
	Port: nb_instruction | {11 }
	Port: nb_cycle | {11 }
 - Input state : 
	Port: multihart_ip : running_hart_set | {9 }
	Port: multihart_ip : start_pc | {1 2 3 4 5 6 7 8 9 }
	Port: multihart_ip : code_ram | {9 10 }
	Port: multihart_ip : data_ram | {9 10 }
  - Chain level:
	State 1
		start_pc_load : 1
	State 2
		f_state_fetch_pc : 1
		start_pc_load_1 : 1
	State 3
		f_state_fetch_pc_36 : 1
		start_pc_load_2 : 1
	State 4
		f_state_fetch_pc_37 : 1
		start_pc_load_3 : 1
	State 5
		f_state_fetch_pc_38 : 1
		start_pc_load_4 : 1
	State 6
		f_state_fetch_pc_39 : 1
		start_pc_load_5 : 1
	State 7
		f_state_fetch_pc_40 : 1
		start_pc_load_6 : 1
	State 8
		f_state_fetch_pc_41 : 1
		start_pc_load_7 : 1
	State 9
		has_exited : 1
		has_exited_24 : 1
		has_exited_25 : 1
		has_exited_26 : 1
		has_exited_27 : 1
		has_exited_28 : 1
		has_exited_29 : 1
		has_exited_30 : 1
		f_state_fetch_pc_42 : 1
		call_ln56 : 1
	State 10
	State 11
		write_ln233 : 1
		write_ln234 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  42.481 |  14899  |  18718  |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 has_exited_fu_268                 |    0    |    0    |    2    |
|          |                has_exited_24_fu_284               |    0    |    0    |    2    |
|          |                has_exited_25_fu_300               |    0    |    0    |    2    |
|    xor   |                has_exited_26_fu_316               |    0    |    0    |    2    |
|          |                has_exited_27_fu_332               |    0    |    0    |    2    |
|          |                has_exited_28_fu_348               |    0    |    0    |    2    |
|          |                has_exited_29_fu_364               |    0    |    0    |    2    |
|          |                has_exited_30_fu_380               |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|   read   |         running_hart_set_read_read_fu_104         |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |              write_ln233_write_fu_110             |    0    |    0    |    0    |
|          |              write_ln234_write_fu_117             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |              f_state_fetch_pc_fu_235              |    0    |    0    |    0    |
|          |             f_state_fetch_pc_36_fu_239            |    0    |    0    |    0    |
|          |             f_state_fetch_pc_37_fu_243            |    0    |    0    |    0    |
|          |             f_state_fetch_pc_38_fu_247            |    0    |    0    |    0    |
|   trunc  |             f_state_fetch_pc_39_fu_251            |    0    |    0    |    0    |
|          |             f_state_fetch_pc_40_fu_255            |    0    |    0    |    0    |
|          |             f_state_fetch_pc_41_fu_259            |    0    |    0    |    0    |
|          |                  h_running_fu_263                 |    0    |    0    |    0    |
|          |             f_state_fetch_pc_42_fu_387            |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 h_running_8_fu_275                |    0    |    0    |    0    |
|          |                 h_running_9_fu_291                |    0    |    0    |    0    |
|          |                h_running_10_fu_307                |    0    |    0    |    0    |
| bitselect|                h_running_11_fu_323                |    0    |    0    |    0    |
|          |                h_running_12_fu_339                |    0    |    0    |    0    |
|          |                h_running_13_fu_355                |    0    |    0    |    0    |
|          |                h_running_14_fu_371                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  42.481 |  14899  |  18734  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     c_nbc_loc_reg_400     |   32   |
|     c_nbi_loc_reg_406     |   32   |
|f_state_fetch_pc_36_reg_427|   15   |
|f_state_fetch_pc_37_reg_437|   15   |
|f_state_fetch_pc_38_reg_447|   15   |
|f_state_fetch_pc_39_reg_457|   15   |
|f_state_fetch_pc_40_reg_467|   15   |
|f_state_fetch_pc_41_reg_477|   15   |
|f_state_fetch_pc_42_reg_567|   15   |
|  f_state_fetch_pc_reg_417 |   15   |
|    h_running_10_reg_517   |    1   |
|    h_running_11_reg_527   |    1   |
|    h_running_12_reg_537   |    1   |
|    h_running_13_reg_547   |    1   |
|    h_running_14_reg_557   |    1   |
|    h_running_8_reg_497    |    1   |
|    h_running_9_reg_507    |    1   |
|     h_running_reg_487     |    1   |
|   has_exited_24_reg_502   |    1   |
|   has_exited_25_reg_512   |    1   |
|   has_exited_26_reg_522   |    1   |
|   has_exited_27_reg_532   |    1   |
|   has_exited_28_reg_542   |    1   |
|   has_exited_29_reg_552   |    1   |
|   has_exited_30_reg_562   |    1   |
|     has_exited_reg_492    |    1   |
|  start_pc_addr_1_reg_422  |    3   |
|  start_pc_addr_2_reg_432  |    3   |
|  start_pc_addr_3_reg_442  |    3   |
|  start_pc_addr_4_reg_452  |    3   |
|  start_pc_addr_5_reg_462  |    3   |
|  start_pc_addr_6_reg_472  |    3   |
|  start_pc_addr_7_reg_482  |    3   |
|   start_pc_addr_reg_412   |    3   |
+---------------------------+--------+
|           Total           |   224  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                 grp_access_fu_132                 |  p0  |  16  |   3  |   48   ||    0    ||    65   |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p2  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p3  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p4  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p5  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p6  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p7  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p8  |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p9  |   2  |  15  |   30   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p17 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p18 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p19 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p20 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p21 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p22 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p23 |   2  |   1  |    2   ||    0    ||    9    |
| grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201 |  p24 |   2  |   1  |    2   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   110  ||  29.06  ||    0    ||   218   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   42   |  14899 |  18734 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   29   |    0   |   218  |
|  Register |    -   |   224  |    -   |
+-----------+--------+--------+--------+
|   Total   |   71   |  15123 |  18952 |
+-----------+--------+--------+--------+
