
FreeRTOS_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b98  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003ca8  08003ca8  00013ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d3c  08003d3c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08003d3c  08003d3c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d3c  08003d3c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d3c  08003d3c  00013d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d40  08003d40  00013d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001970  20000010  08003d54  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001980  08003d54  00021980  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c23d  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002321  00000000  00000000  0002c2b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b30  00000000  00000000  0002e5e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000871  00000000  00000000  0002f110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000020b2  00000000  00000000  0002f981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cb7f  00000000  00000000  00031a33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088ac2  00000000  00000000  0003e5b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002c90  00000000  00000000  000c7074  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000c9d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08003c90 	.word	0x08003c90

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08003c90 	.word	0x08003c90

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000154:	f000 f99c 	bl	8000490 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000158:	f000 f824 	bl	80001a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015c:	f000 f868 	bl	8000230 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000160:	f001 f886 	bl	8001270 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_1 */
  task_1Handle = osThreadNew(task_1_function, NULL, &task_1_attributes);
 8000164:	4a09      	ldr	r2, [pc, #36]	; (800018c <main+0x3c>)
 8000166:	2100      	movs	r1, #0
 8000168:	4809      	ldr	r0, [pc, #36]	; (8000190 <main+0x40>)
 800016a:	f001 f8e7 	bl	800133c <osThreadNew>
 800016e:	4603      	mov	r3, r0
 8000170:	4a08      	ldr	r2, [pc, #32]	; (8000194 <main+0x44>)
 8000172:	6013      	str	r3, [r2, #0]

  /* creation of task_2 */
  task_2Handle = osThreadNew(task_2_function, NULL, &task_2_attributes);
 8000174:	4a08      	ldr	r2, [pc, #32]	; (8000198 <main+0x48>)
 8000176:	2100      	movs	r1, #0
 8000178:	4808      	ldr	r0, [pc, #32]	; (800019c <main+0x4c>)
 800017a:	f001 f8df 	bl	800133c <osThreadNew>
 800017e:	4603      	mov	r3, r0
 8000180:	4a07      	ldr	r2, [pc, #28]	; (80001a0 <main+0x50>)
 8000182:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000184:	f001 f8a6 	bl	80012d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000188:	e7fe      	b.n	8000188 <main+0x38>
 800018a:	bf00      	nop
 800018c:	08003cd0 	.word	0x08003cd0
 8000190:	08000311 	.word	0x08000311
 8000194:	2000002c 	.word	0x2000002c
 8000198:	08003cf4 	.word	0x08003cf4
 800019c:	08000359 	.word	0x08000359
 80001a0:	20000030 	.word	0x20000030

080001a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b090      	sub	sp, #64	; 0x40
 80001a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001aa:	f107 0318 	add.w	r3, r7, #24
 80001ae:	2228      	movs	r2, #40	; 0x28
 80001b0:	2100      	movs	r1, #0
 80001b2:	4618      	mov	r0, r3
 80001b4:	f003 fd32 	bl	8003c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
 80001be:	605a      	str	r2, [r3, #4]
 80001c0:	609a      	str	r2, [r3, #8]
 80001c2:	60da      	str	r2, [r3, #12]
 80001c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001c6:	2301      	movs	r3, #1
 80001c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001d0:	2300      	movs	r3, #0
 80001d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001d4:	2301      	movs	r3, #1
 80001d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001d8:	2302      	movs	r3, #2
 80001da:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80001e0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001e2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80001e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001e8:	f107 0318 	add.w	r3, r7, #24
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 fc61 	bl	8000ab4 <HAL_RCC_OscConfig>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d001      	beq.n	80001fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80001f8:	f000 f8be 	bl	8000378 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001fc:	230f      	movs	r3, #15
 80001fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000200:	2302      	movs	r3, #2
 8000202:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000204:	2300      	movs	r3, #0
 8000206:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000208:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800020c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000212:	1d3b      	adds	r3, r7, #4
 8000214:	2102      	movs	r1, #2
 8000216:	4618      	mov	r0, r3
 8000218:	f000 fece 	bl	8000fb8 <HAL_RCC_ClockConfig>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000222:	f000 f8a9 	bl	8000378 <Error_Handler>
  }
}
 8000226:	bf00      	nop
 8000228:	3740      	adds	r7, #64	; 0x40
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
	...

08000230 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b088      	sub	sp, #32
 8000234:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000236:	f107 0310 	add.w	r3, r7, #16
 800023a:	2200      	movs	r2, #0
 800023c:	601a      	str	r2, [r3, #0]
 800023e:	605a      	str	r2, [r3, #4]
 8000240:	609a      	str	r2, [r3, #8]
 8000242:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000244:	4b2f      	ldr	r3, [pc, #188]	; (8000304 <MX_GPIO_Init+0xd4>)
 8000246:	699b      	ldr	r3, [r3, #24]
 8000248:	4a2e      	ldr	r2, [pc, #184]	; (8000304 <MX_GPIO_Init+0xd4>)
 800024a:	f043 0310 	orr.w	r3, r3, #16
 800024e:	6193      	str	r3, [r2, #24]
 8000250:	4b2c      	ldr	r3, [pc, #176]	; (8000304 <MX_GPIO_Init+0xd4>)
 8000252:	699b      	ldr	r3, [r3, #24]
 8000254:	f003 0310 	and.w	r3, r3, #16
 8000258:	60fb      	str	r3, [r7, #12]
 800025a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800025c:	4b29      	ldr	r3, [pc, #164]	; (8000304 <MX_GPIO_Init+0xd4>)
 800025e:	699b      	ldr	r3, [r3, #24]
 8000260:	4a28      	ldr	r2, [pc, #160]	; (8000304 <MX_GPIO_Init+0xd4>)
 8000262:	f043 0320 	orr.w	r3, r3, #32
 8000266:	6193      	str	r3, [r2, #24]
 8000268:	4b26      	ldr	r3, [pc, #152]	; (8000304 <MX_GPIO_Init+0xd4>)
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	f003 0320 	and.w	r3, r3, #32
 8000270:	60bb      	str	r3, [r7, #8]
 8000272:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000274:	4b23      	ldr	r3, [pc, #140]	; (8000304 <MX_GPIO_Init+0xd4>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	4a22      	ldr	r2, [pc, #136]	; (8000304 <MX_GPIO_Init+0xd4>)
 800027a:	f043 0304 	orr.w	r3, r3, #4
 800027e:	6193      	str	r3, [r2, #24]
 8000280:	4b20      	ldr	r3, [pc, #128]	; (8000304 <MX_GPIO_Init+0xd4>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	f003 0304 	and.w	r3, r3, #4
 8000288:	607b      	str	r3, [r7, #4]
 800028a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800028c:	2200      	movs	r2, #0
 800028e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000292:	481d      	ldr	r0, [pc, #116]	; (8000308 <MX_GPIO_Init+0xd8>)
 8000294:	f000 fbdd 	bl	8000a52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000298:	2200      	movs	r2, #0
 800029a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800029e:	481b      	ldr	r0, [pc, #108]	; (800030c <MX_GPIO_Init+0xdc>)
 80002a0:	f000 fbd7 	bl	8000a52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80002a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002aa:	2301      	movs	r3, #1
 80002ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ae:	2300      	movs	r3, #0
 80002b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002b2:	2302      	movs	r3, #2
 80002b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002b6:	f107 0310 	add.w	r3, r7, #16
 80002ba:	4619      	mov	r1, r3
 80002bc:	4812      	ldr	r0, [pc, #72]	; (8000308 <MX_GPIO_Init+0xd8>)
 80002be:	f000 fa2d 	bl	800071c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80002c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002c8:	2301      	movs	r3, #1
 80002ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002cc:	2300      	movs	r3, #0
 80002ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002d0:	2302      	movs	r3, #2
 80002d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002d4:	f107 0310 	add.w	r3, r7, #16
 80002d8:	4619      	mov	r1, r3
 80002da:	480c      	ldr	r0, [pc, #48]	; (800030c <MX_GPIO_Init+0xdc>)
 80002dc:	f000 fa1e 	bl	800071c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80002e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80002e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002e6:	2300      	movs	r3, #0
 80002e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002ea:	2301      	movs	r3, #1
 80002ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002ee:	f107 0310 	add.w	r3, r7, #16
 80002f2:	4619      	mov	r1, r3
 80002f4:	4805      	ldr	r0, [pc, #20]	; (800030c <MX_GPIO_Init+0xdc>)
 80002f6:	f000 fa11 	bl	800071c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002fa:	bf00      	nop
 80002fc:	3720      	adds	r7, #32
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	40021000 	.word	0x40021000
 8000308:	40011000 	.word	0x40011000
 800030c:	40010800 	.word	0x40010800

08000310 <task_1_function>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_task_1_function */
void task_1_function(void *argument)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)==0){
 8000318:	f44f 7100 	mov.w	r1, #512	; 0x200
 800031c:	480d      	ldr	r0, [pc, #52]	; (8000354 <task_1_function+0x44>)
 800031e:	f000 fb81 	bl	8000a24 <HAL_GPIO_ReadPin>
 8000322:	4603      	mov	r3, r0
 8000324:	2b00      	cmp	r3, #0
 8000326:	d1f7      	bne.n	8000318 <task_1_function+0x8>
		  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)==0);
 8000328:	bf00      	nop
 800032a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800032e:	4809      	ldr	r0, [pc, #36]	; (8000354 <task_1_function+0x44>)
 8000330:	f000 fb78 	bl	8000a24 <HAL_GPIO_ReadPin>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d0f7      	beq.n	800032a <task_1_function+0x1a>
		  osDelay(100);
 800033a:	2064      	movs	r0, #100	; 0x64
 800033c:	f001 f8a8 	bl	8001490 <osDelay>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_8);
 8000340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000344:	4803      	ldr	r0, [pc, #12]	; (8000354 <task_1_function+0x44>)
 8000346:	f000 fb9c 	bl	8000a82 <HAL_GPIO_TogglePin>
		  osDelay(100);
 800034a:	2064      	movs	r0, #100	; 0x64
 800034c:	f001 f8a0 	bl	8001490 <osDelay>
	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)==0){
 8000350:	e7e2      	b.n	8000318 <task_1_function+0x8>
 8000352:	bf00      	nop
 8000354:	40010800 	.word	0x40010800

08000358 <task_2_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_2_function */
void task_2_function(void *argument)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_2_function */
  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000360:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000364:	4803      	ldr	r0, [pc, #12]	; (8000374 <task_2_function+0x1c>)
 8000366:	f000 fb8c 	bl	8000a82 <HAL_GPIO_TogglePin>
    osDelay(500);
 800036a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800036e:	f001 f88f 	bl	8001490 <osDelay>
	 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000372:	e7f5      	b.n	8000360 <task_2_function+0x8>
 8000374:	40011000 	.word	0x40011000

08000378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800037c:	b672      	cpsid	i
}
 800037e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000380:	e7fe      	b.n	8000380 <Error_Handler+0x8>
	...

08000384 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800038a:	4b18      	ldr	r3, [pc, #96]	; (80003ec <HAL_MspInit+0x68>)
 800038c:	699b      	ldr	r3, [r3, #24]
 800038e:	4a17      	ldr	r2, [pc, #92]	; (80003ec <HAL_MspInit+0x68>)
 8000390:	f043 0301 	orr.w	r3, r3, #1
 8000394:	6193      	str	r3, [r2, #24]
 8000396:	4b15      	ldr	r3, [pc, #84]	; (80003ec <HAL_MspInit+0x68>)
 8000398:	699b      	ldr	r3, [r3, #24]
 800039a:	f003 0301 	and.w	r3, r3, #1
 800039e:	60bb      	str	r3, [r7, #8]
 80003a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003a2:	4b12      	ldr	r3, [pc, #72]	; (80003ec <HAL_MspInit+0x68>)
 80003a4:	69db      	ldr	r3, [r3, #28]
 80003a6:	4a11      	ldr	r2, [pc, #68]	; (80003ec <HAL_MspInit+0x68>)
 80003a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003ac:	61d3      	str	r3, [r2, #28]
 80003ae:	4b0f      	ldr	r3, [pc, #60]	; (80003ec <HAL_MspInit+0x68>)
 80003b0:	69db      	ldr	r3, [r3, #28]
 80003b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003b6:	607b      	str	r3, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80003ba:	2200      	movs	r2, #0
 80003bc:	210f      	movs	r1, #15
 80003be:	f06f 0001 	mvn.w	r0, #1
 80003c2:	f000 f982 	bl	80006ca <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003c6:	4b0a      	ldr	r3, [pc, #40]	; (80003f0 <HAL_MspInit+0x6c>)
 80003c8:	685b      	ldr	r3, [r3, #4]
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003d2:	60fb      	str	r3, [r7, #12]
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	4a04      	ldr	r2, [pc, #16]	; (80003f0 <HAL_MspInit+0x6c>)
 80003de:	68fb      	ldr	r3, [r7, #12]
 80003e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003e2:	bf00      	nop
 80003e4:	3710      	adds	r7, #16
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	40021000 	.word	0x40021000
 80003f0:	40010000 	.word	0x40010000

080003f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003f8:	e7fe      	b.n	80003f8 <NMI_Handler+0x4>

080003fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003fa:	b480      	push	{r7}
 80003fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003fe:	e7fe      	b.n	80003fe <HardFault_Handler+0x4>

08000400 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000404:	e7fe      	b.n	8000404 <MemManage_Handler+0x4>

08000406 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000406:	b480      	push	{r7}
 8000408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800040a:	e7fe      	b.n	800040a <BusFault_Handler+0x4>

0800040c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000410:	e7fe      	b.n	8000410 <UsageFault_Handler+0x4>

08000412 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000416:	bf00      	nop
 8000418:	46bd      	mov	sp, r7
 800041a:	bc80      	pop	{r7}
 800041c:	4770      	bx	lr

0800041e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800041e:	b580      	push	{r7, lr}
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000422:	f000 f87b 	bl	800051c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000426:	f002 fc3f 	bl	8002ca8 <xTaskGetSchedulerState>
 800042a:	4603      	mov	r3, r0
 800042c:	2b01      	cmp	r3, #1
 800042e:	d001      	beq.n	8000434 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000430:	f003 f99a 	bl	8003768 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000434:	bf00      	nop
 8000436:	bd80      	pop	{r7, pc}

08000438 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	bc80      	pop	{r7}
 8000442:	4770      	bx	lr

08000444 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000444:	f7ff fff8 	bl	8000438 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000448:	480b      	ldr	r0, [pc, #44]	; (8000478 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800044a:	490c      	ldr	r1, [pc, #48]	; (800047c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800044c:	4a0c      	ldr	r2, [pc, #48]	; (8000480 <LoopFillZerobss+0x16>)
  movs r3, #0
 800044e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000450:	e002      	b.n	8000458 <LoopCopyDataInit>

08000452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000456:	3304      	adds	r3, #4

08000458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800045a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800045c:	d3f9      	bcc.n	8000452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800045e:	4a09      	ldr	r2, [pc, #36]	; (8000484 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000460:	4c09      	ldr	r4, [pc, #36]	; (8000488 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000464:	e001      	b.n	800046a <LoopFillZerobss>

08000466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000468:	3204      	adds	r2, #4

0800046a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800046a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800046c:	d3fb      	bcc.n	8000466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800046e:	f003 fbdd 	bl	8003c2c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000472:	f7ff fe6d 	bl	8000150 <main>
  bx lr
 8000476:	4770      	bx	lr
  ldr r0, =_sdata
 8000478:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800047c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000480:	08003d44 	.word	0x08003d44
  ldr r2, =_sbss
 8000484:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000488:	20001980 	.word	0x20001980

0800048c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800048c:	e7fe      	b.n	800048c <ADC1_2_IRQHandler>
	...

08000490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000494:	4b08      	ldr	r3, [pc, #32]	; (80004b8 <HAL_Init+0x28>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	4a07      	ldr	r2, [pc, #28]	; (80004b8 <HAL_Init+0x28>)
 800049a:	f043 0310 	orr.w	r3, r3, #16
 800049e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004a0:	2003      	movs	r0, #3
 80004a2:	f000 f907 	bl	80006b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004a6:	200f      	movs	r0, #15
 80004a8:	f000 f808 	bl	80004bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004ac:	f7ff ff6a 	bl	8000384 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004b0:	2300      	movs	r3, #0
}
 80004b2:	4618      	mov	r0, r3
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	40022000 	.word	0x40022000

080004bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004c4:	4b12      	ldr	r3, [pc, #72]	; (8000510 <HAL_InitTick+0x54>)
 80004c6:	681a      	ldr	r2, [r3, #0]
 80004c8:	4b12      	ldr	r3, [pc, #72]	; (8000514 <HAL_InitTick+0x58>)
 80004ca:	781b      	ldrb	r3, [r3, #0]
 80004cc:	4619      	mov	r1, r3
 80004ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80004d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80004da:	4618      	mov	r0, r3
 80004dc:	f000 f911 	bl	8000702 <HAL_SYSTICK_Config>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d001      	beq.n	80004ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004e6:	2301      	movs	r3, #1
 80004e8:	e00e      	b.n	8000508 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2b0f      	cmp	r3, #15
 80004ee:	d80a      	bhi.n	8000506 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004f0:	2200      	movs	r2, #0
 80004f2:	6879      	ldr	r1, [r7, #4]
 80004f4:	f04f 30ff 	mov.w	r0, #4294967295
 80004f8:	f000 f8e7 	bl	80006ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004fc:	4a06      	ldr	r2, [pc, #24]	; (8000518 <HAL_InitTick+0x5c>)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000502:	2300      	movs	r3, #0
 8000504:	e000      	b.n	8000508 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000506:	2301      	movs	r3, #1
}
 8000508:	4618      	mov	r0, r3
 800050a:	3708      	adds	r7, #8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000000 	.word	0x20000000
 8000514:	20000008 	.word	0x20000008
 8000518:	20000004 	.word	0x20000004

0800051c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000520:	4b05      	ldr	r3, [pc, #20]	; (8000538 <HAL_IncTick+0x1c>)
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	461a      	mov	r2, r3
 8000526:	4b05      	ldr	r3, [pc, #20]	; (800053c <HAL_IncTick+0x20>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4413      	add	r3, r2
 800052c:	4a03      	ldr	r2, [pc, #12]	; (800053c <HAL_IncTick+0x20>)
 800052e:	6013      	str	r3, [r2, #0]
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	20000008 	.word	0x20000008
 800053c:	20000034 	.word	0x20000034

08000540 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return uwTick;
 8000544:	4b02      	ldr	r3, [pc, #8]	; (8000550 <HAL_GetTick+0x10>)
 8000546:	681b      	ldr	r3, [r3, #0]
}
 8000548:	4618      	mov	r0, r3
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr
 8000550:	20000034 	.word	0x20000034

08000554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	f003 0307 	and.w	r3, r3, #7
 8000562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000564:	4b0c      	ldr	r3, [pc, #48]	; (8000598 <__NVIC_SetPriorityGrouping+0x44>)
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800056a:	68ba      	ldr	r2, [r7, #8]
 800056c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000570:	4013      	ands	r3, r2
 8000572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800057c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000580:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000584:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000586:	4a04      	ldr	r2, [pc, #16]	; (8000598 <__NVIC_SetPriorityGrouping+0x44>)
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	60d3      	str	r3, [r2, #12]
}
 800058c:	bf00      	nop
 800058e:	3714      	adds	r7, #20
 8000590:	46bd      	mov	sp, r7
 8000592:	bc80      	pop	{r7}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000ed00 	.word	0xe000ed00

0800059c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005a0:	4b04      	ldr	r3, [pc, #16]	; (80005b4 <__NVIC_GetPriorityGrouping+0x18>)
 80005a2:	68db      	ldr	r3, [r3, #12]
 80005a4:	0a1b      	lsrs	r3, r3, #8
 80005a6:	f003 0307 	and.w	r3, r3, #7
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	e000ed00 	.word	0xe000ed00

080005b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	6039      	str	r1, [r7, #0]
 80005c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db0a      	blt.n	80005e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	b2da      	uxtb	r2, r3
 80005d0:	490c      	ldr	r1, [pc, #48]	; (8000604 <__NVIC_SetPriority+0x4c>)
 80005d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d6:	0112      	lsls	r2, r2, #4
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	440b      	add	r3, r1
 80005dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005e0:	e00a      	b.n	80005f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	4908      	ldr	r1, [pc, #32]	; (8000608 <__NVIC_SetPriority+0x50>)
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	f003 030f 	and.w	r3, r3, #15
 80005ee:	3b04      	subs	r3, #4
 80005f0:	0112      	lsls	r2, r2, #4
 80005f2:	b2d2      	uxtb	r2, r2
 80005f4:	440b      	add	r3, r1
 80005f6:	761a      	strb	r2, [r3, #24]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	e000e100 	.word	0xe000e100
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800060c:	b480      	push	{r7}
 800060e:	b089      	sub	sp, #36	; 0x24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	f003 0307 	and.w	r3, r3, #7
 800061e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000620:	69fb      	ldr	r3, [r7, #28]
 8000622:	f1c3 0307 	rsb	r3, r3, #7
 8000626:	2b04      	cmp	r3, #4
 8000628:	bf28      	it	cs
 800062a:	2304      	movcs	r3, #4
 800062c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800062e:	69fb      	ldr	r3, [r7, #28]
 8000630:	3304      	adds	r3, #4
 8000632:	2b06      	cmp	r3, #6
 8000634:	d902      	bls.n	800063c <NVIC_EncodePriority+0x30>
 8000636:	69fb      	ldr	r3, [r7, #28]
 8000638:	3b03      	subs	r3, #3
 800063a:	e000      	b.n	800063e <NVIC_EncodePriority+0x32>
 800063c:	2300      	movs	r3, #0
 800063e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000640:	f04f 32ff 	mov.w	r2, #4294967295
 8000644:	69bb      	ldr	r3, [r7, #24]
 8000646:	fa02 f303 	lsl.w	r3, r2, r3
 800064a:	43da      	mvns	r2, r3
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	401a      	ands	r2, r3
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000654:	f04f 31ff 	mov.w	r1, #4294967295
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	fa01 f303 	lsl.w	r3, r1, r3
 800065e:	43d9      	mvns	r1, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000664:	4313      	orrs	r3, r2
         );
}
 8000666:	4618      	mov	r0, r3
 8000668:	3724      	adds	r7, #36	; 0x24
 800066a:	46bd      	mov	sp, r7
 800066c:	bc80      	pop	{r7}
 800066e:	4770      	bx	lr

08000670 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3b01      	subs	r3, #1
 800067c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000680:	d301      	bcc.n	8000686 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000682:	2301      	movs	r3, #1
 8000684:	e00f      	b.n	80006a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000686:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <SysTick_Config+0x40>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	3b01      	subs	r3, #1
 800068c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800068e:	210f      	movs	r1, #15
 8000690:	f04f 30ff 	mov.w	r0, #4294967295
 8000694:	f7ff ff90 	bl	80005b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000698:	4b05      	ldr	r3, [pc, #20]	; (80006b0 <SysTick_Config+0x40>)
 800069a:	2200      	movs	r2, #0
 800069c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800069e:	4b04      	ldr	r3, [pc, #16]	; (80006b0 <SysTick_Config+0x40>)
 80006a0:	2207      	movs	r2, #7
 80006a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	e000e010 	.word	0xe000e010

080006b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006bc:	6878      	ldr	r0, [r7, #4]
 80006be:	f7ff ff49 	bl	8000554 <__NVIC_SetPriorityGrouping>
}
 80006c2:	bf00      	nop
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}

080006ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006ca:	b580      	push	{r7, lr}
 80006cc:	b086      	sub	sp, #24
 80006ce:	af00      	add	r7, sp, #0
 80006d0:	4603      	mov	r3, r0
 80006d2:	60b9      	str	r1, [r7, #8]
 80006d4:	607a      	str	r2, [r7, #4]
 80006d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006d8:	2300      	movs	r3, #0
 80006da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006dc:	f7ff ff5e 	bl	800059c <__NVIC_GetPriorityGrouping>
 80006e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006e2:	687a      	ldr	r2, [r7, #4]
 80006e4:	68b9      	ldr	r1, [r7, #8]
 80006e6:	6978      	ldr	r0, [r7, #20]
 80006e8:	f7ff ff90 	bl	800060c <NVIC_EncodePriority>
 80006ec:	4602      	mov	r2, r0
 80006ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006f2:	4611      	mov	r1, r2
 80006f4:	4618      	mov	r0, r3
 80006f6:	f7ff ff5f 	bl	80005b8 <__NVIC_SetPriority>
}
 80006fa:	bf00      	nop
 80006fc:	3718      	adds	r7, #24
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	b082      	sub	sp, #8
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f7ff ffb0 	bl	8000670 <SysTick_Config>
 8000710:	4603      	mov	r3, r0
}
 8000712:	4618      	mov	r0, r3
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800071c:	b480      	push	{r7}
 800071e:	b08b      	sub	sp, #44	; 0x2c
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
 8000724:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000726:	2300      	movs	r3, #0
 8000728:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800072a:	2300      	movs	r3, #0
 800072c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800072e:	e169      	b.n	8000a04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000730:	2201      	movs	r2, #1
 8000732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000734:	fa02 f303 	lsl.w	r3, r2, r3
 8000738:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	69fa      	ldr	r2, [r7, #28]
 8000740:	4013      	ands	r3, r2
 8000742:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000744:	69ba      	ldr	r2, [r7, #24]
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	429a      	cmp	r2, r3
 800074a:	f040 8158 	bne.w	80009fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	685b      	ldr	r3, [r3, #4]
 8000752:	4a9a      	ldr	r2, [pc, #616]	; (80009bc <HAL_GPIO_Init+0x2a0>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d05e      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 8000758:	4a98      	ldr	r2, [pc, #608]	; (80009bc <HAL_GPIO_Init+0x2a0>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d875      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 800075e:	4a98      	ldr	r2, [pc, #608]	; (80009c0 <HAL_GPIO_Init+0x2a4>)
 8000760:	4293      	cmp	r3, r2
 8000762:	d058      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 8000764:	4a96      	ldr	r2, [pc, #600]	; (80009c0 <HAL_GPIO_Init+0x2a4>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d86f      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 800076a:	4a96      	ldr	r2, [pc, #600]	; (80009c4 <HAL_GPIO_Init+0x2a8>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d052      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 8000770:	4a94      	ldr	r2, [pc, #592]	; (80009c4 <HAL_GPIO_Init+0x2a8>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d869      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 8000776:	4a94      	ldr	r2, [pc, #592]	; (80009c8 <HAL_GPIO_Init+0x2ac>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d04c      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 800077c:	4a92      	ldr	r2, [pc, #584]	; (80009c8 <HAL_GPIO_Init+0x2ac>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d863      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 8000782:	4a92      	ldr	r2, [pc, #584]	; (80009cc <HAL_GPIO_Init+0x2b0>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d046      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
 8000788:	4a90      	ldr	r2, [pc, #576]	; (80009cc <HAL_GPIO_Init+0x2b0>)
 800078a:	4293      	cmp	r3, r2
 800078c:	d85d      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 800078e:	2b12      	cmp	r3, #18
 8000790:	d82a      	bhi.n	80007e8 <HAL_GPIO_Init+0xcc>
 8000792:	2b12      	cmp	r3, #18
 8000794:	d859      	bhi.n	800084a <HAL_GPIO_Init+0x12e>
 8000796:	a201      	add	r2, pc, #4	; (adr r2, 800079c <HAL_GPIO_Init+0x80>)
 8000798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800079c:	08000817 	.word	0x08000817
 80007a0:	080007f1 	.word	0x080007f1
 80007a4:	08000803 	.word	0x08000803
 80007a8:	08000845 	.word	0x08000845
 80007ac:	0800084b 	.word	0x0800084b
 80007b0:	0800084b 	.word	0x0800084b
 80007b4:	0800084b 	.word	0x0800084b
 80007b8:	0800084b 	.word	0x0800084b
 80007bc:	0800084b 	.word	0x0800084b
 80007c0:	0800084b 	.word	0x0800084b
 80007c4:	0800084b 	.word	0x0800084b
 80007c8:	0800084b 	.word	0x0800084b
 80007cc:	0800084b 	.word	0x0800084b
 80007d0:	0800084b 	.word	0x0800084b
 80007d4:	0800084b 	.word	0x0800084b
 80007d8:	0800084b 	.word	0x0800084b
 80007dc:	0800084b 	.word	0x0800084b
 80007e0:	080007f9 	.word	0x080007f9
 80007e4:	0800080d 	.word	0x0800080d
 80007e8:	4a79      	ldr	r2, [pc, #484]	; (80009d0 <HAL_GPIO_Init+0x2b4>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d013      	beq.n	8000816 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007ee:	e02c      	b.n	800084a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	623b      	str	r3, [r7, #32]
          break;
 80007f6:	e029      	b.n	800084c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	3304      	adds	r3, #4
 80007fe:	623b      	str	r3, [r7, #32]
          break;
 8000800:	e024      	b.n	800084c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	68db      	ldr	r3, [r3, #12]
 8000806:	3308      	adds	r3, #8
 8000808:	623b      	str	r3, [r7, #32]
          break;
 800080a:	e01f      	b.n	800084c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	330c      	adds	r3, #12
 8000812:	623b      	str	r3, [r7, #32]
          break;
 8000814:	e01a      	b.n	800084c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	689b      	ldr	r3, [r3, #8]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d102      	bne.n	8000824 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800081e:	2304      	movs	r3, #4
 8000820:	623b      	str	r3, [r7, #32]
          break;
 8000822:	e013      	b.n	800084c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	689b      	ldr	r3, [r3, #8]
 8000828:	2b01      	cmp	r3, #1
 800082a:	d105      	bne.n	8000838 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800082c:	2308      	movs	r3, #8
 800082e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	69fa      	ldr	r2, [r7, #28]
 8000834:	611a      	str	r2, [r3, #16]
          break;
 8000836:	e009      	b.n	800084c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000838:	2308      	movs	r3, #8
 800083a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	69fa      	ldr	r2, [r7, #28]
 8000840:	615a      	str	r2, [r3, #20]
          break;
 8000842:	e003      	b.n	800084c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000844:	2300      	movs	r3, #0
 8000846:	623b      	str	r3, [r7, #32]
          break;
 8000848:	e000      	b.n	800084c <HAL_GPIO_Init+0x130>
          break;
 800084a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800084c:	69bb      	ldr	r3, [r7, #24]
 800084e:	2bff      	cmp	r3, #255	; 0xff
 8000850:	d801      	bhi.n	8000856 <HAL_GPIO_Init+0x13a>
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	e001      	b.n	800085a <HAL_GPIO_Init+0x13e>
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	3304      	adds	r3, #4
 800085a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800085c:	69bb      	ldr	r3, [r7, #24]
 800085e:	2bff      	cmp	r3, #255	; 0xff
 8000860:	d802      	bhi.n	8000868 <HAL_GPIO_Init+0x14c>
 8000862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	e002      	b.n	800086e <HAL_GPIO_Init+0x152>
 8000868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800086a:	3b08      	subs	r3, #8
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	210f      	movs	r1, #15
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	fa01 f303 	lsl.w	r3, r1, r3
 800087c:	43db      	mvns	r3, r3
 800087e:	401a      	ands	r2, r3
 8000880:	6a39      	ldr	r1, [r7, #32]
 8000882:	693b      	ldr	r3, [r7, #16]
 8000884:	fa01 f303 	lsl.w	r3, r1, r3
 8000888:	431a      	orrs	r2, r3
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000896:	2b00      	cmp	r3, #0
 8000898:	f000 80b1 	beq.w	80009fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800089c:	4b4d      	ldr	r3, [pc, #308]	; (80009d4 <HAL_GPIO_Init+0x2b8>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	4a4c      	ldr	r2, [pc, #304]	; (80009d4 <HAL_GPIO_Init+0x2b8>)
 80008a2:	f043 0301 	orr.w	r3, r3, #1
 80008a6:	6193      	str	r3, [r2, #24]
 80008a8:	4b4a      	ldr	r3, [pc, #296]	; (80009d4 <HAL_GPIO_Init+0x2b8>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f003 0301 	and.w	r3, r3, #1
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008b4:	4a48      	ldr	r2, [pc, #288]	; (80009d8 <HAL_GPIO_Init+0x2bc>)
 80008b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008b8:	089b      	lsrs	r3, r3, #2
 80008ba:	3302      	adds	r3, #2
 80008bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008c4:	f003 0303 	and.w	r3, r3, #3
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	220f      	movs	r2, #15
 80008cc:	fa02 f303 	lsl.w	r3, r2, r3
 80008d0:	43db      	mvns	r3, r3
 80008d2:	68fa      	ldr	r2, [r7, #12]
 80008d4:	4013      	ands	r3, r2
 80008d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a40      	ldr	r2, [pc, #256]	; (80009dc <HAL_GPIO_Init+0x2c0>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d013      	beq.n	8000908 <HAL_GPIO_Init+0x1ec>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a3f      	ldr	r2, [pc, #252]	; (80009e0 <HAL_GPIO_Init+0x2c4>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d00d      	beq.n	8000904 <HAL_GPIO_Init+0x1e8>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4a3e      	ldr	r2, [pc, #248]	; (80009e4 <HAL_GPIO_Init+0x2c8>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d007      	beq.n	8000900 <HAL_GPIO_Init+0x1e4>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4a3d      	ldr	r2, [pc, #244]	; (80009e8 <HAL_GPIO_Init+0x2cc>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d101      	bne.n	80008fc <HAL_GPIO_Init+0x1e0>
 80008f8:	2303      	movs	r3, #3
 80008fa:	e006      	b.n	800090a <HAL_GPIO_Init+0x1ee>
 80008fc:	2304      	movs	r3, #4
 80008fe:	e004      	b.n	800090a <HAL_GPIO_Init+0x1ee>
 8000900:	2302      	movs	r3, #2
 8000902:	e002      	b.n	800090a <HAL_GPIO_Init+0x1ee>
 8000904:	2301      	movs	r3, #1
 8000906:	e000      	b.n	800090a <HAL_GPIO_Init+0x1ee>
 8000908:	2300      	movs	r3, #0
 800090a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800090c:	f002 0203 	and.w	r2, r2, #3
 8000910:	0092      	lsls	r2, r2, #2
 8000912:	4093      	lsls	r3, r2
 8000914:	68fa      	ldr	r2, [r7, #12]
 8000916:	4313      	orrs	r3, r2
 8000918:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800091a:	492f      	ldr	r1, [pc, #188]	; (80009d8 <HAL_GPIO_Init+0x2bc>)
 800091c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091e:	089b      	lsrs	r3, r3, #2
 8000920:	3302      	adds	r3, #2
 8000922:	68fa      	ldr	r2, [r7, #12]
 8000924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
 800092c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000930:	2b00      	cmp	r3, #0
 8000932:	d006      	beq.n	8000942 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000934:	4b2d      	ldr	r3, [pc, #180]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 8000936:	689a      	ldr	r2, [r3, #8]
 8000938:	492c      	ldr	r1, [pc, #176]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 800093a:	69bb      	ldr	r3, [r7, #24]
 800093c:	4313      	orrs	r3, r2
 800093e:	608b      	str	r3, [r1, #8]
 8000940:	e006      	b.n	8000950 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000942:	4b2a      	ldr	r3, [pc, #168]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 8000944:	689a      	ldr	r2, [r3, #8]
 8000946:	69bb      	ldr	r3, [r7, #24]
 8000948:	43db      	mvns	r3, r3
 800094a:	4928      	ldr	r1, [pc, #160]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 800094c:	4013      	ands	r3, r2
 800094e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000958:	2b00      	cmp	r3, #0
 800095a:	d006      	beq.n	800096a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800095c:	4b23      	ldr	r3, [pc, #140]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 800095e:	68da      	ldr	r2, [r3, #12]
 8000960:	4922      	ldr	r1, [pc, #136]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 8000962:	69bb      	ldr	r3, [r7, #24]
 8000964:	4313      	orrs	r3, r2
 8000966:	60cb      	str	r3, [r1, #12]
 8000968:	e006      	b.n	8000978 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800096a:	4b20      	ldr	r3, [pc, #128]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 800096c:	68da      	ldr	r2, [r3, #12]
 800096e:	69bb      	ldr	r3, [r7, #24]
 8000970:	43db      	mvns	r3, r3
 8000972:	491e      	ldr	r1, [pc, #120]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 8000974:	4013      	ands	r3, r2
 8000976:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000980:	2b00      	cmp	r3, #0
 8000982:	d006      	beq.n	8000992 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000984:	4b19      	ldr	r3, [pc, #100]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 8000986:	685a      	ldr	r2, [r3, #4]
 8000988:	4918      	ldr	r1, [pc, #96]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 800098a:	69bb      	ldr	r3, [r7, #24]
 800098c:	4313      	orrs	r3, r2
 800098e:	604b      	str	r3, [r1, #4]
 8000990:	e006      	b.n	80009a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000992:	4b16      	ldr	r3, [pc, #88]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 8000994:	685a      	ldr	r2, [r3, #4]
 8000996:	69bb      	ldr	r3, [r7, #24]
 8000998:	43db      	mvns	r3, r3
 800099a:	4914      	ldr	r1, [pc, #80]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 800099c:	4013      	ands	r3, r2
 800099e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d021      	beq.n	80009f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009ac:	4b0f      	ldr	r3, [pc, #60]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	490e      	ldr	r1, [pc, #56]	; (80009ec <HAL_GPIO_Init+0x2d0>)
 80009b2:	69bb      	ldr	r3, [r7, #24]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	600b      	str	r3, [r1, #0]
 80009b8:	e021      	b.n	80009fe <HAL_GPIO_Init+0x2e2>
 80009ba:	bf00      	nop
 80009bc:	10320000 	.word	0x10320000
 80009c0:	10310000 	.word	0x10310000
 80009c4:	10220000 	.word	0x10220000
 80009c8:	10210000 	.word	0x10210000
 80009cc:	10120000 	.word	0x10120000
 80009d0:	10110000 	.word	0x10110000
 80009d4:	40021000 	.word	0x40021000
 80009d8:	40010000 	.word	0x40010000
 80009dc:	40010800 	.word	0x40010800
 80009e0:	40010c00 	.word	0x40010c00
 80009e4:	40011000 	.word	0x40011000
 80009e8:	40011400 	.word	0x40011400
 80009ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009f0:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <HAL_GPIO_Init+0x304>)
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	69bb      	ldr	r3, [r7, #24]
 80009f6:	43db      	mvns	r3, r3
 80009f8:	4909      	ldr	r1, [pc, #36]	; (8000a20 <HAL_GPIO_Init+0x304>)
 80009fa:	4013      	ands	r3, r2
 80009fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80009fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a00:	3301      	adds	r3, #1
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	f47f ae8e 	bne.w	8000730 <HAL_GPIO_Init+0x14>
  }
}
 8000a14:	bf00      	nop
 8000a16:	bf00      	nop
 8000a18:	372c      	adds	r7, #44	; 0x2c
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr
 8000a20:	40010400 	.word	0x40010400

08000a24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	689a      	ldr	r2, [r3, #8]
 8000a34:	887b      	ldrh	r3, [r7, #2]
 8000a36:	4013      	ands	r3, r2
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d002      	beq.n	8000a42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	73fb      	strb	r3, [r7, #15]
 8000a40:	e001      	b.n	8000a46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000a42:	2300      	movs	r3, #0
 8000a44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3714      	adds	r7, #20
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bc80      	pop	{r7}
 8000a50:	4770      	bx	lr

08000a52 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a52:	b480      	push	{r7}
 8000a54:	b083      	sub	sp, #12
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
 8000a5a:	460b      	mov	r3, r1
 8000a5c:	807b      	strh	r3, [r7, #2]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a62:	787b      	ldrb	r3, [r7, #1]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d003      	beq.n	8000a70 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a68:	887a      	ldrh	r2, [r7, #2]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a6e:	e003      	b.n	8000a78 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a70:	887b      	ldrh	r3, [r7, #2]
 8000a72:	041a      	lsls	r2, r3, #16
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	611a      	str	r2, [r3, #16]
}
 8000a78:	bf00      	nop
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bc80      	pop	{r7}
 8000a80:	4770      	bx	lr

08000a82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a82:	b480      	push	{r7}
 8000a84:	b085      	sub	sp, #20
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
 8000a8a:	460b      	mov	r3, r1
 8000a8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	68db      	ldr	r3, [r3, #12]
 8000a92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a94:	887a      	ldrh	r2, [r7, #2]
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	041a      	lsls	r2, r3, #16
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	43d9      	mvns	r1, r3
 8000aa0:	887b      	ldrh	r3, [r7, #2]
 8000aa2:	400b      	ands	r3, r1
 8000aa4:	431a      	orrs	r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	611a      	str	r2, [r3, #16]
}
 8000aaa:	bf00      	nop
 8000aac:	3714      	adds	r7, #20
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bc80      	pop	{r7}
 8000ab2:	4770      	bx	lr

08000ab4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b086      	sub	sp, #24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d101      	bne.n	8000ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e272      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	f000 8087 	beq.w	8000be2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ad4:	4b92      	ldr	r3, [pc, #584]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f003 030c 	and.w	r3, r3, #12
 8000adc:	2b04      	cmp	r3, #4
 8000ade:	d00c      	beq.n	8000afa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ae0:	4b8f      	ldr	r3, [pc, #572]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f003 030c 	and.w	r3, r3, #12
 8000ae8:	2b08      	cmp	r3, #8
 8000aea:	d112      	bne.n	8000b12 <HAL_RCC_OscConfig+0x5e>
 8000aec:	4b8c      	ldr	r3, [pc, #560]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000af4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000af8:	d10b      	bne.n	8000b12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000afa:	4b89      	ldr	r3, [pc, #548]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d06c      	beq.n	8000be0 <HAL_RCC_OscConfig+0x12c>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d168      	bne.n	8000be0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e24c      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b1a:	d106      	bne.n	8000b2a <HAL_RCC_OscConfig+0x76>
 8000b1c:	4b80      	ldr	r3, [pc, #512]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a7f      	ldr	r2, [pc, #508]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b26:	6013      	str	r3, [r2, #0]
 8000b28:	e02e      	b.n	8000b88 <HAL_RCC_OscConfig+0xd4>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d10c      	bne.n	8000b4c <HAL_RCC_OscConfig+0x98>
 8000b32:	4b7b      	ldr	r3, [pc, #492]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a7a      	ldr	r2, [pc, #488]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b3c:	6013      	str	r3, [r2, #0]
 8000b3e:	4b78      	ldr	r3, [pc, #480]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a77      	ldr	r2, [pc, #476]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b48:	6013      	str	r3, [r2, #0]
 8000b4a:	e01d      	b.n	8000b88 <HAL_RCC_OscConfig+0xd4>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b54:	d10c      	bne.n	8000b70 <HAL_RCC_OscConfig+0xbc>
 8000b56:	4b72      	ldr	r3, [pc, #456]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a71      	ldr	r2, [pc, #452]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b60:	6013      	str	r3, [r2, #0]
 8000b62:	4b6f      	ldr	r3, [pc, #444]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a6e      	ldr	r2, [pc, #440]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b6c:	6013      	str	r3, [r2, #0]
 8000b6e:	e00b      	b.n	8000b88 <HAL_RCC_OscConfig+0xd4>
 8000b70:	4b6b      	ldr	r3, [pc, #428]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a6a      	ldr	r2, [pc, #424]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b7a:	6013      	str	r3, [r2, #0]
 8000b7c:	4b68      	ldr	r3, [pc, #416]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a67      	ldr	r2, [pc, #412]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000b82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d013      	beq.n	8000bb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b90:	f7ff fcd6 	bl	8000540 <HAL_GetTick>
 8000b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b96:	e008      	b.n	8000baa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b98:	f7ff fcd2 	bl	8000540 <HAL_GetTick>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	2b64      	cmp	r3, #100	; 0x64
 8000ba4:	d901      	bls.n	8000baa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	e200      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000baa:	4b5d      	ldr	r3, [pc, #372]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d0f0      	beq.n	8000b98 <HAL_RCC_OscConfig+0xe4>
 8000bb6:	e014      	b.n	8000be2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bb8:	f7ff fcc2 	bl	8000540 <HAL_GetTick>
 8000bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bbe:	e008      	b.n	8000bd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bc0:	f7ff fcbe 	bl	8000540 <HAL_GetTick>
 8000bc4:	4602      	mov	r2, r0
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	2b64      	cmp	r3, #100	; 0x64
 8000bcc:	d901      	bls.n	8000bd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	e1ec      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bd2:	4b53      	ldr	r3, [pc, #332]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1f0      	bne.n	8000bc0 <HAL_RCC_OscConfig+0x10c>
 8000bde:	e000      	b.n	8000be2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000be0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f003 0302 	and.w	r3, r3, #2
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d063      	beq.n	8000cb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bee:	4b4c      	ldr	r3, [pc, #304]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f003 030c 	and.w	r3, r3, #12
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d00b      	beq.n	8000c12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bfa:	4b49      	ldr	r3, [pc, #292]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	f003 030c 	and.w	r3, r3, #12
 8000c02:	2b08      	cmp	r3, #8
 8000c04:	d11c      	bne.n	8000c40 <HAL_RCC_OscConfig+0x18c>
 8000c06:	4b46      	ldr	r3, [pc, #280]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d116      	bne.n	8000c40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c12:	4b43      	ldr	r3, [pc, #268]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d005      	beq.n	8000c2a <HAL_RCC_OscConfig+0x176>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	691b      	ldr	r3, [r3, #16]
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d001      	beq.n	8000c2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	e1c0      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c2a:	4b3d      	ldr	r3, [pc, #244]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	695b      	ldr	r3, [r3, #20]
 8000c36:	00db      	lsls	r3, r3, #3
 8000c38:	4939      	ldr	r1, [pc, #228]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c3e:	e03a      	b.n	8000cb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	691b      	ldr	r3, [r3, #16]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d020      	beq.n	8000c8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c48:	4b36      	ldr	r3, [pc, #216]	; (8000d24 <HAL_RCC_OscConfig+0x270>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c4e:	f7ff fc77 	bl	8000540 <HAL_GetTick>
 8000c52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c54:	e008      	b.n	8000c68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c56:	f7ff fc73 	bl	8000540 <HAL_GetTick>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	2b02      	cmp	r3, #2
 8000c62:	d901      	bls.n	8000c68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c64:	2303      	movs	r3, #3
 8000c66:	e1a1      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c68:	4b2d      	ldr	r3, [pc, #180]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0302 	and.w	r3, r3, #2
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d0f0      	beq.n	8000c56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c74:	4b2a      	ldr	r3, [pc, #168]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	695b      	ldr	r3, [r3, #20]
 8000c80:	00db      	lsls	r3, r3, #3
 8000c82:	4927      	ldr	r1, [pc, #156]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	4313      	orrs	r3, r2
 8000c86:	600b      	str	r3, [r1, #0]
 8000c88:	e015      	b.n	8000cb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c8a:	4b26      	ldr	r3, [pc, #152]	; (8000d24 <HAL_RCC_OscConfig+0x270>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c90:	f7ff fc56 	bl	8000540 <HAL_GetTick>
 8000c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c96:	e008      	b.n	8000caa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c98:	f7ff fc52 	bl	8000540 <HAL_GetTick>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d901      	bls.n	8000caa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	e180      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000caa:	4b1d      	ldr	r3, [pc, #116]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f003 0302 	and.w	r3, r3, #2
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d1f0      	bne.n	8000c98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	f003 0308 	and.w	r3, r3, #8
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d03a      	beq.n	8000d38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	699b      	ldr	r3, [r3, #24]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d019      	beq.n	8000cfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cca:	4b17      	ldr	r3, [pc, #92]	; (8000d28 <HAL_RCC_OscConfig+0x274>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cd0:	f7ff fc36 	bl	8000540 <HAL_GetTick>
 8000cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cd6:	e008      	b.n	8000cea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cd8:	f7ff fc32 	bl	8000540 <HAL_GetTick>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d901      	bls.n	8000cea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	e160      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cea:	4b0d      	ldr	r3, [pc, #52]	; (8000d20 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cee:	f003 0302 	and.w	r3, r3, #2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d0f0      	beq.n	8000cd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	f000 fa9c 	bl	8001234 <RCC_Delay>
 8000cfc:	e01c      	b.n	8000d38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <HAL_RCC_OscConfig+0x274>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d04:	f7ff fc1c 	bl	8000540 <HAL_GetTick>
 8000d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d0a:	e00f      	b.n	8000d2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d0c:	f7ff fc18 	bl	8000540 <HAL_GetTick>
 8000d10:	4602      	mov	r2, r0
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	2b02      	cmp	r3, #2
 8000d18:	d908      	bls.n	8000d2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	e146      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
 8000d1e:	bf00      	nop
 8000d20:	40021000 	.word	0x40021000
 8000d24:	42420000 	.word	0x42420000
 8000d28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d2c:	4b92      	ldr	r3, [pc, #584]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d30:	f003 0302 	and.w	r3, r3, #2
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d1e9      	bne.n	8000d0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	f003 0304 	and.w	r3, r3, #4
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	f000 80a6 	beq.w	8000e92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d46:	2300      	movs	r3, #0
 8000d48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d4a:	4b8b      	ldr	r3, [pc, #556]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000d4c:	69db      	ldr	r3, [r3, #28]
 8000d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d10d      	bne.n	8000d72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d56:	4b88      	ldr	r3, [pc, #544]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000d58:	69db      	ldr	r3, [r3, #28]
 8000d5a:	4a87      	ldr	r2, [pc, #540]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d60:	61d3      	str	r3, [r2, #28]
 8000d62:	4b85      	ldr	r3, [pc, #532]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000d64:	69db      	ldr	r3, [r3, #28]
 8000d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	60bb      	str	r3, [r7, #8]
 8000d6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d72:	4b82      	ldr	r3, [pc, #520]	; (8000f7c <HAL_RCC_OscConfig+0x4c8>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d118      	bne.n	8000db0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d7e:	4b7f      	ldr	r3, [pc, #508]	; (8000f7c <HAL_RCC_OscConfig+0x4c8>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a7e      	ldr	r2, [pc, #504]	; (8000f7c <HAL_RCC_OscConfig+0x4c8>)
 8000d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d8a:	f7ff fbd9 	bl	8000540 <HAL_GetTick>
 8000d8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d90:	e008      	b.n	8000da4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d92:	f7ff fbd5 	bl	8000540 <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	2b64      	cmp	r3, #100	; 0x64
 8000d9e:	d901      	bls.n	8000da4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000da0:	2303      	movs	r3, #3
 8000da2:	e103      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000da4:	4b75      	ldr	r3, [pc, #468]	; (8000f7c <HAL_RCC_OscConfig+0x4c8>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d0f0      	beq.n	8000d92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d106      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x312>
 8000db8:	4b6f      	ldr	r3, [pc, #444]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000dba:	6a1b      	ldr	r3, [r3, #32]
 8000dbc:	4a6e      	ldr	r2, [pc, #440]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000dbe:	f043 0301 	orr.w	r3, r3, #1
 8000dc2:	6213      	str	r3, [r2, #32]
 8000dc4:	e02d      	b.n	8000e22 <HAL_RCC_OscConfig+0x36e>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	68db      	ldr	r3, [r3, #12]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d10c      	bne.n	8000de8 <HAL_RCC_OscConfig+0x334>
 8000dce:	4b6a      	ldr	r3, [pc, #424]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000dd0:	6a1b      	ldr	r3, [r3, #32]
 8000dd2:	4a69      	ldr	r2, [pc, #420]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000dd4:	f023 0301 	bic.w	r3, r3, #1
 8000dd8:	6213      	str	r3, [r2, #32]
 8000dda:	4b67      	ldr	r3, [pc, #412]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000ddc:	6a1b      	ldr	r3, [r3, #32]
 8000dde:	4a66      	ldr	r2, [pc, #408]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000de0:	f023 0304 	bic.w	r3, r3, #4
 8000de4:	6213      	str	r3, [r2, #32]
 8000de6:	e01c      	b.n	8000e22 <HAL_RCC_OscConfig+0x36e>
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	2b05      	cmp	r3, #5
 8000dee:	d10c      	bne.n	8000e0a <HAL_RCC_OscConfig+0x356>
 8000df0:	4b61      	ldr	r3, [pc, #388]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000df2:	6a1b      	ldr	r3, [r3, #32]
 8000df4:	4a60      	ldr	r2, [pc, #384]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000df6:	f043 0304 	orr.w	r3, r3, #4
 8000dfa:	6213      	str	r3, [r2, #32]
 8000dfc:	4b5e      	ldr	r3, [pc, #376]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000dfe:	6a1b      	ldr	r3, [r3, #32]
 8000e00:	4a5d      	ldr	r2, [pc, #372]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e02:	f043 0301 	orr.w	r3, r3, #1
 8000e06:	6213      	str	r3, [r2, #32]
 8000e08:	e00b      	b.n	8000e22 <HAL_RCC_OscConfig+0x36e>
 8000e0a:	4b5b      	ldr	r3, [pc, #364]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e0c:	6a1b      	ldr	r3, [r3, #32]
 8000e0e:	4a5a      	ldr	r2, [pc, #360]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e10:	f023 0301 	bic.w	r3, r3, #1
 8000e14:	6213      	str	r3, [r2, #32]
 8000e16:	4b58      	ldr	r3, [pc, #352]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e18:	6a1b      	ldr	r3, [r3, #32]
 8000e1a:	4a57      	ldr	r2, [pc, #348]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e1c:	f023 0304 	bic.w	r3, r3, #4
 8000e20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d015      	beq.n	8000e56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e2a:	f7ff fb89 	bl	8000540 <HAL_GetTick>
 8000e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e30:	e00a      	b.n	8000e48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e32:	f7ff fb85 	bl	8000540 <HAL_GetTick>
 8000e36:	4602      	mov	r2, r0
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d901      	bls.n	8000e48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e44:	2303      	movs	r3, #3
 8000e46:	e0b1      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e48:	4b4b      	ldr	r3, [pc, #300]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e4a:	6a1b      	ldr	r3, [r3, #32]
 8000e4c:	f003 0302 	and.w	r3, r3, #2
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d0ee      	beq.n	8000e32 <HAL_RCC_OscConfig+0x37e>
 8000e54:	e014      	b.n	8000e80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e56:	f7ff fb73 	bl	8000540 <HAL_GetTick>
 8000e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e5c:	e00a      	b.n	8000e74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e5e:	f7ff fb6f 	bl	8000540 <HAL_GetTick>
 8000e62:	4602      	mov	r2, r0
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d901      	bls.n	8000e74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e70:	2303      	movs	r3, #3
 8000e72:	e09b      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e74:	4b40      	ldr	r3, [pc, #256]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e76:	6a1b      	ldr	r3, [r3, #32]
 8000e78:	f003 0302 	and.w	r3, r3, #2
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d1ee      	bne.n	8000e5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e80:	7dfb      	ldrb	r3, [r7, #23]
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d105      	bne.n	8000e92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e86:	4b3c      	ldr	r3, [pc, #240]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	4a3b      	ldr	r2, [pc, #236]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	f000 8087 	beq.w	8000faa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e9c:	4b36      	ldr	r3, [pc, #216]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f003 030c 	and.w	r3, r3, #12
 8000ea4:	2b08      	cmp	r3, #8
 8000ea6:	d061      	beq.n	8000f6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	69db      	ldr	r3, [r3, #28]
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d146      	bne.n	8000f3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eb0:	4b33      	ldr	r3, [pc, #204]	; (8000f80 <HAL_RCC_OscConfig+0x4cc>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb6:	f7ff fb43 	bl	8000540 <HAL_GetTick>
 8000eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ebc:	e008      	b.n	8000ed0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ebe:	f7ff fb3f 	bl	8000540 <HAL_GetTick>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	2b02      	cmp	r3, #2
 8000eca:	d901      	bls.n	8000ed0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	e06d      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ed0:	4b29      	ldr	r3, [pc, #164]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d1f0      	bne.n	8000ebe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6a1b      	ldr	r3, [r3, #32]
 8000ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ee4:	d108      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ee6:	4b24      	ldr	r3, [pc, #144]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	4921      	ldr	r1, [pc, #132]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ef8:	4b1f      	ldr	r3, [pc, #124]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6a19      	ldr	r1, [r3, #32]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f08:	430b      	orrs	r3, r1
 8000f0a:	491b      	ldr	r1, [pc, #108]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f10:	4b1b      	ldr	r3, [pc, #108]	; (8000f80 <HAL_RCC_OscConfig+0x4cc>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f16:	f7ff fb13 	bl	8000540 <HAL_GetTick>
 8000f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f1c:	e008      	b.n	8000f30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f1e:	f7ff fb0f 	bl	8000540 <HAL_GetTick>
 8000f22:	4602      	mov	r2, r0
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d901      	bls.n	8000f30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	e03d      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d0f0      	beq.n	8000f1e <HAL_RCC_OscConfig+0x46a>
 8000f3c:	e035      	b.n	8000faa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f3e:	4b10      	ldr	r3, [pc, #64]	; (8000f80 <HAL_RCC_OscConfig+0x4cc>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f44:	f7ff fafc 	bl	8000540 <HAL_GetTick>
 8000f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f4a:	e008      	b.n	8000f5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f4c:	f7ff faf8 	bl	8000540 <HAL_GetTick>
 8000f50:	4602      	mov	r2, r0
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d901      	bls.n	8000f5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e026      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f5e:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <HAL_RCC_OscConfig+0x4c4>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d1f0      	bne.n	8000f4c <HAL_RCC_OscConfig+0x498>
 8000f6a:	e01e      	b.n	8000faa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69db      	ldr	r3, [r3, #28]
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d107      	bne.n	8000f84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f74:	2301      	movs	r3, #1
 8000f76:	e019      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
 8000f78:	40021000 	.word	0x40021000
 8000f7c:	40007000 	.word	0x40007000
 8000f80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f84:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <HAL_RCC_OscConfig+0x500>)
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a1b      	ldr	r3, [r3, #32]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d106      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d001      	beq.n	8000faa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e000      	b.n	8000fac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000faa:	2300      	movs	r3, #0
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d101      	bne.n	8000fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e0d0      	b.n	800116e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fcc:	4b6a      	ldr	r3, [pc, #424]	; (8001178 <HAL_RCC_ClockConfig+0x1c0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f003 0307 	and.w	r3, r3, #7
 8000fd4:	683a      	ldr	r2, [r7, #0]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d910      	bls.n	8000ffc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fda:	4b67      	ldr	r3, [pc, #412]	; (8001178 <HAL_RCC_ClockConfig+0x1c0>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f023 0207 	bic.w	r2, r3, #7
 8000fe2:	4965      	ldr	r1, [pc, #404]	; (8001178 <HAL_RCC_ClockConfig+0x1c0>)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fea:	4b63      	ldr	r3, [pc, #396]	; (8001178 <HAL_RCC_ClockConfig+0x1c0>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f003 0307 	and.w	r3, r3, #7
 8000ff2:	683a      	ldr	r2, [r7, #0]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d001      	beq.n	8000ffc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e0b8      	b.n	800116e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0302 	and.w	r3, r3, #2
 8001004:	2b00      	cmp	r3, #0
 8001006:	d020      	beq.n	800104a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 0304 	and.w	r3, r3, #4
 8001010:	2b00      	cmp	r3, #0
 8001012:	d005      	beq.n	8001020 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001014:	4b59      	ldr	r3, [pc, #356]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	4a58      	ldr	r2, [pc, #352]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 800101a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800101e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 0308 	and.w	r3, r3, #8
 8001028:	2b00      	cmp	r3, #0
 800102a:	d005      	beq.n	8001038 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800102c:	4b53      	ldr	r3, [pc, #332]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	4a52      	ldr	r2, [pc, #328]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001032:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001036:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001038:	4b50      	ldr	r3, [pc, #320]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	494d      	ldr	r1, [pc, #308]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001046:	4313      	orrs	r3, r2
 8001048:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	2b00      	cmp	r3, #0
 8001054:	d040      	beq.n	80010d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d107      	bne.n	800106e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800105e:	4b47      	ldr	r3, [pc, #284]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d115      	bne.n	8001096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e07f      	b.n	800116e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2b02      	cmp	r3, #2
 8001074:	d107      	bne.n	8001086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001076:	4b41      	ldr	r3, [pc, #260]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d109      	bne.n	8001096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e073      	b.n	800116e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001086:	4b3d      	ldr	r3, [pc, #244]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	2b00      	cmp	r3, #0
 8001090:	d101      	bne.n	8001096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	e06b      	b.n	800116e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001096:	4b39      	ldr	r3, [pc, #228]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f023 0203 	bic.w	r2, r3, #3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	4936      	ldr	r1, [pc, #216]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 80010a4:	4313      	orrs	r3, r2
 80010a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010a8:	f7ff fa4a 	bl	8000540 <HAL_GetTick>
 80010ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ae:	e00a      	b.n	80010c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010b0:	f7ff fa46 	bl	8000540 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80010be:	4293      	cmp	r3, r2
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e053      	b.n	800116e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010c6:	4b2d      	ldr	r3, [pc, #180]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f003 020c 	and.w	r2, r3, #12
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d1eb      	bne.n	80010b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010d8:	4b27      	ldr	r3, [pc, #156]	; (8001178 <HAL_RCC_ClockConfig+0x1c0>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 0307 	and.w	r3, r3, #7
 80010e0:	683a      	ldr	r2, [r7, #0]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d210      	bcs.n	8001108 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010e6:	4b24      	ldr	r3, [pc, #144]	; (8001178 <HAL_RCC_ClockConfig+0x1c0>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f023 0207 	bic.w	r2, r3, #7
 80010ee:	4922      	ldr	r1, [pc, #136]	; (8001178 <HAL_RCC_ClockConfig+0x1c0>)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	4313      	orrs	r3, r2
 80010f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010f6:	4b20      	ldr	r3, [pc, #128]	; (8001178 <HAL_RCC_ClockConfig+0x1c0>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	683a      	ldr	r2, [r7, #0]
 8001100:	429a      	cmp	r2, r3
 8001102:	d001      	beq.n	8001108 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	e032      	b.n	800116e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0304 	and.w	r3, r3, #4
 8001110:	2b00      	cmp	r3, #0
 8001112:	d008      	beq.n	8001126 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001114:	4b19      	ldr	r3, [pc, #100]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	4916      	ldr	r1, [pc, #88]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001122:	4313      	orrs	r3, r2
 8001124:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0308 	and.w	r3, r3, #8
 800112e:	2b00      	cmp	r3, #0
 8001130:	d009      	beq.n	8001146 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001132:	4b12      	ldr	r3, [pc, #72]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	691b      	ldr	r3, [r3, #16]
 800113e:	00db      	lsls	r3, r3, #3
 8001140:	490e      	ldr	r1, [pc, #56]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 8001142:	4313      	orrs	r3, r2
 8001144:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001146:	f000 f821 	bl	800118c <HAL_RCC_GetSysClockFreq>
 800114a:	4602      	mov	r2, r0
 800114c:	4b0b      	ldr	r3, [pc, #44]	; (800117c <HAL_RCC_ClockConfig+0x1c4>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	091b      	lsrs	r3, r3, #4
 8001152:	f003 030f 	and.w	r3, r3, #15
 8001156:	490a      	ldr	r1, [pc, #40]	; (8001180 <HAL_RCC_ClockConfig+0x1c8>)
 8001158:	5ccb      	ldrb	r3, [r1, r3]
 800115a:	fa22 f303 	lsr.w	r3, r2, r3
 800115e:	4a09      	ldr	r2, [pc, #36]	; (8001184 <HAL_RCC_ClockConfig+0x1cc>)
 8001160:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <HAL_RCC_ClockConfig+0x1d0>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff f9a8 	bl	80004bc <HAL_InitTick>

  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40022000 	.word	0x40022000
 800117c:	40021000 	.word	0x40021000
 8001180:	08003d18 	.word	0x08003d18
 8001184:	20000000 	.word	0x20000000
 8001188:	20000004 	.word	0x20000004

0800118c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800118c:	b480      	push	{r7}
 800118e:	b087      	sub	sp, #28
 8001190:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	2300      	movs	r3, #0
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80011a2:	2300      	movs	r3, #0
 80011a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <HAL_RCC_GetSysClockFreq+0x94>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f003 030c 	and.w	r3, r3, #12
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	d002      	beq.n	80011bc <HAL_RCC_GetSysClockFreq+0x30>
 80011b6:	2b08      	cmp	r3, #8
 80011b8:	d003      	beq.n	80011c2 <HAL_RCC_GetSysClockFreq+0x36>
 80011ba:	e027      	b.n	800120c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011bc:	4b19      	ldr	r3, [pc, #100]	; (8001224 <HAL_RCC_GetSysClockFreq+0x98>)
 80011be:	613b      	str	r3, [r7, #16]
      break;
 80011c0:	e027      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	0c9b      	lsrs	r3, r3, #18
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	4a17      	ldr	r2, [pc, #92]	; (8001228 <HAL_RCC_GetSysClockFreq+0x9c>)
 80011cc:	5cd3      	ldrb	r3, [r2, r3]
 80011ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d010      	beq.n	80011fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011da:	4b11      	ldr	r3, [pc, #68]	; (8001220 <HAL_RCC_GetSysClockFreq+0x94>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	0c5b      	lsrs	r3, r3, #17
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	4a11      	ldr	r2, [pc, #68]	; (800122c <HAL_RCC_GetSysClockFreq+0xa0>)
 80011e6:	5cd3      	ldrb	r3, [r2, r3]
 80011e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a0d      	ldr	r2, [pc, #52]	; (8001224 <HAL_RCC_GetSysClockFreq+0x98>)
 80011ee:	fb03 f202 	mul.w	r2, r3, r2
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	e004      	b.n	8001206 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4a0c      	ldr	r2, [pc, #48]	; (8001230 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001200:	fb02 f303 	mul.w	r3, r2, r3
 8001204:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	613b      	str	r3, [r7, #16]
      break;
 800120a:	e002      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800120c:	4b05      	ldr	r3, [pc, #20]	; (8001224 <HAL_RCC_GetSysClockFreq+0x98>)
 800120e:	613b      	str	r3, [r7, #16]
      break;
 8001210:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001212:	693b      	ldr	r3, [r7, #16]
}
 8001214:	4618      	mov	r0, r3
 8001216:	371c      	adds	r7, #28
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40021000 	.word	0x40021000
 8001224:	007a1200 	.word	0x007a1200
 8001228:	08003d28 	.word	0x08003d28
 800122c:	08003d38 	.word	0x08003d38
 8001230:	003d0900 	.word	0x003d0900

08001234 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800123c:	4b0a      	ldr	r3, [pc, #40]	; (8001268 <RCC_Delay+0x34>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a0a      	ldr	r2, [pc, #40]	; (800126c <RCC_Delay+0x38>)
 8001242:	fba2 2303 	umull	r2, r3, r2, r3
 8001246:	0a5b      	lsrs	r3, r3, #9
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001250:	bf00      	nop
  }
  while (Delay --);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	1e5a      	subs	r2, r3, #1
 8001256:	60fa      	str	r2, [r7, #12]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d1f9      	bne.n	8001250 <RCC_Delay+0x1c>
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr
 8001268:	20000000 	.word	0x20000000
 800126c:	10624dd3 	.word	0x10624dd3

08001270 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001276:	f3ef 8305 	mrs	r3, IPSR
 800127a:	60bb      	str	r3, [r7, #8]
  return(result);
 800127c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800127e:	2b00      	cmp	r3, #0
 8001280:	d10f      	bne.n	80012a2 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001282:	f3ef 8310 	mrs	r3, PRIMASK
 8001286:	607b      	str	r3, [r7, #4]
  return(result);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d109      	bne.n	80012a2 <osKernelInitialize+0x32>
 800128e:	4b10      	ldr	r3, [pc, #64]	; (80012d0 <osKernelInitialize+0x60>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b02      	cmp	r3, #2
 8001294:	d109      	bne.n	80012aa <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001296:	f3ef 8311 	mrs	r3, BASEPRI
 800129a:	603b      	str	r3, [r7, #0]
  return(result);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80012a2:	f06f 0305 	mvn.w	r3, #5
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	e00c      	b.n	80012c4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80012aa:	4b09      	ldr	r3, [pc, #36]	; (80012d0 <osKernelInitialize+0x60>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d105      	bne.n	80012be <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80012b2:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <osKernelInitialize+0x60>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	e002      	b.n	80012c4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80012c4:	68fb      	ldr	r3, [r7, #12]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr
 80012d0:	20000038 	.word	0x20000038

080012d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80012da:	f3ef 8305 	mrs	r3, IPSR
 80012de:	60bb      	str	r3, [r7, #8]
  return(result);
 80012e0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d10f      	bne.n	8001306 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80012e6:	f3ef 8310 	mrs	r3, PRIMASK
 80012ea:	607b      	str	r3, [r7, #4]
  return(result);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d109      	bne.n	8001306 <osKernelStart+0x32>
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <osKernelStart+0x64>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d109      	bne.n	800130e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80012fa:	f3ef 8311 	mrs	r3, BASEPRI
 80012fe:	603b      	str	r3, [r7, #0]
  return(result);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <osKernelStart+0x3a>
    stat = osErrorISR;
 8001306:	f06f 0305 	mvn.w	r3, #5
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	e00e      	b.n	800132c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800130e:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <osKernelStart+0x64>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d107      	bne.n	8001326 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8001316:	4b08      	ldr	r3, [pc, #32]	; (8001338 <osKernelStart+0x64>)
 8001318:	2202      	movs	r2, #2
 800131a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800131c:	f001 f878 	bl	8002410 <vTaskStartScheduler>
      stat = osOK;
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	e002      	b.n	800132c <osKernelStart+0x58>
    } else {
      stat = osError;
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
 800132a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800132c:	68fb      	ldr	r3, [r7, #12]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000038 	.word	0x20000038

0800133c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b092      	sub	sp, #72	; 0x48
 8001340:	af04      	add	r7, sp, #16
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800134c:	f3ef 8305 	mrs	r3, IPSR
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001352:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8001354:	2b00      	cmp	r3, #0
 8001356:	f040 8094 	bne.w	8001482 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800135a:	f3ef 8310 	mrs	r3, PRIMASK
 800135e:	623b      	str	r3, [r7, #32]
  return(result);
 8001360:	6a3b      	ldr	r3, [r7, #32]
 8001362:	2b00      	cmp	r3, #0
 8001364:	f040 808d 	bne.w	8001482 <osThreadNew+0x146>
 8001368:	4b48      	ldr	r3, [pc, #288]	; (800148c <osThreadNew+0x150>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b02      	cmp	r3, #2
 800136e:	d106      	bne.n	800137e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001370:	f3ef 8311 	mrs	r3, BASEPRI
 8001374:	61fb      	str	r3, [r7, #28]
  return(result);
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	2b00      	cmp	r3, #0
 800137a:	f040 8082 	bne.w	8001482 <osThreadNew+0x146>
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d07e      	beq.n	8001482 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8001388:	2318      	movs	r3, #24
 800138a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 800138c:	2300      	movs	r3, #0
 800138e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8001390:	f107 031b 	add.w	r3, r7, #27
 8001394:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d045      	beq.n	800142e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d002      	beq.n	80013b0 <osThreadNew+0x74>
        name = attr->name;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d002      	beq.n	80013be <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80013be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d008      	beq.n	80013d6 <osThreadNew+0x9a>
 80013c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013c6:	2b38      	cmp	r3, #56	; 0x38
 80013c8:	d805      	bhi.n	80013d6 <osThreadNew+0x9a>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f003 0301 	and.w	r3, r3, #1
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <osThreadNew+0x9e>
        return (NULL);
 80013d6:	2300      	movs	r3, #0
 80013d8:	e054      	b.n	8001484 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d003      	beq.n	80013ea <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	695b      	ldr	r3, [r3, #20]
 80013e6:	089b      	lsrs	r3, r3, #2
 80013e8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d00e      	beq.n	8001410 <osThreadNew+0xd4>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	68db      	ldr	r3, [r3, #12]
 80013f6:	2b5b      	cmp	r3, #91	; 0x5b
 80013f8:	d90a      	bls.n	8001410 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d006      	beq.n	8001410 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	695b      	ldr	r3, [r3, #20]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d002      	beq.n	8001410 <osThreadNew+0xd4>
        mem = 1;
 800140a:	2301      	movs	r3, #1
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
 800140e:	e010      	b.n	8001432 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d10c      	bne.n	8001432 <osThreadNew+0xf6>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d108      	bne.n	8001432 <osThreadNew+0xf6>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d104      	bne.n	8001432 <osThreadNew+0xf6>
          mem = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	62bb      	str	r3, [r7, #40]	; 0x28
 800142c:	e001      	b.n	8001432 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800142e:	2300      	movs	r3, #0
 8001430:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8001432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001434:	2b01      	cmp	r3, #1
 8001436:	d110      	bne.n	800145a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001440:	9202      	str	r2, [sp, #8]
 8001442:	9301      	str	r3, [sp, #4]
 8001444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800144c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f000 fe12 	bl	8002078 <xTaskCreateStatic>
 8001454:	4603      	mov	r3, r0
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	e013      	b.n	8001482 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800145a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800145c:	2b00      	cmp	r3, #0
 800145e:	d110      	bne.n	8001482 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001462:	b29a      	uxth	r2, r3
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001472:	68f8      	ldr	r0, [r7, #12]
 8001474:	f000 fe5c 	bl	8002130 <xTaskCreate>
 8001478:	4603      	mov	r3, r0
 800147a:	2b01      	cmp	r3, #1
 800147c:	d001      	beq.n	8001482 <osThreadNew+0x146>
          hTask = NULL;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001482:	697b      	ldr	r3, [r7, #20]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3738      	adds	r7, #56	; 0x38
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000038 	.word	0x20000038

08001490 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001498:	f3ef 8305 	mrs	r3, IPSR
 800149c:	613b      	str	r3, [r7, #16]
  return(result);
 800149e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d10f      	bne.n	80014c4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80014a4:	f3ef 8310 	mrs	r3, PRIMASK
 80014a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d109      	bne.n	80014c4 <osDelay+0x34>
 80014b0:	4b0d      	ldr	r3, [pc, #52]	; (80014e8 <osDelay+0x58>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d109      	bne.n	80014cc <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80014b8:	f3ef 8311 	mrs	r3, BASEPRI
 80014bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d003      	beq.n	80014cc <osDelay+0x3c>
    stat = osErrorISR;
 80014c4:	f06f 0305 	mvn.w	r3, #5
 80014c8:	617b      	str	r3, [r7, #20]
 80014ca:	e007      	b.n	80014dc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d002      	beq.n	80014dc <osDelay+0x4c>
      vTaskDelay(ticks);
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f000 ff66 	bl	80023a8 <vTaskDelay>
    }
  }

  return (stat);
 80014dc:	697b      	ldr	r3, [r7, #20]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3718      	adds	r7, #24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20000038 	.word	0x20000038

080014ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80014ec:	b480      	push	{r7}
 80014ee:	b085      	sub	sp, #20
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	4a06      	ldr	r2, [pc, #24]	; (8001514 <vApplicationGetIdleTaskMemory+0x28>)
 80014fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	4a05      	ldr	r2, [pc, #20]	; (8001518 <vApplicationGetIdleTaskMemory+0x2c>)
 8001502:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2280      	movs	r2, #128	; 0x80
 8001508:	601a      	str	r2, [r3, #0]
}
 800150a:	bf00      	nop
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	2000003c 	.word	0x2000003c
 8001518:	20000098 	.word	0x20000098

0800151c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4a07      	ldr	r2, [pc, #28]	; (8001548 <vApplicationGetTimerTaskMemory+0x2c>)
 800152c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	4a06      	ldr	r2, [pc, #24]	; (800154c <vApplicationGetTimerTaskMemory+0x30>)
 8001532:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f44f 7280 	mov.w	r2, #256	; 0x100
 800153a:	601a      	str	r2, [r3, #0]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	20000298 	.word	0x20000298
 800154c:	200002f4 	.word	0x200002f4

08001550 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f103 0208 	add.w	r2, r3, #8
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f04f 32ff 	mov.w	r2, #4294967295
 8001568:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f103 0208 	add.w	r2, r3, #8
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f103 0208 	add.w	r2, r3, #8
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001584:	bf00      	nop
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr

0800158e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bc80      	pop	{r7}
 80015a4:	4770      	bx	lr

080015a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80015a6:	b480      	push	{r7}
 80015a8:	b085      	sub	sp, #20
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	68fa      	ldr	r2, [r7, #12]
 80015ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	689a      	ldr	r2, [r3, #8]
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	1c5a      	adds	r2, r3, #1
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	601a      	str	r2, [r3, #0]
}
 80015e2:	bf00      	nop
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr

080015ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001602:	d103      	bne.n	800160c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	e00c      	b.n	8001626 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3308      	adds	r3, #8
 8001610:	60fb      	str	r3, [r7, #12]
 8001612:	e002      	b.n	800161a <vListInsert+0x2e>
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	429a      	cmp	r2, r3
 8001624:	d2f6      	bcs.n	8001614 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	1c5a      	adds	r2, r3, #1
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	601a      	str	r2, [r3, #0]
}
 8001652:	bf00      	nop
 8001654:	3714      	adds	r7, #20
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr

0800165c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	6892      	ldr	r2, [r2, #8]
 8001672:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	6852      	ldr	r2, [r2, #4]
 800167c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	429a      	cmp	r2, r3
 8001686:	d103      	bne.n	8001690 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	1e5a      	subs	r2, r3, #1
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3714      	adds	r7, #20
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
	...

080016b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d10a      	bne.n	80016da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80016c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016c8:	f383 8811 	msr	BASEPRI, r3
 80016cc:	f3bf 8f6f 	isb	sy
 80016d0:	f3bf 8f4f 	dsb	sy
 80016d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80016d6:	bf00      	nop
 80016d8:	e7fe      	b.n	80016d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80016da:	f001 ffc7 	bl	800366c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e6:	68f9      	ldr	r1, [r7, #12]
 80016e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80016ea:	fb01 f303 	mul.w	r3, r1, r3
 80016ee:	441a      	add	r2, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2200      	movs	r2, #0
 80016f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681a      	ldr	r2, [r3, #0]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800170a:	3b01      	subs	r3, #1
 800170c:	68f9      	ldr	r1, [r7, #12]
 800170e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001710:	fb01 f303 	mul.w	r3, r1, r3
 8001714:	441a      	add	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	22ff      	movs	r2, #255	; 0xff
 800171e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	22ff      	movs	r2, #255	; 0xff
 8001726:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d114      	bne.n	800175a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	691b      	ldr	r3, [r3, #16]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d01a      	beq.n	800176e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	3310      	adds	r3, #16
 800173c:	4618      	mov	r0, r3
 800173e:	f001 f8f1 	bl	8002924 <xTaskRemoveFromEventList>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d012      	beq.n	800176e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001748:	4b0c      	ldr	r3, [pc, #48]	; (800177c <xQueueGenericReset+0xcc>)
 800174a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	f3bf 8f4f 	dsb	sy
 8001754:	f3bf 8f6f 	isb	sy
 8001758:	e009      	b.n	800176e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	3310      	adds	r3, #16
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff fef6 	bl	8001550 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	3324      	adds	r3, #36	; 0x24
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fef1 	bl	8001550 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800176e:	f001 ffad 	bl	80036cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001772:	2301      	movs	r3, #1
}
 8001774:	4618      	mov	r0, r3
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	e000ed04 	.word	0xe000ed04

08001780 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08e      	sub	sp, #56	; 0x38
 8001784:	af02      	add	r7, sp, #8
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
 800178c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d10a      	bne.n	80017aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8001794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001798:	f383 8811 	msr	BASEPRI, r3
 800179c:	f3bf 8f6f 	isb	sy
 80017a0:	f3bf 8f4f 	dsb	sy
 80017a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80017a6:	bf00      	nop
 80017a8:	e7fe      	b.n	80017a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d10a      	bne.n	80017c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80017b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017b4:	f383 8811 	msr	BASEPRI, r3
 80017b8:	f3bf 8f6f 	isb	sy
 80017bc:	f3bf 8f4f 	dsb	sy
 80017c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80017c2:	bf00      	nop
 80017c4:	e7fe      	b.n	80017c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <xQueueGenericCreateStatic+0x52>
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <xQueueGenericCreateStatic+0x56>
 80017d2:	2301      	movs	r3, #1
 80017d4:	e000      	b.n	80017d8 <xQueueGenericCreateStatic+0x58>
 80017d6:	2300      	movs	r3, #0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d10a      	bne.n	80017f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80017dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017e0:	f383 8811 	msr	BASEPRI, r3
 80017e4:	f3bf 8f6f 	isb	sy
 80017e8:	f3bf 8f4f 	dsb	sy
 80017ec:	623b      	str	r3, [r7, #32]
}
 80017ee:	bf00      	nop
 80017f0:	e7fe      	b.n	80017f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d102      	bne.n	80017fe <xQueueGenericCreateStatic+0x7e>
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <xQueueGenericCreateStatic+0x82>
 80017fe:	2301      	movs	r3, #1
 8001800:	e000      	b.n	8001804 <xQueueGenericCreateStatic+0x84>
 8001802:	2300      	movs	r3, #0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d10a      	bne.n	800181e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8001808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800180c:	f383 8811 	msr	BASEPRI, r3
 8001810:	f3bf 8f6f 	isb	sy
 8001814:	f3bf 8f4f 	dsb	sy
 8001818:	61fb      	str	r3, [r7, #28]
}
 800181a:	bf00      	nop
 800181c:	e7fe      	b.n	800181c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800181e:	2350      	movs	r3, #80	; 0x50
 8001820:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	2b50      	cmp	r3, #80	; 0x50
 8001826:	d00a      	beq.n	800183e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8001828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800182c:	f383 8811 	msr	BASEPRI, r3
 8001830:	f3bf 8f6f 	isb	sy
 8001834:	f3bf 8f4f 	dsb	sy
 8001838:	61bb      	str	r3, [r7, #24]
}
 800183a:	bf00      	nop
 800183c:	e7fe      	b.n	800183c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001844:	2b00      	cmp	r3, #0
 8001846:	d00d      	beq.n	8001864 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800184a:	2201      	movs	r2, #1
 800184c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001850:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	4613      	mov	r3, r2
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	68b9      	ldr	r1, [r7, #8]
 800185e:	68f8      	ldr	r0, [r7, #12]
 8001860:	f000 f805 	bl	800186e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8001864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001866:	4618      	mov	r0, r3
 8001868:	3730      	adds	r7, #48	; 0x30
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
 8001874:	60f8      	str	r0, [r7, #12]
 8001876:	60b9      	str	r1, [r7, #8]
 8001878:	607a      	str	r2, [r7, #4]
 800187a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d103      	bne.n	800188a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	e002      	b.n	8001890 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	68ba      	ldr	r2, [r7, #8]
 800189a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800189c:	2101      	movs	r1, #1
 800189e:	69b8      	ldr	r0, [r7, #24]
 80018a0:	f7ff ff06 	bl	80016b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	78fa      	ldrb	r2, [r7, #3]
 80018a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08e      	sub	sp, #56	; 0x38
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	607a      	str	r2, [r7, #4]
 80018c0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80018c2:	2300      	movs	r3, #0
 80018c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80018ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d10a      	bne.n	80018e6 <xQueueGenericSend+0x32>
	__asm volatile
 80018d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018d4:	f383 8811 	msr	BASEPRI, r3
 80018d8:	f3bf 8f6f 	isb	sy
 80018dc:	f3bf 8f4f 	dsb	sy
 80018e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80018e2:	bf00      	nop
 80018e4:	e7fe      	b.n	80018e4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d103      	bne.n	80018f4 <xQueueGenericSend+0x40>
 80018ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d101      	bne.n	80018f8 <xQueueGenericSend+0x44>
 80018f4:	2301      	movs	r3, #1
 80018f6:	e000      	b.n	80018fa <xQueueGenericSend+0x46>
 80018f8:	2300      	movs	r3, #0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d10a      	bne.n	8001914 <xQueueGenericSend+0x60>
	__asm volatile
 80018fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001902:	f383 8811 	msr	BASEPRI, r3
 8001906:	f3bf 8f6f 	isb	sy
 800190a:	f3bf 8f4f 	dsb	sy
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001910:	bf00      	nop
 8001912:	e7fe      	b.n	8001912 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	2b02      	cmp	r3, #2
 8001918:	d103      	bne.n	8001922 <xQueueGenericSend+0x6e>
 800191a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800191c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800191e:	2b01      	cmp	r3, #1
 8001920:	d101      	bne.n	8001926 <xQueueGenericSend+0x72>
 8001922:	2301      	movs	r3, #1
 8001924:	e000      	b.n	8001928 <xQueueGenericSend+0x74>
 8001926:	2300      	movs	r3, #0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d10a      	bne.n	8001942 <xQueueGenericSend+0x8e>
	__asm volatile
 800192c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001930:	f383 8811 	msr	BASEPRI, r3
 8001934:	f3bf 8f6f 	isb	sy
 8001938:	f3bf 8f4f 	dsb	sy
 800193c:	623b      	str	r3, [r7, #32]
}
 800193e:	bf00      	nop
 8001940:	e7fe      	b.n	8001940 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001942:	f001 f9b1 	bl	8002ca8 <xTaskGetSchedulerState>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d102      	bne.n	8001952 <xQueueGenericSend+0x9e>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d101      	bne.n	8001956 <xQueueGenericSend+0xa2>
 8001952:	2301      	movs	r3, #1
 8001954:	e000      	b.n	8001958 <xQueueGenericSend+0xa4>
 8001956:	2300      	movs	r3, #0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d10a      	bne.n	8001972 <xQueueGenericSend+0xbe>
	__asm volatile
 800195c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001960:	f383 8811 	msr	BASEPRI, r3
 8001964:	f3bf 8f6f 	isb	sy
 8001968:	f3bf 8f4f 	dsb	sy
 800196c:	61fb      	str	r3, [r7, #28]
}
 800196e:	bf00      	nop
 8001970:	e7fe      	b.n	8001970 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001972:	f001 fe7b 	bl	800366c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001978:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800197a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800197c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800197e:	429a      	cmp	r2, r3
 8001980:	d302      	bcc.n	8001988 <xQueueGenericSend+0xd4>
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	2b02      	cmp	r3, #2
 8001986:	d129      	bne.n	80019dc <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	68b9      	ldr	r1, [r7, #8]
 800198c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800198e:	f000 fa07 	bl	8001da0 <prvCopyDataToQueue>
 8001992:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001998:	2b00      	cmp	r3, #0
 800199a:	d010      	beq.n	80019be <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800199c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800199e:	3324      	adds	r3, #36	; 0x24
 80019a0:	4618      	mov	r0, r3
 80019a2:	f000 ffbf 	bl	8002924 <xTaskRemoveFromEventList>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d013      	beq.n	80019d4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80019ac:	4b3f      	ldr	r3, [pc, #252]	; (8001aac <xQueueGenericSend+0x1f8>)
 80019ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	f3bf 8f4f 	dsb	sy
 80019b8:	f3bf 8f6f 	isb	sy
 80019bc:	e00a      	b.n	80019d4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80019be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d007      	beq.n	80019d4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80019c4:	4b39      	ldr	r3, [pc, #228]	; (8001aac <xQueueGenericSend+0x1f8>)
 80019c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	f3bf 8f4f 	dsb	sy
 80019d0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80019d4:	f001 fe7a 	bl	80036cc <vPortExitCritical>
				return pdPASS;
 80019d8:	2301      	movs	r3, #1
 80019da:	e063      	b.n	8001aa4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d103      	bne.n	80019ea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80019e2:	f001 fe73 	bl	80036cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	e05c      	b.n	8001aa4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80019ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d106      	bne.n	80019fe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	4618      	mov	r0, r3
 80019f6:	f000 fff9 	bl	80029ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80019fa:	2301      	movs	r3, #1
 80019fc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80019fe:	f001 fe65 	bl	80036cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001a02:	f000 fd6b 	bl	80024dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001a06:	f001 fe31 	bl	800366c <vPortEnterCritical>
 8001a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a10:	b25b      	sxtb	r3, r3
 8001a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a16:	d103      	bne.n	8001a20 <xQueueGenericSend+0x16c>
 8001a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a26:	b25b      	sxtb	r3, r3
 8001a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a2c:	d103      	bne.n	8001a36 <xQueueGenericSend+0x182>
 8001a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001a36:	f001 fe49 	bl	80036cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001a3a:	1d3a      	adds	r2, r7, #4
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4611      	mov	r1, r2
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 ffe8 	bl	8002a18 <xTaskCheckForTimeOut>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d124      	bne.n	8001a98 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001a4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a50:	f000 fa9e 	bl	8001f90 <prvIsQueueFull>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d018      	beq.n	8001a8c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5c:	3310      	adds	r3, #16
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	4611      	mov	r1, r2
 8001a62:	4618      	mov	r0, r3
 8001a64:	f000 ff0e 	bl	8002884 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001a68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a6a:	f000 fa29 	bl	8001ec0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001a6e:	f000 fd43 	bl	80024f8 <xTaskResumeAll>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f47f af7c 	bne.w	8001972 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <xQueueGenericSend+0x1f8>)
 8001a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	f3bf 8f4f 	dsb	sy
 8001a86:	f3bf 8f6f 	isb	sy
 8001a8a:	e772      	b.n	8001972 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001a8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a8e:	f000 fa17 	bl	8001ec0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001a92:	f000 fd31 	bl	80024f8 <xTaskResumeAll>
 8001a96:	e76c      	b.n	8001972 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001a98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001a9a:	f000 fa11 	bl	8001ec0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001a9e:	f000 fd2b 	bl	80024f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001aa2:	2300      	movs	r3, #0
		}
	}
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3738      	adds	r7, #56	; 0x38
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	e000ed04 	.word	0xe000ed04

08001ab0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08e      	sub	sp, #56	; 0x38
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
 8001abc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d10a      	bne.n	8001ade <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8001ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001acc:	f383 8811 	msr	BASEPRI, r3
 8001ad0:	f3bf 8f6f 	isb	sy
 8001ad4:	f3bf 8f4f 	dsb	sy
 8001ad8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001ada:	bf00      	nop
 8001adc:	e7fe      	b.n	8001adc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d103      	bne.n	8001aec <xQueueGenericSendFromISR+0x3c>
 8001ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <xQueueGenericSendFromISR+0x40>
 8001aec:	2301      	movs	r3, #1
 8001aee:	e000      	b.n	8001af2 <xQueueGenericSendFromISR+0x42>
 8001af0:	2300      	movs	r3, #0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d10a      	bne.n	8001b0c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8001af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001afa:	f383 8811 	msr	BASEPRI, r3
 8001afe:	f3bf 8f6f 	isb	sy
 8001b02:	f3bf 8f4f 	dsb	sy
 8001b06:	623b      	str	r3, [r7, #32]
}
 8001b08:	bf00      	nop
 8001b0a:	e7fe      	b.n	8001b0a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d103      	bne.n	8001b1a <xQueueGenericSendFromISR+0x6a>
 8001b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d101      	bne.n	8001b1e <xQueueGenericSendFromISR+0x6e>
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e000      	b.n	8001b20 <xQueueGenericSendFromISR+0x70>
 8001b1e:	2300      	movs	r3, #0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10a      	bne.n	8001b3a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8001b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b28:	f383 8811 	msr	BASEPRI, r3
 8001b2c:	f3bf 8f6f 	isb	sy
 8001b30:	f3bf 8f4f 	dsb	sy
 8001b34:	61fb      	str	r3, [r7, #28]
}
 8001b36:	bf00      	nop
 8001b38:	e7fe      	b.n	8001b38 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001b3a:	f001 fe59 	bl	80037f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001b3e:	f3ef 8211 	mrs	r2, BASEPRI
 8001b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b46:	f383 8811 	msr	BASEPRI, r3
 8001b4a:	f3bf 8f6f 	isb	sy
 8001b4e:	f3bf 8f4f 	dsb	sy
 8001b52:	61ba      	str	r2, [r7, #24]
 8001b54:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001b56:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001b58:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d302      	bcc.n	8001b6c <xQueueGenericSendFromISR+0xbc>
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d12c      	bne.n	8001bc6 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	68b9      	ldr	r1, [r7, #8]
 8001b7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b7c:	f000 f910 	bl	8001da0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001b80:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b88:	d112      	bne.n	8001bb0 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d016      	beq.n	8001bc0 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b94:	3324      	adds	r3, #36	; 0x24
 8001b96:	4618      	mov	r0, r3
 8001b98:	f000 fec4 	bl	8002924 <xTaskRemoveFromEventList>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d00e      	beq.n	8001bc0 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00b      	beq.n	8001bc0 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	e007      	b.n	8001bc0 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001bb0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	b25a      	sxtb	r2, r3
 8001bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8001bc4:	e001      	b.n	8001bca <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	637b      	str	r3, [r7, #52]	; 0x34
 8001bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bcc:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8001bd4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3738      	adds	r7, #56	; 0x38
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08c      	sub	sp, #48	; 0x30
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d10a      	bne.n	8001c10 <xQueueReceive+0x30>
	__asm volatile
 8001bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bfe:	f383 8811 	msr	BASEPRI, r3
 8001c02:	f3bf 8f6f 	isb	sy
 8001c06:	f3bf 8f4f 	dsb	sy
 8001c0a:	623b      	str	r3, [r7, #32]
}
 8001c0c:	bf00      	nop
 8001c0e:	e7fe      	b.n	8001c0e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d103      	bne.n	8001c1e <xQueueReceive+0x3e>
 8001c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <xQueueReceive+0x42>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <xQueueReceive+0x44>
 8001c22:	2300      	movs	r3, #0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d10a      	bne.n	8001c3e <xQueueReceive+0x5e>
	__asm volatile
 8001c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c2c:	f383 8811 	msr	BASEPRI, r3
 8001c30:	f3bf 8f6f 	isb	sy
 8001c34:	f3bf 8f4f 	dsb	sy
 8001c38:	61fb      	str	r3, [r7, #28]
}
 8001c3a:	bf00      	nop
 8001c3c:	e7fe      	b.n	8001c3c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001c3e:	f001 f833 	bl	8002ca8 <xTaskGetSchedulerState>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d102      	bne.n	8001c4e <xQueueReceive+0x6e>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <xQueueReceive+0x72>
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e000      	b.n	8001c54 <xQueueReceive+0x74>
 8001c52:	2300      	movs	r3, #0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d10a      	bne.n	8001c6e <xQueueReceive+0x8e>
	__asm volatile
 8001c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c5c:	f383 8811 	msr	BASEPRI, r3
 8001c60:	f3bf 8f6f 	isb	sy
 8001c64:	f3bf 8f4f 	dsb	sy
 8001c68:	61bb      	str	r3, [r7, #24]
}
 8001c6a:	bf00      	nop
 8001c6c:	e7fe      	b.n	8001c6c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001c6e:	f001 fcfd 	bl	800366c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d01f      	beq.n	8001cbe <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001c7e:	68b9      	ldr	r1, [r7, #8]
 8001c80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c82:	f000 f8f7 	bl	8001e74 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	1e5a      	subs	r2, r3, #1
 8001c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c8c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00f      	beq.n	8001cb6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c98:	3310      	adds	r3, #16
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f000 fe42 	bl	8002924 <xTaskRemoveFromEventList>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d007      	beq.n	8001cb6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001ca6:	4b3d      	ldr	r3, [pc, #244]	; (8001d9c <xQueueReceive+0x1bc>)
 8001ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	f3bf 8f4f 	dsb	sy
 8001cb2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001cb6:	f001 fd09 	bl	80036cc <vPortExitCritical>
				return pdPASS;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e069      	b.n	8001d92 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d103      	bne.n	8001ccc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001cc4:	f001 fd02 	bl	80036cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	e062      	b.n	8001d92 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d106      	bne.n	8001ce0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001cd2:	f107 0310 	add.w	r3, r7, #16
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f000 fe88 	bl	80029ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001ce0:	f001 fcf4 	bl	80036cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001ce4:	f000 fbfa 	bl	80024dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ce8:	f001 fcc0 	bl	800366c <vPortEnterCritical>
 8001cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001cf2:	b25b      	sxtb	r3, r3
 8001cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf8:	d103      	bne.n	8001d02 <xQueueReceive+0x122>
 8001cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d08:	b25b      	sxtb	r3, r3
 8001d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d0e:	d103      	bne.n	8001d18 <xQueueReceive+0x138>
 8001d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d18:	f001 fcd8 	bl	80036cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d1c:	1d3a      	adds	r2, r7, #4
 8001d1e:	f107 0310 	add.w	r3, r7, #16
 8001d22:	4611      	mov	r1, r2
 8001d24:	4618      	mov	r0, r3
 8001d26:	f000 fe77 	bl	8002a18 <xTaskCheckForTimeOut>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d123      	bne.n	8001d78 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d32:	f000 f917 	bl	8001f64 <prvIsQueueEmpty>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d017      	beq.n	8001d6c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d3e:	3324      	adds	r3, #36	; 0x24
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	4611      	mov	r1, r2
 8001d44:	4618      	mov	r0, r3
 8001d46:	f000 fd9d 	bl	8002884 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001d4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d4c:	f000 f8b8 	bl	8001ec0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001d50:	f000 fbd2 	bl	80024f8 <xTaskResumeAll>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d189      	bne.n	8001c6e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <xQueueReceive+0x1bc>)
 8001d5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	f3bf 8f4f 	dsb	sy
 8001d66:	f3bf 8f6f 	isb	sy
 8001d6a:	e780      	b.n	8001c6e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8001d6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d6e:	f000 f8a7 	bl	8001ec0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001d72:	f000 fbc1 	bl	80024f8 <xTaskResumeAll>
 8001d76:	e77a      	b.n	8001c6e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8001d78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d7a:	f000 f8a1 	bl	8001ec0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001d7e:	f000 fbbb 	bl	80024f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d84:	f000 f8ee 	bl	8001f64 <prvIsQueueEmpty>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f43f af6f 	beq.w	8001c6e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001d90:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3730      	adds	r7, #48	; 0x30
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	e000ed04 	.word	0xe000ed04

08001da0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001db4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d10d      	bne.n	8001dda <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d14d      	bne.n	8001e62 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f000 ff8a 	bl	8002ce4 <xTaskPriorityDisinherit>
 8001dd0:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	e043      	b.n	8001e62 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d119      	bne.n	8001e14 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6898      	ldr	r0, [r3, #8]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de8:	461a      	mov	r2, r3
 8001dea:	68b9      	ldr	r1, [r7, #8]
 8001dec:	f001 ff42 	bl	8003c74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	441a      	add	r2, r3
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	689a      	ldr	r2, [r3, #8]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d32b      	bcc.n	8001e62 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	609a      	str	r2, [r3, #8]
 8001e12:	e026      	b.n	8001e62 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	68d8      	ldr	r0, [r3, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	68b9      	ldr	r1, [r7, #8]
 8001e20:	f001 ff28 	bl	8003c74 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	68da      	ldr	r2, [r3, #12]
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2c:	425b      	negs	r3, r3
 8001e2e:	441a      	add	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	68da      	ldr	r2, [r3, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d207      	bcs.n	8001e50 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	685a      	ldr	r2, [r3, #4]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e48:	425b      	negs	r3, r3
 8001e4a:	441a      	add	r2, r3
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d105      	bne.n	8001e62 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d002      	beq.n	8001e62 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1c5a      	adds	r2, r3, #1
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8001e6a:	697b      	ldr	r3, [r7, #20]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3718      	adds	r7, #24
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d018      	beq.n	8001eb8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68da      	ldr	r2, [r3, #12]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	441a      	add	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	68da      	ldr	r2, [r3, #12]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d303      	bcc.n	8001ea8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	68d9      	ldr	r1, [r3, #12]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	6838      	ldr	r0, [r7, #0]
 8001eb4:	f001 fede 	bl	8003c74 <memcpy>
	}
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001ec8:	f001 fbd0 	bl	800366c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ed2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ed4:	e011      	b.n	8001efa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d012      	beq.n	8001f04 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	3324      	adds	r3, #36	; 0x24
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f000 fd1e 	bl	8002924 <xTaskRemoveFromEventList>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001eee:	f000 fdf5 	bl	8002adc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	dce9      	bgt.n	8001ed6 <prvUnlockQueue+0x16>
 8001f02:	e000      	b.n	8001f06 <prvUnlockQueue+0x46>
					break;
 8001f04:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	22ff      	movs	r2, #255	; 0xff
 8001f0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001f0e:	f001 fbdd 	bl	80036cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001f12:	f001 fbab 	bl	800366c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001f1c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001f1e:	e011      	b.n	8001f44 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d012      	beq.n	8001f4e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3310      	adds	r3, #16
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f000 fcf9 	bl	8002924 <xTaskRemoveFromEventList>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8001f38:	f000 fdd0 	bl	8002adc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8001f3c:	7bbb      	ldrb	r3, [r7, #14]
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001f44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	dce9      	bgt.n	8001f20 <prvUnlockQueue+0x60>
 8001f4c:	e000      	b.n	8001f50 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8001f4e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	22ff      	movs	r2, #255	; 0xff
 8001f54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8001f58:	f001 fbb8 	bl	80036cc <vPortExitCritical>
}
 8001f5c:	bf00      	nop
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001f6c:	f001 fb7e 	bl	800366c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d102      	bne.n	8001f7e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	e001      	b.n	8001f82 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001f82:	f001 fba3 	bl	80036cc <vPortExitCritical>

	return xReturn;
 8001f86:	68fb      	ldr	r3, [r7, #12]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001f98:	f001 fb68 	bl	800366c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d102      	bne.n	8001fae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	e001      	b.n	8001fb2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001fb2:	f001 fb8b 	bl	80036cc <vPortExitCritical>

	return xReturn;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3710      	adds	r7, #16
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b085      	sub	sp, #20
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60fb      	str	r3, [r7, #12]
 8001fce:	e014      	b.n	8001ffa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001fd0:	4a0e      	ldr	r2, [pc, #56]	; (800200c <vQueueAddToRegistry+0x4c>)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d10b      	bne.n	8001ff4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8001fdc:	490b      	ldr	r1, [pc, #44]	; (800200c <vQueueAddToRegistry+0x4c>)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8001fe6:	4a09      	ldr	r2, [pc, #36]	; (800200c <vQueueAddToRegistry+0x4c>)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	4413      	add	r3, r2
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8001ff2:	e006      	b.n	8002002 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	60fb      	str	r3, [r7, #12]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2b07      	cmp	r3, #7
 8001ffe:	d9e7      	bls.n	8001fd0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002000:	bf00      	nop
 8002002:	bf00      	nop
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr
 800200c:	200006f4 	.word	0x200006f4

08002010 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002020:	f001 fb24 	bl	800366c <vPortEnterCritical>
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800202a:	b25b      	sxtb	r3, r3
 800202c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002030:	d103      	bne.n	800203a <vQueueWaitForMessageRestricted+0x2a>
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002040:	b25b      	sxtb	r3, r3
 8002042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002046:	d103      	bne.n	8002050 <vQueueWaitForMessageRestricted+0x40>
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002050:	f001 fb3c 	bl	80036cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002058:	2b00      	cmp	r3, #0
 800205a:	d106      	bne.n	800206a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	3324      	adds	r3, #36	; 0x24
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	68b9      	ldr	r1, [r7, #8]
 8002064:	4618      	mov	r0, r3
 8002066:	f000 fc31 	bl	80028cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800206a:	6978      	ldr	r0, [r7, #20]
 800206c:	f7ff ff28 	bl	8001ec0 <prvUnlockQueue>
	}
 8002070:	bf00      	nop
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002078:	b580      	push	{r7, lr}
 800207a:	b08e      	sub	sp, #56	; 0x38
 800207c:	af04      	add	r7, sp, #16
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
 8002084:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002088:	2b00      	cmp	r3, #0
 800208a:	d10a      	bne.n	80020a2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800208c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002090:	f383 8811 	msr	BASEPRI, r3
 8002094:	f3bf 8f6f 	isb	sy
 8002098:	f3bf 8f4f 	dsb	sy
 800209c:	623b      	str	r3, [r7, #32]
}
 800209e:	bf00      	nop
 80020a0:	e7fe      	b.n	80020a0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80020a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d10a      	bne.n	80020be <xTaskCreateStatic+0x46>
	__asm volatile
 80020a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020ac:	f383 8811 	msr	BASEPRI, r3
 80020b0:	f3bf 8f6f 	isb	sy
 80020b4:	f3bf 8f4f 	dsb	sy
 80020b8:	61fb      	str	r3, [r7, #28]
}
 80020ba:	bf00      	nop
 80020bc:	e7fe      	b.n	80020bc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80020be:	235c      	movs	r3, #92	; 0x5c
 80020c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	2b5c      	cmp	r3, #92	; 0x5c
 80020c6:	d00a      	beq.n	80020de <xTaskCreateStatic+0x66>
	__asm volatile
 80020c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020cc:	f383 8811 	msr	BASEPRI, r3
 80020d0:	f3bf 8f6f 	isb	sy
 80020d4:	f3bf 8f4f 	dsb	sy
 80020d8:	61bb      	str	r3, [r7, #24]
}
 80020da:	bf00      	nop
 80020dc:	e7fe      	b.n	80020dc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80020de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d01e      	beq.n	8002122 <xTaskCreateStatic+0xaa>
 80020e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d01b      	beq.n	8002122 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80020ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80020ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80020f2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80020f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f6:	2202      	movs	r2, #2
 80020f8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80020fc:	2300      	movs	r3, #0
 80020fe:	9303      	str	r3, [sp, #12]
 8002100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002102:	9302      	str	r3, [sp, #8]
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	9301      	str	r3, [sp, #4]
 800210a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	687a      	ldr	r2, [r7, #4]
 8002112:	68b9      	ldr	r1, [r7, #8]
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 f850 	bl	80021ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800211a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800211c:	f000 f8d4 	bl	80022c8 <prvAddNewTaskToReadyList>
 8002120:	e001      	b.n	8002126 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002126:	697b      	ldr	r3, [r7, #20]
	}
 8002128:	4618      	mov	r0, r3
 800212a:	3728      	adds	r7, #40	; 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08c      	sub	sp, #48	; 0x30
 8002134:	af04      	add	r7, sp, #16
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	603b      	str	r3, [r7, #0]
 800213c:	4613      	mov	r3, r2
 800213e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4618      	mov	r0, r3
 8002146:	f001 fb91 	bl	800386c <pvPortMalloc>
 800214a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d00e      	beq.n	8002170 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002152:	205c      	movs	r0, #92	; 0x5c
 8002154:	f001 fb8a 	bl	800386c <pvPortMalloc>
 8002158:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d003      	beq.n	8002168 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	631a      	str	r2, [r3, #48]	; 0x30
 8002166:	e005      	b.n	8002174 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002168:	6978      	ldr	r0, [r7, #20]
 800216a:	f001 fc43 	bl	80039f4 <vPortFree>
 800216e:	e001      	b.n	8002174 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002170:	2300      	movs	r3, #0
 8002172:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d017      	beq.n	80021aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002182:	88fa      	ldrh	r2, [r7, #6]
 8002184:	2300      	movs	r3, #0
 8002186:	9303      	str	r3, [sp, #12]
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	9302      	str	r3, [sp, #8]
 800218c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800218e:	9301      	str	r3, [sp, #4]
 8002190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	68b9      	ldr	r1, [r7, #8]
 8002198:	68f8      	ldr	r0, [r7, #12]
 800219a:	f000 f80e 	bl	80021ba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800219e:	69f8      	ldr	r0, [r7, #28]
 80021a0:	f000 f892 	bl	80022c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80021a4:	2301      	movs	r3, #1
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	e002      	b.n	80021b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80021aa:	f04f 33ff 	mov.w	r3, #4294967295
 80021ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80021b0:	69bb      	ldr	r3, [r7, #24]
	}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3720      	adds	r7, #32
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b088      	sub	sp, #32
 80021be:	af00      	add	r7, sp, #0
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	607a      	str	r2, [r7, #4]
 80021c6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80021c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021ca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	461a      	mov	r2, r3
 80021d2:	21a5      	movs	r1, #165	; 0xa5
 80021d4:	f001 fd22 	bl	8003c1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80021d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021e2:	3b01      	subs	r3, #1
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	f023 0307 	bic.w	r3, r3, #7
 80021f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d00a      	beq.n	8002212 <prvInitialiseNewTask+0x58>
	__asm volatile
 80021fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002200:	f383 8811 	msr	BASEPRI, r3
 8002204:	f3bf 8f6f 	isb	sy
 8002208:	f3bf 8f4f 	dsb	sy
 800220c:	617b      	str	r3, [r7, #20]
}
 800220e:	bf00      	nop
 8002210:	e7fe      	b.n	8002210 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002212:	2300      	movs	r3, #0
 8002214:	61fb      	str	r3, [r7, #28]
 8002216:	e012      	b.n	800223e <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002218:	68ba      	ldr	r2, [r7, #8]
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	4413      	add	r3, r2
 800221e:	7819      	ldrb	r1, [r3, #0]
 8002220:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	4413      	add	r3, r2
 8002226:	3334      	adds	r3, #52	; 0x34
 8002228:	460a      	mov	r2, r1
 800222a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	4413      	add	r3, r2
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d006      	beq.n	8002246 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	3301      	adds	r3, #1
 800223c:	61fb      	str	r3, [r7, #28]
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	2b0f      	cmp	r3, #15
 8002242:	d9e9      	bls.n	8002218 <prvInitialiseNewTask+0x5e>
 8002244:	e000      	b.n	8002248 <prvInitialiseNewTask+0x8e>
		{
			break;
 8002246:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002252:	2b37      	cmp	r3, #55	; 0x37
 8002254:	d901      	bls.n	800225a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002256:	2337      	movs	r3, #55	; 0x37
 8002258:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800225a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800225c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800225e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002262:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002264:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002268:	2200      	movs	r2, #0
 800226a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800226c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800226e:	3304      	adds	r3, #4
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff f98c 	bl	800158e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002278:	3318      	adds	r3, #24
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff f987 	bl	800158e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002282:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002284:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002288:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800228c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800228e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002292:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002294:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002298:	2200      	movs	r2, #0
 800229a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800229c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	68f9      	ldr	r1, [r7, #12]
 80022a8:	69b8      	ldr	r0, [r7, #24]
 80022aa:	f001 f8ef 	bl	800348c <pxPortInitialiseStack>
 80022ae:	4602      	mov	r2, r0
 80022b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80022b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d002      	beq.n	80022c0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80022ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80022c0:	bf00      	nop
 80022c2:	3720      	adds	r7, #32
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80022d0:	f001 f9cc 	bl	800366c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80022d4:	4b2d      	ldr	r3, [pc, #180]	; (800238c <prvAddNewTaskToReadyList+0xc4>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	3301      	adds	r3, #1
 80022da:	4a2c      	ldr	r2, [pc, #176]	; (800238c <prvAddNewTaskToReadyList+0xc4>)
 80022dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80022de:	4b2c      	ldr	r3, [pc, #176]	; (8002390 <prvAddNewTaskToReadyList+0xc8>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d109      	bne.n	80022fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80022e6:	4a2a      	ldr	r2, [pc, #168]	; (8002390 <prvAddNewTaskToReadyList+0xc8>)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80022ec:	4b27      	ldr	r3, [pc, #156]	; (800238c <prvAddNewTaskToReadyList+0xc4>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d110      	bne.n	8002316 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80022f4:	f000 fc16 	bl	8002b24 <prvInitialiseTaskLists>
 80022f8:	e00d      	b.n	8002316 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80022fa:	4b26      	ldr	r3, [pc, #152]	; (8002394 <prvAddNewTaskToReadyList+0xcc>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d109      	bne.n	8002316 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002302:	4b23      	ldr	r3, [pc, #140]	; (8002390 <prvAddNewTaskToReadyList+0xc8>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230c:	429a      	cmp	r2, r3
 800230e:	d802      	bhi.n	8002316 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002310:	4a1f      	ldr	r2, [pc, #124]	; (8002390 <prvAddNewTaskToReadyList+0xc8>)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002316:	4b20      	ldr	r3, [pc, #128]	; (8002398 <prvAddNewTaskToReadyList+0xd0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	3301      	adds	r3, #1
 800231c:	4a1e      	ldr	r2, [pc, #120]	; (8002398 <prvAddNewTaskToReadyList+0xd0>)
 800231e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002320:	4b1d      	ldr	r3, [pc, #116]	; (8002398 <prvAddNewTaskToReadyList+0xd0>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800232c:	4b1b      	ldr	r3, [pc, #108]	; (800239c <prvAddNewTaskToReadyList+0xd4>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d903      	bls.n	800233c <prvAddNewTaskToReadyList+0x74>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002338:	4a18      	ldr	r2, [pc, #96]	; (800239c <prvAddNewTaskToReadyList+0xd4>)
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4a15      	ldr	r2, [pc, #84]	; (80023a0 <prvAddNewTaskToReadyList+0xd8>)
 800234a:	441a      	add	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3304      	adds	r3, #4
 8002350:	4619      	mov	r1, r3
 8002352:	4610      	mov	r0, r2
 8002354:	f7ff f927 	bl	80015a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002358:	f001 f9b8 	bl	80036cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800235c:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <prvAddNewTaskToReadyList+0xcc>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00e      	beq.n	8002382 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002364:	4b0a      	ldr	r3, [pc, #40]	; (8002390 <prvAddNewTaskToReadyList+0xc8>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800236e:	429a      	cmp	r2, r3
 8002370:	d207      	bcs.n	8002382 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002372:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <prvAddNewTaskToReadyList+0xdc>)
 8002374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	f3bf 8f4f 	dsb	sy
 800237e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000c08 	.word	0x20000c08
 8002390:	20000734 	.word	0x20000734
 8002394:	20000c14 	.word	0x20000c14
 8002398:	20000c24 	.word	0x20000c24
 800239c:	20000c10 	.word	0x20000c10
 80023a0:	20000738 	.word	0x20000738
 80023a4:	e000ed04 	.word	0xe000ed04

080023a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d017      	beq.n	80023ea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80023ba:	4b13      	ldr	r3, [pc, #76]	; (8002408 <vTaskDelay+0x60>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d00a      	beq.n	80023d8 <vTaskDelay+0x30>
	__asm volatile
 80023c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c6:	f383 8811 	msr	BASEPRI, r3
 80023ca:	f3bf 8f6f 	isb	sy
 80023ce:	f3bf 8f4f 	dsb	sy
 80023d2:	60bb      	str	r3, [r7, #8]
}
 80023d4:	bf00      	nop
 80023d6:	e7fe      	b.n	80023d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80023d8:	f000 f880 	bl	80024dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80023dc:	2100      	movs	r1, #0
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 fcee 	bl	8002dc0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80023e4:	f000 f888 	bl	80024f8 <xTaskResumeAll>
 80023e8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d107      	bne.n	8002400 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <vTaskDelay+0x64>)
 80023f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	f3bf 8f4f 	dsb	sy
 80023fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002400:	bf00      	nop
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	20000c30 	.word	0x20000c30
 800240c:	e000ed04 	.word	0xe000ed04

08002410 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b08a      	sub	sp, #40	; 0x28
 8002414:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002416:	2300      	movs	r3, #0
 8002418:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800241a:	2300      	movs	r3, #0
 800241c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800241e:	463a      	mov	r2, r7
 8002420:	1d39      	adds	r1, r7, #4
 8002422:	f107 0308 	add.w	r3, r7, #8
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff f860 	bl	80014ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800242c:	6839      	ldr	r1, [r7, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68ba      	ldr	r2, [r7, #8]
 8002432:	9202      	str	r2, [sp, #8]
 8002434:	9301      	str	r3, [sp, #4]
 8002436:	2300      	movs	r3, #0
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	2300      	movs	r3, #0
 800243c:	460a      	mov	r2, r1
 800243e:	4921      	ldr	r1, [pc, #132]	; (80024c4 <vTaskStartScheduler+0xb4>)
 8002440:	4821      	ldr	r0, [pc, #132]	; (80024c8 <vTaskStartScheduler+0xb8>)
 8002442:	f7ff fe19 	bl	8002078 <xTaskCreateStatic>
 8002446:	4603      	mov	r3, r0
 8002448:	4a20      	ldr	r2, [pc, #128]	; (80024cc <vTaskStartScheduler+0xbc>)
 800244a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800244c:	4b1f      	ldr	r3, [pc, #124]	; (80024cc <vTaskStartScheduler+0xbc>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d002      	beq.n	800245a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002454:	2301      	movs	r3, #1
 8002456:	617b      	str	r3, [r7, #20]
 8002458:	e001      	b.n	800245e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d102      	bne.n	800246a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002464:	f000 fd00 	bl	8002e68 <xTimerCreateTimerTask>
 8002468:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d116      	bne.n	800249e <vTaskStartScheduler+0x8e>
	__asm volatile
 8002470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002474:	f383 8811 	msr	BASEPRI, r3
 8002478:	f3bf 8f6f 	isb	sy
 800247c:	f3bf 8f4f 	dsb	sy
 8002480:	613b      	str	r3, [r7, #16]
}
 8002482:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002484:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <vTaskStartScheduler+0xc0>)
 8002486:	f04f 32ff 	mov.w	r2, #4294967295
 800248a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800248c:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <vTaskStartScheduler+0xc4>)
 800248e:	2201      	movs	r2, #1
 8002490:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002492:	4b11      	ldr	r3, [pc, #68]	; (80024d8 <vTaskStartScheduler+0xc8>)
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002498:	f001 f876 	bl	8003588 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800249c:	e00e      	b.n	80024bc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a4:	d10a      	bne.n	80024bc <vTaskStartScheduler+0xac>
	__asm volatile
 80024a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024aa:	f383 8811 	msr	BASEPRI, r3
 80024ae:	f3bf 8f6f 	isb	sy
 80024b2:	f3bf 8f4f 	dsb	sy
 80024b6:	60fb      	str	r3, [r7, #12]
}
 80024b8:	bf00      	nop
 80024ba:	e7fe      	b.n	80024ba <vTaskStartScheduler+0xaa>
}
 80024bc:	bf00      	nop
 80024be:	3718      	adds	r7, #24
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	08003cb8 	.word	0x08003cb8
 80024c8:	08002af5 	.word	0x08002af5
 80024cc:	20000c2c 	.word	0x20000c2c
 80024d0:	20000c28 	.word	0x20000c28
 80024d4:	20000c14 	.word	0x20000c14
 80024d8:	20000c0c 	.word	0x20000c0c

080024dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <vTaskSuspendAll+0x18>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	3301      	adds	r3, #1
 80024e6:	4a03      	ldr	r2, [pc, #12]	; (80024f4 <vTaskSuspendAll+0x18>)
 80024e8:	6013      	str	r3, [r2, #0]
}
 80024ea:	bf00      	nop
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	20000c30 	.word	0x20000c30

080024f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002502:	2300      	movs	r3, #0
 8002504:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002506:	4b42      	ldr	r3, [pc, #264]	; (8002610 <xTaskResumeAll+0x118>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10a      	bne.n	8002524 <xTaskResumeAll+0x2c>
	__asm volatile
 800250e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002512:	f383 8811 	msr	BASEPRI, r3
 8002516:	f3bf 8f6f 	isb	sy
 800251a:	f3bf 8f4f 	dsb	sy
 800251e:	603b      	str	r3, [r7, #0]
}
 8002520:	bf00      	nop
 8002522:	e7fe      	b.n	8002522 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002524:	f001 f8a2 	bl	800366c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002528:	4b39      	ldr	r3, [pc, #228]	; (8002610 <xTaskResumeAll+0x118>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	3b01      	subs	r3, #1
 800252e:	4a38      	ldr	r2, [pc, #224]	; (8002610 <xTaskResumeAll+0x118>)
 8002530:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002532:	4b37      	ldr	r3, [pc, #220]	; (8002610 <xTaskResumeAll+0x118>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d162      	bne.n	8002600 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800253a:	4b36      	ldr	r3, [pc, #216]	; (8002614 <xTaskResumeAll+0x11c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d05e      	beq.n	8002600 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002542:	e02f      	b.n	80025a4 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002544:	4b34      	ldr	r3, [pc, #208]	; (8002618 <xTaskResumeAll+0x120>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	3318      	adds	r3, #24
 8002550:	4618      	mov	r0, r3
 8002552:	f7ff f883 	bl	800165c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	3304      	adds	r3, #4
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff f87e 	bl	800165c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002564:	4b2d      	ldr	r3, [pc, #180]	; (800261c <xTaskResumeAll+0x124>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d903      	bls.n	8002574 <xTaskResumeAll+0x7c>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002570:	4a2a      	ldr	r2, [pc, #168]	; (800261c <xTaskResumeAll+0x124>)
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4a27      	ldr	r2, [pc, #156]	; (8002620 <xTaskResumeAll+0x128>)
 8002582:	441a      	add	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	3304      	adds	r3, #4
 8002588:	4619      	mov	r1, r3
 800258a:	4610      	mov	r0, r2
 800258c:	f7ff f80b 	bl	80015a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002594:	4b23      	ldr	r3, [pc, #140]	; (8002624 <xTaskResumeAll+0x12c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259a:	429a      	cmp	r2, r3
 800259c:	d302      	bcc.n	80025a4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800259e:	4b22      	ldr	r3, [pc, #136]	; (8002628 <xTaskResumeAll+0x130>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025a4:	4b1c      	ldr	r3, [pc, #112]	; (8002618 <xTaskResumeAll+0x120>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1cb      	bne.n	8002544 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80025b2:	f000 fb55 	bl	8002c60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80025b6:	4b1d      	ldr	r3, [pc, #116]	; (800262c <xTaskResumeAll+0x134>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d010      	beq.n	80025e4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80025c2:	f000 f845 	bl	8002650 <xTaskIncrementTick>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d002      	beq.n	80025d2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80025cc:	4b16      	ldr	r3, [pc, #88]	; (8002628 <xTaskResumeAll+0x130>)
 80025ce:	2201      	movs	r2, #1
 80025d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3b01      	subs	r3, #1
 80025d6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f1      	bne.n	80025c2 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80025de:	4b13      	ldr	r3, [pc, #76]	; (800262c <xTaskResumeAll+0x134>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80025e4:	4b10      	ldr	r3, [pc, #64]	; (8002628 <xTaskResumeAll+0x130>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d009      	beq.n	8002600 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80025ec:	2301      	movs	r3, #1
 80025ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80025f0:	4b0f      	ldr	r3, [pc, #60]	; (8002630 <xTaskResumeAll+0x138>)
 80025f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	f3bf 8f4f 	dsb	sy
 80025fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002600:	f001 f864 	bl	80036cc <vPortExitCritical>

	return xAlreadyYielded;
 8002604:	68bb      	ldr	r3, [r7, #8]
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20000c30 	.word	0x20000c30
 8002614:	20000c08 	.word	0x20000c08
 8002618:	20000bc8 	.word	0x20000bc8
 800261c:	20000c10 	.word	0x20000c10
 8002620:	20000738 	.word	0x20000738
 8002624:	20000734 	.word	0x20000734
 8002628:	20000c1c 	.word	0x20000c1c
 800262c:	20000c18 	.word	0x20000c18
 8002630:	e000ed04 	.word	0xe000ed04

08002634 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800263a:	4b04      	ldr	r3, [pc, #16]	; (800264c <xTaskGetTickCount+0x18>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002640:	687b      	ldr	r3, [r7, #4]
}
 8002642:	4618      	mov	r0, r3
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr
 800264c:	20000c0c 	.word	0x20000c0c

08002650 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002656:	2300      	movs	r3, #0
 8002658:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800265a:	4b51      	ldr	r3, [pc, #324]	; (80027a0 <xTaskIncrementTick+0x150>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2b00      	cmp	r3, #0
 8002660:	f040 808e 	bne.w	8002780 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002664:	4b4f      	ldr	r3, [pc, #316]	; (80027a4 <xTaskIncrementTick+0x154>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	3301      	adds	r3, #1
 800266a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800266c:	4a4d      	ldr	r2, [pc, #308]	; (80027a4 <xTaskIncrementTick+0x154>)
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d120      	bne.n	80026ba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002678:	4b4b      	ldr	r3, [pc, #300]	; (80027a8 <xTaskIncrementTick+0x158>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00a      	beq.n	8002698 <xTaskIncrementTick+0x48>
	__asm volatile
 8002682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002686:	f383 8811 	msr	BASEPRI, r3
 800268a:	f3bf 8f6f 	isb	sy
 800268e:	f3bf 8f4f 	dsb	sy
 8002692:	603b      	str	r3, [r7, #0]
}
 8002694:	bf00      	nop
 8002696:	e7fe      	b.n	8002696 <xTaskIncrementTick+0x46>
 8002698:	4b43      	ldr	r3, [pc, #268]	; (80027a8 <xTaskIncrementTick+0x158>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	4b43      	ldr	r3, [pc, #268]	; (80027ac <xTaskIncrementTick+0x15c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a41      	ldr	r2, [pc, #260]	; (80027a8 <xTaskIncrementTick+0x158>)
 80026a4:	6013      	str	r3, [r2, #0]
 80026a6:	4a41      	ldr	r2, [pc, #260]	; (80027ac <xTaskIncrementTick+0x15c>)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	4b40      	ldr	r3, [pc, #256]	; (80027b0 <xTaskIncrementTick+0x160>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	3301      	adds	r3, #1
 80026b2:	4a3f      	ldr	r2, [pc, #252]	; (80027b0 <xTaskIncrementTick+0x160>)
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	f000 fad3 	bl	8002c60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80026ba:	4b3e      	ldr	r3, [pc, #248]	; (80027b4 <xTaskIncrementTick+0x164>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d34e      	bcc.n	8002762 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80026c4:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <xTaskIncrementTick+0x158>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <xTaskIncrementTick+0x82>
 80026ce:	2301      	movs	r3, #1
 80026d0:	e000      	b.n	80026d4 <xTaskIncrementTick+0x84>
 80026d2:	2300      	movs	r3, #0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d004      	beq.n	80026e2 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026d8:	4b36      	ldr	r3, [pc, #216]	; (80027b4 <xTaskIncrementTick+0x164>)
 80026da:	f04f 32ff 	mov.w	r2, #4294967295
 80026de:	601a      	str	r2, [r3, #0]
					break;
 80026e0:	e03f      	b.n	8002762 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80026e2:	4b31      	ldr	r3, [pc, #196]	; (80027a8 <xTaskIncrementTick+0x158>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d203      	bcs.n	8002702 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80026fa:	4a2e      	ldr	r2, [pc, #184]	; (80027b4 <xTaskIncrementTick+0x164>)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6013      	str	r3, [r2, #0]
						break;
 8002700:	e02f      	b.n	8002762 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	3304      	adds	r3, #4
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe ffa8 	bl	800165c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002710:	2b00      	cmp	r3, #0
 8002712:	d004      	beq.n	800271e <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	3318      	adds	r3, #24
 8002718:	4618      	mov	r0, r3
 800271a:	f7fe ff9f 	bl	800165c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002722:	4b25      	ldr	r3, [pc, #148]	; (80027b8 <xTaskIncrementTick+0x168>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	d903      	bls.n	8002732 <xTaskIncrementTick+0xe2>
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272e:	4a22      	ldr	r2, [pc, #136]	; (80027b8 <xTaskIncrementTick+0x168>)
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002736:	4613      	mov	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	4413      	add	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4a1f      	ldr	r2, [pc, #124]	; (80027bc <xTaskIncrementTick+0x16c>)
 8002740:	441a      	add	r2, r3
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	3304      	adds	r3, #4
 8002746:	4619      	mov	r1, r3
 8002748:	4610      	mov	r0, r2
 800274a:	f7fe ff2c 	bl	80015a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002752:	4b1b      	ldr	r3, [pc, #108]	; (80027c0 <xTaskIncrementTick+0x170>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002758:	429a      	cmp	r2, r3
 800275a:	d3b3      	bcc.n	80026c4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800275c:	2301      	movs	r3, #1
 800275e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002760:	e7b0      	b.n	80026c4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002762:	4b17      	ldr	r3, [pc, #92]	; (80027c0 <xTaskIncrementTick+0x170>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002768:	4914      	ldr	r1, [pc, #80]	; (80027bc <xTaskIncrementTick+0x16c>)
 800276a:	4613      	mov	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	440b      	add	r3, r1
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d907      	bls.n	800278a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800277a:	2301      	movs	r3, #1
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	e004      	b.n	800278a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002780:	4b10      	ldr	r3, [pc, #64]	; (80027c4 <xTaskIncrementTick+0x174>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	3301      	adds	r3, #1
 8002786:	4a0f      	ldr	r2, [pc, #60]	; (80027c4 <xTaskIncrementTick+0x174>)
 8002788:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800278a:	4b0f      	ldr	r3, [pc, #60]	; (80027c8 <xTaskIncrementTick+0x178>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8002792:	2301      	movs	r3, #1
 8002794:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002796:	697b      	ldr	r3, [r7, #20]
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	20000c30 	.word	0x20000c30
 80027a4:	20000c0c 	.word	0x20000c0c
 80027a8:	20000bc0 	.word	0x20000bc0
 80027ac:	20000bc4 	.word	0x20000bc4
 80027b0:	20000c20 	.word	0x20000c20
 80027b4:	20000c28 	.word	0x20000c28
 80027b8:	20000c10 	.word	0x20000c10
 80027bc:	20000738 	.word	0x20000738
 80027c0:	20000734 	.word	0x20000734
 80027c4:	20000c18 	.word	0x20000c18
 80027c8:	20000c1c 	.word	0x20000c1c

080027cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80027d2:	4b27      	ldr	r3, [pc, #156]	; (8002870 <vTaskSwitchContext+0xa4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80027da:	4b26      	ldr	r3, [pc, #152]	; (8002874 <vTaskSwitchContext+0xa8>)
 80027dc:	2201      	movs	r2, #1
 80027de:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80027e0:	e041      	b.n	8002866 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80027e2:	4b24      	ldr	r3, [pc, #144]	; (8002874 <vTaskSwitchContext+0xa8>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80027e8:	4b23      	ldr	r3, [pc, #140]	; (8002878 <vTaskSwitchContext+0xac>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	e010      	b.n	8002812 <vTaskSwitchContext+0x46>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d10a      	bne.n	800280c <vTaskSwitchContext+0x40>
	__asm volatile
 80027f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027fa:	f383 8811 	msr	BASEPRI, r3
 80027fe:	f3bf 8f6f 	isb	sy
 8002802:	f3bf 8f4f 	dsb	sy
 8002806:	607b      	str	r3, [r7, #4]
}
 8002808:	bf00      	nop
 800280a:	e7fe      	b.n	800280a <vTaskSwitchContext+0x3e>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	3b01      	subs	r3, #1
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	491a      	ldr	r1, [pc, #104]	; (800287c <vTaskSwitchContext+0xb0>)
 8002814:	68fa      	ldr	r2, [r7, #12]
 8002816:	4613      	mov	r3, r2
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	4413      	add	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	440b      	add	r3, r1
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d0e4      	beq.n	80027f0 <vTaskSwitchContext+0x24>
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	4613      	mov	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4413      	add	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4a12      	ldr	r2, [pc, #72]	; (800287c <vTaskSwitchContext+0xb0>)
 8002832:	4413      	add	r3, r2
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	605a      	str	r2, [r3, #4]
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	3308      	adds	r3, #8
 8002848:	429a      	cmp	r2, r3
 800284a:	d104      	bne.n	8002856 <vTaskSwitchContext+0x8a>
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	4a08      	ldr	r2, [pc, #32]	; (8002880 <vTaskSwitchContext+0xb4>)
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	4a05      	ldr	r2, [pc, #20]	; (8002878 <vTaskSwitchContext+0xac>)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6013      	str	r3, [r2, #0]
}
 8002866:	bf00      	nop
 8002868:	3714      	adds	r7, #20
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr
 8002870:	20000c30 	.word	0x20000c30
 8002874:	20000c1c 	.word	0x20000c1c
 8002878:	20000c10 	.word	0x20000c10
 800287c:	20000738 	.word	0x20000738
 8002880:	20000734 	.word	0x20000734

08002884 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10a      	bne.n	80028aa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8002894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002898:	f383 8811 	msr	BASEPRI, r3
 800289c:	f3bf 8f6f 	isb	sy
 80028a0:	f3bf 8f4f 	dsb	sy
 80028a4:	60fb      	str	r3, [r7, #12]
}
 80028a6:	bf00      	nop
 80028a8:	e7fe      	b.n	80028a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80028aa:	4b07      	ldr	r3, [pc, #28]	; (80028c8 <vTaskPlaceOnEventList+0x44>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	3318      	adds	r3, #24
 80028b0:	4619      	mov	r1, r3
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7fe fe9a 	bl	80015ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80028b8:	2101      	movs	r1, #1
 80028ba:	6838      	ldr	r0, [r7, #0]
 80028bc:	f000 fa80 	bl	8002dc0 <prvAddCurrentTaskToDelayedList>
}
 80028c0:	bf00      	nop
 80028c2:	3710      	adds	r7, #16
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	20000734 	.word	0x20000734

080028cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d10a      	bne.n	80028f4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80028de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028e2:	f383 8811 	msr	BASEPRI, r3
 80028e6:	f3bf 8f6f 	isb	sy
 80028ea:	f3bf 8f4f 	dsb	sy
 80028ee:	617b      	str	r3, [r7, #20]
}
 80028f0:	bf00      	nop
 80028f2:	e7fe      	b.n	80028f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80028f4:	4b0a      	ldr	r3, [pc, #40]	; (8002920 <vTaskPlaceOnEventListRestricted+0x54>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	3318      	adds	r3, #24
 80028fa:	4619      	mov	r1, r3
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f7fe fe52 	bl	80015a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d002      	beq.n	800290e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8002908:	f04f 33ff 	mov.w	r3, #4294967295
 800290c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800290e:	6879      	ldr	r1, [r7, #4]
 8002910:	68b8      	ldr	r0, [r7, #8]
 8002912:	f000 fa55 	bl	8002dc0 <prvAddCurrentTaskToDelayedList>
	}
 8002916:	bf00      	nop
 8002918:	3718      	adds	r7, #24
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000734 	.word	0x20000734

08002924 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10a      	bne.n	8002950 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800293a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800293e:	f383 8811 	msr	BASEPRI, r3
 8002942:	f3bf 8f6f 	isb	sy
 8002946:	f3bf 8f4f 	dsb	sy
 800294a:	60fb      	str	r3, [r7, #12]
}
 800294c:	bf00      	nop
 800294e:	e7fe      	b.n	800294e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	3318      	adds	r3, #24
 8002954:	4618      	mov	r0, r3
 8002956:	f7fe fe81 	bl	800165c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800295a:	4b1e      	ldr	r3, [pc, #120]	; (80029d4 <xTaskRemoveFromEventList+0xb0>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d11d      	bne.n	800299e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	3304      	adds	r3, #4
 8002966:	4618      	mov	r0, r3
 8002968:	f7fe fe78 	bl	800165c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002970:	4b19      	ldr	r3, [pc, #100]	; (80029d8 <xTaskRemoveFromEventList+0xb4>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d903      	bls.n	8002980 <xTaskRemoveFromEventList+0x5c>
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297c:	4a16      	ldr	r2, [pc, #88]	; (80029d8 <xTaskRemoveFromEventList+0xb4>)
 800297e:	6013      	str	r3, [r2, #0]
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4a13      	ldr	r2, [pc, #76]	; (80029dc <xTaskRemoveFromEventList+0xb8>)
 800298e:	441a      	add	r2, r3
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	3304      	adds	r3, #4
 8002994:	4619      	mov	r1, r3
 8002996:	4610      	mov	r0, r2
 8002998:	f7fe fe05 	bl	80015a6 <vListInsertEnd>
 800299c:	e005      	b.n	80029aa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	3318      	adds	r3, #24
 80029a2:	4619      	mov	r1, r3
 80029a4:	480e      	ldr	r0, [pc, #56]	; (80029e0 <xTaskRemoveFromEventList+0xbc>)
 80029a6:	f7fe fdfe 	bl	80015a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ae:	4b0d      	ldr	r3, [pc, #52]	; (80029e4 <xTaskRemoveFromEventList+0xc0>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d905      	bls.n	80029c4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80029b8:	2301      	movs	r3, #1
 80029ba:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80029bc:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <xTaskRemoveFromEventList+0xc4>)
 80029be:	2201      	movs	r2, #1
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	e001      	b.n	80029c8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80029c8:	697b      	ldr	r3, [r7, #20]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000c30 	.word	0x20000c30
 80029d8:	20000c10 	.word	0x20000c10
 80029dc:	20000738 	.word	0x20000738
 80029e0:	20000bc8 	.word	0x20000bc8
 80029e4:	20000734 	.word	0x20000734
 80029e8:	20000c1c 	.word	0x20000c1c

080029ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80029f4:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <vTaskInternalSetTimeOutState+0x24>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80029fc:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <vTaskInternalSetTimeOutState+0x28>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	605a      	str	r2, [r3, #4]
}
 8002a04:	bf00      	nop
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	20000c20 	.word	0x20000c20
 8002a14:	20000c0c 	.word	0x20000c0c

08002a18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b088      	sub	sp, #32
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d10a      	bne.n	8002a3e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8002a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a2c:	f383 8811 	msr	BASEPRI, r3
 8002a30:	f3bf 8f6f 	isb	sy
 8002a34:	f3bf 8f4f 	dsb	sy
 8002a38:	613b      	str	r3, [r7, #16]
}
 8002a3a:	bf00      	nop
 8002a3c:	e7fe      	b.n	8002a3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10a      	bne.n	8002a5a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8002a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a48:	f383 8811 	msr	BASEPRI, r3
 8002a4c:	f3bf 8f6f 	isb	sy
 8002a50:	f3bf 8f4f 	dsb	sy
 8002a54:	60fb      	str	r3, [r7, #12]
}
 8002a56:	bf00      	nop
 8002a58:	e7fe      	b.n	8002a58 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8002a5a:	f000 fe07 	bl	800366c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002a5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ad4 <xTaskCheckForTimeOut+0xbc>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	69ba      	ldr	r2, [r7, #24]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a76:	d102      	bne.n	8002a7e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	61fb      	str	r3, [r7, #28]
 8002a7c:	e023      	b.n	8002ac6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	4b15      	ldr	r3, [pc, #84]	; (8002ad8 <xTaskCheckForTimeOut+0xc0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d007      	beq.n	8002a9a <xTaskCheckForTimeOut+0x82>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d302      	bcc.n	8002a9a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002a94:	2301      	movs	r3, #1
 8002a96:	61fb      	str	r3, [r7, #28]
 8002a98:	e015      	b.n	8002ac6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	697a      	ldr	r2, [r7, #20]
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d20b      	bcs.n	8002abc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	1ad2      	subs	r2, r2, r3
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f7ff ff9b 	bl	80029ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	e004      	b.n	8002ac6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002ac6:	f000 fe01 	bl	80036cc <vPortExitCritical>

	return xReturn;
 8002aca:	69fb      	ldr	r3, [r7, #28]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3720      	adds	r7, #32
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000c0c 	.word	0x20000c0c
 8002ad8:	20000c20 	.word	0x20000c20

08002adc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002ae0:	4b03      	ldr	r3, [pc, #12]	; (8002af0 <vTaskMissedYield+0x14>)
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	601a      	str	r2, [r3, #0]
}
 8002ae6:	bf00      	nop
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	20000c1c 	.word	0x20000c1c

08002af4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002afc:	f000 f852 	bl	8002ba4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002b00:	4b06      	ldr	r3, [pc, #24]	; (8002b1c <prvIdleTask+0x28>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d9f9      	bls.n	8002afc <prvIdleTask+0x8>
			{
				taskYIELD();
 8002b08:	4b05      	ldr	r3, [pc, #20]	; (8002b20 <prvIdleTask+0x2c>)
 8002b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	f3bf 8f4f 	dsb	sy
 8002b14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002b18:	e7f0      	b.n	8002afc <prvIdleTask+0x8>
 8002b1a:	bf00      	nop
 8002b1c:	20000738 	.word	0x20000738
 8002b20:	e000ed04 	.word	0xe000ed04

08002b24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
 8002b2e:	e00c      	b.n	8002b4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4a12      	ldr	r2, [pc, #72]	; (8002b84 <prvInitialiseTaskLists+0x60>)
 8002b3c:	4413      	add	r3, r2
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe fd06 	bl	8001550 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3301      	adds	r3, #1
 8002b48:	607b      	str	r3, [r7, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2b37      	cmp	r3, #55	; 0x37
 8002b4e:	d9ef      	bls.n	8002b30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002b50:	480d      	ldr	r0, [pc, #52]	; (8002b88 <prvInitialiseTaskLists+0x64>)
 8002b52:	f7fe fcfd 	bl	8001550 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002b56:	480d      	ldr	r0, [pc, #52]	; (8002b8c <prvInitialiseTaskLists+0x68>)
 8002b58:	f7fe fcfa 	bl	8001550 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002b5c:	480c      	ldr	r0, [pc, #48]	; (8002b90 <prvInitialiseTaskLists+0x6c>)
 8002b5e:	f7fe fcf7 	bl	8001550 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002b62:	480c      	ldr	r0, [pc, #48]	; (8002b94 <prvInitialiseTaskLists+0x70>)
 8002b64:	f7fe fcf4 	bl	8001550 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002b68:	480b      	ldr	r0, [pc, #44]	; (8002b98 <prvInitialiseTaskLists+0x74>)
 8002b6a:	f7fe fcf1 	bl	8001550 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <prvInitialiseTaskLists+0x78>)
 8002b70:	4a05      	ldr	r2, [pc, #20]	; (8002b88 <prvInitialiseTaskLists+0x64>)
 8002b72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b74:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <prvInitialiseTaskLists+0x7c>)
 8002b76:	4a05      	ldr	r2, [pc, #20]	; (8002b8c <prvInitialiseTaskLists+0x68>)
 8002b78:	601a      	str	r2, [r3, #0]
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000738 	.word	0x20000738
 8002b88:	20000b98 	.word	0x20000b98
 8002b8c:	20000bac 	.word	0x20000bac
 8002b90:	20000bc8 	.word	0x20000bc8
 8002b94:	20000bdc 	.word	0x20000bdc
 8002b98:	20000bf4 	.word	0x20000bf4
 8002b9c:	20000bc0 	.word	0x20000bc0
 8002ba0:	20000bc4 	.word	0x20000bc4

08002ba4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002baa:	e019      	b.n	8002be0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002bac:	f000 fd5e 	bl	800366c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002bb0:	4b10      	ldr	r3, [pc, #64]	; (8002bf4 <prvCheckTasksWaitingTermination+0x50>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3304      	adds	r3, #4
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe fd4d 	bl	800165c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002bc2:	4b0d      	ldr	r3, [pc, #52]	; (8002bf8 <prvCheckTasksWaitingTermination+0x54>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	4a0b      	ldr	r2, [pc, #44]	; (8002bf8 <prvCheckTasksWaitingTermination+0x54>)
 8002bca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002bcc:	4b0b      	ldr	r3, [pc, #44]	; (8002bfc <prvCheckTasksWaitingTermination+0x58>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	4a0a      	ldr	r2, [pc, #40]	; (8002bfc <prvCheckTasksWaitingTermination+0x58>)
 8002bd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002bd6:	f000 fd79 	bl	80036cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f810 	bl	8002c00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002be0:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <prvCheckTasksWaitingTermination+0x58>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1e1      	bne.n	8002bac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002be8:	bf00      	nop
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	20000bdc 	.word	0x20000bdc
 8002bf8:	20000c08 	.word	0x20000c08
 8002bfc:	20000bf0 	.word	0x20000bf0

08002c00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d108      	bne.n	8002c24 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 feec 	bl	80039f4 <vPortFree>
				vPortFree( pxTCB );
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 fee9 	bl	80039f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002c22:	e018      	b.n	8002c56 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d103      	bne.n	8002c36 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 fee0 	bl	80039f4 <vPortFree>
	}
 8002c34:	e00f      	b.n	8002c56 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d00a      	beq.n	8002c56 <prvDeleteTCB+0x56>
	__asm volatile
 8002c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c44:	f383 8811 	msr	BASEPRI, r3
 8002c48:	f3bf 8f6f 	isb	sy
 8002c4c:	f3bf 8f4f 	dsb	sy
 8002c50:	60fb      	str	r3, [r7, #12]
}
 8002c52:	bf00      	nop
 8002c54:	e7fe      	b.n	8002c54 <prvDeleteTCB+0x54>
	}
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c66:	4b0e      	ldr	r3, [pc, #56]	; (8002ca0 <prvResetNextTaskUnblockTime+0x40>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <prvResetNextTaskUnblockTime+0x14>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <prvResetNextTaskUnblockTime+0x16>
 8002c74:	2300      	movs	r3, #0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d004      	beq.n	8002c84 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <prvResetNextTaskUnblockTime+0x44>)
 8002c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c80:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002c82:	e008      	b.n	8002c96 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <prvResetNextTaskUnblockTime+0x40>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	4a04      	ldr	r2, [pc, #16]	; (8002ca4 <prvResetNextTaskUnblockTime+0x44>)
 8002c94:	6013      	str	r3, [r2, #0]
}
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr
 8002ca0:	20000bc0 	.word	0x20000bc0
 8002ca4:	20000c28 	.word	0x20000c28

08002ca8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002cae:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <xTaskGetSchedulerState+0x34>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d102      	bne.n	8002cbc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	607b      	str	r3, [r7, #4]
 8002cba:	e008      	b.n	8002cce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cbc:	4b08      	ldr	r3, [pc, #32]	; (8002ce0 <xTaskGetSchedulerState+0x38>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d102      	bne.n	8002cca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	607b      	str	r3, [r7, #4]
 8002cc8:	e001      	b.n	8002cce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002cce:	687b      	ldr	r3, [r7, #4]
	}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	20000c14 	.word	0x20000c14
 8002ce0:	20000c30 	.word	0x20000c30

08002ce4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d056      	beq.n	8002da8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8002cfa:	4b2e      	ldr	r3, [pc, #184]	; (8002db4 <xTaskPriorityDisinherit+0xd0>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d00a      	beq.n	8002d1a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8002d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d08:	f383 8811 	msr	BASEPRI, r3
 8002d0c:	f3bf 8f6f 	isb	sy
 8002d10:	f3bf 8f4f 	dsb	sy
 8002d14:	60fb      	str	r3, [r7, #12]
}
 8002d16:	bf00      	nop
 8002d18:	e7fe      	b.n	8002d18 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10a      	bne.n	8002d38 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8002d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d26:	f383 8811 	msr	BASEPRI, r3
 8002d2a:	f3bf 8f6f 	isb	sy
 8002d2e:	f3bf 8f4f 	dsb	sy
 8002d32:	60bb      	str	r3, [r7, #8]
}
 8002d34:	bf00      	nop
 8002d36:	e7fe      	b.n	8002d36 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d3c:	1e5a      	subs	r2, r3, #1
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d02c      	beq.n	8002da8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d128      	bne.n	8002da8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	3304      	adds	r3, #4
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe fc7e 	bl	800165c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d6c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d78:	4b0f      	ldr	r3, [pc, #60]	; (8002db8 <xTaskPriorityDisinherit+0xd4>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d903      	bls.n	8002d88 <xTaskPriorityDisinherit+0xa4>
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d84:	4a0c      	ldr	r2, [pc, #48]	; (8002db8 <xTaskPriorityDisinherit+0xd4>)
 8002d86:	6013      	str	r3, [r2, #0]
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4a09      	ldr	r2, [pc, #36]	; (8002dbc <xTaskPriorityDisinherit+0xd8>)
 8002d96:	441a      	add	r2, r3
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	3304      	adds	r3, #4
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	4610      	mov	r0, r2
 8002da0:	f7fe fc01 	bl	80015a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002da4:	2301      	movs	r3, #1
 8002da6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002da8:	697b      	ldr	r3, [r7, #20]
	}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3718      	adds	r7, #24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20000734 	.word	0x20000734
 8002db8:	20000c10 	.word	0x20000c10
 8002dbc:	20000738 	.word	0x20000738

08002dc0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002dca:	4b21      	ldr	r3, [pc, #132]	; (8002e50 <prvAddCurrentTaskToDelayedList+0x90>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002dd0:	4b20      	ldr	r3, [pc, #128]	; (8002e54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	3304      	adds	r3, #4
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe fc40 	bl	800165c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de2:	d10a      	bne.n	8002dfa <prvAddCurrentTaskToDelayedList+0x3a>
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d007      	beq.n	8002dfa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002dea:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	3304      	adds	r3, #4
 8002df0:	4619      	mov	r1, r3
 8002df2:	4819      	ldr	r0, [pc, #100]	; (8002e58 <prvAddCurrentTaskToDelayedList+0x98>)
 8002df4:	f7fe fbd7 	bl	80015a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002df8:	e026      	b.n	8002e48 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002dfa:	68fa      	ldr	r2, [r7, #12]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4413      	add	r3, r2
 8002e00:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002e02:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002e0a:	68ba      	ldr	r2, [r7, #8]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d209      	bcs.n	8002e26 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e12:	4b12      	ldr	r3, [pc, #72]	; (8002e5c <prvAddCurrentTaskToDelayedList+0x9c>)
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4610      	mov	r0, r2
 8002e20:	f7fe fbe4 	bl	80015ec <vListInsert>
}
 8002e24:	e010      	b.n	8002e48 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e26:	4b0e      	ldr	r3, [pc, #56]	; (8002e60 <prvAddCurrentTaskToDelayedList+0xa0>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	4b0a      	ldr	r3, [pc, #40]	; (8002e54 <prvAddCurrentTaskToDelayedList+0x94>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	4610      	mov	r0, r2
 8002e34:	f7fe fbda 	bl	80015ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002e38:	4b0a      	ldr	r3, [pc, #40]	; (8002e64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d202      	bcs.n	8002e48 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8002e42:	4a08      	ldr	r2, [pc, #32]	; (8002e64 <prvAddCurrentTaskToDelayedList+0xa4>)
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	6013      	str	r3, [r2, #0]
}
 8002e48:	bf00      	nop
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	20000c0c 	.word	0x20000c0c
 8002e54:	20000734 	.word	0x20000734
 8002e58:	20000bf4 	.word	0x20000bf4
 8002e5c:	20000bc4 	.word	0x20000bc4
 8002e60:	20000bc0 	.word	0x20000bc0
 8002e64:	20000c28 	.word	0x20000c28

08002e68 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b08a      	sub	sp, #40	; 0x28
 8002e6c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002e72:	f000 facb 	bl	800340c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002e76:	4b1c      	ldr	r3, [pc, #112]	; (8002ee8 <xTimerCreateTimerTask+0x80>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d021      	beq.n	8002ec2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8002e86:	1d3a      	adds	r2, r7, #4
 8002e88:	f107 0108 	add.w	r1, r7, #8
 8002e8c:	f107 030c 	add.w	r3, r7, #12
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7fe fb43 	bl	800151c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	68fa      	ldr	r2, [r7, #12]
 8002e9c:	9202      	str	r2, [sp, #8]
 8002e9e:	9301      	str	r3, [sp, #4]
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	460a      	mov	r2, r1
 8002ea8:	4910      	ldr	r1, [pc, #64]	; (8002eec <xTimerCreateTimerTask+0x84>)
 8002eaa:	4811      	ldr	r0, [pc, #68]	; (8002ef0 <xTimerCreateTimerTask+0x88>)
 8002eac:	f7ff f8e4 	bl	8002078 <xTaskCreateStatic>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	4a10      	ldr	r2, [pc, #64]	; (8002ef4 <xTimerCreateTimerTask+0x8c>)
 8002eb4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8002eb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <xTimerCreateTimerTask+0x8c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10a      	bne.n	8002ede <xTimerCreateTimerTask+0x76>
	__asm volatile
 8002ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ecc:	f383 8811 	msr	BASEPRI, r3
 8002ed0:	f3bf 8f6f 	isb	sy
 8002ed4:	f3bf 8f4f 	dsb	sy
 8002ed8:	613b      	str	r3, [r7, #16]
}
 8002eda:	bf00      	nop
 8002edc:	e7fe      	b.n	8002edc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8002ede:	697b      	ldr	r3, [r7, #20]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3718      	adds	r7, #24
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	20000c64 	.word	0x20000c64
 8002eec:	08003cc0 	.word	0x08003cc0
 8002ef0:	08003015 	.word	0x08003015
 8002ef4:	20000c68 	.word	0x20000c68

08002ef8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b08a      	sub	sp, #40	; 0x28
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
 8002f04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8002f06:	2300      	movs	r3, #0
 8002f08:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d10a      	bne.n	8002f26 <xTimerGenericCommand+0x2e>
	__asm volatile
 8002f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f14:	f383 8811 	msr	BASEPRI, r3
 8002f18:	f3bf 8f6f 	isb	sy
 8002f1c:	f3bf 8f4f 	dsb	sy
 8002f20:	623b      	str	r3, [r7, #32]
}
 8002f22:	bf00      	nop
 8002f24:	e7fe      	b.n	8002f24 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002f26:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <xTimerGenericCommand+0x98>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d02a      	beq.n	8002f84 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	2b05      	cmp	r3, #5
 8002f3e:	dc18      	bgt.n	8002f72 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002f40:	f7ff feb2 	bl	8002ca8 <xTaskGetSchedulerState>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d109      	bne.n	8002f5e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002f4a:	4b11      	ldr	r3, [pc, #68]	; (8002f90 <xTimerGenericCommand+0x98>)
 8002f4c:	6818      	ldr	r0, [r3, #0]
 8002f4e:	f107 0110 	add.w	r1, r7, #16
 8002f52:	2300      	movs	r3, #0
 8002f54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f56:	f7fe fcad 	bl	80018b4 <xQueueGenericSend>
 8002f5a:	6278      	str	r0, [r7, #36]	; 0x24
 8002f5c:	e012      	b.n	8002f84 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002f5e:	4b0c      	ldr	r3, [pc, #48]	; (8002f90 <xTimerGenericCommand+0x98>)
 8002f60:	6818      	ldr	r0, [r3, #0]
 8002f62:	f107 0110 	add.w	r1, r7, #16
 8002f66:	2300      	movs	r3, #0
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f7fe fca3 	bl	80018b4 <xQueueGenericSend>
 8002f6e:	6278      	str	r0, [r7, #36]	; 0x24
 8002f70:	e008      	b.n	8002f84 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002f72:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <xTimerGenericCommand+0x98>)
 8002f74:	6818      	ldr	r0, [r3, #0]
 8002f76:	f107 0110 	add.w	r1, r7, #16
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	f7fe fd97 	bl	8001ab0 <xQueueGenericSendFromISR>
 8002f82:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3728      	adds	r7, #40	; 0x28
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	20000c64 	.word	0x20000c64

08002f94 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af02      	add	r7, sp, #8
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002f9e:	4b1c      	ldr	r3, [pc, #112]	; (8003010 <prvProcessExpiredTimer+0x7c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	3304      	adds	r3, #4
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe fb55 	bl	800165c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	69db      	ldr	r3, [r3, #28]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d122      	bne.n	8003000 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	699a      	ldr	r2, [r3, #24]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	18d1      	adds	r1, r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	683a      	ldr	r2, [r7, #0]
 8002fc6:	6978      	ldr	r0, [r7, #20]
 8002fc8:	f000 f8c8 	bl	800315c <prvInsertTimerInActiveList>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d016      	beq.n	8003000 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	9300      	str	r3, [sp, #0]
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	2100      	movs	r1, #0
 8002fdc:	6978      	ldr	r0, [r7, #20]
 8002fde:	f7ff ff8b 	bl	8002ef8 <xTimerGenericCommand>
 8002fe2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10a      	bne.n	8003000 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8002fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fee:	f383 8811 	msr	BASEPRI, r3
 8002ff2:	f3bf 8f6f 	isb	sy
 8002ff6:	f3bf 8f4f 	dsb	sy
 8002ffa:	60fb      	str	r3, [r7, #12]
}
 8002ffc:	bf00      	nop
 8002ffe:	e7fe      	b.n	8002ffe <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003004:	6978      	ldr	r0, [r7, #20]
 8003006:	4798      	blx	r3
}
 8003008:	bf00      	nop
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20000c5c 	.word	0x20000c5c

08003014 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800301c:	f107 0308 	add.w	r3, r7, #8
 8003020:	4618      	mov	r0, r3
 8003022:	f000 f857 	bl	80030d4 <prvGetNextExpireTime>
 8003026:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	4619      	mov	r1, r3
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 f803 	bl	8003038 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003032:	f000 f8d5 	bl	80031e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003036:	e7f1      	b.n	800301c <prvTimerTask+0x8>

08003038 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003042:	f7ff fa4b 	bl	80024dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003046:	f107 0308 	add.w	r3, r7, #8
 800304a:	4618      	mov	r0, r3
 800304c:	f000 f866 	bl	800311c <prvSampleTimeNow>
 8003050:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d130      	bne.n	80030ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10a      	bne.n	8003074 <prvProcessTimerOrBlockTask+0x3c>
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	429a      	cmp	r2, r3
 8003064:	d806      	bhi.n	8003074 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003066:	f7ff fa47 	bl	80024f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800306a:	68f9      	ldr	r1, [r7, #12]
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7ff ff91 	bl	8002f94 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003072:	e024      	b.n	80030be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d008      	beq.n	800308c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800307a:	4b13      	ldr	r3, [pc, #76]	; (80030c8 <prvProcessTimerOrBlockTask+0x90>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	bf0c      	ite	eq
 8003084:	2301      	moveq	r3, #1
 8003086:	2300      	movne	r3, #0
 8003088:	b2db      	uxtb	r3, r3
 800308a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800308c:	4b0f      	ldr	r3, [pc, #60]	; (80030cc <prvProcessTimerOrBlockTask+0x94>)
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	4619      	mov	r1, r3
 800309a:	f7fe ffb9 	bl	8002010 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800309e:	f7ff fa2b 	bl	80024f8 <xTaskResumeAll>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10a      	bne.n	80030be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80030a8:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <prvProcessTimerOrBlockTask+0x98>)
 80030aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	f3bf 8f4f 	dsb	sy
 80030b4:	f3bf 8f6f 	isb	sy
}
 80030b8:	e001      	b.n	80030be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80030ba:	f7ff fa1d 	bl	80024f8 <xTaskResumeAll>
}
 80030be:	bf00      	nop
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	20000c60 	.word	0x20000c60
 80030cc:	20000c64 	.word	0x20000c64
 80030d0:	e000ed04 	.word	0xe000ed04

080030d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80030d4:	b480      	push	{r7}
 80030d6:	b085      	sub	sp, #20
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80030dc:	4b0e      	ldr	r3, [pc, #56]	; (8003118 <prvGetNextExpireTime+0x44>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	bf0c      	ite	eq
 80030e6:	2301      	moveq	r3, #1
 80030e8:	2300      	movne	r3, #0
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	461a      	mov	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d105      	bne.n	8003106 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80030fa:	4b07      	ldr	r3, [pc, #28]	; (8003118 <prvGetNextExpireTime+0x44>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	e001      	b.n	800310a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003106:	2300      	movs	r3, #0
 8003108:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800310a:	68fb      	ldr	r3, [r7, #12]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	20000c5c 	.word	0x20000c5c

0800311c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003124:	f7ff fa86 	bl	8002634 <xTaskGetTickCount>
 8003128:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800312a:	4b0b      	ldr	r3, [pc, #44]	; (8003158 <prvSampleTimeNow+0x3c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	429a      	cmp	r2, r3
 8003132:	d205      	bcs.n	8003140 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003134:	f000 f908 	bl	8003348 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e002      	b.n	8003146 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003146:	4a04      	ldr	r2, [pc, #16]	; (8003158 <prvSampleTimeNow+0x3c>)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800314c:	68fb      	ldr	r3, [r7, #12]
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	20000c6c 	.word	0x20000c6c

0800315c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	429a      	cmp	r2, r3
 8003180:	d812      	bhi.n	80031a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	1ad2      	subs	r2, r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	429a      	cmp	r2, r3
 800318e:	d302      	bcc.n	8003196 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003190:	2301      	movs	r3, #1
 8003192:	617b      	str	r3, [r7, #20]
 8003194:	e01b      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <prvInsertTimerInActiveList+0x7c>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	3304      	adds	r3, #4
 800319e:	4619      	mov	r1, r3
 80031a0:	4610      	mov	r0, r2
 80031a2:	f7fe fa23 	bl	80015ec <vListInsert>
 80031a6:	e012      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d206      	bcs.n	80031be <prvInsertTimerInActiveList+0x62>
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d302      	bcc.n	80031be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80031b8:	2301      	movs	r3, #1
 80031ba:	617b      	str	r3, [r7, #20]
 80031bc:	e007      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80031be:	4b07      	ldr	r3, [pc, #28]	; (80031dc <prvInsertTimerInActiveList+0x80>)
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	3304      	adds	r3, #4
 80031c6:	4619      	mov	r1, r3
 80031c8:	4610      	mov	r0, r2
 80031ca:	f7fe fa0f 	bl	80015ec <vListInsert>
		}
	}

	return xProcessTimerNow;
 80031ce:	697b      	ldr	r3, [r7, #20]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	20000c60 	.word	0x20000c60
 80031dc:	20000c5c 	.word	0x20000c5c

080031e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b08e      	sub	sp, #56	; 0x38
 80031e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80031e6:	e09d      	b.n	8003324 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	da18      	bge.n	8003220 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80031ee:	1d3b      	adds	r3, r7, #4
 80031f0:	3304      	adds	r3, #4
 80031f2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80031f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10a      	bne.n	8003210 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80031fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031fe:	f383 8811 	msr	BASEPRI, r3
 8003202:	f3bf 8f6f 	isb	sy
 8003206:	f3bf 8f4f 	dsb	sy
 800320a:	61fb      	str	r3, [r7, #28]
}
 800320c:	bf00      	nop
 800320e:	e7fe      	b.n	800320e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003216:	6850      	ldr	r0, [r2, #4]
 8003218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800321a:	6892      	ldr	r2, [r2, #8]
 800321c:	4611      	mov	r1, r2
 800321e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	db7e      	blt.n	8003324 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800322a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d004      	beq.n	800323c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003234:	3304      	adds	r3, #4
 8003236:	4618      	mov	r0, r3
 8003238:	f7fe fa10 	bl	800165c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800323c:	463b      	mov	r3, r7
 800323e:	4618      	mov	r0, r3
 8003240:	f7ff ff6c 	bl	800311c <prvSampleTimeNow>
 8003244:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b09      	cmp	r3, #9
 800324a:	d86a      	bhi.n	8003322 <prvProcessReceivedCommands+0x142>
 800324c:	a201      	add	r2, pc, #4	; (adr r2, 8003254 <prvProcessReceivedCommands+0x74>)
 800324e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003252:	bf00      	nop
 8003254:	0800327d 	.word	0x0800327d
 8003258:	0800327d 	.word	0x0800327d
 800325c:	0800327d 	.word	0x0800327d
 8003260:	08003325 	.word	0x08003325
 8003264:	080032d9 	.word	0x080032d9
 8003268:	08003311 	.word	0x08003311
 800326c:	0800327d 	.word	0x0800327d
 8003270:	0800327d 	.word	0x0800327d
 8003274:	08003325 	.word	0x08003325
 8003278:	080032d9 	.word	0x080032d9
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800327c:	68ba      	ldr	r2, [r7, #8]
 800327e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	18d1      	adds	r1, r2, r3
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003288:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800328a:	f7ff ff67 	bl	800315c <prvInsertTimerInActiveList>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d047      	beq.n	8003324 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800329a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800329c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800329e:	69db      	ldr	r3, [r3, #28]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d13f      	bne.n	8003324 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	441a      	add	r2, r3
 80032ac:	2300      	movs	r3, #0
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	2300      	movs	r3, #0
 80032b2:	2100      	movs	r1, #0
 80032b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032b6:	f7ff fe1f 	bl	8002ef8 <xTimerGenericCommand>
 80032ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80032bc:	6a3b      	ldr	r3, [r7, #32]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d130      	bne.n	8003324 <prvProcessReceivedCommands+0x144>
	__asm volatile
 80032c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c6:	f383 8811 	msr	BASEPRI, r3
 80032ca:	f3bf 8f6f 	isb	sy
 80032ce:	f3bf 8f4f 	dsb	sy
 80032d2:	61bb      	str	r3, [r7, #24]
}
 80032d4:	bf00      	nop
 80032d6:	e7fe      	b.n	80032d6 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032dc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80032de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10a      	bne.n	80032fc <prvProcessReceivedCommands+0x11c>
	__asm volatile
 80032e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ea:	f383 8811 	msr	BASEPRI, r3
 80032ee:	f3bf 8f6f 	isb	sy
 80032f2:	f3bf 8f4f 	dsb	sy
 80032f6:	617b      	str	r3, [r7, #20]
}
 80032f8:	bf00      	nop
 80032fa:	e7fe      	b.n	80032fa <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80032fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032fe:	699a      	ldr	r2, [r3, #24]
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	18d1      	adds	r1, r2, r3
 8003304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003306:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003308:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800330a:	f7ff ff27 	bl	800315c <prvInsertTimerInActiveList>
					break;
 800330e:	e009      	b.n	8003324 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003312:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d104      	bne.n	8003324 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800331a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800331c:	f000 fb6a 	bl	80039f4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003320:	e000      	b.n	8003324 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 8003322:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003324:	4b07      	ldr	r3, [pc, #28]	; (8003344 <prvProcessReceivedCommands+0x164>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	1d39      	adds	r1, r7, #4
 800332a:	2200      	movs	r2, #0
 800332c:	4618      	mov	r0, r3
 800332e:	f7fe fc57 	bl	8001be0 <xQueueReceive>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	f47f af57 	bne.w	80031e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800333a:	bf00      	nop
 800333c:	bf00      	nop
 800333e:	3730      	adds	r7, #48	; 0x30
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20000c64 	.word	0x20000c64

08003348 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800334e:	e045      	b.n	80033dc <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003350:	4b2c      	ldr	r3, [pc, #176]	; (8003404 <prvSwitchTimerLists+0xbc>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800335a:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <prvSwitchTimerLists+0xbc>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	68db      	ldr	r3, [r3, #12]
 8003362:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	3304      	adds	r3, #4
 8003368:	4618      	mov	r0, r3
 800336a:	f7fe f977 	bl	800165c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d12e      	bne.n	80033dc <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	693a      	ldr	r2, [r7, #16]
 8003384:	4413      	add	r3, r2
 8003386:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	429a      	cmp	r2, r3
 800338e:	d90e      	bls.n	80033ae <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800339c:	4b19      	ldr	r3, [pc, #100]	; (8003404 <prvSwitchTimerLists+0xbc>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	3304      	adds	r3, #4
 80033a4:	4619      	mov	r1, r3
 80033a6:	4610      	mov	r0, r2
 80033a8:	f7fe f920 	bl	80015ec <vListInsert>
 80033ac:	e016      	b.n	80033dc <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80033ae:	2300      	movs	r3, #0
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	2300      	movs	r3, #0
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	2100      	movs	r1, #0
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f7ff fd9d 	bl	8002ef8 <xTimerGenericCommand>
 80033be:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d10a      	bne.n	80033dc <prvSwitchTimerLists+0x94>
	__asm volatile
 80033c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ca:	f383 8811 	msr	BASEPRI, r3
 80033ce:	f3bf 8f6f 	isb	sy
 80033d2:	f3bf 8f4f 	dsb	sy
 80033d6:	603b      	str	r3, [r7, #0]
}
 80033d8:	bf00      	nop
 80033da:	e7fe      	b.n	80033da <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80033dc:	4b09      	ldr	r3, [pc, #36]	; (8003404 <prvSwitchTimerLists+0xbc>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1b4      	bne.n	8003350 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80033e6:	4b07      	ldr	r3, [pc, #28]	; (8003404 <prvSwitchTimerLists+0xbc>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80033ec:	4b06      	ldr	r3, [pc, #24]	; (8003408 <prvSwitchTimerLists+0xc0>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a04      	ldr	r2, [pc, #16]	; (8003404 <prvSwitchTimerLists+0xbc>)
 80033f2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80033f4:	4a04      	ldr	r2, [pc, #16]	; (8003408 <prvSwitchTimerLists+0xc0>)
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	6013      	str	r3, [r2, #0]
}
 80033fa:	bf00      	nop
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	20000c5c 	.word	0x20000c5c
 8003408:	20000c60 	.word	0x20000c60

0800340c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003412:	f000 f92b 	bl	800366c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003416:	4b15      	ldr	r3, [pc, #84]	; (800346c <prvCheckForValidListAndQueue+0x60>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d120      	bne.n	8003460 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800341e:	4814      	ldr	r0, [pc, #80]	; (8003470 <prvCheckForValidListAndQueue+0x64>)
 8003420:	f7fe f896 	bl	8001550 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003424:	4813      	ldr	r0, [pc, #76]	; (8003474 <prvCheckForValidListAndQueue+0x68>)
 8003426:	f7fe f893 	bl	8001550 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800342a:	4b13      	ldr	r3, [pc, #76]	; (8003478 <prvCheckForValidListAndQueue+0x6c>)
 800342c:	4a10      	ldr	r2, [pc, #64]	; (8003470 <prvCheckForValidListAndQueue+0x64>)
 800342e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003430:	4b12      	ldr	r3, [pc, #72]	; (800347c <prvCheckForValidListAndQueue+0x70>)
 8003432:	4a10      	ldr	r2, [pc, #64]	; (8003474 <prvCheckForValidListAndQueue+0x68>)
 8003434:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003436:	2300      	movs	r3, #0
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	4b11      	ldr	r3, [pc, #68]	; (8003480 <prvCheckForValidListAndQueue+0x74>)
 800343c:	4a11      	ldr	r2, [pc, #68]	; (8003484 <prvCheckForValidListAndQueue+0x78>)
 800343e:	2110      	movs	r1, #16
 8003440:	200a      	movs	r0, #10
 8003442:	f7fe f99d 	bl	8001780 <xQueueGenericCreateStatic>
 8003446:	4603      	mov	r3, r0
 8003448:	4a08      	ldr	r2, [pc, #32]	; (800346c <prvCheckForValidListAndQueue+0x60>)
 800344a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800344c:	4b07      	ldr	r3, [pc, #28]	; (800346c <prvCheckForValidListAndQueue+0x60>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003454:	4b05      	ldr	r3, [pc, #20]	; (800346c <prvCheckForValidListAndQueue+0x60>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	490b      	ldr	r1, [pc, #44]	; (8003488 <prvCheckForValidListAndQueue+0x7c>)
 800345a:	4618      	mov	r0, r3
 800345c:	f7fe fdb0 	bl	8001fc0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003460:	f000 f934 	bl	80036cc <vPortExitCritical>
}
 8003464:	bf00      	nop
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20000c64 	.word	0x20000c64
 8003470:	20000c34 	.word	0x20000c34
 8003474:	20000c48 	.word	0x20000c48
 8003478:	20000c5c 	.word	0x20000c5c
 800347c:	20000c60 	.word	0x20000c60
 8003480:	20000d10 	.word	0x20000d10
 8003484:	20000c70 	.word	0x20000c70
 8003488:	08003cc8 	.word	0x08003cc8

0800348c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	3b04      	subs	r3, #4
 800349c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80034a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	3b04      	subs	r3, #4
 80034aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	f023 0201 	bic.w	r2, r3, #1
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	3b04      	subs	r3, #4
 80034ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80034bc:	4a08      	ldr	r2, [pc, #32]	; (80034e0 <pxPortInitialiseStack+0x54>)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	3b14      	subs	r3, #20
 80034c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	3b20      	subs	r3, #32
 80034d2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80034d4:	68fb      	ldr	r3, [r7, #12]
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3714      	adds	r7, #20
 80034da:	46bd      	mov	sp, r7
 80034dc:	bc80      	pop	{r7}
 80034de:	4770      	bx	lr
 80034e0:	080034e5 	.word	0x080034e5

080034e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80034ea:	2300      	movs	r3, #0
 80034ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80034ee:	4b12      	ldr	r3, [pc, #72]	; (8003538 <prvTaskExitError+0x54>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f6:	d00a      	beq.n	800350e <prvTaskExitError+0x2a>
	__asm volatile
 80034f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034fc:	f383 8811 	msr	BASEPRI, r3
 8003500:	f3bf 8f6f 	isb	sy
 8003504:	f3bf 8f4f 	dsb	sy
 8003508:	60fb      	str	r3, [r7, #12]
}
 800350a:	bf00      	nop
 800350c:	e7fe      	b.n	800350c <prvTaskExitError+0x28>
	__asm volatile
 800350e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003512:	f383 8811 	msr	BASEPRI, r3
 8003516:	f3bf 8f6f 	isb	sy
 800351a:	f3bf 8f4f 	dsb	sy
 800351e:	60bb      	str	r3, [r7, #8]
}
 8003520:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003522:	bf00      	nop
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d0fc      	beq.n	8003524 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800352a:	bf00      	nop
 800352c:	bf00      	nop
 800352e:	3714      	adds	r7, #20
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	2000000c 	.word	0x2000000c
 800353c:	00000000 	.word	0x00000000

08003540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003540:	4b07      	ldr	r3, [pc, #28]	; (8003560 <pxCurrentTCBConst2>)
 8003542:	6819      	ldr	r1, [r3, #0]
 8003544:	6808      	ldr	r0, [r1, #0]
 8003546:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800354a:	f380 8809 	msr	PSP, r0
 800354e:	f3bf 8f6f 	isb	sy
 8003552:	f04f 0000 	mov.w	r0, #0
 8003556:	f380 8811 	msr	BASEPRI, r0
 800355a:	f04e 0e0d 	orr.w	lr, lr, #13
 800355e:	4770      	bx	lr

08003560 <pxCurrentTCBConst2>:
 8003560:	20000734 	.word	0x20000734
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003564:	bf00      	nop
 8003566:	bf00      	nop

08003568 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003568:	4806      	ldr	r0, [pc, #24]	; (8003584 <prvPortStartFirstTask+0x1c>)
 800356a:	6800      	ldr	r0, [r0, #0]
 800356c:	6800      	ldr	r0, [r0, #0]
 800356e:	f380 8808 	msr	MSP, r0
 8003572:	b662      	cpsie	i
 8003574:	b661      	cpsie	f
 8003576:	f3bf 8f4f 	dsb	sy
 800357a:	f3bf 8f6f 	isb	sy
 800357e:	df00      	svc	0
 8003580:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003582:	bf00      	nop
 8003584:	e000ed08 	.word	0xe000ed08

08003588 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800358e:	4b32      	ldr	r3, [pc, #200]	; (8003658 <xPortStartScheduler+0xd0>)
 8003590:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	b2db      	uxtb	r3, r3
 8003598:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	22ff      	movs	r2, #255	; 0xff
 800359e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80035a8:	78fb      	ldrb	r3, [r7, #3]
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	4b2a      	ldr	r3, [pc, #168]	; (800365c <xPortStartScheduler+0xd4>)
 80035b4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80035b6:	4b2a      	ldr	r3, [pc, #168]	; (8003660 <xPortStartScheduler+0xd8>)
 80035b8:	2207      	movs	r2, #7
 80035ba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035bc:	e009      	b.n	80035d2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80035be:	4b28      	ldr	r3, [pc, #160]	; (8003660 <xPortStartScheduler+0xd8>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	3b01      	subs	r3, #1
 80035c4:	4a26      	ldr	r2, [pc, #152]	; (8003660 <xPortStartScheduler+0xd8>)
 80035c6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80035c8:	78fb      	ldrb	r3, [r7, #3]
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035d2:	78fb      	ldrb	r3, [r7, #3]
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035da:	2b80      	cmp	r3, #128	; 0x80
 80035dc:	d0ef      	beq.n	80035be <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80035de:	4b20      	ldr	r3, [pc, #128]	; (8003660 <xPortStartScheduler+0xd8>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f1c3 0307 	rsb	r3, r3, #7
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	d00a      	beq.n	8003600 <xPortStartScheduler+0x78>
	__asm volatile
 80035ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ee:	f383 8811 	msr	BASEPRI, r3
 80035f2:	f3bf 8f6f 	isb	sy
 80035f6:	f3bf 8f4f 	dsb	sy
 80035fa:	60bb      	str	r3, [r7, #8]
}
 80035fc:	bf00      	nop
 80035fe:	e7fe      	b.n	80035fe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003600:	4b17      	ldr	r3, [pc, #92]	; (8003660 <xPortStartScheduler+0xd8>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	4a16      	ldr	r2, [pc, #88]	; (8003660 <xPortStartScheduler+0xd8>)
 8003608:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800360a:	4b15      	ldr	r3, [pc, #84]	; (8003660 <xPortStartScheduler+0xd8>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003612:	4a13      	ldr	r2, [pc, #76]	; (8003660 <xPortStartScheduler+0xd8>)
 8003614:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	b2da      	uxtb	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800361e:	4b11      	ldr	r3, [pc, #68]	; (8003664 <xPortStartScheduler+0xdc>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a10      	ldr	r2, [pc, #64]	; (8003664 <xPortStartScheduler+0xdc>)
 8003624:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003628:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800362a:	4b0e      	ldr	r3, [pc, #56]	; (8003664 <xPortStartScheduler+0xdc>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a0d      	ldr	r2, [pc, #52]	; (8003664 <xPortStartScheduler+0xdc>)
 8003630:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003634:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003636:	f000 f8b9 	bl	80037ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800363a:	4b0b      	ldr	r3, [pc, #44]	; (8003668 <xPortStartScheduler+0xe0>)
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003640:	f7ff ff92 	bl	8003568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003644:	f7ff f8c2 	bl	80027cc <vTaskSwitchContext>
	prvTaskExitError();
 8003648:	f7ff ff4c 	bl	80034e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	e000e400 	.word	0xe000e400
 800365c:	20000d60 	.word	0x20000d60
 8003660:	20000d64 	.word	0x20000d64
 8003664:	e000ed20 	.word	0xe000ed20
 8003668:	2000000c 	.word	0x2000000c

0800366c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
	__asm volatile
 8003672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003676:	f383 8811 	msr	BASEPRI, r3
 800367a:	f3bf 8f6f 	isb	sy
 800367e:	f3bf 8f4f 	dsb	sy
 8003682:	607b      	str	r3, [r7, #4]
}
 8003684:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003686:	4b0f      	ldr	r3, [pc, #60]	; (80036c4 <vPortEnterCritical+0x58>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	3301      	adds	r3, #1
 800368c:	4a0d      	ldr	r2, [pc, #52]	; (80036c4 <vPortEnterCritical+0x58>)
 800368e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003690:	4b0c      	ldr	r3, [pc, #48]	; (80036c4 <vPortEnterCritical+0x58>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d10f      	bne.n	80036b8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003698:	4b0b      	ldr	r3, [pc, #44]	; (80036c8 <vPortEnterCritical+0x5c>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00a      	beq.n	80036b8 <vPortEnterCritical+0x4c>
	__asm volatile
 80036a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a6:	f383 8811 	msr	BASEPRI, r3
 80036aa:	f3bf 8f6f 	isb	sy
 80036ae:	f3bf 8f4f 	dsb	sy
 80036b2:	603b      	str	r3, [r7, #0]
}
 80036b4:	bf00      	nop
 80036b6:	e7fe      	b.n	80036b6 <vPortEnterCritical+0x4a>
	}
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	bc80      	pop	{r7}
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	2000000c 	.word	0x2000000c
 80036c8:	e000ed04 	.word	0xe000ed04

080036cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80036d2:	4b11      	ldr	r3, [pc, #68]	; (8003718 <vPortExitCritical+0x4c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10a      	bne.n	80036f0 <vPortExitCritical+0x24>
	__asm volatile
 80036da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036de:	f383 8811 	msr	BASEPRI, r3
 80036e2:	f3bf 8f6f 	isb	sy
 80036e6:	f3bf 8f4f 	dsb	sy
 80036ea:	607b      	str	r3, [r7, #4]
}
 80036ec:	bf00      	nop
 80036ee:	e7fe      	b.n	80036ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80036f0:	4b09      	ldr	r3, [pc, #36]	; (8003718 <vPortExitCritical+0x4c>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	3b01      	subs	r3, #1
 80036f6:	4a08      	ldr	r2, [pc, #32]	; (8003718 <vPortExitCritical+0x4c>)
 80036f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80036fa:	4b07      	ldr	r3, [pc, #28]	; (8003718 <vPortExitCritical+0x4c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d105      	bne.n	800370e <vPortExitCritical+0x42>
 8003702:	2300      	movs	r3, #0
 8003704:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	f383 8811 	msr	BASEPRI, r3
}
 800370c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	bc80      	pop	{r7}
 8003716:	4770      	bx	lr
 8003718:	2000000c 	.word	0x2000000c
 800371c:	00000000 	.word	0x00000000

08003720 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003720:	f3ef 8009 	mrs	r0, PSP
 8003724:	f3bf 8f6f 	isb	sy
 8003728:	4b0d      	ldr	r3, [pc, #52]	; (8003760 <pxCurrentTCBConst>)
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003730:	6010      	str	r0, [r2, #0]
 8003732:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003736:	f04f 0050 	mov.w	r0, #80	; 0x50
 800373a:	f380 8811 	msr	BASEPRI, r0
 800373e:	f7ff f845 	bl	80027cc <vTaskSwitchContext>
 8003742:	f04f 0000 	mov.w	r0, #0
 8003746:	f380 8811 	msr	BASEPRI, r0
 800374a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800374e:	6819      	ldr	r1, [r3, #0]
 8003750:	6808      	ldr	r0, [r1, #0]
 8003752:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003756:	f380 8809 	msr	PSP, r0
 800375a:	f3bf 8f6f 	isb	sy
 800375e:	4770      	bx	lr

08003760 <pxCurrentTCBConst>:
 8003760:	20000734 	.word	0x20000734
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003764:	bf00      	nop
 8003766:	bf00      	nop

08003768 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
	__asm volatile
 800376e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003772:	f383 8811 	msr	BASEPRI, r3
 8003776:	f3bf 8f6f 	isb	sy
 800377a:	f3bf 8f4f 	dsb	sy
 800377e:	607b      	str	r3, [r7, #4]
}
 8003780:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003782:	f7fe ff65 	bl	8002650 <xTaskIncrementTick>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d003      	beq.n	8003794 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800378c:	4b06      	ldr	r3, [pc, #24]	; (80037a8 <xPortSysTickHandler+0x40>)
 800378e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	2300      	movs	r3, #0
 8003796:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	f383 8811 	msr	BASEPRI, r3
}
 800379e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80037a0:	bf00      	nop
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	e000ed04 	.word	0xe000ed04

080037ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037b0:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <vPortSetupTimerInterrupt+0x30>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80037b6:	4b0a      	ldr	r3, [pc, #40]	; (80037e0 <vPortSetupTimerInterrupt+0x34>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037bc:	4b09      	ldr	r3, [pc, #36]	; (80037e4 <vPortSetupTimerInterrupt+0x38>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a09      	ldr	r2, [pc, #36]	; (80037e8 <vPortSetupTimerInterrupt+0x3c>)
 80037c2:	fba2 2303 	umull	r2, r3, r2, r3
 80037c6:	099b      	lsrs	r3, r3, #6
 80037c8:	4a08      	ldr	r2, [pc, #32]	; (80037ec <vPortSetupTimerInterrupt+0x40>)
 80037ca:	3b01      	subs	r3, #1
 80037cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80037ce:	4b03      	ldr	r3, [pc, #12]	; (80037dc <vPortSetupTimerInterrupt+0x30>)
 80037d0:	2207      	movs	r2, #7
 80037d2:	601a      	str	r2, [r3, #0]
}
 80037d4:	bf00      	nop
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bc80      	pop	{r7}
 80037da:	4770      	bx	lr
 80037dc:	e000e010 	.word	0xe000e010
 80037e0:	e000e018 	.word	0xe000e018
 80037e4:	20000000 	.word	0x20000000
 80037e8:	10624dd3 	.word	0x10624dd3
 80037ec:	e000e014 	.word	0xe000e014

080037f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80037f6:	f3ef 8305 	mrs	r3, IPSR
 80037fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2b0f      	cmp	r3, #15
 8003800:	d914      	bls.n	800382c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003802:	4a16      	ldr	r2, [pc, #88]	; (800385c <vPortValidateInterruptPriority+0x6c>)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4413      	add	r3, r2
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800380c:	4b14      	ldr	r3, [pc, #80]	; (8003860 <vPortValidateInterruptPriority+0x70>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	7afa      	ldrb	r2, [r7, #11]
 8003812:	429a      	cmp	r2, r3
 8003814:	d20a      	bcs.n	800382c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8003816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800381a:	f383 8811 	msr	BASEPRI, r3
 800381e:	f3bf 8f6f 	isb	sy
 8003822:	f3bf 8f4f 	dsb	sy
 8003826:	607b      	str	r3, [r7, #4]
}
 8003828:	bf00      	nop
 800382a:	e7fe      	b.n	800382a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800382c:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <vPortValidateInterruptPriority+0x74>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003834:	4b0c      	ldr	r3, [pc, #48]	; (8003868 <vPortValidateInterruptPriority+0x78>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d90a      	bls.n	8003852 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800383c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003840:	f383 8811 	msr	BASEPRI, r3
 8003844:	f3bf 8f6f 	isb	sy
 8003848:	f3bf 8f4f 	dsb	sy
 800384c:	603b      	str	r3, [r7, #0]
}
 800384e:	bf00      	nop
 8003850:	e7fe      	b.n	8003850 <vPortValidateInterruptPriority+0x60>
	}
 8003852:	bf00      	nop
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr
 800385c:	e000e3f0 	.word	0xe000e3f0
 8003860:	20000d60 	.word	0x20000d60
 8003864:	e000ed0c 	.word	0xe000ed0c
 8003868:	20000d64 	.word	0x20000d64

0800386c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b08a      	sub	sp, #40	; 0x28
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003874:	2300      	movs	r3, #0
 8003876:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003878:	f7fe fe30 	bl	80024dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800387c:	4b58      	ldr	r3, [pc, #352]	; (80039e0 <pvPortMalloc+0x174>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003884:	f000 f910 	bl	8003aa8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003888:	4b56      	ldr	r3, [pc, #344]	; (80039e4 <pvPortMalloc+0x178>)
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4013      	ands	r3, r2
 8003890:	2b00      	cmp	r3, #0
 8003892:	f040 808e 	bne.w	80039b2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d01d      	beq.n	80038d8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800389c:	2208      	movs	r2, #8
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4413      	add	r3, r2
 80038a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d014      	beq.n	80038d8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f023 0307 	bic.w	r3, r3, #7
 80038b4:	3308      	adds	r3, #8
 80038b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f003 0307 	and.w	r3, r3, #7
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <pvPortMalloc+0x6c>
	__asm volatile
 80038c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038c6:	f383 8811 	msr	BASEPRI, r3
 80038ca:	f3bf 8f6f 	isb	sy
 80038ce:	f3bf 8f4f 	dsb	sy
 80038d2:	617b      	str	r3, [r7, #20]
}
 80038d4:	bf00      	nop
 80038d6:	e7fe      	b.n	80038d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d069      	beq.n	80039b2 <pvPortMalloc+0x146>
 80038de:	4b42      	ldr	r3, [pc, #264]	; (80039e8 <pvPortMalloc+0x17c>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d864      	bhi.n	80039b2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80038e8:	4b40      	ldr	r3, [pc, #256]	; (80039ec <pvPortMalloc+0x180>)
 80038ea:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80038ec:	4b3f      	ldr	r3, [pc, #252]	; (80039ec <pvPortMalloc+0x180>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038f2:	e004      	b.n	80038fe <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80038f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80038f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	429a      	cmp	r2, r3
 8003906:	d903      	bls.n	8003910 <pvPortMalloc+0xa4>
 8003908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1f1      	bne.n	80038f4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003910:	4b33      	ldr	r3, [pc, #204]	; (80039e0 <pvPortMalloc+0x174>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003916:	429a      	cmp	r2, r3
 8003918:	d04b      	beq.n	80039b2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800391a:	6a3b      	ldr	r3, [r7, #32]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2208      	movs	r2, #8
 8003920:	4413      	add	r3, r2
 8003922:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800392c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	1ad2      	subs	r2, r2, r3
 8003934:	2308      	movs	r3, #8
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	429a      	cmp	r2, r3
 800393a:	d91f      	bls.n	800397c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800393c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4413      	add	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	f003 0307 	and.w	r3, r3, #7
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <pvPortMalloc+0xf8>
	__asm volatile
 800394e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003952:	f383 8811 	msr	BASEPRI, r3
 8003956:	f3bf 8f6f 	isb	sy
 800395a:	f3bf 8f4f 	dsb	sy
 800395e:	613b      	str	r3, [r7, #16]
}
 8003960:	bf00      	nop
 8003962:	e7fe      	b.n	8003962 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	1ad2      	subs	r2, r2, r3
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003976:	69b8      	ldr	r0, [r7, #24]
 8003978:	f000 f8f8 	bl	8003b6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800397c:	4b1a      	ldr	r3, [pc, #104]	; (80039e8 <pvPortMalloc+0x17c>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	4a18      	ldr	r2, [pc, #96]	; (80039e8 <pvPortMalloc+0x17c>)
 8003988:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800398a:	4b17      	ldr	r3, [pc, #92]	; (80039e8 <pvPortMalloc+0x17c>)
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	4b18      	ldr	r3, [pc, #96]	; (80039f0 <pvPortMalloc+0x184>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	429a      	cmp	r2, r3
 8003994:	d203      	bcs.n	800399e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003996:	4b14      	ldr	r3, [pc, #80]	; (80039e8 <pvPortMalloc+0x17c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a15      	ldr	r2, [pc, #84]	; (80039f0 <pvPortMalloc+0x184>)
 800399c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800399e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	4b10      	ldr	r3, [pc, #64]	; (80039e4 <pvPortMalloc+0x178>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	431a      	orrs	r2, r3
 80039a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80039ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ae:	2200      	movs	r2, #0
 80039b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80039b2:	f7fe fda1 	bl	80024f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00a      	beq.n	80039d6 <pvPortMalloc+0x16a>
	__asm volatile
 80039c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039c4:	f383 8811 	msr	BASEPRI, r3
 80039c8:	f3bf 8f6f 	isb	sy
 80039cc:	f3bf 8f4f 	dsb	sy
 80039d0:	60fb      	str	r3, [r7, #12]
}
 80039d2:	bf00      	nop
 80039d4:	e7fe      	b.n	80039d4 <pvPortMalloc+0x168>
	return pvReturn;
 80039d6:	69fb      	ldr	r3, [r7, #28]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3728      	adds	r7, #40	; 0x28
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20001970 	.word	0x20001970
 80039e4:	2000197c 	.word	0x2000197c
 80039e8:	20001974 	.word	0x20001974
 80039ec:	20001968 	.word	0x20001968
 80039f0:	20001978 	.word	0x20001978

080039f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d048      	beq.n	8003a98 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003a06:	2308      	movs	r3, #8
 8003a08:	425b      	negs	r3, r3
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	4413      	add	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	4b21      	ldr	r3, [pc, #132]	; (8003aa0 <vPortFree+0xac>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10a      	bne.n	8003a38 <vPortFree+0x44>
	__asm volatile
 8003a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a26:	f383 8811 	msr	BASEPRI, r3
 8003a2a:	f3bf 8f6f 	isb	sy
 8003a2e:	f3bf 8f4f 	dsb	sy
 8003a32:	60fb      	str	r3, [r7, #12]
}
 8003a34:	bf00      	nop
 8003a36:	e7fe      	b.n	8003a36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00a      	beq.n	8003a56 <vPortFree+0x62>
	__asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	60bb      	str	r3, [r7, #8]
}
 8003a52:	bf00      	nop
 8003a54:	e7fe      	b.n	8003a54 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	4b11      	ldr	r3, [pc, #68]	; (8003aa0 <vPortFree+0xac>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d019      	beq.n	8003a98 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d115      	bne.n	8003a98 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <vPortFree+0xac>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	43db      	mvns	r3, r3
 8003a76:	401a      	ands	r2, r3
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003a7c:	f7fe fd2e 	bl	80024dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	4b07      	ldr	r3, [pc, #28]	; (8003aa4 <vPortFree+0xb0>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4413      	add	r3, r2
 8003a8a:	4a06      	ldr	r2, [pc, #24]	; (8003aa4 <vPortFree+0xb0>)
 8003a8c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003a8e:	6938      	ldr	r0, [r7, #16]
 8003a90:	f000 f86c 	bl	8003b6c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003a94:	f7fe fd30 	bl	80024f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003a98:	bf00      	nop
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	2000197c 	.word	0x2000197c
 8003aa4:	20001974 	.word	0x20001974

08003aa8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003aae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ab2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003ab4:	4b27      	ldr	r3, [pc, #156]	; (8003b54 <prvHeapInit+0xac>)
 8003ab6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00c      	beq.n	8003adc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	3307      	adds	r3, #7
 8003ac6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 0307 	bic.w	r3, r3, #7
 8003ace:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	4a1f      	ldr	r2, [pc, #124]	; (8003b54 <prvHeapInit+0xac>)
 8003ad8:	4413      	add	r3, r2
 8003ada:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ae0:	4a1d      	ldr	r2, [pc, #116]	; (8003b58 <prvHeapInit+0xb0>)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003ae6:	4b1c      	ldr	r3, [pc, #112]	; (8003b58 <prvHeapInit+0xb0>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68ba      	ldr	r2, [r7, #8]
 8003af0:	4413      	add	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003af4:	2208      	movs	r2, #8
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f023 0307 	bic.w	r3, r3, #7
 8003b02:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	4a15      	ldr	r2, [pc, #84]	; (8003b5c <prvHeapInit+0xb4>)
 8003b08:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003b0a:	4b14      	ldr	r3, [pc, #80]	; (8003b5c <prvHeapInit+0xb4>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003b12:	4b12      	ldr	r3, [pc, #72]	; (8003b5c <prvHeapInit+0xb4>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	1ad2      	subs	r2, r2, r3
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b28:	4b0c      	ldr	r3, [pc, #48]	; (8003b5c <prvHeapInit+0xb4>)
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	4a0a      	ldr	r2, [pc, #40]	; (8003b60 <prvHeapInit+0xb8>)
 8003b36:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	4a09      	ldr	r2, [pc, #36]	; (8003b64 <prvHeapInit+0xbc>)
 8003b3e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b40:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <prvHeapInit+0xc0>)
 8003b42:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003b46:	601a      	str	r2, [r3, #0]
}
 8003b48:	bf00      	nop
 8003b4a:	3714      	adds	r7, #20
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bc80      	pop	{r7}
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	20000d68 	.word	0x20000d68
 8003b58:	20001968 	.word	0x20001968
 8003b5c:	20001970 	.word	0x20001970
 8003b60:	20001978 	.word	0x20001978
 8003b64:	20001974 	.word	0x20001974
 8003b68:	2000197c 	.word	0x2000197c

08003b6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b74:	4b27      	ldr	r3, [pc, #156]	; (8003c14 <prvInsertBlockIntoFreeList+0xa8>)
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	e002      	b.n	8003b80 <prvInsertBlockIntoFreeList+0x14>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d8f7      	bhi.n	8003b7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	4413      	add	r3, r2
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d108      	bne.n	8003bae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	441a      	add	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	441a      	add	r2, r3
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d118      	bne.n	8003bf4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4b14      	ldr	r3, [pc, #80]	; (8003c18 <prvInsertBlockIntoFreeList+0xac>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d00d      	beq.n	8003bea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	441a      	add	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	601a      	str	r2, [r3, #0]
 8003be8:	e008      	b.n	8003bfc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003bea:	4b0b      	ldr	r3, [pc, #44]	; (8003c18 <prvInsertBlockIntoFreeList+0xac>)
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	e003      	b.n	8003bfc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d002      	beq.n	8003c0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr
 8003c14:	20001968 	.word	0x20001968
 8003c18:	20001970 	.word	0x20001970

08003c1c <memset>:
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	4402      	add	r2, r0
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d100      	bne.n	8003c26 <memset+0xa>
 8003c24:	4770      	bx	lr
 8003c26:	f803 1b01 	strb.w	r1, [r3], #1
 8003c2a:	e7f9      	b.n	8003c20 <memset+0x4>

08003c2c <__libc_init_array>:
 8003c2c:	b570      	push	{r4, r5, r6, lr}
 8003c2e:	2600      	movs	r6, #0
 8003c30:	4d0c      	ldr	r5, [pc, #48]	; (8003c64 <__libc_init_array+0x38>)
 8003c32:	4c0d      	ldr	r4, [pc, #52]	; (8003c68 <__libc_init_array+0x3c>)
 8003c34:	1b64      	subs	r4, r4, r5
 8003c36:	10a4      	asrs	r4, r4, #2
 8003c38:	42a6      	cmp	r6, r4
 8003c3a:	d109      	bne.n	8003c50 <__libc_init_array+0x24>
 8003c3c:	f000 f828 	bl	8003c90 <_init>
 8003c40:	2600      	movs	r6, #0
 8003c42:	4d0a      	ldr	r5, [pc, #40]	; (8003c6c <__libc_init_array+0x40>)
 8003c44:	4c0a      	ldr	r4, [pc, #40]	; (8003c70 <__libc_init_array+0x44>)
 8003c46:	1b64      	subs	r4, r4, r5
 8003c48:	10a4      	asrs	r4, r4, #2
 8003c4a:	42a6      	cmp	r6, r4
 8003c4c:	d105      	bne.n	8003c5a <__libc_init_array+0x2e>
 8003c4e:	bd70      	pop	{r4, r5, r6, pc}
 8003c50:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c54:	4798      	blx	r3
 8003c56:	3601      	adds	r6, #1
 8003c58:	e7ee      	b.n	8003c38 <__libc_init_array+0xc>
 8003c5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c5e:	4798      	blx	r3
 8003c60:	3601      	adds	r6, #1
 8003c62:	e7f2      	b.n	8003c4a <__libc_init_array+0x1e>
 8003c64:	08003d3c 	.word	0x08003d3c
 8003c68:	08003d3c 	.word	0x08003d3c
 8003c6c:	08003d3c 	.word	0x08003d3c
 8003c70:	08003d40 	.word	0x08003d40

08003c74 <memcpy>:
 8003c74:	440a      	add	r2, r1
 8003c76:	4291      	cmp	r1, r2
 8003c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c7c:	d100      	bne.n	8003c80 <memcpy+0xc>
 8003c7e:	4770      	bx	lr
 8003c80:	b510      	push	{r4, lr}
 8003c82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c86:	4291      	cmp	r1, r2
 8003c88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c8c:	d1f9      	bne.n	8003c82 <memcpy+0xe>
 8003c8e:	bd10      	pop	{r4, pc}

08003c90 <_init>:
 8003c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c92:	bf00      	nop
 8003c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c96:	bc08      	pop	{r3}
 8003c98:	469e      	mov	lr, r3
 8003c9a:	4770      	bx	lr

08003c9c <_fini>:
 8003c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c9e:	bf00      	nop
 8003ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ca2:	bc08      	pop	{r3}
 8003ca4:	469e      	mov	lr, r3
 8003ca6:	4770      	bx	lr
