m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/STUDIES/VLSI/3.VERILOG/PROGRAM/PROJECTS/MUL_USING_SHIFT_OP
vtb
VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 8F7VEbKQeS?XIGW[Anj>J1
I^Z?O;iN5DIM<z:ZS=ola]3
R0
w1660641021
8mul_using_shift.v
Fmul_using_shift.v
L0 1
OL;L;10.7c;67
31
!s108 1660641025.000000
!s107 mul_using_shift.v|
!s90 -reportprogress|300|mul_using_shift.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
