
example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020258  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003688  080203e8  080203e8  000213e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08023a70  08023a70  00025094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08023a70  08023a70  00024a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08023a78  08023a78  00025094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08023a78  08023a78  00024a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08023a7c  08023a7c  00024a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08023a80  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00025094  2**0
                  CONTENTS
 10 .bss          00013364  20000094  20000094  00025094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200133f8  200133f8  00025094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00025094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0004044a  00000000  00000000  000250c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a74b  00000000  00000000  0006550e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000030d0  00000000  00000000  0006fc60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002628  00000000  00000000  00072d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00039390  00000000  00000000  00075358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004cf1c  00000000  00000000  000ae6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00108a09  00000000  00000000  000fb604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0020400d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000d3e4  00000000  00000000  00204050  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00211434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080203d0 	.word	0x080203d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	080203d0 	.word	0x080203d0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9d3 	b.w	8000638 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	@ 0x28
 8000640:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000642:	2300      	movs	r3, #0
 8000644:	613b      	str	r3, [r7, #16]
 8000646:	4b6b      	ldr	r3, [pc, #428]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	4a6a      	ldr	r2, [pc, #424]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	6313      	str	r3, [r2, #48]	@ 0x30
 8000652:	4b68      	ldr	r3, [pc, #416]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	f003 0301 	and.w	r3, r3, #1
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	60fb      	str	r3, [r7, #12]
 8000662:	4b64      	ldr	r3, [pc, #400]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	4a63      	ldr	r2, [pc, #396]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000668:	f043 0304 	orr.w	r3, r3, #4
 800066c:	6313      	str	r3, [r2, #48]	@ 0x30
 800066e:	4b61      	ldr	r3, [pc, #388]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	f003 0304 	and.w	r3, r3, #4
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	60bb      	str	r3, [r7, #8]
 800067e:	4b5d      	ldr	r3, [pc, #372]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	4a5c      	ldr	r2, [pc, #368]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 8000684:	f043 0308 	orr.w	r3, r3, #8
 8000688:	6313      	str	r3, [r2, #48]	@ 0x30
 800068a:	4b5a      	ldr	r3, [pc, #360]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068e:	f003 0308 	and.w	r3, r3, #8
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	4b56      	ldr	r3, [pc, #344]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069e:	4a55      	ldr	r2, [pc, #340]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 80006a0:	f043 0310 	orr.w	r3, r3, #16
 80006a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a6:	4b53      	ldr	r3, [pc, #332]	@ (80007f4 <_7SEG_GPIO_Init+0x1b8>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006aa:	f003 0310 	and.w	r3, r3, #16
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80006b2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006b6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2300      	movs	r3, #0
 80006c2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	484b      	ldr	r0, [pc, #300]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006cc:	f005 fe2e 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80006d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006d4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	4619      	mov	r1, r3
 80006dc:	4847      	ldr	r0, [pc, #284]	@ (80007fc <_7SEG_GPIO_Init+0x1c0>)
 80006de:	f005 fe25 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 80006e2:	2340      	movs	r3, #64	@ 0x40
 80006e4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	4842      	ldr	r0, [pc, #264]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006ee:	f005 fe1d 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 80006f2:	2320      	movs	r3, #32
 80006f4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 80006f6:	f107 0314 	add.w	r3, r7, #20
 80006fa:	4619      	mov	r1, r3
 80006fc:	483e      	ldr	r0, [pc, #248]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 80006fe:	f005 fe15 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000702:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000706:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000708:	f107 0314 	add.w	r3, r7, #20
 800070c:	4619      	mov	r1, r3
 800070e:	483c      	ldr	r0, [pc, #240]	@ (8000800 <_7SEG_GPIO_Init+0x1c4>)
 8000710:	f005 fe0c 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000714:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000718:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	4619      	mov	r1, r3
 8000720:	4837      	ldr	r0, [pc, #220]	@ (8000800 <_7SEG_GPIO_Init+0x1c4>)
 8000722:	f005 fe03 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 8000726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800072a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 800072c:	f107 0314 	add.w	r3, r7, #20
 8000730:	4619      	mov	r1, r3
 8000732:	4831      	ldr	r0, [pc, #196]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 8000734:	f005 fdfa 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000738:	2380      	movs	r3, #128	@ 0x80
 800073a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4619      	mov	r1, r3
 8000742:	482d      	ldr	r0, [pc, #180]	@ (80007f8 <_7SEG_GPIO_Init+0x1bc>)
 8000744:	f005 fdf2 	bl	800632c <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000748:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800074c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 800074e:	f107 0314 	add.w	r3, r7, #20
 8000752:	4619      	mov	r1, r3
 8000754:	482b      	ldr	r0, [pc, #172]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 8000756:	f005 fde9 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800075a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800075e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	4619      	mov	r1, r3
 8000766:	4827      	ldr	r0, [pc, #156]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 8000768:	f005 fde0 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 800076c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000770:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000772:	f107 0314 	add.w	r3, r7, #20
 8000776:	4619      	mov	r1, r3
 8000778:	4822      	ldr	r0, [pc, #136]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800077a:	f005 fdd7 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 800077e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000782:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4619      	mov	r1, r3
 800078a:	481e      	ldr	r0, [pc, #120]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800078c:	f005 fdce 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 8000790:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000794:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 8000796:	f107 0314 	add.w	r3, r7, #20
 800079a:	4619      	mov	r1, r3
 800079c:	4819      	ldr	r0, [pc, #100]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 800079e:	f005 fdc5 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80007a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	4619      	mov	r1, r3
 80007ae:	4815      	ldr	r0, [pc, #84]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007b0:	f005 fdbc 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80007b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80007ba:	f107 0314 	add.w	r3, r7, #20
 80007be:	4619      	mov	r1, r3
 80007c0:	4810      	ldr	r0, [pc, #64]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007c2:	f005 fdb3 	bl	800632c <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80007c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	4619      	mov	r1, r3
 80007d2:	480c      	ldr	r0, [pc, #48]	@ (8000804 <_7SEG_GPIO_Init+0x1c8>)
 80007d4:	f005 fdaa 	bl	800632c <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80007d8:	2201      	movs	r2, #1
 80007da:	2100      	movs	r1, #0
 80007dc:	2000      	movs	r0, #0
 80007de:	f000 f813 	bl	8000808 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 80007e2:	2201      	movs	r2, #1
 80007e4:	2100      	movs	r1, #0
 80007e6:	2001      	movs	r0, #1
 80007e8:	f000 f80e 	bl	8000808 <_7SEG_SetNumber>
}
 80007ec:	bf00      	nop
 80007ee:	3728      	adds	r7, #40	@ 0x28
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40023800 	.word	0x40023800
 80007f8:	40020c00 	.word	0x40020c00
 80007fc:	40020000 	.word	0x40020000
 8000800:	40020800 	.word	0x40020800
 8000804:	40021000 	.word	0x40021000

08000808 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	2b00      	cmp	r3, #0
 8000818:	f040 81dc 	bne.w	8000bd4 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 800081c:	68b9      	ldr	r1, [r7, #8]
 800081e:	4bcb      	ldr	r3, [pc, #812]	@ (8000b4c <_7SEG_SetNumber+0x344>)
 8000820:	fb83 2301 	smull	r2, r3, r3, r1
 8000824:	109a      	asrs	r2, r3, #2
 8000826:	17cb      	asrs	r3, r1, #31
 8000828:	1ad2      	subs	r2, r2, r3
 800082a:	4613      	mov	r3, r2
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	4413      	add	r3, r2
 8000830:	005b      	lsls	r3, r3, #1
 8000832:	1aca      	subs	r2, r1, r3
 8000834:	2a09      	cmp	r2, #9
 8000836:	f200 81ba 	bhi.w	8000bae <_7SEG_SetNumber+0x3a6>
 800083a:	a301      	add	r3, pc, #4	@ (adr r3, 8000840 <_7SEG_SetNumber+0x38>)
 800083c:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000840:	08000869 	.word	0x08000869
 8000844:	080008bb 	.word	0x080008bb
 8000848:	0800090d 	.word	0x0800090d
 800084c:	0800095f 	.word	0x0800095f
 8000850:	080009b1 	.word	0x080009b1
 8000854:	08000a03 	.word	0x08000a03
 8000858:	08000a55 	.word	0x08000a55
 800085c:	08000aa7 	.word	0x08000aa7
 8000860:	08000af9 	.word	0x08000af9
 8000864:	08000b5d 	.word	0x08000b5d
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800086e:	48b8      	ldr	r0, [pc, #736]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000870:	f005 ff10 	bl	8006694 <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800087a:	48b6      	ldr	r0, [pc, #728]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 800087c:	f005 ff0a 	bl	8006694 <HAL_GPIO_WritePin>
 8000880:	2200      	movs	r2, #0
 8000882:	2140      	movs	r1, #64	@ 0x40
 8000884:	48b2      	ldr	r0, [pc, #712]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000886:	f005 ff05 	bl	8006694 <HAL_GPIO_WritePin>
 800088a:	2200      	movs	r2, #0
 800088c:	2120      	movs	r1, #32
 800088e:	48b0      	ldr	r0, [pc, #704]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000890:	f005 ff00 	bl	8006694 <HAL_GPIO_WritePin>
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800089a:	48af      	ldr	r0, [pc, #700]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 800089c:	f005 fefa 	bl	8006694 <HAL_GPIO_WritePin>
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008a6:	48ac      	ldr	r0, [pc, #688]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008a8:	f005 fef4 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80008ac:	2201      	movs	r2, #1
 80008ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008b2:	48a7      	ldr	r0, [pc, #668]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008b4:	f005 feee 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 80008b8:	e179      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008c0:	48a4      	ldr	r0, [pc, #656]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 80008c2:	f005 fee7 	bl	8006694 <HAL_GPIO_WritePin>
 80008c6:	2200      	movs	r2, #0
 80008c8:	2140      	movs	r1, #64	@ 0x40
 80008ca:	48a1      	ldr	r0, [pc, #644]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008cc:	f005 fee2 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80008d0:	2201      	movs	r2, #1
 80008d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80008d6:	489e      	ldr	r0, [pc, #632]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008d8:	f005 fedc 	bl	8006694 <HAL_GPIO_WritePin>
 80008dc:	2201      	movs	r2, #1
 80008de:	2120      	movs	r1, #32
 80008e0:	489b      	ldr	r0, [pc, #620]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80008e2:	f005 fed7 	bl	8006694 <HAL_GPIO_WritePin>
 80008e6:	2201      	movs	r2, #1
 80008e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008ec:	489a      	ldr	r0, [pc, #616]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008ee:	f005 fed1 	bl	8006694 <HAL_GPIO_WritePin>
 80008f2:	2201      	movs	r2, #1
 80008f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008f8:	4897      	ldr	r0, [pc, #604]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80008fa:	f005 fecb 	bl	8006694 <HAL_GPIO_WritePin>
 80008fe:	2201      	movs	r2, #1
 8000900:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000904:	4892      	ldr	r0, [pc, #584]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000906:	f005 fec5 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 800090a:	e150      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 800090c:	2200      	movs	r2, #0
 800090e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000912:	488f      	ldr	r0, [pc, #572]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000914:	f005 febe 	bl	8006694 <HAL_GPIO_WritePin>
 8000918:	2200      	movs	r2, #0
 800091a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800091e:	488d      	ldr	r0, [pc, #564]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000920:	f005 feb8 	bl	8006694 <HAL_GPIO_WritePin>
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800092a:	4889      	ldr	r0, [pc, #548]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800092c:	f005 feb2 	bl	8006694 <HAL_GPIO_WritePin>
 8000930:	2200      	movs	r2, #0
 8000932:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000936:	4888      	ldr	r0, [pc, #544]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000938:	f005 feac 	bl	8006694 <HAL_GPIO_WritePin>
 800093c:	2200      	movs	r2, #0
 800093e:	2120      	movs	r1, #32
 8000940:	4883      	ldr	r0, [pc, #524]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000942:	f005 fea7 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 8000946:	2201      	movs	r2, #1
 8000948:	2140      	movs	r1, #64	@ 0x40
 800094a:	4881      	ldr	r0, [pc, #516]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800094c:	f005 fea2 	bl	8006694 <HAL_GPIO_WritePin>
 8000950:	2201      	movs	r2, #1
 8000952:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000956:	4880      	ldr	r0, [pc, #512]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000958:	f005 fe9c 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 800095c:	e127      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 800095e:	2200      	movs	r2, #0
 8000960:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000964:	487a      	ldr	r0, [pc, #488]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000966:	f005 fe95 	bl	8006694 <HAL_GPIO_WritePin>
 800096a:	2200      	movs	r2, #0
 800096c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000970:	4878      	ldr	r0, [pc, #480]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000972:	f005 fe8f 	bl	8006694 <HAL_GPIO_WritePin>
 8000976:	2200      	movs	r2, #0
 8000978:	2140      	movs	r1, #64	@ 0x40
 800097a:	4875      	ldr	r0, [pc, #468]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 800097c:	f005 fe8a 	bl	8006694 <HAL_GPIO_WritePin>
 8000980:	2200      	movs	r2, #0
 8000982:	2120      	movs	r1, #32
 8000984:	4872      	ldr	r0, [pc, #456]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000986:	f005 fe85 	bl	8006694 <HAL_GPIO_WritePin>
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000990:	486f      	ldr	r0, [pc, #444]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000992:	f005 fe7f 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 8000996:	2201      	movs	r2, #1
 8000998:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099c:	486e      	ldr	r0, [pc, #440]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 800099e:	f005 fe79 	bl	8006694 <HAL_GPIO_WritePin>
 80009a2:	2201      	movs	r2, #1
 80009a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009a8:	486b      	ldr	r0, [pc, #428]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009aa:	f005 fe73 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 80009ae:	e0fe      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009b6:	4868      	ldr	r0, [pc, #416]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009b8:	f005 fe6c 	bl	8006694 <HAL_GPIO_WritePin>
 80009bc:	2200      	movs	r2, #0
 80009be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009c2:	4863      	ldr	r0, [pc, #396]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009c4:	f005 fe66 	bl	8006694 <HAL_GPIO_WritePin>
 80009c8:	2200      	movs	r2, #0
 80009ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009ce:	4861      	ldr	r0, [pc, #388]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 80009d0:	f005 fe60 	bl	8006694 <HAL_GPIO_WritePin>
 80009d4:	2200      	movs	r2, #0
 80009d6:	2140      	movs	r1, #64	@ 0x40
 80009d8:	485d      	ldr	r0, [pc, #372]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009da:	f005 fe5b 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 80009de:	2201      	movs	r2, #1
 80009e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009e4:	485a      	ldr	r0, [pc, #360]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009e6:	f005 fe55 	bl	8006694 <HAL_GPIO_WritePin>
 80009ea:	2201      	movs	r2, #1
 80009ec:	2120      	movs	r1, #32
 80009ee:	4858      	ldr	r0, [pc, #352]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 80009f0:	f005 fe50 	bl	8006694 <HAL_GPIO_WritePin>
 80009f4:	2201      	movs	r2, #1
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4857      	ldr	r0, [pc, #348]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 80009fc:	f005 fe4a 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000a00:	e0d5      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8000a02:	2200      	movs	r2, #0
 8000a04:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a08:	4851      	ldr	r0, [pc, #324]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a0a:	f005 fe43 	bl	8006694 <HAL_GPIO_WritePin>
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a14:	4850      	ldr	r0, [pc, #320]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a16:	f005 fe3d 	bl	8006694 <HAL_GPIO_WritePin>
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a20:	484b      	ldr	r0, [pc, #300]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a22:	f005 fe37 	bl	8006694 <HAL_GPIO_WritePin>
 8000a26:	2200      	movs	r2, #0
 8000a28:	2140      	movs	r1, #64	@ 0x40
 8000a2a:	4849      	ldr	r0, [pc, #292]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a2c:	f005 fe32 	bl	8006694 <HAL_GPIO_WritePin>
 8000a30:	2200      	movs	r2, #0
 8000a32:	2120      	movs	r1, #32
 8000a34:	4846      	ldr	r0, [pc, #280]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a36:	f005 fe2d 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a40:	4844      	ldr	r0, [pc, #272]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000a42:	f005 fe27 	bl	8006694 <HAL_GPIO_WritePin>
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4c:	4842      	ldr	r0, [pc, #264]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a4e:	f005 fe21 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000a52:	e0ac      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a5a:	483d      	ldr	r0, [pc, #244]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a5c:	f005 fe1a 	bl	8006694 <HAL_GPIO_WritePin>
 8000a60:	2200      	movs	r2, #0
 8000a62:	2140      	movs	r1, #64	@ 0x40
 8000a64:	483a      	ldr	r0, [pc, #232]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a66:	f005 fe15 	bl	8006694 <HAL_GPIO_WritePin>
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2120      	movs	r1, #32
 8000a6e:	4838      	ldr	r0, [pc, #224]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a70:	f005 fe10 	bl	8006694 <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a7a:	4837      	ldr	r0, [pc, #220]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a7c:	f005 fe0a 	bl	8006694 <HAL_GPIO_WritePin>
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a86:	4834      	ldr	r0, [pc, #208]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000a88:	f005 fe04 	bl	8006694 <HAL_GPIO_WritePin>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a92:	482f      	ldr	r0, [pc, #188]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000a94:	f005 fdfe 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a9e:	482d      	ldr	r0, [pc, #180]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000aa0:	f005 fdf8 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000aa4:	e083      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	482a      	ldr	r0, [pc, #168]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000aae:	f005 fdf1 	bl	8006694 <HAL_GPIO_WritePin>
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ab8:	4825      	ldr	r0, [pc, #148]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000aba:	f005 fdeb 	bl	8006694 <HAL_GPIO_WritePin>
 8000abe:	2200      	movs	r2, #0
 8000ac0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ac4:	4823      	ldr	r0, [pc, #140]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000ac6:	f005 fde5 	bl	8006694 <HAL_GPIO_WritePin>
 8000aca:	2200      	movs	r2, #0
 8000acc:	2140      	movs	r1, #64	@ 0x40
 8000ace:	4820      	ldr	r0, [pc, #128]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000ad0:	f005 fde0 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	2120      	movs	r1, #32
 8000ad8:	481d      	ldr	r0, [pc, #116]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000ada:	f005 fddb 	bl	8006694 <HAL_GPIO_WritePin>
 8000ade:	2201      	movs	r2, #1
 8000ae0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ae4:	481c      	ldr	r0, [pc, #112]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000ae6:	f005 fdd5 	bl	8006694 <HAL_GPIO_WritePin>
 8000aea:	2201      	movs	r2, #1
 8000aec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000af0:	4817      	ldr	r0, [pc, #92]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000af2:	f005 fdcf 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000af6:	e05a      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000af8:	2200      	movs	r2, #0
 8000afa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000afe:	4814      	ldr	r0, [pc, #80]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b00:	f005 fdc8 	bl	8006694 <HAL_GPIO_WritePin>
 8000b04:	2200      	movs	r2, #0
 8000b06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b0a:	4812      	ldr	r0, [pc, #72]	@ (8000b54 <_7SEG_SetNumber+0x34c>)
 8000b0c:	f005 fdc2 	bl	8006694 <HAL_GPIO_WritePin>
 8000b10:	2200      	movs	r2, #0
 8000b12:	2140      	movs	r1, #64	@ 0x40
 8000b14:	480e      	ldr	r0, [pc, #56]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b16:	f005 fdbd 	bl	8006694 <HAL_GPIO_WritePin>
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2120      	movs	r1, #32
 8000b1e:	480c      	ldr	r0, [pc, #48]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b20:	f005 fdb8 	bl	8006694 <HAL_GPIO_WritePin>
 8000b24:	2200      	movs	r2, #0
 8000b26:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b2a:	480b      	ldr	r0, [pc, #44]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000b2c:	f005 fdb2 	bl	8006694 <HAL_GPIO_WritePin>
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b36:	4808      	ldr	r0, [pc, #32]	@ (8000b58 <_7SEG_SetNumber+0x350>)
 8000b38:	f005 fdac 	bl	8006694 <HAL_GPIO_WritePin>
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b42:	4803      	ldr	r0, [pc, #12]	@ (8000b50 <_7SEG_SetNumber+0x348>)
 8000b44:	f005 fda6 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000b48:	e031      	b.n	8000bae <_7SEG_SetNumber+0x3a6>
 8000b4a:	bf00      	nop
 8000b4c:	66666667 	.word	0x66666667
 8000b50:	40020c00 	.word	0x40020c00
 8000b54:	40020000 	.word	0x40020000
 8000b58:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b62:	48c8      	ldr	r0, [pc, #800]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b64:	f005 fd96 	bl	8006694 <HAL_GPIO_WritePin>
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b6e:	48c6      	ldr	r0, [pc, #792]	@ (8000e88 <_7SEG_SetNumber+0x680>)
 8000b70:	f005 fd90 	bl	8006694 <HAL_GPIO_WritePin>
 8000b74:	2200      	movs	r2, #0
 8000b76:	2140      	movs	r1, #64	@ 0x40
 8000b78:	48c2      	ldr	r0, [pc, #776]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b7a:	f005 fd8b 	bl	8006694 <HAL_GPIO_WritePin>
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2120      	movs	r1, #32
 8000b82:	48c0      	ldr	r0, [pc, #768]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b84:	f005 fd86 	bl	8006694 <HAL_GPIO_WritePin>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b8e:	48bf      	ldr	r0, [pc, #764]	@ (8000e8c <_7SEG_SetNumber+0x684>)
 8000b90:	f005 fd80 	bl	8006694 <HAL_GPIO_WritePin>
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b9a:	48ba      	ldr	r0, [pc, #744]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000b9c:	f005 fd7a 	bl	8006694 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba6:	48b9      	ldr	r0, [pc, #740]	@ (8000e8c <_7SEG_SetNumber+0x684>)
 8000ba8:	f005 fd74 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000bac:	bf00      	nop
		}

		if(dp == ON)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d105      	bne.n	8000bc0 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2180      	movs	r1, #128	@ 0x80
 8000bb8:	48b2      	ldr	r0, [pc, #712]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000bba:	f005 fd6b 	bl	8006694 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000bbe:	e1ff      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f040 81fc 	bne.w	8000fc0 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000bc8:	2201      	movs	r2, #1
 8000bca:	2180      	movs	r1, #128	@ 0x80
 8000bcc:	48ad      	ldr	r0, [pc, #692]	@ (8000e84 <_7SEG_SetNumber+0x67c>)
 8000bce:	f005 fd61 	bl	8006694 <HAL_GPIO_WritePin>
}
 8000bd2:	e1f5      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	f040 81f2 	bne.w	8000fc0 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000bdc:	68b9      	ldr	r1, [r7, #8]
 8000bde:	4bac      	ldr	r3, [pc, #688]	@ (8000e90 <_7SEG_SetNumber+0x688>)
 8000be0:	fb83 2301 	smull	r2, r3, r3, r1
 8000be4:	109a      	asrs	r2, r3, #2
 8000be6:	17cb      	asrs	r3, r1, #31
 8000be8:	1ad2      	subs	r2, r2, r3
 8000bea:	4613      	mov	r3, r2
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	4413      	add	r3, r2
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	1aca      	subs	r2, r1, r3
 8000bf4:	2a09      	cmp	r2, #9
 8000bf6:	f200 81d0 	bhi.w	8000f9a <_7SEG_SetNumber+0x792>
 8000bfa:	a301      	add	r3, pc, #4	@ (adr r3, 8000c00 <_7SEG_SetNumber+0x3f8>)
 8000bfc:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000c00:	08000c29 	.word	0x08000c29
 8000c04:	08000c7f 	.word	0x08000c7f
 8000c08:	08000cd5 	.word	0x08000cd5
 8000c0c:	08000d2b 	.word	0x08000d2b
 8000c10:	08000d81 	.word	0x08000d81
 8000c14:	08000dd7 	.word	0x08000dd7
 8000c18:	08000e2d 	.word	0x08000e2d
 8000c1c:	08000e99 	.word	0x08000e99
 8000c20:	08000eef 	.word	0x08000eef
 8000c24:	08000f45 	.word	0x08000f45
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c2e:	4899      	ldr	r0, [pc, #612]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c30:	f005 fd30 	bl	8006694 <HAL_GPIO_WritePin>
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c3a:	4896      	ldr	r0, [pc, #600]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c3c:	f005 fd2a 	bl	8006694 <HAL_GPIO_WritePin>
 8000c40:	2200      	movs	r2, #0
 8000c42:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c46:	4893      	ldr	r0, [pc, #588]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c48:	f005 fd24 	bl	8006694 <HAL_GPIO_WritePin>
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c52:	4890      	ldr	r0, [pc, #576]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c54:	f005 fd1e 	bl	8006694 <HAL_GPIO_WritePin>
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c5e:	488d      	ldr	r0, [pc, #564]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c60:	f005 fd18 	bl	8006694 <HAL_GPIO_WritePin>
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c6a:	488a      	ldr	r0, [pc, #552]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c6c:	f005 fd12 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000c70:	2201      	movs	r2, #1
 8000c72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c76:	4887      	ldr	r0, [pc, #540]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c78:	f005 fd0c 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000c7c:	e18d      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c84:	4883      	ldr	r0, [pc, #524]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c86:	f005 fd05 	bl	8006694 <HAL_GPIO_WritePin>
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c90:	4880      	ldr	r0, [pc, #512]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c92:	f005 fcff 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c9c:	487d      	ldr	r0, [pc, #500]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000c9e:	f005 fcf9 	bl	8006694 <HAL_GPIO_WritePin>
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ca8:	487a      	ldr	r0, [pc, #488]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000caa:	f005 fcf3 	bl	8006694 <HAL_GPIO_WritePin>
 8000cae:	2201      	movs	r2, #1
 8000cb0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cb4:	4877      	ldr	r0, [pc, #476]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cb6:	f005 fced 	bl	8006694 <HAL_GPIO_WritePin>
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cc0:	4874      	ldr	r0, [pc, #464]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cc2:	f005 fce7 	bl	8006694 <HAL_GPIO_WritePin>
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4871      	ldr	r0, [pc, #452]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cce:	f005 fce1 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000cd2:	e162      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	486e      	ldr	r0, [pc, #440]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cdc:	f005 fcda 	bl	8006694 <HAL_GPIO_WritePin>
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ce6:	486b      	ldr	r0, [pc, #428]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000ce8:	f005 fcd4 	bl	8006694 <HAL_GPIO_WritePin>
 8000cec:	2200      	movs	r2, #0
 8000cee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf2:	4868      	ldr	r0, [pc, #416]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000cf4:	f005 fcce 	bl	8006694 <HAL_GPIO_WritePin>
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cfe:	4865      	ldr	r0, [pc, #404]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d00:	f005 fcc8 	bl	8006694 <HAL_GPIO_WritePin>
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d0a:	4862      	ldr	r0, [pc, #392]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d0c:	f005 fcc2 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000d10:	2201      	movs	r2, #1
 8000d12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d16:	485f      	ldr	r0, [pc, #380]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d18:	f005 fcbc 	bl	8006694 <HAL_GPIO_WritePin>
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d22:	485c      	ldr	r0, [pc, #368]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d24:	f005 fcb6 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000d28:	e137      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d30:	4858      	ldr	r0, [pc, #352]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d32:	f005 fcaf 	bl	8006694 <HAL_GPIO_WritePin>
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	4855      	ldr	r0, [pc, #340]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d3e:	f005 fca9 	bl	8006694 <HAL_GPIO_WritePin>
 8000d42:	2200      	movs	r2, #0
 8000d44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d48:	4852      	ldr	r0, [pc, #328]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d4a:	f005 fca3 	bl	8006694 <HAL_GPIO_WritePin>
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d54:	484f      	ldr	r0, [pc, #316]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d56:	f005 fc9d 	bl	8006694 <HAL_GPIO_WritePin>
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d60:	484c      	ldr	r0, [pc, #304]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d62:	f005 fc97 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000d66:	2201      	movs	r2, #1
 8000d68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d6c:	4849      	ldr	r0, [pc, #292]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d6e:	f005 fc91 	bl	8006694 <HAL_GPIO_WritePin>
 8000d72:	2201      	movs	r2, #1
 8000d74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d78:	4846      	ldr	r0, [pc, #280]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d7a:	f005 fc8b 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000d7e:	e10c      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d86:	4843      	ldr	r0, [pc, #268]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d88:	f005 fc84 	bl	8006694 <HAL_GPIO_WritePin>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d92:	4840      	ldr	r0, [pc, #256]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000d94:	f005 fc7e 	bl	8006694 <HAL_GPIO_WritePin>
 8000d98:	2200      	movs	r2, #0
 8000d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9e:	483d      	ldr	r0, [pc, #244]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000da0:	f005 fc78 	bl	8006694 <HAL_GPIO_WritePin>
 8000da4:	2200      	movs	r2, #0
 8000da6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000daa:	483a      	ldr	r0, [pc, #232]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dac:	f005 fc72 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000db0:	2201      	movs	r2, #1
 8000db2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000db6:	4837      	ldr	r0, [pc, #220]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000db8:	f005 fc6c 	bl	8006694 <HAL_GPIO_WritePin>
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000dc2:	4834      	ldr	r0, [pc, #208]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dc4:	f005 fc66 	bl	8006694 <HAL_GPIO_WritePin>
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dce:	4831      	ldr	r0, [pc, #196]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dd0:	f005 fc60 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000dd4:	e0e1      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ddc:	482d      	ldr	r0, [pc, #180]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dde:	f005 fc59 	bl	8006694 <HAL_GPIO_WritePin>
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000de8:	482a      	ldr	r0, [pc, #168]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000dea:	f005 fc53 	bl	8006694 <HAL_GPIO_WritePin>
 8000dee:	2200      	movs	r2, #0
 8000df0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000df4:	4827      	ldr	r0, [pc, #156]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000df6:	f005 fc4d 	bl	8006694 <HAL_GPIO_WritePin>
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e00:	4824      	ldr	r0, [pc, #144]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e02:	f005 fc47 	bl	8006694 <HAL_GPIO_WritePin>
 8000e06:	2200      	movs	r2, #0
 8000e08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e0c:	4821      	ldr	r0, [pc, #132]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e0e:	f005 fc41 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000e12:	2201      	movs	r2, #1
 8000e14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e18:	481e      	ldr	r0, [pc, #120]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e1a:	f005 fc3b 	bl	8006694 <HAL_GPIO_WritePin>
 8000e1e:	2201      	movs	r2, #1
 8000e20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e24:	481b      	ldr	r0, [pc, #108]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e26:	f005 fc35 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000e2a:	e0b6      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e32:	4818      	ldr	r0, [pc, #96]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e34:	f005 fc2e 	bl	8006694 <HAL_GPIO_WritePin>
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e3e:	4815      	ldr	r0, [pc, #84]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e40:	f005 fc28 	bl	8006694 <HAL_GPIO_WritePin>
 8000e44:	2200      	movs	r2, #0
 8000e46:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e4a:	4812      	ldr	r0, [pc, #72]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e4c:	f005 fc22 	bl	8006694 <HAL_GPIO_WritePin>
 8000e50:	2200      	movs	r2, #0
 8000e52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e56:	480f      	ldr	r0, [pc, #60]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e58:	f005 fc1c 	bl	8006694 <HAL_GPIO_WritePin>
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e62:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e64:	f005 fc16 	bl	8006694 <HAL_GPIO_WritePin>
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e6e:	4809      	ldr	r0, [pc, #36]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e70:	f005 fc10 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000e74:	2201      	movs	r2, #1
 8000e76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e7a:	4806      	ldr	r0, [pc, #24]	@ (8000e94 <_7SEG_SetNumber+0x68c>)
 8000e7c:	f005 fc0a 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000e80:	e08b      	b.n	8000f9a <_7SEG_SetNumber+0x792>
 8000e82:	bf00      	nop
 8000e84:	40020c00 	.word	0x40020c00
 8000e88:	40020000 	.word	0x40020000
 8000e8c:	40020800 	.word	0x40020800
 8000e90:	66666667 	.word	0x66666667
 8000e94:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9e:	484a      	ldr	r0, [pc, #296]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ea0:	f005 fbf8 	bl	8006694 <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eaa:	4847      	ldr	r0, [pc, #284]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000eac:	f005 fbf2 	bl	8006694 <HAL_GPIO_WritePin>
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000eb6:	4844      	ldr	r0, [pc, #272]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000eb8:	f005 fbec 	bl	8006694 <HAL_GPIO_WritePin>
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4841      	ldr	r0, [pc, #260]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ec4:	f005 fbe6 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ece:	483e      	ldr	r0, [pc, #248]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ed0:	f005 fbe0 	bl	8006694 <HAL_GPIO_WritePin>
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eda:	483b      	ldr	r0, [pc, #236]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000edc:	f005 fbda 	bl	8006694 <HAL_GPIO_WritePin>
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ee6:	4838      	ldr	r0, [pc, #224]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ee8:	f005 fbd4 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000eec:	e055      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ef4:	4834      	ldr	r0, [pc, #208]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000ef6:	f005 fbcd 	bl	8006694 <HAL_GPIO_WritePin>
 8000efa:	2200      	movs	r2, #0
 8000efc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f00:	4831      	ldr	r0, [pc, #196]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f02:	f005 fbc7 	bl	8006694 <HAL_GPIO_WritePin>
 8000f06:	2200      	movs	r2, #0
 8000f08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f0c:	482e      	ldr	r0, [pc, #184]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f0e:	f005 fbc1 	bl	8006694 <HAL_GPIO_WritePin>
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f18:	482b      	ldr	r0, [pc, #172]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f1a:	f005 fbbb 	bl	8006694 <HAL_GPIO_WritePin>
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f24:	4828      	ldr	r0, [pc, #160]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f26:	f005 fbb5 	bl	8006694 <HAL_GPIO_WritePin>
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f30:	4825      	ldr	r0, [pc, #148]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f32:	f005 fbaf 	bl	8006694 <HAL_GPIO_WritePin>
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f3c:	4822      	ldr	r0, [pc, #136]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f3e:	f005 fba9 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000f42:	e02a      	b.n	8000f9a <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000f44:	2200      	movs	r2, #0
 8000f46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f4a:	481f      	ldr	r0, [pc, #124]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f4c:	f005 fba2 	bl	8006694 <HAL_GPIO_WritePin>
 8000f50:	2200      	movs	r2, #0
 8000f52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f56:	481c      	ldr	r0, [pc, #112]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f58:	f005 fb9c 	bl	8006694 <HAL_GPIO_WritePin>
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f62:	4819      	ldr	r0, [pc, #100]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f64:	f005 fb96 	bl	8006694 <HAL_GPIO_WritePin>
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f6e:	4816      	ldr	r0, [pc, #88]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f70:	f005 fb90 	bl	8006694 <HAL_GPIO_WritePin>
 8000f74:	2200      	movs	r2, #0
 8000f76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f7a:	4813      	ldr	r0, [pc, #76]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f7c:	f005 fb8a 	bl	8006694 <HAL_GPIO_WritePin>
 8000f80:	2200      	movs	r2, #0
 8000f82:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f86:	4810      	ldr	r0, [pc, #64]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f88:	f005 fb84 	bl	8006694 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f92:	480d      	ldr	r0, [pc, #52]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000f94:	f005 fb7e 	bl	8006694 <HAL_GPIO_WritePin>
				break;
 8000f98:	bf00      	nop
		if(dp == ON)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d106      	bne.n	8000fae <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fa6:	4808      	ldr	r0, [pc, #32]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000fa8:	f005 fb74 	bl	8006694 <HAL_GPIO_WritePin>
}
 8000fac:	e008      	b.n	8000fc0 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d105      	bne.n	8000fc0 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fba:	4803      	ldr	r0, [pc, #12]	@ (8000fc8 <_7SEG_SetNumber+0x7c0>)
 8000fbc:	f005 fb6a 	bl	8006694 <HAL_GPIO_WritePin>
}
 8000fc0:	bf00      	nop
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40021000 	.word	0x40021000

08000fcc <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	4b23      	ldr	r3, [pc, #140]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a22      	ldr	r2, [pc, #136]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fdc:	f043 0310 	orr.w	r3, r3, #16
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b20      	ldr	r3, [pc, #128]	@ (8001064 <CLCD_GPIO_Init+0x98>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0310 	and.w	r3, r3, #16
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	4619      	mov	r1, r3
 8001002:	4819      	ldr	r0, [pc, #100]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001004:	f005 f992 	bl	800632c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8001008:	2302      	movs	r3, #2
 800100a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	4619      	mov	r1, r3
 8001010:	4815      	ldr	r0, [pc, #84]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001012:	f005 f98b 	bl	800632c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8001016:	2304      	movs	r3, #4
 8001018:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	4619      	mov	r1, r3
 800101e:	4812      	ldr	r0, [pc, #72]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001020:	f005 f984 	bl	800632c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8001024:	2310      	movs	r3, #16
 8001026:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	4619      	mov	r1, r3
 800102c:	480e      	ldr	r0, [pc, #56]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800102e:	f005 f97d 	bl	800632c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8001032:	2320      	movs	r3, #32
 8001034:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	4619      	mov	r1, r3
 800103a:	480b      	ldr	r0, [pc, #44]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800103c:	f005 f976 	bl	800632c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8001040:	2340      	movs	r3, #64	@ 0x40
 8001042:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	4619      	mov	r1, r3
 8001048:	4807      	ldr	r0, [pc, #28]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 800104a:	f005 f96f 	bl	800632c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 800104e:	2380      	movs	r3, #128	@ 0x80
 8001050:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4619      	mov	r1, r3
 8001056:	4804      	ldr	r0, [pc, #16]	@ (8001068 <CLCD_GPIO_Init+0x9c>)
 8001058:	f005 f968 	bl	800632c <HAL_GPIO_Init>
}
 800105c:	bf00      	nop
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40023800 	.word	0x40023800
 8001068:	40021000 	.word	0x40021000

0800106c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	2b00      	cmp	r3, #0
 800107c:	da04      	bge.n	8001088 <CLCD_Write_Instruction+0x1c>
 800107e:	4b5f      	ldr	r3, [pc, #380]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x24>
 8001088:	4b5c      	ldr	r3, [pc, #368]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001090:	4a5a      	ldr	r2, [pc, #360]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800109a:	2b00      	cmp	r3, #0
 800109c:	d004      	beq.n	80010a8 <CLCD_Write_Instruction+0x3c>
 800109e:	4b57      	ldr	r3, [pc, #348]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010a6:	e003      	b.n	80010b0 <CLCD_Write_Instruction+0x44>
 80010a8:	4b54      	ldr	r3, [pc, #336]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80010b0:	4a52      	ldr	r2, [pc, #328]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010b2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 0320 	and.w	r3, r3, #32
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <CLCD_Write_Instruction+0x5c>
 80010be:	4b4f      	ldr	r3, [pc, #316]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f043 0320 	orr.w	r3, r3, #32
 80010c6:	e003      	b.n	80010d0 <CLCD_Write_Instruction+0x64>
 80010c8:	4b4c      	ldr	r3, [pc, #304]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	f023 0320 	bic.w	r3, r3, #32
 80010d0:	4a4a      	ldr	r2, [pc, #296]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010d2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 0310 	and.w	r3, r3, #16
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d004      	beq.n	80010e8 <CLCD_Write_Instruction+0x7c>
 80010de:	4b47      	ldr	r3, [pc, #284]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	f043 0310 	orr.w	r3, r3, #16
 80010e6:	e003      	b.n	80010f0 <CLCD_Write_Instruction+0x84>
 80010e8:	4b44      	ldr	r3, [pc, #272]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	f023 0310 	bic.w	r3, r3, #16
 80010f0:	4a42      	ldr	r2, [pc, #264]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010f2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010f4:	4b41      	ldr	r3, [pc, #260]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	4a40      	ldr	r2, [pc, #256]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80010fa:	f023 0301 	bic.w	r3, r3, #1
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001100:	4b3e      	ldr	r3, [pc, #248]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	4a3d      	ldr	r2, [pc, #244]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001106:	f023 0302 	bic.w	r3, r3, #2
 800110a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800110c:	4b3b      	ldr	r3, [pc, #236]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	4a3a      	ldr	r2, [pc, #232]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001112:	f023 0304 	bic.w	r3, r3, #4
 8001116:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001118:	4b38      	ldr	r3, [pc, #224]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	4a37      	ldr	r2, [pc, #220]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800111e:	f043 0304 	orr.w	r3, r3, #4
 8001122:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001124:	4b35      	ldr	r3, [pc, #212]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	4a34      	ldr	r2, [pc, #208]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800112a:	f023 0304 	bic.w	r3, r3, #4
 800112e:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 0308 	and.w	r3, r3, #8
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <CLCD_Write_Instruction+0xd8>
 800113a:	4b30      	ldr	r3, [pc, #192]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001142:	e003      	b.n	800114c <CLCD_Write_Instruction+0xe0>
 8001144:	4b2d      	ldr	r3, [pc, #180]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800114c:	4a2b      	ldr	r2, [pc, #172]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800114e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	2b00      	cmp	r3, #0
 8001158:	d004      	beq.n	8001164 <CLCD_Write_Instruction+0xf8>
 800115a:	4b28      	ldr	r3, [pc, #160]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800115c:	695b      	ldr	r3, [r3, #20]
 800115e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001162:	e003      	b.n	800116c <CLCD_Write_Instruction+0x100>
 8001164:	4b25      	ldr	r3, [pc, #148]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800116c:	4a23      	ldr	r2, [pc, #140]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800116e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d004      	beq.n	8001184 <CLCD_Write_Instruction+0x118>
 800117a:	4b20      	ldr	r3, [pc, #128]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	f043 0320 	orr.w	r3, r3, #32
 8001182:	e003      	b.n	800118c <CLCD_Write_Instruction+0x120>
 8001184:	4b1d      	ldr	r3, [pc, #116]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	f023 0320 	bic.w	r3, r3, #32
 800118c:	4a1b      	ldr	r2, [pc, #108]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800118e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	2b00      	cmp	r3, #0
 8001198:	d004      	beq.n	80011a4 <CLCD_Write_Instruction+0x138>
 800119a:	4b18      	ldr	r3, [pc, #96]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	f043 0310 	orr.w	r3, r3, #16
 80011a2:	e003      	b.n	80011ac <CLCD_Write_Instruction+0x140>
 80011a4:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011a6:	695b      	ldr	r3, [r3, #20]
 80011a8:	f023 0310 	bic.w	r3, r3, #16
 80011ac:	4a13      	ldr	r2, [pc, #76]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ae:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	4a11      	ldr	r2, [pc, #68]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011b6:	f023 0301 	bic.w	r3, r3, #1
 80011ba:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011bc:	4b0f      	ldr	r3, [pc, #60]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	4a0e      	ldr	r2, [pc, #56]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011c2:	f023 0302 	bic.w	r3, r3, #2
 80011c6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011c8:	4b0c      	ldr	r3, [pc, #48]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	4a0b      	ldr	r2, [pc, #44]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011ce:	f023 0304 	bic.w	r3, r3, #4
 80011d2:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011d4:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011d6:	695b      	ldr	r3, [r3, #20]
 80011d8:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011da:	f043 0304 	orr.w	r3, r3, #4
 80011de:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011e2:	695b      	ldr	r3, [r3, #20]
 80011e4:	4a05      	ldr	r2, [pc, #20]	@ (80011fc <CLCD_Write_Instruction+0x190>)
 80011e6:	f023 0304 	bic.w	r3, r3, #4
 80011ea:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f002 fcfb 	bl	8003be8 <HAL_Delay>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40021000 	.word	0x40021000

08001200 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	da04      	bge.n	800121c <CLCD_Write_Display+0x1c>
 8001212:	4b5f      	ldr	r3, [pc, #380]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x24>
 800121c:	4b5c      	ldr	r3, [pc, #368]	@ (8001390 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001224:	4a5a      	ldr	r2, [pc, #360]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <CLCD_Write_Display+0x3c>
 8001232:	4b57      	ldr	r3, [pc, #348]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800123a:	e003      	b.n	8001244 <CLCD_Write_Display+0x44>
 800123c:	4b54      	ldr	r3, [pc, #336]	@ (8001390 <CLCD_Write_Display+0x190>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001244:	4a52      	ldr	r2, [pc, #328]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001246:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0320 	and.w	r3, r3, #32
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <CLCD_Write_Display+0x5c>
 8001252:	4b4f      	ldr	r3, [pc, #316]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f043 0320 	orr.w	r3, r3, #32
 800125a:	e003      	b.n	8001264 <CLCD_Write_Display+0x64>
 800125c:	4b4c      	ldr	r3, [pc, #304]	@ (8001390 <CLCD_Write_Display+0x190>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 0320 	bic.w	r3, r3, #32
 8001264:	4a4a      	ldr	r2, [pc, #296]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001266:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	f003 0310 	and.w	r3, r3, #16
 800126e:	2b00      	cmp	r3, #0
 8001270:	d004      	beq.n	800127c <CLCD_Write_Display+0x7c>
 8001272:	4b47      	ldr	r3, [pc, #284]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	f043 0310 	orr.w	r3, r3, #16
 800127a:	e003      	b.n	8001284 <CLCD_Write_Display+0x84>
 800127c:	4b44      	ldr	r3, [pc, #272]	@ (8001390 <CLCD_Write_Display+0x190>)
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	f023 0310 	bic.w	r3, r3, #16
 8001284:	4a42      	ldr	r2, [pc, #264]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001286:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001288:	4b41      	ldr	r3, [pc, #260]	@ (8001390 <CLCD_Write_Display+0x190>)
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	4a40      	ldr	r2, [pc, #256]	@ (8001390 <CLCD_Write_Display+0x190>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001294:	4b3e      	ldr	r3, [pc, #248]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	4a3d      	ldr	r2, [pc, #244]	@ (8001390 <CLCD_Write_Display+0x190>)
 800129a:	f023 0302 	bic.w	r3, r3, #2
 800129e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012a0:	4b3b      	ldr	r3, [pc, #236]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a3a      	ldr	r2, [pc, #232]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012a6:	f023 0304 	bic.w	r3, r3, #4
 80012aa:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80012ac:	4b38      	ldr	r3, [pc, #224]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	4a37      	ldr	r2, [pc, #220]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012b2:	f043 0304 	orr.w	r3, r3, #4
 80012b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012b8:	4b35      	ldr	r3, [pc, #212]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	4a34      	ldr	r2, [pc, #208]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012be:	f023 0304 	bic.w	r3, r3, #4
 80012c2:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d004      	beq.n	80012d8 <CLCD_Write_Display+0xd8>
 80012ce:	4b30      	ldr	r3, [pc, #192]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012d6:	e003      	b.n	80012e0 <CLCD_Write_Display+0xe0>
 80012d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80012e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012e2:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	f003 0304 	and.w	r3, r3, #4
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d004      	beq.n	80012f8 <CLCD_Write_Display+0xf8>
 80012ee:	4b28      	ldr	r3, [pc, #160]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012f0:	695b      	ldr	r3, [r3, #20]
 80012f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012f6:	e003      	b.n	8001300 <CLCD_Write_Display+0x100>
 80012f8:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <CLCD_Write_Display+0x190>)
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001300:	4a23      	ldr	r2, [pc, #140]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001302:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001304:	79fb      	ldrb	r3, [r7, #7]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d004      	beq.n	8001318 <CLCD_Write_Display+0x118>
 800130e:	4b20      	ldr	r3, [pc, #128]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	f043 0320 	orr.w	r3, r3, #32
 8001316:	e003      	b.n	8001320 <CLCD_Write_Display+0x120>
 8001318:	4b1d      	ldr	r3, [pc, #116]	@ (8001390 <CLCD_Write_Display+0x190>)
 800131a:	695b      	ldr	r3, [r3, #20]
 800131c:	f023 0320 	bic.w	r3, r3, #32
 8001320:	4a1b      	ldr	r2, [pc, #108]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001322:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	2b00      	cmp	r3, #0
 800132c:	d004      	beq.n	8001338 <CLCD_Write_Display+0x138>
 800132e:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	f043 0310 	orr.w	r3, r3, #16
 8001336:	e003      	b.n	8001340 <CLCD_Write_Display+0x140>
 8001338:	4b15      	ldr	r3, [pc, #84]	@ (8001390 <CLCD_Write_Display+0x190>)
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	f023 0310 	bic.w	r3, r3, #16
 8001340:	4a13      	ldr	r2, [pc, #76]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001342:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001344:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	4a11      	ldr	r2, [pc, #68]	@ (8001390 <CLCD_Write_Display+0x190>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001352:	695b      	ldr	r3, [r3, #20]
 8001354:	4a0e      	ldr	r2, [pc, #56]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001356:	f023 0302 	bic.w	r3, r3, #2
 800135a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <CLCD_Write_Display+0x190>)
 800135e:	695b      	ldr	r3, [r3, #20]
 8001360:	4a0b      	ldr	r2, [pc, #44]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001362:	f023 0304 	bic.w	r3, r3, #4
 8001366:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <CLCD_Write_Display+0x190>)
 800136a:	695b      	ldr	r3, [r3, #20]
 800136c:	4a08      	ldr	r2, [pc, #32]	@ (8001390 <CLCD_Write_Display+0x190>)
 800136e:	f043 0304 	orr.w	r3, r3, #4
 8001372:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <CLCD_Write_Display+0x190>)
 8001376:	695b      	ldr	r3, [r3, #20]
 8001378:	4a05      	ldr	r2, [pc, #20]	@ (8001390 <CLCD_Write_Display+0x190>)
 800137a:	f023 0304 	bic.w	r3, r3, #4
 800137e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001380:	2001      	movs	r0, #1
 8001382:	f002 fc31 	bl	8003be8 <HAL_Delay>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40021000 	.word	0x40021000

08001394 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	4603      	mov	r3, r0
 800139c:	460a      	mov	r2, r1
 800139e:	71fb      	strb	r3, [r7, #7]
 80013a0:	4613      	mov	r3, r2
 80013a2:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80013a4:	79bb      	ldrb	r3, [r7, #6]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d002      	beq.n	80013b0 <CLCD_Gotoxy+0x1c>
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d007      	beq.n	80013be <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80013ae:	e00d      	b.n	80013cc <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	3b80      	subs	r3, #128	@ 0x80
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff fe58 	bl	800106c <CLCD_Write_Instruction>
 80013bc:	e006      	b.n	80013cc <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	3b40      	subs	r3, #64	@ 0x40
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fe51 	bl	800106c <CLCD_Write_Instruction>
 80013ca:	bf00      	nop
}
 80013cc:	bf00      	nop
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	603a      	str	r2, [r7, #0]
 80013de:	71fb      	strb	r3, [r7, #7]
 80013e0:	460b      	mov	r3, r1
 80013e2:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80013e8:	79ba      	ldrb	r2, [r7, #6]
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	4611      	mov	r1, r2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ffd0 	bl	8001394 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	4413      	add	r3, r2
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff feff 	bl	8001200 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3301      	adds	r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	683a      	ldr	r2, [r7, #0]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	4413      	add	r3, r2
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1ef      	bne.n	80013f4 <CLCD_Puts+0x20>
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <CLCD_Init>:

void CLCD_Init(void)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001422:	2064      	movs	r0, #100	@ 0x64
 8001424:	f002 fbe0 	bl	8003be8 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001428:	2028      	movs	r0, #40	@ 0x28
 800142a:	f7ff fe1f 	bl	800106c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800142e:	200a      	movs	r0, #10
 8001430:	f002 fbda 	bl	8003be8 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001434:	2028      	movs	r0, #40	@ 0x28
 8001436:	f7ff fe19 	bl	800106c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800143a:	200a      	movs	r0, #10
 800143c:	f002 fbd4 	bl	8003be8 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001440:	200c      	movs	r0, #12
 8001442:	f7ff fe13 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 8001446:	2006      	movs	r0, #6
 8001448:	f7ff fe10 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 800144c:	2002      	movs	r0, #2
 800144e:	f7ff fe0d 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001452:	2001      	movs	r0, #1
 8001454:	f7ff fe0a 	bl	800106c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001458:	2001      	movs	r0, #1
 800145a:	f7ff fe07 	bl	800106c <CLCD_Write_Instruction>
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <VS1003_SPI_Init>:

static SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void VS1003_SPI_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
	/* SPI2 clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <VS1003_SPI_Init+0x88>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001472:	4a1e      	ldr	r2, [pc, #120]	@ (80014ec <VS1003_SPI_Init+0x88>)
 8001474:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001478:	6413      	str	r3, [r2, #64]	@ 0x40
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <VS1003_SPI_Init+0x88>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	687b      	ldr	r3, [r7, #4]

	hspi2.Instance = SPI2;
 8001486:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 8001488:	4a1a      	ldr	r2, [pc, #104]	@ (80014f4 <VS1003_SPI_Init+0x90>)
 800148a:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800148c:	4b18      	ldr	r3, [pc, #96]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 800148e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001492:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001494:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 8001496:	2200      	movs	r2, #0
 8001498:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800149a:	4b15      	ldr	r3, [pc, #84]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 800149c:	2200      	movs	r2, #0
 800149e:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80014a0:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014a2:	2202      	movs	r2, #2
 80014a4:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80014a6:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80014ac:	4b10      	ldr	r3, [pc, #64]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014b2:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80014b4:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014b6:	2210      	movs	r2, #16
 80014b8:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ba:	4b0d      	ldr	r3, [pc, #52]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014bc:	2200      	movs	r2, #0
 80014be:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014c0:	4b0b      	ldr	r3, [pc, #44]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014c6:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0;
 80014cc:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014d2:	4807      	ldr	r0, [pc, #28]	@ (80014f0 <VS1003_SPI_Init+0x8c>)
 80014d4:	f007 f926 	bl	8008724 <HAL_SPI_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <VS1003_SPI_Init+0x7e>
	{
		Error_Handler();
 80014de:	f001 fd0f 	bl	8002f00 <Error_Handler>
	}
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800
 80014f0:	200000b0 	.word	0x200000b0
 80014f4:	40003800 	.word	0x40003800

080014f8 <VS1003_Init>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b088      	sub	sp, #32
 80014fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	4b40      	ldr	r3, [pc, #256]	@ (8001604 <VS1003_Init+0x10c>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a3f      	ldr	r2, [pc, #252]	@ (8001604 <VS1003_Init+0x10c>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b3d      	ldr	r3, [pc, #244]	@ (8001604 <VS1003_Init+0x10c>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]
 800151e:	4b39      	ldr	r3, [pc, #228]	@ (8001604 <VS1003_Init+0x10c>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	4a38      	ldr	r2, [pc, #224]	@ (8001604 <VS1003_Init+0x10c>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	@ 0x30
 800152a:	4b36      	ldr	r3, [pc, #216]	@ (8001604 <VS1003_Init+0x10c>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	603b      	str	r3, [r7, #0]
 800153a:	4b32      	ldr	r3, [pc, #200]	@ (8001604 <VS1003_Init+0x10c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	4a31      	ldr	r2, [pc, #196]	@ (8001604 <VS1003_Init+0x10c>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	6313      	str	r3, [r2, #48]	@ 0x30
 8001546:	4b2f      	ldr	r3, [pc, #188]	@ (8001604 <VS1003_Init+0x10c>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

	/* /CS */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001552:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001556:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001558:	2301      	movs	r3, #1
 800155a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001560:	2303      	movs	r3, #3
 8001562:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001564:	f107 030c 	add.w	r3, r7, #12
 8001568:	4619      	mov	r1, r3
 800156a:	4827      	ldr	r0, [pc, #156]	@ (8001608 <VS1003_Init+0x110>)
 800156c:	f004 fede 	bl	800632c <HAL_GPIO_Init>

	/* XDCS */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001570:	2310      	movs	r3, #16
 8001572:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001574:	f107 030c 	add.w	r3, r7, #12
 8001578:	4619      	mov	r1, r3
 800157a:	4824      	ldr	r0, [pc, #144]	@ (800160c <VS1003_Init+0x114>)
 800157c:	f004 fed6 	bl	800632c <HAL_GPIO_Init>

	/* XRESET */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001580:	2340      	movs	r3, #64	@ 0x40
 8001582:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001584:	f107 030c 	add.w	r3, r7, #12
 8001588:	4619      	mov	r1, r3
 800158a:	4820      	ldr	r0, [pc, #128]	@ (800160c <VS1003_Init+0x114>)
 800158c:	f004 fece 	bl	800632c <HAL_GPIO_Init>

	/* DREQ */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001590:	2380      	movs	r3, #128	@ 0x80
 8001592:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001594:	2300      	movs	r3, #0
 8001596:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	4619      	mov	r1, r3
 800159e:	481c      	ldr	r0, [pc, #112]	@ (8001610 <VS1003_Init+0x118>)
 80015a0:	f004 fec4 	bl	800632c <HAL_GPIO_Init>
	/**SPI2 GPIO Configuration
	PB10     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 80015a4:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 80015a8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015aa:	2302      	movs	r3, #2
 80015ac:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b2:	2303      	movs	r3, #3
 80015b4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015b6:	2305      	movs	r3, #5
 80015b8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	4619      	mov	r1, r3
 80015c0:	4811      	ldr	r0, [pc, #68]	@ (8001608 <VS1003_Init+0x110>)
 80015c2:	f004 feb3 	bl	800632c <HAL_GPIO_Init>

	MP3_RESET(0);
 80015c6:	2200      	movs	r2, #0
 80015c8:	2140      	movs	r1, #64	@ 0x40
 80015ca:	4810      	ldr	r0, [pc, #64]	@ (800160c <VS1003_Init+0x114>)
 80015cc:	f005 f862 	bl	8006694 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80015d0:	2001      	movs	r0, #1
 80015d2:	f002 fb09 	bl	8003be8 <HAL_Delay>
	MP3_RESET(1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2140      	movs	r1, #64	@ 0x40
 80015da:	480c      	ldr	r0, [pc, #48]	@ (800160c <VS1003_Init+0x114>)
 80015dc:	f005 f85a 	bl	8006694 <HAL_GPIO_WritePin>

	MP3_DCS(1);
 80015e0:	2201      	movs	r2, #1
 80015e2:	2110      	movs	r1, #16
 80015e4:	4809      	ldr	r0, [pc, #36]	@ (800160c <VS1003_Init+0x114>)
 80015e6:	f005 f855 	bl	8006694 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80015ea:	2201      	movs	r2, #1
 80015ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f0:	4805      	ldr	r0, [pc, #20]	@ (8001608 <VS1003_Init+0x110>)
 80015f2:	f005 f84f 	bl	8006694 <HAL_GPIO_WritePin>

	VS1003_SPI_Init();
 80015f6:	f7ff ff35 	bl	8001464 <VS1003_SPI_Init>
}
 80015fa:	bf00      	nop
 80015fc:	3720      	adds	r7, #32
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800
 8001608:	40020400 	.word	0x40020400
 800160c:	40020000 	.word	0x40020000
 8001610:	40020800 	.word	0x40020800

08001614 <VS1003_SPI_SetSpeed>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void VS1003_SPI_SetSpeed(uint8_t SpeedSet)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
	hspi2.Instance = SPI2;
 800161e:	4b1c      	ldr	r3, [pc, #112]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001620:	4a1c      	ldr	r2, [pc, #112]	@ (8001694 <VS1003_SPI_SetSpeed+0x80>)
 8001622:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001624:	4b1a      	ldr	r3, [pc, #104]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001626:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800162a:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800162c:	4b18      	ldr	r3, [pc, #96]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001632:	4b17      	ldr	r3, [pc, #92]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001634:	2200      	movs	r2, #0
 8001636:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001638:	4b15      	ldr	r3, [pc, #84]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800163a:	2202      	movs	r2, #2
 800163c:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800163e:	4b14      	ldr	r3, [pc, #80]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001640:	2201      	movs	r2, #1
 8001642:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001644:	4b12      	ldr	r3, [pc, #72]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800164a:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800164c:	4b10      	ldr	r3, [pc, #64]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800164e:	2200      	movs	r2, #0
 8001650:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001652:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001654:	2200      	movs	r2, #0
 8001656:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001658:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800165a:	2200      	movs	r2, #0
 800165c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0;
 800165e:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001660:	2200      	movs	r2, #0
 8001662:	62da      	str	r2, [r3, #44]	@ 0x2c

	if(SpeedSet == SPI_SPEED_LOW)
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d103      	bne.n	8001672 <VS1003_SPI_SetSpeed+0x5e>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800166c:	2218      	movs	r2, #24
 800166e:	61da      	str	r2, [r3, #28]
 8001670:	e002      	b.n	8001678 <VS1003_SPI_SetSpeed+0x64>
	}
	else
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001672:	4b07      	ldr	r3, [pc, #28]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 8001674:	2210      	movs	r2, #16
 8001676:	61da      	str	r2, [r3, #28]
	}

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001678:	4805      	ldr	r0, [pc, #20]	@ (8001690 <VS1003_SPI_SetSpeed+0x7c>)
 800167a:	f007 f853 	bl	8008724 <HAL_SPI_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <VS1003_SPI_SetSpeed+0x74>
	{
		Error_Handler();
 8001684:	f001 fc3c 	bl	8002f00 <Error_Handler>
	}
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200000b0 	.word	0x200000b0
 8001694:	40003800 	.word	0x40003800

08001698 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af02      	add	r7, sp, #8
 800169e:	4603      	mov	r3, r0
 80016a0:	80fb      	strh	r3, [r7, #6]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 80016a2:	f107 020f 	add.w	r2, r7, #15
 80016a6:	1db9      	adds	r1, r7, #6
 80016a8:	230a      	movs	r3, #10
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	2301      	movs	r3, #1
 80016ae:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <VS1003_SPI_ReadWriteByte+0x28>)
 80016b0:	f007 f8c1 	bl	8008836 <HAL_SPI_TransmitReceive>
	return RxData;
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200000b0 	.word	0x200000b0

080016c4 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	460a      	mov	r2, r1
 80016ce:	71fb      	strb	r3, [r7, #7]
 80016d0:	4613      	mov	r3, r2
 80016d2:	80bb      	strh	r3, [r7, #4]
	while(MP3_DREQ == 0);
 80016d4:	bf00      	nop
 80016d6:	2180      	movs	r1, #128	@ 0x80
 80016d8:	4819      	ldr	r0, [pc, #100]	@ (8001740 <VS1003_WriteReg+0x7c>)
 80016da:	f004 ffc3 	bl	8006664 <HAL_GPIO_ReadPin>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f8      	beq.n	80016d6 <VS1003_WriteReg+0x12>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 80016e4:	2000      	movs	r0, #0
 80016e6:	f7ff ff95 	bl	8001614 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 80016ea:	2201      	movs	r2, #1
 80016ec:	2110      	movs	r1, #16
 80016ee:	4815      	ldr	r0, [pc, #84]	@ (8001744 <VS1003_WriteReg+0x80>)
 80016f0:	f004 ffd0 	bl	8006694 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 80016f4:	2200      	movs	r2, #0
 80016f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016fa:	4813      	ldr	r0, [pc, #76]	@ (8001748 <VS1003_WriteReg+0x84>)
 80016fc:	f004 ffca 	bl	8006694 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 8001700:	2002      	movs	r0, #2
 8001702:	f7ff ffc9 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	b29b      	uxth	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff ffc4 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 8001710:	88bb      	ldrh	r3, [r7, #4]
 8001712:	0a1b      	lsrs	r3, r3, #8
 8001714:	b29b      	uxth	r3, r3
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff ffbe 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 800171c:	88bb      	ldrh	r3, [r7, #4]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffba 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 8001724:	2201      	movs	r2, #1
 8001726:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800172a:	4807      	ldr	r0, [pc, #28]	@ (8001748 <VS1003_WriteReg+0x84>)
 800172c:	f004 ffb2 	bl	8006694 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 8001730:	2001      	movs	r0, #1
 8001732:	f7ff ff6f 	bl	8001614 <VS1003_SPI_SetSpeed>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40020800 	.word	0x40020800
 8001744:	40020000 	.word	0x40020000
 8001748:	40020400 	.word	0x40020400

0800174c <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
	uint16_t value;

	while(MP3_DREQ == 0);
 8001756:	bf00      	nop
 8001758:	2180      	movs	r1, #128	@ 0x80
 800175a:	481d      	ldr	r0, [pc, #116]	@ (80017d0 <VS1003_ReadReg+0x84>)
 800175c:	f004 ff82 	bl	8006664 <HAL_GPIO_ReadPin>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d0f8      	beq.n	8001758 <VS1003_ReadReg+0xc>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 8001766:	2000      	movs	r0, #0
 8001768:	f7ff ff54 	bl	8001614 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 800176c:	2201      	movs	r2, #1
 800176e:	2110      	movs	r1, #16
 8001770:	4818      	ldr	r0, [pc, #96]	@ (80017d4 <VS1003_ReadReg+0x88>)
 8001772:	f004 ff8f 	bl	8006694 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8001776:	2200      	movs	r2, #0
 8001778:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800177c:	4816      	ldr	r0, [pc, #88]	@ (80017d8 <VS1003_ReadReg+0x8c>)
 800177e:	f004 ff89 	bl	8006694 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 8001782:	2003      	movs	r0, #3
 8001784:	f7ff ff88 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	b29b      	uxth	r3, r3
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff ff83 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 8001792:	20ff      	movs	r0, #255	@ 0xff
 8001794:	f7ff ff80 	bl	8001698 <VS1003_SPI_ReadWriteByte>
 8001798:	4603      	mov	r3, r0
 800179a:	81fb      	strh	r3, [r7, #14]
	value = value << 8;
 800179c:	89fb      	ldrh	r3, [r7, #14]
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	81fb      	strh	r3, [r7, #14]
	value |= VS1003_SPI_ReadWriteByte(0xff);
 80017a2:	20ff      	movs	r0, #255	@ 0xff
 80017a4:	f7ff ff78 	bl	8001698 <VS1003_SPI_ReadWriteByte>
 80017a8:	4603      	mov	r3, r0
 80017aa:	461a      	mov	r2, r3
 80017ac:	89fb      	ldrh	r3, [r7, #14]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	81fb      	strh	r3, [r7, #14]
	MP3_CCS(1);
 80017b2:	2201      	movs	r2, #1
 80017b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017b8:	4807      	ldr	r0, [pc, #28]	@ (80017d8 <VS1003_ReadReg+0x8c>)
 80017ba:	f004 ff6b 	bl	8006694 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 80017be:	2001      	movs	r0, #1
 80017c0:	f7ff ff28 	bl	8001614 <VS1003_SPI_SetSpeed>
	return value;
 80017c4:	89fb      	ldrh	r3, [r7, #14]
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40020800 	.word	0x40020800
 80017d4:	40020000 	.word	0x40020000
 80017d8:	40020400 	.word	0x40020400

080017dc <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80017e0:	2100      	movs	r1, #0
 80017e2:	2004      	movs	r0, #4
 80017e4:	f7ff ff6e 	bl	80016c4 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80017e8:	2100      	movs	r1, #0
 80017ea:	2004      	movs	r0, #4
 80017ec:	f7ff ff6a 	bl	80016c4 <VS1003_WriteReg>
}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
	uint8_t retry;

	while(MP3_DREQ == 0);
 80017fa:	bf00      	nop
 80017fc:	2180      	movs	r1, #128	@ 0x80
 80017fe:	483e      	ldr	r0, [pc, #248]	@ (80018f8 <VS1003_SoftReset+0x104>)
 8001800:	f004 ff30 	bl	8006664 <HAL_GPIO_ReadPin>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f8      	beq.n	80017fc <VS1003_SoftReset+0x8>
	VS1003_SPI_ReadWriteByte(0xff);
 800180a:	20ff      	movs	r0, #255	@ 0xff
 800180c:	f7ff ff44 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	retry = 0;
 8001810:	2300      	movs	r3, #0
 8001812:	71fb      	strb	r3, [r7, #7]
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001814:	e00c      	b.n	8001830 <VS1003_SoftReset+0x3c>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 8001816:	f640 0104 	movw	r1, #2052	@ 0x804
 800181a:	2000      	movs	r0, #0
 800181c:	f7ff ff52 	bl	80016c4 <VS1003_WriteReg>
		HAL_Delay(2);
 8001820:	2002      	movs	r0, #2
 8001822:	f002 f9e1 	bl	8003be8 <HAL_Delay>
		if(retry++ > 100)
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	71fa      	strb	r2, [r7, #7]
 800182c:	2b64      	cmp	r3, #100	@ 0x64
 800182e:	d809      	bhi.n	8001844 <VS1003_SoftReset+0x50>
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001830:	2000      	movs	r0, #0
 8001832:	f7ff ff8b 	bl	800174c <VS1003_ReadReg>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	f640 0304 	movw	r3, #2052	@ 0x804
 800183e:	429a      	cmp	r2, r3
 8001840:	d1e9      	bne.n	8001816 <VS1003_SoftReset+0x22>
 8001842:	e000      	b.n	8001846 <VS1003_SoftReset+0x52>
		{
			break;
 8001844:	bf00      	nop
		}
	}

	while(MP3_DREQ == 0);
 8001846:	bf00      	nop
 8001848:	2180      	movs	r1, #128	@ 0x80
 800184a:	482b      	ldr	r0, [pc, #172]	@ (80018f8 <VS1003_SoftReset+0x104>)
 800184c:	f004 ff0a 	bl	8006664 <HAL_GPIO_ReadPin>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d0f8      	beq.n	8001848 <VS1003_SoftReset+0x54>
	retry = 0;
 8001856:	2300      	movs	r3, #0
 8001858:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 800185a:	e009      	b.n	8001870 <VS1003_SoftReset+0x7c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 800185c:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8001860:	2003      	movs	r0, #3
 8001862:	f7ff ff2f 	bl	80016c4 <VS1003_WriteReg>
		if(retry++ > 100)
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	1c5a      	adds	r2, r3, #1
 800186a:	71fa      	strb	r2, [r7, #7]
 800186c:	2b64      	cmp	r3, #100	@ 0x64
 800186e:	d807      	bhi.n	8001880 <VS1003_SoftReset+0x8c>
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8001870:	2003      	movs	r0, #3
 8001872:	f7ff ff6b 	bl	800174c <VS1003_ReadReg>
 8001876:	4603      	mov	r3, r0
 8001878:	f5b3 4f18 	cmp.w	r3, #38912	@ 0x9800
 800187c:	d1ee      	bne.n	800185c <VS1003_SoftReset+0x68>
 800187e:	e000      	b.n	8001882 <VS1003_SoftReset+0x8e>
		{
			break;
 8001880:	bf00      	nop
		}
	}

	retry = 0;
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001886:	e009      	b.n	800189c <VS1003_SoftReset+0xa8>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 8001888:	f64b 3181 	movw	r1, #48001	@ 0xbb81
 800188c:	2005      	movs	r0, #5
 800188e:	f7ff ff19 	bl	80016c4 <VS1003_WriteReg>
		if(retry++ > 100)
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	1c5a      	adds	r2, r3, #1
 8001896:	71fa      	strb	r2, [r7, #7]
 8001898:	2b64      	cmp	r3, #100	@ 0x64
 800189a:	d809      	bhi.n	80018b0 <VS1003_SoftReset+0xbc>
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 800189c:	2005      	movs	r0, #5
 800189e:	f7ff ff55 	bl	800174c <VS1003_ReadReg>
 80018a2:	4603      	mov	r3, r0
 80018a4:	461a      	mov	r2, r3
 80018a6:	f64b 3381 	movw	r3, #48001	@ 0xbb81
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d1ec      	bne.n	8001888 <VS1003_SoftReset+0x94>
 80018ae:	e000      	b.n	80018b2 <VS1003_SoftReset+0xbe>
		{
			break;
 80018b0:	bf00      	nop
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 80018b2:	2100      	movs	r1, #0
 80018b4:	200b      	movs	r0, #11
 80018b6:	f7ff ff05 	bl	80016c4 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 80018ba:	f7ff ff8f 	bl	80017dc <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2110      	movs	r1, #16
 80018c2:	480e      	ldr	r0, [pc, #56]	@ (80018fc <VS1003_SoftReset+0x108>)
 80018c4:	f004 fee6 	bl	8006694 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018c8:	20ff      	movs	r0, #255	@ 0xff
 80018ca:	f7ff fee5 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018ce:	20ff      	movs	r0, #255	@ 0xff
 80018d0:	f7ff fee2 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018d4:	20ff      	movs	r0, #255	@ 0xff
 80018d6:	f7ff fedf 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80018da:	20ff      	movs	r0, #255	@ 0xff
 80018dc:	f7ff fedc 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 80018e0:	2201      	movs	r2, #1
 80018e2:	2110      	movs	r1, #16
 80018e4:	4805      	ldr	r0, [pc, #20]	@ (80018fc <VS1003_SoftReset+0x108>)
 80018e6:	f004 fed5 	bl	8006694 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80018ea:	2014      	movs	r0, #20
 80018ec:	f002 f97c 	bl	8003be8 <HAL_Delay>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40020800 	.word	0x40020800
 80018fc:	40020000 	.word	0x40020000

08001900 <VS1003_SetVol>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_SetVol(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t bass = 0;
 8001906:	2300      	movs	r3, #0
 8001908:	80bb      	strh	r3, [r7, #4]
	uint16_t vol = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	807b      	strh	r3, [r7, #2]
	uint8_t vset = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	707b      	strb	r3, [r7, #1]

	vset = 255 - vs1003ram[4];
 8001912:	4b17      	ldr	r3, [pc, #92]	@ (8001970 <VS1003_SetVol+0x70>)
 8001914:	791b      	ldrb	r3, [r3, #4]
 8001916:	43db      	mvns	r3, r3
 8001918:	707b      	strb	r3, [r7, #1]
	vol = vset;
 800191a:	787b      	ldrb	r3, [r7, #1]
 800191c:	807b      	strh	r3, [r7, #2]
	vol <<= 8;
 800191e:	887b      	ldrh	r3, [r7, #2]
 8001920:	021b      	lsls	r3, r3, #8
 8001922:	807b      	strh	r3, [r7, #2]
	vol += vset;
 8001924:	787b      	ldrb	r3, [r7, #1]
 8001926:	b29a      	uxth	r2, r3
 8001928:	887b      	ldrh	r3, [r7, #2]
 800192a:	4413      	add	r3, r2
 800192c:	807b      	strh	r3, [r7, #2]
	/* 0,henh.1,hfreq.2,lenh.3,lfreq */
	for( i = 0; i < 4; i++ )
 800192e:	2300      	movs	r3, #0
 8001930:	71fb      	strb	r3, [r7, #7]
 8001932:	e00c      	b.n	800194e <VS1003_SetVol+0x4e>
	{
		bass <<= 4;
 8001934:	88bb      	ldrh	r3, [r7, #4]
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	80bb      	strh	r3, [r7, #4]
		bass += vs1003ram[i];
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	4a0c      	ldr	r2, [pc, #48]	@ (8001970 <VS1003_SetVol+0x70>)
 800193e:	5cd3      	ldrb	r3, [r2, r3]
 8001940:	461a      	mov	r2, r3
 8001942:	88bb      	ldrh	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	80bb      	strh	r3, [r7, #4]
	for( i = 0; i < 4; i++ )
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	3301      	adds	r3, #1
 800194c:	71fb      	strb	r3, [r7, #7]
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b03      	cmp	r3, #3
 8001952:	d9ef      	bls.n	8001934 <VS1003_SetVol+0x34>
	}
	VS1003_WriteReg(SPI_BASS, bass);
 8001954:	88bb      	ldrh	r3, [r7, #4]
 8001956:	4619      	mov	r1, r3
 8001958:	2002      	movs	r0, #2
 800195a:	f7ff feb3 	bl	80016c4 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_VOL, vol);
 800195e:	887b      	ldrh	r3, [r7, #2]
 8001960:	4619      	mov	r1, r3
 8001962:	200b      	movs	r0, #11
 8001964:	f7ff feae 	bl	80016c4 <VS1003_WriteReg>
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	20000000 	.word	0x20000000

08001974 <VS1003_WriteData>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_WriteData(uint8_t* buf)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	uint8_t count = 32;
 800197c:	2320      	movs	r3, #32
 800197e:	73fb      	strb	r3, [r7, #15]

	MP3_DCS(0);
 8001980:	2200      	movs	r2, #0
 8001982:	2110      	movs	r1, #16
 8001984:	480f      	ldr	r0, [pc, #60]	@ (80019c4 <VS1003_WriteData+0x50>)
 8001986:	f004 fe85 	bl	8006694 <HAL_GPIO_WritePin>
	while(count--)
 800198a:	e006      	b.n	800199a <VS1003_WriteData+0x26>
	{
		VS1003_SPI_ReadWriteByte(*buf++);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	607a      	str	r2, [r7, #4]
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fe7f 	bl	8001698 <VS1003_SPI_ReadWriteByte>
	while(count--)
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	1e5a      	subs	r2, r3, #1
 800199e:	73fa      	strb	r2, [r7, #15]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1f3      	bne.n	800198c <VS1003_WriteData+0x18>
	}
	MP3_DCS(1);
 80019a4:	2201      	movs	r2, #1
 80019a6:	2110      	movs	r1, #16
 80019a8:	4806      	ldr	r0, [pc, #24]	@ (80019c4 <VS1003_WriteData+0x50>)
 80019aa:	f004 fe73 	bl	8006694 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80019ae:	2201      	movs	r2, #1
 80019b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019b4:	4804      	ldr	r0, [pc, #16]	@ (80019c8 <VS1003_WriteData+0x54>)
 80019b6:	f004 fe6d 	bl	8006694 <HAL_GPIO_WritePin>
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40020000 	.word	0x40020000
 80019c8:	40020400 	.word	0x40020400

080019cc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019d2:	463b      	mov	r3, r7
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019de:	4b36      	ldr	r3, [pc, #216]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019e0:	4a36      	ldr	r2, [pc, #216]	@ (8001abc <MX_ADC1_Init+0xf0>)
 80019e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019e4:	4b34      	ldr	r3, [pc, #208]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019e6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019ea:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019ec:	4b32      	ldr	r3, [pc, #200]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80019f2:	4b31      	ldr	r3, [pc, #196]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019f8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019fe:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a06:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a0e:	4a2c      	ldr	r2, [pc, #176]	@ (8001ac0 <MX_ADC1_Init+0xf4>)
 8001a10:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a12:	4b29      	ldr	r3, [pc, #164]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8001a18:	4b27      	ldr	r3, [pc, #156]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a1e:	4b26      	ldr	r3, [pc, #152]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001a26:	4b24      	ldr	r3, [pc, #144]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a2c:	4822      	ldr	r0, [pc, #136]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a2e:	f002 f8ff 	bl	8003c30 <HAL_ADC_Init>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a38:	f001 fa62 	bl	8002f00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001a3c:	230a      	movs	r3, #10
 8001a3e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a40:	2301      	movs	r3, #1
 8001a42:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001a44:	2304      	movs	r3, #4
 8001a46:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a48:	463b      	mov	r3, r7
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	481a      	ldr	r0, [pc, #104]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a4e:	f002 fa65 	bl	8003f1c <HAL_ADC_ConfigChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a58:	f001 fa52 	bl	8002f00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001a5c:	230c      	movs	r3, #12
 8001a5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001a60:	2302      	movs	r3, #2
 8001a62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a64:	463b      	mov	r3, r7
 8001a66:	4619      	mov	r1, r3
 8001a68:	4813      	ldr	r0, [pc, #76]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a6a:	f002 fa57 	bl	8003f1c <HAL_ADC_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001a74:	f001 fa44 	bl	8002f00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001a78:	230d      	movs	r3, #13
 8001a7a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a80:	463b      	mov	r3, r7
 8001a82:	4619      	mov	r1, r3
 8001a84:	480c      	ldr	r0, [pc, #48]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001a86:	f002 fa49 	bl	8003f1c <HAL_ADC_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001a90:	f001 fa36 	bl	8002f00 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001a94:	2309      	movs	r3, #9
 8001a96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001a98:	2304      	movs	r3, #4
 8001a9a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a9c:	463b      	mov	r3, r7
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4805      	ldr	r0, [pc, #20]	@ (8001ab8 <MX_ADC1_Init+0xec>)
 8001aa2:	f002 fa3b 	bl	8003f1c <HAL_ADC_ConfigChannel>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001aac:	f001 fa28 	bl	8002f00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ab0:	bf00      	nop
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000108 	.word	0x20000108
 8001abc:	40012000 	.word	0x40012000
 8001ac0:	0f000001 	.word	0x0f000001

08001ac4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	@ 0x28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a3c      	ldr	r2, [pc, #240]	@ (8001bd4 <HAL_ADC_MspInit+0x110>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d171      	bne.n	8001bca <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aee:	4a3a      	ldr	r2, [pc, #232]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001af0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001af6:	4b38      	ldr	r3, [pc, #224]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b34      	ldr	r3, [pc, #208]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a33      	ldr	r2, [pc, #204]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b0c:	f043 0304 	orr.w	r3, r3, #4
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b31      	ldr	r3, [pc, #196]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0304 	and.w	r3, r3, #4
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	4a2c      	ldr	r2, [pc, #176]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b28:	f043 0302 	orr.w	r3, r3, #2
 8001b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001bd8 <HAL_ADC_MspInit+0x114>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8001b3a:	230d      	movs	r3, #13
 8001b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4823      	ldr	r0, [pc, #140]	@ (8001bdc <HAL_ADC_MspInit+0x118>)
 8001b4e:	f004 fbed 	bl	800632c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b52:	2302      	movs	r3, #2
 8001b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b56:	2303      	movs	r3, #3
 8001b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	481e      	ldr	r0, [pc, #120]	@ (8001be0 <HAL_ADC_MspInit+0x11c>)
 8001b66:	f004 fbe1 	bl	800632c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b6c:	4a1e      	ldr	r2, [pc, #120]	@ (8001be8 <HAL_ADC_MspInit+0x124>)
 8001b6e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b70:	4b1c      	ldr	r3, [pc, #112]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b76:	4b1b      	ldr	r3, [pc, #108]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b82:	4b18      	ldr	r3, [pc, #96]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b88:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b8a:	4b16      	ldr	r3, [pc, #88]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b90:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b92:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b98:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b9a:	4b12      	ldr	r3, [pc, #72]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001b9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ba0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ba2:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bae:	480d      	ldr	r0, [pc, #52]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bb0:	f002 fd36 	bl	8004620 <HAL_DMA_Init>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001bba:	f001 f9a1 	bl	8002f00 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a08      	ldr	r2, [pc, #32]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bc2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bc4:	4a07      	ldr	r2, [pc, #28]	@ (8001be4 <HAL_ADC_MspInit+0x120>)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001bca:	bf00      	nop
 8001bcc:	3728      	adds	r7, #40	@ 0x28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40012000 	.word	0x40012000
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	40020800 	.word	0x40020800
 8001be0:	40020400 	.word	0x40020400
 8001be4:	20000150 	.word	0x20000150
 8001be8:	40026410 	.word	0x40026410

08001bec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	4b14      	ldr	r3, [pc, #80]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	4a13      	ldr	r2, [pc, #76]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001bfc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c02:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <MX_DMA_Init+0x5c>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2105      	movs	r1, #5
 8001c12:	2038      	movs	r0, #56	@ 0x38
 8001c14:	f002 fcda 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001c18:	2038      	movs	r0, #56	@ 0x38
 8001c1a:	f002 fcf3 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2105      	movs	r1, #5
 8001c22:	203b      	movs	r0, #59	@ 0x3b
 8001c24:	f002 fcd2 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001c28:	203b      	movs	r0, #59	@ 0x3b
 8001c2a:	f002 fceb 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	2105      	movs	r1, #5
 8001c32:	2045      	movs	r0, #69	@ 0x45
 8001c34:	f002 fcca 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001c38:	2045      	movs	r0, #69	@ 0x45
 8001c3a:	f002 fce3 	bl	8004604 <HAL_NVIC_EnableIRQ>

}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800

08001c4c <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */
	/* Create the mutex(es) */
	/* creation of timeMutex */
	timeMutexHandle = osMutexNew(&timeMutex_attributes);
 8001c50:	483b      	ldr	r0, [pc, #236]	@ (8001d40 <MX_FREERTOS_Init+0xf4>)
 8001c52:	f00e f894 	bl	800fd7e <osMutexNew>
 8001c56:	4603      	mov	r3, r0
 8001c58:	4a3a      	ldr	r2, [pc, #232]	@ (8001d44 <MX_FREERTOS_Init+0xf8>)
 8001c5a:	6013      	str	r3, [r2, #0]

	/* creation of lcdMutex */
	lcdMutexHandle = osMutexNew(&lcdMutex_attributes);
 8001c5c:	483a      	ldr	r0, [pc, #232]	@ (8001d48 <MX_FREERTOS_Init+0xfc>)
 8001c5e:	f00e f88e 	bl	800fd7e <osMutexNew>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4a39      	ldr	r2, [pc, #228]	@ (8001d4c <MX_FREERTOS_Init+0x100>)
 8001c66:	6013      	str	r3, [r2, #0]

	/* creation of mp3BufferMutex */
	mp3BufferMutexHandle = osMutexNew(&mp3BufferMutex_attributes);
 8001c68:	4839      	ldr	r0, [pc, #228]	@ (8001d50 <MX_FREERTOS_Init+0x104>)
 8001c6a:	f00e f888 	bl	800fd7e <osMutexNew>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4a38      	ldr	r2, [pc, #224]	@ (8001d54 <MX_FREERTOS_Init+0x108>)
 8001c72:	6013      	str	r3, [r2, #0]

	/* creation of playStateMutex */
	playStateMutexHandle = osMutexNew(&playStateMutex_attributes);
 8001c74:	4838      	ldr	r0, [pc, #224]	@ (8001d58 <MX_FREERTOS_Init+0x10c>)
 8001c76:	f00e f882 	bl	800fd7e <osMutexNew>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	4a37      	ldr	r2, [pc, #220]	@ (8001d5c <MX_FREERTOS_Init+0x110>)
 8001c7e:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of volQueue */
	volQueueHandle = osMessageQueueNew(5, sizeof(uint8_t),
 8001c80:	4a37      	ldr	r2, [pc, #220]	@ (8001d60 <MX_FREERTOS_Init+0x114>)
 8001c82:	2101      	movs	r1, #1
 8001c84:	2005      	movs	r0, #5
 8001c86:	f00e facb 	bl	8010220 <osMessageQueueNew>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	4a35      	ldr	r2, [pc, #212]	@ (8001d64 <MX_FREERTOS_Init+0x118>)
 8001c8e:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of NTPTask */
	NTPTaskHandle = osThreadNew(StartNTP, NULL, &NTPTask_attributes);
 8001c90:	4a35      	ldr	r2, [pc, #212]	@ (8001d68 <MX_FREERTOS_Init+0x11c>)
 8001c92:	2100      	movs	r1, #0
 8001c94:	4835      	ldr	r0, [pc, #212]	@ (8001d6c <MX_FREERTOS_Init+0x120>)
 8001c96:	f00d fdd6 	bl	800f846 <osThreadNew>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	4a34      	ldr	r2, [pc, #208]	@ (8001d70 <MX_FREERTOS_Init+0x124>)
 8001c9e:	6013      	str	r3, [r2, #0]

	/* creation of TimeTask */
	TimeTaskHandle = osThreadNew(StartTime, NULL, &TimeTask_attributes);
 8001ca0:	4a34      	ldr	r2, [pc, #208]	@ (8001d74 <MX_FREERTOS_Init+0x128>)
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	4834      	ldr	r0, [pc, #208]	@ (8001d78 <MX_FREERTOS_Init+0x12c>)
 8001ca6:	f00d fdce 	bl	800f846 <osThreadNew>
 8001caa:	4603      	mov	r3, r0
 8001cac:	4a33      	ldr	r2, [pc, #204]	@ (8001d7c <MX_FREERTOS_Init+0x130>)
 8001cae:	6013      	str	r3, [r2, #0]

	/* creation of LEDTask */
	LEDTaskHandle = osThreadNew(StartLED, NULL, &LEDTask_attributes);
 8001cb0:	4a33      	ldr	r2, [pc, #204]	@ (8001d80 <MX_FREERTOS_Init+0x134>)
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	4833      	ldr	r0, [pc, #204]	@ (8001d84 <MX_FREERTOS_Init+0x138>)
 8001cb6:	f00d fdc6 	bl	800f846 <osThreadNew>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	4a32      	ldr	r2, [pc, #200]	@ (8001d88 <MX_FREERTOS_Init+0x13c>)
 8001cbe:	6013      	str	r3, [r2, #0]

	/* creation of LCDTask */
	LCDTaskHandle = osThreadNew(StartLCD, NULL, &LCDTask_attributes);
 8001cc0:	4a32      	ldr	r2, [pc, #200]	@ (8001d8c <MX_FREERTOS_Init+0x140>)
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4832      	ldr	r0, [pc, #200]	@ (8001d90 <MX_FREERTOS_Init+0x144>)
 8001cc6:	f00d fdbe 	bl	800f846 <osThreadNew>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	4a31      	ldr	r2, [pc, #196]	@ (8001d94 <MX_FREERTOS_Init+0x148>)
 8001cce:	6013      	str	r3, [r2, #0]

	/* creation of UartTask */
	UartTaskHandle = osThreadNew(StartUart, NULL, &UartTask_attributes);
 8001cd0:	4a31      	ldr	r2, [pc, #196]	@ (8001d98 <MX_FREERTOS_Init+0x14c>)
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4831      	ldr	r0, [pc, #196]	@ (8001d9c <MX_FREERTOS_Init+0x150>)
 8001cd6:	f00d fdb6 	bl	800f846 <osThreadNew>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	4a30      	ldr	r2, [pc, #192]	@ (8001da0 <MX_FREERTOS_Init+0x154>)
 8001cde:	6013      	str	r3, [r2, #0]

	/* creation of VS1003Task */
	VS1003TaskHandle = osThreadNew(StartVS1003, NULL, &VS1003Task_attributes);
 8001ce0:	4a30      	ldr	r2, [pc, #192]	@ (8001da4 <MX_FREERTOS_Init+0x158>)
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4830      	ldr	r0, [pc, #192]	@ (8001da8 <MX_FREERTOS_Init+0x15c>)
 8001ce6:	f00d fdae 	bl	800f846 <osThreadNew>
 8001cea:	4603      	mov	r3, r0
 8001cec:	4a2f      	ldr	r2, [pc, #188]	@ (8001dac <MX_FREERTOS_Init+0x160>)
 8001cee:	6013      	str	r3, [r2, #0]

	/* creation of FATFSTask */
	FATFSTaskHandle = osThreadNew(StartFATFS, NULL, &FATFSTask_attributes);
 8001cf0:	4a2f      	ldr	r2, [pc, #188]	@ (8001db0 <MX_FREERTOS_Init+0x164>)
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	482f      	ldr	r0, [pc, #188]	@ (8001db4 <MX_FREERTOS_Init+0x168>)
 8001cf6:	f00d fda6 	bl	800f846 <osThreadNew>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	4a2e      	ldr	r2, [pc, #184]	@ (8001db8 <MX_FREERTOS_Init+0x16c>)
 8001cfe:	6013      	str	r3, [r2, #0]

	/* creation of ADC2DMATask */
	ADC2DMATaskHandle = osThreadNew(StartADC2DMA, NULL,
 8001d00:	4a2e      	ldr	r2, [pc, #184]	@ (8001dbc <MX_FREERTOS_Init+0x170>)
 8001d02:	2100      	movs	r1, #0
 8001d04:	482e      	ldr	r0, [pc, #184]	@ (8001dc0 <MX_FREERTOS_Init+0x174>)
 8001d06:	f00d fd9e 	bl	800f846 <osThreadNew>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	4a2d      	ldr	r2, [pc, #180]	@ (8001dc4 <MX_FREERTOS_Init+0x178>)
 8001d0e:	6013      	str	r3, [r2, #0]
			&ADC2DMATask_attributes);

	/* creation of ButtonTask */
	ButtonTaskHandle = osThreadNew(StartButton, NULL, &ButtonTask_attributes);
 8001d10:	4a2d      	ldr	r2, [pc, #180]	@ (8001dc8 <MX_FREERTOS_Init+0x17c>)
 8001d12:	2100      	movs	r1, #0
 8001d14:	482d      	ldr	r0, [pc, #180]	@ (8001dcc <MX_FREERTOS_Init+0x180>)
 8001d16:	f00d fd96 	bl	800f846 <osThreadNew>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd0 <MX_FREERTOS_Init+0x184>)
 8001d1e:	6013      	str	r3, [r2, #0]

	/* creation of SEG7Task */
	SEG7TaskHandle = osThreadNew(Start7SEG, NULL, &SEG7Task_attributes);
 8001d20:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd4 <MX_FREERTOS_Init+0x188>)
 8001d22:	2100      	movs	r1, #0
 8001d24:	482c      	ldr	r0, [pc, #176]	@ (8001dd8 <MX_FREERTOS_Init+0x18c>)
 8001d26:	f00d fd8e 	bl	800f846 <osThreadNew>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ddc <MX_FREERTOS_Init+0x190>)
 8001d2e:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* creation of eventFlags */
	eventFlagsHandle = osEventFlagsNew(&eventFlags_attributes);
 8001d30:	482b      	ldr	r0, [pc, #172]	@ (8001de0 <MX_FREERTOS_Init+0x194>)
 8001d32:	f00d ff3d 	bl	800fbb0 <osEventFlagsNew>
 8001d36:	4603      	mov	r3, r0
 8001d38:	4a2a      	ldr	r2, [pc, #168]	@ (8001de4 <MX_FREERTOS_Init+0x198>)
 8001d3a:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 8001d3c:	bf00      	nop
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	08023244 	.word	0x08023244
 8001d44:	20001830 	.word	0x20001830
 8001d48:	08023254 	.word	0x08023254
 8001d4c:	20001834 	.word	0x20001834
 8001d50:	08023264 	.word	0x08023264
 8001d54:	20001838 	.word	0x20001838
 8001d58:	08023274 	.word	0x08023274
 8001d5c:	2000183c 	.word	0x2000183c
 8001d60:	0802322c 	.word	0x0802322c
 8001d64:	2000182c 	.word	0x2000182c
 8001d68:	080230c4 	.word	0x080230c4
 8001d6c:	08001de9 	.word	0x08001de9
 8001d70:	20001804 	.word	0x20001804
 8001d74:	080230e8 	.word	0x080230e8
 8001d78:	08001e21 	.word	0x08001e21
 8001d7c:	20001808 	.word	0x20001808
 8001d80:	0802310c 	.word	0x0802310c
 8001d84:	08001e8d 	.word	0x08001e8d
 8001d88:	2000180c 	.word	0x2000180c
 8001d8c:	08023130 	.word	0x08023130
 8001d90:	08001ef9 	.word	0x08001ef9
 8001d94:	20001810 	.word	0x20001810
 8001d98:	08023154 	.word	0x08023154
 8001d9c:	080020f9 	.word	0x080020f9
 8001da0:	20001814 	.word	0x20001814
 8001da4:	08023178 	.word	0x08023178
 8001da8:	08002155 	.word	0x08002155
 8001dac:	20001818 	.word	0x20001818
 8001db0:	0802319c 	.word	0x0802319c
 8001db4:	080024cd 	.word	0x080024cd
 8001db8:	2000181c 	.word	0x2000181c
 8001dbc:	080231c0 	.word	0x080231c0
 8001dc0:	08002785 	.word	0x08002785
 8001dc4:	20001820 	.word	0x20001820
 8001dc8:	080231e4 	.word	0x080231e4
 8001dcc:	08002845 	.word	0x08002845
 8001dd0:	20001824 	.word	0x20001824
 8001dd4:	08023208 	.word	0x08023208
 8001dd8:	0800298d 	.word	0x0800298d
 8001ddc:	20001828 	.word	0x20001828
 8001de0:	08023284 	.word	0x08023284
 8001de4:	20001840 	.word	0x20001840

08001de8 <StartNTP>:
 *
 * @details
 * - NTP      
 */
/* USER CODE END Header_StartNTP */
void StartNTP(void *argument) {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	/* init code for LWIP */
	MX_LWIP_Init();
 8001df0:	f009 faf2 	bl	800b3d8 <MX_LWIP_Init>
	/* USER CODE BEGIN StartNTP */
	udp_ntp_client_init();
 8001df4:	f001 fce6 	bl	80037c4 <udp_ntp_client_init>
	/* Infinite loop */
	for (;;) {
		//ON ETH DATA RECEPTION, SEND DATA TO LWIP STACK
		// CHECK & HANDLE LWIP INTERNAL TIMEOUTS (e.g. TCP retransmission, ARP refresh)
		if (osSemaphoreAcquire(RxPktSemaphore, osWaitForever) == osOK) {
 8001df8:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <StartNTP+0x30>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f04f 31ff 	mov.w	r1, #4294967295
 8001e00:	4618      	mov	r0, r3
 8001e02:	f00e f953 	bl	80100ac <osSemaphoreAcquire>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d102      	bne.n	8001e12 <StartNTP+0x2a>
			ethernetif_input(&gnetif);
 8001e0c:	4803      	ldr	r0, [pc, #12]	@ (8001e1c <StartNTP+0x34>)
 8001e0e:	f009 fe6f 	bl	800baf0 <ethernetif_input>
		}
		sys_check_timeouts();
 8001e12:	f019 fde1 	bl	801b9d8 <sys_check_timeouts>
		if (osSemaphoreAcquire(RxPktSemaphore, osWaitForever) == osOK) {
 8001e16:	e7ef      	b.n	8001df8 <StartNTP+0x10>
 8001e18:	20006abc 	.word	0x20006abc
 8001e1c:	20001f80 	.word	0x20001f80

08001e20 <StartTime>:
 * -  (EVENT_TIME_BIT) 
 * -   ,    time_1sec  
 * -    GPIOC PIN6 
 */
/* USER CODE END Header_StartTime */
void StartTime(void *argument) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTime */

	//TIMER START
	HAL_TIM_Base_Start_IT(&htim7);
 8001e28:	4813      	ldr	r0, [pc, #76]	@ (8001e78 <StartTime+0x58>)
 8001e2a:	f006 ffd9 	bl	8008de0 <HAL_TIM_Base_Start_IT>

	/* Infinite loop */
	for (;;) {

		//WAIT FOR TIME FLAGS -> TIME EVENT EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_TIME_BIT,
 8001e2e:	4b13      	ldr	r3, [pc, #76]	@ (8001e7c <StartTime+0x5c>)
 8001e30:	6818      	ldr	r0, [r3, #0]
 8001e32:	f04f 33ff 	mov.w	r3, #4294967295
 8001e36:	2200      	movs	r2, #0
 8001e38:	2101      	movs	r1, #1
 8001e3a:	f00d ff3b 	bl	800fcb4 <osEventFlagsWait>
 8001e3e:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//TIME EVENT -> TIME COUNT INCREASE AND TOGGLE LED
		if (flags & EVENT_TIME_BIT) {				//   (1  )
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d0f1      	beq.n	8001e2e <StartTime+0xe>
			osMutexAcquire(timeMutexHandle, osWaitForever);	//      
 8001e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e80 <StartTime+0x60>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f04f 31ff 	mov.w	r1, #4294967295
 8001e52:	4618      	mov	r0, r3
 8001e54:	f00e f819 	bl	800fe8a <osMutexAcquire>
			time_1sec++;										// 1  
 8001e58:	4b0a      	ldr	r3, [pc, #40]	@ (8001e84 <StartTime+0x64>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	4a09      	ldr	r2, [pc, #36]	@ (8001e84 <StartTime+0x64>)
 8001e60:	6013      	str	r3, [r2, #0]
			osMutexRelease(timeMutexHandle);					//  
 8001e62:	4b07      	ldr	r3, [pc, #28]	@ (8001e80 <StartTime+0x60>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f00e f85a 	bl	800ff20 <osMutexRelease>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);				//  LED 
 8001e6c:	2140      	movs	r1, #64	@ 0x40
 8001e6e:	4806      	ldr	r0, [pc, #24]	@ (8001e88 <StartTime+0x68>)
 8001e70:	f004 fc29 	bl	80066c6 <HAL_GPIO_TogglePin>
	for (;;) {
 8001e74:	e7db      	b.n	8001e2e <StartTime+0xe>
 8001e76:	bf00      	nop
 8001e78:	20001a3c 	.word	0x20001a3c
 8001e7c:	20001840 	.word	0x20001840
 8001e80:	20001830 	.word	0x20001830
 8001e84:	200001b0 	.word	0x200001b0
 8001e88:	40020800 	.word	0x40020800

08001e8c <StartLED>:
 * @brief Function implementing the LEDTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartLED */
void StartLED(void *argument) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartLED */

	//LED STATUS INIT
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, SET);
 8001e94:	2201      	movs	r2, #1
 8001e96:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e9a:	4813      	ldr	r0, [pc, #76]	@ (8001ee8 <StartLED+0x5c>)
 8001e9c:	f004 fbfa 	bl	8006694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, SET);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	2140      	movs	r1, #64	@ 0x40
 8001ea4:	4811      	ldr	r0, [pc, #68]	@ (8001eec <StartLED+0x60>)
 8001ea6:	f004 fbf5 	bl	8006694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, SET);
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001eb0:	480d      	ldr	r0, [pc, #52]	@ (8001ee8 <StartLED+0x5c>)
 8001eb2:	f004 fbef 	bl	8006694 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	2101      	movs	r1, #1
 8001eba:	480d      	ldr	r0, [pc, #52]	@ (8001ef0 <StartLED+0x64>)
 8001ebc:	f004 fbea 	bl	8006694 <HAL_GPIO_WritePin>

	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> LED EVENTS EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_LED_BIT,
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <StartLED+0x68>)
 8001ec2:	6818      	ldr	r0, [r3, #0]
 8001ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2102      	movs	r1, #2
 8001ecc:	f00d fef2 	bl	800fcb4 <osEventFlagsWait>
 8001ed0:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//LED EVENT -> TOGGLE LED
		if (flags & EVENT_LED_BIT) {
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f1      	beq.n	8001ec0 <StartLED+0x34>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001edc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ee0:	4801      	ldr	r0, [pc, #4]	@ (8001ee8 <StartLED+0x5c>)
 8001ee2:	f004 fbf0 	bl	80066c6 <HAL_GPIO_TogglePin>
	for (;;) {
 8001ee6:	e7eb      	b.n	8001ec0 <StartLED+0x34>
 8001ee8:	40020c00 	.word	0x40020c00
 8001eec:	40020800 	.word	0x40020800
 8001ef0:	40020400 	.word	0x40020400
 8001ef4:	20001840 	.word	0x20001840

08001ef8 <StartLCD>:
 * - EVENT_LCD_BIT   
 * -   ,   time_1sec  
 * -     LCD 
 */
/* USER CODE END Header_StartLCD */
void StartLCD(void *argument) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	@ 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	char LCD_str[20];
	bool local_is_playing;
	//

	///LCD INIT -> PRINT MP3 PLAYING STATUS
	osMutexAcquire(playStateMutexHandle, osWaitForever);
 8001f00:	4b73      	ldr	r3, [pc, #460]	@ (80020d0 <StartLCD+0x1d8>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f04f 31ff 	mov.w	r1, #4294967295
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f00d ffbe 	bl	800fe8a <osMutexAcquire>
	local_is_playing = is_playing;
 8001f0e:	4b71      	ldr	r3, [pc, #452]	@ (80020d4 <StartLCD+0x1dc>)
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	osMutexRelease(playStateMutexHandle);
 8001f16:	4b6e      	ldr	r3, [pc, #440]	@ (80020d0 <StartLCD+0x1d8>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f00e f800 	bl	800ff20 <osMutexRelease>

	osMutexAcquire(lcdMutexHandle, osWaitForever);	// LCD  
 8001f20:	4b6d      	ldr	r3, [pc, #436]	@ (80020d8 <StartLCD+0x1e0>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f04f 31ff 	mov.w	r1, #4294967295
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f00d ffae 	bl	800fe8a <osMutexAcquire>
	if (local_is_playing) {
 8001f2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d01a      	beq.n	8001f6c <StartLCD+0x74>
		sprintf(LCD_str, "       ");
 8001f36:	f107 0308 	add.w	r3, r7, #8
 8001f3a:	4968      	ldr	r1, [pc, #416]	@ (80020dc <StartLCD+0x1e4>)
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f01d f825 	bl	801ef8c <siprintf>
		CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8001f42:	f107 0308 	add.w	r3, r7, #8
 8001f46:	461a      	mov	r2, r3
 8001f48:	2101      	movs	r1, #1
 8001f4a:	2009      	movs	r0, #9
 8001f4c:	f7ff fa42 	bl	80013d4 <CLCD_Puts>
		sprintf(LCD_str, "playing");
 8001f50:	f107 0308 	add.w	r3, r7, #8
 8001f54:	4962      	ldr	r1, [pc, #392]	@ (80020e0 <StartLCD+0x1e8>)
 8001f56:	4618      	mov	r0, r3
 8001f58:	f01d f818 	bl	801ef8c <siprintf>
		CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8001f5c:	f107 0308 	add.w	r3, r7, #8
 8001f60:	461a      	mov	r2, r3
 8001f62:	2101      	movs	r1, #1
 8001f64:	2009      	movs	r0, #9
 8001f66:	f7ff fa35 	bl	80013d4 <CLCD_Puts>
 8001f6a:	e019      	b.n	8001fa0 <StartLCD+0xa8>
	}

	else {
		sprintf(LCD_str, "       ");
 8001f6c:	f107 0308 	add.w	r3, r7, #8
 8001f70:	495a      	ldr	r1, [pc, #360]	@ (80020dc <StartLCD+0x1e4>)
 8001f72:	4618      	mov	r0, r3
 8001f74:	f01d f80a 	bl	801ef8c <siprintf>
		CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8001f78:	f107 0308 	add.w	r3, r7, #8
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	2101      	movs	r1, #1
 8001f80:	2009      	movs	r0, #9
 8001f82:	f7ff fa27 	bl	80013d4 <CLCD_Puts>
		sprintf(LCD_str, "paused");
 8001f86:	f107 0308 	add.w	r3, r7, #8
 8001f8a:	4956      	ldr	r1, [pc, #344]	@ (80020e4 <StartLCD+0x1ec>)
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f01c fffd 	bl	801ef8c <siprintf>
		CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8001f92:	f107 0308 	add.w	r3, r7, #8
 8001f96:	461a      	mov	r2, r3
 8001f98:	2101      	movs	r1, #1
 8001f9a:	2009      	movs	r0, #9
 8001f9c:	f7ff fa1a 	bl	80013d4 <CLCD_Puts>
	}
	osMutexRelease(lcdMutexHandle);  // LCD  
 8001fa0:	4b4d      	ldr	r3, [pc, #308]	@ (80020d8 <StartLCD+0x1e0>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f00d ffbb 	bl	800ff20 <osMutexRelease>

	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> LCD, BTN EVENTS EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle,
 8001faa:	4b4f      	ldr	r3, [pc, #316]	@ (80020e8 <StartLCD+0x1f0>)
 8001fac:	6818      	ldr	r0, [r3, #0]
 8001fae:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2144      	movs	r1, #68	@ 0x44
 8001fb6:	f00d fe7d 	bl	800fcb4 <osEventFlagsWait>
 8001fba:	6238      	str	r0, [r7, #32]
		EVENT_LCD_BIT | EVENT_BTN_BIT,
		osFlagsWaitAny, osWaitForever);
		//

		//LCD EVENT -> GET TIME FROM TIMER AND PRINT AT LCD
		if (flags & EVENT_LCD_BIT) {
 8001fbc:	6a3b      	ldr	r3, [r7, #32]
 8001fbe:	f003 0304 	and.w	r3, r3, #4
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d028      	beq.n	8002018 <StartLCD+0x120>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever); // TIME  
 8001fc6:	4b49      	ldr	r3, [pc, #292]	@ (80020ec <StartLCD+0x1f4>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f04f 31ff 	mov.w	r1, #4294967295
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f00d ff5b 	bl	800fe8a <osMutexAcquire>
			local_time = time_1sec;
 8001fd4:	4b46      	ldr	r3, [pc, #280]	@ (80020f0 <StartLCD+0x1f8>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	61fb      	str	r3, [r7, #28]
			osMutexRelease(timeMutexHandle);	// TIME  
 8001fda:	4b44      	ldr	r3, [pc, #272]	@ (80020ec <StartLCD+0x1f4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f00d ff9e 	bl	800ff20 <osMutexRelease>

			osMutexAcquire(lcdMutexHandle, osWaitForever);  // LCD  
 8001fe4:	4b3c      	ldr	r3, [pc, #240]	@ (80020d8 <StartLCD+0x1e0>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fec:	4618      	mov	r0, r3
 8001fee:	f00d ff4c 	bl	800fe8a <osMutexAcquire>
			sprintf(LCD_str, "%d", local_time);
 8001ff2:	f107 0308 	add.w	r3, r7, #8
 8001ff6:	69fa      	ldr	r2, [r7, #28]
 8001ff8:	493e      	ldr	r1, [pc, #248]	@ (80020f4 <StartLCD+0x1fc>)
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f01c ffc6 	bl	801ef8c <siprintf>
			CLCD_Puts(0, 0, (unsigned char*) LCD_str);
 8002000:	f107 0308 	add.w	r3, r7, #8
 8002004:	461a      	mov	r2, r3
 8002006:	2100      	movs	r1, #0
 8002008:	2000      	movs	r0, #0
 800200a:	f7ff f9e3 	bl	80013d4 <CLCD_Puts>
			osMutexRelease(lcdMutexHandle);  // LCD  
 800200e:	4b32      	ldr	r3, [pc, #200]	@ (80020d8 <StartLCD+0x1e0>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f00d ff84 	bl	800ff20 <osMutexRelease>
		}
		//

		//BTN EVENT -> GET PLAYING STATUS AND PRINT AT LCD
		if (flags & EVENT_BTN_BIT) {
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0c3      	beq.n	8001faa <StartLCD+0xb2>
			osMutexAcquire(playStateMutexHandle, osWaitForever);
 8002022:	4b2b      	ldr	r3, [pc, #172]	@ (80020d0 <StartLCD+0x1d8>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f04f 31ff 	mov.w	r1, #4294967295
 800202a:	4618      	mov	r0, r3
 800202c:	f00d ff2d 	bl	800fe8a <osMutexAcquire>
			local_is_playing = is_playing;
 8002030:	4b28      	ldr	r3, [pc, #160]	@ (80020d4 <StartLCD+0x1dc>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			osMutexRelease(playStateMutexHandle);
 8002038:	4b25      	ldr	r3, [pc, #148]	@ (80020d0 <StartLCD+0x1d8>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f00d ff6f 	bl	800ff20 <osMutexRelease>

			osMutexAcquire(lcdMutexHandle, osWaitForever);  // LCD  
 8002042:	4b25      	ldr	r3, [pc, #148]	@ (80020d8 <StartLCD+0x1e0>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f04f 31ff 	mov.w	r1, #4294967295
 800204a:	4618      	mov	r0, r3
 800204c:	f00d ff1d 	bl	800fe8a <osMutexAcquire>
			if (local_is_playing) {
 8002050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002054:	2b00      	cmp	r3, #0
 8002056:	d01a      	beq.n	800208e <StartLCD+0x196>
				sprintf(LCD_str, "       ");
 8002058:	f107 0308 	add.w	r3, r7, #8
 800205c:	491f      	ldr	r1, [pc, #124]	@ (80020dc <StartLCD+0x1e4>)
 800205e:	4618      	mov	r0, r3
 8002060:	f01c ff94 	bl	801ef8c <siprintf>
				CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 8002064:	f107 0308 	add.w	r3, r7, #8
 8002068:	461a      	mov	r2, r3
 800206a:	2101      	movs	r1, #1
 800206c:	2009      	movs	r0, #9
 800206e:	f7ff f9b1 	bl	80013d4 <CLCD_Puts>
				sprintf(LCD_str, "playing");
 8002072:	f107 0308 	add.w	r3, r7, #8
 8002076:	491a      	ldr	r1, [pc, #104]	@ (80020e0 <StartLCD+0x1e8>)
 8002078:	4618      	mov	r0, r3
 800207a:	f01c ff87 	bl	801ef8c <siprintf>
				CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 800207e:	f107 0308 	add.w	r3, r7, #8
 8002082:	461a      	mov	r2, r3
 8002084:	2101      	movs	r1, #1
 8002086:	2009      	movs	r0, #9
 8002088:	f7ff f9a4 	bl	80013d4 <CLCD_Puts>
 800208c:	e019      	b.n	80020c2 <StartLCD+0x1ca>
			}

			else {
				sprintf(LCD_str, "       ");
 800208e:	f107 0308 	add.w	r3, r7, #8
 8002092:	4912      	ldr	r1, [pc, #72]	@ (80020dc <StartLCD+0x1e4>)
 8002094:	4618      	mov	r0, r3
 8002096:	f01c ff79 	bl	801ef8c <siprintf>
				CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 800209a:	f107 0308 	add.w	r3, r7, #8
 800209e:	461a      	mov	r2, r3
 80020a0:	2101      	movs	r1, #1
 80020a2:	2009      	movs	r0, #9
 80020a4:	f7ff f996 	bl	80013d4 <CLCD_Puts>
				sprintf(LCD_str, "paused");
 80020a8:	f107 0308 	add.w	r3, r7, #8
 80020ac:	490d      	ldr	r1, [pc, #52]	@ (80020e4 <StartLCD+0x1ec>)
 80020ae:	4618      	mov	r0, r3
 80020b0:	f01c ff6c 	bl	801ef8c <siprintf>
				CLCD_Puts(9, 1, (unsigned char*) LCD_str);
 80020b4:	f107 0308 	add.w	r3, r7, #8
 80020b8:	461a      	mov	r2, r3
 80020ba:	2101      	movs	r1, #1
 80020bc:	2009      	movs	r0, #9
 80020be:	f7ff f989 	bl	80013d4 <CLCD_Puts>
			}
			osMutexRelease(lcdMutexHandle);  // LCD  
 80020c2:	4b05      	ldr	r3, [pc, #20]	@ (80020d8 <StartLCD+0x1e0>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f00d ff2a 	bl	800ff20 <osMutexRelease>
	for (;;) {
 80020cc:	e76d      	b.n	8001faa <StartLCD+0xb2>
 80020ce:	bf00      	nop
 80020d0:	2000183c 	.word	0x2000183c
 80020d4:	20000005 	.word	0x20000005
 80020d8:	20001834 	.word	0x20001834
 80020dc:	080204a4 	.word	0x080204a4
 80020e0:	080204ac 	.word	0x080204ac
 80020e4:	080204b4 	.word	0x080204b4
 80020e8:	20001840 	.word	0x20001840
 80020ec:	20001830 	.word	0x20001830
 80020f0:	200001b0 	.word	0x200001b0
 80020f4:	080204bc 	.word	0x080204bc

080020f8 <StartUart>:
 * - UART   (EVENT_UART_BIT) 
 * -   ,     (time_1sec) 
 * -    UART 
 */
/* USER CODE END Header_StartUart */
void StartUart(void *argument) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartUart */
	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> UART EVENT EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_UART_BIT,
 8002100:	4b10      	ldr	r3, [pc, #64]	@ (8002144 <StartUart+0x4c>)
 8002102:	6818      	ldr	r0, [r3, #0]
 8002104:	f04f 33ff 	mov.w	r3, #4294967295
 8002108:	2200      	movs	r2, #0
 800210a:	2108      	movs	r1, #8
 800210c:	f00d fdd2 	bl	800fcb4 <osEventFlagsWait>
 8002110:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//UART EVENT -> GET TIME FROM TIMER AND SEND USING UART
		if (flags & EVENT_UART_BIT) {
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	f003 0308 	and.w	r3, r3, #8
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0f1      	beq.n	8002100 <StartUart+0x8>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever);	// TIME  
 800211c:	4b0a      	ldr	r3, [pc, #40]	@ (8002148 <StartUart+0x50>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f04f 31ff 	mov.w	r1, #4294967295
 8002124:	4618      	mov	r0, r3
 8002126:	f00d feb0 	bl	800fe8a <osMutexAcquire>
			local_time = time_1sec;
 800212a:	4b08      	ldr	r3, [pc, #32]	@ (800214c <StartUart+0x54>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);				// TIME  
 8002130:	4b05      	ldr	r3, [pc, #20]	@ (8002148 <StartUart+0x50>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f00d fef3 	bl	800ff20 <osMutexRelease>
			printf("%d\n", local_time);
 800213a:	68b9      	ldr	r1, [r7, #8]
 800213c:	4804      	ldr	r0, [pc, #16]	@ (8002150 <StartUart+0x58>)
 800213e:	f01c fe7f 	bl	801ee40 <iprintf>
	for (;;) {
 8002142:	e7dd      	b.n	8002100 <StartUart+0x8>
 8002144:	20001840 	.word	0x20001840
 8002148:	20001830 	.word	0x20001830
 800214c:	200001b0 	.word	0x200001b0
 8002150:	080204c0 	.word	0x080204c0

08002154 <StartVS1003>:
 * -    VS1003     
 * - MP3    , DREQ  HIGH MP3    VS1003 
 * - DREQ LOW  
 */
/* USER CODE END Header_StartVS1003 */
void StartVS1003(void *argument) {
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
	uint8_t vol;
	bool local_is_playing;
	//

	//INIT VS1003
	VS1003_Init();
 800215c:	f7ff f9cc 	bl	80014f8 <VS1003_Init>
	VS1003_SoftReset();
 8002160:	f7ff fb48 	bl	80017f4 <VS1003_SoftReset>
	VS1003_SetVol();
 8002164:	f7ff fbcc 	bl	8001900 <VS1003_SetVol>

	for (;;) {

		// Wait until any other task signals (BTN, FATFS)
		// , FATFS VS1003  
		osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002168:	f04f 32ff 	mov.w	r2, #4294967295
 800216c:	2100      	movs	r1, #0
 800216e:	2001      	movs	r0, #1
 8002170:	f00d fc82 	bl	800fa78 <osThreadFlagsWait>
		//

		// CHECK IF VOLUME MESSAGE IS AVAILABLE
		// ADC    (      )
		if (osMessageQueueGet(volQueueHandle, &vol, NULL, 0) == osOK) {
 8002174:	4b2f      	ldr	r3, [pc, #188]	@ (8002234 <StartVS1003+0xe0>)
 8002176:	6818      	ldr	r0, [r3, #0]
 8002178:	f107 010e 	add.w	r1, r7, #14
 800217c:	2300      	movs	r3, #0
 800217e:	2200      	movs	r2, #0
 8002180:	f00e f922 	bl	80103c8 <osMessageQueueGet>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d104      	bne.n	8002194 <StartVS1003+0x40>
			vs1003ram[4] = vol;
 800218a:	7bba      	ldrb	r2, [r7, #14]
 800218c:	4b2a      	ldr	r3, [pc, #168]	@ (8002238 <StartVS1003+0xe4>)
 800218e:	711a      	strb	r2, [r3, #4]
			VS1003_SetVol();
 8002190:	f7ff fbb6 	bl	8001900 <VS1003_SetVol>
		}
		//

		// SEND MP3 DATA TO VS1003 IF IS PLAYING STATUS
		//   is_playing 
		osMutexAcquire(playStateMutexHandle, osWaitForever);
 8002194:	4b29      	ldr	r3, [pc, #164]	@ (800223c <StartVS1003+0xe8>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f04f 31ff 	mov.w	r1, #4294967295
 800219c:	4618      	mov	r0, r3
 800219e:	f00d fe74 	bl	800fe8a <osMutexAcquire>
		local_is_playing = is_playing;
 80021a2:	4b27      	ldr	r3, [pc, #156]	@ (8002240 <StartVS1003+0xec>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	73fb      	strb	r3, [r7, #15]
		osMutexRelease(playStateMutexHandle);
 80021a8:	4b24      	ldr	r3, [pc, #144]	@ (800223c <StartVS1003+0xe8>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f00d feb7 	bl	800ff20 <osMutexRelease>
		//

		// SEND MP3 DATA TO VS1003 IF IS PLAYING STATUS
		//  playing 
		while (local_is_playing) {
 80021b2:	e03b      	b.n	800222c <StartVS1003+0xd8>
			// MP3    
			// FATFS  mp3_buf_len, mp3_buf_index      
			osMutexAcquire(mp3BufferMutexHandle, osWaitForever); // MP3   
 80021b4:	4b23      	ldr	r3, [pc, #140]	@ (8002244 <StartVS1003+0xf0>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f04f 31ff 	mov.w	r1, #4294967295
 80021bc:	4618      	mov	r0, r3
 80021be:	f00d fe64 	bl	800fe8a <osMutexAcquire>
			// IF ENOUGH DATA AND DREQ IS HIGH, SEND 32 BYTES
			// Data REQuest  (      )
			// mp3_buf_len ==  FATFS   MP3   
			// mp3_buf_index ==  VS1003   (offset)
			//     32  ?
			if (mp3_buf_len - mp3_buf_index >= MP3_CHUNK_SIZE
 80021c2:	4b21      	ldr	r3, [pc, #132]	@ (8002248 <StartVS1003+0xf4>)
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	4b21      	ldr	r3, [pc, #132]	@ (800224c <StartVS1003+0xf8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b1f      	cmp	r3, #31
 80021ce:	d927      	bls.n	8002220 <StartVS1003+0xcc>
					&& MP3_DREQ == 1) {
 80021d0:	2180      	movs	r1, #128	@ 0x80
 80021d2:	481f      	ldr	r0, [pc, #124]	@ (8002250 <StartVS1003+0xfc>)
 80021d4:	f004 fa46 	bl	8006664 <HAL_GPIO_ReadPin>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d120      	bne.n	8002220 <StartVS1003+0xcc>
				//mp3_buf   32 
				VS1003_WriteData(&mp3_buf[mp3_buf_index]);
 80021de:	4b1b      	ldr	r3, [pc, #108]	@ (800224c <StartVS1003+0xf8>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002254 <StartVS1003+0x100>)
 80021e4:	4413      	add	r3, r2
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fbc4 	bl	8001974 <VS1003_WriteData>
				//     (32 )
				mp3_buf_index += MP3_CHUNK_SIZE;
 80021ec:	4b17      	ldr	r3, [pc, #92]	@ (800224c <StartVS1003+0xf8>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	3320      	adds	r3, #32
 80021f2:	4a16      	ldr	r2, [pc, #88]	@ (800224c <StartVS1003+0xf8>)
 80021f4:	6013      	str	r3, [r2, #0]
				osMutexRelease(mp3BufferMutexHandle);  // MP3   
 80021f6:	4b13      	ldr	r3, [pc, #76]	@ (8002244 <StartVS1003+0xf0>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f00d fe90 	bl	800ff20 <osMutexRelease>
				break;
			}
			//

			//     (FROM )
			osMutexAcquire(playStateMutexHandle, osWaitForever); //    
 8002200:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <StartVS1003+0xe8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f04f 31ff 	mov.w	r1, #4294967295
 8002208:	4618      	mov	r0, r3
 800220a:	f00d fe3e 	bl	800fe8a <osMutexAcquire>
			local_is_playing = is_playing;
 800220e:	4b0c      	ldr	r3, [pc, #48]	@ (8002240 <StartVS1003+0xec>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	73fb      	strb	r3, [r7, #15]
			osMutexRelease(playStateMutexHandle);  //    
 8002214:	4b09      	ldr	r3, [pc, #36]	@ (800223c <StartVS1003+0xe8>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f00d fe81 	bl	800ff20 <osMutexRelease>
 800221e:	e005      	b.n	800222c <StartVS1003+0xd8>
				osMutexRelease(mp3BufferMutexHandle);  // MP3   
 8002220:	4b08      	ldr	r3, [pc, #32]	@ (8002244 <StartVS1003+0xf0>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4618      	mov	r0, r3
 8002226:	f00d fe7b 	bl	800ff20 <osMutexRelease>
				break;
 800222a:	e002      	b.n	8002232 <StartVS1003+0xde>
		while (local_is_playing) {
 800222c:	7bfb      	ldrb	r3, [r7, #15]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1c0      	bne.n	80021b4 <StartVS1003+0x60>
		osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8002232:	e799      	b.n	8002168 <StartVS1003+0x14>
 8002234:	2000182c 	.word	0x2000182c
 8002238:	20000000 	.word	0x20000000
 800223c:	2000183c 	.word	0x2000183c
 8002240:	20000005 	.word	0x20000005
 8002244:	20001838 	.word	0x20001838
 8002248:	200011b4 	.word	0x200011b4
 800224c:	200011b8 	.word	0x200011b8
 8002250:	40020800 	.word	0x40020800
 8002254:	200001b4 	.word	0x200001b4

08002258 <scan_mp3_files>:
 * @brief Function implementing the FATFSTask thread.
 * @param argument: Not used
 * @retval None
 */
// MP3   
uint32_t scan_mp3_files(void) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b0d6      	sub	sp, #344	@ 0x158
 800225c:	af00      	add	r7, sp, #0
	DIR dir;
	FILINFO fno;
	uint32_t count = 0;
 800225e:	2300      	movs	r3, #0
 8002260:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

	if (f_opendir(&dir, "0:/") == FR_OK) {
 8002264:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002268:	492e      	ldr	r1, [pc, #184]	@ (8002324 <scan_mp3_files+0xcc>)
 800226a:	4618      	mov	r0, r3
 800226c:	f00c ff51 	bl	800f112 <f_opendir>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d14f      	bne.n	8002316 <scan_mp3_files+0xbe>
		while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] && count < 50) {
 8002276:	e034      	b.n	80022e2 <scan_mp3_files+0x8a>
			if (!(fno.fattrib & AM_DIR)) {  //  
 8002278:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800227c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002280:	7a1b      	ldrb	r3, [r3, #8]
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	2b00      	cmp	r3, #0
 8002288:	d12b      	bne.n	80022e2 <scan_mp3_files+0x8a>
				// MP3  
				char *ext = strrchr(fno.fname, '.');
 800228a:	1d3b      	adds	r3, r7, #4
 800228c:	3316      	adds	r3, #22
 800228e:	212e      	movs	r1, #46	@ 0x2e
 8002290:	4618      	mov	r0, r3
 8002292:	f01c ffc3 	bl	801f21c <strrchr>
 8002296:	f8c7 0150 	str.w	r0, [r7, #336]	@ 0x150
				if (ext
 800229a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d01f      	beq.n	80022e2 <scan_mp3_files+0x8a>
						&& (strcasecmp(ext, ".mp3") == 0
 80022a2:	4921      	ldr	r1, [pc, #132]	@ (8002328 <scan_mp3_files+0xd0>)
 80022a4:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 80022a8:	f01c ff9c 	bl	801f1e4 <strcasecmp>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d007      	beq.n	80022c2 <scan_mp3_files+0x6a>
								|| strcasecmp(ext, ".MP3") == 0)) {
 80022b2:	491e      	ldr	r1, [pc, #120]	@ (800232c <scan_mp3_files+0xd4>)
 80022b4:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 80022b8:	f01c ff94 	bl	801f1e4 <strcasecmp>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10f      	bne.n	80022e2 <scan_mp3_files+0x8a>
					snprintf(mp3_files[count].filename,
 80022c2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80022c6:	015b      	lsls	r3, r3, #5
 80022c8:	4a19      	ldr	r2, [pc, #100]	@ (8002330 <scan_mp3_files+0xd8>)
 80022ca:	1898      	adds	r0, r3, r2
 80022cc:	1d3b      	adds	r3, r7, #4
 80022ce:	3316      	adds	r3, #22
 80022d0:	4a18      	ldr	r2, [pc, #96]	@ (8002334 <scan_mp3_files+0xdc>)
 80022d2:	2120      	movs	r1, #32
 80022d4:	f01c fe24 	bl	801ef20 <sniprintf>
							sizeof(mp3_files[count].filename), "0:/%s",
							fno.fname);
					count++;
 80022d8:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80022dc:	3301      	adds	r3, #1
 80022de:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
		while (f_readdir(&dir, &fno) == FR_OK && fno.fname[0] && count < 50) {
 80022e2:	1d3a      	adds	r2, r7, #4
 80022e4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80022e8:	4611      	mov	r1, r2
 80022ea:	4618      	mov	r0, r3
 80022ec:	f00d f801 	bl	800f2f2 <f_readdir>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10a      	bne.n	800230c <scan_mp3_files+0xb4>
 80022f6:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 80022fa:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80022fe:	7d9b      	ldrb	r3, [r3, #22]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <scan_mp3_files+0xb4>
 8002304:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8002308:	2b31      	cmp	r3, #49	@ 0x31
 800230a:	d9b5      	bls.n	8002278 <scan_mp3_files+0x20>
				}
			}
		}
		f_closedir(&dir);
 800230c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8002310:	4618      	mov	r0, r3
 8002312:	f00c ffc3 	bl	800f29c <f_closedir>
	}
	return count;
 8002316:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
}
 800231a:	4618      	mov	r0, r3
 800231c:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	080204c4 	.word	0x080204c4
 8002328:	080204c8 	.word	0x080204c8
 800232c:	080204d0 	.word	0x080204d0
 8002330:	200011bc 	.word	0x200011bc
 8002334:	080204d8 	.word	0x080204d8

08002338 <open_current_track>:

//    
bool open_current_track(void) {
 8002338:	b580      	push	{r7, lr}
 800233a:	b08e      	sub	sp, #56	@ 0x38
 800233c:	af00      	add	r7, sp, #0
	char FATFS_str[50];

	//   
	if ((retSD = f_open(&SDFile, mp3_files[current_track_index].filename,
 800233e:	4b31      	ldr	r3, [pc, #196]	@ (8002404 <open_current_track+0xcc>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	015b      	lsls	r3, r3, #5
 8002344:	4a30      	ldr	r2, [pc, #192]	@ (8002408 <open_current_track+0xd0>)
 8002346:	4413      	add	r3, r2
 8002348:	2201      	movs	r2, #1
 800234a:	4619      	mov	r1, r3
 800234c:	482f      	ldr	r0, [pc, #188]	@ (800240c <open_current_track+0xd4>)
 800234e:	f00c f9ff 	bl	800e750 <f_open>
 8002352:	4603      	mov	r3, r0
 8002354:	461a      	mov	r2, r3
 8002356:	4b2e      	ldr	r3, [pc, #184]	@ (8002410 <open_current_track+0xd8>)
 8002358:	701a      	strb	r2, [r3, #0]
 800235a:	4b2d      	ldr	r3, [pc, #180]	@ (8002410 <open_current_track+0xd8>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d130      	bne.n	80023c4 <open_current_track+0x8c>
	FA_READ)) == FR_OK) {
		osMutexAcquire(lcdMutexHandle, osWaitForever);
 8002362:	4b2c      	ldr	r3, [pc, #176]	@ (8002414 <open_current_track+0xdc>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f04f 31ff 	mov.w	r1, #4294967295
 800236a:	4618      	mov	r0, r3
 800236c:	f00d fd8d 	bl	800fe8a <osMutexAcquire>

		//    ( )
		char *filename_only = strrchr(mp3_files[current_track_index].filename,
 8002370:	4b24      	ldr	r3, [pc, #144]	@ (8002404 <open_current_track+0xcc>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	015b      	lsls	r3, r3, #5
 8002376:	4a24      	ldr	r2, [pc, #144]	@ (8002408 <open_current_track+0xd0>)
 8002378:	4413      	add	r3, r2
 800237a:	212f      	movs	r1, #47	@ 0x2f
 800237c:	4618      	mov	r0, r3
 800237e:	f01c ff4d 	bl	801f21c <strrchr>
 8002382:	6378      	str	r0, [r7, #52]	@ 0x34
				'/');
		if (filename_only) {
 8002384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <open_current_track+0x5a>
			filename_only++;  // '/'  
 800238a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800238c:	3301      	adds	r3, #1
 800238e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002390:	e005      	b.n	800239e <open_current_track+0x66>
		} else {
			filename_only = mp3_files[current_track_index].filename;
 8002392:	4b1c      	ldr	r3, [pc, #112]	@ (8002404 <open_current_track+0xcc>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	015b      	lsls	r3, r3, #5
 8002398:	4a1b      	ldr	r2, [pc, #108]	@ (8002408 <open_current_track+0xd0>)
 800239a:	4413      	add	r3, r2
 800239c:	637b      	str	r3, [r7, #52]	@ 0x34
		}

		snprintf(FATFS_str, "%.20s", filename_only);
 800239e:	491e      	ldr	r1, [pc, #120]	@ (8002418 <open_current_track+0xe0>)
 80023a0:	463b      	mov	r3, r7
 80023a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80023a4:	4618      	mov	r0, r3
 80023a6:	f01c fdbb 	bl	801ef20 <sniprintf>
		CLCD_Puts(0, 1, (unsigned char*) FATFS_str);
 80023aa:	463b      	mov	r3, r7
 80023ac:	461a      	mov	r2, r3
 80023ae:	2101      	movs	r1, #1
 80023b0:	2000      	movs	r0, #0
 80023b2:	f7ff f80f 	bl	80013d4 <CLCD_Puts>
		osMutexRelease(lcdMutexHandle);
 80023b6:	4b17      	ldr	r3, [pc, #92]	@ (8002414 <open_current_track+0xdc>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f00d fdb0 	bl	800ff20 <osMutexRelease>

		return true;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e01a      	b.n	80023fa <open_current_track+0xc2>
	} else {
		osMutexAcquire(lcdMutexHandle, osWaitForever);
 80023c4:	4b13      	ldr	r3, [pc, #76]	@ (8002414 <open_current_track+0xdc>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f04f 31ff 	mov.w	r1, #4294967295
 80023cc:	4618      	mov	r0, r3
 80023ce:	f00d fd5c 	bl	800fe8a <osMutexAcquire>
		sprintf(FATFS_str, "open error %d", retSD);
 80023d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002410 <open_current_track+0xd8>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	461a      	mov	r2, r3
 80023d8:	463b      	mov	r3, r7
 80023da:	4910      	ldr	r1, [pc, #64]	@ (800241c <open_current_track+0xe4>)
 80023dc:	4618      	mov	r0, r3
 80023de:	f01c fdd5 	bl	801ef8c <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) FATFS_str);
 80023e2:	463b      	mov	r3, r7
 80023e4:	461a      	mov	r2, r3
 80023e6:	2101      	movs	r1, #1
 80023e8:	2000      	movs	r0, #0
 80023ea:	f7fe fff3 	bl	80013d4 <CLCD_Puts>
		osMutexRelease(lcdMutexHandle);
 80023ee:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <open_current_track+0xdc>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f00d fd94 	bl	800ff20 <osMutexRelease>

		return false;
 80023f8:	2300      	movs	r3, #0
	}
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3738      	adds	r7, #56	@ 0x38
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20001800 	.word	0x20001800
 8002408:	200011bc 	.word	0x200011bc
 800240c:	20001d4c 	.word	0x20001d4c
 8002410:	20001b0c 	.word	0x20001b0c
 8002414:	20001834 	.word	0x20001834
 8002418:	080204e0 	.word	0x080204e0
 800241c:	080204e8 	.word	0x080204e8

08002420 <switch_to_next_track>:

//    
bool switch_to_next_track(void) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
	f_close(&SDFile);
 8002426:	4823      	ldr	r0, [pc, #140]	@ (80024b4 <switch_to_next_track+0x94>)
 8002428:	f00c fe44 	bl	800f0b4 <f_close>
	current_track_index = (current_track_index + 1) % total_mp3_files;
 800242c:	4b22      	ldr	r3, [pc, #136]	@ (80024b8 <switch_to_next_track+0x98>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	3301      	adds	r3, #1
 8002432:	4a22      	ldr	r2, [pc, #136]	@ (80024bc <switch_to_next_track+0x9c>)
 8002434:	6812      	ldr	r2, [r2, #0]
 8002436:	fbb3 f1f2 	udiv	r1, r3, r2
 800243a:	fb01 f202 	mul.w	r2, r1, r2
 800243e:	1a9b      	subs	r3, r3, r2
 8002440:	4a1d      	ldr	r2, [pc, #116]	@ (80024b8 <switch_to_next_track+0x98>)
 8002442:	6013      	str	r3, [r2, #0]

	//     
	for (uint32_t attempts = 0; attempts < total_mp3_files; attempts++) {
 8002444:	2300      	movs	r3, #0
 8002446:	607b      	str	r3, [r7, #4]
 8002448:	e02a      	b.n	80024a0 <switch_to_next_track+0x80>
		if (open_current_track()) {
 800244a:	f7ff ff75 	bl	8002338 <open_current_track>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d013      	beq.n	800247c <switch_to_next_track+0x5c>
			// MP3  
			osMutexAcquire(mp3BufferMutexHandle, osWaitForever);
 8002454:	4b1a      	ldr	r3, [pc, #104]	@ (80024c0 <switch_to_next_track+0xa0>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f04f 31ff 	mov.w	r1, #4294967295
 800245c:	4618      	mov	r0, r3
 800245e:	f00d fd14 	bl	800fe8a <osMutexAcquire>
			mp3_buf_len = 0;
 8002462:	4b18      	ldr	r3, [pc, #96]	@ (80024c4 <switch_to_next_track+0xa4>)
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
			mp3_buf_index = 0;
 8002468:	4b17      	ldr	r3, [pc, #92]	@ (80024c8 <switch_to_next_track+0xa8>)
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
			osMutexRelease(mp3BufferMutexHandle);
 800246e:	4b14      	ldr	r3, [pc, #80]	@ (80024c0 <switch_to_next_track+0xa0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f00d fd54 	bl	800ff20 <osMutexRelease>

			return true;
 8002478:	2301      	movs	r3, #1
 800247a:	e017      	b.n	80024ac <switch_to_next_track+0x8c>
		}

		//    
		current_track_index = (current_track_index + 1) % total_mp3_files;
 800247c:	4b0e      	ldr	r3, [pc, #56]	@ (80024b8 <switch_to_next_track+0x98>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	3301      	adds	r3, #1
 8002482:	4a0e      	ldr	r2, [pc, #56]	@ (80024bc <switch_to_next_track+0x9c>)
 8002484:	6812      	ldr	r2, [r2, #0]
 8002486:	fbb3 f1f2 	udiv	r1, r3, r2
 800248a:	fb01 f202 	mul.w	r2, r1, r2
 800248e:	1a9b      	subs	r3, r3, r2
 8002490:	4a09      	ldr	r2, [pc, #36]	@ (80024b8 <switch_to_next_track+0x98>)
 8002492:	6013      	str	r3, [r2, #0]
		osDelay(100);
 8002494:	2064      	movs	r0, #100	@ 0x64
 8002496:	f00d fb70 	bl	800fb7a <osDelay>
	for (uint32_t attempts = 0; attempts < total_mp3_files; attempts++) {
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3301      	adds	r3, #1
 800249e:	607b      	str	r3, [r7, #4]
 80024a0:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <switch_to_next_track+0x9c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d3cf      	bcc.n	800244a <switch_to_next_track+0x2a>
	}

	return false;  //    
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20001d4c 	.word	0x20001d4c
 80024b8:	20001800 	.word	0x20001800
 80024bc:	200017fc 	.word	0x200017fc
 80024c0:	20001838 	.word	0x20001838
 80024c4:	200011b4 	.word	0x200011b4
 80024c8:	200011b8 	.word	0x200011b8

080024cc <StartFATFS>:

/* USER CODE END Header_StartFATFS */
void StartFATFS(void *argument) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b098      	sub	sp, #96	@ 0x60
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartFATFS */

	//TASK LOCAL VARIABLES
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80024d4:	4b9d      	ldr	r3, [pc, #628]	@ (800274c <StartFATFS+0x280>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	611a      	str	r2, [r3, #16]
	char FATFS_str[50];
	bool file_opened = false;
 80024da:	2300      	movs	r3, #0
 80024dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	// MOUNT SD CARD
	// f_mount  : SD  FAT   
	// &SDPath[0]:     ( 0: )
	// 1 :   
	if ((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK) { //  
 80024e0:	2201      	movs	r2, #1
 80024e2:	499b      	ldr	r1, [pc, #620]	@ (8002750 <StartFATFS+0x284>)
 80024e4:	489b      	ldr	r0, [pc, #620]	@ (8002754 <StartFATFS+0x288>)
 80024e6:	f00c f8cf 	bl	800e688 <f_mount>
 80024ea:	4603      	mov	r3, r0
 80024ec:	461a      	mov	r2, r3
 80024ee:	4b9a      	ldr	r3, [pc, #616]	@ (8002758 <StartFATFS+0x28c>)
 80024f0:	701a      	strb	r2, [r3, #0]
 80024f2:	4b99      	ldr	r3, [pc, #612]	@ (8002758 <StartFATFS+0x28c>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10f      	bne.n	800251a <StartFATFS+0x4e>
		// MP3   (mp3   )
		total_mp3_files = scan_mp3_files();
 80024fa:	f7ff fead 	bl	8002258 <scan_mp3_files>
 80024fe:	4603      	mov	r3, r0
 8002500:	4a96      	ldr	r2, [pc, #600]	@ (800275c <StartFATFS+0x290>)
 8002502:	6013      	str	r3, [r2, #0]
		if (total_mp3_files == 0) {
 8002504:	4b95      	ldr	r3, [pc, #596]	@ (800275c <StartFATFS+0x290>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d128      	bne.n	800255e <StartFATFS+0x92>
			osThreadId_t tid = osThreadGetId();  //   ID 
 800250c:	f00d fa2d 	bl	800f96a <osThreadGetId>
 8002510:	6578      	str	r0, [r7, #84]	@ 0x54
			osThreadTerminate(tid);               //   
 8002512:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002514:	f00d fa34 	bl	800f980 <osThreadTerminate>
 8002518:	e021      	b.n	800255e <StartFATFS+0x92>
		}
	}

	else { //  
		osMutexAcquire(lcdMutexHandle, osWaitForever);
 800251a:	4b91      	ldr	r3, [pc, #580]	@ (8002760 <StartFATFS+0x294>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f04f 31ff 	mov.w	r1, #4294967295
 8002522:	4618      	mov	r0, r3
 8002524:	f00d fcb1 	bl	800fe8a <osMutexAcquire>
		sprintf(FATFS_str, "mount error %d", retSD);
 8002528:	4b8b      	ldr	r3, [pc, #556]	@ (8002758 <StartFATFS+0x28c>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	461a      	mov	r2, r3
 800252e:	f107 0310 	add.w	r3, r7, #16
 8002532:	498c      	ldr	r1, [pc, #560]	@ (8002764 <StartFATFS+0x298>)
 8002534:	4618      	mov	r0, r3
 8002536:	f01c fd29 	bl	801ef8c <siprintf>
		CLCD_Puts(0, 1, (unsigned char*) FATFS_str);
 800253a:	f107 0310 	add.w	r3, r7, #16
 800253e:	461a      	mov	r2, r3
 8002540:	2101      	movs	r1, #1
 8002542:	2000      	movs	r0, #0
 8002544:	f7fe ff46 	bl	80013d4 <CLCD_Puts>
		osMutexRelease(lcdMutexHandle);
 8002548:	4b85      	ldr	r3, [pc, #532]	@ (8002760 <StartFATFS+0x294>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4618      	mov	r0, r3
 800254e:	f00d fce7 	bl	800ff20 <osMutexRelease>
		osThreadId_t tid = osThreadGetId();  //   ID 
 8002552:	f00d fa0a 	bl	800f96a <osThreadGetId>
 8002556:	65b8      	str	r0, [r7, #88]	@ 0x58
		osThreadTerminate(tid);               //   
 8002558:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800255a:	f00d fa11 	bl	800f980 <osThreadTerminate>
	}
	//

	//    
	if (!open_current_track()) {
 800255e:	f7ff feeb 	bl	8002338 <open_current_track>
 8002562:	4603      	mov	r3, r0
 8002564:	f083 0301 	eor.w	r3, r3, #1
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d01e      	beq.n	80025ac <StartFATFS+0xe0>
		if (!switch_to_next_track()) { //  ??
 800256e:	f7ff ff57 	bl	8002420 <switch_to_next_track>
 8002572:	4603      	mov	r3, r0
 8002574:	f083 0301 	eor.w	r3, r3, #1
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d016      	beq.n	80025ac <StartFATFS+0xe0>
			osMutexAcquire(lcdMutexHandle, osWaitForever);
 800257e:	4b78      	ldr	r3, [pc, #480]	@ (8002760 <StartFATFS+0x294>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f04f 31ff 	mov.w	r1, #4294967295
 8002586:	4618      	mov	r0, r3
 8002588:	f00d fc7f 	bl	800fe8a <osMutexAcquire>
			CLCD_Puts(0, 1, (unsigned char*) "No playable files");
 800258c:	4a76      	ldr	r2, [pc, #472]	@ (8002768 <StartFATFS+0x29c>)
 800258e:	2101      	movs	r1, #1
 8002590:	2000      	movs	r0, #0
 8002592:	f7fe ff1f 	bl	80013d4 <CLCD_Puts>
			osMutexRelease(lcdMutexHandle);
 8002596:	4b72      	ldr	r3, [pc, #456]	@ (8002760 <StartFATFS+0x294>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f00d fcc0 	bl	800ff20 <osMutexRelease>
			osThreadId_t tid = osThreadGetId();  //   ID 
 80025a0:	f00d f9e3 	bl	800f96a <osThreadGetId>
 80025a4:	6538      	str	r0, [r7, #80]	@ 0x50
			osThreadTerminate(tid);               //   
 80025a6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80025a8:	f00d f9ea 	bl	800f980 <osThreadTerminate>
		}
	}

	// RESET MP3 BUFFER
	osMutexAcquire(mp3BufferMutexHandle, osWaitForever);
 80025ac:	4b6f      	ldr	r3, [pc, #444]	@ (800276c <StartFATFS+0x2a0>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f04f 31ff 	mov.w	r1, #4294967295
 80025b4:	4618      	mov	r0, r3
 80025b6:	f00d fc68 	bl	800fe8a <osMutexAcquire>
	mp3_buf_len = 0;	//SD    MP3   
 80025ba:	4b6d      	ldr	r3, [pc, #436]	@ (8002770 <StartFATFS+0x2a4>)
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
	mp3_buf_index = 0;	//VS1003   
 80025c0:	4b6c      	ldr	r3, [pc, #432]	@ (8002774 <StartFATFS+0x2a8>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
	osMutexRelease(mp3BufferMutexHandle);
 80025c6:	4b69      	ldr	r3, [pc, #420]	@ (800276c <StartFATFS+0x2a0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f00d fca8 	bl	800ff20 <osMutexRelease>
	file_opened = true; //  ??
 80025d0:	2301      	movs	r3, #1
 80025d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	/* Infinite loop */
	for (;;) {

		//    
		uint32_t thread_flags = osThreadFlagsWait(2, osFlagsWaitAny, 0);
 80025d6:	2200      	movs	r2, #0
 80025d8:	2100      	movs	r1, #0
 80025da:	2002      	movs	r0, #2
 80025dc:	f00d fa4c 	bl	800fa78 <osThreadFlagsWait>
 80025e0:	64f8      	str	r0, [r7, #76]	@ 0x4c

		if (thread_flags & 2) {  //  2:   
 80025e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d00d      	beq.n	8002608 <StartFATFS+0x13c>
			if (switch_to_next_track()) {
 80025ec:	f7ff ff18 	bl	8002420 <switch_to_next_track>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d008      	beq.n	8002608 <StartFATFS+0x13c>
				file_opened = true;
 80025f6:	2301      	movs	r3, #1
 80025f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				osThreadFlagsSet(VS1003TaskHandle, 1);  // VS1003  
 80025fc:	4b5e      	ldr	r3, [pc, #376]	@ (8002778 <StartFATFS+0x2ac>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2101      	movs	r1, #1
 8002602:	4618      	mov	r0, r3
 8002604:	f00d f9ea 	bl	800f9dc <osThreadFlagsSet>
			}
		}

		if (!file_opened) {
 8002608:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800260c:	f083 0301 	eor.w	r3, r3, #1
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <StartFATFS+0x152>
			osDelay(100);
 8002616:	2064      	movs	r0, #100	@ 0x64
 8002618:	f00d faaf 	bl	800fb7a <osDelay>
			continue;
 800261c:	e094      	b.n	8002748 <StartFATFS+0x27c>
		}

		// MP3     
		osMutexAcquire(mp3BufferMutexHandle, osWaitForever);
 800261e:	4b53      	ldr	r3, [pc, #332]	@ (800276c <StartFATFS+0x2a0>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f04f 31ff 	mov.w	r1, #4294967295
 8002626:	4618      	mov	r0, r3
 8002628:	f00d fc2f 	bl	800fe8a <osMutexAcquire>
		uint32_t current_buf_len = mp3_buf_len;
 800262c:	4b50      	ldr	r3, [pc, #320]	@ (8002770 <StartFATFS+0x2a4>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	64bb      	str	r3, [r7, #72]	@ 0x48
		uint32_t current_buf_index = mp3_buf_index;
 8002632:	4b50      	ldr	r3, [pc, #320]	@ (8002774 <StartFATFS+0x2a8>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	647b      	str	r3, [r7, #68]	@ 0x44
		osMutexRelease(mp3BufferMutexHandle);
 8002638:	4b4c      	ldr	r3, [pc, #304]	@ (800276c <StartFATFS+0x2a0>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f00d fc6f 	bl	800ff20 <osMutexRelease>
		//

		if (current_buf_len - current_buf_index < 512) { // IF BUFFER LOW, READ MORE FROM FILE
 8002642:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002644:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800264c:	d279      	bcs.n	8002742 <StartFATFS+0x276>
			UINT br;
			osMutexAcquire(mp3BufferMutexHandle, osWaitForever);
 800264e:	4b47      	ldr	r3, [pc, #284]	@ (800276c <StartFATFS+0x2a0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f04f 31ff 	mov.w	r1, #4294967295
 8002656:	4618      	mov	r0, r3
 8002658:	f00d fc17 	bl	800fe8a <osMutexAcquire>

			// SHIFT REMAINING DATA TO FRONT
			if (mp3_buf_index > 0 && mp3_buf_len > mp3_buf_index) {
 800265c:	4b45      	ldr	r3, [pc, #276]	@ (8002774 <StartFATFS+0x2a8>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01d      	beq.n	80026a0 <StartFATFS+0x1d4>
 8002664:	4b42      	ldr	r3, [pc, #264]	@ (8002770 <StartFATFS+0x2a4>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b42      	ldr	r3, [pc, #264]	@ (8002774 <StartFATFS+0x2a8>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	429a      	cmp	r2, r3
 800266e:	d917      	bls.n	80026a0 <StartFATFS+0x1d4>
				memmove(mp3_buf, &mp3_buf[mp3_buf_index],
 8002670:	4b40      	ldr	r3, [pc, #256]	@ (8002774 <StartFATFS+0x2a8>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a41      	ldr	r2, [pc, #260]	@ (800277c <StartFATFS+0x2b0>)
 8002676:	1899      	adds	r1, r3, r2
 8002678:	4b3d      	ldr	r3, [pc, #244]	@ (8002770 <StartFATFS+0x2a4>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b3d      	ldr	r3, [pc, #244]	@ (8002774 <StartFATFS+0x2a8>)
 800267e:	681b      	ldr	r3, [r3, #0]
						mp3_buf_len - mp3_buf_index);
 8002680:	1ad3      	subs	r3, r2, r3
				memmove(mp3_buf, &mp3_buf[mp3_buf_index],
 8002682:	461a      	mov	r2, r3
 8002684:	483d      	ldr	r0, [pc, #244]	@ (800277c <StartFATFS+0x2b0>)
 8002686:	f01c fd8b 	bl	801f1a0 <memmove>
				mp3_buf_len = mp3_buf_len - mp3_buf_index;
 800268a:	4b39      	ldr	r3, [pc, #228]	@ (8002770 <StartFATFS+0x2a4>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	4b39      	ldr	r3, [pc, #228]	@ (8002774 <StartFATFS+0x2a8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	4a36      	ldr	r2, [pc, #216]	@ (8002770 <StartFATFS+0x2a4>)
 8002696:	6013      	str	r3, [r2, #0]
				mp3_buf_index = 0;
 8002698:	4b36      	ldr	r3, [pc, #216]	@ (8002774 <StartFATFS+0x2a8>)
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	e00b      	b.n	80026b8 <StartFATFS+0x1ec>
			} else if (mp3_buf_index >= mp3_buf_len) {
 80026a0:	4b34      	ldr	r3, [pc, #208]	@ (8002774 <StartFATFS+0x2a8>)
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4b32      	ldr	r3, [pc, #200]	@ (8002770 <StartFATFS+0x2a4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d305      	bcc.n	80026b8 <StartFATFS+0x1ec>
				mp3_buf_len = 0;
 80026ac:	4b30      	ldr	r3, [pc, #192]	@ (8002770 <StartFATFS+0x2a4>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
				mp3_buf_index = 0;
 80026b2:	4b30      	ldr	r3, [pc, #192]	@ (8002774 <StartFATFS+0x2a8>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
			}
			//

			// READ FROM FILE
			retSD = f_read(&SDFile, &mp3_buf[mp3_buf_len],
 80026b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002770 <StartFATFS+0x2a4>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a2f      	ldr	r2, [pc, #188]	@ (800277c <StartFATFS+0x2b0>)
 80026be:	1899      	adds	r1, r3, r2
 80026c0:	4b2b      	ldr	r3, [pc, #172]	@ (8002770 <StartFATFS+0x2a4>)
 80026c2:	681b      	ldr	r3, [r3, #0]
			MP3_BUF_SIZE - mp3_buf_len, &br);
 80026c4:	f5c3 5280 	rsb	r2, r3, #4096	@ 0x1000
			retSD = f_read(&SDFile, &mp3_buf[mp3_buf_len],
 80026c8:	f107 030c 	add.w	r3, r7, #12
 80026cc:	482c      	ldr	r0, [pc, #176]	@ (8002780 <StartFATFS+0x2b4>)
 80026ce:	f00c fafa 	bl	800ecc6 <f_read>
 80026d2:	4603      	mov	r3, r0
 80026d4:	461a      	mov	r2, r3
 80026d6:	4b20      	ldr	r3, [pc, #128]	@ (8002758 <StartFATFS+0x28c>)
 80026d8:	701a      	strb	r2, [r3, #0]
			if (retSD != FR_OK || br == 0) { // END OF FILE   
 80026da:	4b1f      	ldr	r3, [pc, #124]	@ (8002758 <StartFATFS+0x28c>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d102      	bne.n	80026e8 <StartFATFS+0x21c>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d11b      	bne.n	8002720 <StartFATFS+0x254>
				osMutexRelease(mp3BufferMutexHandle);
 80026e8:	4b20      	ldr	r3, [pc, #128]	@ (800276c <StartFATFS+0x2a0>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f00d fc17 	bl	800ff20 <osMutexRelease>

				if (switch_to_next_track()) {
 80026f2:	f7ff fe95 	bl	8002420 <switch_to_next_track>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d009      	beq.n	8002710 <StartFATFS+0x244>
					file_opened = true;
 80026fc:	2301      	movs	r3, #1
 80026fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					osThreadFlagsSet(VS1003TaskHandle, 1);  // VS1003  
 8002702:	4b1d      	ldr	r3, [pc, #116]	@ (8002778 <StartFATFS+0x2ac>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2101      	movs	r1, #1
 8002708:	4618      	mov	r0, r3
 800270a:	f00d f967 	bl	800f9dc <osThreadFlagsSet>
 800270e:	e002      	b.n	8002716 <StartFATFS+0x24a>
				} else {
					file_opened = false;
 8002710:	2300      	movs	r3, #0
 8002712:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}

				osDelay(500);  //  
 8002716:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800271a:	f00d fa2e 	bl	800fb7a <osDelay>
 800271e:	e75a      	b.n	80025d6 <StartFATFS+0x10a>
				continue;
			}
			mp3_buf_len += br;
 8002720:	4b13      	ldr	r3, [pc, #76]	@ (8002770 <StartFATFS+0x2a4>)
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4413      	add	r3, r2
 8002728:	4a11      	ldr	r2, [pc, #68]	@ (8002770 <StartFATFS+0x2a4>)
 800272a:	6013      	str	r3, [r2, #0]
			//

			osMutexRelease(mp3BufferMutexHandle);
 800272c:	4b0f      	ldr	r3, [pc, #60]	@ (800276c <StartFATFS+0x2a0>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f00d fbf5 	bl	800ff20 <osMutexRelease>

			// NOTIFY VS1003 TASK TO PLAY DATA
			osThreadFlagsSet(VS1003TaskHandle, 1);
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <StartFATFS+0x2ac>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2101      	movs	r1, #1
 800273c:	4618      	mov	r0, r3
 800273e:	f00d f94d 	bl	800f9dc <osThreadFlagsSet>
			//
		}

		// CHECK EVERY 10MS
		osDelay(10);
 8002742:	200a      	movs	r0, #10
 8002744:	f00d fa19 	bl	800fb7a <osDelay>
	for (;;) {
 8002748:	e745      	b.n	80025d6 <StartFATFS+0x10a>
 800274a:	bf00      	nop
 800274c:	20001854 	.word	0x20001854
 8002750:	20001b10 	.word	0x20001b10
 8002754:	20001b14 	.word	0x20001b14
 8002758:	20001b0c 	.word	0x20001b0c
 800275c:	200017fc 	.word	0x200017fc
 8002760:	20001834 	.word	0x20001834
 8002764:	080204f8 	.word	0x080204f8
 8002768:	08020508 	.word	0x08020508
 800276c:	20001838 	.word	0x20001838
 8002770:	200011b4 	.word	0x200011b4
 8002774:	200011b8 	.word	0x200011b8
 8002778:	20001818 	.word	0x20001818
 800277c:	200001b4 	.word	0x200001b4
 8002780:	20001d4c 	.word	0x20001d4c

08002784 <StartADC2DMA>:
 * -    10        (  )
 * - ADC   LCD 
 * - : 100ms
 */
/* USER CODE END Header_StartADC2DMA */
void StartADC2DMA(void *argument) {
 8002784:	b580      	push	{r7, lr}
 8002786:	b08a      	sub	sp, #40	@ 0x28
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartADC2DMA */

	//TASK LOCAL VARIABLES
	char ADC_str[20];
	uint8_t last_scaled = 0;
 800278c:	2300      	movs	r3, #0
 800278e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Infinite loop */
	for (;;) {

		//CONVERT ADC TO VOLUME (SCALED)
		scaled = 255 - (adcval[0] * 255) / 4100;
 8002792:	4b26      	ldr	r3, [pc, #152]	@ (800282c <StartADC2DMA+0xa8>)
 8002794:	881b      	ldrh	r3, [r3, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	4613      	mov	r3, r2
 800279a:	021b      	lsls	r3, r3, #8
 800279c:	1a9b      	subs	r3, r3, r2
 800279e:	4a24      	ldr	r2, [pc, #144]	@ (8002830 <StartADC2DMA+0xac>)
 80027a0:	fb82 1203 	smull	r1, r2, r2, r3
 80027a4:	12d2      	asrs	r2, r2, #11
 80027a6:	17db      	asrs	r3, r3, #31
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	3b01      	subs	r3, #1
 80027ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		//  (   )
		scaled_10 = (scaled / 10) * 10;
 80027b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80027b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002834 <StartADC2DMA+0xb0>)
 80027b8:	fba2 2303 	umull	r2, r3, r2, r3
 80027bc:	08db      	lsrs	r3, r3, #3
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	461a      	mov	r2, r3
 80027c2:	0092      	lsls	r2, r2, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	73fb      	strb	r3, [r7, #15]
		//

		//IF VALUE CHANGED, SEND TO QUEUE(CHANGING VOLUME AT VS1003Task)
		if (scaled_10 != last_scaled) {
 80027cc:	7bfb      	ldrb	r3, [r7, #15]
 80027ce:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d00a      	beq.n	80027ec <StartADC2DMA+0x68>
			last_scaled = scaled_10;
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			//scaled_10   volQueueHandle   
			//  0
			//       ( )
			osMessageQueuePut(volQueueHandle, &scaled_10, 0, 0);
 80027dc:	4b16      	ldr	r3, [pc, #88]	@ (8002838 <StartADC2DMA+0xb4>)
 80027de:	6818      	ldr	r0, [r3, #0]
 80027e0:	f107 010f 	add.w	r1, r7, #15
 80027e4:	2300      	movs	r3, #0
 80027e6:	2200      	movs	r2, #0
 80027e8:	f00d fd8e 	bl	8010308 <osMessageQueuePut>
		}
		//

		//UPDATE LCD
		osMutexAcquire(lcdMutexHandle, osWaitForever);  // LCD  
 80027ec:	4b13      	ldr	r3, [pc, #76]	@ (800283c <StartADC2DMA+0xb8>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f04f 31ff 	mov.w	r1, #4294967295
 80027f4:	4618      	mov	r0, r3
 80027f6:	f00d fb48 	bl	800fe8a <osMutexAcquire>
		sprintf(ADC_str, "%4d %4d", scaled_10, adcval[1]);
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
 80027fc:	461a      	mov	r2, r3
 80027fe:	4b0b      	ldr	r3, [pc, #44]	@ (800282c <StartADC2DMA+0xa8>)
 8002800:	885b      	ldrh	r3, [r3, #2]
 8002802:	f107 0010 	add.w	r0, r7, #16
 8002806:	490e      	ldr	r1, [pc, #56]	@ (8002840 <StartADC2DMA+0xbc>)
 8002808:	f01c fbc0 	bl	801ef8c <siprintf>
		CLCD_Puts(6, 0, (unsigned char*) ADC_str);
 800280c:	f107 0310 	add.w	r3, r7, #16
 8002810:	461a      	mov	r2, r3
 8002812:	2100      	movs	r1, #0
 8002814:	2006      	movs	r0, #6
 8002816:	f7fe fddd 	bl	80013d4 <CLCD_Puts>
		osMutexRelease(lcdMutexHandle);  // LCD  
 800281a:	4b08      	ldr	r3, [pc, #32]	@ (800283c <StartADC2DMA+0xb8>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f00d fb7e 	bl	800ff20 <osMutexRelease>
		//

		//EVERY 100MS
		osDelay(100);
 8002824:	2064      	movs	r0, #100	@ 0x64
 8002826:	f00d f9a8 	bl	800fb7a <osDelay>
		scaled = 255 - (adcval[0] * 255) / 4100;
 800282a:	e7b2      	b.n	8002792 <StartADC2DMA+0xe>
 800282c:	20001848 	.word	0x20001848
 8002830:	7fe007ff 	.word	0x7fe007ff
 8002834:	cccccccd 	.word	0xcccccccd
 8002838:	2000182c 	.word	0x2000182c
 800283c:	20001834 	.word	0x20001834
 8002840:	0802051c 	.word	0x0802051c

08002844 <StartButton>:
 * @brief Function implementing the ButtonTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartButton */
void StartButton(void *argument) {
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> BTN EVENTS EVERY PUSH & RELEASE
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_BTN_BIT,
 800284c:	4b44      	ldr	r3, [pc, #272]	@ (8002960 <StartButton+0x11c>)
 800284e:	6818      	ldr	r0, [r3, #0]
 8002850:	f04f 33ff 	mov.w	r3, #4294967295
 8002854:	2200      	movs	r2, #0
 8002856:	2140      	movs	r1, #64	@ 0x40
 8002858:	f00d fa2c 	bl	800fcb4 <osEventFlagsWait>
 800285c:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//BTN EVENT -> CHANGING PLAYING STATUS & TOGGLE LED
		if (flags & EVENT_BTN_BIT) {
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f1      	beq.n	800284c <StartButton+0x8>
			GPIO_PinState pin = HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3);
 8002868:	2108      	movs	r1, #8
 800286a:	483e      	ldr	r0, [pc, #248]	@ (8002964 <StartButton+0x120>)
 800286c:	f003 fefa 	bl	8006664 <HAL_GPIO_ReadPin>
 8002870:	4603      	mov	r3, r0
 8002872:	72fb      	strb	r3, [r7, #11]
			if (pin == GPIO_PIN_SET && sw1_is_pressed == false) {	// PUSH BTN
 8002874:	7afb      	ldrb	r3, [r7, #11]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d131      	bne.n	80028de <StartButton+0x9a>
 800287a:	4b3b      	ldr	r3, [pc, #236]	@ (8002968 <StartButton+0x124>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	f083 0301 	eor.w	r3, r3, #1
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d02a      	beq.n	80028de <StartButton+0x9a>
				sw1_is_pressed = true;		// SW DEBOUNCING
 8002888:	4b37      	ldr	r3, [pc, #220]	@ (8002968 <StartButton+0x124>)
 800288a:	2201      	movs	r2, #1
 800288c:	701a      	strb	r2, [r3, #0]
				osMutexAcquire(playStateMutexHandle, osWaitForever); //    
 800288e:	4b37      	ldr	r3, [pc, #220]	@ (800296c <StartButton+0x128>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f04f 31ff 	mov.w	r1, #4294967295
 8002896:	4618      	mov	r0, r3
 8002898:	f00d faf7 	bl	800fe8a <osMutexAcquire>
				is_playing = !is_playing;
 800289c:	4b34      	ldr	r3, [pc, #208]	@ (8002970 <StartButton+0x12c>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	bf14      	ite	ne
 80028a6:	2301      	movne	r3, #1
 80028a8:	2300      	moveq	r3, #0
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	f083 0301 	eor.w	r3, r3, #1
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	b2da      	uxtb	r2, r3
 80028b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002970 <StartButton+0x12c>)
 80028ba:	701a      	strb	r2, [r3, #0]
				osMutexRelease(playStateMutexHandle);  //    
 80028bc:	4b2b      	ldr	r3, [pc, #172]	@ (800296c <StartButton+0x128>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f00d fb2d 	bl	800ff20 <osMutexRelease>
				osThreadFlagsSet(VS1003TaskHandle, 1);	// WAKE UP VS1003Task
 80028c6:	4b2b      	ldr	r3, [pc, #172]	@ (8002974 <StartButton+0x130>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2101      	movs	r1, #1
 80028cc:	4618      	mov	r0, r3
 80028ce:	f00d f885 	bl	800f9dc <osThreadFlagsSet>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80028d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80028d6:	4828      	ldr	r0, [pc, #160]	@ (8002978 <StartButton+0x134>)
 80028d8:	f003 fef5 	bl	80066c6 <HAL_GPIO_TogglePin>
 80028dc:	e00d      	b.n	80028fa <StartButton+0xb6>
			}

			else if (pin == GPIO_PIN_RESET && sw1_is_pressed == true) {	// RELEASE BTN
 80028de:	7afb      	ldrb	r3, [r7, #11]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10a      	bne.n	80028fa <StartButton+0xb6>
 80028e4:	4b20      	ldr	r3, [pc, #128]	@ (8002968 <StartButton+0x124>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d006      	beq.n	80028fa <StartButton+0xb6>
				sw1_is_pressed = false;		// SW DEBOUNCING
 80028ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002968 <StartButton+0x124>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80028f2:	2101      	movs	r1, #1
 80028f4:	4821      	ldr	r0, [pc, #132]	@ (800297c <StartButton+0x138>)
 80028f6:	f003 fee6 	bl	80066c6 <HAL_GPIO_TogglePin>
			}

			// CHECK BUTTON 2 (GPIOE PIN_15) -   
			GPIO_PinState pin2 = HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4);
 80028fa:	2110      	movs	r1, #16
 80028fc:	481e      	ldr	r0, [pc, #120]	@ (8002978 <StartButton+0x134>)
 80028fe:	f003 feb1 	bl	8006664 <HAL_GPIO_ReadPin>
 8002902:	4603      	mov	r3, r0
 8002904:	72bb      	strb	r3, [r7, #10]
			if (pin2 == GPIO_PIN_SET && !sw2_is_pressed) { // PUSH
 8002906:	7abb      	ldrb	r3, [r7, #10]
 8002908:	2b01      	cmp	r3, #1
 800290a:	d119      	bne.n	8002940 <StartButton+0xfc>
 800290c:	4b1c      	ldr	r3, [pc, #112]	@ (8002980 <StartButton+0x13c>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	f083 0301 	eor.w	r3, r3, #1
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d012      	beq.n	8002940 <StartButton+0xfc>
				sw2_is_pressed = true;
 800291a:	4b19      	ldr	r3, [pc, #100]	@ (8002980 <StartButton+0x13c>)
 800291c:	2201      	movs	r2, #1
 800291e:	701a      	strb	r2, [r3, #0]

				if (total_mp3_files > 1) {  //  MP3   
 8002920:	4b18      	ldr	r3, [pc, #96]	@ (8002984 <StartButton+0x140>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d905      	bls.n	8002934 <StartButton+0xf0>
					// FATFS     
					osThreadFlagsSet(FATFSTaskHandle, 2);  //  2  
 8002928:	4b17      	ldr	r3, [pc, #92]	@ (8002988 <StartButton+0x144>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2102      	movs	r1, #2
 800292e:	4618      	mov	r0, r3
 8002930:	f00d f854 	bl	800f9dc <osThreadFlagsSet>
				}

				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8002934:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002938:	480f      	ldr	r0, [pc, #60]	@ (8002978 <StartButton+0x134>)
 800293a:	f003 fec4 	bl	80066c6 <HAL_GPIO_TogglePin>
 800293e:	e00e      	b.n	800295e <StartButton+0x11a>
			} else if (pin2 == GPIO_PIN_RESET && sw2_is_pressed) { // RELEASE
 8002940:	7abb      	ldrb	r3, [r7, #10]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d182      	bne.n	800284c <StartButton+0x8>
 8002946:	4b0e      	ldr	r3, [pc, #56]	@ (8002980 <StartButton+0x13c>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	f43f af7e 	beq.w	800284c <StartButton+0x8>
				sw2_is_pressed = false;
 8002950:	4b0b      	ldr	r3, [pc, #44]	@ (8002980 <StartButton+0x13c>)
 8002952:	2200      	movs	r2, #0
 8002954:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002956:	2101      	movs	r1, #1
 8002958:	4808      	ldr	r0, [pc, #32]	@ (800297c <StartButton+0x138>)
 800295a:	f003 feb4 	bl	80066c6 <HAL_GPIO_TogglePin>
	for (;;) {
 800295e:	e775      	b.n	800284c <StartButton+0x8>
 8002960:	20001840 	.word	0x20001840
 8002964:	40021000 	.word	0x40021000
 8002968:	20001844 	.word	0x20001844
 800296c:	2000183c 	.word	0x2000183c
 8002970:	20000005 	.word	0x20000005
 8002974:	20001818 	.word	0x20001818
 8002978:	40020c00 	.word	0x40020c00
 800297c:	40020400 	.word	0x40020400
 8002980:	20001845 	.word	0x20001845
 8002984:	200017fc 	.word	0x200017fc
 8002988:	2000181c 	.word	0x2000181c

0800298c <Start7SEG>:
 * @brief Function implementing the SEG7TASK thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Start7SEG */
void Start7SEG(void *argument) {
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Start7SEG */

	//7SEG INIT
	_7SEG_GPIO_Init();
 8002994:	f7fd fe52 	bl	800063c <_7SEG_GPIO_Init>

	/* Infinite loop */
	for (;;) {

		//WAIT FOR EVENT FLAGS -> 7SEG EVENTS EVERY SECOND
		uint32_t flags = osEventFlagsWait(eventFlagsHandle, EVENT_7SEG_BIT,
 8002998:	4b1b      	ldr	r3, [pc, #108]	@ (8002a08 <Start7SEG+0x7c>)
 800299a:	6818      	ldr	r0, [r3, #0]
 800299c:	f04f 33ff 	mov.w	r3, #4294967295
 80029a0:	2200      	movs	r2, #0
 80029a2:	2180      	movs	r1, #128	@ 0x80
 80029a4:	f00d f986 	bl	800fcb4 <osEventFlagsWait>
 80029a8:	60f8      	str	r0, [r7, #12]
		osFlagsWaitAny, osWaitForever);
		//

		//7SEG EVENT -> GET TIME FROM TIMER AND PRINT SECOND
		if (flags & EVENT_7SEG_BIT) {
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d0f1      	beq.n	8002998 <Start7SEG+0xc>
			uint32_t local_time;
			osMutexAcquire(timeMutexHandle, osWaitForever);	// TIME  
 80029b4:	4b15      	ldr	r3, [pc, #84]	@ (8002a0c <Start7SEG+0x80>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f04f 31ff 	mov.w	r1, #4294967295
 80029bc:	4618      	mov	r0, r3
 80029be:	f00d fa64 	bl	800fe8a <osMutexAcquire>
			local_time = time_1sec;
 80029c2:	4b13      	ldr	r3, [pc, #76]	@ (8002a10 <Start7SEG+0x84>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	60bb      	str	r3, [r7, #8]
			osMutexRelease(timeMutexHandle);				// TIME  
 80029c8:	4b10      	ldr	r3, [pc, #64]	@ (8002a0c <Start7SEG+0x80>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f00d faa7 	bl	800ff20 <osMutexRelease>
			_7SEG_SetNumber(DGT1, local_time / 10, OFF);
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	4a0f      	ldr	r2, [pc, #60]	@ (8002a14 <Start7SEG+0x88>)
 80029d6:	fba2 2303 	umull	r2, r3, r2, r3
 80029da:	08db      	lsrs	r3, r3, #3
 80029dc:	2200      	movs	r2, #0
 80029de:	4619      	mov	r1, r3
 80029e0:	2000      	movs	r0, #0
 80029e2:	f7fd ff11 	bl	8000808 <_7SEG_SetNumber>
			_7SEG_SetNumber(DGT2, local_time % 10, ON);
 80029e6:	68b9      	ldr	r1, [r7, #8]
 80029e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <Start7SEG+0x88>)
 80029ea:	fba3 2301 	umull	r2, r3, r3, r1
 80029ee:	08da      	lsrs	r2, r3, #3
 80029f0:	4613      	mov	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4413      	add	r3, r2
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	1aca      	subs	r2, r1, r3
 80029fa:	4613      	mov	r3, r2
 80029fc:	2201      	movs	r2, #1
 80029fe:	4619      	mov	r1, r3
 8002a00:	2001      	movs	r0, #1
 8002a02:	f7fd ff01 	bl	8000808 <_7SEG_SetNumber>
	for (;;) {
 8002a06:	e7c7      	b.n	8002998 <Start7SEG+0xc>
 8002a08:	20001840 	.word	0x20001840
 8002a0c:	20001830 	.word	0x20001830
 8002a10:	200001b0 	.word	0x200001b0
 8002a14:	cccccccd 	.word	0xcccccccd

08002a18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08c      	sub	sp, #48	@ 0x30
 8002a1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a1e:	f107 031c 	add.w	r3, r7, #28
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	605a      	str	r2, [r3, #4]
 8002a28:	609a      	str	r2, [r3, #8]
 8002a2a:	60da      	str	r2, [r3, #12]
 8002a2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	61bb      	str	r3, [r7, #24]
 8002a32:	4b7a      	ldr	r3, [pc, #488]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	4a79      	ldr	r2, [pc, #484]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a38:	f043 0310 	orr.w	r3, r3, #16
 8002a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a3e:	4b77      	ldr	r3, [pc, #476]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	61bb      	str	r3, [r7, #24]
 8002a48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	617b      	str	r3, [r7, #20]
 8002a4e:	4b73      	ldr	r3, [pc, #460]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a52:	4a72      	ldr	r2, [pc, #456]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a54:	f043 0304 	orr.w	r3, r3, #4
 8002a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a5a:	4b70      	ldr	r3, [pc, #448]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	617b      	str	r3, [r7, #20]
 8002a64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	4b6c      	ldr	r3, [pc, #432]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6e:	4a6b      	ldr	r2, [pc, #428]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a76:	4b69      	ldr	r3, [pc, #420]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a7e:	613b      	str	r3, [r7, #16]
 8002a80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a82:	2300      	movs	r3, #0
 8002a84:	60fb      	str	r3, [r7, #12]
 8002a86:	4b65      	ldr	r3, [pc, #404]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8a:	4a64      	ldr	r2, [pc, #400]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a8c:	f043 0301 	orr.w	r3, r3, #1
 8002a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a92:	4b62      	ldr	r3, [pc, #392]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	4b5e      	ldr	r3, [pc, #376]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	4a5d      	ldr	r2, [pc, #372]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002aa8:	f043 0302 	orr.w	r3, r3, #2
 8002aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aae:	4b5b      	ldr	r3, [pc, #364]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aba:	2300      	movs	r3, #0
 8002abc:	607b      	str	r3, [r7, #4]
 8002abe:	4b57      	ldr	r3, [pc, #348]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac2:	4a56      	ldr	r2, [pc, #344]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002ac4:	f043 0308 	orr.w	r3, r3, #8
 8002ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aca:	4b54      	ldr	r3, [pc, #336]	@ (8002c1c <MX_GPIO_Init+0x204>)
 8002acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ace:	f003 0308 	and.w	r3, r3, #8
 8002ad2:	607b      	str	r3, [r7, #4]
 8002ad4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f64f 71f7 	movw	r1, #65527	@ 0xfff7
 8002adc:	4850      	ldr	r0, [pc, #320]	@ (8002c20 <MX_GPIO_Init+0x208>)
 8002ade:	f003 fdd9 	bl	8006694 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6, GPIO_PIN_RESET);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f246 0140 	movw	r1, #24640	@ 0x6040
 8002ae8:	484e      	ldr	r0, [pc, #312]	@ (8002c24 <MX_GPIO_Init+0x20c>)
 8002aea:	f003 fdd3 	bl	8006694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8002aee:	2200      	movs	r2, #0
 8002af0:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 8002af4:	484c      	ldr	r0, [pc, #304]	@ (8002c28 <MX_GPIO_Init+0x210>)
 8002af6:	f003 fdcd 	bl	8006694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_9, GPIO_PIN_RESET);
 8002afa:	2200      	movs	r2, #0
 8002afc:	f240 2121 	movw	r1, #545	@ 0x221
 8002b00:	484a      	ldr	r0, [pc, #296]	@ (8002c2c <MX_GPIO_Init+0x214>)
 8002b02:	f003 fdc7 	bl	8006694 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 8002b06:	2200      	movs	r2, #0
 8002b08:	f64d 01e0 	movw	r1, #55520	@ 0xd8e0
 8002b0c:	4848      	ldr	r0, [pc, #288]	@ (8002c30 <MX_GPIO_Init+0x218>)
 8002b0e:	f003 fdc1 	bl	8006694 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002b12:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 8002b16:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b20:	2300      	movs	r3, #0
 8002b22:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b24:	f107 031c 	add.w	r3, r7, #28
 8002b28:	4619      	mov	r1, r3
 8002b2a:	483d      	ldr	r0, [pc, #244]	@ (8002c20 <MX_GPIO_Init+0x208>)
 8002b2c:	f003 fbfe 	bl	800632c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b30:	2308      	movs	r3, #8
 8002b32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002b34:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b3e:	f107 031c 	add.w	r3, r7, #28
 8002b42:	4619      	mov	r1, r3
 8002b44:	4836      	ldr	r0, [pc, #216]	@ (8002c20 <MX_GPIO_Init+0x208>)
 8002b46:	f003 fbf1 	bl	800632c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6;
 8002b4a:	f246 0340 	movw	r3, #24640	@ 0x6040
 8002b4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b50:	2301      	movs	r3, #1
 8002b52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b5c:	f107 031c 	add.w	r3, r7, #28
 8002b60:	4619      	mov	r1, r3
 8002b62:	4830      	ldr	r0, [pc, #192]	@ (8002c24 <MX_GPIO_Init+0x20c>)
 8002b64:	f003 fbe2 	bl	800632c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002b6e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002b72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b78:	f107 031c 	add.w	r3, r7, #28
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4829      	ldr	r0, [pc, #164]	@ (8002c24 <MX_GPIO_Init+0x20c>)
 8002b80:	f003 fbd4 	bl	800632c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 8002b84:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002b88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b92:	2300      	movs	r3, #0
 8002b94:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b96:	f107 031c 	add.w	r3, r7, #28
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4822      	ldr	r0, [pc, #136]	@ (8002c28 <MX_GPIO_Init+0x210>)
 8002b9e:	f003 fbc5 	bl	800632c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_9;
 8002ba2:	f240 2321 	movw	r3, #545	@ 0x221
 8002ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb4:	f107 031c 	add.w	r3, r7, #28
 8002bb8:	4619      	mov	r1, r3
 8002bba:	481c      	ldr	r0, [pc, #112]	@ (8002c2c <MX_GPIO_Init+0x214>)
 8002bbc:	f003 fbb6 	bl	800632c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002bc0:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8002bc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002bc6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002bca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bd0:	f107 031c 	add.w	r3, r7, #28
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4816      	ldr	r0, [pc, #88]	@ (8002c30 <MX_GPIO_Init+0x218>)
 8002bd8:	f003 fba8 	bl	800632c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD12 PD14 PD15
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 8002bdc:	f64d 03e0 	movw	r3, #55520	@ 0xd8e0
 8002be0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002be2:	2301      	movs	r3, #1
 8002be4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bea:	2300      	movs	r3, #0
 8002bec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bee:	f107 031c 	add.w	r3, r7, #28
 8002bf2:	4619      	mov	r1, r3
 8002bf4:	480e      	ldr	r0, [pc, #56]	@ (8002c30 <MX_GPIO_Init+0x218>)
 8002bf6:	f003 fb99 	bl	800632c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002bfa:	2380      	movs	r3, #128	@ 0x80
 8002bfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002bfe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c08:	f107 031c 	add.w	r3, r7, #28
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	4805      	ldr	r0, [pc, #20]	@ (8002c24 <MX_GPIO_Init+0x20c>)
 8002c10:	f003 fb8c 	bl	800632c <HAL_GPIO_Init>

}
 8002c14:	bf00      	nop
 8002c16:	3730      	adds	r7, #48	@ 0x30
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	40021000 	.word	0x40021000
 8002c24:	40020800 	.word	0x40020800
 8002c28:	40020000 	.word	0x40020000
 8002c2c:	40020400 	.word	0x40020400
 8002c30:	40020c00 	.word	0x40020c00

08002c34 <_write>:
#include "common.h"
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) p, len, 10);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	230a      	movs	r3, #10
 8002c46:	68b9      	ldr	r1, [r7, #8]
 8002c48:	4803      	ldr	r0, [pc, #12]	@ (8002c58 <_write+0x24>)
 8002c4a:	f006 fbd7 	bl	80093fc <HAL_UART_Transmit>
	return len;
 8002c4e:	687b      	ldr	r3, [r7, #4]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	20001ac0 	.word	0x20001ac0

08002c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c60:	f000 ff80 	bl	8003b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c64:	f000 f836 	bl	8002cd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c68:	f7ff fed6 	bl	8002a18 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c6c:	f7fe ffbe 	bl	8001bec <MX_DMA_Init>
  MX_TIM7_Init();
 8002c70:	f000 fcd0 	bl	8003614 <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8002c74:	f000 fdd4 	bl	8003820 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8002c78:	f000 fa5a 	bl	8003130 <MX_SPI2_Init>
  MX_SDIO_SD_Init();
 8002c7c:	f000 f946 	bl	8002f0c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8002c80:	f008 f94c 	bl	800af1c <MX_FATFS_Init>
  MX_ADC1_Init();
 8002c84:	f7fe fea2 	bl	80019cc <MX_ADC1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002c88:	f000 f88e 	bl	8002da8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
	CLCD_GPIO_Init();
 8002c8c:	f7fe f99e 	bl	8000fcc <CLCD_GPIO_Init>
	CLCD_Init();
 8002c90:	f7fe fbc5 	bl	800141e <CLCD_Init>
	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
 8002c94:	2204      	movs	r2, #4
 8002c96:	490a      	ldr	r1, [pc, #40]	@ (8002cc0 <main+0x64>)
 8002c98:	480a      	ldr	r0, [pc, #40]	@ (8002cc4 <main+0x68>)
 8002c9a:	f001 f80d 	bl	8003cb8 <HAL_ADC_Start_DMA>
	HAL_UART_Receive_IT(&huart3, &rx3_data, 1);
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	4909      	ldr	r1, [pc, #36]	@ (8002cc8 <main+0x6c>)
 8002ca2:	480a      	ldr	r0, [pc, #40]	@ (8002ccc <main+0x70>)
 8002ca4:	f006 fc35 	bl	8009512 <HAL_UART_Receive_IT>
	printf("Hello\n");
 8002ca8:	4809      	ldr	r0, [pc, #36]	@ (8002cd0 <main+0x74>)
 8002caa:	f01c f931 	bl	801ef10 <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002cae:	f00c fd49 	bl	800f744 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002cb2:	f7fe ffcb 	bl	8001c4c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002cb6:	f00c fd8b 	bl	800f7d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8002cba:	bf00      	nop
 8002cbc:	e7fd      	b.n	8002cba <main+0x5e>
 8002cbe:	bf00      	nop
 8002cc0:	20001848 	.word	0x20001848
 8002cc4:	20000108 	.word	0x20000108
 8002cc8:	20001850 	.word	0x20001850
 8002ccc:	20001ac0 	.word	0x20001ac0
 8002cd0:	08020524 	.word	0x08020524

08002cd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b094      	sub	sp, #80	@ 0x50
 8002cd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cda:	f107 0320 	add.w	r3, r7, #32
 8002cde:	2230      	movs	r2, #48	@ 0x30
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f01c fa76 	bl	801f1d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ce8:	f107 030c 	add.w	r3, r7, #12
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	605a      	str	r2, [r3, #4]
 8002cf2:	609a      	str	r2, [r3, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
 8002cf6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	60bb      	str	r3, [r7, #8]
 8002cfc:	4b28      	ldr	r3, [pc, #160]	@ (8002da0 <SystemClock_Config+0xcc>)
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d00:	4a27      	ldr	r2, [pc, #156]	@ (8002da0 <SystemClock_Config+0xcc>)
 8002d02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d06:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d08:	4b25      	ldr	r3, [pc, #148]	@ (8002da0 <SystemClock_Config+0xcc>)
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d10:	60bb      	str	r3, [r7, #8]
 8002d12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d14:	2300      	movs	r3, #0
 8002d16:	607b      	str	r3, [r7, #4]
 8002d18:	4b22      	ldr	r3, [pc, #136]	@ (8002da4 <SystemClock_Config+0xd0>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a21      	ldr	r2, [pc, #132]	@ (8002da4 <SystemClock_Config+0xd0>)
 8002d1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d22:	6013      	str	r3, [r2, #0]
 8002d24:	4b1f      	ldr	r3, [pc, #124]	@ (8002da4 <SystemClock_Config+0xd0>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d2c:	607b      	str	r3, [r7, #4]
 8002d2e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d30:	2301      	movs	r3, #1
 8002d32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d3e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002d44:	2304      	movs	r3, #4
 8002d46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002d48:	23a8      	movs	r3, #168	@ 0xa8
 8002d4a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002d50:	2307      	movs	r3, #7
 8002d52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d54:	f107 0320 	add.w	r3, r7, #32
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f003 fce7 	bl	800672c <HAL_RCC_OscConfig>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002d64:	f000 f8cc 	bl	8002f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d68:	230f      	movs	r3, #15
 8002d6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d70:	2300      	movs	r3, #0
 8002d72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002d74:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002d78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002d7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002d80:	f107 030c 	add.w	r3, r7, #12
 8002d84:	2105      	movs	r1, #5
 8002d86:	4618      	mov	r0, r3
 8002d88:	f003 ff48 	bl	8006c1c <HAL_RCC_ClockConfig>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002d92:	f000 f8b5 	bl	8002f00 <Error_Handler>
  }
}
 8002d96:	bf00      	nop
 8002d98:	3750      	adds	r7, #80	@ 0x50
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40007000 	.word	0x40007000

08002da8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002dac:	2200      	movs	r2, #0
 8002dae:	2105      	movs	r1, #5
 8002db0:	2037      	movs	r0, #55	@ 0x37
 8002db2:	f001 fc0b 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002db6:	2037      	movs	r0, #55	@ 0x37
 8002db8:	f001 fc24 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2105      	movs	r1, #5
 8002dc0:	2017      	movs	r0, #23
 8002dc2:	f001 fc03 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002dc6:	2017      	movs	r0, #23
 8002dc8:	f001 fc1c 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2105      	movs	r1, #5
 8002dd0:	2009      	movs	r0, #9
 8002dd2:	f001 fbfb 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002dd6:	2009      	movs	r0, #9
 8002dd8:	f001 fc14 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2105      	movs	r1, #5
 8002de0:	200a      	movs	r0, #10
 8002de2:	f001 fbf3 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002de6:	200a      	movs	r0, #10
 8002de8:	f001 fc0c 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002dec:	2200      	movs	r2, #0
 8002dee:	2105      	movs	r1, #5
 8002df0:	2028      	movs	r0, #40	@ 0x28
 8002df2:	f001 fbeb 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002df6:	2028      	movs	r0, #40	@ 0x28
 8002df8:	f001 fc04 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* ETH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2105      	movs	r1, #5
 8002e00:	203d      	movs	r0, #61	@ 0x3d
 8002e02:	f001 fbe3 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ETH_IRQn);
 8002e06:	203d      	movs	r0, #61	@ 0x3d
 8002e08:	f001 fbfc 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	2105      	movs	r1, #5
 8002e10:	2027      	movs	r0, #39	@ 0x27
 8002e12:	f001 fbdb 	bl	80045cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002e16:	2027      	movs	r0, #39	@ 0x27
 8002e18:	f001 fbf4 	bl	8004604 <HAL_NVIC_EnableIRQ>
}
 8002e1c:	bf00      	nop
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HAL_UART_RxCpltCallback>:
 *         -   Echo 
 *         -   
 *         -    (FreeRTOS  )
 * @param  huart:   UART  
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002e64 <HAL_UART_RxCpltCallback+0x44>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d114      	bne.n	8002e5c <HAL_UART_RxCpltCallback+0x3c>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);                //   LED 
 8002e32:	2120      	movs	r1, #32
 8002e34:	480c      	ldr	r0, [pc, #48]	@ (8002e68 <HAL_UART_RxCpltCallback+0x48>)
 8002e36:	f003 fc46 	bl	80066c6 <HAL_GPIO_TogglePin>
		HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);         // Echo 
 8002e3a:	230a      	movs	r3, #10
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	490b      	ldr	r1, [pc, #44]	@ (8002e6c <HAL_UART_RxCpltCallback+0x4c>)
 8002e40:	480b      	ldr	r0, [pc, #44]	@ (8002e70 <HAL_UART_RxCpltCallback+0x50>)
 8002e42:	f006 fadb 	bl	80093fc <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart3, &rx3_data, 1);           //   
 8002e46:	2201      	movs	r2, #1
 8002e48:	4908      	ldr	r1, [pc, #32]	@ (8002e6c <HAL_UART_RxCpltCallback+0x4c>)
 8002e4a:	4809      	ldr	r0, [pc, #36]	@ (8002e70 <HAL_UART_RxCpltCallback+0x50>)
 8002e4c:	f006 fb61 	bl	8009512 <HAL_UART_Receive_IT>
		osEventFlagsSet(eventFlagsHandle, EVENT_UART_BIT);    //   
 8002e50:	4b08      	ldr	r3, [pc, #32]	@ (8002e74 <HAL_UART_RxCpltCallback+0x54>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2108      	movs	r1, #8
 8002e56:	4618      	mov	r0, r3
 8002e58:	f00c feea 	bl	800fc30 <osEventFlagsSet>
	}
}
 8002e5c:	bf00      	nop
 8002e5e:	3708      	adds	r7, #8
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40004800 	.word	0x40004800
 8002e68:	40020400 	.word	0x40020400
 8002e6c:	20001850 	.word	0x20001850
 8002e70:	20001ac0 	.word	0x20001ac0
 8002e74:	20001840 	.word	0x20001840

08002e78 <HAL_GPIO_EXTI_Callback>:
 * @brief  EXTI   
 * @note   GPIO_PIN_7 (VS1003 DREQ )    
 *         - VS1003    (Direct-to-task notification)
 * @param  GPIO_Pin:    
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_7) 	// VS1003 DREQ     
 8002e82:	88fb      	ldrh	r3, [r7, #6]
 8002e84:	2b80      	cmp	r3, #128	@ 0x80
 8002e86:	d106      	bne.n	8002e96 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		osThreadFlagsSet(VS1003TaskHandle, 1); // VS1003   
 8002e88:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb8 <HAL_GPIO_EXTI_Callback+0x40>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f00c fda4 	bl	800f9dc <osThreadFlagsSet>
	}

	else if (GPIO_Pin == GPIO_PIN_3||GPIO_Pin == GPIO_PIN_4) {
		osEventFlagsSet(eventFlagsHandle, EVENT_BTN_BIT);
	}
}
 8002e94:	e00b      	b.n	8002eae <HAL_GPIO_EXTI_Callback+0x36>
	else if (GPIO_Pin == GPIO_PIN_3||GPIO_Pin == GPIO_PIN_4) {
 8002e96:	88fb      	ldrh	r3, [r7, #6]
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d002      	beq.n	8002ea2 <HAL_GPIO_EXTI_Callback+0x2a>
 8002e9c:	88fb      	ldrh	r3, [r7, #6]
 8002e9e:	2b10      	cmp	r3, #16
 8002ea0:	d105      	bne.n	8002eae <HAL_GPIO_EXTI_Callback+0x36>
		osEventFlagsSet(eventFlagsHandle, EVENT_BTN_BIT);
 8002ea2:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <HAL_GPIO_EXTI_Callback+0x44>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	2140      	movs	r1, #64	@ 0x40
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f00c fec1 	bl	800fc30 <osEventFlagsSet>
}
 8002eae:	bf00      	nop
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20001818 	.word	0x20001818
 8002ebc:	20001840 	.word	0x20001840

08002ec0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM7) {
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a09      	ldr	r2, [pc, #36]	@ (8002ef4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d105      	bne.n	8002ede <HAL_TIM_PeriodElapsedCallback+0x1e>
		osEventFlagsSet(eventFlagsHandle,
 8002ed2:	4b09      	ldr	r3, [pc, #36]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	218f      	movs	r1, #143	@ 0x8f
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f00c fea9 	bl	800fc30 <osEventFlagsSet>
				EVENT_TIME_BIT | EVENT_LED_BIT | EVENT_LCD_BIT | EVENT_UART_BIT
						| EVENT_7SEG_BIT);
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a06      	ldr	r2, [pc, #24]	@ (8002efc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d101      	bne.n	8002eec <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    HAL_IncTick();
 8002ee8:	f000 fe5e 	bl	8003ba8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002eec:	bf00      	nop
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40001400 	.word	0x40001400
 8002ef8:	20001840 	.word	0x20001840
 8002efc:	40000400 	.word	0x40000400

08002f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f04:	b672      	cpsid	i
}
 8002f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002f08:	bf00      	nop
 8002f0a:	e7fd      	b.n	8002f08 <Error_Handler+0x8>

08002f0c <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_rx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002f10:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <MX_SDIO_SD_Init+0x3c>)
 8002f12:	4a0e      	ldr	r2, [pc, #56]	@ (8002f4c <MX_SDIO_SD_Init+0x40>)
 8002f14:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002f16:	4b0c      	ldr	r3, [pc, #48]	@ (8002f48 <MX_SDIO_SD_Init+0x3c>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f48 <MX_SDIO_SD_Init+0x3c>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002f22:	4b09      	ldr	r3, [pc, #36]	@ (8002f48 <MX_SDIO_SD_Init+0x3c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8002f28:	4b07      	ldr	r3, [pc, #28]	@ (8002f48 <MX_SDIO_SD_Init+0x3c>)
 8002f2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f2e:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002f30:	4b05      	ldr	r3, [pc, #20]	@ (8002f48 <MX_SDIO_SD_Init+0x3c>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002f36:	4b04      	ldr	r3, [pc, #16]	@ (8002f48 <MX_SDIO_SD_Init+0x3c>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	20001854 	.word	0x20001854
 8002f4c:	40012c00 	.word	0x40012c00

08002f50 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08a      	sub	sp, #40	@ 0x28
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f58:	f107 0314 	add.w	r3, r7, #20
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	605a      	str	r2, [r3, #4]
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	60da      	str	r2, [r3, #12]
 8002f66:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a68      	ldr	r2, [pc, #416]	@ (8003110 <HAL_SD_MspInit+0x1c0>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	f040 80c9 	bne.w	8003106 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002f74:	2300      	movs	r3, #0
 8002f76:	613b      	str	r3, [r7, #16]
 8002f78:	4b66      	ldr	r3, [pc, #408]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7c:	4a65      	ldr	r2, [pc, #404]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002f7e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002f82:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f84:	4b63      	ldr	r3, [pc, #396]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	4b5f      	ldr	r3, [pc, #380]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f98:	4a5e      	ldr	r2, [pc, #376]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002f9a:	f043 0304 	orr.w	r3, r3, #4
 8002f9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fa0:	4b5c      	ldr	r3, [pc, #368]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa4:	f003 0304 	and.w	r3, r3, #4
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fac:	2300      	movs	r3, #0
 8002fae:	60bb      	str	r3, [r7, #8]
 8002fb0:	4b58      	ldr	r3, [pc, #352]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb4:	4a57      	ldr	r2, [pc, #348]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002fb6:	f043 0308 	orr.w	r3, r3, #8
 8002fba:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fbc:	4b55      	ldr	r3, [pc, #340]	@ (8003114 <HAL_SD_MspInit+0x1c4>)
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc0:	f003 0308 	and.w	r3, r3, #8
 8002fc4:	60bb      	str	r3, [r7, #8]
 8002fc6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002fc8:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002fcc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002fda:	230c      	movs	r3, #12
 8002fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fde:	f107 0314 	add.w	r3, r7, #20
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	484c      	ldr	r0, [pc, #304]	@ (8003118 <HAL_SD_MspInit+0x1c8>)
 8002fe6:	f003 f9a1 	bl	800632c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002fea:	2304      	movs	r3, #4
 8002fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002ffa:	230c      	movs	r3, #12
 8002ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ffe:	f107 0314 	add.w	r3, r7, #20
 8003002:	4619      	mov	r1, r3
 8003004:	4845      	ldr	r0, [pc, #276]	@ (800311c <HAL_SD_MspInit+0x1cc>)
 8003006:	f003 f991 	bl	800632c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 800300a:	4b45      	ldr	r3, [pc, #276]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 800300c:	4a45      	ldr	r2, [pc, #276]	@ (8003124 <HAL_SD_MspInit+0x1d4>)
 800300e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8003010:	4b43      	ldr	r3, [pc, #268]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003012:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003016:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003018:	4b41      	ldr	r3, [pc, #260]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 800301a:	2240      	movs	r2, #64	@ 0x40
 800301c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800301e:	4b40      	ldr	r3, [pc, #256]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003020:	2200      	movs	r2, #0
 8003022:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003024:	4b3e      	ldr	r3, [pc, #248]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003026:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800302a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800302c:	4b3c      	ldr	r3, [pc, #240]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 800302e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003032:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003034:	4b3a      	ldr	r3, [pc, #232]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003036:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800303a:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800303c:	4b38      	ldr	r3, [pc, #224]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 800303e:	2220      	movs	r2, #32
 8003040:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003042:	4b37      	ldr	r3, [pc, #220]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003044:	2200      	movs	r2, #0
 8003046:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003048:	4b35      	ldr	r3, [pc, #212]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 800304a:	2204      	movs	r2, #4
 800304c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800304e:	4b34      	ldr	r3, [pc, #208]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003050:	2203      	movs	r2, #3
 8003052:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003054:	4b32      	ldr	r3, [pc, #200]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003056:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800305a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800305c:	4b30      	ldr	r3, [pc, #192]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 800305e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003062:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003064:	482e      	ldr	r0, [pc, #184]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003066:	f001 fadb 	bl	8004620 <HAL_DMA_Init>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8003070:	f7ff ff46 	bl	8002f00 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a2a      	ldr	r2, [pc, #168]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 8003078:	63da      	str	r2, [r3, #60]	@ 0x3c
 800307a:	4a29      	ldr	r2, [pc, #164]	@ (8003120 <HAL_SD_MspInit+0x1d0>)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8003080:	4b29      	ldr	r3, [pc, #164]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 8003082:	4a2a      	ldr	r2, [pc, #168]	@ (800312c <HAL_SD_MspInit+0x1dc>)
 8003084:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003086:	4b28      	ldr	r3, [pc, #160]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 8003088:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800308c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800308e:	4b26      	ldr	r3, [pc, #152]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 8003090:	2200      	movs	r2, #0
 8003092:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003094:	4b24      	ldr	r3, [pc, #144]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 8003096:	2200      	movs	r2, #0
 8003098:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800309a:	4b23      	ldr	r3, [pc, #140]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 800309c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030a0:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030a2:	4b21      	ldr	r3, [pc, #132]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030a4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80030a8:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030ac:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80030b0:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80030b2:	4b1d      	ldr	r3, [pc, #116]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030b4:	2220      	movs	r2, #32
 80030b6:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80030be:	4b1a      	ldr	r3, [pc, #104]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030c0:	2204      	movs	r2, #4
 80030c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80030c4:	4b18      	ldr	r3, [pc, #96]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030c6:	2203      	movs	r2, #3
 80030c8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80030ca:	4b17      	ldr	r3, [pc, #92]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030cc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80030d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80030d2:	4b15      	ldr	r3, [pc, #84]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030d4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80030d8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80030da:	4813      	ldr	r0, [pc, #76]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030dc:	f001 faa0 	bl	8004620 <HAL_DMA_Init>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 80030e6:	f7ff ff0b 	bl	8002f00 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a0e      	ldr	r2, [pc, #56]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030ee:	641a      	str	r2, [r3, #64]	@ 0x40
 80030f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003128 <HAL_SD_MspInit+0x1d8>)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 80030f6:	2200      	movs	r2, #0
 80030f8:	2105      	movs	r1, #5
 80030fa:	2031      	movs	r0, #49	@ 0x31
 80030fc:	f001 fa66 	bl	80045cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8003100:	2031      	movs	r0, #49	@ 0x31
 8003102:	f001 fa7f 	bl	8004604 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8003106:	bf00      	nop
 8003108:	3728      	adds	r7, #40	@ 0x28
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40012c00 	.word	0x40012c00
 8003114:	40023800 	.word	0x40023800
 8003118:	40020800 	.word	0x40020800
 800311c:	40020c00 	.word	0x40020c00
 8003120:	200018d8 	.word	0x200018d8
 8003124:	40026458 	.word	0x40026458
 8003128:	20001938 	.word	0x20001938
 800312c:	400264a0 	.word	0x400264a0

08003130 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003134:	4b17      	ldr	r3, [pc, #92]	@ (8003194 <MX_SPI2_Init+0x64>)
 8003136:	4a18      	ldr	r2, [pc, #96]	@ (8003198 <MX_SPI2_Init+0x68>)
 8003138:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800313a:	4b16      	ldr	r3, [pc, #88]	@ (8003194 <MX_SPI2_Init+0x64>)
 800313c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003140:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003142:	4b14      	ldr	r3, [pc, #80]	@ (8003194 <MX_SPI2_Init+0x64>)
 8003144:	2200      	movs	r2, #0
 8003146:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003148:	4b12      	ldr	r3, [pc, #72]	@ (8003194 <MX_SPI2_Init+0x64>)
 800314a:	2200      	movs	r2, #0
 800314c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800314e:	4b11      	ldr	r3, [pc, #68]	@ (8003194 <MX_SPI2_Init+0x64>)
 8003150:	2202      	movs	r2, #2
 8003152:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003154:	4b0f      	ldr	r3, [pc, #60]	@ (8003194 <MX_SPI2_Init+0x64>)
 8003156:	2201      	movs	r2, #1
 8003158:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800315a:	4b0e      	ldr	r3, [pc, #56]	@ (8003194 <MX_SPI2_Init+0x64>)
 800315c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003160:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003162:	4b0c      	ldr	r3, [pc, #48]	@ (8003194 <MX_SPI2_Init+0x64>)
 8003164:	2210      	movs	r2, #16
 8003166:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003168:	4b0a      	ldr	r3, [pc, #40]	@ (8003194 <MX_SPI2_Init+0x64>)
 800316a:	2200      	movs	r2, #0
 800316c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800316e:	4b09      	ldr	r3, [pc, #36]	@ (8003194 <MX_SPI2_Init+0x64>)
 8003170:	2200      	movs	r2, #0
 8003172:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003174:	4b07      	ldr	r3, [pc, #28]	@ (8003194 <MX_SPI2_Init+0x64>)
 8003176:	2200      	movs	r2, #0
 8003178:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800317a:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <MX_SPI2_Init+0x64>)
 800317c:	220a      	movs	r2, #10
 800317e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003180:	4804      	ldr	r0, [pc, #16]	@ (8003194 <MX_SPI2_Init+0x64>)
 8003182:	f005 facf 	bl	8008724 <HAL_SPI_Init>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d001      	beq.n	8003190 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800318c:	f7ff feb8 	bl	8002f00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003190:	bf00      	nop
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20001998 	.word	0x20001998
 8003198:	40003800 	.word	0x40003800

0800319c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b08a      	sub	sp, #40	@ 0x28
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a4:	f107 0314 	add.w	r3, r7, #20
 80031a8:	2200      	movs	r2, #0
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	609a      	str	r2, [r3, #8]
 80031b0:	60da      	str	r2, [r3, #12]
 80031b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a19      	ldr	r2, [pc, #100]	@ (8003220 <HAL_SPI_MspInit+0x84>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d12c      	bne.n	8003218 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80031be:	2300      	movs	r3, #0
 80031c0:	613b      	str	r3, [r7, #16]
 80031c2:	4b18      	ldr	r3, [pc, #96]	@ (8003224 <HAL_SPI_MspInit+0x88>)
 80031c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c6:	4a17      	ldr	r2, [pc, #92]	@ (8003224 <HAL_SPI_MspInit+0x88>)
 80031c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ce:	4b15      	ldr	r3, [pc, #84]	@ (8003224 <HAL_SPI_MspInit+0x88>)
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031da:	2300      	movs	r3, #0
 80031dc:	60fb      	str	r3, [r7, #12]
 80031de:	4b11      	ldr	r3, [pc, #68]	@ (8003224 <HAL_SPI_MspInit+0x88>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e2:	4a10      	ldr	r2, [pc, #64]	@ (8003224 <HAL_SPI_MspInit+0x88>)
 80031e4:	f043 0302 	orr.w	r3, r3, #2
 80031e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003224 <HAL_SPI_MspInit+0x88>)
 80031ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	60fb      	str	r3, [r7, #12]
 80031f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80031f6:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 80031fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031fc:	2302      	movs	r3, #2
 80031fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003200:	2300      	movs	r3, #0
 8003202:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003204:	2303      	movs	r3, #3
 8003206:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003208:	2305      	movs	r3, #5
 800320a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800320c:	f107 0314 	add.w	r3, r7, #20
 8003210:	4619      	mov	r1, r3
 8003212:	4805      	ldr	r0, [pc, #20]	@ (8003228 <HAL_SPI_MspInit+0x8c>)
 8003214:	f003 f88a 	bl	800632c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003218:	bf00      	nop
 800321a:	3728      	adds	r7, #40	@ 0x28
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40003800 	.word	0x40003800
 8003224:	40023800 	.word	0x40023800
 8003228:	40020400 	.word	0x40020400

0800322c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003232:	2300      	movs	r3, #0
 8003234:	607b      	str	r3, [r7, #4]
 8003236:	4b12      	ldr	r3, [pc, #72]	@ (8003280 <HAL_MspInit+0x54>)
 8003238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800323a:	4a11      	ldr	r2, [pc, #68]	@ (8003280 <HAL_MspInit+0x54>)
 800323c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003240:	6453      	str	r3, [r2, #68]	@ 0x44
 8003242:	4b0f      	ldr	r3, [pc, #60]	@ (8003280 <HAL_MspInit+0x54>)
 8003244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003246:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800324a:	607b      	str	r3, [r7, #4]
 800324c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800324e:	2300      	movs	r3, #0
 8003250:	603b      	str	r3, [r7, #0]
 8003252:	4b0b      	ldr	r3, [pc, #44]	@ (8003280 <HAL_MspInit+0x54>)
 8003254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003256:	4a0a      	ldr	r2, [pc, #40]	@ (8003280 <HAL_MspInit+0x54>)
 8003258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800325c:	6413      	str	r3, [r2, #64]	@ 0x40
 800325e:	4b08      	ldr	r3, [pc, #32]	@ (8003280 <HAL_MspInit+0x54>)
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003266:	603b      	str	r3, [r7, #0]
 8003268:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800326a:	2200      	movs	r2, #0
 800326c:	210f      	movs	r1, #15
 800326e:	f06f 0001 	mvn.w	r0, #1
 8003272:	f001 f9ab 	bl	80045cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	40023800 	.word	0x40023800

08003284 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b08e      	sub	sp, #56	@ 0x38
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800328c:	2300      	movs	r3, #0
 800328e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003290:	2300      	movs	r3, #0
 8003292:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8003294:	2300      	movs	r3, #0
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	4b33      	ldr	r3, [pc, #204]	@ (8003368 <HAL_InitTick+0xe4>)
 800329a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329c:	4a32      	ldr	r2, [pc, #200]	@ (8003368 <HAL_InitTick+0xe4>)
 800329e:	f043 0302 	orr.w	r3, r3, #2
 80032a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80032a4:	4b30      	ldr	r3, [pc, #192]	@ (8003368 <HAL_InitTick+0xe4>)
 80032a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80032b0:	f107 0210 	add.w	r2, r7, #16
 80032b4:	f107 0314 	add.w	r3, r7, #20
 80032b8:	4611      	mov	r1, r2
 80032ba:	4618      	mov	r0, r3
 80032bc:	f003 fece 	bl	800705c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80032c0:	6a3b      	ldr	r3, [r7, #32]
 80032c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80032c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d103      	bne.n	80032d2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80032ca:	f003 fe9f 	bl	800700c <HAL_RCC_GetPCLK1Freq>
 80032ce:	6378      	str	r0, [r7, #52]	@ 0x34
 80032d0:	e004      	b.n	80032dc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80032d2:	f003 fe9b 	bl	800700c <HAL_RCC_GetPCLK1Freq>
 80032d6:	4603      	mov	r3, r0
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80032dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032de:	4a23      	ldr	r2, [pc, #140]	@ (800336c <HAL_InitTick+0xe8>)
 80032e0:	fba2 2303 	umull	r2, r3, r2, r3
 80032e4:	0c9b      	lsrs	r3, r3, #18
 80032e6:	3b01      	subs	r3, #1
 80032e8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80032ea:	4b21      	ldr	r3, [pc, #132]	@ (8003370 <HAL_InitTick+0xec>)
 80032ec:	4a21      	ldr	r2, [pc, #132]	@ (8003374 <HAL_InitTick+0xf0>)
 80032ee:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80032f0:	4b1f      	ldr	r3, [pc, #124]	@ (8003370 <HAL_InitTick+0xec>)
 80032f2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80032f6:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80032f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003370 <HAL_InitTick+0xec>)
 80032fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032fc:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80032fe:	4b1c      	ldr	r3, [pc, #112]	@ (8003370 <HAL_InitTick+0xec>)
 8003300:	2200      	movs	r2, #0
 8003302:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003304:	4b1a      	ldr	r3, [pc, #104]	@ (8003370 <HAL_InitTick+0xec>)
 8003306:	2200      	movs	r2, #0
 8003308:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800330a:	4b19      	ldr	r3, [pc, #100]	@ (8003370 <HAL_InitTick+0xec>)
 800330c:	2200      	movs	r2, #0
 800330e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8003310:	4817      	ldr	r0, [pc, #92]	@ (8003370 <HAL_InitTick+0xec>)
 8003312:	f005 fd15 	bl	8008d40 <HAL_TIM_Base_Init>
 8003316:	4603      	mov	r3, r0
 8003318:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800331c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003320:	2b00      	cmp	r3, #0
 8003322:	d11b      	bne.n	800335c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8003324:	4812      	ldr	r0, [pc, #72]	@ (8003370 <HAL_InitTick+0xec>)
 8003326:	f005 fd5b 	bl	8008de0 <HAL_TIM_Base_Start_IT>
 800332a:	4603      	mov	r3, r0
 800332c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003330:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003334:	2b00      	cmp	r3, #0
 8003336:	d111      	bne.n	800335c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003338:	201d      	movs	r0, #29
 800333a:	f001 f963 	bl	8004604 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2b0f      	cmp	r3, #15
 8003342:	d808      	bhi.n	8003356 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8003344:	2200      	movs	r2, #0
 8003346:	6879      	ldr	r1, [r7, #4]
 8003348:	201d      	movs	r0, #29
 800334a:	f001 f93f 	bl	80045cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800334e:	4a0a      	ldr	r2, [pc, #40]	@ (8003378 <HAL_InitTick+0xf4>)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6013      	str	r3, [r2, #0]
 8003354:	e002      	b.n	800335c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800335c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003360:	4618      	mov	r0, r3
 8003362:	3738      	adds	r7, #56	@ 0x38
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	40023800 	.word	0x40023800
 800336c:	431bde83 	.word	0x431bde83
 8003370:	200019f0 	.word	0x200019f0
 8003374:	40000400 	.word	0x40000400
 8003378:	2000000c 	.word	0x2000000c

0800337c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003380:	bf00      	nop
 8003382:	e7fd      	b.n	8003380 <NMI_Handler+0x4>

08003384 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003388:	bf00      	nop
 800338a:	e7fd      	b.n	8003388 <HardFault_Handler+0x4>

0800338c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003390:	bf00      	nop
 8003392:	e7fd      	b.n	8003390 <MemManage_Handler+0x4>

08003394 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003398:	bf00      	nop
 800339a:	e7fd      	b.n	8003398 <BusFault_Handler+0x4>

0800339c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033a0:	bf00      	nop
 80033a2:	e7fd      	b.n	80033a0 <UsageFault_Handler+0x4>

080033a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033a8:	bf00      	nop
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80033b6:	2008      	movs	r0, #8
 80033b8:	f003 f9a0 	bl	80066fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80033bc:	bf00      	nop
 80033be:	bd80      	pop	{r7, pc}

080033c0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80033c4:	2010      	movs	r0, #16
 80033c6:	f003 f999 	bl	80066fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80033ca:	bf00      	nop
 80033cc:	bd80      	pop	{r7, pc}

080033ce <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80033d2:	2080      	movs	r0, #128	@ 0x80
 80033d4:	f003 f992 	bl	80066fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80033d8:	bf00      	nop
 80033da:	bd80      	pop	{r7, pc}

080033dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80033e0:	4802      	ldr	r0, [pc, #8]	@ (80033ec <TIM3_IRQHandler+0x10>)
 80033e2:	f005 fd6d 	bl	8008ec0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80033e6:	bf00      	nop
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	200019f0 	.word	0x200019f0

080033f0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80033f4:	4802      	ldr	r0, [pc, #8]	@ (8003400 <USART3_IRQHandler+0x10>)
 80033f6:	f006 f8b1 	bl	800955c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80033fa:	bf00      	nop
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	20001ac0 	.word	0x20001ac0

08003404 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003408:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800340c:	f003 f976 	bl	80066fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003410:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003414:	f003 f972 	bl	80066fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003418:	bf00      	nop
 800341a:	bd80      	pop	{r7, pc}

0800341c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003420:	4802      	ldr	r0, [pc, #8]	@ (800342c <SDIO_IRQHandler+0x10>)
 8003422:	f004 f8bd 	bl	80075a0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	20001854 	.word	0x20001854

08003430 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003434:	4802      	ldr	r0, [pc, #8]	@ (8003440 <TIM7_IRQHandler+0x10>)
 8003436:	f005 fd43 	bl	8008ec0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800343a:	bf00      	nop
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	20001a3c 	.word	0x20001a3c

08003444 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003448:	4802      	ldr	r0, [pc, #8]	@ (8003454 <DMA2_Stream0_IRQHandler+0x10>)
 800344a:	f001 fa81 	bl	8004950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800344e:	bf00      	nop
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	20000150 	.word	0x20000150

08003458 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800345c:	4802      	ldr	r0, [pc, #8]	@ (8003468 <DMA2_Stream3_IRQHandler+0x10>)
 800345e:	f001 fa77 	bl	8004950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003462:	bf00      	nop
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	200018d8 	.word	0x200018d8

0800346c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8003470:	4802      	ldr	r0, [pc, #8]	@ (800347c <ETH_IRQHandler+0x10>)
 8003472:	f002 f871 	bl	8005558 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	20006ac4 	.word	0x20006ac4

08003480 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003484:	4802      	ldr	r0, [pc, #8]	@ (8003490 <DMA2_Stream6_IRQHandler+0x10>)
 8003486:	f001 fa63 	bl	8004950 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	20001938 	.word	0x20001938

08003494 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  return 1;
 8003498:	2301      	movs	r3, #1
}
 800349a:	4618      	mov	r0, r3
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <_kill>:

int _kill(int pid, int sig)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80034ae:	4b05      	ldr	r3, [pc, #20]	@ (80034c4 <_kill+0x20>)
 80034b0:	2216      	movs	r2, #22
 80034b2:	601a      	str	r2, [r3, #0]
  return -1;
 80034b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	200133e8 	.word	0x200133e8

080034c8 <_exit>:

void _exit (int status)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80034d0:	f04f 31ff 	mov.w	r1, #4294967295
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f7ff ffe5 	bl	80034a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80034da:	bf00      	nop
 80034dc:	e7fd      	b.n	80034da <_exit+0x12>

080034de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b086      	sub	sp, #24
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	60f8      	str	r0, [r7, #12]
 80034e6:	60b9      	str	r1, [r7, #8]
 80034e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
 80034ee:	e00a      	b.n	8003506 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034f0:	f3af 8000 	nop.w
 80034f4:	4601      	mov	r1, r0
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	1c5a      	adds	r2, r3, #1
 80034fa:	60ba      	str	r2, [r7, #8]
 80034fc:	b2ca      	uxtb	r2, r1
 80034fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	3301      	adds	r3, #1
 8003504:	617b      	str	r3, [r7, #20]
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	429a      	cmp	r2, r3
 800350c:	dbf0      	blt.n	80034f0 <_read+0x12>
  }

  return len;
 800350e:	687b      	ldr	r3, [r7, #4]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003520:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003524:	4618      	mov	r0, r3
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003540:	605a      	str	r2, [r3, #4]
  return 0;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <_isatty>:

int _isatty(int file)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003558:	2301      	movs	r3, #1
}
 800355a:	4618      	mov	r0, r3
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003566:	b480      	push	{r7}
 8003568:	b085      	sub	sp, #20
 800356a:	af00      	add	r7, sp, #0
 800356c:	60f8      	str	r0, [r7, #12]
 800356e:	60b9      	str	r1, [r7, #8]
 8003570:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003580:	b480      	push	{r7}
 8003582:	b087      	sub	sp, #28
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003588:	4a14      	ldr	r2, [pc, #80]	@ (80035dc <_sbrk+0x5c>)
 800358a:	4b15      	ldr	r3, [pc, #84]	@ (80035e0 <_sbrk+0x60>)
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003594:	4b13      	ldr	r3, [pc, #76]	@ (80035e4 <_sbrk+0x64>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d102      	bne.n	80035a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800359c:	4b11      	ldr	r3, [pc, #68]	@ (80035e4 <_sbrk+0x64>)
 800359e:	4a12      	ldr	r2, [pc, #72]	@ (80035e8 <_sbrk+0x68>)
 80035a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035a2:	4b10      	ldr	r3, [pc, #64]	@ (80035e4 <_sbrk+0x64>)
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4413      	add	r3, r2
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d205      	bcs.n	80035bc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80035b0:	4b0e      	ldr	r3, [pc, #56]	@ (80035ec <_sbrk+0x6c>)
 80035b2:	220c      	movs	r2, #12
 80035b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035b6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ba:	e009      	b.n	80035d0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80035bc:	4b09      	ldr	r3, [pc, #36]	@ (80035e4 <_sbrk+0x64>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035c2:	4b08      	ldr	r3, [pc, #32]	@ (80035e4 <_sbrk+0x64>)
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4413      	add	r3, r2
 80035ca:	4a06      	ldr	r2, [pc, #24]	@ (80035e4 <_sbrk+0x64>)
 80035cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035ce:	68fb      	ldr	r3, [r7, #12]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	371c      	adds	r7, #28
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr
 80035dc:	20020000 	.word	0x20020000
 80035e0:	00000400 	.word	0x00000400
 80035e4:	20001a38 	.word	0x20001a38
 80035e8:	200133f8 	.word	0x200133f8
 80035ec:	200133e8 	.word	0x200133e8

080035f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035f4:	4b06      	ldr	r3, [pc, #24]	@ (8003610 <SystemInit+0x20>)
 80035f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035fa:	4a05      	ldr	r2, [pc, #20]	@ (8003610 <SystemInit+0x20>)
 80035fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003600:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003604:	bf00      	nop
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800361a:	463b      	mov	r3, r7
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003622:	4b15      	ldr	r3, [pc, #84]	@ (8003678 <MX_TIM7_Init+0x64>)
 8003624:	4a15      	ldr	r2, [pc, #84]	@ (800367c <MX_TIM7_Init+0x68>)
 8003626:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 8003628:	4b13      	ldr	r3, [pc, #76]	@ (8003678 <MX_TIM7_Init+0x64>)
 800362a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800362e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003630:	4b11      	ldr	r3, [pc, #68]	@ (8003678 <MX_TIM7_Init+0x64>)
 8003632:	2200      	movs	r2, #0
 8003634:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 8399;
 8003636:	4b10      	ldr	r3, [pc, #64]	@ (8003678 <MX_TIM7_Init+0x64>)
 8003638:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800363c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800363e:	4b0e      	ldr	r3, [pc, #56]	@ (8003678 <MX_TIM7_Init+0x64>)
 8003640:	2200      	movs	r2, #0
 8003642:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003644:	480c      	ldr	r0, [pc, #48]	@ (8003678 <MX_TIM7_Init+0x64>)
 8003646:	f005 fb7b 	bl	8008d40 <HAL_TIM_Base_Init>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d001      	beq.n	8003654 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003650:	f7ff fc56 	bl	8002f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003654:	2300      	movs	r3, #0
 8003656:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003658:	2300      	movs	r3, #0
 800365a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800365c:	463b      	mov	r3, r7
 800365e:	4619      	mov	r1, r3
 8003660:	4805      	ldr	r0, [pc, #20]	@ (8003678 <MX_TIM7_Init+0x64>)
 8003662:	f005 fdeb 	bl	800923c <HAL_TIMEx_MasterConfigSynchronization>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d001      	beq.n	8003670 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800366c:	f7ff fc48 	bl	8002f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003670:	bf00      	nop
 8003672:	3708      	adds	r7, #8
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}
 8003678:	20001a3c 	.word	0x20001a3c
 800367c:	40001400 	.word	0x40001400

08003680 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a0b      	ldr	r2, [pc, #44]	@ (80036bc <HAL_TIM_Base_MspInit+0x3c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d10d      	bne.n	80036ae <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003692:	2300      	movs	r3, #0
 8003694:	60fb      	str	r3, [r7, #12]
 8003696:	4b0a      	ldr	r3, [pc, #40]	@ (80036c0 <HAL_TIM_Base_MspInit+0x40>)
 8003698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369a:	4a09      	ldr	r2, [pc, #36]	@ (80036c0 <HAL_TIM_Base_MspInit+0x40>)
 800369c:	f043 0320 	orr.w	r3, r3, #32
 80036a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80036a2:	4b07      	ldr	r3, [pc, #28]	@ (80036c0 <HAL_TIM_Base_MspInit+0x40>)
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	f003 0320 	and.w	r3, r3, #32
 80036aa:	60fb      	str	r3, [r7, #12]
 80036ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80036ae:	bf00      	nop
 80036b0:	3714      	adds	r7, #20
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	40001400 	.word	0x40001400
 80036c0:	40023800 	.word	0x40023800

080036c4 <udp_ntp_receive_callback>:
__IO uint8_t ntp_time_updated = 0;


// =====   =====
void udp_ntp_receive_callback(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 80036c4:	b5b0      	push	{r4, r5, r7, lr}
 80036c6:	b08c      	sub	sp, #48	@ 0x30
 80036c8:	af04      	add	r7, sp, #16
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
 80036d0:	603b      	str	r3, [r7, #0]
    if (p->len >= NTP_PACKET_SIZE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	895b      	ldrh	r3, [r3, #10]
 80036d6:	2b2f      	cmp	r3, #47	@ 0x2f
 80036d8:	d938      	bls.n	800374c <udp_ntp_receive_callback+0x88>
    {
        uint32_t seconds;

        memcpy(&seconds, (uint8_t *)p->payload + 40, 4);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	3328      	adds	r3, #40	@ 0x28
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	61bb      	str	r3, [r7, #24]
        seconds = ntohl(seconds);
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f010 fffe 	bl	80146e8 <lwip_htonl>
 80036ec:	4603      	mov	r3, r0
 80036ee:	61bb      	str	r3, [r7, #24]

        if (seconds > NTP_UNIX_OFFSET)
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	4a1a      	ldr	r2, [pc, #104]	@ (800375c <udp_ntp_receive_callback+0x98>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d929      	bls.n	800374c <udp_ntp_receive_callback+0x88>
        {
            ntp_time_unix = seconds - NTP_UNIX_OFFSET;
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	4b19      	ldr	r3, [pc, #100]	@ (8003760 <udp_ntp_receive_callback+0x9c>)
 80036fc:	4413      	add	r3, r2
 80036fe:	4a19      	ldr	r2, [pc, #100]	@ (8003764 <udp_ntp_receive_callback+0xa0>)
 8003700:	6013      	str	r3, [r2, #0]

            // UNIX time ->   
            time_t rawtime = (time_t)ntp_time_unix;
 8003702:	4b18      	ldr	r3, [pc, #96]	@ (8003764 <udp_ntp_receive_callback+0xa0>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2200      	movs	r2, #0
 8003708:	461c      	mov	r4, r3
 800370a:	4615      	mov	r5, r2
 800370c:	e9c7 4504 	strd	r4, r5, [r7, #16]
            struct tm *timeinfo = gmtime(&rawtime);
 8003710:	f107 0310 	add.w	r3, r7, #16
 8003714:	4618      	mov	r0, r3
 8003716:	f01b fd97 	bl	801f248 <gmtime>
 800371a:	61f8      	str	r0, [r7, #28]

            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
                timeinfo->tm_year + 1900,
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	695b      	ldr	r3, [r3, #20]
            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
 8003720:	f203 706c 	addw	r0, r3, #1900	@ 0x76c
                timeinfo->tm_mon + 1,
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	691b      	ldr	r3, [r3, #16]
            printf("NTP Time: %04d-%02d-%02d %02d:%02d:%02d (UTC)\r\n",
 8003728:	1c5c      	adds	r4, r3, #1
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	68dd      	ldr	r5, [r3, #12]
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	69fa      	ldr	r2, [r7, #28]
 8003734:	6852      	ldr	r2, [r2, #4]
 8003736:	69f9      	ldr	r1, [r7, #28]
 8003738:	6809      	ldr	r1, [r1, #0]
 800373a:	9102      	str	r1, [sp, #8]
 800373c:	9201      	str	r2, [sp, #4]
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	462b      	mov	r3, r5
 8003742:	4622      	mov	r2, r4
 8003744:	4601      	mov	r1, r0
 8003746:	4808      	ldr	r0, [pc, #32]	@ (8003768 <udp_ntp_receive_callback+0xa4>)
 8003748:	f01b fb7a 	bl	801ee40 <iprintf>
                timeinfo->tm_min,
                timeinfo->tm_sec);
        }
    }

    pbuf_free(p);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f012 fba7 	bl	8015ea0 <pbuf_free>
}
 8003752:	bf00      	nop
 8003754:	3720      	adds	r7, #32
 8003756:	46bd      	mov	sp, r7
 8003758:	bdb0      	pop	{r4, r5, r7, pc}
 800375a:	bf00      	nop
 800375c:	83aa7e80 	.word	0x83aa7e80
 8003760:	7c558180 	.word	0x7c558180
 8003764:	20001abc 	.word	0x20001abc
 8003768:	0802052c 	.word	0x0802052c

0800376c <udp_ntp_send>:

// =====    =====
void udp_ntp_send(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
    struct pbuf *p;

    // NTP   
    memset(ntp_packet, 0, sizeof(ntp_packet));
 8003772:	2230      	movs	r2, #48	@ 0x30
 8003774:	2100      	movs	r1, #0
 8003776:	4811      	ldr	r0, [pc, #68]	@ (80037bc <udp_ntp_send+0x50>)
 8003778:	f01b fd2c 	bl	801f1d4 <memset>
    ntp_packet[0] = 0x1B; // LI=0, VN=3, Mode=3 (Client)
 800377c:	4b0f      	ldr	r3, [pc, #60]	@ (80037bc <udp_ntp_send+0x50>)
 800377e:	221b      	movs	r2, #27
 8003780:	701a      	strb	r2, [r3, #0]

    p = pbuf_alloc(PBUF_TRANSPORT, NTP_PACKET_SIZE, PBUF_POOL);
 8003782:	f44f 72c1 	mov.w	r2, #386	@ 0x182
 8003786:	2130      	movs	r1, #48	@ 0x30
 8003788:	2036      	movs	r0, #54	@ 0x36
 800378a:	f012 f8a5 	bl	80158d8 <pbuf_alloc>
 800378e:	6078      	str	r0, [r7, #4]
    if (p != NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d00d      	beq.n	80037b2 <udp_ntp_send+0x46>
    {
        pbuf_take(p, ntp_packet, NTP_PACKET_SIZE);
 8003796:	2230      	movs	r2, #48	@ 0x30
 8003798:	4908      	ldr	r1, [pc, #32]	@ (80037bc <udp_ntp_send+0x50>)
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f012 fdf8 	bl	8016390 <pbuf_take>
        udp_send(ntp_pcb, p);
 80037a0:	4b07      	ldr	r3, [pc, #28]	@ (80037c0 <udp_ntp_send+0x54>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f018 fb4a 	bl	801be40 <udp_send>
        pbuf_free(p);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f012 fb77 	bl	8015ea0 <pbuf_free>
    }
}
 80037b2:	bf00      	nop
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	20001a8c 	.word	0x20001a8c
 80037c0:	20001a84 	.word	0x20001a84

080037c4 <udp_ntp_client_init>:

// ===== NTP      =====
void udp_ntp_client_init(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
    ntp_pcb = udp_new();
 80037c8:	f018 fe3a 	bl	801c440 <udp_new>
 80037cc:	4603      	mov	r3, r0
 80037ce:	4a0f      	ldr	r2, [pc, #60]	@ (800380c <udp_ntp_client_init+0x48>)
 80037d0:	6013      	str	r3, [r2, #0]
    if (ntp_pcb == NULL)
 80037d2:	4b0e      	ldr	r3, [pc, #56]	@ (800380c <udp_ntp_client_init+0x48>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d103      	bne.n	80037e2 <udp_ntp_client_init+0x1e>
    {
        printf("Failed to create UDP PCB\r\n");
 80037da:	480d      	ldr	r0, [pc, #52]	@ (8003810 <udp_ntp_client_init+0x4c>)
 80037dc:	f01b fb98 	bl	801ef10 <puts>
        return;
 80037e0:	e012      	b.n	8003808 <udp_ntp_client_init+0x44>
    }

    // NTP  IP  (: time.google.com = 216.239.35.0)
    IP4_ADDR(&ntp_server_ip, 216, 239, 35, 0);
 80037e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003814 <udp_ntp_client_init+0x50>)
 80037e4:	4a0c      	ldr	r2, [pc, #48]	@ (8003818 <udp_ntp_client_init+0x54>)
 80037e6:	601a      	str	r2, [r3, #0]

    udp_connect(ntp_pcb, &ntp_server_ip, NTP_PORT);
 80037e8:	4b08      	ldr	r3, [pc, #32]	@ (800380c <udp_ntp_client_init+0x48>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	227b      	movs	r2, #123	@ 0x7b
 80037ee:	4909      	ldr	r1, [pc, #36]	@ (8003814 <udp_ntp_client_init+0x50>)
 80037f0:	4618      	mov	r0, r3
 80037f2:	f018 fd97 	bl	801c324 <udp_connect>
    udp_recv(ntp_pcb, udp_ntp_receive_callback, NULL);
 80037f6:	4b05      	ldr	r3, [pc, #20]	@ (800380c <udp_ntp_client_init+0x48>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2200      	movs	r2, #0
 80037fc:	4907      	ldr	r1, [pc, #28]	@ (800381c <udp_ntp_client_init+0x58>)
 80037fe:	4618      	mov	r0, r3
 8003800:	f018 fdfe 	bl	801c400 <udp_recv>

    udp_ntp_send();  //  
 8003804:	f7ff ffb2 	bl	800376c <udp_ntp_send>
}
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	20001a84 	.word	0x20001a84
 8003810:	0802055c 	.word	0x0802055c
 8003814:	20001a88 	.word	0x20001a88
 8003818:	0023efd8 	.word	0x0023efd8
 800381c:	080036c5 	.word	0x080036c5

08003820 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003824:	4b11      	ldr	r3, [pc, #68]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 8003826:	4a12      	ldr	r2, [pc, #72]	@ (8003870 <MX_USART3_UART_Init+0x50>)
 8003828:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800382a:	4b10      	ldr	r3, [pc, #64]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 800382c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003830:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003832:	4b0e      	ldr	r3, [pc, #56]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 8003834:	2200      	movs	r2, #0
 8003836:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003838:	4b0c      	ldr	r3, [pc, #48]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 800383a:	2200      	movs	r2, #0
 800383c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800383e:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 8003840:	2200      	movs	r2, #0
 8003842:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003844:	4b09      	ldr	r3, [pc, #36]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 8003846:	220c      	movs	r2, #12
 8003848:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800384a:	4b08      	ldr	r3, [pc, #32]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 800384c:	2200      	movs	r2, #0
 800384e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003850:	4b06      	ldr	r3, [pc, #24]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 8003852:	2200      	movs	r2, #0
 8003854:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003856:	4805      	ldr	r0, [pc, #20]	@ (800386c <MX_USART3_UART_Init+0x4c>)
 8003858:	f005 fd80 	bl	800935c <HAL_UART_Init>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003862:	f7ff fb4d 	bl	8002f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003866:	bf00      	nop
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20001ac0 	.word	0x20001ac0
 8003870:	40004800 	.word	0x40004800

08003874 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08a      	sub	sp, #40	@ 0x28
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800387c:	f107 0314 	add.w	r3, r7, #20
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]
 8003884:	605a      	str	r2, [r3, #4]
 8003886:	609a      	str	r2, [r3, #8]
 8003888:	60da      	str	r2, [r3, #12]
 800388a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a19      	ldr	r2, [pc, #100]	@ (80038f8 <HAL_UART_MspInit+0x84>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d12c      	bne.n	80038f0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003896:	2300      	movs	r3, #0
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	4b18      	ldr	r3, [pc, #96]	@ (80038fc <HAL_UART_MspInit+0x88>)
 800389c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389e:	4a17      	ldr	r2, [pc, #92]	@ (80038fc <HAL_UART_MspInit+0x88>)
 80038a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80038a6:	4b15      	ldr	r3, [pc, #84]	@ (80038fc <HAL_UART_MspInit+0x88>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038ae:	613b      	str	r3, [r7, #16]
 80038b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
 80038b6:	4b11      	ldr	r3, [pc, #68]	@ (80038fc <HAL_UART_MspInit+0x88>)
 80038b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ba:	4a10      	ldr	r2, [pc, #64]	@ (80038fc <HAL_UART_MspInit+0x88>)
 80038bc:	f043 0308 	orr.w	r3, r3, #8
 80038c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80038c2:	4b0e      	ldr	r3, [pc, #56]	@ (80038fc <HAL_UART_MspInit+0x88>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80038ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80038d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038d4:	2302      	movs	r3, #2
 80038d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d8:	2300      	movs	r3, #0
 80038da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038dc:	2303      	movs	r3, #3
 80038de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80038e0:	2307      	movs	r3, #7
 80038e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038e4:	f107 0314 	add.w	r3, r7, #20
 80038e8:	4619      	mov	r1, r3
 80038ea:	4805      	ldr	r0, [pc, #20]	@ (8003900 <HAL_UART_MspInit+0x8c>)
 80038ec:	f002 fd1e 	bl	800632c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80038f0:	bf00      	nop
 80038f2:	3728      	adds	r7, #40	@ 0x28
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40004800 	.word	0x40004800
 80038fc:	40023800 	.word	0x40023800
 8003900:	40020c00 	.word	0x40020c00

08003904 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003904:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800393c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003908:	f7ff fe72 	bl	80035f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800390c:	480c      	ldr	r0, [pc, #48]	@ (8003940 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800390e:	490d      	ldr	r1, [pc, #52]	@ (8003944 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003910:	4a0d      	ldr	r2, [pc, #52]	@ (8003948 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003912:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003914:	e002      	b.n	800391c <LoopCopyDataInit>

08003916 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003916:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003918:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800391a:	3304      	adds	r3, #4

0800391c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800391c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800391e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003920:	d3f9      	bcc.n	8003916 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003922:	4a0a      	ldr	r2, [pc, #40]	@ (800394c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003924:	4c0a      	ldr	r4, [pc, #40]	@ (8003950 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003926:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003928:	e001      	b.n	800392e <LoopFillZerobss>

0800392a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800392a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800392c:	3204      	adds	r2, #4

0800392e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800392e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003930:	d3fb      	bcc.n	800392a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003932:	f01b fdf1 	bl	801f518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003936:	f7ff f991 	bl	8002c5c <main>
  bx  lr    
 800393a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800393c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003940:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003944:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8003948:	08023a80 	.word	0x08023a80
  ldr r2, =_sbss
 800394c:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8003950:	200133f8 	.word	0x200133f8

08003954 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003954:	e7fe      	b.n	8003954 <ADC_IRQHandler>

08003956 <DP83848_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ERROR if missing mandatory function
  */
int32_t  DP83848_RegisterBusIO(dp83848_Object_t *pObj, dp83848_IOCtx_t *ioctx)
{
 8003956:	b480      	push	{r7}
 8003958:	b083      	sub	sp, #12
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
 800395e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00b      	beq.n	800397e <DP83848_RegisterBusIO+0x28>
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d007      	beq.n	800397e <DP83848_RegisterBusIO+0x28>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <DP83848_RegisterBusIO+0x28>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d102      	bne.n	8003984 <DP83848_RegisterBusIO+0x2e>
  {
    return DP83848_STATUS_ERROR;
 800397e:	f04f 33ff 	mov.w	r3, #4294967295
 8003982:	e014      	b.n	80039ae <DP83848_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685a      	ldr	r2, [r3, #4]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	68da      	ldr	r2, [r3, #12]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	691a      	ldr	r2, [r3, #16]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	619a      	str	r2, [r3, #24]

  return DP83848_STATUS_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <DP83848_Init>:
  * @retval DP83848_STATUS_OK  if OK
  *         DP83848_STATUS_ADDRESS_ERROR if cannot find device address
  *         DP83848_STATUS_READ_ERROR if connot read register
  */
 int32_t DP83848_Init(dp83848_Object_t *pObj)
 {
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b086      	sub	sp, #24
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	2300      	movs	r3, #0
 80039c8:	617b      	str	r3, [r7, #20]
   int32_t status = DP83848_STATUS_OK;
 80039ca:	2300      	movs	r3, #0
 80039cc:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d139      	bne.n	8003a4a <DP83848_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d002      	beq.n	80039e4 <DP83848_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = DP83848_MAX_DEV_ADDR + 1;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2220      	movs	r2, #32
 80039e8:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]
 80039ee:	e01c      	b.n	8003a2a <DP83848_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, DP83848_SMR, &regvalue) < 0)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	f107 020c 	add.w	r2, r7, #12
 80039f8:	2119      	movs	r1, #25
 80039fa:	6978      	ldr	r0, [r7, #20]
 80039fc:	4798      	blx	r3
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	da03      	bge.n	8003a0c <DP83848_Init+0x52>
       {
         status = DP83848_STATUS_READ_ERROR;
 8003a04:	f06f 0304 	mvn.w	r3, #4
 8003a08:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8003a0a:	e00b      	b.n	8003a24 <DP83848_Init+0x6a>
       }

       if((regvalue & DP83848_SMR_PHY_ADDR) == addr)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f003 031f 	and.w	r3, r3, #31
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d105      	bne.n	8003a24 <DP83848_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	601a      	str	r2, [r3, #0]
         status = DP83848_STATUS_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	613b      	str	r3, [r7, #16]
         break;
 8003a22:	e005      	b.n	8003a30 <DP83848_Init+0x76>
     for(addr = 0; addr <= DP83848_MAX_DEV_ADDR; addr ++)
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	3301      	adds	r3, #1
 8003a28:	617b      	str	r3, [r7, #20]
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	2b1f      	cmp	r3, #31
 8003a2e:	d9df      	bls.n	80039f0 <DP83848_Init+0x36>
       }
     }

     if(pObj->DevAddr > DP83848_MAX_DEV_ADDR)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2b1f      	cmp	r3, #31
 8003a36:	d902      	bls.n	8003a3e <DP83848_Init+0x84>
     {
       status = DP83848_STATUS_ADDRESS_ERROR;
 8003a38:	f06f 0302 	mvn.w	r3, #2
 8003a3c:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == DP83848_STATUS_OK)
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d102      	bne.n	8003a4a <DP83848_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8003a4a:	693b      	ldr	r3, [r7, #16]
 }
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <DP83848_GetLinkState>:
  *         DP83848_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         DP83848_STATUS_READ_ERROR if connot read register
  *         DP83848_STATUS_WRITE_ERROR if connot write to register
  */
int32_t DP83848_GetLinkState(dp83848_Object_t *pObj)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	687a      	ldr	r2, [r7, #4]
 8003a66:	6810      	ldr	r0, [r2, #0]
 8003a68:	f107 020c 	add.w	r2, r7, #12
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	4798      	blx	r3
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	da02      	bge.n	8003a7c <DP83848_GetLinkState+0x28>
  {
    return DP83848_STATUS_READ_ERROR;
 8003a76:	f06f 0304 	mvn.w	r3, #4
 8003a7a:	e06e      	b.n	8003b5a <DP83848_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BSR, &readval) < 0)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6810      	ldr	r0, [r2, #0]
 8003a84:	f107 020c 	add.w	r2, r7, #12
 8003a88:	2101      	movs	r1, #1
 8003a8a:	4798      	blx	r3
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	da02      	bge.n	8003a98 <DP83848_GetLinkState+0x44>
  {
    return DP83848_STATUS_READ_ERROR;
 8003a92:	f06f 0304 	mvn.w	r3, #4
 8003a96:	e060      	b.n	8003b5a <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BSR_LINK_STATUS) == 0)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <DP83848_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return DP83848_STATUS_LINK_DOWN;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e059      	b.n	8003b5a <DP83848_GetLinkState+0x106>
  }

  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_BCR, &readval) < 0)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	6810      	ldr	r0, [r2, #0]
 8003aae:	f107 020c 	add.w	r2, r7, #12
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	4798      	blx	r3
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	da02      	bge.n	8003ac2 <DP83848_GetLinkState+0x6e>
  {
    return DP83848_STATUS_READ_ERROR;
 8003abc:	f06f 0304 	mvn.w	r3, #4
 8003ac0:	e04b      	b.n	8003b5a <DP83848_GetLinkState+0x106>
  }

  if((readval & DP83848_BCR_AUTONEGO_EN) != DP83848_BCR_AUTONEGO_EN)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d11b      	bne.n	8003b04 <DP83848_GetLinkState+0xb0>
  {
    if(((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT) && ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE))
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d006      	beq.n	8003ae4 <DP83848_GetLinkState+0x90>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <DP83848_GetLinkState+0x90>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e03a      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_SPEED_SELECT) == DP83848_BCR_SPEED_SELECT)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <DP83848_GetLinkState+0x9e>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e033      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_BCR_DUPLEX_MODE) == DP83848_BCR_DUPLEX_MODE)
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <DP83848_GetLinkState+0xac>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 8003afc:	2304      	movs	r3, #4
 8003afe:	e02c      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 8003b00:	2305      	movs	r3, #5
 8003b02:	e02a      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, DP83848_PHYSCSR, &readval) < 0)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6810      	ldr	r0, [r2, #0]
 8003b0c:	f107 020c 	add.w	r2, r7, #12
 8003b10:	2110      	movs	r1, #16
 8003b12:	4798      	blx	r3
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	da02      	bge.n	8003b20 <DP83848_GetLinkState+0xcc>
    {
      return DP83848_STATUS_READ_ERROR;
 8003b1a:	f06f 0304 	mvn.w	r3, #4
 8003b1e:	e01c      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & DP83848_PHYSCSR_AUTONEGO_DONE) == 0)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f003 0310 	and.w	r3, r3, #16
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <DP83848_GetLinkState+0xda>
    {
      return DP83848_STATUS_AUTONEGO_NOTDONE;
 8003b2a:	2306      	movs	r3, #6
 8003b2c:	e015      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }

    if((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_FD)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f003 0306 	and.w	r3, r3, #6
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d101      	bne.n	8003b3c <DP83848_GetLinkState+0xe8>
    {
      return DP83848_STATUS_100MBITS_FULLDUPLEX;
 8003b38:	2302      	movs	r3, #2
 8003b3a:	e00e      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_100BTX_HD)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f003 0306 	and.w	r3, r3, #6
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <DP83848_GetLinkState+0xf6>
    {
      return DP83848_STATUS_100MBITS_HALFDUPLEX;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e007      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }
    else if ((readval & DP83848_PHYSCSR_HCDSPEEDMASK) == DP83848_PHYSCSR_10BT_FD)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f003 0306 	and.w	r3, r3, #6
 8003b50:	2b06      	cmp	r3, #6
 8003b52:	d101      	bne.n	8003b58 <DP83848_GetLinkState+0x104>
    {
      return DP83848_STATUS_10MBITS_FULLDUPLEX;
 8003b54:	2304      	movs	r3, #4
 8003b56:	e000      	b.n	8003b5a <DP83848_GetLinkState+0x106>
    }
    else
    {
      return DP83848_STATUS_10MBITS_HALFDUPLEX;
 8003b58:	2305      	movs	r3, #5
    }
  }
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
	...

08003b64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b68:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba4 <HAL_Init+0x40>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8003ba4 <HAL_Init+0x40>)
 8003b6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b74:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba4 <HAL_Init+0x40>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba4 <HAL_Init+0x40>)
 8003b7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b80:	4b08      	ldr	r3, [pc, #32]	@ (8003ba4 <HAL_Init+0x40>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a07      	ldr	r2, [pc, #28]	@ (8003ba4 <HAL_Init+0x40>)
 8003b86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b8c:	2003      	movs	r0, #3
 8003b8e:	f000 fd12 	bl	80045b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b92:	200f      	movs	r0, #15
 8003b94:	f7ff fb76 	bl	8003284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b98:	f7ff fb48 	bl	800322c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b9c:	2300      	movs	r3, #0
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	40023c00 	.word	0x40023c00

08003ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bac:	4b06      	ldr	r3, [pc, #24]	@ (8003bc8 <HAL_IncTick+0x20>)
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	4b06      	ldr	r3, [pc, #24]	@ (8003bcc <HAL_IncTick+0x24>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	4a04      	ldr	r2, [pc, #16]	@ (8003bcc <HAL_IncTick+0x24>)
 8003bba:	6013      	str	r3, [r2, #0]
}
 8003bbc:	bf00      	nop
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	20000010 	.word	0x20000010
 8003bcc:	20001b08 	.word	0x20001b08

08003bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8003bd4:	4b03      	ldr	r3, [pc, #12]	@ (8003be4 <HAL_GetTick+0x14>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	20001b08 	.word	0x20001b08

08003be8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bf0:	f7ff ffee 	bl	8003bd0 <HAL_GetTick>
 8003bf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c00:	d005      	beq.n	8003c0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c02:	4b0a      	ldr	r3, [pc, #40]	@ (8003c2c <HAL_Delay+0x44>)
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c0e:	bf00      	nop
 8003c10:	f7ff ffde 	bl	8003bd0 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d8f7      	bhi.n	8003c10 <HAL_Delay+0x28>
  {
  }
}
 8003c20:	bf00      	nop
 8003c22:	bf00      	nop
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	20000010 	.word	0x20000010

08003c30 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e033      	b.n	8003cae <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d109      	bne.n	8003c62 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7fd ff38 	bl	8001ac4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c66:	f003 0310 	and.w	r3, r3, #16
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d118      	bne.n	8003ca0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c72:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003c76:	f023 0302 	bic.w	r3, r3, #2
 8003c7a:	f043 0202 	orr.w	r2, r3, #2
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fa6c 	bl	8004160 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	f023 0303 	bic.w	r3, r3, #3
 8003c96:	f043 0201 	orr.w	r2, r3, #1
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c9e:	e001      	b.n	8003ca4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b088      	sub	sp, #32
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d101      	bne.n	8003cda <HAL_ADC_Start_DMA+0x22>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e0eb      	b.n	8003eb2 <HAL_ADC_Start_DMA+0x1fa>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d018      	beq.n	8003d22 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689a      	ldr	r2, [r3, #8]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003d00:	4b6e      	ldr	r3, [pc, #440]	@ (8003ebc <HAL_ADC_Start_DMA+0x204>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a6e      	ldr	r2, [pc, #440]	@ (8003ec0 <HAL_ADC_Start_DMA+0x208>)
 8003d06:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0a:	0c9a      	lsrs	r2, r3, #18
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	4413      	add	r3, r2
 8003d12:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003d14:	e002      	b.n	8003d1c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f9      	bne.n	8003d16 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d30:	d107      	bne.n	8003d42 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689a      	ldr	r2, [r3, #8]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d40:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	f040 80a3 	bne.w	8003e98 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d56:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003d5a:	f023 0301 	bic.w	r3, r3, #1
 8003d5e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d007      	beq.n	8003d84 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003d7c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d90:	d106      	bne.n	8003da0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d96:	f023 0206 	bic.w	r2, r3, #6
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	645a      	str	r2, [r3, #68]	@ 0x44
 8003d9e:	e002      	b.n	8003da6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003dae:	4b45      	ldr	r3, [pc, #276]	@ (8003ec4 <HAL_ADC_Start_DMA+0x20c>)
 8003db0:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db6:	4a44      	ldr	r2, [pc, #272]	@ (8003ec8 <HAL_ADC_Start_DMA+0x210>)
 8003db8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dbe:	4a43      	ldr	r2, [pc, #268]	@ (8003ecc <HAL_ADC_Start_DMA+0x214>)
 8003dc0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc6:	4a42      	ldr	r2, [pc, #264]	@ (8003ed0 <HAL_ADC_Start_DMA+0x218>)
 8003dc8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003dd2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8003de2:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	689a      	ldr	r2, [r3, #8]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003df2:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	334c      	adds	r3, #76	@ 0x4c
 8003dfe:	4619      	mov	r1, r3
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f000 fcba 	bl	800477c <HAL_DMA_Start_IT>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f003 031f 	and.w	r3, r3, #31
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d12a      	bne.n	8003e6e <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a2d      	ldr	r2, [pc, #180]	@ (8003ed4 <HAL_ADC_Start_DMA+0x21c>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d015      	beq.n	8003e4e <HAL_ADC_Start_DMA+0x196>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a2c      	ldr	r2, [pc, #176]	@ (8003ed8 <HAL_ADC_Start_DMA+0x220>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d105      	bne.n	8003e38 <HAL_ADC_Start_DMA+0x180>
 8003e2c:	4b25      	ldr	r3, [pc, #148]	@ (8003ec4 <HAL_ADC_Start_DMA+0x20c>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00a      	beq.n	8003e4e <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a27      	ldr	r2, [pc, #156]	@ (8003edc <HAL_ADC_Start_DMA+0x224>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d136      	bne.n	8003eb0 <HAL_ADC_Start_DMA+0x1f8>
 8003e42:	4b20      	ldr	r3, [pc, #128]	@ (8003ec4 <HAL_ADC_Start_DMA+0x20c>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 0310 	and.w	r3, r3, #16
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d130      	bne.n	8003eb0 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d129      	bne.n	8003eb0 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003e6a:	609a      	str	r2, [r3, #8]
 8003e6c:	e020      	b.n	8003eb0 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a18      	ldr	r2, [pc, #96]	@ (8003ed4 <HAL_ADC_Start_DMA+0x21c>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d11b      	bne.n	8003eb0 <HAL_ADC_Start_DMA+0x1f8>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d114      	bne.n	8003eb0 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	689a      	ldr	r2, [r3, #8]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003e94:	609a      	str	r2, [r3, #8]
 8003e96:	e00b      	b.n	8003eb0 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9c:	f043 0210 	orr.w	r2, r3, #16
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea8:	f043 0201 	orr.w	r2, r3, #1
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8003eb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3720      	adds	r7, #32
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	20000008 	.word	0x20000008
 8003ec0:	431bde83 	.word	0x431bde83
 8003ec4:	40012300 	.word	0x40012300
 8003ec8:	08004359 	.word	0x08004359
 8003ecc:	08004413 	.word	0x08004413
 8003ed0:	0800442f 	.word	0x0800442f
 8003ed4:	40012000 	.word	0x40012000
 8003ed8:	40012100 	.word	0x40012100
 8003edc:	40012200 	.word	0x40012200

08003ee0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003ee8:	bf00      	nop
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d101      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x1c>
 8003f34:	2302      	movs	r3, #2
 8003f36:	e105      	b.n	8004144 <HAL_ADC_ConfigChannel+0x228>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2b09      	cmp	r3, #9
 8003f46:	d925      	bls.n	8003f94 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	68d9      	ldr	r1, [r3, #12]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	461a      	mov	r2, r3
 8003f56:	4613      	mov	r3, r2
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	4413      	add	r3, r2
 8003f5c:	3b1e      	subs	r3, #30
 8003f5e:	2207      	movs	r2, #7
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	43da      	mvns	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	400a      	ands	r2, r1
 8003f6c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68d9      	ldr	r1, [r3, #12]
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	689a      	ldr	r2, [r3, #8]
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	4618      	mov	r0, r3
 8003f80:	4603      	mov	r3, r0
 8003f82:	005b      	lsls	r3, r3, #1
 8003f84:	4403      	add	r3, r0
 8003f86:	3b1e      	subs	r3, #30
 8003f88:	409a      	lsls	r2, r3
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	430a      	orrs	r2, r1
 8003f90:	60da      	str	r2, [r3, #12]
 8003f92:	e022      	b.n	8003fda <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	6919      	ldr	r1, [r3, #16]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	4413      	add	r3, r2
 8003fa8:	2207      	movs	r2, #7
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	43da      	mvns	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	400a      	ands	r2, r1
 8003fb6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6919      	ldr	r1, [r3, #16]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	689a      	ldr	r2, [r3, #8]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	4618      	mov	r0, r3
 8003fca:	4603      	mov	r3, r0
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	4403      	add	r3, r0
 8003fd0:	409a      	lsls	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2b06      	cmp	r3, #6
 8003fe0:	d824      	bhi.n	800402c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	4613      	mov	r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	4413      	add	r3, r2
 8003ff2:	3b05      	subs	r3, #5
 8003ff4:	221f      	movs	r2, #31
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	43da      	mvns	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	400a      	ands	r2, r1
 8004002:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	b29b      	uxth	r3, r3
 8004010:	4618      	mov	r0, r3
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	4413      	add	r3, r2
 800401c:	3b05      	subs	r3, #5
 800401e:	fa00 f203 	lsl.w	r2, r0, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	430a      	orrs	r2, r1
 8004028:	635a      	str	r2, [r3, #52]	@ 0x34
 800402a:	e04c      	b.n	80040c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b0c      	cmp	r3, #12
 8004032:	d824      	bhi.n	800407e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685a      	ldr	r2, [r3, #4]
 800403e:	4613      	mov	r3, r2
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	4413      	add	r3, r2
 8004044:	3b23      	subs	r3, #35	@ 0x23
 8004046:	221f      	movs	r2, #31
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	43da      	mvns	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	400a      	ands	r2, r1
 8004054:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	b29b      	uxth	r3, r3
 8004062:	4618      	mov	r0, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	4613      	mov	r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4413      	add	r3, r2
 800406e:	3b23      	subs	r3, #35	@ 0x23
 8004070:	fa00 f203 	lsl.w	r2, r0, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	430a      	orrs	r2, r1
 800407a:	631a      	str	r2, [r3, #48]	@ 0x30
 800407c:	e023      	b.n	80040c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	4613      	mov	r3, r2
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	4413      	add	r3, r2
 800408e:	3b41      	subs	r3, #65	@ 0x41
 8004090:	221f      	movs	r2, #31
 8004092:	fa02 f303 	lsl.w	r3, r2, r3
 8004096:	43da      	mvns	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	400a      	ands	r2, r1
 800409e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	4618      	mov	r0, r3
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	4613      	mov	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	4413      	add	r3, r2
 80040b8:	3b41      	subs	r3, #65	@ 0x41
 80040ba:	fa00 f203 	lsl.w	r2, r0, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80040c6:	4b22      	ldr	r3, [pc, #136]	@ (8004150 <HAL_ADC_ConfigChannel+0x234>)
 80040c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a21      	ldr	r2, [pc, #132]	@ (8004154 <HAL_ADC_ConfigChannel+0x238>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d109      	bne.n	80040e8 <HAL_ADC_ConfigChannel+0x1cc>
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2b12      	cmp	r3, #18
 80040da:	d105      	bne.n	80040e8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a19      	ldr	r2, [pc, #100]	@ (8004154 <HAL_ADC_ConfigChannel+0x238>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d123      	bne.n	800413a <HAL_ADC_ConfigChannel+0x21e>
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2b10      	cmp	r3, #16
 80040f8:	d003      	beq.n	8004102 <HAL_ADC_ConfigChannel+0x1e6>
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2b11      	cmp	r3, #17
 8004100:	d11b      	bne.n	800413a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2b10      	cmp	r3, #16
 8004114:	d111      	bne.n	800413a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004116:	4b10      	ldr	r3, [pc, #64]	@ (8004158 <HAL_ADC_ConfigChannel+0x23c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a10      	ldr	r2, [pc, #64]	@ (800415c <HAL_ADC_ConfigChannel+0x240>)
 800411c:	fba2 2303 	umull	r2, r3, r2, r3
 8004120:	0c9a      	lsrs	r2, r3, #18
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800412c:	e002      	b.n	8004134 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	3b01      	subs	r3, #1
 8004132:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1f9      	bne.n	800412e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	40012300 	.word	0x40012300
 8004154:	40012000 	.word	0x40012000
 8004158:	20000008 	.word	0x20000008
 800415c:	431bde83 	.word	0x431bde83

08004160 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004168:	4b79      	ldr	r3, [pc, #484]	@ (8004350 <ADC_Init+0x1f0>)
 800416a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	431a      	orrs	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685a      	ldr	r2, [r3, #4]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004194:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6859      	ldr	r1, [r3, #4]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	021a      	lsls	r2, r3, #8
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685a      	ldr	r2, [r3, #4]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80041b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6859      	ldr	r1, [r3, #4]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	689a      	ldr	r2, [r3, #8]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689a      	ldr	r2, [r3, #8]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6899      	ldr	r1, [r3, #8]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	68da      	ldr	r2, [r3, #12]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f2:	4a58      	ldr	r2, [pc, #352]	@ (8004354 <ADC_Init+0x1f4>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d022      	beq.n	800423e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	689a      	ldr	r2, [r3, #8]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004206:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	6899      	ldr	r1, [r3, #8]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	430a      	orrs	r2, r1
 8004218:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	689a      	ldr	r2, [r3, #8]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004228:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6899      	ldr	r1, [r3, #8]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	430a      	orrs	r2, r1
 800423a:	609a      	str	r2, [r3, #8]
 800423c:	e00f      	b.n	800425e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800424c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689a      	ldr	r2, [r3, #8]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800425c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689a      	ldr	r2, [r3, #8]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0202 	bic.w	r2, r2, #2
 800426c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6899      	ldr	r1, [r3, #8]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	7e1b      	ldrb	r3, [r3, #24]
 8004278:	005a      	lsls	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d01b      	beq.n	80042c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800429a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80042aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6859      	ldr	r1, [r3, #4]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b6:	3b01      	subs	r3, #1
 80042b8:	035a      	lsls	r2, r3, #13
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	605a      	str	r2, [r3, #4]
 80042c2:	e007      	b.n	80042d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685a      	ldr	r2, [r3, #4]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042d2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80042e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	3b01      	subs	r3, #1
 80042f0:	051a      	lsls	r2, r3, #20
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689a      	ldr	r2, [r3, #8]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004308:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	6899      	ldr	r1, [r3, #8]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004316:	025a      	lsls	r2, r3, #9
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	430a      	orrs	r2, r1
 800431e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689a      	ldr	r2, [r3, #8]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800432e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6899      	ldr	r1, [r3, #8]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	029a      	lsls	r2, r3, #10
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	430a      	orrs	r2, r1
 8004342:	609a      	str	r2, [r3, #8]
}
 8004344:	bf00      	nop
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	40012300 	.word	0x40012300
 8004354:	0f000001 	.word	0x0f000001

08004358 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004364:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800436e:	2b00      	cmp	r3, #0
 8004370:	d13c      	bne.n	80043ec <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004376:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d12b      	bne.n	80043e4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004390:	2b00      	cmp	r3, #0
 8004392:	d127      	bne.n	80043e4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d006      	beq.n	80043b0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d119      	bne.n	80043e4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	685a      	ldr	r2, [r3, #4]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f022 0220 	bic.w	r2, r2, #32
 80043be:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d105      	bne.n	80043e4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043dc:	f043 0201 	orr.w	r2, r3, #1
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f7ff fd7b 	bl	8003ee0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80043ea:	e00e      	b.n	800440a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f0:	f003 0310 	and.w	r3, r3, #16
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f7ff fd85 	bl	8003f08 <HAL_ADC_ErrorCallback>
}
 80043fe:	e004      	b.n	800440a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	4798      	blx	r3
}
 800440a:	bf00      	nop
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}

08004412 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	b084      	sub	sp, #16
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800441e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f7ff fd67 	bl	8003ef4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004426:	bf00      	nop
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	b084      	sub	sp, #16
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2240      	movs	r2, #64	@ 0x40
 8004440:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004446:	f043 0204 	orr.w	r2, r3, #4
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f7ff fd5a 	bl	8003f08 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004454:	bf00      	nop
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800446c:	4b0c      	ldr	r3, [pc, #48]	@ (80044a0 <__NVIC_SetPriorityGrouping+0x44>)
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004472:	68ba      	ldr	r2, [r7, #8]
 8004474:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004478:	4013      	ands	r3, r2
 800447a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004484:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800448c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800448e:	4a04      	ldr	r2, [pc, #16]	@ (80044a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	60d3      	str	r3, [r2, #12]
}
 8004494:	bf00      	nop
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	e000ed00 	.word	0xe000ed00

080044a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044a8:	4b04      	ldr	r3, [pc, #16]	@ (80044bc <__NVIC_GetPriorityGrouping+0x18>)
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	0a1b      	lsrs	r3, r3, #8
 80044ae:	f003 0307 	and.w	r3, r3, #7
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	e000ed00 	.word	0xe000ed00

080044c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	4603      	mov	r3, r0
 80044c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	db0b      	blt.n	80044ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044d2:	79fb      	ldrb	r3, [r7, #7]
 80044d4:	f003 021f 	and.w	r2, r3, #31
 80044d8:	4907      	ldr	r1, [pc, #28]	@ (80044f8 <__NVIC_EnableIRQ+0x38>)
 80044da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044de:	095b      	lsrs	r3, r3, #5
 80044e0:	2001      	movs	r0, #1
 80044e2:	fa00 f202 	lsl.w	r2, r0, r2
 80044e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	e000e100 	.word	0xe000e100

080044fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	4603      	mov	r3, r0
 8004504:	6039      	str	r1, [r7, #0]
 8004506:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450c:	2b00      	cmp	r3, #0
 800450e:	db0a      	blt.n	8004526 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	b2da      	uxtb	r2, r3
 8004514:	490c      	ldr	r1, [pc, #48]	@ (8004548 <__NVIC_SetPriority+0x4c>)
 8004516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451a:	0112      	lsls	r2, r2, #4
 800451c:	b2d2      	uxtb	r2, r2
 800451e:	440b      	add	r3, r1
 8004520:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004524:	e00a      	b.n	800453c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	b2da      	uxtb	r2, r3
 800452a:	4908      	ldr	r1, [pc, #32]	@ (800454c <__NVIC_SetPriority+0x50>)
 800452c:	79fb      	ldrb	r3, [r7, #7]
 800452e:	f003 030f 	and.w	r3, r3, #15
 8004532:	3b04      	subs	r3, #4
 8004534:	0112      	lsls	r2, r2, #4
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	440b      	add	r3, r1
 800453a:	761a      	strb	r2, [r3, #24]
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	e000e100 	.word	0xe000e100
 800454c:	e000ed00 	.word	0xe000ed00

08004550 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004550:	b480      	push	{r7}
 8004552:	b089      	sub	sp, #36	@ 0x24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	f1c3 0307 	rsb	r3, r3, #7
 800456a:	2b04      	cmp	r3, #4
 800456c:	bf28      	it	cs
 800456e:	2304      	movcs	r3, #4
 8004570:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	3304      	adds	r3, #4
 8004576:	2b06      	cmp	r3, #6
 8004578:	d902      	bls.n	8004580 <NVIC_EncodePriority+0x30>
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	3b03      	subs	r3, #3
 800457e:	e000      	b.n	8004582 <NVIC_EncodePriority+0x32>
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004584:	f04f 32ff 	mov.w	r2, #4294967295
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	43da      	mvns	r2, r3
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	401a      	ands	r2, r3
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004598:	f04f 31ff 	mov.w	r1, #4294967295
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	fa01 f303 	lsl.w	r3, r1, r3
 80045a2:	43d9      	mvns	r1, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045a8:	4313      	orrs	r3, r2
         );
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3724      	adds	r7, #36	@ 0x24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr

080045b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b082      	sub	sp, #8
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f7ff ff4c 	bl	800445c <__NVIC_SetPriorityGrouping>
}
 80045c4:	bf00      	nop
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	4603      	mov	r3, r0
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80045da:	2300      	movs	r3, #0
 80045dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80045de:	f7ff ff61 	bl	80044a4 <__NVIC_GetPriorityGrouping>
 80045e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	68b9      	ldr	r1, [r7, #8]
 80045e8:	6978      	ldr	r0, [r7, #20]
 80045ea:	f7ff ffb1 	bl	8004550 <NVIC_EncodePriority>
 80045ee:	4602      	mov	r2, r0
 80045f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045f4:	4611      	mov	r1, r2
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7ff ff80 	bl	80044fc <__NVIC_SetPriority>
}
 80045fc:	bf00      	nop
 80045fe:	3718      	adds	r7, #24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	4603      	mov	r3, r0
 800460c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800460e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004612:	4618      	mov	r0, r3
 8004614:	f7ff ff54 	bl	80044c0 <__NVIC_EnableIRQ>
}
 8004618:	bf00      	nop
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800462c:	f7ff fad0 	bl	8003bd0 <HAL_GetTick>
 8004630:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e099      	b.n	8004770 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0201 	bic.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800465c:	e00f      	b.n	800467e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800465e:	f7ff fab7 	bl	8003bd0 <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	2b05      	cmp	r3, #5
 800466a:	d908      	bls.n	800467e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2220      	movs	r2, #32
 8004670:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2203      	movs	r2, #3
 8004676:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e078      	b.n	8004770 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1e8      	bne.n	800465e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	4b38      	ldr	r3, [pc, #224]	@ (8004778 <HAL_DMA_Init+0x158>)
 8004698:	4013      	ands	r3, r2
 800469a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a1b      	ldr	r3, [r3, #32]
 80046c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046d4:	2b04      	cmp	r3, #4
 80046d6:	d107      	bne.n	80046e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e0:	4313      	orrs	r3, r2
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	f023 0307 	bic.w	r3, r3, #7
 80046fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004704:	697a      	ldr	r2, [r7, #20]
 8004706:	4313      	orrs	r3, r2
 8004708:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800470e:	2b04      	cmp	r3, #4
 8004710:	d117      	bne.n	8004742 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	4313      	orrs	r3, r2
 800471a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00e      	beq.n	8004742 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 fb0d 	bl	8004d44 <DMA_CheckFifoParam>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d008      	beq.n	8004742 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2240      	movs	r2, #64	@ 0x40
 8004734:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800473e:	2301      	movs	r3, #1
 8004740:	e016      	b.n	8004770 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 fac4 	bl	8004cd8 <DMA_CalcBaseAndBitshift>
 8004750:	4603      	mov	r3, r0
 8004752:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004758:	223f      	movs	r2, #63	@ 0x3f
 800475a:	409a      	lsls	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3718      	adds	r7, #24
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	f010803f 	.word	0xf010803f

0800477c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	607a      	str	r2, [r7, #4]
 8004788:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800478a:	2300      	movs	r3, #0
 800478c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004792:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800479a:	2b01      	cmp	r3, #1
 800479c:	d101      	bne.n	80047a2 <HAL_DMA_Start_IT+0x26>
 800479e:	2302      	movs	r3, #2
 80047a0:	e040      	b.n	8004824 <HAL_DMA_Start_IT+0xa8>
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d12f      	bne.n	8004816 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2202      	movs	r2, #2
 80047ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	68b9      	ldr	r1, [r7, #8]
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 fa56 	bl	8004c7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047d4:	223f      	movs	r2, #63	@ 0x3f
 80047d6:	409a      	lsls	r2, r3
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f042 0216 	orr.w	r2, r2, #22
 80047ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d007      	beq.n	8004804 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f042 0208 	orr.w	r2, r2, #8
 8004802:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0201 	orr.w	r2, r2, #1
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	e005      	b.n	8004822 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800481e:	2302      	movs	r3, #2
 8004820:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004822:	7dfb      	ldrb	r3, [r7, #23]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004838:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800483a:	f7ff f9c9 	bl	8003bd0 <HAL_GetTick>
 800483e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b02      	cmp	r3, #2
 800484a:	d008      	beq.n	800485e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2280      	movs	r2, #128	@ 0x80
 8004850:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e052      	b.n	8004904 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f022 0216 	bic.w	r2, r2, #22
 800486c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	695a      	ldr	r2, [r3, #20]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800487c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004882:	2b00      	cmp	r3, #0
 8004884:	d103      	bne.n	800488e <HAL_DMA_Abort+0x62>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800488a:	2b00      	cmp	r3, #0
 800488c:	d007      	beq.n	800489e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0208 	bic.w	r2, r2, #8
 800489c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 0201 	bic.w	r2, r2, #1
 80048ac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048ae:	e013      	b.n	80048d8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048b0:	f7ff f98e 	bl	8003bd0 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b05      	cmp	r3, #5
 80048bc:	d90c      	bls.n	80048d8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2220      	movs	r2, #32
 80048c2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2203      	movs	r2, #3
 80048c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e015      	b.n	8004904 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1e4      	bne.n	80048b0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048ea:	223f      	movs	r2, #63	@ 0x3f
 80048ec:	409a      	lsls	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2201      	movs	r2, #1
 80048f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b02      	cmp	r3, #2
 800491e:	d004      	beq.n	800492a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2280      	movs	r2, #128	@ 0x80
 8004924:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e00c      	b.n	8004944 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2205      	movs	r2, #5
 800492e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0201 	bic.w	r2, r2, #1
 8004940:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004958:	2300      	movs	r3, #0
 800495a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800495c:	4b8e      	ldr	r3, [pc, #568]	@ (8004b98 <HAL_DMA_IRQHandler+0x248>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a8e      	ldr	r2, [pc, #568]	@ (8004b9c <HAL_DMA_IRQHandler+0x24c>)
 8004962:	fba2 2303 	umull	r2, r3, r2, r3
 8004966:	0a9b      	lsrs	r3, r3, #10
 8004968:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800496e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800497a:	2208      	movs	r2, #8
 800497c:	409a      	lsls	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4013      	ands	r3, r2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d01a      	beq.n	80049bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0304 	and.w	r3, r3, #4
 8004990:	2b00      	cmp	r3, #0
 8004992:	d013      	beq.n	80049bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0204 	bic.w	r2, r2, #4
 80049a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a8:	2208      	movs	r2, #8
 80049aa:	409a      	lsls	r2, r3
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049b4:	f043 0201 	orr.w	r2, r3, #1
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c0:	2201      	movs	r2, #1
 80049c2:	409a      	lsls	r2, r3
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	4013      	ands	r3, r2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d012      	beq.n	80049f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00b      	beq.n	80049f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049de:	2201      	movs	r2, #1
 80049e0:	409a      	lsls	r2, r3
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ea:	f043 0202 	orr.w	r2, r3, #2
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f6:	2204      	movs	r2, #4
 80049f8:	409a      	lsls	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4013      	ands	r3, r2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d012      	beq.n	8004a28 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00b      	beq.n	8004a28 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a14:	2204      	movs	r2, #4
 8004a16:	409a      	lsls	r2, r3
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a20:	f043 0204 	orr.w	r2, r3, #4
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a2c:	2210      	movs	r2, #16
 8004a2e:	409a      	lsls	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	4013      	ands	r3, r2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d043      	beq.n	8004ac0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 0308 	and.w	r3, r3, #8
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d03c      	beq.n	8004ac0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a4a:	2210      	movs	r2, #16
 8004a4c:	409a      	lsls	r2, r3
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d018      	beq.n	8004a92 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d108      	bne.n	8004a80 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d024      	beq.n	8004ac0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	4798      	blx	r3
 8004a7e:	e01f      	b.n	8004ac0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d01b      	beq.n	8004ac0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	4798      	blx	r3
 8004a90:	e016      	b.n	8004ac0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d107      	bne.n	8004ab0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0208 	bic.w	r2, r2, #8
 8004aae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d003      	beq.n	8004ac0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	409a      	lsls	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	4013      	ands	r3, r2
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 808f 	beq.w	8004bf0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0310 	and.w	r3, r3, #16
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 8087 	beq.w	8004bf0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	409a      	lsls	r2, r3
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b05      	cmp	r3, #5
 8004af8:	d136      	bne.n	8004b68 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f022 0216 	bic.w	r2, r2, #22
 8004b08:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	695a      	ldr	r2, [r3, #20]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b18:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d103      	bne.n	8004b2a <HAL_DMA_IRQHandler+0x1da>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d007      	beq.n	8004b3a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 0208 	bic.w	r2, r2, #8
 8004b38:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b3e:	223f      	movs	r2, #63	@ 0x3f
 8004b40:	409a      	lsls	r2, r3
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2201      	movs	r2, #1
 8004b4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d07e      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	4798      	blx	r3
        }
        return;
 8004b66:	e079      	b.n	8004c5c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d01d      	beq.n	8004bb2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d10d      	bne.n	8004ba0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d031      	beq.n	8004bf0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	4798      	blx	r3
 8004b94:	e02c      	b.n	8004bf0 <HAL_DMA_IRQHandler+0x2a0>
 8004b96:	bf00      	nop
 8004b98:	20000008 	.word	0x20000008
 8004b9c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d023      	beq.n	8004bf0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	4798      	blx	r3
 8004bb0:	e01e      	b.n	8004bf0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10f      	bne.n	8004be0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0210 	bic.w	r2, r2, #16
 8004bce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d003      	beq.n	8004bf0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d032      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d022      	beq.n	8004c4a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2205      	movs	r2, #5
 8004c08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0201 	bic.w	r2, r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	3301      	adds	r3, #1
 8004c20:	60bb      	str	r3, [r7, #8]
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d307      	bcc.n	8004c38 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0301 	and.w	r3, r3, #1
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1f2      	bne.n	8004c1c <HAL_DMA_IRQHandler+0x2cc>
 8004c36:	e000      	b.n	8004c3a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004c38:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d005      	beq.n	8004c5e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	4798      	blx	r3
 8004c5a:	e000      	b.n	8004c5e <HAL_DMA_IRQHandler+0x30e>
        return;
 8004c5c:	bf00      	nop
    }
  }
}
 8004c5e:	3718      	adds	r7, #24
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr

08004c7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
 8004c88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004c98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	683a      	ldr	r2, [r7, #0]
 8004ca0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2b40      	cmp	r3, #64	@ 0x40
 8004ca8:	d108      	bne.n	8004cbc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68ba      	ldr	r2, [r7, #8]
 8004cb8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004cba:	e007      	b.n	8004ccc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	60da      	str	r2, [r3, #12]
}
 8004ccc:	bf00      	nop
 8004cce:	3714      	adds	r7, #20
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	3b10      	subs	r3, #16
 8004ce8:	4a14      	ldr	r2, [pc, #80]	@ (8004d3c <DMA_CalcBaseAndBitshift+0x64>)
 8004cea:	fba2 2303 	umull	r2, r3, r2, r3
 8004cee:	091b      	lsrs	r3, r3, #4
 8004cf0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004cf2:	4a13      	ldr	r2, [pc, #76]	@ (8004d40 <DMA_CalcBaseAndBitshift+0x68>)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2b03      	cmp	r3, #3
 8004d04:	d909      	bls.n	8004d1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004d0e:	f023 0303 	bic.w	r3, r3, #3
 8004d12:	1d1a      	adds	r2, r3, #4
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	659a      	str	r2, [r3, #88]	@ 0x58
 8004d18:	e007      	b.n	8004d2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004d22:	f023 0303 	bic.w	r3, r3, #3
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3714      	adds	r7, #20
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	aaaaaaab 	.word	0xaaaaaaab
 8004d40:	080232ac 	.word	0x080232ac

08004d44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d11f      	bne.n	8004d9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	2b03      	cmp	r3, #3
 8004d62:	d856      	bhi.n	8004e12 <DMA_CheckFifoParam+0xce>
 8004d64:	a201      	add	r2, pc, #4	@ (adr r2, 8004d6c <DMA_CheckFifoParam+0x28>)
 8004d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6a:	bf00      	nop
 8004d6c:	08004d7d 	.word	0x08004d7d
 8004d70:	08004d8f 	.word	0x08004d8f
 8004d74:	08004d7d 	.word	0x08004d7d
 8004d78:	08004e13 	.word	0x08004e13
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d046      	beq.n	8004e16 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d8c:	e043      	b.n	8004e16 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d92:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d96:	d140      	bne.n	8004e1a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d9c:	e03d      	b.n	8004e1a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	699b      	ldr	r3, [r3, #24]
 8004da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004da6:	d121      	bne.n	8004dec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2b03      	cmp	r3, #3
 8004dac:	d837      	bhi.n	8004e1e <DMA_CheckFifoParam+0xda>
 8004dae:	a201      	add	r2, pc, #4	@ (adr r2, 8004db4 <DMA_CheckFifoParam+0x70>)
 8004db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db4:	08004dc5 	.word	0x08004dc5
 8004db8:	08004dcb 	.word	0x08004dcb
 8004dbc:	08004dc5 	.word	0x08004dc5
 8004dc0:	08004ddd 	.word	0x08004ddd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8004dc8:	e030      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d025      	beq.n	8004e22 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004dda:	e022      	b.n	8004e22 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004de4:	d11f      	bne.n	8004e26 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004dea:	e01c      	b.n	8004e26 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d903      	bls.n	8004dfa <DMA_CheckFifoParam+0xb6>
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b03      	cmp	r3, #3
 8004df6:	d003      	beq.n	8004e00 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004df8:	e018      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	73fb      	strb	r3, [r7, #15]
      break;
 8004dfe:	e015      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e04:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00e      	beq.n	8004e2a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e10:	e00b      	b.n	8004e2a <DMA_CheckFifoParam+0xe6>
      break;
 8004e12:	bf00      	nop
 8004e14:	e00a      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e16:	bf00      	nop
 8004e18:	e008      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e1a:	bf00      	nop
 8004e1c:	e006      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e1e:	bf00      	nop
 8004e20:	e004      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e22:	bf00      	nop
 8004e24:	e002      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;   
 8004e26:	bf00      	nop
 8004e28:	e000      	b.n	8004e2c <DMA_CheckFifoParam+0xe8>
      break;
 8004e2a:	bf00      	nop
    }
  } 
  
  return status; 
 8004e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3714      	adds	r7, #20
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop

08004e3c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d101      	bne.n	8004e4e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e08a      	b.n	8004f64 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d106      	bne.n	8004e66 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f006 fec5 	bl	800bbf0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e66:	2300      	movs	r3, #0
 8004e68:	60bb      	str	r3, [r7, #8]
 8004e6a:	4b40      	ldr	r3, [pc, #256]	@ (8004f6c <HAL_ETH_Init+0x130>)
 8004e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e6e:	4a3f      	ldr	r2, [pc, #252]	@ (8004f6c <HAL_ETH_Init+0x130>)
 8004e70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e74:	6453      	str	r3, [r2, #68]	@ 0x44
 8004e76:	4b3d      	ldr	r3, [pc, #244]	@ (8004f6c <HAL_ETH_Init+0x130>)
 8004e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e7e:	60bb      	str	r3, [r7, #8]
 8004e80:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004e82:	4b3b      	ldr	r3, [pc, #236]	@ (8004f70 <HAL_ETH_Init+0x134>)
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	4a3a      	ldr	r2, [pc, #232]	@ (8004f70 <HAL_ETH_Init+0x134>)
 8004e88:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004e8c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004e8e:	4b38      	ldr	r3, [pc, #224]	@ (8004f70 <HAL_ETH_Init+0x134>)
 8004e90:	685a      	ldr	r2, [r3, #4]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	4936      	ldr	r1, [pc, #216]	@ (8004f70 <HAL_ETH_Init+0x134>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004e9c:	4b34      	ldr	r3, [pc, #208]	@ (8004f70 <HAL_ETH_Init+0x134>)
 8004e9e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6812      	ldr	r2, [r2, #0]
 8004eae:	f043 0301 	orr.w	r3, r3, #1
 8004eb2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004eb6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004eb8:	f7fe fe8a 	bl	8003bd0 <HAL_GetTick>
 8004ebc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004ebe:	e011      	b.n	8004ee4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004ec0:	f7fe fe86 	bl	8003bd0 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004ece:	d909      	bls.n	8004ee4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2204      	movs	r2, #4
 8004ed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	22e0      	movs	r2, #224	@ 0xe0
 8004edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e03f      	b.n	8004f64 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1e4      	bne.n	8004ec0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 ff5a 	bl	8005db0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f001 f805 	bl	8005f0c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f001 f85b 	bl	8005fbe <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	2100      	movs	r1, #0
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 ffc3 	bl	8005e9c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004f24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	6812      	ldr	r2, [r2, #0]
 8004f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f36:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004f3a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8004f4e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2210      	movs	r2, #16
 8004f5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3710      	adds	r7, #16
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	40023800 	.word	0x40023800
 8004f70:	40013800 	.word	0x40013800

08004f74 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f82:	2b10      	cmp	r3, #16
 8004f84:	d161      	bne.n	800504a <HAL_ETH_Start_IT+0xd6>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2204      	movs	r2, #4
 8004f98:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f9f4 	bl	8005388 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004fa8:	2001      	movs	r0, #1
 8004faa:	f7fe fe1d 	bl	8003be8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	6812      	ldr	r2, [r2, #0]
 8004fc4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004fc8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004fcc:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6812      	ldr	r2, [r2, #0]
 8004fdc:	f043 0302 	orr.w	r3, r3, #2
 8004fe0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004fe4:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 fd7e 	bl	8005ae8 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f042 0208 	orr.w	r2, r2, #8
 8004ffa:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005004:	2001      	movs	r0, #1
 8005006:	f7fe fdef 	bl	8003be8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f042 0204 	orr.w	r2, r2, #4
 8005020:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800502a:	69db      	ldr	r3, [r3, #28]
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	6812      	ldr	r2, [r2, #0]
 8005030:	f443 33d0 	orr.w	r3, r3, #106496	@ 0x1a000
 8005034:	f043 03c1 	orr.w	r3, r3, #193	@ 0xc1
 8005038:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800503c:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2240      	movs	r2, #64	@ 0x40
 8005042:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8005046:	2300      	movs	r3, #0
 8005048:	e000      	b.n	800504c <HAL_ETH_Start_IT+0xd8>
  }
  else
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
  }
}
 800504c:	4618      	mov	r0, r3
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005062:	2b40      	cmp	r3, #64	@ 0x40
 8005064:	d170      	bne.n	8005148 <HAL_ETH_Stop_IT+0xf4>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2220      	movs	r2, #32
 800506a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005076:	69db      	ldr	r3, [r3, #28]
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6812      	ldr	r2, [r2, #0]
 800507c:	f423 33d0 	bic.w	r3, r3, #106496	@ 0x1a000
 8005080:	f023 03c1 	bic.w	r3, r3, #193	@ 0xc1
 8005084:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005088:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6812      	ldr	r2, [r2, #0]
 8005098:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800509c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80050a0:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	6812      	ldr	r2, [r2, #0]
 80050b0:	f023 0302 	bic.w	r3, r3, #2
 80050b4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80050b8:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f022 0204 	bic.w	r2, r2, #4
 80050c8:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80050d2:	2001      	movs	r0, #1
 80050d4:	f7fe fd88 	bl	8003be8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 fd01 	bl	8005ae8 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f022 0208 	bic.w	r2, r2, #8
 80050f4:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80050fe:	2001      	movs	r0, #1
 8005100:	f7fe fd72 	bl	8003be8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800510c:	2300      	movs	r3, #0
 800510e:	617b      	str	r3, [r7, #20]
 8005110:	e00e      	b.n	8005130 <HAL_ETH_Stop_IT+0xdc>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	3212      	adds	r2, #18
 8005118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800511c:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	3301      	adds	r3, #1
 800512e:	617b      	str	r3, [r7, #20]
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	2b03      	cmp	r3, #3
 8005134:	d9ed      	bls.n	8005112 <HAL_ETH_Stop_IT+0xbe>
    }

    heth->RxDescList.ItMode = 0U;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2210      	movs	r2, #16
 8005140:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8005144:	2300      	movs	r3, #0
 8005146:	e000      	b.n	800514a <HAL_ETH_Stop_IT+0xf6>
  }
  else
  {
    return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
  }
}
 800514a:	4618      	mov	r0, r3
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}

08005152 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b082      	sub	sp, #8
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
 800515a:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d109      	bne.n	8005176 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005168:	f043 0201 	orr.w	r2, r3, #1
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e045      	b.n	8005202 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800517c:	2b40      	cmp	r3, #64	@ 0x40
 800517e:	d13f      	bne.n	8005200 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8005188:	2201      	movs	r2, #1
 800518a:	6839      	ldr	r1, [r7, #0]
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 ff85 	bl	800609c <ETH_Prepare_Tx_Descriptors>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d009      	beq.n	80051ac <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800519e:	f043 0202 	orr.w	r2, r3, #2
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e02a      	b.n	8005202 <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 80051ac:	f3bf 8f4f 	dsb	sy
}
 80051b0:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c0:	2b03      	cmp	r3, #3
 80051c2:	d904      	bls.n	80051ce <HAL_ETH_Transmit_IT+0x7c>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c8:	1f1a      	subs	r2, r3, #4
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	f003 0304 	and.w	r3, r3, #4
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00d      	beq.n	80051fc <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051e8:	461a      	mov	r2, r3
 80051ea:	2304      	movs	r3, #4
 80051ec:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051f6:	461a      	mov	r2, r3
 80051f8:	2300      	movs	r3, #0
 80051fa:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e000      	b.n	8005202 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
  }
}
 8005202:	4618      	mov	r0, r3
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b088      	sub	sp, #32
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
 8005212:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8005218:	2300      	movs	r3, #0
 800521a:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d109      	bne.n	8005236 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005228:	f043 0201 	orr.w	r2, r3, #1
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e0a4      	b.n	8005380 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800523c:	2b40      	cmp	r3, #64	@ 0x40
 800523e:	d001      	beq.n	8005244 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e09d      	b.n	8005380 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005248:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	69fa      	ldr	r2, [r7, #28]
 800524e:	3212      	adds	r2, #18
 8005250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005254:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800525a:	f1c3 0304 	rsb	r3, r3, #4
 800525e:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8005260:	e066      	b.n	8005330 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800526a:	2b00      	cmp	r3, #0
 800526c:	d007      	beq.n	800527e <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	69da      	ldr	r2, [r3, #28]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	699a      	ldr	r2, [r3, #24]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005286:	2b00      	cmp	r3, #0
 8005288:	d103      	bne.n	8005292 <HAL_ETH_ReadData+0x88>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800528e:	2b00      	cmp	r3, #0
 8005290:	d03c      	beq.n	800530c <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800529a:	2b00      	cmp	r3, #0
 800529c:	d005      	beq.n	80052aa <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	0c1b      	lsrs	r3, r3, #16
 80052b0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80052b4:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d005      	beq.n	80052ce <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80052ca:	2301      	movs	r3, #1
 80052cc:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80052e6:	461a      	mov	r2, r3
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	f006 fe32 	bl	800bf54 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	441a      	add	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	2200      	movs	r2, #0
 800530a:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	3301      	adds	r3, #1
 8005310:	61fb      	str	r3, [r7, #28]
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	2b03      	cmp	r3, #3
 8005316:	d902      	bls.n	800531e <HAL_ETH_ReadData+0x114>
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	3b04      	subs	r3, #4
 800531c:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	69fa      	ldr	r2, [r7, #28]
 8005322:	3212      	adds	r2, #18
 8005324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005328:	61bb      	str	r3, [r7, #24]
    desccnt++;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	3301      	adds	r3, #1
 800532e:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8005334:	2b00      	cmp	r3, #0
 8005336:	db06      	blt.n	8005346 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	429a      	cmp	r2, r3
 800533e:	d202      	bcs.n	8005346 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8005340:	7cfb      	ldrb	r3, [r7, #19]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d08d      	beq.n	8005262 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	441a      	add	r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005356:	2b00      	cmp	r3, #0
 8005358:	d002      	beq.n	8005360 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f814 	bl	8005388 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	69fa      	ldr	r2, [r7, #28]
 8005364:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8005366:	7cfb      	ldrb	r3, [r7, #19]
 8005368:	2b01      	cmp	r3, #1
 800536a:	d108      	bne.n	800537e <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	e000      	b.n	8005380 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
}
 8005380:	4618      	mov	r0, r3
 8005382:	3720      	adds	r7, #32
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b088      	sub	sp, #32
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8005390:	2300      	movs	r3, #0
 8005392:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8005394:	2301      	movs	r3, #1
 8005396:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800539c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	69fa      	ldr	r2, [r7, #28]
 80053a2:	3212      	adds	r2, #18
 80053a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053a8:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053ae:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80053b0:	e044      	b.n	800543c <ETH_UpdateDescriptor+0xb4>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d112      	bne.n	80053e0 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80053ba:	f107 0308 	add.w	r3, r7, #8
 80053be:	4618      	mov	r0, r3
 80053c0:	f006 fd98 	bl	800bef4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d102      	bne.n	80053d0 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80053ca:	2300      	movs	r3, #0
 80053cc:	74fb      	strb	r3, [r7, #19]
 80053ce:	e007      	b.n	80053e0 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	461a      	mov	r2, r3
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	461a      	mov	r2, r3
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 80053e0:	7cfb      	ldrb	r3, [r7, #19]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d02a      	beq.n	800543c <ETH_UpdateDescriptor+0xb4>
    {
      if (heth->RxDescList.ItMode == 0U)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d108      	bne.n	8005400 <ETH_UpdateDescriptor+0x78>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	695b      	ldr	r3, [r3, #20]
 80053f2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80053f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	6053      	str	r3, [r2, #4]
 80053fe:	e005      	b.n	800540c <ETH_UpdateDescriptor+0x84>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	695b      	ldr	r3, [r3, #20]
 8005404:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	3301      	adds	r3, #1
 800541c:	61fb      	str	r3, [r7, #28]
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	2b03      	cmp	r3, #3
 8005422:	d902      	bls.n	800542a <ETH_UpdateDescriptor+0xa2>
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	3b04      	subs	r3, #4
 8005428:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69fa      	ldr	r2, [r7, #28]
 800542e:	3212      	adds	r2, #18
 8005430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005434:	617b      	str	r3, [r7, #20]
      desccount--;
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	3b01      	subs	r3, #1
 800543a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d002      	beq.n	8005448 <ETH_UpdateDescriptor+0xc0>
 8005442:	7cfb      	ldrb	r3, [r7, #19]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1b4      	bne.n	80053b2 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	429a      	cmp	r2, r3
 8005450:	d01a      	beq.n	8005488 <ETH_UpdateDescriptor+0x100>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	3303      	adds	r3, #3
 8005456:	f003 0303 	and.w	r3, r3, #3
 800545a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800545c:	f3bf 8f5f 	dmb	sy
}
 8005460:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6919      	ldr	r1, [r3, #16]
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	4613      	mov	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	00db      	lsls	r3, r3, #3
 8005470:	18ca      	adds	r2, r1, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800547a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	69fa      	ldr	r2, [r7, #28]
 8005480:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	69ba      	ldr	r2, [r7, #24]
 8005486:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8005488:	bf00      	nop
 800548a:	3720      	adds	r7, #32
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	3318      	adds	r3, #24
 800549c:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a2:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a8:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80054aa:	2301      	movs	r3, #1
 80054ac:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80054ae:	e047      	b.n	8005540 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80054b0:	2301      	movs	r3, #1
 80054b2:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	3b01      	subs	r3, #1
 80054b8:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	3304      	adds	r3, #4
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4413      	add	r3, r2
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10a      	bne.n	80054e0 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	3301      	adds	r3, #1
 80054ce:	613b      	str	r3, [r7, #16]
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	2b03      	cmp	r3, #3
 80054d4:	d902      	bls.n	80054dc <HAL_ETH_ReleaseTxPacket+0x4c>
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	3b04      	subs	r3, #4
 80054da:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 80054e0:	7bbb      	ldrb	r3, [r7, #14]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d02c      	beq.n	8005540 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	68d9      	ldr	r1, [r3, #12]
 80054ea:	693a      	ldr	r2, [r7, #16]
 80054ec:	4613      	mov	r3, r2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	440b      	add	r3, r1
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	db1f      	blt.n	800553c <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	3304      	adds	r3, #4
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4413      	add	r3, r2
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	4618      	mov	r0, r3
 800550a:	f006 fd63 	bl	800bfd4 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	3304      	adds	r3, #4
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	4413      	add	r3, r2
 8005518:	2200      	movs	r2, #0
 800551a:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	3301      	adds	r3, #1
 8005520:	613b      	str	r3, [r7, #16]
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	2b03      	cmp	r3, #3
 8005526:	d902      	bls.n	800552e <HAL_ETH_ReleaseTxPacket+0x9e>
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	3b04      	subs	r3, #4
 800552c:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	693a      	ldr	r2, [r7, #16]
 8005538:	62da      	str	r2, [r3, #44]	@ 0x2c
 800553a:	e001      	b.n	8005540 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <HAL_ETH_ReleaseTxPacket+0xbc>
 8005546:	7bfb      	ldrb	r3, [r7, #15]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1b1      	bne.n	80054b0 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3718      	adds	r7, #24
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
	...

08005558 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005566:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8005580:	4b4b      	ldr	r3, [pc, #300]	@ (80056b0 <HAL_ETH_IRQHandler+0x158>)
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800558c:	2b00      	cmp	r3, #0
 800558e:	d00e      	beq.n	80055ae <HAL_ETH_IRQHandler+0x56>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005596:	2b00      	cmp	r3, #0
 8005598:	d009      	beq.n	80055ae <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80055a2:	461a      	mov	r2, r3
 80055a4:	4b43      	ldr	r3, [pc, #268]	@ (80056b4 <HAL_ETH_IRQHandler+0x15c>)
 80055a6:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f006 f861 	bl	800b670 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00f      	beq.n	80055d8 <HAL_ETH_IRQHandler+0x80>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00a      	beq.n	80055d8 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80055ca:	461a      	mov	r2, r3
 80055cc:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80055d0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f006 f85c 	bl	800b690 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d042      	beq.n	8005668 <HAL_ETH_IRQHandler+0x110>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d03d      	beq.n	8005668 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f2:	f043 0208 	orr.w	r2, r3, #8
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005602:	2b00      	cmp	r3, #0
 8005604:	d01a      	beq.n	800563c <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800560e:	695a      	ldr	r2, [r3, #20]
 8005610:	4b29      	ldr	r3, [pc, #164]	@ (80056b8 <HAL_ETH_IRQHandler+0x160>)
 8005612:	4013      	ands	r3, r2
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005622:	69db      	ldr	r3, [r3, #28]
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	6812      	ldr	r2, [r2, #0]
 8005628:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 800562c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005630:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	22e0      	movs	r2, #224	@ 0xe0
 8005636:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800563a:	e012      	b.n	8005662 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005644:	695a      	ldr	r2, [r3, #20]
 8005646:	f248 6380 	movw	r3, #34432	@ 0x8680
 800564a:	4013      	ands	r3, r2
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800565a:	461a      	mov	r2, r3
 800565c:	f248 6380 	movw	r3, #34432	@ 0x8680
 8005660:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f006 f824 	bl	800b6b0 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	f003 0308 	and.w	r3, r3, #8
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00e      	beq.n	8005690 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005678:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f81a 	bl	80056bc <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d006      	beq.n	80056a8 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800569a:	4b05      	ldr	r3, [pc, #20]	@ (80056b0 <HAL_ETH_IRQHandler+0x158>)
 800569c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80056a0:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f814 	bl	80056d0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 80056a8:	bf00      	nop
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40013c00 	.word	0x40013c00
 80056b4:	00010040 	.word	0x00010040
 80056b8:	007e2000 	.word	0x007e2000

080056bc <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	607a      	str	r2, [r7, #4]
 80056f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f003 031c 	and.w	r3, r3, #28
 8005700:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	02db      	lsls	r3, r3, #11
 8005706:	b29b      	uxth	r3, r3
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	4313      	orrs	r3, r2
 800570c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	019b      	lsls	r3, r3, #6
 8005712:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	4313      	orrs	r3, r2
 800571a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	f023 0302 	bic.w	r3, r3, #2
 8005722:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f043 0301 	orr.w	r3, r3, #1
 800572a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8005734:	f7fe fa4c 	bl	8003bd0 <HAL_GetTick>
 8005738:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800573a:	e00d      	b.n	8005758 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 800573c:	f7fe fa48 	bl	8003bd0 <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800574a:	d301      	bcc.n	8005750 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e010      	b.n	8005772 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1ec      	bne.n	800573c <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	b29b      	uxth	r3, r3
 800576a:	461a      	mov	r2, r3
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}

0800577a <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800577a:	b580      	push	{r7, lr}
 800577c:	b086      	sub	sp, #24
 800577e:	af00      	add	r7, sp, #0
 8005780:	60f8      	str	r0, [r7, #12]
 8005782:	60b9      	str	r1, [r7, #8]
 8005784:	607a      	str	r2, [r7, #4]
 8005786:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	f003 031c 	and.w	r3, r3, #28
 8005796:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	02db      	lsls	r3, r3, #11
 800579c:	b29b      	uxth	r3, r3
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	019b      	lsls	r3, r3, #6
 80057a8:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	f043 0302 	orr.w	r3, r3, #2
 80057b8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f043 0301 	orr.w	r3, r3, #1
 80057c0:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	b29a      	uxth	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	697a      	ldr	r2, [r7, #20]
 80057d2:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057d4:	f7fe f9fc 	bl	8003bd0 <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80057da:	e00d      	b.n	80057f8 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80057dc:	f7fe f9f8 	bl	8003bd0 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057ea:	d301      	bcc.n	80057f0 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e009      	b.n	8005804 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1ec      	bne.n	80057dc <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3718      	adds	r7, #24
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d101      	bne.n	8005820 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e0e6      	b.n	80059ee <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f003 0310 	and.w	r3, r3, #16
 800582a:	2b00      	cmp	r3, #0
 800582c:	bf14      	ite	ne
 800582e:	2301      	movne	r3, #1
 8005830:	2300      	moveq	r3, #0
 8005832:	b2db      	uxtb	r3, r3
 8005834:	461a      	mov	r2, r3
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005854:	2b00      	cmp	r3, #0
 8005856:	bf0c      	ite	eq
 8005858:	2301      	moveq	r3, #1
 800585a:	2300      	movne	r3, #0
 800585c:	b2db      	uxtb	r3, r3
 800585e:	461a      	mov	r2, r3
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8005870:	2b00      	cmp	r3, #0
 8005872:	bf14      	ite	ne
 8005874:	2301      	movne	r3, #1
 8005876:	2300      	moveq	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800588a:	2b00      	cmp	r3, #0
 800588c:	bf0c      	ite	eq
 800588e:	2301      	moveq	r3, #1
 8005890:	2300      	movne	r3, #0
 8005892:	b2db      	uxtb	r3, r3
 8005894:	461a      	mov	r2, r3
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	bf14      	ite	ne
 80058a8:	2301      	movne	r3, #1
 80058aa:	2300      	moveq	r3, #0
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	461a      	mov	r2, r3
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	bf0c      	ite	eq
 80058de:	2301      	moveq	r3, #1
 80058e0:	2300      	movne	r3, #0
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	461a      	mov	r2, r3
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	bf0c      	ite	eq
 80058f8:	2301      	moveq	r3, #1
 80058fa:	2300      	movne	r3, #0
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	461a      	mov	r2, r3
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800590e:	2b00      	cmp	r3, #0
 8005910:	bf14      	ite	ne
 8005912:	2301      	movne	r3, #1
 8005914:	2300      	moveq	r3, #0
 8005916:	b2db      	uxtb	r3, r3
 8005918:	461a      	mov	r2, r3
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005936:	2b00      	cmp	r3, #0
 8005938:	bf14      	ite	ne
 800593a:	2301      	movne	r3, #1
 800593c:	2300      	moveq	r3, #0
 800593e:	b2db      	uxtb	r3, r3
 8005940:	461a      	mov	r2, r3
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005950:	2b00      	cmp	r3, #0
 8005952:	bf14      	ite	ne
 8005954:	2301      	movne	r3, #1
 8005956:	2300      	moveq	r3, #0
 8005958:	b2db      	uxtb	r3, r3
 800595a:	461a      	mov	r2, r3
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	699b      	ldr	r3, [r3, #24]
 8005966:	f003 0302 	and.w	r3, r3, #2
 800596a:	2b00      	cmp	r3, #0
 800596c:	bf14      	ite	ne
 800596e:	2301      	movne	r3, #1
 8005970:	2300      	moveq	r3, #0
 8005972:	b2db      	uxtb	r3, r3
 8005974:	461a      	mov	r2, r3
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005986:	2b00      	cmp	r3, #0
 8005988:	bf0c      	ite	eq
 800598a:	2301      	moveq	r3, #1
 800598c:	2300      	movne	r3, #0
 800598e:	b2db      	uxtb	r3, r3
 8005990:	461a      	mov	r2, r3
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	699b      	ldr	r3, [r3, #24]
 800599e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	0c1b      	lsrs	r3, r3, #16
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	f003 0304 	and.w	r3, r3, #4
 80059be:	2b00      	cmp	r3, #0
 80059c0:	bf14      	ite	ne
 80059c2:	2301      	movne	r3, #1
 80059c4:	2300      	moveq	r3, #0
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	461a      	mov	r2, r3
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	699b      	ldr	r3, [r3, #24]
 80059d6:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80059da:	2b00      	cmp	r3, #0
 80059dc:	bf14      	ite	ne
 80059de:	2301      	movne	r3, #1
 80059e0:	2300      	moveq	r3, #0
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr

080059fa <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80059fa:	b580      	push	{r7, lr}
 80059fc:	b082      	sub	sp, #8
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
 8005a02:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e00b      	b.n	8005a26 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a14:	2b10      	cmp	r3, #16
 8005a16:	d105      	bne.n	8005a24 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8005a18:	6839      	ldr	r1, [r7, #0]
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f88a 	bl	8005b34 <ETH_SetMACConfig>

    return HAL_OK;
 8005a20:	2300      	movs	r3, #0
 8005a22:	e000      	b.n	8005a26 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
  }
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
	...

08005a30 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f023 031c 	bic.w	r3, r3, #28
 8005a46:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005a48:	f001 fad4 	bl	8006ff4 <HAL_RCC_GetHCLKFreq>
 8005a4c:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	4a14      	ldr	r2, [pc, #80]	@ (8005aa4 <HAL_ETH_SetMDIOClockRange+0x74>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d804      	bhi.n	8005a60 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f043 0308 	orr.w	r3, r3, #8
 8005a5c:	60fb      	str	r3, [r7, #12]
 8005a5e:	e019      	b.n	8005a94 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	4a11      	ldr	r2, [pc, #68]	@ (8005aa8 <HAL_ETH_SetMDIOClockRange+0x78>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d204      	bcs.n	8005a72 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f043 030c 	orr.w	r3, r3, #12
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	e010      	b.n	8005a94 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	4a0d      	ldr	r2, [pc, #52]	@ (8005aac <HAL_ETH_SetMDIOClockRange+0x7c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d90c      	bls.n	8005a94 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	4a0c      	ldr	r2, [pc, #48]	@ (8005ab0 <HAL_ETH_SetMDIOClockRange+0x80>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d804      	bhi.n	8005a8c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f043 0304 	orr.w	r3, r3, #4
 8005a88:	60fb      	str	r3, [r7, #12]
 8005a8a:	e003      	b.n	8005a94 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f043 0310 	orr.w	r3, r3, #16
 8005a92:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	611a      	str	r2, [r3, #16]
}
 8005a9c:	bf00      	nop
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	02160ebf 	.word	0x02160ebf
 8005aa8:	03938700 	.word	0x03938700
 8005aac:	05f5e0ff 	.word	0x05f5e0ff
 8005ab0:	08f0d17f 	.word	0x08f0d17f

08005ab4 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	370c      	adds	r7, #12
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr

08005ace <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8005ace:	b480      	push	{r7}
 8005ad0:	b083      	sub	sp, #12
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8005af0:	2300      	movs	r3, #0
 8005af2:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	6812      	ldr	r2, [r2, #0]
 8005b02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b06:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005b0a:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005b18:	2001      	movs	r0, #1
 8005b1a:	f7fe f865 	bl	8003be8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005b28:	6193      	str	r3, [r2, #24]
}
 8005b2a:	bf00      	nop
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
	...

08005b34 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	4b53      	ldr	r3, [pc, #332]	@ (8005c98 <ETH_SetMACConfig+0x164>)
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	7b9b      	ldrb	r3, [r3, #14]
 8005b52:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005b54:	683a      	ldr	r2, [r7, #0]
 8005b56:	7c12      	ldrb	r2, [r2, #16]
 8005b58:	2a00      	cmp	r2, #0
 8005b5a:	d102      	bne.n	8005b62 <ETH_SetMACConfig+0x2e>
 8005b5c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005b60:	e000      	b.n	8005b64 <ETH_SetMACConfig+0x30>
 8005b62:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005b64:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005b66:	683a      	ldr	r2, [r7, #0]
 8005b68:	7c52      	ldrb	r2, [r2, #17]
 8005b6a:	2a00      	cmp	r2, #0
 8005b6c:	d102      	bne.n	8005b74 <ETH_SetMACConfig+0x40>
 8005b6e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8005b72:	e000      	b.n	8005b76 <ETH_SetMACConfig+0x42>
 8005b74:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005b76:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005b7c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	7fdb      	ldrb	r3, [r3, #31]
 8005b82:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005b84:	431a      	orrs	r2, r3
                        macconf->Speed |
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005b8a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	7f92      	ldrb	r2, [r2, #30]
 8005b90:	2a00      	cmp	r2, #0
 8005b92:	d102      	bne.n	8005b9a <ETH_SetMACConfig+0x66>
 8005b94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b98:	e000      	b.n	8005b9c <ETH_SetMACConfig+0x68>
 8005b9a:	2200      	movs	r2, #0
                        macconf->Speed |
 8005b9c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	7f1b      	ldrb	r3, [r3, #28]
 8005ba2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005ba4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005baa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	791b      	ldrb	r3, [r3, #4]
 8005bb0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8005bb2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005bb4:	683a      	ldr	r2, [r7, #0]
 8005bb6:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005bba:	2a00      	cmp	r2, #0
 8005bbc:	d102      	bne.n	8005bc4 <ETH_SetMACConfig+0x90>
 8005bbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bc2:	e000      	b.n	8005bc6 <ETH_SetMACConfig+0x92>
 8005bc4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005bc6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	7bdb      	ldrb	r3, [r3, #15]
 8005bcc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005bce:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005bd4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005bdc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8005bde:	4313      	orrs	r3, r2
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	4313      	orrs	r3, r2
 8005be4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005bf6:	2001      	movs	r0, #1
 8005bf8:	f7fd fff6 	bl	8003be8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8005c12:	4013      	ands	r3, r2
 8005c14:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c1a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005c1c:	683a      	ldr	r2, [r7, #0]
 8005c1e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8005c22:	2a00      	cmp	r2, #0
 8005c24:	d101      	bne.n	8005c2a <ETH_SetMACConfig+0xf6>
 8005c26:	2280      	movs	r2, #128	@ 0x80
 8005c28:	e000      	b.n	8005c2c <ETH_SetMACConfig+0xf8>
 8005c2a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005c2c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005c32:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005c34:	683a      	ldr	r2, [r7, #0]
 8005c36:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8005c3a:	2a01      	cmp	r2, #1
 8005c3c:	d101      	bne.n	8005c42 <ETH_SetMACConfig+0x10e>
 8005c3e:	2208      	movs	r2, #8
 8005c40:	e000      	b.n	8005c44 <ETH_SetMACConfig+0x110>
 8005c42:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005c44:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8005c46:	683a      	ldr	r2, [r7, #0]
 8005c48:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8005c4c:	2a01      	cmp	r2, #1
 8005c4e:	d101      	bne.n	8005c54 <ETH_SetMACConfig+0x120>
 8005c50:	2204      	movs	r2, #4
 8005c52:	e000      	b.n	8005c56 <ETH_SetMACConfig+0x122>
 8005c54:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005c56:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8005c58:	683a      	ldr	r2, [r7, #0]
 8005c5a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8005c5e:	2a01      	cmp	r2, #1
 8005c60:	d101      	bne.n	8005c66 <ETH_SetMACConfig+0x132>
 8005c62:	2202      	movs	r2, #2
 8005c64:	e000      	b.n	8005c68 <ETH_SetMACConfig+0x134>
 8005c66:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	68fa      	ldr	r2, [r7, #12]
 8005c76:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005c80:	2001      	movs	r0, #1
 8005c82:	f7fd ffb1 	bl	8003be8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	619a      	str	r2, [r3, #24]
}
 8005c8e:	bf00      	nop
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	fd20810f 	.word	0xfd20810f

08005c9c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	4b3d      	ldr	r3, [pc, #244]	@ (8005dac <ETH_SetDMAConfig+0x110>)
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	7b1b      	ldrb	r3, [r3, #12]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d102      	bne.n	8005cc8 <ETH_SetDMAConfig+0x2c>
 8005cc2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005cc6:	e000      	b.n	8005cca <ETH_SetDMAConfig+0x2e>
 8005cc8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	7b5b      	ldrb	r3, [r3, #13]
 8005cce:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005cd0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	7f52      	ldrb	r2, [r2, #29]
 8005cd6:	2a00      	cmp	r2, #0
 8005cd8:	d102      	bne.n	8005ce0 <ETH_SetDMAConfig+0x44>
 8005cda:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005cde:	e000      	b.n	8005ce2 <ETH_SetDMAConfig+0x46>
 8005ce0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005ce2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	7b9b      	ldrb	r3, [r3, #14]
 8005ce8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005cea:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005cf0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	7f1b      	ldrb	r3, [r3, #28]
 8005cf6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005cf8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	7f9b      	ldrb	r3, [r3, #30]
 8005cfe:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8005d00:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005d06:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005d0e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005d10:	4313      	orrs	r3, r2
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d20:	461a      	mov	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005d32:	2001      	movs	r0, #1
 8005d34:	f7fd ff58 	bl	8003be8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d40:	461a      	mov	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	791b      	ldrb	r3, [r3, #4]
 8005d4a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005d50:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8005d56:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005d5c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005d64:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8005d66:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8005d6e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005d74:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	6812      	ldr	r2, [r2, #0]
 8005d7a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005d7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005d82:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005d90:	2001      	movs	r0, #1
 8005d92:	f7fd ff29 	bl	8003be8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d9e:	461a      	mov	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6013      	str	r3, [r2, #0]
}
 8005da4:	bf00      	nop
 8005da6:	3710      	adds	r7, #16
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	f8de3f23 	.word	0xf8de3f23

08005db0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b0a6      	sub	sp, #152	@ 0x98
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005db8:	2301      	movs	r3, #1
 8005dba:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8005de0:	2301      	movs	r3, #1
 8005de2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005de6:	2300      	movs	r3, #0
 8005de8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005dec:	2300      	movs	r3, #0
 8005dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005df2:	2300      	movs	r3, #0
 8005df4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005df6:	2300      	movs	r3, #0
 8005df8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8005e00:	2300      	movs	r3, #0
 8005e02:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005e06:	2300      	movs	r3, #0
 8005e08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8005e12:	2300      	movs	r3, #0
 8005e14:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005e18:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005e1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005e24:	2300      	movs	r3, #0
 8005e26:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005e2a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005e2e:	4619      	mov	r1, r3
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f7ff fe7f 	bl	8005b34 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8005e36:	2301      	movs	r3, #1
 8005e38:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8005e44:	2301      	movs	r3, #1
 8005e46:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8005e52:	2300      	movs	r3, #0
 8005e54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005e62:	2301      	movs	r3, #1
 8005e64:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005e66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005e6a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005e6c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005e70:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005e72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005e76:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005e82:	2300      	movs	r3, #0
 8005e84:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005e86:	f107 0308 	add.w	r3, r7, #8
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f7ff ff05 	bl	8005c9c <ETH_SetDMAConfig>
}
 8005e92:	bf00      	nop
 8005e94:	3798      	adds	r7, #152	@ 0x98
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
	...

08005e9c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b087      	sub	sp, #28
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	3305      	adds	r3, #5
 8005eac:	781b      	ldrb	r3, [r3, #0]
 8005eae:	021b      	lsls	r3, r3, #8
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	3204      	adds	r2, #4
 8005eb4:	7812      	ldrb	r2, [r2, #0]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	4b11      	ldr	r3, [pc, #68]	@ (8005f04 <ETH_MACAddressConfig+0x68>)
 8005ebe:	4413      	add	r3, r2
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	3303      	adds	r3, #3
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	061a      	lsls	r2, r3, #24
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	3302      	adds	r3, #2
 8005ed2:	781b      	ldrb	r3, [r3, #0]
 8005ed4:	041b      	lsls	r3, r3, #16
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3301      	adds	r3, #1
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	021b      	lsls	r3, r3, #8
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	7812      	ldrb	r2, [r2, #0]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	4b06      	ldr	r3, [pc, #24]	@ (8005f08 <ETH_MACAddressConfig+0x6c>)
 8005eee:	4413      	add	r3, r2
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	6013      	str	r3, [r2, #0]
}
 8005ef6:	bf00      	nop
 8005ef8:	371c      	adds	r7, #28
 8005efa:	46bd      	mov	sp, r7
 8005efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f00:	4770      	bx	lr
 8005f02:	bf00      	nop
 8005f04:	40028040 	.word	0x40028040
 8005f08:	40028044 	.word	0x40028044

08005f0c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b085      	sub	sp, #20
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005f14:	2300      	movs	r3, #0
 8005f16:	60fb      	str	r3, [r7, #12]
 8005f18:	e03e      	b.n	8005f98 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	68d9      	ldr	r1, [r3, #12]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	4613      	mov	r3, r2
 8005f22:	009b      	lsls	r3, r3, #2
 8005f24:	4413      	add	r3, r2
 8005f26:	00db      	lsls	r3, r3, #3
 8005f28:	440b      	add	r3, r1
 8005f2a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	2200      	movs	r2, #0
 8005f36:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	2200      	movs	r2, #0
 8005f42:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005f44:	68b9      	ldr	r1, [r7, #8]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	3206      	adds	r2, #6
 8005f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d80c      	bhi.n	8005f7c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68d9      	ldr	r1, [r3, #12]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	1c5a      	adds	r2, r3, #1
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	4413      	add	r3, r2
 8005f70:	00db      	lsls	r3, r3, #3
 8005f72:	440b      	add	r3, r1
 8005f74:	461a      	mov	r2, r3
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	60da      	str	r2, [r3, #12]
 8005f7a:	e004      	b.n	8005f86 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	461a      	mov	r2, r3
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	3301      	adds	r3, #1
 8005f96:	60fb      	str	r3, [r7, #12]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2b03      	cmp	r3, #3
 8005f9c:	d9bd      	bls.n	8005f1a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	68da      	ldr	r2, [r3, #12]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fb0:	611a      	str	r2, [r3, #16]
}
 8005fb2:	bf00      	nop
 8005fb4:	3714      	adds	r7, #20
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b085      	sub	sp, #20
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	60fb      	str	r3, [r7, #12]
 8005fca:	e048      	b.n	800605e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6919      	ldr	r1, [r3, #16]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	00db      	lsls	r3, r3, #3
 8005fda:	440b      	add	r3, r1
 8005fdc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	2200      	movs	r2, #0
 8005fee:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2200      	movs	r2, #0
 8006000:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006008:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8006022:	68b9      	ldr	r1, [r7, #8]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	3212      	adds	r2, #18
 800602a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2b02      	cmp	r3, #2
 8006032:	d80c      	bhi.n	800604e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6919      	ldr	r1, [r3, #16]
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	1c5a      	adds	r2, r3, #1
 800603c:	4613      	mov	r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	4413      	add	r3, r2
 8006042:	00db      	lsls	r3, r3, #3
 8006044:	440b      	add	r3, r1
 8006046:	461a      	mov	r2, r3
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	60da      	str	r2, [r3, #12]
 800604c:	e004      	b.n	8006058 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	461a      	mov	r2, r3
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	3301      	adds	r3, #1
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2b03      	cmp	r3, #3
 8006062:	d9b3      	bls.n	8005fcc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2200      	movs	r2, #0
 800607a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	691a      	ldr	r2, [r3, #16]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800608e:	60da      	str	r2, [r3, #12]
}
 8006090:	bf00      	nop
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 800609c:	b480      	push	{r7}
 800609e:	b091      	sub	sp, #68	@ 0x44
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	3318      	adds	r3, #24
 80060ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 80060ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80060b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b6:	691b      	ldr	r3, [r3, #16]
 80060b8:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80060ba:	2300      	movs	r3, #0
 80060bc:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80060be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80060c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060c6:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80060ce:	2300      	movs	r3, #0
 80060d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80060d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060de:	d007      	beq.n	80060f0 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80060e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060e4:	3304      	adds	r3, #4
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	4413      	add	r3, r2
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d001      	beq.n	80060f4 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80060f0:	2302      	movs	r3, #2
 80060f2:	e115      	b.n	8006320 <ETH_Prepare_Tx_Descriptors+0x284>
  }


  descnbr += 1U;
 80060f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f6:	3301      	adds	r3, #1
 80060f8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80060fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006102:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8006104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 800610c:	f023 031f 	bic.w	r3, r3, #31
 8006110:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006112:	6852      	ldr	r2, [r2, #4]
 8006114:	431a      	orrs	r2, r3
 8006116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006118:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d008      	beq.n	8006138 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8006126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	695b      	ldr	r3, [r3, #20]
 8006132:	431a      	orrs	r2, r3
 8006134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006136:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0320 	and.w	r3, r3, #32
 8006140:	2b00      	cmp	r3, #0
 8006142:	d008      	beq.n	8006156 <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8006144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	431a      	orrs	r2, r3
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0304 	and.w	r3, r3, #4
 800615e:	2b00      	cmp	r3, #0
 8006160:	d005      	beq.n	800616e <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8006162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800616a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800616e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006178:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800617a:	e084      	b.n	8006286 <ETH_Prepare_Tx_Descriptors+0x1ea>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800617c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006186:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d006      	beq.n	800619c <ETH_Prepare_Tx_Descriptors+0x100>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800618e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	e005      	b.n	80061a8 <ETH_Prepare_Tx_Descriptors+0x10c>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800619c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80061a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a6:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80061a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061aa:	3301      	adds	r3, #1
 80061ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061b0:	2b03      	cmp	r3, #3
 80061b2:	d902      	bls.n	80061ba <ETH_Prepare_Tx_Descriptors+0x11e>
 80061b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061b6:	3b04      	subs	r3, #4
 80061b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80061be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061c2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80061c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061d0:	d007      	beq.n	80061e2 <ETH_Prepare_Tx_Descriptors+0x146>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80061d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061d6:	3304      	adds	r3, #4
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d029      	beq.n	8006236 <ETH_Prepare_Tx_Descriptors+0x19a>
    {
      descidx = firstdescidx;
 80061e2:	6a3b      	ldr	r3, [r7, #32]
 80061e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80061e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80061ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061ee:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80061f0:	2300      	movs	r3, #0
 80061f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061f4:	e019      	b.n	800622a <ETH_Prepare_Tx_Descriptors+0x18e>
  __ASM volatile ("dmb 0xF":::"memory");
 80061f6:	f3bf 8f5f 	dmb	sy
}
 80061fa:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80061fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006206:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8006208:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800620a:	3301      	adds	r3, #1
 800620c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800620e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006210:	2b03      	cmp	r3, #3
 8006212:	d902      	bls.n	800621a <ETH_Prepare_Tx_Descriptors+0x17e>
 8006214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006216:	3b04      	subs	r3, #4
 8006218:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800621e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006222:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8006224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006226:	3301      	adds	r3, #1
 8006228:	63bb      	str	r3, [r7, #56]	@ 0x38
 800622a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800622c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800622e:	429a      	cmp	r2, r3
 8006230:	d3e1      	bcc.n	80061f6 <ETH_Prepare_Tx_Descriptors+0x15a>
      }

      return HAL_ETH_ERROR_BUSY;
 8006232:	2302      	movs	r3, #2
 8006234:	e074      	b.n	8006320 <ETH_Prepare_Tx_Descriptors+0x284>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8006236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800623e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006240:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8006242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006244:	3301      	adds	r3, #1
 8006246:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8006248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 800624e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	461a      	mov	r2, r3
 8006254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006256:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8006258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8006260:	f023 031f 	bic.w	r3, r3, #31
 8006264:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006266:	6852      	ldr	r2, [r2, #4]
 8006268:	431a      	orrs	r2, r3
 800626a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626c:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 800626e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006270:	3301      	adds	r3, #1
 8006272:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8006274:	f3bf 8f5f 	dmb	sy
}
 8006278:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800627a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006284:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8006286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	2b00      	cmp	r3, #0
 800628c:	f47f af76 	bne.w	800617c <ETH_Prepare_Tx_Descriptors+0xe0>
  }

  if (ItMode != ((uint32_t)RESET))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d006      	beq.n	80062a4 <ETH_Prepare_Tx_Descriptors+0x208>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8006296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800629e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	e005      	b.n	80062b0 <ETH_Prepare_Tx_Descriptors+0x214>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80062a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80062ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ae:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80062b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80062b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ba:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80062bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062be:	6a3a      	ldr	r2, [r7, #32]
 80062c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062c4:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80062c6:	f3bf 8f5f 	dmb	sy
}
 80062ca:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80062cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80062d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d6:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80062d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062e0:	3304      	adds	r3, #4
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	440b      	add	r3, r1
 80062e6:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80062e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80062ec:	611a      	str	r2, [r3, #16]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80062ee:	f3ef 8310 	mrs	r3, PRIMASK
 80062f2:	613b      	str	r3, [r7, #16]
  return(result);
 80062f4:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80062f6:	61fb      	str	r3, [r7, #28]
 80062f8:	2301      	movs	r3, #1
 80062fa:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f383 8810 	msr	PRIMASK, r3
}
 8006302:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8006304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006306:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800630a:	4413      	add	r3, r2
 800630c:	1c5a      	adds	r2, r3, #1
 800630e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006310:	629a      	str	r2, [r3, #40]	@ 0x28
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006316:	69bb      	ldr	r3, [r7, #24]
 8006318:	f383 8810 	msr	PRIMASK, r3
}
 800631c:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3744      	adds	r7, #68	@ 0x44
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800632c:	b480      	push	{r7}
 800632e:	b089      	sub	sp, #36	@ 0x24
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006336:	2300      	movs	r3, #0
 8006338:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800633a:	2300      	movs	r3, #0
 800633c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800633e:	2300      	movs	r3, #0
 8006340:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006342:	2300      	movs	r3, #0
 8006344:	61fb      	str	r3, [r7, #28]
 8006346:	e16b      	b.n	8006620 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006348:	2201      	movs	r2, #1
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	fa02 f303 	lsl.w	r3, r2, r3
 8006350:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	4013      	ands	r3, r2
 800635a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800635c:	693a      	ldr	r2, [r7, #16]
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	429a      	cmp	r2, r3
 8006362:	f040 815a 	bne.w	800661a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	f003 0303 	and.w	r3, r3, #3
 800636e:	2b01      	cmp	r3, #1
 8006370:	d005      	beq.n	800637e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800637a:	2b02      	cmp	r3, #2
 800637c:	d130      	bne.n	80063e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	005b      	lsls	r3, r3, #1
 8006388:	2203      	movs	r2, #3
 800638a:	fa02 f303 	lsl.w	r3, r2, r3
 800638e:	43db      	mvns	r3, r3
 8006390:	69ba      	ldr	r2, [r7, #24]
 8006392:	4013      	ands	r3, r2
 8006394:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	68da      	ldr	r2, [r3, #12]
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	005b      	lsls	r3, r3, #1
 800639e:	fa02 f303 	lsl.w	r3, r2, r3
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	69ba      	ldr	r2, [r7, #24]
 80063ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063b4:	2201      	movs	r2, #1
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	fa02 f303 	lsl.w	r3, r2, r3
 80063bc:	43db      	mvns	r3, r3
 80063be:	69ba      	ldr	r2, [r7, #24]
 80063c0:	4013      	ands	r3, r2
 80063c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 0201 	and.w	r2, r3, #1
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	fa02 f303 	lsl.w	r3, r2, r3
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	69ba      	ldr	r2, [r7, #24]
 80063de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f003 0303 	and.w	r3, r3, #3
 80063e8:	2b03      	cmp	r3, #3
 80063ea:	d017      	beq.n	800641c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	005b      	lsls	r3, r3, #1
 80063f6:	2203      	movs	r2, #3
 80063f8:	fa02 f303 	lsl.w	r3, r2, r3
 80063fc:	43db      	mvns	r3, r3
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	4013      	ands	r3, r2
 8006402:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	689a      	ldr	r2, [r3, #8]
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	fa02 f303 	lsl.w	r3, r2, r3
 8006410:	69ba      	ldr	r2, [r7, #24]
 8006412:	4313      	orrs	r3, r2
 8006414:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	69ba      	ldr	r2, [r7, #24]
 800641a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f003 0303 	and.w	r3, r3, #3
 8006424:	2b02      	cmp	r3, #2
 8006426:	d123      	bne.n	8006470 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	08da      	lsrs	r2, r3, #3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3208      	adds	r2, #8
 8006430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006434:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	f003 0307 	and.w	r3, r3, #7
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	220f      	movs	r2, #15
 8006440:	fa02 f303 	lsl.w	r3, r2, r3
 8006444:	43db      	mvns	r3, r3
 8006446:	69ba      	ldr	r2, [r7, #24]
 8006448:	4013      	ands	r3, r2
 800644a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	691a      	ldr	r2, [r3, #16]
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	f003 0307 	and.w	r3, r3, #7
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	fa02 f303 	lsl.w	r3, r2, r3
 800645c:	69ba      	ldr	r2, [r7, #24]
 800645e:	4313      	orrs	r3, r2
 8006460:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	08da      	lsrs	r2, r3, #3
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	3208      	adds	r2, #8
 800646a:	69b9      	ldr	r1, [r7, #24]
 800646c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	005b      	lsls	r3, r3, #1
 800647a:	2203      	movs	r2, #3
 800647c:	fa02 f303 	lsl.w	r3, r2, r3
 8006480:	43db      	mvns	r3, r3
 8006482:	69ba      	ldr	r2, [r7, #24]
 8006484:	4013      	ands	r3, r2
 8006486:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f003 0203 	and.w	r2, r3, #3
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	005b      	lsls	r3, r3, #1
 8006494:	fa02 f303 	lsl.w	r3, r2, r3
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	4313      	orrs	r3, r2
 800649c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 80b4 	beq.w	800661a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064b2:	2300      	movs	r3, #0
 80064b4:	60fb      	str	r3, [r7, #12]
 80064b6:	4b60      	ldr	r3, [pc, #384]	@ (8006638 <HAL_GPIO_Init+0x30c>)
 80064b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ba:	4a5f      	ldr	r2, [pc, #380]	@ (8006638 <HAL_GPIO_Init+0x30c>)
 80064bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80064c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80064c2:	4b5d      	ldr	r3, [pc, #372]	@ (8006638 <HAL_GPIO_Init+0x30c>)
 80064c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064ca:	60fb      	str	r3, [r7, #12]
 80064cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064ce:	4a5b      	ldr	r2, [pc, #364]	@ (800663c <HAL_GPIO_Init+0x310>)
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	089b      	lsrs	r3, r3, #2
 80064d4:	3302      	adds	r3, #2
 80064d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	f003 0303 	and.w	r3, r3, #3
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	220f      	movs	r2, #15
 80064e6:	fa02 f303 	lsl.w	r3, r2, r3
 80064ea:	43db      	mvns	r3, r3
 80064ec:	69ba      	ldr	r2, [r7, #24]
 80064ee:	4013      	ands	r3, r2
 80064f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a52      	ldr	r2, [pc, #328]	@ (8006640 <HAL_GPIO_Init+0x314>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d02b      	beq.n	8006552 <HAL_GPIO_Init+0x226>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a51      	ldr	r2, [pc, #324]	@ (8006644 <HAL_GPIO_Init+0x318>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d025      	beq.n	800654e <HAL_GPIO_Init+0x222>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a50      	ldr	r2, [pc, #320]	@ (8006648 <HAL_GPIO_Init+0x31c>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d01f      	beq.n	800654a <HAL_GPIO_Init+0x21e>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a4f      	ldr	r2, [pc, #316]	@ (800664c <HAL_GPIO_Init+0x320>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d019      	beq.n	8006546 <HAL_GPIO_Init+0x21a>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a4e      	ldr	r2, [pc, #312]	@ (8006650 <HAL_GPIO_Init+0x324>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d013      	beq.n	8006542 <HAL_GPIO_Init+0x216>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a4d      	ldr	r2, [pc, #308]	@ (8006654 <HAL_GPIO_Init+0x328>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d00d      	beq.n	800653e <HAL_GPIO_Init+0x212>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a4c      	ldr	r2, [pc, #304]	@ (8006658 <HAL_GPIO_Init+0x32c>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d007      	beq.n	800653a <HAL_GPIO_Init+0x20e>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a4b      	ldr	r2, [pc, #300]	@ (800665c <HAL_GPIO_Init+0x330>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d101      	bne.n	8006536 <HAL_GPIO_Init+0x20a>
 8006532:	2307      	movs	r3, #7
 8006534:	e00e      	b.n	8006554 <HAL_GPIO_Init+0x228>
 8006536:	2308      	movs	r3, #8
 8006538:	e00c      	b.n	8006554 <HAL_GPIO_Init+0x228>
 800653a:	2306      	movs	r3, #6
 800653c:	e00a      	b.n	8006554 <HAL_GPIO_Init+0x228>
 800653e:	2305      	movs	r3, #5
 8006540:	e008      	b.n	8006554 <HAL_GPIO_Init+0x228>
 8006542:	2304      	movs	r3, #4
 8006544:	e006      	b.n	8006554 <HAL_GPIO_Init+0x228>
 8006546:	2303      	movs	r3, #3
 8006548:	e004      	b.n	8006554 <HAL_GPIO_Init+0x228>
 800654a:	2302      	movs	r3, #2
 800654c:	e002      	b.n	8006554 <HAL_GPIO_Init+0x228>
 800654e:	2301      	movs	r3, #1
 8006550:	e000      	b.n	8006554 <HAL_GPIO_Init+0x228>
 8006552:	2300      	movs	r3, #0
 8006554:	69fa      	ldr	r2, [r7, #28]
 8006556:	f002 0203 	and.w	r2, r2, #3
 800655a:	0092      	lsls	r2, r2, #2
 800655c:	4093      	lsls	r3, r2
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	4313      	orrs	r3, r2
 8006562:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006564:	4935      	ldr	r1, [pc, #212]	@ (800663c <HAL_GPIO_Init+0x310>)
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	089b      	lsrs	r3, r3, #2
 800656a:	3302      	adds	r3, #2
 800656c:	69ba      	ldr	r2, [r7, #24]
 800656e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006572:	4b3b      	ldr	r3, [pc, #236]	@ (8006660 <HAL_GPIO_Init+0x334>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	43db      	mvns	r3, r3
 800657c:	69ba      	ldr	r2, [r7, #24]
 800657e:	4013      	ands	r3, r2
 8006580:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d003      	beq.n	8006596 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800658e:	69ba      	ldr	r2, [r7, #24]
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	4313      	orrs	r3, r2
 8006594:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006596:	4a32      	ldr	r2, [pc, #200]	@ (8006660 <HAL_GPIO_Init+0x334>)
 8006598:	69bb      	ldr	r3, [r7, #24]
 800659a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800659c:	4b30      	ldr	r3, [pc, #192]	@ (8006660 <HAL_GPIO_Init+0x334>)
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	43db      	mvns	r3, r3
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	4013      	ands	r3, r2
 80065aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d003      	beq.n	80065c0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80065b8:	69ba      	ldr	r2, [r7, #24]
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	4313      	orrs	r3, r2
 80065be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80065c0:	4a27      	ldr	r2, [pc, #156]	@ (8006660 <HAL_GPIO_Init+0x334>)
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80065c6:	4b26      	ldr	r3, [pc, #152]	@ (8006660 <HAL_GPIO_Init+0x334>)
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	43db      	mvns	r3, r3
 80065d0:	69ba      	ldr	r2, [r7, #24]
 80065d2:	4013      	ands	r3, r2
 80065d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d003      	beq.n	80065ea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80065e2:	69ba      	ldr	r2, [r7, #24]
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	4313      	orrs	r3, r2
 80065e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80065ea:	4a1d      	ldr	r2, [pc, #116]	@ (8006660 <HAL_GPIO_Init+0x334>)
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80065f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006660 <HAL_GPIO_Init+0x334>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	43db      	mvns	r3, r3
 80065fa:	69ba      	ldr	r2, [r7, #24]
 80065fc:	4013      	ands	r3, r2
 80065fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006608:	2b00      	cmp	r3, #0
 800660a:	d003      	beq.n	8006614 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800660c:	69ba      	ldr	r2, [r7, #24]
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	4313      	orrs	r3, r2
 8006612:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006614:	4a12      	ldr	r2, [pc, #72]	@ (8006660 <HAL_GPIO_Init+0x334>)
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	3301      	adds	r3, #1
 800661e:	61fb      	str	r3, [r7, #28]
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	2b0f      	cmp	r3, #15
 8006624:	f67f ae90 	bls.w	8006348 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006628:	bf00      	nop
 800662a:	bf00      	nop
 800662c:	3724      	adds	r7, #36	@ 0x24
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	40023800 	.word	0x40023800
 800663c:	40013800 	.word	0x40013800
 8006640:	40020000 	.word	0x40020000
 8006644:	40020400 	.word	0x40020400
 8006648:	40020800 	.word	0x40020800
 800664c:	40020c00 	.word	0x40020c00
 8006650:	40021000 	.word	0x40021000
 8006654:	40021400 	.word	0x40021400
 8006658:	40021800 	.word	0x40021800
 800665c:	40021c00 	.word	0x40021c00
 8006660:	40013c00 	.word	0x40013c00

08006664 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006664:	b480      	push	{r7}
 8006666:	b085      	sub	sp, #20
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	460b      	mov	r3, r1
 800666e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	691a      	ldr	r2, [r3, #16]
 8006674:	887b      	ldrh	r3, [r7, #2]
 8006676:	4013      	ands	r3, r2
 8006678:	2b00      	cmp	r3, #0
 800667a:	d002      	beq.n	8006682 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800667c:	2301      	movs	r3, #1
 800667e:	73fb      	strb	r3, [r7, #15]
 8006680:	e001      	b.n	8006686 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006682:	2300      	movs	r3, #0
 8006684:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006686:	7bfb      	ldrb	r3, [r7, #15]
}
 8006688:	4618      	mov	r0, r3
 800668a:	3714      	adds	r7, #20
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	460b      	mov	r3, r1
 800669e:	807b      	strh	r3, [r7, #2]
 80066a0:	4613      	mov	r3, r2
 80066a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80066a4:	787b      	ldrb	r3, [r7, #1]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d003      	beq.n	80066b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80066aa:	887a      	ldrh	r2, [r7, #2]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80066b0:	e003      	b.n	80066ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80066b2:	887b      	ldrh	r3, [r7, #2]
 80066b4:	041a      	lsls	r2, r3, #16
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	619a      	str	r2, [r3, #24]
}
 80066ba:	bf00      	nop
 80066bc:	370c      	adds	r7, #12
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr

080066c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b085      	sub	sp, #20
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
 80066ce:	460b      	mov	r3, r1
 80066d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	695b      	ldr	r3, [r3, #20]
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80066d8:	887a      	ldrh	r2, [r7, #2]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	4013      	ands	r3, r2
 80066de:	041a      	lsls	r2, r3, #16
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	43d9      	mvns	r1, r3
 80066e4:	887b      	ldrh	r3, [r7, #2]
 80066e6:	400b      	ands	r3, r1
 80066e8:	431a      	orrs	r2, r3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	619a      	str	r2, [r3, #24]
}
 80066ee:	bf00      	nop
 80066f0:	3714      	adds	r7, #20
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
	...

080066fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b082      	sub	sp, #8
 8006700:	af00      	add	r7, sp, #0
 8006702:	4603      	mov	r3, r0
 8006704:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006706:	4b08      	ldr	r3, [pc, #32]	@ (8006728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006708:	695a      	ldr	r2, [r3, #20]
 800670a:	88fb      	ldrh	r3, [r7, #6]
 800670c:	4013      	ands	r3, r2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d006      	beq.n	8006720 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006712:	4a05      	ldr	r2, [pc, #20]	@ (8006728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006714:	88fb      	ldrh	r3, [r7, #6]
 8006716:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006718:	88fb      	ldrh	r3, [r7, #6]
 800671a:	4618      	mov	r0, r3
 800671c:	f7fc fbac 	bl	8002e78 <HAL_GPIO_EXTI_Callback>
  }
}
 8006720:	bf00      	nop
 8006722:	3708      	adds	r7, #8
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	40013c00 	.word	0x40013c00

0800672c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b086      	sub	sp, #24
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d101      	bne.n	800673e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e267      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f003 0301 	and.w	r3, r3, #1
 8006746:	2b00      	cmp	r3, #0
 8006748:	d075      	beq.n	8006836 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800674a:	4b88      	ldr	r3, [pc, #544]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f003 030c 	and.w	r3, r3, #12
 8006752:	2b04      	cmp	r3, #4
 8006754:	d00c      	beq.n	8006770 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006756:	4b85      	ldr	r3, [pc, #532]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800675e:	2b08      	cmp	r3, #8
 8006760:	d112      	bne.n	8006788 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006762:	4b82      	ldr	r3, [pc, #520]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800676a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800676e:	d10b      	bne.n	8006788 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006770:	4b7e      	ldr	r3, [pc, #504]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d05b      	beq.n	8006834 <HAL_RCC_OscConfig+0x108>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d157      	bne.n	8006834 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e242      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006790:	d106      	bne.n	80067a0 <HAL_RCC_OscConfig+0x74>
 8006792:	4b76      	ldr	r3, [pc, #472]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a75      	ldr	r2, [pc, #468]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800679c:	6013      	str	r3, [r2, #0]
 800679e:	e01d      	b.n	80067dc <HAL_RCC_OscConfig+0xb0>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80067a8:	d10c      	bne.n	80067c4 <HAL_RCC_OscConfig+0x98>
 80067aa:	4b70      	ldr	r3, [pc, #448]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a6f      	ldr	r2, [pc, #444]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80067b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80067b4:	6013      	str	r3, [r2, #0]
 80067b6:	4b6d      	ldr	r3, [pc, #436]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a6c      	ldr	r2, [pc, #432]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80067bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067c0:	6013      	str	r3, [r2, #0]
 80067c2:	e00b      	b.n	80067dc <HAL_RCC_OscConfig+0xb0>
 80067c4:	4b69      	ldr	r3, [pc, #420]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a68      	ldr	r2, [pc, #416]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80067ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067ce:	6013      	str	r3, [r2, #0]
 80067d0:	4b66      	ldr	r3, [pc, #408]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a65      	ldr	r2, [pc, #404]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80067d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d013      	beq.n	800680c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067e4:	f7fd f9f4 	bl	8003bd0 <HAL_GetTick>
 80067e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ea:	e008      	b.n	80067fe <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067ec:	f7fd f9f0 	bl	8003bd0 <HAL_GetTick>
 80067f0:	4602      	mov	r2, r0
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	2b64      	cmp	r3, #100	@ 0x64
 80067f8:	d901      	bls.n	80067fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80067fa:	2303      	movs	r3, #3
 80067fc:	e207      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067fe:	4b5b      	ldr	r3, [pc, #364]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d0f0      	beq.n	80067ec <HAL_RCC_OscConfig+0xc0>
 800680a:	e014      	b.n	8006836 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800680c:	f7fd f9e0 	bl	8003bd0 <HAL_GetTick>
 8006810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006812:	e008      	b.n	8006826 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006814:	f7fd f9dc 	bl	8003bd0 <HAL_GetTick>
 8006818:	4602      	mov	r2, r0
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	2b64      	cmp	r3, #100	@ 0x64
 8006820:	d901      	bls.n	8006826 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e1f3      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006826:	4b51      	ldr	r3, [pc, #324]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1f0      	bne.n	8006814 <HAL_RCC_OscConfig+0xe8>
 8006832:	e000      	b.n	8006836 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006834:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f003 0302 	and.w	r3, r3, #2
 800683e:	2b00      	cmp	r3, #0
 8006840:	d063      	beq.n	800690a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006842:	4b4a      	ldr	r3, [pc, #296]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f003 030c 	and.w	r3, r3, #12
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00b      	beq.n	8006866 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800684e:	4b47      	ldr	r3, [pc, #284]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006856:	2b08      	cmp	r3, #8
 8006858:	d11c      	bne.n	8006894 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800685a:	4b44      	ldr	r3, [pc, #272]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006862:	2b00      	cmp	r3, #0
 8006864:	d116      	bne.n	8006894 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006866:	4b41      	ldr	r3, [pc, #260]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0302 	and.w	r3, r3, #2
 800686e:	2b00      	cmp	r3, #0
 8006870:	d005      	beq.n	800687e <HAL_RCC_OscConfig+0x152>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	2b01      	cmp	r3, #1
 8006878:	d001      	beq.n	800687e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e1c7      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800687e:	4b3b      	ldr	r3, [pc, #236]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	00db      	lsls	r3, r3, #3
 800688c:	4937      	ldr	r1, [pc, #220]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 800688e:	4313      	orrs	r3, r2
 8006890:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006892:	e03a      	b.n	800690a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d020      	beq.n	80068de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800689c:	4b34      	ldr	r3, [pc, #208]	@ (8006970 <HAL_RCC_OscConfig+0x244>)
 800689e:	2201      	movs	r2, #1
 80068a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a2:	f7fd f995 	bl	8003bd0 <HAL_GetTick>
 80068a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068a8:	e008      	b.n	80068bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068aa:	f7fd f991 	bl	8003bd0 <HAL_GetTick>
 80068ae:	4602      	mov	r2, r0
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d901      	bls.n	80068bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068b8:	2303      	movs	r3, #3
 80068ba:	e1a8      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068bc:	4b2b      	ldr	r3, [pc, #172]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0302 	and.w	r3, r3, #2
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d0f0      	beq.n	80068aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068c8:	4b28      	ldr	r3, [pc, #160]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	00db      	lsls	r3, r3, #3
 80068d6:	4925      	ldr	r1, [pc, #148]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 80068d8:	4313      	orrs	r3, r2
 80068da:	600b      	str	r3, [r1, #0]
 80068dc:	e015      	b.n	800690a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068de:	4b24      	ldr	r3, [pc, #144]	@ (8006970 <HAL_RCC_OscConfig+0x244>)
 80068e0:	2200      	movs	r2, #0
 80068e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e4:	f7fd f974 	bl	8003bd0 <HAL_GetTick>
 80068e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068ec:	f7fd f970 	bl	8003bd0 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e187      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068fe:	4b1b      	ldr	r3, [pc, #108]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1f0      	bne.n	80068ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0308 	and.w	r3, r3, #8
 8006912:	2b00      	cmp	r3, #0
 8006914:	d036      	beq.n	8006984 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d016      	beq.n	800694c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800691e:	4b15      	ldr	r3, [pc, #84]	@ (8006974 <HAL_RCC_OscConfig+0x248>)
 8006920:	2201      	movs	r2, #1
 8006922:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006924:	f7fd f954 	bl	8003bd0 <HAL_GetTick>
 8006928:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800692a:	e008      	b.n	800693e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800692c:	f7fd f950 	bl	8003bd0 <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	2b02      	cmp	r3, #2
 8006938:	d901      	bls.n	800693e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800693a:	2303      	movs	r3, #3
 800693c:	e167      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800693e:	4b0b      	ldr	r3, [pc, #44]	@ (800696c <HAL_RCC_OscConfig+0x240>)
 8006940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d0f0      	beq.n	800692c <HAL_RCC_OscConfig+0x200>
 800694a:	e01b      	b.n	8006984 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800694c:	4b09      	ldr	r3, [pc, #36]	@ (8006974 <HAL_RCC_OscConfig+0x248>)
 800694e:	2200      	movs	r2, #0
 8006950:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006952:	f7fd f93d 	bl	8003bd0 <HAL_GetTick>
 8006956:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006958:	e00e      	b.n	8006978 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800695a:	f7fd f939 	bl	8003bd0 <HAL_GetTick>
 800695e:	4602      	mov	r2, r0
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	2b02      	cmp	r3, #2
 8006966:	d907      	bls.n	8006978 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e150      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
 800696c:	40023800 	.word	0x40023800
 8006970:	42470000 	.word	0x42470000
 8006974:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006978:	4b88      	ldr	r3, [pc, #544]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 800697a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800697c:	f003 0302 	and.w	r3, r3, #2
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1ea      	bne.n	800695a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 0304 	and.w	r3, r3, #4
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 8097 	beq.w	8006ac0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006992:	2300      	movs	r3, #0
 8006994:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006996:	4b81      	ldr	r3, [pc, #516]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10f      	bne.n	80069c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069a2:	2300      	movs	r3, #0
 80069a4:	60bb      	str	r3, [r7, #8]
 80069a6:	4b7d      	ldr	r3, [pc, #500]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 80069a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069aa:	4a7c      	ldr	r2, [pc, #496]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 80069ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80069b2:	4b7a      	ldr	r3, [pc, #488]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 80069b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069ba:	60bb      	str	r3, [r7, #8]
 80069bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069be:	2301      	movs	r3, #1
 80069c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069c2:	4b77      	ldr	r3, [pc, #476]	@ (8006ba0 <HAL_RCC_OscConfig+0x474>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d118      	bne.n	8006a00 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069ce:	4b74      	ldr	r3, [pc, #464]	@ (8006ba0 <HAL_RCC_OscConfig+0x474>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a73      	ldr	r2, [pc, #460]	@ (8006ba0 <HAL_RCC_OscConfig+0x474>)
 80069d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069da:	f7fd f8f9 	bl	8003bd0 <HAL_GetTick>
 80069de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069e0:	e008      	b.n	80069f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069e2:	f7fd f8f5 	bl	8003bd0 <HAL_GetTick>
 80069e6:	4602      	mov	r2, r0
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	1ad3      	subs	r3, r2, r3
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d901      	bls.n	80069f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e10c      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069f4:	4b6a      	ldr	r3, [pc, #424]	@ (8006ba0 <HAL_RCC_OscConfig+0x474>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d0f0      	beq.n	80069e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d106      	bne.n	8006a16 <HAL_RCC_OscConfig+0x2ea>
 8006a08:	4b64      	ldr	r3, [pc, #400]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a0c:	4a63      	ldr	r2, [pc, #396]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a0e:	f043 0301 	orr.w	r3, r3, #1
 8006a12:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a14:	e01c      	b.n	8006a50 <HAL_RCC_OscConfig+0x324>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	2b05      	cmp	r3, #5
 8006a1c:	d10c      	bne.n	8006a38 <HAL_RCC_OscConfig+0x30c>
 8006a1e:	4b5f      	ldr	r3, [pc, #380]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a22:	4a5e      	ldr	r2, [pc, #376]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a24:	f043 0304 	orr.w	r3, r3, #4
 8006a28:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a2a:	4b5c      	ldr	r3, [pc, #368]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a2e:	4a5b      	ldr	r2, [pc, #364]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a30:	f043 0301 	orr.w	r3, r3, #1
 8006a34:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a36:	e00b      	b.n	8006a50 <HAL_RCC_OscConfig+0x324>
 8006a38:	4b58      	ldr	r3, [pc, #352]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a3c:	4a57      	ldr	r2, [pc, #348]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a3e:	f023 0301 	bic.w	r3, r3, #1
 8006a42:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a44:	4b55      	ldr	r3, [pc, #340]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a48:	4a54      	ldr	r2, [pc, #336]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a4a:	f023 0304 	bic.w	r3, r3, #4
 8006a4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d015      	beq.n	8006a84 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a58:	f7fd f8ba 	bl	8003bd0 <HAL_GetTick>
 8006a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a5e:	e00a      	b.n	8006a76 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a60:	f7fd f8b6 	bl	8003bd0 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d901      	bls.n	8006a76 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a72:	2303      	movs	r3, #3
 8006a74:	e0cb      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a76:	4b49      	ldr	r3, [pc, #292]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a7a:	f003 0302 	and.w	r3, r3, #2
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d0ee      	beq.n	8006a60 <HAL_RCC_OscConfig+0x334>
 8006a82:	e014      	b.n	8006aae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a84:	f7fd f8a4 	bl	8003bd0 <HAL_GetTick>
 8006a88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a8a:	e00a      	b.n	8006aa2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a8c:	f7fd f8a0 	bl	8003bd0 <HAL_GetTick>
 8006a90:	4602      	mov	r2, r0
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	1ad3      	subs	r3, r2, r3
 8006a96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d901      	bls.n	8006aa2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e0b5      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006aa2:	4b3e      	ldr	r3, [pc, #248]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aa6:	f003 0302 	and.w	r3, r3, #2
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d1ee      	bne.n	8006a8c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006aae:	7dfb      	ldrb	r3, [r7, #23]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d105      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ab4:	4b39      	ldr	r3, [pc, #228]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab8:	4a38      	ldr	r2, [pc, #224]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006aba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006abe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	699b      	ldr	r3, [r3, #24]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	f000 80a1 	beq.w	8006c0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006aca:	4b34      	ldr	r3, [pc, #208]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f003 030c 	and.w	r3, r3, #12
 8006ad2:	2b08      	cmp	r3, #8
 8006ad4:	d05c      	beq.n	8006b90 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	699b      	ldr	r3, [r3, #24]
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d141      	bne.n	8006b62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ade:	4b31      	ldr	r3, [pc, #196]	@ (8006ba4 <HAL_RCC_OscConfig+0x478>)
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae4:	f7fd f874 	bl	8003bd0 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aea:	e008      	b.n	8006afe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006aec:	f7fd f870 	bl	8003bd0 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b02      	cmp	r3, #2
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e087      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006afe:	4b27      	ldr	r3, [pc, #156]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d1f0      	bne.n	8006aec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	69da      	ldr	r2, [r3, #28]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6a1b      	ldr	r3, [r3, #32]
 8006b12:	431a      	orrs	r2, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b18:	019b      	lsls	r3, r3, #6
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b20:	085b      	lsrs	r3, r3, #1
 8006b22:	3b01      	subs	r3, #1
 8006b24:	041b      	lsls	r3, r3, #16
 8006b26:	431a      	orrs	r2, r3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b2c:	061b      	lsls	r3, r3, #24
 8006b2e:	491b      	ldr	r1, [pc, #108]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006b30:	4313      	orrs	r3, r2
 8006b32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b34:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba4 <HAL_RCC_OscConfig+0x478>)
 8006b36:	2201      	movs	r2, #1
 8006b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b3a:	f7fd f849 	bl	8003bd0 <HAL_GetTick>
 8006b3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b40:	e008      	b.n	8006b54 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b42:	f7fd f845 	bl	8003bd0 <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	2b02      	cmp	r3, #2
 8006b4e:	d901      	bls.n	8006b54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b50:	2303      	movs	r3, #3
 8006b52:	e05c      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b54:	4b11      	ldr	r3, [pc, #68]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d0f0      	beq.n	8006b42 <HAL_RCC_OscConfig+0x416>
 8006b60:	e054      	b.n	8006c0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b62:	4b10      	ldr	r3, [pc, #64]	@ (8006ba4 <HAL_RCC_OscConfig+0x478>)
 8006b64:	2200      	movs	r2, #0
 8006b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b68:	f7fd f832 	bl	8003bd0 <HAL_GetTick>
 8006b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b6e:	e008      	b.n	8006b82 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b70:	f7fd f82e 	bl	8003bd0 <HAL_GetTick>
 8006b74:	4602      	mov	r2, r0
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	2b02      	cmp	r3, #2
 8006b7c:	d901      	bls.n	8006b82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e045      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b82:	4b06      	ldr	r3, [pc, #24]	@ (8006b9c <HAL_RCC_OscConfig+0x470>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1f0      	bne.n	8006b70 <HAL_RCC_OscConfig+0x444>
 8006b8e:	e03d      	b.n	8006c0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	699b      	ldr	r3, [r3, #24]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d107      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e038      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
 8006b9c:	40023800 	.word	0x40023800
 8006ba0:	40007000 	.word	0x40007000
 8006ba4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8006c18 <HAL_RCC_OscConfig+0x4ec>)
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d028      	beq.n	8006c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d121      	bne.n	8006c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d11a      	bne.n	8006c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006bd8:	4013      	ands	r3, r2
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006bde:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d111      	bne.n	8006c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bee:	085b      	lsrs	r3, r3, #1
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d107      	bne.n	8006c08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d001      	beq.n	8006c0c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e000      	b.n	8006c0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3718      	adds	r7, #24
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	40023800 	.word	0x40023800

08006c1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d101      	bne.n	8006c30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	e0cc      	b.n	8006dca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c30:	4b68      	ldr	r3, [pc, #416]	@ (8006dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f003 0307 	and.w	r3, r3, #7
 8006c38:	683a      	ldr	r2, [r7, #0]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d90c      	bls.n	8006c58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c3e:	4b65      	ldr	r3, [pc, #404]	@ (8006dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c40:	683a      	ldr	r2, [r7, #0]
 8006c42:	b2d2      	uxtb	r2, r2
 8006c44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c46:	4b63      	ldr	r3, [pc, #396]	@ (8006dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0307 	and.w	r3, r3, #7
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d001      	beq.n	8006c58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e0b8      	b.n	8006dca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0302 	and.w	r3, r3, #2
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d020      	beq.n	8006ca6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 0304 	and.w	r3, r3, #4
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d005      	beq.n	8006c7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c70:	4b59      	ldr	r3, [pc, #356]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	4a58      	ldr	r2, [pc, #352]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c76:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c7a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0308 	and.w	r3, r3, #8
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d005      	beq.n	8006c94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c88:	4b53      	ldr	r3, [pc, #332]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	4a52      	ldr	r2, [pc, #328]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c8e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c94:	4b50      	ldr	r3, [pc, #320]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	494d      	ldr	r1, [pc, #308]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d044      	beq.n	8006d3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	2b01      	cmp	r3, #1
 8006cb8:	d107      	bne.n	8006cca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cba:	4b47      	ldr	r3, [pc, #284]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d119      	bne.n	8006cfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e07f      	b.n	8006dca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	d003      	beq.n	8006cda <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cd6:	2b03      	cmp	r3, #3
 8006cd8:	d107      	bne.n	8006cea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cda:	4b3f      	ldr	r3, [pc, #252]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d109      	bne.n	8006cfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e06f      	b.n	8006dca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cea:	4b3b      	ldr	r3, [pc, #236]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f003 0302 	and.w	r3, r3, #2
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e067      	b.n	8006dca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cfa:	4b37      	ldr	r3, [pc, #220]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	f023 0203 	bic.w	r2, r3, #3
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	4934      	ldr	r1, [pc, #208]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d0c:	f7fc ff60 	bl	8003bd0 <HAL_GetTick>
 8006d10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d12:	e00a      	b.n	8006d2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d14:	f7fc ff5c 	bl	8003bd0 <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d901      	bls.n	8006d2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e04f      	b.n	8006dca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d2a:	4b2b      	ldr	r3, [pc, #172]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f003 020c 	and.w	r2, r3, #12
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	009b      	lsls	r3, r3, #2
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d1eb      	bne.n	8006d14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d3c:	4b25      	ldr	r3, [pc, #148]	@ (8006dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 0307 	and.w	r3, r3, #7
 8006d44:	683a      	ldr	r2, [r7, #0]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d20c      	bcs.n	8006d64 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d4a:	4b22      	ldr	r3, [pc, #136]	@ (8006dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	b2d2      	uxtb	r2, r2
 8006d50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d52:	4b20      	ldr	r3, [pc, #128]	@ (8006dd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 0307 	and.w	r3, r3, #7
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d001      	beq.n	8006d64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e032      	b.n	8006dca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0304 	and.w	r3, r3, #4
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d008      	beq.n	8006d82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d70:	4b19      	ldr	r3, [pc, #100]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	4916      	ldr	r1, [pc, #88]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f003 0308 	and.w	r3, r3, #8
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d009      	beq.n	8006da2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d8e:	4b12      	ldr	r3, [pc, #72]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	00db      	lsls	r3, r3, #3
 8006d9c:	490e      	ldr	r1, [pc, #56]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006da2:	f000 f821 	bl	8006de8 <HAL_RCC_GetSysClockFreq>
 8006da6:	4602      	mov	r2, r0
 8006da8:	4b0b      	ldr	r3, [pc, #44]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	091b      	lsrs	r3, r3, #4
 8006dae:	f003 030f 	and.w	r3, r3, #15
 8006db2:	490a      	ldr	r1, [pc, #40]	@ (8006ddc <HAL_RCC_ClockConfig+0x1c0>)
 8006db4:	5ccb      	ldrb	r3, [r1, r3]
 8006db6:	fa22 f303 	lsr.w	r3, r2, r3
 8006dba:	4a09      	ldr	r2, [pc, #36]	@ (8006de0 <HAL_RCC_ClockConfig+0x1c4>)
 8006dbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006dbe:	4b09      	ldr	r3, [pc, #36]	@ (8006de4 <HAL_RCC_ClockConfig+0x1c8>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7fc fa5e 	bl	8003284 <HAL_InitTick>

  return HAL_OK;
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3710      	adds	r7, #16
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	40023c00 	.word	0x40023c00
 8006dd8:	40023800 	.word	0x40023800
 8006ddc:	08023294 	.word	0x08023294
 8006de0:	20000008 	.word	0x20000008
 8006de4:	2000000c 	.word	0x2000000c

08006de8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dec:	b094      	sub	sp, #80	@ 0x50
 8006dee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e00:	4b79      	ldr	r3, [pc, #484]	@ (8006fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	f003 030c 	and.w	r3, r3, #12
 8006e08:	2b08      	cmp	r3, #8
 8006e0a:	d00d      	beq.n	8006e28 <HAL_RCC_GetSysClockFreq+0x40>
 8006e0c:	2b08      	cmp	r3, #8
 8006e0e:	f200 80e1 	bhi.w	8006fd4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d002      	beq.n	8006e1c <HAL_RCC_GetSysClockFreq+0x34>
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	d003      	beq.n	8006e22 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e1a:	e0db      	b.n	8006fd4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e1c:	4b73      	ldr	r3, [pc, #460]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x204>)
 8006e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e20:	e0db      	b.n	8006fda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e22:	4b73      	ldr	r3, [pc, #460]	@ (8006ff0 <HAL_RCC_GetSysClockFreq+0x208>)
 8006e24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e26:	e0d8      	b.n	8006fda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e28:	4b6f      	ldr	r3, [pc, #444]	@ (8006fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e30:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e32:	4b6d      	ldr	r3, [pc, #436]	@ (8006fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d063      	beq.n	8006f06 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e3e:	4b6a      	ldr	r3, [pc, #424]	@ (8006fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	099b      	lsrs	r3, r3, #6
 8006e44:	2200      	movs	r2, #0
 8006e46:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e48:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e50:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e52:	2300      	movs	r3, #0
 8006e54:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e56:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006e5a:	4622      	mov	r2, r4
 8006e5c:	462b      	mov	r3, r5
 8006e5e:	f04f 0000 	mov.w	r0, #0
 8006e62:	f04f 0100 	mov.w	r1, #0
 8006e66:	0159      	lsls	r1, r3, #5
 8006e68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e6c:	0150      	lsls	r0, r2, #5
 8006e6e:	4602      	mov	r2, r0
 8006e70:	460b      	mov	r3, r1
 8006e72:	4621      	mov	r1, r4
 8006e74:	1a51      	subs	r1, r2, r1
 8006e76:	6139      	str	r1, [r7, #16]
 8006e78:	4629      	mov	r1, r5
 8006e7a:	eb63 0301 	sbc.w	r3, r3, r1
 8006e7e:	617b      	str	r3, [r7, #20]
 8006e80:	f04f 0200 	mov.w	r2, #0
 8006e84:	f04f 0300 	mov.w	r3, #0
 8006e88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e8c:	4659      	mov	r1, fp
 8006e8e:	018b      	lsls	r3, r1, #6
 8006e90:	4651      	mov	r1, sl
 8006e92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e96:	4651      	mov	r1, sl
 8006e98:	018a      	lsls	r2, r1, #6
 8006e9a:	4651      	mov	r1, sl
 8006e9c:	ebb2 0801 	subs.w	r8, r2, r1
 8006ea0:	4659      	mov	r1, fp
 8006ea2:	eb63 0901 	sbc.w	r9, r3, r1
 8006ea6:	f04f 0200 	mov.w	r2, #0
 8006eaa:	f04f 0300 	mov.w	r3, #0
 8006eae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006eba:	4690      	mov	r8, r2
 8006ebc:	4699      	mov	r9, r3
 8006ebe:	4623      	mov	r3, r4
 8006ec0:	eb18 0303 	adds.w	r3, r8, r3
 8006ec4:	60bb      	str	r3, [r7, #8]
 8006ec6:	462b      	mov	r3, r5
 8006ec8:	eb49 0303 	adc.w	r3, r9, r3
 8006ecc:	60fb      	str	r3, [r7, #12]
 8006ece:	f04f 0200 	mov.w	r2, #0
 8006ed2:	f04f 0300 	mov.w	r3, #0
 8006ed6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006eda:	4629      	mov	r1, r5
 8006edc:	024b      	lsls	r3, r1, #9
 8006ede:	4621      	mov	r1, r4
 8006ee0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006ee4:	4621      	mov	r1, r4
 8006ee6:	024a      	lsls	r2, r1, #9
 8006ee8:	4610      	mov	r0, r2
 8006eea:	4619      	mov	r1, r3
 8006eec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006eee:	2200      	movs	r2, #0
 8006ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ef2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ef4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ef8:	f7f9 fa0a 	bl	8000310 <__aeabi_uldivmod>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	4613      	mov	r3, r2
 8006f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f04:	e058      	b.n	8006fb8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f06:	4b38      	ldr	r3, [pc, #224]	@ (8006fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	099b      	lsrs	r3, r3, #6
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	4618      	mov	r0, r3
 8006f10:	4611      	mov	r1, r2
 8006f12:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006f16:	623b      	str	r3, [r7, #32]
 8006f18:	2300      	movs	r3, #0
 8006f1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f1c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006f20:	4642      	mov	r2, r8
 8006f22:	464b      	mov	r3, r9
 8006f24:	f04f 0000 	mov.w	r0, #0
 8006f28:	f04f 0100 	mov.w	r1, #0
 8006f2c:	0159      	lsls	r1, r3, #5
 8006f2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f32:	0150      	lsls	r0, r2, #5
 8006f34:	4602      	mov	r2, r0
 8006f36:	460b      	mov	r3, r1
 8006f38:	4641      	mov	r1, r8
 8006f3a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006f3e:	4649      	mov	r1, r9
 8006f40:	eb63 0b01 	sbc.w	fp, r3, r1
 8006f44:	f04f 0200 	mov.w	r2, #0
 8006f48:	f04f 0300 	mov.w	r3, #0
 8006f4c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006f50:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006f54:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006f58:	ebb2 040a 	subs.w	r4, r2, sl
 8006f5c:	eb63 050b 	sbc.w	r5, r3, fp
 8006f60:	f04f 0200 	mov.w	r2, #0
 8006f64:	f04f 0300 	mov.w	r3, #0
 8006f68:	00eb      	lsls	r3, r5, #3
 8006f6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f6e:	00e2      	lsls	r2, r4, #3
 8006f70:	4614      	mov	r4, r2
 8006f72:	461d      	mov	r5, r3
 8006f74:	4643      	mov	r3, r8
 8006f76:	18e3      	adds	r3, r4, r3
 8006f78:	603b      	str	r3, [r7, #0]
 8006f7a:	464b      	mov	r3, r9
 8006f7c:	eb45 0303 	adc.w	r3, r5, r3
 8006f80:	607b      	str	r3, [r7, #4]
 8006f82:	f04f 0200 	mov.w	r2, #0
 8006f86:	f04f 0300 	mov.w	r3, #0
 8006f8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f8e:	4629      	mov	r1, r5
 8006f90:	028b      	lsls	r3, r1, #10
 8006f92:	4621      	mov	r1, r4
 8006f94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f98:	4621      	mov	r1, r4
 8006f9a:	028a      	lsls	r2, r1, #10
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	61bb      	str	r3, [r7, #24]
 8006fa6:	61fa      	str	r2, [r7, #28]
 8006fa8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fac:	f7f9 f9b0 	bl	8000310 <__aeabi_uldivmod>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	4613      	mov	r3, r2
 8006fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe8 <HAL_RCC_GetSysClockFreq+0x200>)
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	0c1b      	lsrs	r3, r3, #16
 8006fbe:	f003 0303 	and.w	r3, r3, #3
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	005b      	lsls	r3, r3, #1
 8006fc6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006fc8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fd2:	e002      	b.n	8006fda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006fd4:	4b05      	ldr	r3, [pc, #20]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x204>)
 8006fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3750      	adds	r7, #80	@ 0x50
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fe6:	bf00      	nop
 8006fe8:	40023800 	.word	0x40023800
 8006fec:	00f42400 	.word	0x00f42400
 8006ff0:	007a1200 	.word	0x007a1200

08006ff4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ff8:	4b03      	ldr	r3, [pc, #12]	@ (8007008 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
 8007006:	bf00      	nop
 8007008:	20000008 	.word	0x20000008

0800700c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007010:	f7ff fff0 	bl	8006ff4 <HAL_RCC_GetHCLKFreq>
 8007014:	4602      	mov	r2, r0
 8007016:	4b05      	ldr	r3, [pc, #20]	@ (800702c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	0a9b      	lsrs	r3, r3, #10
 800701c:	f003 0307 	and.w	r3, r3, #7
 8007020:	4903      	ldr	r1, [pc, #12]	@ (8007030 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007022:	5ccb      	ldrb	r3, [r1, r3]
 8007024:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007028:	4618      	mov	r0, r3
 800702a:	bd80      	pop	{r7, pc}
 800702c:	40023800 	.word	0x40023800
 8007030:	080232a4 	.word	0x080232a4

08007034 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007038:	f7ff ffdc 	bl	8006ff4 <HAL_RCC_GetHCLKFreq>
 800703c:	4602      	mov	r2, r0
 800703e:	4b05      	ldr	r3, [pc, #20]	@ (8007054 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	0b5b      	lsrs	r3, r3, #13
 8007044:	f003 0307 	and.w	r3, r3, #7
 8007048:	4903      	ldr	r1, [pc, #12]	@ (8007058 <HAL_RCC_GetPCLK2Freq+0x24>)
 800704a:	5ccb      	ldrb	r3, [r1, r3]
 800704c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007050:	4618      	mov	r0, r3
 8007052:	bd80      	pop	{r7, pc}
 8007054:	40023800 	.word	0x40023800
 8007058:	080232a4 	.word	0x080232a4

0800705c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	220f      	movs	r2, #15
 800706a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800706c:	4b12      	ldr	r3, [pc, #72]	@ (80070b8 <HAL_RCC_GetClockConfig+0x5c>)
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f003 0203 	and.w	r2, r3, #3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007078:	4b0f      	ldr	r3, [pc, #60]	@ (80070b8 <HAL_RCC_GetClockConfig+0x5c>)
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007084:	4b0c      	ldr	r3, [pc, #48]	@ (80070b8 <HAL_RCC_GetClockConfig+0x5c>)
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007090:	4b09      	ldr	r3, [pc, #36]	@ (80070b8 <HAL_RCC_GetClockConfig+0x5c>)
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	08db      	lsrs	r3, r3, #3
 8007096:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800709e:	4b07      	ldr	r3, [pc, #28]	@ (80070bc <HAL_RCC_GetClockConfig+0x60>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 0207 	and.w	r2, r3, #7
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	601a      	str	r2, [r3, #0]
}
 80070aa:	bf00      	nop
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr
 80070b6:	bf00      	nop
 80070b8:	40023800 	.word	0x40023800
 80070bc:	40023c00 	.word	0x40023c00

080070c0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d101      	bne.n	80070d2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80070ce:	2301      	movs	r3, #1
 80070d0:	e022      	b.n	8007118 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d105      	bne.n	80070ea <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2200      	movs	r2, #0
 80070e2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7fb ff33 	bl	8002f50 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2203      	movs	r2, #3
 80070ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f000 f814 	bl	8007120 <HAL_SD_InitCard>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d001      	beq.n	8007102 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e00a      	b.n	8007118 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2201      	movs	r2, #1
 8007112:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3708      	adds	r7, #8
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007120:	b5b0      	push	{r4, r5, r7, lr}
 8007122:	b08e      	sub	sp, #56	@ 0x38
 8007124:	af04      	add	r7, sp, #16
 8007126:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007128:	2300      	movs	r3, #0
 800712a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800712c:	2300      	movs	r3, #0
 800712e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007130:	2300      	movs	r3, #0
 8007132:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007134:	2300      	movs	r3, #0
 8007136:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007138:	2300      	movs	r3, #0
 800713a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800713c:	2376      	movs	r3, #118	@ 0x76
 800713e:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681d      	ldr	r5, [r3, #0]
 8007144:	466c      	mov	r4, sp
 8007146:	f107 0318 	add.w	r3, r7, #24
 800714a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800714e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007152:	f107 030c 	add.w	r3, r7, #12
 8007156:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007158:	4628      	mov	r0, r5
 800715a:	f003 f96b 	bl	800a434 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800715e:	4b2a      	ldr	r3, [pc, #168]	@ (8007208 <HAL_SD_InitCard+0xe8>)
 8007160:	2200      	movs	r2, #0
 8007162:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4618      	mov	r0, r3
 800716a:	f003 f9ac 	bl	800a4c6 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800716e:	4b26      	ldr	r3, [pc, #152]	@ (8007208 <HAL_SD_InitCard+0xe8>)
 8007170:	2201      	movs	r2, #1
 8007172:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8007174:	2002      	movs	r0, #2
 8007176:	f7fc fd37 	bl	8003be8 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f001 f806 	bl	800818c <SD_PowerON>
 8007180:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007184:	2b00      	cmp	r3, #0
 8007186:	d00b      	beq.n	80071a0 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007196:	431a      	orrs	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e02e      	b.n	80071fe <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 ff25 	bl	8007ff0 <SD_InitCard>
 80071a6:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80071a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00b      	beq.n	80071c6 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071bc:	431a      	orrs	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80071c2:	2301      	movs	r3, #1
 80071c4:	e01b      	b.n	80071fe <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80071ce:	4618      	mov	r0, r3
 80071d0:	f003 fa0b 	bl	800a5ea <SDMMC_CmdBlockLength>
 80071d4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80071d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00f      	beq.n	80071fc <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a0a      	ldr	r2, [pc, #40]	@ (800720c <HAL_SD_InitCard+0xec>)
 80071e2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ea:	431a      	orrs	r2, r3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e000      	b.n	80071fe <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 80071fc:	2300      	movs	r3, #0
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3728      	adds	r7, #40	@ 0x28
 8007202:	46bd      	mov	sp, r7
 8007204:	bdb0      	pop	{r4, r5, r7, pc}
 8007206:	bf00      	nop
 8007208:	422580a0 	.word	0x422580a0
 800720c:	004005ff 	.word	0x004005ff

08007210 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b08c      	sub	sp, #48	@ 0x30
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
 800721c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d107      	bne.n	8007238 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800722c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e0c0      	b.n	80073ba <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800723e:	b2db      	uxtb	r3, r3
 8007240:	2b01      	cmp	r3, #1
 8007242:	f040 80b9 	bne.w	80073b8 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800724c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	441a      	add	r2, r3
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007256:	429a      	cmp	r2, r3
 8007258:	d907      	bls.n	800726a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800725e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e0a7      	b.n	80073ba <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2203      	movs	r2, #3
 800726e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2200      	movs	r2, #0
 8007278:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	6812      	ldr	r2, [r2, #0]
 8007284:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8007288:	f043 0302 	orr.w	r3, r3, #2
 800728c:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007292:	4a4c      	ldr	r2, [pc, #304]	@ (80073c4 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8007294:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729a:	4a4b      	ldr	r2, [pc, #300]	@ (80073c8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800729c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a2:	2200      	movs	r2, #0
 80072a4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072aa:	2200      	movs	r2, #0
 80072ac:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072be:	689a      	ldr	r2, [r3, #8]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	430a      	orrs	r2, r1
 80072c8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3380      	adds	r3, #128	@ 0x80
 80072d4:	4619      	mov	r1, r3
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	025b      	lsls	r3, r3, #9
 80072dc:	089b      	lsrs	r3, r3, #2
 80072de:	f7fd fa4d 	bl	800477c <HAL_DMA_Start_IT>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d017      	beq.n	8007318 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80072f6:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a33      	ldr	r2, [pc, #204]	@ (80073cc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80072fe:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007304:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2201      	movs	r2, #1
 8007310:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8007314:	2301      	movs	r3, #1
 8007316:	e050      	b.n	80073ba <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8007318:	4b2d      	ldr	r3, [pc, #180]	@ (80073d0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800731a:	2201      	movs	r2, #1
 800731c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007322:	2b01      	cmp	r3, #1
 8007324:	d002      	beq.n	800732c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8007326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007328:	025b      	lsls	r3, r3, #9
 800732a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800732c:	f04f 33ff 	mov.w	r3, #4294967295
 8007330:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	025b      	lsls	r3, r3, #9
 8007336:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007338:	2390      	movs	r3, #144	@ 0x90
 800733a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800733c:	2302      	movs	r3, #2
 800733e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007340:	2300      	movs	r3, #0
 8007342:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8007344:	2301      	movs	r3, #1
 8007346:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f107 0210 	add.w	r2, r7, #16
 8007350:	4611      	mov	r1, r2
 8007352:	4618      	mov	r0, r3
 8007354:	f003 f91d 	bl	800a592 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	2b01      	cmp	r3, #1
 800735c:	d90a      	bls.n	8007374 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2282      	movs	r2, #130	@ 0x82
 8007362:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800736a:	4618      	mov	r0, r3
 800736c:	f003 f981 	bl	800a672 <SDMMC_CmdReadMultiBlock>
 8007370:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007372:	e009      	b.n	8007388 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2281      	movs	r2, #129	@ 0x81
 8007378:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007380:	4618      	mov	r0, r3
 8007382:	f003 f954 	bl	800a62e <SDMMC_CmdReadSingleBlock>
 8007386:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8007388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800738a:	2b00      	cmp	r3, #0
 800738c:	d012      	beq.n	80073b4 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a0e      	ldr	r2, [pc, #56]	@ (80073cc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8007394:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800739a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739c:	431a      	orrs	r2, r3
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2201      	movs	r2, #1
 80073a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e002      	b.n	80073ba <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 80073b4:	2300      	movs	r3, #0
 80073b6:	e000      	b.n	80073ba <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 80073b8:	2302      	movs	r3, #2
  }
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3730      	adds	r7, #48	@ 0x30
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	08007dff 	.word	0x08007dff
 80073c8:	08007e71 	.word	0x08007e71
 80073cc:	004005ff 	.word	0x004005ff
 80073d0:	4225858c 	.word	0x4225858c

080073d4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b08c      	sub	sp, #48	@ 0x30
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	607a      	str	r2, [r7, #4]
 80073e0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d107      	bne.n	80073fc <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	e0c5      	b.n	8007588 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007402:	b2db      	uxtb	r3, r3
 8007404:	2b01      	cmp	r3, #1
 8007406:	f040 80be 	bne.w	8007586 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007410:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	441a      	add	r2, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800741a:	429a      	cmp	r2, r3
 800741c:	d907      	bls.n	800742e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007422:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e0ac      	b.n	8007588 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2203      	movs	r2, #3
 8007432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2200      	movs	r2, #0
 800743c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007444:	68fa      	ldr	r2, [r7, #12]
 8007446:	6812      	ldr	r2, [r2, #0]
 8007448:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 800744c:	f043 0302 	orr.w	r3, r3, #2
 8007450:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007456:	4a4e      	ldr	r2, [pc, #312]	@ (8007590 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8007458:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745e:	4a4d      	ldr	r2, [pc, #308]	@ (8007594 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8007460:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007466:	2200      	movs	r2, #0
 8007468:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800746e:	2b01      	cmp	r3, #1
 8007470:	d002      	beq.n	8007478 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8007472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007474:	025b      	lsls	r3, r3, #9
 8007476:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d90a      	bls.n	8007494 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	22a0      	movs	r2, #160	@ 0xa0
 8007482:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800748a:	4618      	mov	r0, r3
 800748c:	f003 f935 	bl	800a6fa <SDMMC_CmdWriteMultiBlock>
 8007490:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8007492:	e009      	b.n	80074a8 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2290      	movs	r2, #144	@ 0x90
 8007498:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074a0:	4618      	mov	r0, r3
 80074a2:	f003 f908 	bl	800a6b6 <SDMMC_CmdWriteSingleBlock>
 80074a6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80074a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d012      	beq.n	80074d4 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a39      	ldr	r2, [pc, #228]	@ (8007598 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80074b4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074bc:	431a      	orrs	r2, r3
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e059      	b.n	8007588 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80074d4:	4b31      	ldr	r3, [pc, #196]	@ (800759c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80074d6:	2201      	movs	r2, #1
 80074d8:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074de:	2240      	movs	r2, #64	@ 0x40
 80074e0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f2:	689a      	ldr	r2, [r3, #8]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007502:	68b9      	ldr	r1, [r7, #8]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3380      	adds	r3, #128	@ 0x80
 800750a:	461a      	mov	r2, r3
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	025b      	lsls	r3, r3, #9
 8007510:	089b      	lsrs	r3, r3, #2
 8007512:	f7fd f933 	bl	800477c <HAL_DMA_Start_IT>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01c      	beq.n	8007556 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007522:	68fa      	ldr	r2, [r7, #12]
 8007524:	6812      	ldr	r2, [r2, #0]
 8007526:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 800752a:	f023 0302 	bic.w	r3, r3, #2
 800752e:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a18      	ldr	r2, [pc, #96]	@ (8007598 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8007536:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800753c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e018      	b.n	8007588 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007556:	f04f 33ff 	mov.w	r3, #4294967295
 800755a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	025b      	lsls	r3, r3, #9
 8007560:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007562:	2390      	movs	r3, #144	@ 0x90
 8007564:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007566:	2300      	movs	r3, #0
 8007568:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800756a:	2300      	movs	r3, #0
 800756c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800756e:	2301      	movs	r3, #1
 8007570:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f107 0210 	add.w	r2, r7, #16
 800757a:	4611      	mov	r1, r2
 800757c:	4618      	mov	r0, r3
 800757e:	f003 f808 	bl	800a592 <SDIO_ConfigData>

      return HAL_OK;
 8007582:	2300      	movs	r3, #0
 8007584:	e000      	b.n	8007588 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8007586:	2302      	movs	r3, #2
  }
}
 8007588:	4618      	mov	r0, r3
 800758a:	3730      	adds	r7, #48	@ 0x30
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	08007dd5 	.word	0x08007dd5
 8007594:	08007e71 	.word	0x08007e71
 8007598:	004005ff 	.word	0x004005ff
 800759c:	4225858c 	.word	0x4225858c

080075a0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ac:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d008      	beq.n	80075ce <HAL_SD_IRQHandler+0x2e>
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f003 0308 	and.w	r3, r3, #8
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d003      	beq.n	80075ce <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f001 f806 	bl	80085d8 <SD_Read_IT>
 80075cc:	e165      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 808f 	beq.w	80076fc <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80075e6:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	6812      	ldr	r2, [r2, #0]
 80075f2:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 80075f6:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 80075fa:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f022 0201 	bic.w	r2, r2, #1
 800760a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f003 0308 	and.w	r3, r3, #8
 8007612:	2b00      	cmp	r3, #0
 8007614:	d039      	beq.n	800768a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f003 0302 	and.w	r3, r3, #2
 800761c:	2b00      	cmp	r3, #0
 800761e:	d104      	bne.n	800762a <HAL_SD_IRQHandler+0x8a>
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f003 0320 	and.w	r3, r3, #32
 8007626:	2b00      	cmp	r3, #0
 8007628:	d011      	beq.n	800764e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4618      	mov	r0, r3
 8007630:	f003 f886 	bl	800a740 <SDMMC_CmdStopTransfer>
 8007634:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d008      	beq.n	800764e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	431a      	orrs	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 f92f 	bl	80078ac <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007656:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2201      	movs	r2, #1
 800765c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	2b00      	cmp	r3, #0
 800766e:	d104      	bne.n	800767a <HAL_SD_IRQHandler+0xda>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f003 0302 	and.w	r3, r3, #2
 8007676:	2b00      	cmp	r3, #0
 8007678:	d003      	beq.n	8007682 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f003 fcf4 	bl	800b068 <HAL_SD_RxCpltCallback>
 8007680:	e10b      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f003 fce6 	bl	800b054 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007688:	e107      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007690:	2b00      	cmp	r3, #0
 8007692:	f000 8102 	beq.w	800789a <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f003 0320 	and.w	r3, r3, #32
 800769c:	2b00      	cmp	r3, #0
 800769e:	d011      	beq.n	80076c4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4618      	mov	r0, r3
 80076a6:	f003 f84b 	bl	800a740 <SDMMC_CmdStopTransfer>
 80076aa:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d008      	beq.n	80076c4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	431a      	orrs	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f8f4 	bl	80078ac <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f003 0301 	and.w	r3, r3, #1
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f040 80e5 	bne.w	800789a <HAL_SD_IRQHandler+0x2fa>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f003 0302 	and.w	r3, r3, #2
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f040 80df 	bne.w	800789a <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f022 0208 	bic.w	r2, r2, #8
 80076ea:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f003 fcad 	bl	800b054 <HAL_SD_TxCpltCallback>
}
 80076fa:	e0ce      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007702:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d008      	beq.n	800771c <HAL_SD_IRQHandler+0x17c>
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	f003 0308 	and.w	r3, r3, #8
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 ffb0 	bl	800867a <SD_Write_IT>
 800771a:	e0be      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007722:	f240 233a 	movw	r3, #570	@ 0x23a
 8007726:	4013      	ands	r3, r2
 8007728:	2b00      	cmp	r3, #0
 800772a:	f000 80b6 	beq.w	800789a <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007734:	f003 0302 	and.w	r3, r3, #2
 8007738:	2b00      	cmp	r3, #0
 800773a:	d005      	beq.n	8007748 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007740:	f043 0202 	orr.w	r2, r3, #2
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800774e:	f003 0308 	and.w	r3, r3, #8
 8007752:	2b00      	cmp	r3, #0
 8007754:	d005      	beq.n	8007762 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800775a:	f043 0208 	orr.w	r2, r3, #8
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007768:	f003 0320 	and.w	r3, r3, #32
 800776c:	2b00      	cmp	r3, #0
 800776e:	d005      	beq.n	800777c <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007774:	f043 0220 	orr.w	r2, r3, #32
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007782:	f003 0310 	and.w	r3, r3, #16
 8007786:	2b00      	cmp	r3, #0
 8007788:	d005      	beq.n	8007796 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778e:	f043 0210 	orr.w	r2, r3, #16
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800779c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d005      	beq.n	80077b0 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a8:	f043 0208 	orr.w	r2, r3, #8
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f240 723a 	movw	r2, #1850	@ 0x73a
 80077b8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	6812      	ldr	r2, [r2, #0]
 80077c4:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 80077c8:	f023 0302 	bic.w	r3, r3, #2
 80077cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f002 ffb4 	bl	800a740 <SDMMC_CmdStopTransfer>
 80077d8:	4602      	mov	r2, r0
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077de:	431a      	orrs	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f003 0308 	and.w	r3, r3, #8
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00a      	beq.n	8007804 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2201      	movs	r2, #1
 80077f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f000 f855 	bl	80078ac <HAL_SD_ErrorCallback>
}
 8007802:	e04a      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800780a:	2b00      	cmp	r3, #0
 800780c:	d045      	beq.n	800789a <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f003 0310 	and.w	r3, r3, #16
 8007814:	2b00      	cmp	r3, #0
 8007816:	d104      	bne.n	8007822 <HAL_SD_IRQHandler+0x282>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f003 0320 	and.w	r3, r3, #32
 800781e:	2b00      	cmp	r3, #0
 8007820:	d011      	beq.n	8007846 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007826:	4a1f      	ldr	r2, [pc, #124]	@ (80078a4 <HAL_SD_IRQHandler+0x304>)
 8007828:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800782e:	4618      	mov	r0, r3
 8007830:	f7fd f86c 	bl	800490c <HAL_DMA_Abort_IT>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d02f      	beq.n	800789a <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800783e:	4618      	mov	r0, r3
 8007840:	f000 fb68 	bl	8007f14 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007844:	e029      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f003 0301 	and.w	r3, r3, #1
 800784c:	2b00      	cmp	r3, #0
 800784e:	d104      	bne.n	800785a <HAL_SD_IRQHandler+0x2ba>
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f003 0302 	and.w	r3, r3, #2
 8007856:	2b00      	cmp	r3, #0
 8007858:	d011      	beq.n	800787e <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785e:	4a12      	ldr	r2, [pc, #72]	@ (80078a8 <HAL_SD_IRQHandler+0x308>)
 8007860:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007866:	4618      	mov	r0, r3
 8007868:	f7fd f850 	bl	800490c <HAL_DMA_Abort_IT>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d013      	beq.n	800789a <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007876:	4618      	mov	r0, r3
 8007878:	f000 fb83 	bl	8007f82 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800787c:	e00d      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f003 fbd4 	bl	800b040 <HAL_SD_AbortCallback>
}
 8007898:	e7ff      	b.n	800789a <HAL_SD_IRQHandler+0x2fa>
 800789a:	bf00      	nop
 800789c:	3710      	adds	r7, #16
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	08007f15 	.word	0x08007f15
 80078a8:	08007f83 	.word	0x08007f83

080078ac <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078ce:	0f9b      	lsrs	r3, r3, #30
 80078d0:	b2da      	uxtb	r2, r3
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078da:	0e9b      	lsrs	r3, r3, #26
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	f003 030f 	and.w	r3, r3, #15
 80078e2:	b2da      	uxtb	r2, r3
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078ec:	0e1b      	lsrs	r3, r3, #24
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	f003 0303 	and.w	r3, r3, #3
 80078f4:	b2da      	uxtb	r2, r3
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078fe:	0c1b      	lsrs	r3, r3, #16
 8007900:	b2da      	uxtb	r2, r3
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800790a:	0a1b      	lsrs	r3, r3, #8
 800790c:	b2da      	uxtb	r2, r3
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007916:	b2da      	uxtb	r2, r3
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007920:	0d1b      	lsrs	r3, r3, #20
 8007922:	b29a      	uxth	r2, r3
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800792c:	0c1b      	lsrs	r3, r3, #16
 800792e:	b2db      	uxtb	r3, r3
 8007930:	f003 030f 	and.w	r3, r3, #15
 8007934:	b2da      	uxtb	r2, r3
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800793e:	0bdb      	lsrs	r3, r3, #15
 8007940:	b2db      	uxtb	r3, r3
 8007942:	f003 0301 	and.w	r3, r3, #1
 8007946:	b2da      	uxtb	r2, r3
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007950:	0b9b      	lsrs	r3, r3, #14
 8007952:	b2db      	uxtb	r3, r3
 8007954:	f003 0301 	and.w	r3, r3, #1
 8007958:	b2da      	uxtb	r2, r3
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007962:	0b5b      	lsrs	r3, r3, #13
 8007964:	b2db      	uxtb	r3, r3
 8007966:	f003 0301 	and.w	r3, r3, #1
 800796a:	b2da      	uxtb	r2, r3
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007974:	0b1b      	lsrs	r3, r3, #12
 8007976:	b2db      	uxtb	r3, r3
 8007978:	f003 0301 	and.w	r3, r3, #1
 800797c:	b2da      	uxtb	r2, r3
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	2200      	movs	r2, #0
 8007986:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800798c:	2b00      	cmp	r3, #0
 800798e:	d163      	bne.n	8007a58 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007994:	009a      	lsls	r2, r3, #2
 8007996:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800799a:	4013      	ands	r3, r2
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80079a0:	0f92      	lsrs	r2, r2, #30
 80079a2:	431a      	orrs	r2, r3
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079ac:	0edb      	lsrs	r3, r3, #27
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	f003 0307 	and.w	r3, r3, #7
 80079b4:	b2da      	uxtb	r2, r3
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079be:	0e1b      	lsrs	r3, r3, #24
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	f003 0307 	and.w	r3, r3, #7
 80079c6:	b2da      	uxtb	r2, r3
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079d0:	0d5b      	lsrs	r3, r3, #21
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	f003 0307 	and.w	r3, r3, #7
 80079d8:	b2da      	uxtb	r2, r3
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079e2:	0c9b      	lsrs	r3, r3, #18
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	f003 0307 	and.w	r3, r3, #7
 80079ea:	b2da      	uxtb	r2, r3
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079f4:	0bdb      	lsrs	r3, r3, #15
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	f003 0307 	and.w	r3, r3, #7
 80079fc:	b2da      	uxtb	r2, r3
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	1c5a      	adds	r2, r3, #1
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	7e1b      	ldrb	r3, [r3, #24]
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	f003 0307 	and.w	r3, r3, #7
 8007a16:	3302      	adds	r3, #2
 8007a18:	2201      	movs	r2, #1
 8007a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007a22:	fb03 f202 	mul.w	r2, r3, r2
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	7a1b      	ldrb	r3, [r3, #8]
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	f003 030f 	and.w	r3, r3, #15
 8007a34:	2201      	movs	r2, #1
 8007a36:	409a      	lsls	r2, r3
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007a44:	0a52      	lsrs	r2, r2, #9
 8007a46:	fb03 f202 	mul.w	r2, r3, r2
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a54:	661a      	str	r2, [r3, #96]	@ 0x60
 8007a56:	e031      	b.n	8007abc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d11d      	bne.n	8007a9c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007a64:	041b      	lsls	r3, r3, #16
 8007a66:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a6e:	0c1b      	lsrs	r3, r3, #16
 8007a70:	431a      	orrs	r2, r3
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	029a      	lsls	r2, r3, #10
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a90:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	661a      	str	r2, [r3, #96]	@ 0x60
 8007a9a:	e00f      	b.n	8007abc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a58      	ldr	r2, [pc, #352]	@ (8007c04 <HAL_SD_GetCardCSD+0x344>)
 8007aa2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e09d      	b.n	8007bf8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ac0:	0b9b      	lsrs	r3, r3, #14
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ad2:	09db      	lsrs	r3, r3, #7
 8007ad4:	b2db      	uxtb	r3, r3
 8007ad6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ada:	b2da      	uxtb	r2, r3
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aea:	b2da      	uxtb	r2, r3
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007af4:	0fdb      	lsrs	r3, r3, #31
 8007af6:	b2da      	uxtb	r2, r3
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b00:	0f5b      	lsrs	r3, r3, #29
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	f003 0303 	and.w	r3, r3, #3
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b12:	0e9b      	lsrs	r3, r3, #26
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	f003 0307 	and.w	r3, r3, #7
 8007b1a:	b2da      	uxtb	r2, r3
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b24:	0d9b      	lsrs	r3, r3, #22
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	f003 030f 	and.w	r3, r3, #15
 8007b2c:	b2da      	uxtb	r2, r3
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b36:	0d5b      	lsrs	r3, r3, #21
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	b2da      	uxtb	r2, r3
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b52:	0c1b      	lsrs	r3, r3, #16
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	f003 0301 	and.w	r3, r3, #1
 8007b5a:	b2da      	uxtb	r2, r3
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b66:	0bdb      	lsrs	r3, r3, #15
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b7a:	0b9b      	lsrs	r3, r3, #14
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	f003 0301 	and.w	r3, r3, #1
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b8e:	0b5b      	lsrs	r3, r3, #13
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	f003 0301 	and.w	r3, r3, #1
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ba2:	0b1b      	lsrs	r3, r3, #12
 8007ba4:	b2db      	uxtb	r3, r3
 8007ba6:	f003 0301 	and.w	r3, r3, #1
 8007baa:	b2da      	uxtb	r2, r3
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bb6:	0a9b      	lsrs	r3, r3, #10
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	f003 0303 	and.w	r3, r3, #3
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bca:	0a1b      	lsrs	r3, r3, #8
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	f003 0303 	and.w	r3, r3, #3
 8007bd2:	b2da      	uxtb	r2, r3
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bde:	085b      	lsrs	r3, r3, #1
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007be6:	b2da      	uxtb	r2, r3
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8007bf6:	2300      	movs	r3, #0
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr
 8007c04:	004005ff 	.word	0x004005ff

08007c08 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007c52:	2300      	movs	r3, #0
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007c60:	b5b0      	push	{r4, r5, r7, lr}
 8007c62:	b08e      	sub	sp, #56	@ 0x38
 8007c64:	af04      	add	r7, sp, #16
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2203      	movs	r2, #3
 8007c74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c7c:	2b03      	cmp	r3, #3
 8007c7e:	d02e      	beq.n	8007cde <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c86:	d106      	bne.n	8007c96 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c8c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	639a      	str	r2, [r3, #56]	@ 0x38
 8007c94:	e029      	b.n	8007cea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c9c:	d10a      	bne.n	8007cb4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007c9e:	6878      	ldr	r0, [r7, #4]
 8007ca0:	f000 fb2a 	bl	80082f8 <SD_WideBus_Enable>
 8007ca4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007caa:	6a3b      	ldr	r3, [r7, #32]
 8007cac:	431a      	orrs	r2, r3
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	639a      	str	r2, [r3, #56]	@ 0x38
 8007cb2:	e01a      	b.n	8007cea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d10a      	bne.n	8007cd0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 fb67 	bl	800838e <SD_WideBus_Disable>
 8007cc0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	431a      	orrs	r2, r3
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	639a      	str	r2, [r3, #56]	@ 0x38
 8007cce:	e00c      	b.n	8007cea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	639a      	str	r2, [r3, #56]	@ 0x38
 8007cdc:	e005      	b.n	8007cea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00b      	beq.n	8007d0a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a26      	ldr	r2, [pc, #152]	@ (8007d90 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007cf8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007d08:	e01f      	b.n	8007d4a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	695b      	ldr	r3, [r3, #20]
 8007d24:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	699b      	ldr	r3, [r3, #24]
 8007d2a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681d      	ldr	r5, [r3, #0]
 8007d30:	466c      	mov	r4, sp
 8007d32:	f107 0314 	add.w	r3, r7, #20
 8007d36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007d3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007d3e:	f107 0308 	add.w	r3, r7, #8
 8007d42:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d44:	4628      	mov	r0, r5
 8007d46:	f002 fb75 	bl	800a434 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007d52:	4618      	mov	r0, r3
 8007d54:	f002 fc49 	bl	800a5ea <SDMMC_CmdBlockLength>
 8007d58:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d00c      	beq.n	8007d7a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a0a      	ldr	r2, [pc, #40]	@ (8007d90 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007d66:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d6c:	6a3b      	ldr	r3, [r7, #32]
 8007d6e:	431a      	orrs	r2, r3
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8007d82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3728      	adds	r7, #40	@ 0x28
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bdb0      	pop	{r4, r5, r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	004005ff 	.word	0x004005ff

08007d94 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007da0:	f107 030c 	add.w	r3, r7, #12
 8007da4:	4619      	mov	r1, r3
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 fa7e 	bl	80082a8 <SD_SendStatus>
 8007dac:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d005      	beq.n	8007dc0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	431a      	orrs	r2, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	0a5b      	lsrs	r3, r3, #9
 8007dc4:	f003 030f 	and.w	r3, r3, #15
 8007dc8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007dca:	693b      	ldr	r3, [r7, #16]
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3718      	adds	r7, #24
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007de0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007df0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8007df2:	bf00      	nop
 8007df4:	3714      	adds	r7, #20
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr

08007dfe <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b084      	sub	sp, #16
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e0a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e10:	2b82      	cmp	r3, #130	@ 0x82
 8007e12:	d111      	bne.n	8007e38 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f002 fc91 	bl	800a740 <SDMMC_CmdStopTransfer>
 8007e1e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d008      	beq.n	8007e38 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007e32:	68f8      	ldr	r0, [r7, #12]
 8007e34:	f7ff fd3a 	bl	80078ac <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f022 0208 	bic.w	r2, r2, #8
 8007e46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007e50:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2201      	movs	r2, #1
 8007e56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f003 f901 	bl	800b068 <HAL_SD_RxCpltCallback>
#endif
}
 8007e66:	bf00      	nop
 8007e68:	3710      	adds	r7, #16
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
	...

08007e70 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b086      	sub	sp, #24
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f7fc fef0 	bl	8004c64 <HAL_DMA_GetError>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b02      	cmp	r3, #2
 8007e88:	d03e      	beq.n	8007f08 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e90:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e98:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d002      	beq.n	8007ea6 <SD_DMAError+0x36>
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d12d      	bne.n	8007f02 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a19      	ldr	r2, [pc, #100]	@ (8007f10 <SD_DMAError+0xa0>)
 8007eac:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8007ebc:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ec2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8007eca:	6978      	ldr	r0, [r7, #20]
 8007ecc:	f7ff ff62 	bl	8007d94 <HAL_SD_GetCardState>
 8007ed0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	2b06      	cmp	r3, #6
 8007ed6:	d002      	beq.n	8007ede <SD_DMAError+0x6e>
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	2b05      	cmp	r3, #5
 8007edc:	d10a      	bne.n	8007ef4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f002 fc2c 	bl	800a740 <SDMMC_CmdStopTransfer>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	2200      	movs	r2, #0
 8007f00:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007f02:	6978      	ldr	r0, [r7, #20]
 8007f04:	f7ff fcd2 	bl	80078ac <HAL_SD_ErrorCallback>
#endif
  }
}
 8007f08:	bf00      	nop
 8007f0a:	3718      	adds	r7, #24
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	004005ff 	.word	0x004005ff

08007f14 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f20:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007f2a:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007f2c:	68f8      	ldr	r0, [r7, #12]
 8007f2e:	f7ff ff31 	bl	8007d94 <HAL_SD_GetCardState>
 8007f32:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	2b06      	cmp	r3, #6
 8007f46:	d002      	beq.n	8007f4e <SD_DMATxAbort+0x3a>
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2b05      	cmp	r3, #5
 8007f4c:	d10a      	bne.n	8007f64 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f002 fbf4 	bl	800a740 <SDMMC_CmdStopTransfer>
 8007f58:	4602      	mov	r2, r0
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5e:	431a      	orrs	r2, r3
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d103      	bne.n	8007f74 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f003 f867 	bl	800b040 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007f72:	e002      	b.n	8007f7a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f7ff fc99 	bl	80078ac <HAL_SD_ErrorCallback>
}
 8007f7a:	bf00      	nop
 8007f7c:	3710      	adds	r7, #16
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}

08007f82 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007f82:	b580      	push	{r7, lr}
 8007f84:	b084      	sub	sp, #16
 8007f86:	af00      	add	r7, sp, #0
 8007f88:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f8e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007f98:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007f9a:	68f8      	ldr	r0, [r7, #12]
 8007f9c:	f7ff fefa 	bl	8007d94 <HAL_SD_GetCardState>
 8007fa0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	2b06      	cmp	r3, #6
 8007fb4:	d002      	beq.n	8007fbc <SD_DMARxAbort+0x3a>
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	2b05      	cmp	r3, #5
 8007fba:	d10a      	bne.n	8007fd2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f002 fbbd 	bl	800a740 <SDMMC_CmdStopTransfer>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fcc:	431a      	orrs	r2, r3
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d103      	bne.n	8007fe2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007fda:	68f8      	ldr	r0, [r7, #12]
 8007fdc:	f003 f830 	bl	800b040 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007fe0:	e002      	b.n	8007fe8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007fe2:	68f8      	ldr	r0, [r7, #12]
 8007fe4:	f7ff fc62 	bl	80078ac <HAL_SD_ErrorCallback>
}
 8007fe8:	bf00      	nop
 8007fea:	3710      	adds	r7, #16
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007ff0:	b5b0      	push	{r4, r5, r7, lr}
 8007ff2:	b094      	sub	sp, #80	@ 0x50
 8007ff4:	af04      	add	r7, sp, #16
 8007ff6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4618      	mov	r0, r3
 8008002:	f002 fa6e 	bl	800a4e2 <SDIO_GetPowerState>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d102      	bne.n	8008012 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800800c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8008010:	e0b8      	b.n	8008184 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008016:	2b03      	cmp	r3, #3
 8008018:	d02f      	beq.n	800807a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4618      	mov	r0, r3
 8008020:	f002 fc98 	bl	800a954 <SDMMC_CmdSendCID>
 8008024:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008028:	2b00      	cmp	r3, #0
 800802a:	d001      	beq.n	8008030 <SD_InitCard+0x40>
    {
      return errorstate;
 800802c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800802e:	e0a9      	b.n	8008184 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2100      	movs	r1, #0
 8008036:	4618      	mov	r0, r3
 8008038:	f002 fa98 	bl	800a56c <SDIO_GetResponse>
 800803c:	4602      	mov	r2, r0
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	2104      	movs	r1, #4
 8008048:	4618      	mov	r0, r3
 800804a:	f002 fa8f 	bl	800a56c <SDIO_GetResponse>
 800804e:	4602      	mov	r2, r0
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2108      	movs	r1, #8
 800805a:	4618      	mov	r0, r3
 800805c:	f002 fa86 	bl	800a56c <SDIO_GetResponse>
 8008060:	4602      	mov	r2, r0
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	210c      	movs	r1, #12
 800806c:	4618      	mov	r0, r3
 800806e:	f002 fa7d 	bl	800a56c <SDIO_GetResponse>
 8008072:	4602      	mov	r2, r0
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800807e:	2b03      	cmp	r3, #3
 8008080:	d00d      	beq.n	800809e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f107 020e 	add.w	r2, r7, #14
 800808a:	4611      	mov	r1, r2
 800808c:	4618      	mov	r0, r3
 800808e:	f002 fc9e 	bl	800a9ce <SDMMC_CmdSetRelAdd>
 8008092:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008096:	2b00      	cmp	r3, #0
 8008098:	d001      	beq.n	800809e <SD_InitCard+0xae>
    {
      return errorstate;
 800809a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800809c:	e072      	b.n	8008184 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080a2:	2b03      	cmp	r3, #3
 80080a4:	d036      	beq.n	8008114 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80080a6:	89fb      	ldrh	r3, [r7, #14]
 80080a8:	461a      	mov	r2, r3
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080b6:	041b      	lsls	r3, r3, #16
 80080b8:	4619      	mov	r1, r3
 80080ba:	4610      	mov	r0, r2
 80080bc:	f002 fc68 	bl	800a990 <SDMMC_CmdSendCSD>
 80080c0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80080c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d001      	beq.n	80080cc <SD_InitCard+0xdc>
    {
      return errorstate;
 80080c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080ca:	e05b      	b.n	8008184 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2100      	movs	r1, #0
 80080d2:	4618      	mov	r0, r3
 80080d4:	f002 fa4a 	bl	800a56c <SDIO_GetResponse>
 80080d8:	4602      	mov	r2, r0
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	2104      	movs	r1, #4
 80080e4:	4618      	mov	r0, r3
 80080e6:	f002 fa41 	bl	800a56c <SDIO_GetResponse>
 80080ea:	4602      	mov	r2, r0
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	2108      	movs	r1, #8
 80080f6:	4618      	mov	r0, r3
 80080f8:	f002 fa38 	bl	800a56c <SDIO_GetResponse>
 80080fc:	4602      	mov	r2, r0
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	210c      	movs	r1, #12
 8008108:	4618      	mov	r0, r3
 800810a:	f002 fa2f 	bl	800a56c <SDIO_GetResponse>
 800810e:	4602      	mov	r2, r0
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2104      	movs	r1, #4
 800811a:	4618      	mov	r0, r3
 800811c:	f002 fa26 	bl	800a56c <SDIO_GetResponse>
 8008120:	4603      	mov	r3, r0
 8008122:	0d1a      	lsrs	r2, r3, #20
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008128:	f107 0310 	add.w	r3, r7, #16
 800812c:	4619      	mov	r1, r3
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f7ff fbc6 	bl	80078c0 <HAL_SD_GetCardCSD>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d002      	beq.n	8008140 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800813a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800813e:	e021      	b.n	8008184 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6819      	ldr	r1, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008148:	041b      	lsls	r3, r3, #16
 800814a:	2200      	movs	r2, #0
 800814c:	461c      	mov	r4, r3
 800814e:	4615      	mov	r5, r2
 8008150:	4622      	mov	r2, r4
 8008152:	462b      	mov	r3, r5
 8008154:	4608      	mov	r0, r1
 8008156:	f002 fb15 	bl	800a784 <SDMMC_CmdSelDesel>
 800815a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800815c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800815e:	2b00      	cmp	r3, #0
 8008160:	d001      	beq.n	8008166 <SD_InitCard+0x176>
  {
    return errorstate;
 8008162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008164:	e00e      	b.n	8008184 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681d      	ldr	r5, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	466c      	mov	r4, sp
 800816e:	f103 0210 	add.w	r2, r3, #16
 8008172:	ca07      	ldmia	r2, {r0, r1, r2}
 8008174:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008178:	3304      	adds	r3, #4
 800817a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800817c:	4628      	mov	r0, r5
 800817e:	f002 f959 	bl	800a434 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3740      	adds	r7, #64	@ 0x40
 8008188:	46bd      	mov	sp, r7
 800818a:	bdb0      	pop	{r4, r5, r7, pc}

0800818c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008198:	2300      	movs	r3, #0
 800819a:	617b      	str	r3, [r7, #20]
 800819c:	2300      	movs	r3, #0
 800819e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4618      	mov	r0, r3
 80081a6:	f002 fb10 	bl	800a7ca <SDMMC_CmdGoIdleState>
 80081aa:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <SD_PowerON+0x2a>
  {
    return errorstate;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	e072      	b.n	800829c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4618      	mov	r0, r3
 80081bc:	f002 fb23 	bl	800a806 <SDMMC_CmdOperCond>
 80081c0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00d      	beq.n	80081e4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f002 faf9 	bl	800a7ca <SDMMC_CmdGoIdleState>
 80081d8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d004      	beq.n	80081ea <SD_PowerON+0x5e>
    {
      return errorstate;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	e05b      	b.n	800829c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d137      	bne.n	8008262 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2100      	movs	r1, #0
 80081f8:	4618      	mov	r0, r3
 80081fa:	f002 fb23 	bl	800a844 <SDMMC_CmdAppCommand>
 80081fe:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d02d      	beq.n	8008262 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008206:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800820a:	e047      	b.n	800829c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2100      	movs	r1, #0
 8008212:	4618      	mov	r0, r3
 8008214:	f002 fb16 	bl	800a844 <SDMMC_CmdAppCommand>
 8008218:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d001      	beq.n	8008224 <SD_PowerON+0x98>
    {
      return errorstate;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	e03b      	b.n	800829c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	491e      	ldr	r1, [pc, #120]	@ (80082a4 <SD_PowerON+0x118>)
 800822a:	4618      	mov	r0, r3
 800822c:	f002 fb2c 	bl	800a888 <SDMMC_CmdAppOperCommand>
 8008230:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d002      	beq.n	800823e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008238:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800823c:	e02e      	b.n	800829c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2100      	movs	r1, #0
 8008244:	4618      	mov	r0, r3
 8008246:	f002 f991 	bl	800a56c <SDIO_GetResponse>
 800824a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	0fdb      	lsrs	r3, r3, #31
 8008250:	2b01      	cmp	r3, #1
 8008252:	d101      	bne.n	8008258 <SD_PowerON+0xcc>
 8008254:	2301      	movs	r3, #1
 8008256:	e000      	b.n	800825a <SD_PowerON+0xce>
 8008258:	2300      	movs	r3, #0
 800825a:	613b      	str	r3, [r7, #16]

    count++;
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	3301      	adds	r3, #1
 8008260:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008268:	4293      	cmp	r3, r2
 800826a:	d802      	bhi.n	8008272 <SD_PowerON+0xe6>
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d0cc      	beq.n	800820c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8008278:	4293      	cmp	r3, r2
 800827a:	d902      	bls.n	8008282 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800827c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008280:	e00c      	b.n	800829c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008288:	2b00      	cmp	r3, #0
 800828a:	d003      	beq.n	8008294 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	645a      	str	r2, [r3, #68]	@ 0x44
 8008292:	e002      	b.n	800829a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800829a:	2300      	movs	r3, #0
}
 800829c:	4618      	mov	r0, r3
 800829e:	3718      	adds	r7, #24
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	c1100000 	.word	0xc1100000

080082a8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b084      	sub	sp, #16
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d102      	bne.n	80082be <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80082b8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80082bc:	e018      	b.n	80082f0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082c6:	041b      	lsls	r3, r3, #16
 80082c8:	4619      	mov	r1, r3
 80082ca:	4610      	mov	r0, r2
 80082cc:	f002 fba0 	bl	800aa10 <SDMMC_CmdSendStatus>
 80082d0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d001      	beq.n	80082dc <SD_SendStatus+0x34>
  {
    return errorstate;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	e009      	b.n	80082f0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2100      	movs	r1, #0
 80082e2:	4618      	mov	r0, r3
 80082e4:	f002 f942 	bl	800a56c <SDIO_GetResponse>
 80082e8:	4602      	mov	r2, r0
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3710      	adds	r7, #16
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008300:	2300      	movs	r3, #0
 8008302:	60fb      	str	r3, [r7, #12]
 8008304:	2300      	movs	r3, #0
 8008306:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	2100      	movs	r1, #0
 800830e:	4618      	mov	r0, r3
 8008310:	f002 f92c 	bl	800a56c <SDIO_GetResponse>
 8008314:	4603      	mov	r3, r0
 8008316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800831a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800831e:	d102      	bne.n	8008326 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008320:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008324:	e02f      	b.n	8008386 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008326:	f107 030c 	add.w	r3, r7, #12
 800832a:	4619      	mov	r1, r3
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 f879 	bl	8008424 <SD_FindSCR>
 8008332:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d001      	beq.n	800833e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	e023      	b.n	8008386 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d01c      	beq.n	8008382 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008350:	041b      	lsls	r3, r3, #16
 8008352:	4619      	mov	r1, r3
 8008354:	4610      	mov	r0, r2
 8008356:	f002 fa75 	bl	800a844 <SDMMC_CmdAppCommand>
 800835a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d001      	beq.n	8008366 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	e00f      	b.n	8008386 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2102      	movs	r1, #2
 800836c:	4618      	mov	r0, r3
 800836e:	f002 faae 	bl	800a8ce <SDMMC_CmdBusWidth>
 8008372:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d001      	beq.n	800837e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	e003      	b.n	8008386 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800837e:	2300      	movs	r3, #0
 8008380:	e001      	b.n	8008386 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008382:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8008386:	4618      	mov	r0, r3
 8008388:	3718      	adds	r7, #24
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b086      	sub	sp, #24
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008396:	2300      	movs	r3, #0
 8008398:	60fb      	str	r3, [r7, #12]
 800839a:	2300      	movs	r3, #0
 800839c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	2100      	movs	r1, #0
 80083a4:	4618      	mov	r0, r3
 80083a6:	f002 f8e1 	bl	800a56c <SDIO_GetResponse>
 80083aa:	4603      	mov	r3, r0
 80083ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083b4:	d102      	bne.n	80083bc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80083b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80083ba:	e02f      	b.n	800841c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80083bc:	f107 030c 	add.w	r3, r7, #12
 80083c0:	4619      	mov	r1, r3
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 f82e 	bl	8008424 <SD_FindSCR>
 80083c8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d001      	beq.n	80083d4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	e023      	b.n	800841c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d01c      	beq.n	8008418 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083e6:	041b      	lsls	r3, r3, #16
 80083e8:	4619      	mov	r1, r3
 80083ea:	4610      	mov	r0, r2
 80083ec:	f002 fa2a 	bl	800a844 <SDMMC_CmdAppCommand>
 80083f0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d001      	beq.n	80083fc <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	e00f      	b.n	800841c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2100      	movs	r1, #0
 8008402:	4618      	mov	r0, r3
 8008404:	f002 fa63 	bl	800a8ce <SDMMC_CmdBusWidth>
 8008408:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d001      	beq.n	8008414 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008410:	697b      	ldr	r3, [r7, #20]
 8008412:	e003      	b.n	800841c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008414:	2300      	movs	r3, #0
 8008416:	e001      	b.n	800841c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008418:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800841c:	4618      	mov	r0, r3
 800841e:	3718      	adds	r7, #24
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008424:	b590      	push	{r4, r7, lr}
 8008426:	b08f      	sub	sp, #60	@ 0x3c
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
 800842c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800842e:	f7fb fbcf 	bl	8003bd0 <HAL_GetTick>
 8008432:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8008434:	2300      	movs	r3, #0
 8008436:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8008438:	2300      	movs	r3, #0
 800843a:	60bb      	str	r3, [r7, #8]
 800843c:	2300      	movs	r3, #0
 800843e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2108      	movs	r1, #8
 800844a:	4618      	mov	r0, r3
 800844c:	f002 f8cd 	bl	800a5ea <SDMMC_CmdBlockLength>
 8008450:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008454:	2b00      	cmp	r3, #0
 8008456:	d001      	beq.n	800845c <SD_FindSCR+0x38>
  {
    return errorstate;
 8008458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800845a:	e0b9      	b.n	80085d0 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008464:	041b      	lsls	r3, r3, #16
 8008466:	4619      	mov	r1, r3
 8008468:	4610      	mov	r0, r2
 800846a:	f002 f9eb 	bl	800a844 <SDMMC_CmdAppCommand>
 800846e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <SD_FindSCR+0x56>
  {
    return errorstate;
 8008476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008478:	e0aa      	b.n	80085d0 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800847a:	f04f 33ff 	mov.w	r3, #4294967295
 800847e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008480:	2308      	movs	r3, #8
 8008482:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008484:	2330      	movs	r3, #48	@ 0x30
 8008486:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008488:	2302      	movs	r3, #2
 800848a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800848c:	2300      	movs	r3, #0
 800848e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8008490:	2301      	movs	r3, #1
 8008492:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f107 0210 	add.w	r2, r7, #16
 800849c:	4611      	mov	r1, r2
 800849e:	4618      	mov	r0, r3
 80084a0:	f002 f877 	bl	800a592 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4618      	mov	r0, r3
 80084aa:	f002 fa32 	bl	800a912 <SDMMC_CmdSendSCR>
 80084ae:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80084b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d02a      	beq.n	800850c <SD_FindSCR+0xe8>
  {
    return errorstate;
 80084b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b8:	e08a      	b.n	80085d0 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d00f      	beq.n	80084e8 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6819      	ldr	r1, [r3, #0]
 80084cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ce:	009b      	lsls	r3, r3, #2
 80084d0:	f107 0208 	add.w	r2, r7, #8
 80084d4:	18d4      	adds	r4, r2, r3
 80084d6:	4608      	mov	r0, r1
 80084d8:	f001 ffd7 	bl	800a48a <SDIO_ReadFIFO>
 80084dc:	4603      	mov	r3, r0
 80084de:	6023      	str	r3, [r4, #0]
      index++;
 80084e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084e2:	3301      	adds	r3, #1
 80084e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80084e6:	e006      	b.n	80084f6 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d012      	beq.n	800851c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80084f6:	f7fb fb6b 	bl	8003bd0 <HAL_GetTick>
 80084fa:	4602      	mov	r2, r0
 80084fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fe:	1ad3      	subs	r3, r2, r3
 8008500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008504:	d102      	bne.n	800850c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008506:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800850a:	e061      	b.n	80085d0 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008512:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8008516:	2b00      	cmp	r3, #0
 8008518:	d0cf      	beq.n	80084ba <SD_FindSCR+0x96>
 800851a:	e000      	b.n	800851e <SD_FindSCR+0xfa>
      break;
 800851c:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008524:	f003 0308 	and.w	r3, r3, #8
 8008528:	2b00      	cmp	r3, #0
 800852a:	d106      	bne.n	800853a <SD_FindSCR+0x116>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008532:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008536:	2b00      	cmp	r3, #0
 8008538:	d005      	beq.n	8008546 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2208      	movs	r2, #8
 8008540:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008542:	2308      	movs	r3, #8
 8008544:	e044      	b.n	80085d0 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800854c:	f003 0302 	and.w	r3, r3, #2
 8008550:	2b00      	cmp	r3, #0
 8008552:	d005      	beq.n	8008560 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2202      	movs	r2, #2
 800855a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800855c:	2302      	movs	r3, #2
 800855e:	e037      	b.n	80085d0 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008566:	f003 0320 	and.w	r3, r3, #32
 800856a:	2b00      	cmp	r3, #0
 800856c:	d005      	beq.n	800857a <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2220      	movs	r2, #32
 8008574:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008576:	2320      	movs	r3, #32
 8008578:	e02a      	b.n	80085d0 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008582:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	061a      	lsls	r2, r3, #24
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	021b      	lsls	r3, r3, #8
 800858c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008590:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	0a1b      	lsrs	r3, r3, #8
 8008596:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800859a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	0e1b      	lsrs	r3, r3, #24
 80085a0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80085a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a4:	601a      	str	r2, [r3, #0]
    scr++;
 80085a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a8:	3304      	adds	r3, #4
 80085aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	061a      	lsls	r2, r3, #24
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	021b      	lsls	r3, r3, #8
 80085b4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80085b8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	0a1b      	lsrs	r3, r3, #8
 80085be:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80085c2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	0e1b      	lsrs	r3, r3, #24
 80085c8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80085ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085cc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	373c      	adds	r7, #60	@ 0x3c
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd90      	pop	{r4, r7, pc}

080085d8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b086      	sub	sp, #24
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085e4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ea:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d03f      	beq.n	8008672 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80085f2:	2300      	movs	r3, #0
 80085f4:	617b      	str	r3, [r7, #20]
 80085f6:	e033      	b.n	8008660 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4618      	mov	r0, r3
 80085fe:	f001 ff44 	bl	800a48a <SDIO_ReadFIFO>
 8008602:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	b2da      	uxtb	r2, r3
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3301      	adds	r3, #1
 8008610:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	3b01      	subs	r3, #1
 8008616:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	0a1b      	lsrs	r3, r3, #8
 800861c:	b2da      	uxtb	r2, r3
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	3301      	adds	r3, #1
 8008626:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	3b01      	subs	r3, #1
 800862c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	0c1b      	lsrs	r3, r3, #16
 8008632:	b2da      	uxtb	r2, r3
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	3301      	adds	r3, #1
 800863c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	3b01      	subs	r3, #1
 8008642:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	0e1b      	lsrs	r3, r3, #24
 8008648:	b2da      	uxtb	r2, r3
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	3301      	adds	r3, #1
 8008652:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	3b01      	subs	r3, #1
 8008658:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	3301      	adds	r3, #1
 800865e:	617b      	str	r3, [r7, #20]
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	2b07      	cmp	r3, #7
 8008664:	d9c8      	bls.n	80085f8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	68fa      	ldr	r2, [r7, #12]
 800866a:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	693a      	ldr	r2, [r7, #16]
 8008670:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8008672:	bf00      	nop
 8008674:	3718      	adds	r7, #24
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}

0800867a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b086      	sub	sp, #24
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a1b      	ldr	r3, [r3, #32]
 8008686:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d043      	beq.n	800871c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008694:	2300      	movs	r3, #0
 8008696:	617b      	str	r3, [r7, #20]
 8008698:	e037      	b.n	800870a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	60bb      	str	r3, [r7, #8]
      tmp++;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	3301      	adds	r3, #1
 80086a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	3b01      	subs	r3, #1
 80086aa:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	781b      	ldrb	r3, [r3, #0]
 80086b0:	021a      	lsls	r2, r3, #8
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	4313      	orrs	r3, r2
 80086b6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	3301      	adds	r3, #1
 80086bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	3b01      	subs	r3, #1
 80086c2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	781b      	ldrb	r3, [r3, #0]
 80086c8:	041a      	lsls	r2, r3, #16
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	4313      	orrs	r3, r2
 80086ce:	60bb      	str	r3, [r7, #8]
      tmp++;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	3301      	adds	r3, #1
 80086d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	3b01      	subs	r3, #1
 80086da:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	061a      	lsls	r2, r3, #24
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	4313      	orrs	r3, r2
 80086e6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	3301      	adds	r3, #1
 80086ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	3b01      	subs	r3, #1
 80086f2:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f107 0208 	add.w	r2, r7, #8
 80086fc:	4611      	mov	r1, r2
 80086fe:	4618      	mov	r0, r3
 8008700:	f001 fed0 	bl	800a4a4 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	3301      	adds	r3, #1
 8008708:	617b      	str	r3, [r7, #20]
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	2b07      	cmp	r3, #7
 800870e:	d9c4      	bls.n	800869a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	693a      	ldr	r2, [r7, #16]
 800871a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 800871c:	bf00      	nop
 800871e:	3718      	adds	r7, #24
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}

08008724 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b082      	sub	sp, #8
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d101      	bne.n	8008736 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	e07b      	b.n	800882e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800873a:	2b00      	cmp	r3, #0
 800873c:	d108      	bne.n	8008750 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008746:	d009      	beq.n	800875c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	61da      	str	r2, [r3, #28]
 800874e:	e005      	b.n	800875c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2200      	movs	r2, #0
 800875a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2200      	movs	r2, #0
 8008760:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008768:	b2db      	uxtb	r3, r3
 800876a:	2b00      	cmp	r3, #0
 800876c:	d106      	bne.n	800877c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2200      	movs	r2, #0
 8008772:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f7fa fd10 	bl	800319c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2202      	movs	r2, #2
 8008780:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	681a      	ldr	r2, [r3, #0]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008792:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80087a4:	431a      	orrs	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	68db      	ldr	r3, [r3, #12]
 80087aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80087ae:	431a      	orrs	r2, r3
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	691b      	ldr	r3, [r3, #16]
 80087b4:	f003 0302 	and.w	r3, r3, #2
 80087b8:	431a      	orrs	r2, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	695b      	ldr	r3, [r3, #20]
 80087be:	f003 0301 	and.w	r3, r3, #1
 80087c2:	431a      	orrs	r2, r3
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	699b      	ldr	r3, [r3, #24]
 80087c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80087cc:	431a      	orrs	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	69db      	ldr	r3, [r3, #28]
 80087d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80087d6:	431a      	orrs	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087e0:	ea42 0103 	orr.w	r1, r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	430a      	orrs	r2, r1
 80087f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	699b      	ldr	r3, [r3, #24]
 80087f8:	0c1b      	lsrs	r3, r3, #16
 80087fa:	f003 0104 	and.w	r1, r3, #4
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008802:	f003 0210 	and.w	r2, r3, #16
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	430a      	orrs	r2, r1
 800880c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	69da      	ldr	r2, [r3, #28]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800881c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2201      	movs	r2, #1
 8008828:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800882c:	2300      	movs	r3, #0
}
 800882e:	4618      	mov	r0, r3
 8008830:	3708      	adds	r7, #8
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}

08008836 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008836:	b580      	push	{r7, lr}
 8008838:	b08a      	sub	sp, #40	@ 0x28
 800883a:	af00      	add	r7, sp, #0
 800883c:	60f8      	str	r0, [r7, #12]
 800883e:	60b9      	str	r1, [r7, #8]
 8008840:	607a      	str	r2, [r7, #4]
 8008842:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008844:	2301      	movs	r3, #1
 8008846:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008848:	f7fb f9c2 	bl	8003bd0 <HAL_GetTick>
 800884c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008854:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	685b      	ldr	r3, [r3, #4]
 800885a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800885c:	887b      	ldrh	r3, [r7, #2]
 800885e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008860:	7ffb      	ldrb	r3, [r7, #31]
 8008862:	2b01      	cmp	r3, #1
 8008864:	d00c      	beq.n	8008880 <HAL_SPI_TransmitReceive+0x4a>
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800886c:	d106      	bne.n	800887c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d102      	bne.n	800887c <HAL_SPI_TransmitReceive+0x46>
 8008876:	7ffb      	ldrb	r3, [r7, #31]
 8008878:	2b04      	cmp	r3, #4
 800887a:	d001      	beq.n	8008880 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800887c:	2302      	movs	r3, #2
 800887e:	e17f      	b.n	8008b80 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d005      	beq.n	8008892 <HAL_SPI_TransmitReceive+0x5c>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d002      	beq.n	8008892 <HAL_SPI_TransmitReceive+0x5c>
 800888c:	887b      	ldrh	r3, [r7, #2]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d101      	bne.n	8008896 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	e174      	b.n	8008b80 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800889c:	2b01      	cmp	r3, #1
 800889e:	d101      	bne.n	80088a4 <HAL_SPI_TransmitReceive+0x6e>
 80088a0:	2302      	movs	r3, #2
 80088a2:	e16d      	b.n	8008b80 <HAL_SPI_TransmitReceive+0x34a>
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	2b04      	cmp	r3, #4
 80088b6:	d003      	beq.n	80088c0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2205      	movs	r2, #5
 80088bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2200      	movs	r2, #0
 80088c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	687a      	ldr	r2, [r7, #4]
 80088ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	887a      	ldrh	r2, [r7, #2]
 80088d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	887a      	ldrh	r2, [r7, #2]
 80088d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	68ba      	ldr	r2, [r7, #8]
 80088dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	887a      	ldrh	r2, [r7, #2]
 80088e2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	887a      	ldrh	r2, [r7, #2]
 80088e8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2200      	movs	r2, #0
 80088ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2200      	movs	r2, #0
 80088f4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008900:	2b40      	cmp	r3, #64	@ 0x40
 8008902:	d007      	beq.n	8008914 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008912:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800891c:	d17e      	bne.n	8008a1c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d002      	beq.n	800892c <HAL_SPI_TransmitReceive+0xf6>
 8008926:	8afb      	ldrh	r3, [r7, #22]
 8008928:	2b01      	cmp	r3, #1
 800892a:	d16c      	bne.n	8008a06 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008930:	881a      	ldrh	r2, [r3, #0]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800893c:	1c9a      	adds	r2, r3, #2
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008946:	b29b      	uxth	r3, r3
 8008948:	3b01      	subs	r3, #1
 800894a:	b29a      	uxth	r2, r3
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008950:	e059      	b.n	8008a06 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	f003 0302 	and.w	r3, r3, #2
 800895c:	2b02      	cmp	r3, #2
 800895e:	d11b      	bne.n	8008998 <HAL_SPI_TransmitReceive+0x162>
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008964:	b29b      	uxth	r3, r3
 8008966:	2b00      	cmp	r3, #0
 8008968:	d016      	beq.n	8008998 <HAL_SPI_TransmitReceive+0x162>
 800896a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800896c:	2b01      	cmp	r3, #1
 800896e:	d113      	bne.n	8008998 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008974:	881a      	ldrh	r2, [r3, #0]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008980:	1c9a      	adds	r2, r3, #2
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800898a:	b29b      	uxth	r3, r3
 800898c:	3b01      	subs	r3, #1
 800898e:	b29a      	uxth	r2, r3
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008994:	2300      	movs	r3, #0
 8008996:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	f003 0301 	and.w	r3, r3, #1
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d119      	bne.n	80089da <HAL_SPI_TransmitReceive+0x1a4>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d014      	beq.n	80089da <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	68da      	ldr	r2, [r3, #12]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089ba:	b292      	uxth	r2, r2
 80089bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089c2:	1c9a      	adds	r2, r3, #2
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	3b01      	subs	r3, #1
 80089d0:	b29a      	uxth	r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80089d6:	2301      	movs	r3, #1
 80089d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80089da:	f7fb f8f9 	bl	8003bd0 <HAL_GetTick>
 80089de:	4602      	mov	r2, r0
 80089e0:	6a3b      	ldr	r3, [r7, #32]
 80089e2:	1ad3      	subs	r3, r2, r3
 80089e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d80d      	bhi.n	8008a06 <HAL_SPI_TransmitReceive+0x1d0>
 80089ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f0:	d009      	beq.n	8008a06 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2201      	movs	r2, #1
 80089f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008a02:	2303      	movs	r3, #3
 8008a04:	e0bc      	b.n	8008b80 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a0a:	b29b      	uxth	r3, r3
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d1a0      	bne.n	8008952 <HAL_SPI_TransmitReceive+0x11c>
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d19b      	bne.n	8008952 <HAL_SPI_TransmitReceive+0x11c>
 8008a1a:	e082      	b.n	8008b22 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d002      	beq.n	8008a2a <HAL_SPI_TransmitReceive+0x1f4>
 8008a24:	8afb      	ldrh	r3, [r7, #22]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d171      	bne.n	8008b0e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	330c      	adds	r3, #12
 8008a34:	7812      	ldrb	r2, [r2, #0]
 8008a36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a3c:	1c5a      	adds	r2, r3, #1
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	b29a      	uxth	r2, r3
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a50:	e05d      	b.n	8008b0e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	f003 0302 	and.w	r3, r3, #2
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d11c      	bne.n	8008a9a <HAL_SPI_TransmitReceive+0x264>
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d017      	beq.n	8008a9a <HAL_SPI_TransmitReceive+0x264>
 8008a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d114      	bne.n	8008a9a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	330c      	adds	r3, #12
 8008a7a:	7812      	ldrb	r2, [r2, #0]
 8008a7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a82:	1c5a      	adds	r2, r3, #1
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a96:	2300      	movs	r3, #0
 8008a98:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	689b      	ldr	r3, [r3, #8]
 8008aa0:	f003 0301 	and.w	r3, r3, #1
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	d119      	bne.n	8008adc <HAL_SPI_TransmitReceive+0x2a6>
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d014      	beq.n	8008adc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	68da      	ldr	r2, [r3, #12]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008abc:	b2d2      	uxtb	r2, r2
 8008abe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac4:	1c5a      	adds	r2, r3, #1
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	b29a      	uxth	r2, r3
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008adc:	f7fb f878 	bl	8003bd0 <HAL_GetTick>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	6a3b      	ldr	r3, [r7, #32]
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d803      	bhi.n	8008af4 <HAL_SPI_TransmitReceive+0x2be>
 8008aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af2:	d102      	bne.n	8008afa <HAL_SPI_TransmitReceive+0x2c4>
 8008af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d109      	bne.n	8008b0e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2201      	movs	r2, #1
 8008afe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2200      	movs	r2, #0
 8008b06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	e038      	b.n	8008b80 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d19c      	bne.n	8008a52 <HAL_SPI_TransmitReceive+0x21c>
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b1c:	b29b      	uxth	r3, r3
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d197      	bne.n	8008a52 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b22:	6a3a      	ldr	r2, [r7, #32]
 8008b24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b26:	68f8      	ldr	r0, [r7, #12]
 8008b28:	f000 f8b6 	bl	8008c98 <SPI_EndRxTxTransaction>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d008      	beq.n	8008b44 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	2220      	movs	r2, #32
 8008b36:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	e01d      	b.n	8008b80 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d10a      	bne.n	8008b62 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	613b      	str	r3, [r7, #16]
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	613b      	str	r3, [r7, #16]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	613b      	str	r3, [r7, #16]
 8008b60:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d001      	beq.n	8008b7e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e000      	b.n	8008b80 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008b7e:	2300      	movs	r3, #0
  }
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3728      	adds	r7, #40	@ 0x28
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b088      	sub	sp, #32
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	603b      	str	r3, [r7, #0]
 8008b94:	4613      	mov	r3, r2
 8008b96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008b98:	f7fb f81a 	bl	8003bd0 <HAL_GetTick>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba0:	1a9b      	subs	r3, r3, r2
 8008ba2:	683a      	ldr	r2, [r7, #0]
 8008ba4:	4413      	add	r3, r2
 8008ba6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008ba8:	f7fb f812 	bl	8003bd0 <HAL_GetTick>
 8008bac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008bae:	4b39      	ldr	r3, [pc, #228]	@ (8008c94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	015b      	lsls	r3, r3, #5
 8008bb4:	0d1b      	lsrs	r3, r3, #20
 8008bb6:	69fa      	ldr	r2, [r7, #28]
 8008bb8:	fb02 f303 	mul.w	r3, r2, r3
 8008bbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008bbe:	e055      	b.n	8008c6c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bc6:	d051      	beq.n	8008c6c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008bc8:	f7fb f802 	bl	8003bd0 <HAL_GetTick>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	69bb      	ldr	r3, [r7, #24]
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	69fa      	ldr	r2, [r7, #28]
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d902      	bls.n	8008bde <SPI_WaitFlagStateUntilTimeout+0x56>
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d13d      	bne.n	8008c5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	685a      	ldr	r2, [r3, #4]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008bec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008bf6:	d111      	bne.n	8008c1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c00:	d004      	beq.n	8008c0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c0a:	d107      	bne.n	8008c1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c24:	d10f      	bne.n	8008c46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008c34:	601a      	str	r2, [r3, #0]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008c44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2201      	movs	r2, #1
 8008c4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2200      	movs	r2, #0
 8008c52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008c56:	2303      	movs	r3, #3
 8008c58:	e018      	b.n	8008c8c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d102      	bne.n	8008c66 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008c60:	2300      	movs	r3, #0
 8008c62:	61fb      	str	r3, [r7, #28]
 8008c64:	e002      	b.n	8008c6c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	689a      	ldr	r2, [r3, #8]
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	4013      	ands	r3, r2
 8008c76:	68ba      	ldr	r2, [r7, #8]
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	bf0c      	ite	eq
 8008c7c:	2301      	moveq	r3, #1
 8008c7e:	2300      	movne	r3, #0
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	461a      	mov	r2, r3
 8008c84:	79fb      	ldrb	r3, [r7, #7]
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d19a      	bne.n	8008bc0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008c8a:	2300      	movs	r3, #0
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3720      	adds	r7, #32
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}
 8008c94:	20000008 	.word	0x20000008

08008c98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b088      	sub	sp, #32
 8008c9c:	af02      	add	r7, sp, #8
 8008c9e:	60f8      	str	r0, [r7, #12]
 8008ca0:	60b9      	str	r1, [r7, #8]
 8008ca2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	2201      	movs	r2, #1
 8008cac:	2102      	movs	r1, #2
 8008cae:	68f8      	ldr	r0, [r7, #12]
 8008cb0:	f7ff ff6a 	bl	8008b88 <SPI_WaitFlagStateUntilTimeout>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d007      	beq.n	8008cca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cbe:	f043 0220 	orr.w	r2, r3, #32
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008cc6:	2303      	movs	r3, #3
 8008cc8:	e032      	b.n	8008d30 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008cca:	4b1b      	ldr	r3, [pc, #108]	@ (8008d38 <SPI_EndRxTxTransaction+0xa0>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a1b      	ldr	r2, [pc, #108]	@ (8008d3c <SPI_EndRxTxTransaction+0xa4>)
 8008cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd4:	0d5b      	lsrs	r3, r3, #21
 8008cd6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008cda:	fb02 f303 	mul.w	r3, r2, r3
 8008cde:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ce8:	d112      	bne.n	8008d10 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	9300      	str	r3, [sp, #0]
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	2180      	movs	r1, #128	@ 0x80
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f7ff ff47 	bl	8008b88 <SPI_WaitFlagStateUntilTimeout>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d016      	beq.n	8008d2e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d04:	f043 0220 	orr.w	r2, r3, #32
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008d0c:	2303      	movs	r3, #3
 8008d0e:	e00f      	b.n	8008d30 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d00a      	beq.n	8008d2c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	689b      	ldr	r3, [r3, #8]
 8008d22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d26:	2b80      	cmp	r3, #128	@ 0x80
 8008d28:	d0f2      	beq.n	8008d10 <SPI_EndRxTxTransaction+0x78>
 8008d2a:	e000      	b.n	8008d2e <SPI_EndRxTxTransaction+0x96>
        break;
 8008d2c:	bf00      	nop
  }

  return HAL_OK;
 8008d2e:	2300      	movs	r3, #0
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3718      	adds	r7, #24
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	20000008 	.word	0x20000008
 8008d3c:	165e9f81 	.word	0x165e9f81

08008d40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e041      	b.n	8008dd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d106      	bne.n	8008d6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2200      	movs	r2, #0
 8008d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f7fa fc8a 	bl	8003680 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2202      	movs	r2, #2
 8008d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	3304      	adds	r3, #4
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	4610      	mov	r0, r2
 8008d80:	f000 f9b6 	bl	80090f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2201      	movs	r2, #1
 8008d88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2201      	movs	r2, #1
 8008da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2201      	movs	r2, #1
 8008db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008dd4:	2300      	movs	r3, #0
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3708      	adds	r7, #8
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
	...

08008de0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b085      	sub	sp, #20
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d001      	beq.n	8008df8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008df4:	2301      	movs	r3, #1
 8008df6:	e04e      	b.n	8008e96 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2202      	movs	r2, #2
 8008dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	68da      	ldr	r2, [r3, #12]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f042 0201 	orr.w	r2, r2, #1
 8008e0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a23      	ldr	r2, [pc, #140]	@ (8008ea4 <HAL_TIM_Base_Start_IT+0xc4>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d022      	beq.n	8008e60 <HAL_TIM_Base_Start_IT+0x80>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e22:	d01d      	beq.n	8008e60 <HAL_TIM_Base_Start_IT+0x80>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4a1f      	ldr	r2, [pc, #124]	@ (8008ea8 <HAL_TIM_Base_Start_IT+0xc8>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d018      	beq.n	8008e60 <HAL_TIM_Base_Start_IT+0x80>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4a1e      	ldr	r2, [pc, #120]	@ (8008eac <HAL_TIM_Base_Start_IT+0xcc>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d013      	beq.n	8008e60 <HAL_TIM_Base_Start_IT+0x80>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4a1c      	ldr	r2, [pc, #112]	@ (8008eb0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d00e      	beq.n	8008e60 <HAL_TIM_Base_Start_IT+0x80>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a1b      	ldr	r2, [pc, #108]	@ (8008eb4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d009      	beq.n	8008e60 <HAL_TIM_Base_Start_IT+0x80>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a19      	ldr	r2, [pc, #100]	@ (8008eb8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d004      	beq.n	8008e60 <HAL_TIM_Base_Start_IT+0x80>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a18      	ldr	r2, [pc, #96]	@ (8008ebc <HAL_TIM_Base_Start_IT+0xdc>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d111      	bne.n	8008e84 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	689b      	ldr	r3, [r3, #8]
 8008e66:	f003 0307 	and.w	r3, r3, #7
 8008e6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	2b06      	cmp	r3, #6
 8008e70:	d010      	beq.n	8008e94 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f042 0201 	orr.w	r2, r2, #1
 8008e80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e82:	e007      	b.n	8008e94 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681a      	ldr	r2, [r3, #0]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f042 0201 	orr.w	r2, r2, #1
 8008e92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008e94:	2300      	movs	r3, #0
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3714      	adds	r7, #20
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr
 8008ea2:	bf00      	nop
 8008ea4:	40010000 	.word	0x40010000
 8008ea8:	40000400 	.word	0x40000400
 8008eac:	40000800 	.word	0x40000800
 8008eb0:	40000c00 	.word	0x40000c00
 8008eb4:	40010400 	.word	0x40010400
 8008eb8:	40014000 	.word	0x40014000
 8008ebc:	40001800 	.word	0x40001800

08008ec0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b084      	sub	sp, #16
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	f003 0302 	and.w	r3, r3, #2
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d020      	beq.n	8008f24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f003 0302 	and.w	r3, r3, #2
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d01b      	beq.n	8008f24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f06f 0202 	mvn.w	r2, #2
 8008ef4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2201      	movs	r2, #1
 8008efa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	699b      	ldr	r3, [r3, #24]
 8008f02:	f003 0303 	and.w	r3, r3, #3
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d003      	beq.n	8008f12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 f8d2 	bl	80090b4 <HAL_TIM_IC_CaptureCallback>
 8008f10:	e005      	b.n	8008f1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 f8c4 	bl	80090a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 f8d5 	bl	80090c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	f003 0304 	and.w	r3, r3, #4
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d020      	beq.n	8008f70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f003 0304 	and.w	r3, r3, #4
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d01b      	beq.n	8008f70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f06f 0204 	mvn.w	r2, #4
 8008f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2202      	movs	r2, #2
 8008f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d003      	beq.n	8008f5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 f8ac 	bl	80090b4 <HAL_TIM_IC_CaptureCallback>
 8008f5c:	e005      	b.n	8008f6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f000 f89e 	bl	80090a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 f8af 	bl	80090c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	f003 0308 	and.w	r3, r3, #8
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d020      	beq.n	8008fbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	f003 0308 	and.w	r3, r3, #8
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d01b      	beq.n	8008fbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f06f 0208 	mvn.w	r2, #8
 8008f8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2204      	movs	r2, #4
 8008f92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	69db      	ldr	r3, [r3, #28]
 8008f9a:	f003 0303 	and.w	r3, r3, #3
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d003      	beq.n	8008faa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 f886 	bl	80090b4 <HAL_TIM_IC_CaptureCallback>
 8008fa8:	e005      	b.n	8008fb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f000 f878 	bl	80090a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 f889 	bl	80090c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	f003 0310 	and.w	r3, r3, #16
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d020      	beq.n	8009008 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f003 0310 	and.w	r3, r3, #16
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d01b      	beq.n	8009008 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f06f 0210 	mvn.w	r2, #16
 8008fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2208      	movs	r2, #8
 8008fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	69db      	ldr	r3, [r3, #28]
 8008fe6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d003      	beq.n	8008ff6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 f860 	bl	80090b4 <HAL_TIM_IC_CaptureCallback>
 8008ff4:	e005      	b.n	8009002 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 f852 	bl	80090a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 f863 	bl	80090c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2200      	movs	r2, #0
 8009006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	f003 0301 	and.w	r3, r3, #1
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00c      	beq.n	800902c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f003 0301 	and.w	r3, r3, #1
 8009018:	2b00      	cmp	r3, #0
 800901a:	d007      	beq.n	800902c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f06f 0201 	mvn.w	r2, #1
 8009024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f7f9 ff4a 	bl	8002ec0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00c      	beq.n	8009050 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800903c:	2b00      	cmp	r3, #0
 800903e:	d007      	beq.n	8009050 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f000 f97c 	bl	8009348 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009056:	2b00      	cmp	r3, #0
 8009058:	d00c      	beq.n	8009074 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009060:	2b00      	cmp	r3, #0
 8009062:	d007      	beq.n	8009074 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800906c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 f834 	bl	80090dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	f003 0320 	and.w	r3, r3, #32
 800907a:	2b00      	cmp	r3, #0
 800907c:	d00c      	beq.n	8009098 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f003 0320 	and.w	r3, r3, #32
 8009084:	2b00      	cmp	r3, #0
 8009086:	d007      	beq.n	8009098 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f06f 0220 	mvn.w	r2, #32
 8009090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f000 f94e 	bl	8009334 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009098:	bf00      	nop
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80090a8:	bf00      	nop
 80090aa:	370c      	adds	r7, #12
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80090d0:	bf00      	nop
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b085      	sub	sp, #20
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	4a43      	ldr	r2, [pc, #268]	@ (8009210 <TIM_Base_SetConfig+0x120>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d013      	beq.n	8009130 <TIM_Base_SetConfig+0x40>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800910e:	d00f      	beq.n	8009130 <TIM_Base_SetConfig+0x40>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	4a40      	ldr	r2, [pc, #256]	@ (8009214 <TIM_Base_SetConfig+0x124>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d00b      	beq.n	8009130 <TIM_Base_SetConfig+0x40>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a3f      	ldr	r2, [pc, #252]	@ (8009218 <TIM_Base_SetConfig+0x128>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d007      	beq.n	8009130 <TIM_Base_SetConfig+0x40>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a3e      	ldr	r2, [pc, #248]	@ (800921c <TIM_Base_SetConfig+0x12c>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d003      	beq.n	8009130 <TIM_Base_SetConfig+0x40>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a3d      	ldr	r2, [pc, #244]	@ (8009220 <TIM_Base_SetConfig+0x130>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d108      	bne.n	8009142 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009136:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	68fa      	ldr	r2, [r7, #12]
 800913e:	4313      	orrs	r3, r2
 8009140:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	4a32      	ldr	r2, [pc, #200]	@ (8009210 <TIM_Base_SetConfig+0x120>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d02b      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009150:	d027      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	4a2f      	ldr	r2, [pc, #188]	@ (8009214 <TIM_Base_SetConfig+0x124>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d023      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	4a2e      	ldr	r2, [pc, #184]	@ (8009218 <TIM_Base_SetConfig+0x128>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d01f      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	4a2d      	ldr	r2, [pc, #180]	@ (800921c <TIM_Base_SetConfig+0x12c>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d01b      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	4a2c      	ldr	r2, [pc, #176]	@ (8009220 <TIM_Base_SetConfig+0x130>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d017      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	4a2b      	ldr	r2, [pc, #172]	@ (8009224 <TIM_Base_SetConfig+0x134>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d013      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	4a2a      	ldr	r2, [pc, #168]	@ (8009228 <TIM_Base_SetConfig+0x138>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d00f      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	4a29      	ldr	r2, [pc, #164]	@ (800922c <TIM_Base_SetConfig+0x13c>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d00b      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	4a28      	ldr	r2, [pc, #160]	@ (8009230 <TIM_Base_SetConfig+0x140>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d007      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	4a27      	ldr	r2, [pc, #156]	@ (8009234 <TIM_Base_SetConfig+0x144>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d003      	beq.n	80091a2 <TIM_Base_SetConfig+0xb2>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4a26      	ldr	r2, [pc, #152]	@ (8009238 <TIM_Base_SetConfig+0x148>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d108      	bne.n	80091b4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	68db      	ldr	r3, [r3, #12]
 80091ae:	68fa      	ldr	r2, [r7, #12]
 80091b0:	4313      	orrs	r3, r2
 80091b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	695b      	ldr	r3, [r3, #20]
 80091be:	4313      	orrs	r3, r2
 80091c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	689a      	ldr	r2, [r3, #8]
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a0e      	ldr	r2, [pc, #56]	@ (8009210 <TIM_Base_SetConfig+0x120>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d003      	beq.n	80091e2 <TIM_Base_SetConfig+0xf2>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	4a10      	ldr	r2, [pc, #64]	@ (8009220 <TIM_Base_SetConfig+0x130>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d103      	bne.n	80091ea <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	691a      	ldr	r2, [r3, #16]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f043 0204 	orr.w	r2, r3, #4
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2201      	movs	r2, #1
 80091fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	601a      	str	r2, [r3, #0]
}
 8009202:	bf00      	nop
 8009204:	3714      	adds	r7, #20
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	40010000 	.word	0x40010000
 8009214:	40000400 	.word	0x40000400
 8009218:	40000800 	.word	0x40000800
 800921c:	40000c00 	.word	0x40000c00
 8009220:	40010400 	.word	0x40010400
 8009224:	40014000 	.word	0x40014000
 8009228:	40014400 	.word	0x40014400
 800922c:	40014800 	.word	0x40014800
 8009230:	40001800 	.word	0x40001800
 8009234:	40001c00 	.word	0x40001c00
 8009238:	40002000 	.word	0x40002000

0800923c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800923c:	b480      	push	{r7}
 800923e:	b085      	sub	sp, #20
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800924c:	2b01      	cmp	r3, #1
 800924e:	d101      	bne.n	8009254 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009250:	2302      	movs	r3, #2
 8009252:	e05a      	b.n	800930a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2201      	movs	r2, #1
 8009258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2202      	movs	r2, #2
 8009260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	689b      	ldr	r3, [r3, #8]
 8009272:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800927a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	68fa      	ldr	r2, [r7, #12]
 8009282:	4313      	orrs	r3, r2
 8009284:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	68fa      	ldr	r2, [r7, #12]
 800928c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a21      	ldr	r2, [pc, #132]	@ (8009318 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d022      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092a0:	d01d      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a1d      	ldr	r2, [pc, #116]	@ (800931c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d018      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	4a1b      	ldr	r2, [pc, #108]	@ (8009320 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80092b2:	4293      	cmp	r3, r2
 80092b4:	d013      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a1a      	ldr	r2, [pc, #104]	@ (8009324 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d00e      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a18      	ldr	r2, [pc, #96]	@ (8009328 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d009      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a17      	ldr	r2, [pc, #92]	@ (800932c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d004      	beq.n	80092de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a15      	ldr	r2, [pc, #84]	@ (8009330 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d10c      	bne.n	80092f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	685b      	ldr	r3, [r3, #4]
 80092ea:	68ba      	ldr	r2, [r7, #8]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	68ba      	ldr	r2, [r7, #8]
 80092f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009308:	2300      	movs	r3, #0
}
 800930a:	4618      	mov	r0, r3
 800930c:	3714      	adds	r7, #20
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop
 8009318:	40010000 	.word	0x40010000
 800931c:	40000400 	.word	0x40000400
 8009320:	40000800 	.word	0x40000800
 8009324:	40000c00 	.word	0x40000c00
 8009328:	40010400 	.word	0x40010400
 800932c:	40014000 	.word	0x40014000
 8009330:	40001800 	.word	0x40001800

08009334 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009334:	b480      	push	{r7}
 8009336:	b083      	sub	sp, #12
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800933c:	bf00      	nop
 800933e:	370c      	adds	r7, #12
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr

08009348 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009348:	b480      	push	{r7}
 800934a:	b083      	sub	sp, #12
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009350:	bf00      	nop
 8009352:	370c      	adds	r7, #12
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr

0800935c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d101      	bne.n	800936e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800936a:	2301      	movs	r3, #1
 800936c:	e042      	b.n	80093f4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009374:	b2db      	uxtb	r3, r3
 8009376:	2b00      	cmp	r3, #0
 8009378:	d106      	bne.n	8009388 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7fa fa76 	bl	8003874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2224      	movs	r2, #36	@ 0x24
 800938c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68da      	ldr	r2, [r3, #12]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800939e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f000 fdd3 	bl	8009f4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	691a      	ldr	r2, [r3, #16]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80093b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	695a      	ldr	r2, [r3, #20]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68da      	ldr	r2, [r3, #12]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80093d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2200      	movs	r2, #0
 80093da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2220      	movs	r2, #32
 80093e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2220      	movs	r2, #32
 80093e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80093f2:	2300      	movs	r3, #0
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3708      	adds	r7, #8
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b08a      	sub	sp, #40	@ 0x28
 8009400:	af02      	add	r7, sp, #8
 8009402:	60f8      	str	r0, [r7, #12]
 8009404:	60b9      	str	r1, [r7, #8]
 8009406:	603b      	str	r3, [r7, #0]
 8009408:	4613      	mov	r3, r2
 800940a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800940c:	2300      	movs	r3, #0
 800940e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009416:	b2db      	uxtb	r3, r3
 8009418:	2b20      	cmp	r3, #32
 800941a:	d175      	bne.n	8009508 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d002      	beq.n	8009428 <HAL_UART_Transmit+0x2c>
 8009422:	88fb      	ldrh	r3, [r7, #6]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d101      	bne.n	800942c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	e06e      	b.n	800950a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2200      	movs	r2, #0
 8009430:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2221      	movs	r2, #33	@ 0x21
 8009436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800943a:	f7fa fbc9 	bl	8003bd0 <HAL_GetTick>
 800943e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	88fa      	ldrh	r2, [r7, #6]
 8009444:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	88fa      	ldrh	r2, [r7, #6]
 800944a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009454:	d108      	bne.n	8009468 <HAL_UART_Transmit+0x6c>
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d104      	bne.n	8009468 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800945e:	2300      	movs	r3, #0
 8009460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	61bb      	str	r3, [r7, #24]
 8009466:	e003      	b.n	8009470 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800946c:	2300      	movs	r3, #0
 800946e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009470:	e02e      	b.n	80094d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	9300      	str	r3, [sp, #0]
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	2200      	movs	r2, #0
 800947a:	2180      	movs	r1, #128	@ 0x80
 800947c:	68f8      	ldr	r0, [r7, #12]
 800947e:	f000 fb37 	bl	8009af0 <UART_WaitOnFlagUntilTimeout>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d005      	beq.n	8009494 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2220      	movs	r2, #32
 800948c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009490:	2303      	movs	r3, #3
 8009492:	e03a      	b.n	800950a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d10b      	bne.n	80094b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	881b      	ldrh	r3, [r3, #0]
 800949e:	461a      	mov	r2, r3
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80094aa:	69bb      	ldr	r3, [r7, #24]
 80094ac:	3302      	adds	r3, #2
 80094ae:	61bb      	str	r3, [r7, #24]
 80094b0:	e007      	b.n	80094c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80094b2:	69fb      	ldr	r3, [r7, #28]
 80094b4:	781a      	ldrb	r2, [r3, #0]
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80094bc:	69fb      	ldr	r3, [r7, #28]
 80094be:	3301      	adds	r3, #1
 80094c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	3b01      	subs	r3, #1
 80094ca:	b29a      	uxth	r2, r3
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d1cb      	bne.n	8009472 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	9300      	str	r3, [sp, #0]
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	2200      	movs	r2, #0
 80094e2:	2140      	movs	r1, #64	@ 0x40
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f000 fb03 	bl	8009af0 <UART_WaitOnFlagUntilTimeout>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d005      	beq.n	80094fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2220      	movs	r2, #32
 80094f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80094f8:	2303      	movs	r3, #3
 80094fa:	e006      	b.n	800950a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2220      	movs	r2, #32
 8009500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009504:	2300      	movs	r3, #0
 8009506:	e000      	b.n	800950a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009508:	2302      	movs	r3, #2
  }
}
 800950a:	4618      	mov	r0, r3
 800950c:	3720      	adds	r7, #32
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b084      	sub	sp, #16
 8009516:	af00      	add	r7, sp, #0
 8009518:	60f8      	str	r0, [r7, #12]
 800951a:	60b9      	str	r1, [r7, #8]
 800951c:	4613      	mov	r3, r2
 800951e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009526:	b2db      	uxtb	r3, r3
 8009528:	2b20      	cmp	r3, #32
 800952a:	d112      	bne.n	8009552 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d002      	beq.n	8009538 <HAL_UART_Receive_IT+0x26>
 8009532:	88fb      	ldrh	r3, [r7, #6]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d101      	bne.n	800953c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009538:	2301      	movs	r3, #1
 800953a:	e00b      	b.n	8009554 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009542:	88fb      	ldrh	r3, [r7, #6]
 8009544:	461a      	mov	r2, r3
 8009546:	68b9      	ldr	r1, [r7, #8]
 8009548:	68f8      	ldr	r0, [r7, #12]
 800954a:	f000 fb2a 	bl	8009ba2 <UART_Start_Receive_IT>
 800954e:	4603      	mov	r3, r0
 8009550:	e000      	b.n	8009554 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009552:	2302      	movs	r3, #2
  }
}
 8009554:	4618      	mov	r0, r3
 8009556:	3710      	adds	r7, #16
 8009558:	46bd      	mov	sp, r7
 800955a:	bd80      	pop	{r7, pc}

0800955c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b0ba      	sub	sp, #232	@ 0xe8
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68db      	ldr	r3, [r3, #12]
 8009574:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	695b      	ldr	r3, [r3, #20]
 800957e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009582:	2300      	movs	r3, #0
 8009584:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009588:	2300      	movs	r3, #0
 800958a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800958e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009592:	f003 030f 	and.w	r3, r3, #15
 8009596:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800959a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d10f      	bne.n	80095c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a6:	f003 0320 	and.w	r3, r3, #32
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d009      	beq.n	80095c2 <HAL_UART_IRQHandler+0x66>
 80095ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095b2:	f003 0320 	and.w	r3, r3, #32
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d003      	beq.n	80095c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f000 fc07 	bl	8009dce <UART_Receive_IT>
      return;
 80095c0:	e273      	b.n	8009aaa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80095c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	f000 80de 	beq.w	8009788 <HAL_UART_IRQHandler+0x22c>
 80095cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095d0:	f003 0301 	and.w	r3, r3, #1
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d106      	bne.n	80095e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80095d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f000 80d1 	beq.w	8009788 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80095e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ea:	f003 0301 	and.w	r3, r3, #1
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d00b      	beq.n	800960a <HAL_UART_IRQHandler+0xae>
 80095f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d005      	beq.n	800960a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009602:	f043 0201 	orr.w	r2, r3, #1
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800960a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800960e:	f003 0304 	and.w	r3, r3, #4
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00b      	beq.n	800962e <HAL_UART_IRQHandler+0xd2>
 8009616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800961a:	f003 0301 	and.w	r3, r3, #1
 800961e:	2b00      	cmp	r3, #0
 8009620:	d005      	beq.n	800962e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009626:	f043 0202 	orr.w	r2, r3, #2
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800962e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009632:	f003 0302 	and.w	r3, r3, #2
 8009636:	2b00      	cmp	r3, #0
 8009638:	d00b      	beq.n	8009652 <HAL_UART_IRQHandler+0xf6>
 800963a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800963e:	f003 0301 	and.w	r3, r3, #1
 8009642:	2b00      	cmp	r3, #0
 8009644:	d005      	beq.n	8009652 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800964a:	f043 0204 	orr.w	r2, r3, #4
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009656:	f003 0308 	and.w	r3, r3, #8
 800965a:	2b00      	cmp	r3, #0
 800965c:	d011      	beq.n	8009682 <HAL_UART_IRQHandler+0x126>
 800965e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009662:	f003 0320 	and.w	r3, r3, #32
 8009666:	2b00      	cmp	r3, #0
 8009668:	d105      	bne.n	8009676 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800966a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800966e:	f003 0301 	and.w	r3, r3, #1
 8009672:	2b00      	cmp	r3, #0
 8009674:	d005      	beq.n	8009682 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800967a:	f043 0208 	orr.w	r2, r3, #8
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009686:	2b00      	cmp	r3, #0
 8009688:	f000 820a 	beq.w	8009aa0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800968c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009690:	f003 0320 	and.w	r3, r3, #32
 8009694:	2b00      	cmp	r3, #0
 8009696:	d008      	beq.n	80096aa <HAL_UART_IRQHandler+0x14e>
 8009698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800969c:	f003 0320 	and.w	r3, r3, #32
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d002      	beq.n	80096aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f000 fb92 	bl	8009dce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	695b      	ldr	r3, [r3, #20]
 80096b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096b4:	2b40      	cmp	r3, #64	@ 0x40
 80096b6:	bf0c      	ite	eq
 80096b8:	2301      	moveq	r3, #1
 80096ba:	2300      	movne	r3, #0
 80096bc:	b2db      	uxtb	r3, r3
 80096be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096c6:	f003 0308 	and.w	r3, r3, #8
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d103      	bne.n	80096d6 <HAL_UART_IRQHandler+0x17a>
 80096ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d04f      	beq.n	8009776 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 fa9d 	bl	8009c16 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	695b      	ldr	r3, [r3, #20]
 80096e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096e6:	2b40      	cmp	r3, #64	@ 0x40
 80096e8:	d141      	bne.n	800976e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	3314      	adds	r3, #20
 80096f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096f8:	e853 3f00 	ldrex	r3, [r3]
 80096fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009700:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009704:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009708:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	3314      	adds	r3, #20
 8009712:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009716:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800971a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009722:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009726:	e841 2300 	strex	r3, r2, [r1]
 800972a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800972e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009732:	2b00      	cmp	r3, #0
 8009734:	d1d9      	bne.n	80096ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800973a:	2b00      	cmp	r3, #0
 800973c:	d013      	beq.n	8009766 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009742:	4a8a      	ldr	r2, [pc, #552]	@ (800996c <HAL_UART_IRQHandler+0x410>)
 8009744:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800974a:	4618      	mov	r0, r3
 800974c:	f7fb f8de 	bl	800490c <HAL_DMA_Abort_IT>
 8009750:	4603      	mov	r3, r0
 8009752:	2b00      	cmp	r3, #0
 8009754:	d016      	beq.n	8009784 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800975a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009760:	4610      	mov	r0, r2
 8009762:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009764:	e00e      	b.n	8009784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f000 f9ac 	bl	8009ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800976c:	e00a      	b.n	8009784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 f9a8 	bl	8009ac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009774:	e006      	b.n	8009784 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 f9a4 	bl	8009ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2200      	movs	r2, #0
 8009780:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009782:	e18d      	b.n	8009aa0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009784:	bf00      	nop
    return;
 8009786:	e18b      	b.n	8009aa0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800978c:	2b01      	cmp	r3, #1
 800978e:	f040 8167 	bne.w	8009a60 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009796:	f003 0310 	and.w	r3, r3, #16
 800979a:	2b00      	cmp	r3, #0
 800979c:	f000 8160 	beq.w	8009a60 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80097a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097a4:	f003 0310 	and.w	r3, r3, #16
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	f000 8159 	beq.w	8009a60 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80097ae:	2300      	movs	r3, #0
 80097b0:	60bb      	str	r3, [r7, #8]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	60bb      	str	r3, [r7, #8]
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	685b      	ldr	r3, [r3, #4]
 80097c0:	60bb      	str	r3, [r7, #8]
 80097c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	695b      	ldr	r3, [r3, #20]
 80097ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097ce:	2b40      	cmp	r3, #64	@ 0x40
 80097d0:	f040 80ce 	bne.w	8009970 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	685b      	ldr	r3, [r3, #4]
 80097dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80097e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	f000 80a9 	beq.w	800993c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80097ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097f2:	429a      	cmp	r2, r3
 80097f4:	f080 80a2 	bcs.w	800993c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009804:	69db      	ldr	r3, [r3, #28]
 8009806:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800980a:	f000 8088 	beq.w	800991e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	330c      	adds	r3, #12
 8009814:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009818:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800981c:	e853 3f00 	ldrex	r3, [r3]
 8009820:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009824:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009828:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800982c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	330c      	adds	r3, #12
 8009836:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800983a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800983e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009842:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009846:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800984a:	e841 2300 	strex	r3, r2, [r1]
 800984e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009852:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009856:	2b00      	cmp	r3, #0
 8009858:	d1d9      	bne.n	800980e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	3314      	adds	r3, #20
 8009860:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009862:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009864:	e853 3f00 	ldrex	r3, [r3]
 8009868:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800986a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800986c:	f023 0301 	bic.w	r3, r3, #1
 8009870:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	3314      	adds	r3, #20
 800987a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800987e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009882:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009884:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009886:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800988a:	e841 2300 	strex	r3, r2, [r1]
 800988e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009890:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009892:	2b00      	cmp	r3, #0
 8009894:	d1e1      	bne.n	800985a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	3314      	adds	r3, #20
 800989c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800989e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80098a0:	e853 3f00 	ldrex	r3, [r3]
 80098a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80098a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	3314      	adds	r3, #20
 80098b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80098ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80098bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80098c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80098c2:	e841 2300 	strex	r3, r2, [r1]
 80098c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80098c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d1e3      	bne.n	8009896 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2220      	movs	r2, #32
 80098d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2200      	movs	r2, #0
 80098da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	330c      	adds	r3, #12
 80098e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098e6:	e853 3f00 	ldrex	r3, [r3]
 80098ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80098ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098ee:	f023 0310 	bic.w	r3, r3, #16
 80098f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	330c      	adds	r3, #12
 80098fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009900:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009902:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009904:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009906:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009908:	e841 2300 	strex	r3, r2, [r1]
 800990c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800990e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009910:	2b00      	cmp	r3, #0
 8009912:	d1e3      	bne.n	80098dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009918:	4618      	mov	r0, r3
 800991a:	f7fa ff87 	bl	800482c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2202      	movs	r2, #2
 8009922:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800992c:	b29b      	uxth	r3, r3
 800992e:	1ad3      	subs	r3, r2, r3
 8009930:	b29b      	uxth	r3, r3
 8009932:	4619      	mov	r1, r3
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f000 f8cf 	bl	8009ad8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800993a:	e0b3      	b.n	8009aa4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009940:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009944:	429a      	cmp	r2, r3
 8009946:	f040 80ad 	bne.w	8009aa4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800994e:	69db      	ldr	r3, [r3, #28]
 8009950:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009954:	f040 80a6 	bne.w	8009aa4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2202      	movs	r2, #2
 800995c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009962:	4619      	mov	r1, r3
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 f8b7 	bl	8009ad8 <HAL_UARTEx_RxEventCallback>
      return;
 800996a:	e09b      	b.n	8009aa4 <HAL_UART_IRQHandler+0x548>
 800996c:	08009cdd 	.word	0x08009cdd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009978:	b29b      	uxth	r3, r3
 800997a:	1ad3      	subs	r3, r2, r3
 800997c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009984:	b29b      	uxth	r3, r3
 8009986:	2b00      	cmp	r3, #0
 8009988:	f000 808e 	beq.w	8009aa8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800998c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009990:	2b00      	cmp	r3, #0
 8009992:	f000 8089 	beq.w	8009aa8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	330c      	adds	r3, #12
 800999c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800999e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a0:	e853 3f00 	ldrex	r3, [r3]
 80099a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	330c      	adds	r3, #12
 80099b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80099ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80099bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099c2:	e841 2300 	strex	r3, r2, [r1]
 80099c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d1e3      	bne.n	8009996 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	3314      	adds	r3, #20
 80099d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d8:	e853 3f00 	ldrex	r3, [r3]
 80099dc:	623b      	str	r3, [r7, #32]
   return(result);
 80099de:	6a3b      	ldr	r3, [r7, #32]
 80099e0:	f023 0301 	bic.w	r3, r3, #1
 80099e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	3314      	adds	r3, #20
 80099ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80099f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80099f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80099f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099fa:	e841 2300 	strex	r3, r2, [r1]
 80099fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d1e3      	bne.n	80099ce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2220      	movs	r2, #32
 8009a0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2200      	movs	r2, #0
 8009a12:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	330c      	adds	r3, #12
 8009a1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	e853 3f00 	ldrex	r3, [r3]
 8009a22:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f023 0310 	bic.w	r3, r3, #16
 8009a2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	330c      	adds	r3, #12
 8009a34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009a38:	61fa      	str	r2, [r7, #28]
 8009a3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a3c:	69b9      	ldr	r1, [r7, #24]
 8009a3e:	69fa      	ldr	r2, [r7, #28]
 8009a40:	e841 2300 	strex	r3, r2, [r1]
 8009a44:	617b      	str	r3, [r7, #20]
   return(result);
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d1e3      	bne.n	8009a14 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2202      	movs	r2, #2
 8009a50:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009a56:	4619      	mov	r1, r3
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f83d 	bl	8009ad8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009a5e:	e023      	b.n	8009aa8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d009      	beq.n	8009a80 <HAL_UART_IRQHandler+0x524>
 8009a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d003      	beq.n	8009a80 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009a78:	6878      	ldr	r0, [r7, #4]
 8009a7a:	f000 f940 	bl	8009cfe <UART_Transmit_IT>
    return;
 8009a7e:	e014      	b.n	8009aaa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d00e      	beq.n	8009aaa <HAL_UART_IRQHandler+0x54e>
 8009a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d008      	beq.n	8009aaa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f000 f980 	bl	8009d9e <UART_EndTransmit_IT>
    return;
 8009a9e:	e004      	b.n	8009aaa <HAL_UART_IRQHandler+0x54e>
    return;
 8009aa0:	bf00      	nop
 8009aa2:	e002      	b.n	8009aaa <HAL_UART_IRQHandler+0x54e>
      return;
 8009aa4:	bf00      	nop
 8009aa6:	e000      	b.n	8009aaa <HAL_UART_IRQHandler+0x54e>
      return;
 8009aa8:	bf00      	nop
  }
}
 8009aaa:	37e8      	adds	r7, #232	@ 0xe8
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b083      	sub	sp, #12
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009ab8:	bf00      	nop
 8009aba:	370c      	adds	r7, #12
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr

08009ac4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009acc:	bf00      	nop
 8009ace:	370c      	adds	r7, #12
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr

08009ad8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b083      	sub	sp, #12
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009ae4:	bf00      	nop
 8009ae6:	370c      	adds	r7, #12
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr

08009af0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b086      	sub	sp, #24
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	603b      	str	r3, [r7, #0]
 8009afc:	4613      	mov	r3, r2
 8009afe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b00:	e03b      	b.n	8009b7a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b02:	6a3b      	ldr	r3, [r7, #32]
 8009b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b08:	d037      	beq.n	8009b7a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b0a:	f7fa f861 	bl	8003bd0 <HAL_GetTick>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	1ad3      	subs	r3, r2, r3
 8009b14:	6a3a      	ldr	r2, [r7, #32]
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d302      	bcc.n	8009b20 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b1a:	6a3b      	ldr	r3, [r7, #32]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d101      	bne.n	8009b24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b20:	2303      	movs	r3, #3
 8009b22:	e03a      	b.n	8009b9a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	68db      	ldr	r3, [r3, #12]
 8009b2a:	f003 0304 	and.w	r3, r3, #4
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d023      	beq.n	8009b7a <UART_WaitOnFlagUntilTimeout+0x8a>
 8009b32:	68bb      	ldr	r3, [r7, #8]
 8009b34:	2b80      	cmp	r3, #128	@ 0x80
 8009b36:	d020      	beq.n	8009b7a <UART_WaitOnFlagUntilTimeout+0x8a>
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	2b40      	cmp	r3, #64	@ 0x40
 8009b3c:	d01d      	beq.n	8009b7a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f003 0308 	and.w	r3, r3, #8
 8009b48:	2b08      	cmp	r3, #8
 8009b4a:	d116      	bne.n	8009b7a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	617b      	str	r3, [r7, #20]
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	617b      	str	r3, [r7, #20]
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	685b      	ldr	r3, [r3, #4]
 8009b5e:	617b      	str	r3, [r7, #20]
 8009b60:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b62:	68f8      	ldr	r0, [r7, #12]
 8009b64:	f000 f857 	bl	8009c16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2208      	movs	r2, #8
 8009b6c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2200      	movs	r2, #0
 8009b72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009b76:	2301      	movs	r3, #1
 8009b78:	e00f      	b.n	8009b9a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	681a      	ldr	r2, [r3, #0]
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	4013      	ands	r3, r2
 8009b84:	68ba      	ldr	r2, [r7, #8]
 8009b86:	429a      	cmp	r2, r3
 8009b88:	bf0c      	ite	eq
 8009b8a:	2301      	moveq	r3, #1
 8009b8c:	2300      	movne	r3, #0
 8009b8e:	b2db      	uxtb	r3, r3
 8009b90:	461a      	mov	r2, r3
 8009b92:	79fb      	ldrb	r3, [r7, #7]
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d0b4      	beq.n	8009b02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3718      	adds	r7, #24
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ba2:	b480      	push	{r7}
 8009ba4:	b085      	sub	sp, #20
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	60f8      	str	r0, [r7, #12]
 8009baa:	60b9      	str	r1, [r7, #8]
 8009bac:	4613      	mov	r3, r2
 8009bae:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	68ba      	ldr	r2, [r7, #8]
 8009bb4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	88fa      	ldrh	r2, [r7, #6]
 8009bba:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	88fa      	ldrh	r2, [r7, #6]
 8009bc0:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2222      	movs	r2, #34	@ 0x22
 8009bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	691b      	ldr	r3, [r3, #16]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d007      	beq.n	8009be8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	68da      	ldr	r2, [r3, #12]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009be6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	695a      	ldr	r2, [r3, #20]
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f042 0201 	orr.w	r2, r2, #1
 8009bf6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	68da      	ldr	r2, [r3, #12]
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f042 0220 	orr.w	r2, r2, #32
 8009c06:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3714      	adds	r7, #20
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c14:	4770      	bx	lr

08009c16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c16:	b480      	push	{r7}
 8009c18:	b095      	sub	sp, #84	@ 0x54
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	330c      	adds	r3, #12
 8009c24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c28:	e853 3f00 	ldrex	r3, [r3]
 8009c2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	330c      	adds	r3, #12
 8009c3c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009c3e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c46:	e841 2300 	strex	r3, r2, [r1]
 8009c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d1e5      	bne.n	8009c1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	3314      	adds	r3, #20
 8009c58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5a:	6a3b      	ldr	r3, [r7, #32]
 8009c5c:	e853 3f00 	ldrex	r3, [r3]
 8009c60:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c62:	69fb      	ldr	r3, [r7, #28]
 8009c64:	f023 0301 	bic.w	r3, r3, #1
 8009c68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	3314      	adds	r3, #20
 8009c70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c7a:	e841 2300 	strex	r3, r2, [r1]
 8009c7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1e5      	bne.n	8009c52 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d119      	bne.n	8009cc2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	330c      	adds	r3, #12
 8009c94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	e853 3f00 	ldrex	r3, [r3]
 8009c9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	f023 0310 	bic.w	r3, r3, #16
 8009ca4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	330c      	adds	r3, #12
 8009cac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009cae:	61ba      	str	r2, [r7, #24]
 8009cb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb2:	6979      	ldr	r1, [r7, #20]
 8009cb4:	69ba      	ldr	r2, [r7, #24]
 8009cb6:	e841 2300 	strex	r3, r2, [r1]
 8009cba:	613b      	str	r3, [r7, #16]
   return(result);
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d1e5      	bne.n	8009c8e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2220      	movs	r2, #32
 8009cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009cd0:	bf00      	nop
 8009cd2:	3754      	adds	r7, #84	@ 0x54
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr

08009cdc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009cdc:	b580      	push	{r7, lr}
 8009cde:	b084      	sub	sp, #16
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ce8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2200      	movs	r2, #0
 8009cee:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009cf0:	68f8      	ldr	r0, [r7, #12]
 8009cf2:	f7ff fee7 	bl	8009ac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cf6:	bf00      	nop
 8009cf8:	3710      	adds	r7, #16
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009cfe:	b480      	push	{r7}
 8009d00:	b085      	sub	sp, #20
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009d0c:	b2db      	uxtb	r3, r3
 8009d0e:	2b21      	cmp	r3, #33	@ 0x21
 8009d10:	d13e      	bne.n	8009d90 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	689b      	ldr	r3, [r3, #8]
 8009d16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d1a:	d114      	bne.n	8009d46 <UART_Transmit_IT+0x48>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	691b      	ldr	r3, [r3, #16]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d110      	bne.n	8009d46 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a1b      	ldr	r3, [r3, #32]
 8009d28:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	881b      	ldrh	r3, [r3, #0]
 8009d2e:	461a      	mov	r2, r3
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009d38:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6a1b      	ldr	r3, [r3, #32]
 8009d3e:	1c9a      	adds	r2, r3, #2
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	621a      	str	r2, [r3, #32]
 8009d44:	e008      	b.n	8009d58 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	6a1b      	ldr	r3, [r3, #32]
 8009d4a:	1c59      	adds	r1, r3, #1
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	6211      	str	r1, [r2, #32]
 8009d50:	781a      	ldrb	r2, [r3, #0]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	3b01      	subs	r3, #1
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	687a      	ldr	r2, [r7, #4]
 8009d64:	4619      	mov	r1, r3
 8009d66:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d10f      	bne.n	8009d8c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	68da      	ldr	r2, [r3, #12]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009d7a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68da      	ldr	r2, [r3, #12]
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d8a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	e000      	b.n	8009d92 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009d90:	2302      	movs	r3, #2
  }
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3714      	adds	r7, #20
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr

08009d9e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009d9e:	b580      	push	{r7, lr}
 8009da0:	b082      	sub	sp, #8
 8009da2:	af00      	add	r7, sp, #0
 8009da4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	68da      	ldr	r2, [r3, #12]
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009db4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2220      	movs	r2, #32
 8009dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f7ff fe76 	bl	8009ab0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009dc4:	2300      	movs	r3, #0
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	3708      	adds	r7, #8
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}

08009dce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009dce:	b580      	push	{r7, lr}
 8009dd0:	b08c      	sub	sp, #48	@ 0x30
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	2b22      	cmp	r3, #34	@ 0x22
 8009de8:	f040 80aa 	bne.w	8009f40 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009df4:	d115      	bne.n	8009e22 <UART_Receive_IT+0x54>
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	691b      	ldr	r3, [r3, #16]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d111      	bne.n	8009e22 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e02:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e10:	b29a      	uxth	r2, r3
 8009e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e14:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e1a:	1c9a      	adds	r2, r3, #2
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009e20:	e024      	b.n	8009e6c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e30:	d007      	beq.n	8009e42 <UART_Receive_IT+0x74>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	689b      	ldr	r3, [r3, #8]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d10a      	bne.n	8009e50 <UART_Receive_IT+0x82>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d106      	bne.n	8009e50 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	685b      	ldr	r3, [r3, #4]
 8009e48:	b2da      	uxtb	r2, r3
 8009e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e4c:	701a      	strb	r2, [r3, #0]
 8009e4e:	e008      	b.n	8009e62 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	b2db      	uxtb	r3, r3
 8009e58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009e5c:	b2da      	uxtb	r2, r3
 8009e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e60:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e66:	1c5a      	adds	r2, r3, #1
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009e70:	b29b      	uxth	r3, r3
 8009e72:	3b01      	subs	r3, #1
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	4619      	mov	r1, r3
 8009e7a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d15d      	bne.n	8009f3c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	68da      	ldr	r2, [r3, #12]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f022 0220 	bic.w	r2, r2, #32
 8009e8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	68da      	ldr	r2, [r3, #12]
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009e9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	695a      	ldr	r2, [r3, #20]
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f022 0201 	bic.w	r2, r2, #1
 8009eae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2220      	movs	r2, #32
 8009eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d135      	bne.n	8009f32 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	330c      	adds	r3, #12
 8009ed2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	e853 3f00 	ldrex	r3, [r3]
 8009eda:	613b      	str	r3, [r7, #16]
   return(result);
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	f023 0310 	bic.w	r3, r3, #16
 8009ee2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	330c      	adds	r3, #12
 8009eea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009eec:	623a      	str	r2, [r7, #32]
 8009eee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef0:	69f9      	ldr	r1, [r7, #28]
 8009ef2:	6a3a      	ldr	r2, [r7, #32]
 8009ef4:	e841 2300 	strex	r3, r2, [r1]
 8009ef8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d1e5      	bne.n	8009ecc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f003 0310 	and.w	r3, r3, #16
 8009f0a:	2b10      	cmp	r3, #16
 8009f0c:	d10a      	bne.n	8009f24 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009f0e:	2300      	movs	r3, #0
 8009f10:	60fb      	str	r3, [r7, #12]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	60fb      	str	r3, [r7, #12]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	685b      	ldr	r3, [r3, #4]
 8009f20:	60fb      	str	r3, [r7, #12]
 8009f22:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009f28:	4619      	mov	r1, r3
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f7ff fdd4 	bl	8009ad8 <HAL_UARTEx_RxEventCallback>
 8009f30:	e002      	b.n	8009f38 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f7f8 ff74 	bl	8002e20 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	e002      	b.n	8009f42 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	e000      	b.n	8009f42 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009f40:	2302      	movs	r3, #2
  }
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3730      	adds	r7, #48	@ 0x30
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
	...

08009f4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f50:	b0c0      	sub	sp, #256	@ 0x100
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	691b      	ldr	r3, [r3, #16]
 8009f60:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f68:	68d9      	ldr	r1, [r3, #12]
 8009f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	ea40 0301 	orr.w	r3, r0, r1
 8009f74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f7a:	689a      	ldr	r2, [r3, #8]
 8009f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f80:	691b      	ldr	r3, [r3, #16]
 8009f82:	431a      	orrs	r2, r3
 8009f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f88:	695b      	ldr	r3, [r3, #20]
 8009f8a:	431a      	orrs	r2, r3
 8009f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f90:	69db      	ldr	r3, [r3, #28]
 8009f92:	4313      	orrs	r3, r2
 8009f94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	68db      	ldr	r3, [r3, #12]
 8009fa0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009fa4:	f021 010c 	bic.w	r1, r1, #12
 8009fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fac:	681a      	ldr	r2, [r3, #0]
 8009fae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009fb2:	430b      	orrs	r3, r1
 8009fb4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	695b      	ldr	r3, [r3, #20]
 8009fbe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fc6:	6999      	ldr	r1, [r3, #24]
 8009fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fcc:	681a      	ldr	r2, [r3, #0]
 8009fce:	ea40 0301 	orr.w	r3, r0, r1
 8009fd2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	4b8f      	ldr	r3, [pc, #572]	@ (800a218 <UART_SetConfig+0x2cc>)
 8009fdc:	429a      	cmp	r2, r3
 8009fde:	d005      	beq.n	8009fec <UART_SetConfig+0xa0>
 8009fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fe4:	681a      	ldr	r2, [r3, #0]
 8009fe6:	4b8d      	ldr	r3, [pc, #564]	@ (800a21c <UART_SetConfig+0x2d0>)
 8009fe8:	429a      	cmp	r2, r3
 8009fea:	d104      	bne.n	8009ff6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009fec:	f7fd f822 	bl	8007034 <HAL_RCC_GetPCLK2Freq>
 8009ff0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009ff4:	e003      	b.n	8009ffe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009ff6:	f7fd f809 	bl	800700c <HAL_RCC_GetPCLK1Freq>
 8009ffa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a002:	69db      	ldr	r3, [r3, #28]
 800a004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a008:	f040 810c 	bne.w	800a224 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a00c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a010:	2200      	movs	r2, #0
 800a012:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a016:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a01a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a01e:	4622      	mov	r2, r4
 800a020:	462b      	mov	r3, r5
 800a022:	1891      	adds	r1, r2, r2
 800a024:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a026:	415b      	adcs	r3, r3
 800a028:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a02a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a02e:	4621      	mov	r1, r4
 800a030:	eb12 0801 	adds.w	r8, r2, r1
 800a034:	4629      	mov	r1, r5
 800a036:	eb43 0901 	adc.w	r9, r3, r1
 800a03a:	f04f 0200 	mov.w	r2, #0
 800a03e:	f04f 0300 	mov.w	r3, #0
 800a042:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a046:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a04a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a04e:	4690      	mov	r8, r2
 800a050:	4699      	mov	r9, r3
 800a052:	4623      	mov	r3, r4
 800a054:	eb18 0303 	adds.w	r3, r8, r3
 800a058:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a05c:	462b      	mov	r3, r5
 800a05e:	eb49 0303 	adc.w	r3, r9, r3
 800a062:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	2200      	movs	r2, #0
 800a06e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a072:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a076:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a07a:	460b      	mov	r3, r1
 800a07c:	18db      	adds	r3, r3, r3
 800a07e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a080:	4613      	mov	r3, r2
 800a082:	eb42 0303 	adc.w	r3, r2, r3
 800a086:	657b      	str	r3, [r7, #84]	@ 0x54
 800a088:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a08c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a090:	f7f6 f93e 	bl	8000310 <__aeabi_uldivmod>
 800a094:	4602      	mov	r2, r0
 800a096:	460b      	mov	r3, r1
 800a098:	4b61      	ldr	r3, [pc, #388]	@ (800a220 <UART_SetConfig+0x2d4>)
 800a09a:	fba3 2302 	umull	r2, r3, r3, r2
 800a09e:	095b      	lsrs	r3, r3, #5
 800a0a0:	011c      	lsls	r4, r3, #4
 800a0a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a0ac:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a0b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a0b4:	4642      	mov	r2, r8
 800a0b6:	464b      	mov	r3, r9
 800a0b8:	1891      	adds	r1, r2, r2
 800a0ba:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a0bc:	415b      	adcs	r3, r3
 800a0be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a0c4:	4641      	mov	r1, r8
 800a0c6:	eb12 0a01 	adds.w	sl, r2, r1
 800a0ca:	4649      	mov	r1, r9
 800a0cc:	eb43 0b01 	adc.w	fp, r3, r1
 800a0d0:	f04f 0200 	mov.w	r2, #0
 800a0d4:	f04f 0300 	mov.w	r3, #0
 800a0d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a0dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a0e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a0e4:	4692      	mov	sl, r2
 800a0e6:	469b      	mov	fp, r3
 800a0e8:	4643      	mov	r3, r8
 800a0ea:	eb1a 0303 	adds.w	r3, sl, r3
 800a0ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a0f2:	464b      	mov	r3, r9
 800a0f4:	eb4b 0303 	adc.w	r3, fp, r3
 800a0f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a0fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	2200      	movs	r2, #0
 800a104:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a108:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a10c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a110:	460b      	mov	r3, r1
 800a112:	18db      	adds	r3, r3, r3
 800a114:	643b      	str	r3, [r7, #64]	@ 0x40
 800a116:	4613      	mov	r3, r2
 800a118:	eb42 0303 	adc.w	r3, r2, r3
 800a11c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a11e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a122:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a126:	f7f6 f8f3 	bl	8000310 <__aeabi_uldivmod>
 800a12a:	4602      	mov	r2, r0
 800a12c:	460b      	mov	r3, r1
 800a12e:	4611      	mov	r1, r2
 800a130:	4b3b      	ldr	r3, [pc, #236]	@ (800a220 <UART_SetConfig+0x2d4>)
 800a132:	fba3 2301 	umull	r2, r3, r3, r1
 800a136:	095b      	lsrs	r3, r3, #5
 800a138:	2264      	movs	r2, #100	@ 0x64
 800a13a:	fb02 f303 	mul.w	r3, r2, r3
 800a13e:	1acb      	subs	r3, r1, r3
 800a140:	00db      	lsls	r3, r3, #3
 800a142:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a146:	4b36      	ldr	r3, [pc, #216]	@ (800a220 <UART_SetConfig+0x2d4>)
 800a148:	fba3 2302 	umull	r2, r3, r3, r2
 800a14c:	095b      	lsrs	r3, r3, #5
 800a14e:	005b      	lsls	r3, r3, #1
 800a150:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a154:	441c      	add	r4, r3
 800a156:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a15a:	2200      	movs	r2, #0
 800a15c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a160:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a164:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a168:	4642      	mov	r2, r8
 800a16a:	464b      	mov	r3, r9
 800a16c:	1891      	adds	r1, r2, r2
 800a16e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a170:	415b      	adcs	r3, r3
 800a172:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a174:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a178:	4641      	mov	r1, r8
 800a17a:	1851      	adds	r1, r2, r1
 800a17c:	6339      	str	r1, [r7, #48]	@ 0x30
 800a17e:	4649      	mov	r1, r9
 800a180:	414b      	adcs	r3, r1
 800a182:	637b      	str	r3, [r7, #52]	@ 0x34
 800a184:	f04f 0200 	mov.w	r2, #0
 800a188:	f04f 0300 	mov.w	r3, #0
 800a18c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a190:	4659      	mov	r1, fp
 800a192:	00cb      	lsls	r3, r1, #3
 800a194:	4651      	mov	r1, sl
 800a196:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a19a:	4651      	mov	r1, sl
 800a19c:	00ca      	lsls	r2, r1, #3
 800a19e:	4610      	mov	r0, r2
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	4642      	mov	r2, r8
 800a1a6:	189b      	adds	r3, r3, r2
 800a1a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a1ac:	464b      	mov	r3, r9
 800a1ae:	460a      	mov	r2, r1
 800a1b0:	eb42 0303 	adc.w	r3, r2, r3
 800a1b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a1b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a1c4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a1c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	18db      	adds	r3, r3, r3
 800a1d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a1d2:	4613      	mov	r3, r2
 800a1d4:	eb42 0303 	adc.w	r3, r2, r3
 800a1d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a1da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a1de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a1e2:	f7f6 f895 	bl	8000310 <__aeabi_uldivmod>
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a220 <UART_SetConfig+0x2d4>)
 800a1ec:	fba3 1302 	umull	r1, r3, r3, r2
 800a1f0:	095b      	lsrs	r3, r3, #5
 800a1f2:	2164      	movs	r1, #100	@ 0x64
 800a1f4:	fb01 f303 	mul.w	r3, r1, r3
 800a1f8:	1ad3      	subs	r3, r2, r3
 800a1fa:	00db      	lsls	r3, r3, #3
 800a1fc:	3332      	adds	r3, #50	@ 0x32
 800a1fe:	4a08      	ldr	r2, [pc, #32]	@ (800a220 <UART_SetConfig+0x2d4>)
 800a200:	fba2 2303 	umull	r2, r3, r2, r3
 800a204:	095b      	lsrs	r3, r3, #5
 800a206:	f003 0207 	and.w	r2, r3, #7
 800a20a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4422      	add	r2, r4
 800a212:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a214:	e106      	b.n	800a424 <UART_SetConfig+0x4d8>
 800a216:	bf00      	nop
 800a218:	40011000 	.word	0x40011000
 800a21c:	40011400 	.word	0x40011400
 800a220:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a224:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a228:	2200      	movs	r2, #0
 800a22a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a22e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a232:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a236:	4642      	mov	r2, r8
 800a238:	464b      	mov	r3, r9
 800a23a:	1891      	adds	r1, r2, r2
 800a23c:	6239      	str	r1, [r7, #32]
 800a23e:	415b      	adcs	r3, r3
 800a240:	627b      	str	r3, [r7, #36]	@ 0x24
 800a242:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a246:	4641      	mov	r1, r8
 800a248:	1854      	adds	r4, r2, r1
 800a24a:	4649      	mov	r1, r9
 800a24c:	eb43 0501 	adc.w	r5, r3, r1
 800a250:	f04f 0200 	mov.w	r2, #0
 800a254:	f04f 0300 	mov.w	r3, #0
 800a258:	00eb      	lsls	r3, r5, #3
 800a25a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a25e:	00e2      	lsls	r2, r4, #3
 800a260:	4614      	mov	r4, r2
 800a262:	461d      	mov	r5, r3
 800a264:	4643      	mov	r3, r8
 800a266:	18e3      	adds	r3, r4, r3
 800a268:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a26c:	464b      	mov	r3, r9
 800a26e:	eb45 0303 	adc.w	r3, r5, r3
 800a272:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	2200      	movs	r2, #0
 800a27e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a282:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a286:	f04f 0200 	mov.w	r2, #0
 800a28a:	f04f 0300 	mov.w	r3, #0
 800a28e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a292:	4629      	mov	r1, r5
 800a294:	008b      	lsls	r3, r1, #2
 800a296:	4621      	mov	r1, r4
 800a298:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a29c:	4621      	mov	r1, r4
 800a29e:	008a      	lsls	r2, r1, #2
 800a2a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a2a4:	f7f6 f834 	bl	8000310 <__aeabi_uldivmod>
 800a2a8:	4602      	mov	r2, r0
 800a2aa:	460b      	mov	r3, r1
 800a2ac:	4b60      	ldr	r3, [pc, #384]	@ (800a430 <UART_SetConfig+0x4e4>)
 800a2ae:	fba3 2302 	umull	r2, r3, r3, r2
 800a2b2:	095b      	lsrs	r3, r3, #5
 800a2b4:	011c      	lsls	r4, r3, #4
 800a2b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a2c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a2c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a2c8:	4642      	mov	r2, r8
 800a2ca:	464b      	mov	r3, r9
 800a2cc:	1891      	adds	r1, r2, r2
 800a2ce:	61b9      	str	r1, [r7, #24]
 800a2d0:	415b      	adcs	r3, r3
 800a2d2:	61fb      	str	r3, [r7, #28]
 800a2d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a2d8:	4641      	mov	r1, r8
 800a2da:	1851      	adds	r1, r2, r1
 800a2dc:	6139      	str	r1, [r7, #16]
 800a2de:	4649      	mov	r1, r9
 800a2e0:	414b      	adcs	r3, r1
 800a2e2:	617b      	str	r3, [r7, #20]
 800a2e4:	f04f 0200 	mov.w	r2, #0
 800a2e8:	f04f 0300 	mov.w	r3, #0
 800a2ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a2f0:	4659      	mov	r1, fp
 800a2f2:	00cb      	lsls	r3, r1, #3
 800a2f4:	4651      	mov	r1, sl
 800a2f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a2fa:	4651      	mov	r1, sl
 800a2fc:	00ca      	lsls	r2, r1, #3
 800a2fe:	4610      	mov	r0, r2
 800a300:	4619      	mov	r1, r3
 800a302:	4603      	mov	r3, r0
 800a304:	4642      	mov	r2, r8
 800a306:	189b      	adds	r3, r3, r2
 800a308:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a30c:	464b      	mov	r3, r9
 800a30e:	460a      	mov	r2, r1
 800a310:	eb42 0303 	adc.w	r3, r2, r3
 800a314:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a31c:	685b      	ldr	r3, [r3, #4]
 800a31e:	2200      	movs	r2, #0
 800a320:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a322:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a324:	f04f 0200 	mov.w	r2, #0
 800a328:	f04f 0300 	mov.w	r3, #0
 800a32c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a330:	4649      	mov	r1, r9
 800a332:	008b      	lsls	r3, r1, #2
 800a334:	4641      	mov	r1, r8
 800a336:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a33a:	4641      	mov	r1, r8
 800a33c:	008a      	lsls	r2, r1, #2
 800a33e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a342:	f7f5 ffe5 	bl	8000310 <__aeabi_uldivmod>
 800a346:	4602      	mov	r2, r0
 800a348:	460b      	mov	r3, r1
 800a34a:	4611      	mov	r1, r2
 800a34c:	4b38      	ldr	r3, [pc, #224]	@ (800a430 <UART_SetConfig+0x4e4>)
 800a34e:	fba3 2301 	umull	r2, r3, r3, r1
 800a352:	095b      	lsrs	r3, r3, #5
 800a354:	2264      	movs	r2, #100	@ 0x64
 800a356:	fb02 f303 	mul.w	r3, r2, r3
 800a35a:	1acb      	subs	r3, r1, r3
 800a35c:	011b      	lsls	r3, r3, #4
 800a35e:	3332      	adds	r3, #50	@ 0x32
 800a360:	4a33      	ldr	r2, [pc, #204]	@ (800a430 <UART_SetConfig+0x4e4>)
 800a362:	fba2 2303 	umull	r2, r3, r2, r3
 800a366:	095b      	lsrs	r3, r3, #5
 800a368:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a36c:	441c      	add	r4, r3
 800a36e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a372:	2200      	movs	r2, #0
 800a374:	673b      	str	r3, [r7, #112]	@ 0x70
 800a376:	677a      	str	r2, [r7, #116]	@ 0x74
 800a378:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a37c:	4642      	mov	r2, r8
 800a37e:	464b      	mov	r3, r9
 800a380:	1891      	adds	r1, r2, r2
 800a382:	60b9      	str	r1, [r7, #8]
 800a384:	415b      	adcs	r3, r3
 800a386:	60fb      	str	r3, [r7, #12]
 800a388:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a38c:	4641      	mov	r1, r8
 800a38e:	1851      	adds	r1, r2, r1
 800a390:	6039      	str	r1, [r7, #0]
 800a392:	4649      	mov	r1, r9
 800a394:	414b      	adcs	r3, r1
 800a396:	607b      	str	r3, [r7, #4]
 800a398:	f04f 0200 	mov.w	r2, #0
 800a39c:	f04f 0300 	mov.w	r3, #0
 800a3a0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a3a4:	4659      	mov	r1, fp
 800a3a6:	00cb      	lsls	r3, r1, #3
 800a3a8:	4651      	mov	r1, sl
 800a3aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a3ae:	4651      	mov	r1, sl
 800a3b0:	00ca      	lsls	r2, r1, #3
 800a3b2:	4610      	mov	r0, r2
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	4642      	mov	r2, r8
 800a3ba:	189b      	adds	r3, r3, r2
 800a3bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a3be:	464b      	mov	r3, r9
 800a3c0:	460a      	mov	r2, r1
 800a3c2:	eb42 0303 	adc.w	r3, r2, r3
 800a3c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a3c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3cc:	685b      	ldr	r3, [r3, #4]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	663b      	str	r3, [r7, #96]	@ 0x60
 800a3d2:	667a      	str	r2, [r7, #100]	@ 0x64
 800a3d4:	f04f 0200 	mov.w	r2, #0
 800a3d8:	f04f 0300 	mov.w	r3, #0
 800a3dc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a3e0:	4649      	mov	r1, r9
 800a3e2:	008b      	lsls	r3, r1, #2
 800a3e4:	4641      	mov	r1, r8
 800a3e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3ea:	4641      	mov	r1, r8
 800a3ec:	008a      	lsls	r2, r1, #2
 800a3ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a3f2:	f7f5 ff8d 	bl	8000310 <__aeabi_uldivmod>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a430 <UART_SetConfig+0x4e4>)
 800a3fc:	fba3 1302 	umull	r1, r3, r3, r2
 800a400:	095b      	lsrs	r3, r3, #5
 800a402:	2164      	movs	r1, #100	@ 0x64
 800a404:	fb01 f303 	mul.w	r3, r1, r3
 800a408:	1ad3      	subs	r3, r2, r3
 800a40a:	011b      	lsls	r3, r3, #4
 800a40c:	3332      	adds	r3, #50	@ 0x32
 800a40e:	4a08      	ldr	r2, [pc, #32]	@ (800a430 <UART_SetConfig+0x4e4>)
 800a410:	fba2 2303 	umull	r2, r3, r2, r3
 800a414:	095b      	lsrs	r3, r3, #5
 800a416:	f003 020f 	and.w	r2, r3, #15
 800a41a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4422      	add	r2, r4
 800a422:	609a      	str	r2, [r3, #8]
}
 800a424:	bf00      	nop
 800a426:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a42a:	46bd      	mov	sp, r7
 800a42c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a430:	51eb851f 	.word	0x51eb851f

0800a434 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a434:	b084      	sub	sp, #16
 800a436:	b480      	push	{r7}
 800a438:	b085      	sub	sp, #20
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
 800a43e:	f107 001c 	add.w	r0, r7, #28
 800a442:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a446:	2300      	movs	r3, #0
 800a448:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a44a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a44c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a44e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800a452:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800a456:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800a45a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a45c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800a45e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	4313      	orrs	r3, r2
 800a464:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	685b      	ldr	r3, [r3, #4]
 800a46a:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800a46e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a472:	68fa      	ldr	r2, [r7, #12]
 800a474:	431a      	orrs	r2, r3
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a47a:	2300      	movs	r3, #0
}
 800a47c:	4618      	mov	r0, r3
 800a47e:	3714      	adds	r7, #20
 800a480:	46bd      	mov	sp, r7
 800a482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a486:	b004      	add	sp, #16
 800a488:	4770      	bx	lr

0800a48a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a48a:	b480      	push	{r7}
 800a48c:	b083      	sub	sp, #12
 800a48e:	af00      	add	r7, sp, #0
 800a490:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800a498:	4618      	mov	r0, r3
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr

0800a4a4 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	681a      	ldr	r2, [r3, #0]
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a4b8:	2300      	movs	r3, #0
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	370c      	adds	r7, #12
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c4:	4770      	bx	lr

0800a4c6 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a4c6:	b480      	push	{r7}
 800a4c8:	b083      	sub	sp, #12
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2203      	movs	r2, #3
 800a4d2:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a4d4:	2300      	movs	r3, #0
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	370c      	adds	r7, #12
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr

0800a4e2 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b083      	sub	sp, #12
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f003 0303 	and.w	r3, r3, #3
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	370c      	adds	r7, #12
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr

0800a4fe <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a4fe:	b480      	push	{r7}
 800a500:	b085      	sub	sp, #20
 800a502:	af00      	add	r7, sp, #0
 800a504:	6078      	str	r0, [r7, #4]
 800a506:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a508:	2300      	movs	r3, #0
 800a50a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	681a      	ldr	r2, [r3, #0]
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a51c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a522:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a528:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a52a:	68fa      	ldr	r2, [r7, #12]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	68db      	ldr	r3, [r3, #12]
 800a534:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800a538:	f023 030f 	bic.w	r3, r3, #15
 800a53c:	68fa      	ldr	r2, [r7, #12]
 800a53e:	431a      	orrs	r2, r3
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a544:	2300      	movs	r3, #0
}
 800a546:	4618      	mov	r0, r3
 800a548:	3714      	adds	r7, #20
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr

0800a552 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a552:	b480      	push	{r7}
 800a554:	b083      	sub	sp, #12
 800a556:	af00      	add	r7, sp, #0
 800a558:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	691b      	ldr	r3, [r3, #16]
 800a55e:	b2db      	uxtb	r3, r3
}
 800a560:	4618      	mov	r0, r3
 800a562:	370c      	adds	r7, #12
 800a564:	46bd      	mov	sp, r7
 800a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56a:	4770      	bx	lr

0800a56c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b085      	sub	sp, #20
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	3314      	adds	r3, #20
 800a57a:	461a      	mov	r2, r3
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	4413      	add	r3, r2
 800a580:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
}  
 800a586:	4618      	mov	r0, r3
 800a588:	3714      	adds	r7, #20
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr

0800a592 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a592:	b480      	push	{r7}
 800a594:	b085      	sub	sp, #20
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
 800a59a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a59c:	2300      	movs	r3, #0
 800a59e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	681a      	ldr	r2, [r3, #0]
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	685a      	ldr	r2, [r3, #4]
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a5b8:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a5be:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a5c0:	683b      	ldr	r3, [r7, #0]
 800a5c2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a5c4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a5c6:	68fa      	ldr	r2, [r7, #12]
 800a5c8:	4313      	orrs	r3, r2
 800a5ca:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5d0:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	431a      	orrs	r2, r3
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a5dc:	2300      	movs	r3, #0

}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3714      	adds	r7, #20
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr

0800a5ea <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a5ea:	b580      	push	{r7, lr}
 800a5ec:	b088      	sub	sp, #32
 800a5ee:	af00      	add	r7, sp, #0
 800a5f0:	6078      	str	r0, [r7, #4]
 800a5f2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a5f8:	2310      	movs	r3, #16
 800a5fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a5fc:	2340      	movs	r3, #64	@ 0x40
 800a5fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a600:	2300      	movs	r3, #0
 800a602:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a604:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a608:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a60a:	f107 0308 	add.w	r3, r7, #8
 800a60e:	4619      	mov	r1, r3
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f7ff ff74 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a61a:	2110      	movs	r1, #16
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f000 fa19 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a622:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a624:	69fb      	ldr	r3, [r7, #28]
}
 800a626:	4618      	mov	r0, r3
 800a628:	3720      	adds	r7, #32
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}

0800a62e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a62e:	b580      	push	{r7, lr}
 800a630:	b088      	sub	sp, #32
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
 800a636:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a63c:	2311      	movs	r3, #17
 800a63e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a640:	2340      	movs	r3, #64	@ 0x40
 800a642:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a644:	2300      	movs	r3, #0
 800a646:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a648:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a64c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a64e:	f107 0308 	add.w	r3, r7, #8
 800a652:	4619      	mov	r1, r3
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f7ff ff52 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a65a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a65e:	2111      	movs	r1, #17
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 f9f7 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a666:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a668:	69fb      	ldr	r3, [r7, #28]
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	3720      	adds	r7, #32
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}

0800a672 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a672:	b580      	push	{r7, lr}
 800a674:	b088      	sub	sp, #32
 800a676:	af00      	add	r7, sp, #0
 800a678:	6078      	str	r0, [r7, #4]
 800a67a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a680:	2312      	movs	r3, #18
 800a682:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a684:	2340      	movs	r3, #64	@ 0x40
 800a686:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a688:	2300      	movs	r3, #0
 800a68a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a68c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a690:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a692:	f107 0308 	add.w	r3, r7, #8
 800a696:	4619      	mov	r1, r3
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f7ff ff30 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a69e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6a2:	2112      	movs	r1, #18
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f000 f9d5 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a6aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6ac:	69fb      	ldr	r3, [r7, #28]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3720      	adds	r7, #32
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b088      	sub	sp, #32
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
 800a6be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a6c4:	2318      	movs	r3, #24
 800a6c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a6c8:	2340      	movs	r3, #64	@ 0x40
 800a6ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a6d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a6d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a6d6:	f107 0308 	add.w	r3, r7, #8
 800a6da:	4619      	mov	r1, r3
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f7ff ff0e 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a6e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6e6:	2118      	movs	r1, #24
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 f9b3 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a6ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6f0:	69fb      	ldr	r3, [r7, #28]
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3720      	adds	r7, #32
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}

0800a6fa <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a6fa:	b580      	push	{r7, lr}
 800a6fc:	b088      	sub	sp, #32
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
 800a702:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a708:	2319      	movs	r3, #25
 800a70a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a70c:	2340      	movs	r3, #64	@ 0x40
 800a70e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a710:	2300      	movs	r3, #0
 800a712:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a714:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a718:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a71a:	f107 0308 	add.w	r3, r7, #8
 800a71e:	4619      	mov	r1, r3
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f7ff feec 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a72a:	2119      	movs	r1, #25
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f000 f991 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a732:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a734:	69fb      	ldr	r3, [r7, #28]
}
 800a736:	4618      	mov	r0, r3
 800a738:	3720      	adds	r7, #32
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
	...

0800a740 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b088      	sub	sp, #32
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a748:	2300      	movs	r3, #0
 800a74a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a74c:	230c      	movs	r3, #12
 800a74e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a750:	2340      	movs	r3, #64	@ 0x40
 800a752:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a754:	2300      	movs	r3, #0
 800a756:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a758:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a75c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a75e:	f107 0308 	add.w	r3, r7, #8
 800a762:	4619      	mov	r1, r3
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f7ff feca 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a76a:	4a05      	ldr	r2, [pc, #20]	@ (800a780 <SDMMC_CmdStopTransfer+0x40>)
 800a76c:	210c      	movs	r1, #12
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 f970 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a774:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a776:	69fb      	ldr	r3, [r7, #28]
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3720      	adds	r7, #32
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}
 800a780:	05f5e100 	.word	0x05f5e100

0800a784 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b08a      	sub	sp, #40	@ 0x28
 800a788:	af00      	add	r7, sp, #0
 800a78a:	60f8      	str	r0, [r7, #12]
 800a78c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a794:	2307      	movs	r3, #7
 800a796:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a798:	2340      	movs	r3, #64	@ 0x40
 800a79a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a79c:	2300      	movs	r3, #0
 800a79e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a7a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a7a4:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a7a6:	f107 0310 	add.w	r3, r7, #16
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	68f8      	ldr	r0, [r7, #12]
 800a7ae:	f7ff fea6 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a7b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a7b6:	2107      	movs	r1, #7
 800a7b8:	68f8      	ldr	r0, [r7, #12]
 800a7ba:	f000 f94b 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a7be:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3728      	adds	r7, #40	@ 0x28
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}

0800a7ca <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a7ca:	b580      	push	{r7, lr}
 800a7cc:	b088      	sub	sp, #32
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a7da:	2300      	movs	r3, #0
 800a7dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a7e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a7e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a7e8:	f107 0308 	add.w	r3, r7, #8
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7ff fe85 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 fb65 	bl	800aec4 <SDMMC_GetCmdError>
 800a7fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a7fc:	69fb      	ldr	r3, [r7, #28]
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3720      	adds	r7, #32
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}

0800a806 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a806:	b580      	push	{r7, lr}
 800a808:	b088      	sub	sp, #32
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a80e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a812:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a814:	2308      	movs	r3, #8
 800a816:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a818:	2340      	movs	r3, #64	@ 0x40
 800a81a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a81c:	2300      	movs	r3, #0
 800a81e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a820:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a824:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a826:	f107 0308 	add.w	r3, r7, #8
 800a82a:	4619      	mov	r1, r3
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f7ff fe66 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 faf8 	bl	800ae28 <SDMMC_GetCmdResp7>
 800a838:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a83a:	69fb      	ldr	r3, [r7, #28]
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3720      	adds	r7, #32
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b088      	sub	sp, #32
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
 800a84c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a852:	2337      	movs	r3, #55	@ 0x37
 800a854:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a856:	2340      	movs	r3, #64	@ 0x40
 800a858:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a85a:	2300      	movs	r3, #0
 800a85c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a85e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a862:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a864:	f107 0308 	add.w	r3, r7, #8
 800a868:	4619      	mov	r1, r3
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f7ff fe47 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a870:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a874:	2137      	movs	r1, #55	@ 0x37
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 f8ec 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a87c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a87e:	69fb      	ldr	r3, [r7, #28]
}
 800a880:	4618      	mov	r0, r3
 800a882:	3720      	adds	r7, #32
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b088      	sub	sp, #32
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a898:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a89c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a89e:	2329      	movs	r3, #41	@ 0x29
 800a8a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a8a2:	2340      	movs	r3, #64	@ 0x40
 800a8a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8b0:	f107 0308 	add.w	r3, r7, #8
 800a8b4:	4619      	mov	r1, r3
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f7ff fe21 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 f9ff 	bl	800acc0 <SDMMC_GetCmdResp3>
 800a8c2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8c4:	69fb      	ldr	r3, [r7, #28]
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3720      	adds	r7, #32
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}

0800a8ce <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800a8ce:	b580      	push	{r7, lr}
 800a8d0:	b088      	sub	sp, #32
 800a8d2:	af00      	add	r7, sp, #0
 800a8d4:	6078      	str	r0, [r7, #4]
 800a8d6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a8dc:	2306      	movs	r3, #6
 800a8de:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a8e0:	2340      	movs	r3, #64	@ 0x40
 800a8e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8ec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8ee:	f107 0308 	add.w	r3, r7, #8
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f7ff fe02 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800a8fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8fe:	2106      	movs	r1, #6
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	f000 f8a7 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a906:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a908:	69fb      	ldr	r3, [r7, #28]
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3720      	adds	r7, #32
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b088      	sub	sp, #32
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a91a:	2300      	movs	r3, #0
 800a91c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a91e:	2333      	movs	r3, #51	@ 0x33
 800a920:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a922:	2340      	movs	r3, #64	@ 0x40
 800a924:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a926:	2300      	movs	r3, #0
 800a928:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a92a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a92e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a930:	f107 0308 	add.w	r3, r7, #8
 800a934:	4619      	mov	r1, r3
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f7ff fde1 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800a93c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a940:	2133      	movs	r1, #51	@ 0x33
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f886 	bl	800aa54 <SDMMC_GetCmdResp1>
 800a948:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a94a:	69fb      	ldr	r3, [r7, #28]
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3720      	adds	r7, #32
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b088      	sub	sp, #32
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a95c:	2300      	movs	r3, #0
 800a95e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a960:	2302      	movs	r3, #2
 800a962:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a964:	23c0      	movs	r3, #192	@ 0xc0
 800a966:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a968:	2300      	movs	r3, #0
 800a96a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a96c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a970:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a972:	f107 0308 	add.w	r3, r7, #8
 800a976:	4619      	mov	r1, r3
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f7ff fdc0 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 f956 	bl	800ac30 <SDMMC_GetCmdResp2>
 800a984:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a986:	69fb      	ldr	r3, [r7, #28]
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3720      	adds	r7, #32
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b088      	sub	sp, #32
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a99e:	2309      	movs	r3, #9
 800a9a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a9a2:	23c0      	movs	r3, #192	@ 0xc0
 800a9a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9b0:	f107 0308 	add.w	r3, r7, #8
 800a9b4:	4619      	mov	r1, r3
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f7ff fda1 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f000 f937 	bl	800ac30 <SDMMC_GetCmdResp2>
 800a9c2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9c4:	69fb      	ldr	r3, [r7, #28]
}
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	3720      	adds	r7, #32
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}

0800a9ce <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a9ce:	b580      	push	{r7, lr}
 800a9d0:	b088      	sub	sp, #32
 800a9d2:	af00      	add	r7, sp, #0
 800a9d4:	6078      	str	r0, [r7, #4]
 800a9d6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a9dc:	2303      	movs	r3, #3
 800a9de:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a9e0:	2340      	movs	r3, #64	@ 0x40
 800a9e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9ec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9ee:	f107 0308 	add.w	r3, r7, #8
 800a9f2:	4619      	mov	r1, r3
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f7ff fd82 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a9fa:	683a      	ldr	r2, [r7, #0]
 800a9fc:	2103      	movs	r1, #3
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 f99c 	bl	800ad3c <SDMMC_GetCmdResp6>
 800aa04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa06:	69fb      	ldr	r3, [r7, #28]
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	3720      	adds	r7, #32
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bd80      	pop	{r7, pc}

0800aa10 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b088      	sub	sp, #32
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
 800aa18:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800aa1e:	230d      	movs	r3, #13
 800aa20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa22:	2340      	movs	r3, #64	@ 0x40
 800aa24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa26:	2300      	movs	r3, #0
 800aa28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa30:	f107 0308 	add.w	r3, r7, #8
 800aa34:	4619      	mov	r1, r3
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f7ff fd61 	bl	800a4fe <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800aa3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa40:	210d      	movs	r1, #13
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f000 f806 	bl	800aa54 <SDMMC_GetCmdResp1>
 800aa48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa4a:	69fb      	ldr	r3, [r7, #28]
}
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	3720      	adds	r7, #32
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}

0800aa54 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b088      	sub	sp, #32
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	60f8      	str	r0, [r7, #12]
 800aa5c:	460b      	mov	r3, r1
 800aa5e:	607a      	str	r2, [r7, #4]
 800aa60:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800aa62:	4b70      	ldr	r3, [pc, #448]	@ (800ac24 <SDMMC_GetCmdResp1+0x1d0>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a70      	ldr	r2, [pc, #448]	@ (800ac28 <SDMMC_GetCmdResp1+0x1d4>)
 800aa68:	fba2 2303 	umull	r2, r3, r2, r3
 800aa6c:	0a5a      	lsrs	r2, r3, #9
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	fb02 f303 	mul.w	r3, r2, r3
 800aa74:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800aa76:	69fb      	ldr	r3, [r7, #28]
 800aa78:	1e5a      	subs	r2, r3, #1
 800aa7a:	61fa      	str	r2, [r7, #28]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d102      	bne.n	800aa86 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aa80:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aa84:	e0c9      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa8a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aa8c:	69bb      	ldr	r3, [r7, #24]
 800aa8e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d0ef      	beq.n	800aa76 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aa96:	69bb      	ldr	r3, [r7, #24]
 800aa98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d1ea      	bne.n	800aa76 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaa4:	f003 0304 	and.w	r3, r3, #4
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d004      	beq.n	800aab6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2204      	movs	r2, #4
 800aab0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800aab2:	2304      	movs	r3, #4
 800aab4:	e0b1      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaba:	f003 0301 	and.w	r3, r3, #1
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d004      	beq.n	800aacc <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	2201      	movs	r2, #1
 800aac6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aac8:	2301      	movs	r3, #1
 800aaca:	e0a6      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	22c5      	movs	r2, #197	@ 0xc5
 800aad0:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800aad2:	68f8      	ldr	r0, [r7, #12]
 800aad4:	f7ff fd3d 	bl	800a552 <SDIO_GetCommandResponse>
 800aad8:	4603      	mov	r3, r0
 800aada:	461a      	mov	r2, r3
 800aadc:	7afb      	ldrb	r3, [r7, #11]
 800aade:	4293      	cmp	r3, r2
 800aae0:	d001      	beq.n	800aae6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aae2:	2301      	movs	r3, #1
 800aae4:	e099      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800aae6:	2100      	movs	r1, #0
 800aae8:	68f8      	ldr	r0, [r7, #12]
 800aaea:	f7ff fd3f 	bl	800a56c <SDIO_GetResponse>
 800aaee:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800aaf0:	697a      	ldr	r2, [r7, #20]
 800aaf2:	4b4e      	ldr	r3, [pc, #312]	@ (800ac2c <SDMMC_GetCmdResp1+0x1d8>)
 800aaf4:	4013      	ands	r3, r2
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d101      	bne.n	800aafe <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800aafa:	2300      	movs	r3, #0
 800aafc:	e08d      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	da02      	bge.n	800ab0a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ab04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ab08:	e087      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d001      	beq.n	800ab18 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ab14:	2340      	movs	r3, #64	@ 0x40
 800ab16:	e080      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ab18:	697b      	ldr	r3, [r7, #20]
 800ab1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d001      	beq.n	800ab26 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ab22:	2380      	movs	r3, #128	@ 0x80
 800ab24:	e079      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d002      	beq.n	800ab36 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ab30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ab34:	e071      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d002      	beq.n	800ab46 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ab40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab44:	e069      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d002      	beq.n	800ab56 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ab50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab54:	e061      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ab56:	697b      	ldr	r3, [r7, #20]
 800ab58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d002      	beq.n	800ab66 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ab60:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ab64:	e059      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d002      	beq.n	800ab76 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ab70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ab74:	e051      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d002      	beq.n	800ab86 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ab80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ab84:	e049      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ab86:	697b      	ldr	r3, [r7, #20]
 800ab88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d002      	beq.n	800ab96 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ab90:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ab94:	e041      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d002      	beq.n	800aba6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800aba0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aba4:	e039      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800abac:	2b00      	cmp	r3, #0
 800abae:	d002      	beq.n	800abb6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800abb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800abb4:	e031      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d002      	beq.n	800abc6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800abc0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800abc4:	e029      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d002      	beq.n	800abd6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800abd0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800abd4:	e021      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d002      	beq.n	800abe6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800abe0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800abe4:	e019      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800abe6:	697b      	ldr	r3, [r7, #20]
 800abe8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abec:	2b00      	cmp	r3, #0
 800abee:	d002      	beq.n	800abf6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800abf0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800abf4:	e011      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d002      	beq.n	800ac06 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ac00:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800ac04:	e009      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	f003 0308 	and.w	r3, r3, #8
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d002      	beq.n	800ac16 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ac10:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800ac14:	e001      	b.n	800ac1a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ac16:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3720      	adds	r7, #32
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
 800ac22:	bf00      	nop
 800ac24:	20000008 	.word	0x20000008
 800ac28:	10624dd3 	.word	0x10624dd3
 800ac2c:	fdffe008 	.word	0xfdffe008

0800ac30 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800ac30:	b480      	push	{r7}
 800ac32:	b085      	sub	sp, #20
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ac38:	4b1f      	ldr	r3, [pc, #124]	@ (800acb8 <SDMMC_GetCmdResp2+0x88>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	4a1f      	ldr	r2, [pc, #124]	@ (800acbc <SDMMC_GetCmdResp2+0x8c>)
 800ac3e:	fba2 2303 	umull	r2, r3, r2, r3
 800ac42:	0a5b      	lsrs	r3, r3, #9
 800ac44:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac48:	fb02 f303 	mul.w	r3, r2, r3
 800ac4c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	1e5a      	subs	r2, r3, #1
 800ac52:	60fa      	str	r2, [r7, #12]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d102      	bne.n	800ac5e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ac58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ac5c:	e026      	b.n	800acac <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac62:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d0ef      	beq.n	800ac4e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1ea      	bne.n	800ac4e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac7c:	f003 0304 	and.w	r3, r3, #4
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d004      	beq.n	800ac8e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2204      	movs	r2, #4
 800ac88:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ac8a:	2304      	movs	r3, #4
 800ac8c:	e00e      	b.n	800acac <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac92:	f003 0301 	and.w	r3, r3, #1
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d004      	beq.n	800aca4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aca0:	2301      	movs	r3, #1
 800aca2:	e003      	b.n	800acac <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	22c5      	movs	r2, #197	@ 0xc5
 800aca8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800acaa:	2300      	movs	r3, #0
}
 800acac:	4618      	mov	r0, r3
 800acae:	3714      	adds	r7, #20
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr
 800acb8:	20000008 	.word	0x20000008
 800acbc:	10624dd3 	.word	0x10624dd3

0800acc0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b085      	sub	sp, #20
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800acc8:	4b1a      	ldr	r3, [pc, #104]	@ (800ad34 <SDMMC_GetCmdResp3+0x74>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	4a1a      	ldr	r2, [pc, #104]	@ (800ad38 <SDMMC_GetCmdResp3+0x78>)
 800acce:	fba2 2303 	umull	r2, r3, r2, r3
 800acd2:	0a5b      	lsrs	r3, r3, #9
 800acd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800acd8:	fb02 f303 	mul.w	r3, r2, r3
 800acdc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	1e5a      	subs	r2, r3, #1
 800ace2:	60fa      	str	r2, [r7, #12]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d102      	bne.n	800acee <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ace8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800acec:	e01b      	b.n	800ad26 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800acf2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d0ef      	beq.n	800acde <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d1ea      	bne.n	800acde <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad0c:	f003 0304 	and.w	r3, r3, #4
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d004      	beq.n	800ad1e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2204      	movs	r2, #4
 800ad18:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ad1a:	2304      	movs	r3, #4
 800ad1c:	e003      	b.n	800ad26 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	22c5      	movs	r2, #197	@ 0xc5
 800ad22:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ad24:	2300      	movs	r3, #0
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	3714      	adds	r7, #20
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr
 800ad32:	bf00      	nop
 800ad34:	20000008 	.word	0x20000008
 800ad38:	10624dd3 	.word	0x10624dd3

0800ad3c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b088      	sub	sp, #32
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	60f8      	str	r0, [r7, #12]
 800ad44:	460b      	mov	r3, r1
 800ad46:	607a      	str	r2, [r7, #4]
 800ad48:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ad4a:	4b35      	ldr	r3, [pc, #212]	@ (800ae20 <SDMMC_GetCmdResp6+0xe4>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a35      	ldr	r2, [pc, #212]	@ (800ae24 <SDMMC_GetCmdResp6+0xe8>)
 800ad50:	fba2 2303 	umull	r2, r3, r2, r3
 800ad54:	0a5b      	lsrs	r3, r3, #9
 800ad56:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad5a:	fb02 f303 	mul.w	r3, r2, r3
 800ad5e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800ad60:	69fb      	ldr	r3, [r7, #28]
 800ad62:	1e5a      	subs	r2, r3, #1
 800ad64:	61fa      	str	r2, [r7, #28]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d102      	bne.n	800ad70 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ad6a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ad6e:	e052      	b.n	800ae16 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad74:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad76:	69bb      	ldr	r3, [r7, #24]
 800ad78:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d0ef      	beq.n	800ad60 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ad80:	69bb      	ldr	r3, [r7, #24]
 800ad82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d1ea      	bne.n	800ad60 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad8e:	f003 0304 	and.w	r3, r3, #4
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d004      	beq.n	800ada0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2204      	movs	r2, #4
 800ad9a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ad9c:	2304      	movs	r3, #4
 800ad9e:	e03a      	b.n	800ae16 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ada4:	f003 0301 	and.w	r3, r3, #1
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d004      	beq.n	800adb6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2201      	movs	r2, #1
 800adb0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800adb2:	2301      	movs	r3, #1
 800adb4:	e02f      	b.n	800ae16 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f7ff fbcb 	bl	800a552 <SDIO_GetCommandResponse>
 800adbc:	4603      	mov	r3, r0
 800adbe:	461a      	mov	r2, r3
 800adc0:	7afb      	ldrb	r3, [r7, #11]
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d001      	beq.n	800adca <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800adc6:	2301      	movs	r3, #1
 800adc8:	e025      	b.n	800ae16 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	22c5      	movs	r2, #197	@ 0xc5
 800adce:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800add0:	2100      	movs	r1, #0
 800add2:	68f8      	ldr	r0, [r7, #12]
 800add4:	f7ff fbca 	bl	800a56c <SDIO_GetResponse>
 800add8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d106      	bne.n	800adf2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ade4:	697b      	ldr	r3, [r7, #20]
 800ade6:	0c1b      	lsrs	r3, r3, #16
 800ade8:	b29a      	uxth	r2, r3
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800adee:	2300      	movs	r3, #0
 800adf0:	e011      	b.n	800ae16 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d002      	beq.n	800ae02 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800adfc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ae00:	e009      	b.n	800ae16 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d002      	beq.n	800ae12 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ae0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ae10:	e001      	b.n	800ae16 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ae12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3720      	adds	r7, #32
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	bf00      	nop
 800ae20:	20000008 	.word	0x20000008
 800ae24:	10624dd3 	.word	0x10624dd3

0800ae28 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b085      	sub	sp, #20
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ae30:	4b22      	ldr	r3, [pc, #136]	@ (800aebc <SDMMC_GetCmdResp7+0x94>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	4a22      	ldr	r2, [pc, #136]	@ (800aec0 <SDMMC_GetCmdResp7+0x98>)
 800ae36:	fba2 2303 	umull	r2, r3, r2, r3
 800ae3a:	0a5b      	lsrs	r3, r3, #9
 800ae3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae40:	fb02 f303 	mul.w	r3, r2, r3
 800ae44:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	1e5a      	subs	r2, r3, #1
 800ae4a:	60fa      	str	r2, [r7, #12]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d102      	bne.n	800ae56 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ae50:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ae54:	e02c      	b.n	800aeb0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae5a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d0ef      	beq.n	800ae46 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d1ea      	bne.n	800ae46 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae74:	f003 0304 	and.w	r3, r3, #4
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d004      	beq.n	800ae86 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2204      	movs	r2, #4
 800ae80:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ae82:	2304      	movs	r3, #4
 800ae84:	e014      	b.n	800aeb0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae8a:	f003 0301 	and.w	r3, r3, #1
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d004      	beq.n	800ae9c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2201      	movs	r2, #1
 800ae96:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae98:	2301      	movs	r3, #1
 800ae9a:	e009      	b.n	800aeb0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d002      	beq.n	800aeae <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2240      	movs	r2, #64	@ 0x40
 800aeac:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800aeae:	2300      	movs	r3, #0
  
}
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	3714      	adds	r7, #20
 800aeb4:	46bd      	mov	sp, r7
 800aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeba:	4770      	bx	lr
 800aebc:	20000008 	.word	0x20000008
 800aec0:	10624dd3 	.word	0x10624dd3

0800aec4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800aec4:	b480      	push	{r7}
 800aec6:	b085      	sub	sp, #20
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aecc:	4b11      	ldr	r3, [pc, #68]	@ (800af14 <SDMMC_GetCmdError+0x50>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	4a11      	ldr	r2, [pc, #68]	@ (800af18 <SDMMC_GetCmdError+0x54>)
 800aed2:	fba2 2303 	umull	r2, r3, r2, r3
 800aed6:	0a5b      	lsrs	r3, r3, #9
 800aed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aedc:	fb02 f303 	mul.w	r3, r2, r3
 800aee0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	1e5a      	subs	r2, r3, #1
 800aee6:	60fa      	str	r2, [r7, #12]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d102      	bne.n	800aef2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aeec:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aef0:	e009      	b.n	800af06 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d0f1      	beq.n	800aee2 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	22c5      	movs	r2, #197	@ 0xc5
 800af02:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800af04:	2300      	movs	r3, #0
}
 800af06:	4618      	mov	r0, r3
 800af08:	3714      	adds	r7, #20
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop
 800af14:	20000008 	.word	0x20000008
 800af18:	10624dd3 	.word	0x10624dd3

0800af1c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800af20:	4904      	ldr	r1, [pc, #16]	@ (800af34 <MX_FATFS_Init+0x18>)
 800af22:	4805      	ldr	r0, [pc, #20]	@ (800af38 <MX_FATFS_Init+0x1c>)
 800af24:	f004 faac 	bl	800f480 <FATFS_LinkDriver>
 800af28:	4603      	mov	r3, r0
 800af2a:	461a      	mov	r2, r3
 800af2c:	4b03      	ldr	r3, [pc, #12]	@ (800af3c <MX_FATFS_Init+0x20>)
 800af2e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800af30:	bf00      	nop
 800af32:	bd80      	pop	{r7, pc}
 800af34:	20001b10 	.word	0x20001b10
 800af38:	080232b4 	.word	0x080232b4
 800af3c:	20001b0c 	.word	0x20001b0c

0800af40 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800af40:	b480      	push	{r7}
 800af42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800af44:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800af46:	4618      	mov	r0, r3
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr

0800af50 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b082      	sub	sp, #8
 800af54:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800af56:	2300      	movs	r3, #0
 800af58:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800af5a:	f000 f896 	bl	800b08a <BSP_SD_IsDetected>
 800af5e:	4603      	mov	r3, r0
 800af60:	2b01      	cmp	r3, #1
 800af62:	d001      	beq.n	800af68 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800af64:	2301      	movs	r3, #1
 800af66:	e012      	b.n	800af8e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800af68:	480b      	ldr	r0, [pc, #44]	@ (800af98 <BSP_SD_Init+0x48>)
 800af6a:	f7fc f8a9 	bl	80070c0 <HAL_SD_Init>
 800af6e:	4603      	mov	r3, r0
 800af70:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800af72:	79fb      	ldrb	r3, [r7, #7]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d109      	bne.n	800af8c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800af78:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800af7c:	4806      	ldr	r0, [pc, #24]	@ (800af98 <BSP_SD_Init+0x48>)
 800af7e:	f7fc fe6f 	bl	8007c60 <HAL_SD_ConfigWideBusOperation>
 800af82:	4603      	mov	r3, r0
 800af84:	2b00      	cmp	r3, #0
 800af86:	d001      	beq.n	800af8c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800af88:	2301      	movs	r3, #1
 800af8a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800af8c:	79fb      	ldrb	r3, [r7, #7]
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3708      	adds	r7, #8
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}
 800af96:	bf00      	nop
 800af98:	20001854 	.word	0x20001854

0800af9c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b086      	sub	sp, #24
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800afa8:	2300      	movs	r3, #0
 800afaa:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	68ba      	ldr	r2, [r7, #8]
 800afb0:	68f9      	ldr	r1, [r7, #12]
 800afb2:	4806      	ldr	r0, [pc, #24]	@ (800afcc <BSP_SD_ReadBlocks_DMA+0x30>)
 800afb4:	f7fc f92c 	bl	8007210 <HAL_SD_ReadBlocks_DMA>
 800afb8:	4603      	mov	r3, r0
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d001      	beq.n	800afc2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800afbe:	2301      	movs	r3, #1
 800afc0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800afc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3718      	adds	r7, #24
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}
 800afcc:	20001854 	.word	0x20001854

0800afd0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b086      	sub	sp, #24
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	60f8      	str	r0, [r7, #12]
 800afd8:	60b9      	str	r1, [r7, #8]
 800afda:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800afdc:	2300      	movs	r3, #0
 800afde:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	68ba      	ldr	r2, [r7, #8]
 800afe4:	68f9      	ldr	r1, [r7, #12]
 800afe6:	4806      	ldr	r0, [pc, #24]	@ (800b000 <BSP_SD_WriteBlocks_DMA+0x30>)
 800afe8:	f7fc f9f4 	bl	80073d4 <HAL_SD_WriteBlocks_DMA>
 800afec:	4603      	mov	r3, r0
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d001      	beq.n	800aff6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800aff2:	2301      	movs	r3, #1
 800aff4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800aff6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aff8:	4618      	mov	r0, r3
 800affa:	3718      	adds	r7, #24
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}
 800b000:	20001854 	.word	0x20001854

0800b004 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b008:	4805      	ldr	r0, [pc, #20]	@ (800b020 <BSP_SD_GetCardState+0x1c>)
 800b00a:	f7fc fec3 	bl	8007d94 <HAL_SD_GetCardState>
 800b00e:	4603      	mov	r3, r0
 800b010:	2b04      	cmp	r3, #4
 800b012:	bf14      	ite	ne
 800b014:	2301      	movne	r3, #1
 800b016:	2300      	moveq	r3, #0
 800b018:	b2db      	uxtb	r3, r3
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	bd80      	pop	{r7, pc}
 800b01e:	bf00      	nop
 800b020:	20001854 	.word	0x20001854

0800b024 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b082      	sub	sp, #8
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b02c:	6879      	ldr	r1, [r7, #4]
 800b02e:	4803      	ldr	r0, [pc, #12]	@ (800b03c <BSP_SD_GetCardInfo+0x18>)
 800b030:	f7fc fdea 	bl	8007c08 <HAL_SD_GetCardInfo>
}
 800b034:	bf00      	nop
 800b036:	3708      	adds	r7, #8
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}
 800b03c:	20001854 	.word	0x20001854

0800b040 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b082      	sub	sp, #8
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b048:	f000 f818 	bl	800b07c <BSP_SD_AbortCallback>
}
 800b04c:	bf00      	nop
 800b04e:	3708      	adds	r7, #8
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b082      	sub	sp, #8
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b05c:	f000 f998 	bl	800b390 <BSP_SD_WriteCpltCallback>
}
 800b060:	bf00      	nop
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b082      	sub	sp, #8
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b070:	f000 f9a0 	bl	800b3b4 <BSP_SD_ReadCpltCallback>
}
 800b074:	bf00      	nop
 800b076:	3708      	adds	r7, #8
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b07c:	b480      	push	{r7}
 800b07e:	af00      	add	r7, sp, #0

}
 800b080:	bf00      	nop
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr

0800b08a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b08a:	b480      	push	{r7}
 800b08c:	b083      	sub	sp, #12
 800b08e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b090:	2301      	movs	r3, #1
 800b092:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800b094:	79fb      	ldrb	r3, [r7, #7]
 800b096:	b2db      	uxtb	r3, r3
}
 800b098:	4618      	mov	r0, r3
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800b0ac:	f004 fbb6 	bl	800f81c <osKernelGetTickCount>
 800b0b0:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800b0b2:	e006      	b.n	800b0c2 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b0b4:	f7ff ffa6 	bl	800b004 <BSP_SD_GetCardState>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d101      	bne.n	800b0c2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	e009      	b.n	800b0d6 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800b0c2:	f004 fbab 	bl	800f81c <osKernelGetTickCount>
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	1ad3      	subs	r3, r2, r3
 800b0cc:	687a      	ldr	r2, [r7, #4]
 800b0ce:	429a      	cmp	r2, r3
 800b0d0:	d8f0      	bhi.n	800b0b4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b0d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3710      	adds	r7, #16
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}
	...

0800b0e0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b0ea:	4b0b      	ldr	r3, [pc, #44]	@ (800b118 <SD_CheckStatus+0x38>)
 800b0ec:	2201      	movs	r2, #1
 800b0ee:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b0f0:	f7ff ff88 	bl	800b004 <BSP_SD_GetCardState>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d107      	bne.n	800b10a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b0fa:	4b07      	ldr	r3, [pc, #28]	@ (800b118 <SD_CheckStatus+0x38>)
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	b2db      	uxtb	r3, r3
 800b100:	f023 0301 	bic.w	r3, r3, #1
 800b104:	b2da      	uxtb	r2, r3
 800b106:	4b04      	ldr	r3, [pc, #16]	@ (800b118 <SD_CheckStatus+0x38>)
 800b108:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b10a:	4b03      	ldr	r3, [pc, #12]	@ (800b118 <SD_CheckStatus+0x38>)
 800b10c:	781b      	ldrb	r3, [r3, #0]
 800b10e:	b2db      	uxtb	r3, r3
}
 800b110:	4618      	mov	r0, r3
 800b112:	3708      	adds	r7, #8
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}
 800b118:	20000011 	.word	0x20000011

0800b11c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b082      	sub	sp, #8
 800b120:	af00      	add	r7, sp, #0
 800b122:	4603      	mov	r3, r0
 800b124:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b126:	4b1c      	ldr	r3, [pc, #112]	@ (800b198 <SD_initialize+0x7c>)
 800b128:	2201      	movs	r2, #1
 800b12a:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800b12c:	f004 fb2e 	bl	800f78c <osKernelGetState>
 800b130:	4603      	mov	r3, r0
 800b132:	2b02      	cmp	r3, #2
 800b134:	d129      	bne.n	800b18a <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800b136:	f7ff ff0b 	bl	800af50 <BSP_SD_Init>
 800b13a:	4603      	mov	r3, r0
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d107      	bne.n	800b150 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800b140:	79fb      	ldrb	r3, [r7, #7]
 800b142:	4618      	mov	r0, r3
 800b144:	f7ff ffcc 	bl	800b0e0 <SD_CheckStatus>
 800b148:	4603      	mov	r3, r0
 800b14a:	461a      	mov	r2, r3
 800b14c:	4b12      	ldr	r3, [pc, #72]	@ (800b198 <SD_initialize+0x7c>)
 800b14e:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800b150:	4b11      	ldr	r3, [pc, #68]	@ (800b198 <SD_initialize+0x7c>)
 800b152:	781b      	ldrb	r3, [r3, #0]
 800b154:	b2db      	uxtb	r3, r3
 800b156:	2b01      	cmp	r3, #1
 800b158:	d017      	beq.n	800b18a <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800b15a:	4b10      	ldr	r3, [pc, #64]	@ (800b19c <SD_initialize+0x80>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d107      	bne.n	800b172 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800b162:	2200      	movs	r2, #0
 800b164:	2102      	movs	r1, #2
 800b166:	200a      	movs	r0, #10
 800b168:	f005 f85a 	bl	8010220 <osMessageQueueNew>
 800b16c:	4603      	mov	r3, r0
 800b16e:	4a0b      	ldr	r2, [pc, #44]	@ (800b19c <SD_initialize+0x80>)
 800b170:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800b172:	4b0a      	ldr	r3, [pc, #40]	@ (800b19c <SD_initialize+0x80>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d107      	bne.n	800b18a <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800b17a:	4b07      	ldr	r3, [pc, #28]	@ (800b198 <SD_initialize+0x7c>)
 800b17c:	781b      	ldrb	r3, [r3, #0]
 800b17e:	b2db      	uxtb	r3, r3
 800b180:	f043 0301 	orr.w	r3, r3, #1
 800b184:	b2da      	uxtb	r2, r3
 800b186:	4b04      	ldr	r3, [pc, #16]	@ (800b198 <SD_initialize+0x7c>)
 800b188:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800b18a:	4b03      	ldr	r3, [pc, #12]	@ (800b198 <SD_initialize+0x7c>)
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	b2db      	uxtb	r3, r3
}
 800b190:	4618      	mov	r0, r3
 800b192:	3708      	adds	r7, #8
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}
 800b198:	20000011 	.word	0x20000011
 800b19c:	20001f7c 	.word	0x20001f7c

0800b1a0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b082      	sub	sp, #8
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b1aa:	79fb      	ldrb	r3, [r7, #7]
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	f7ff ff97 	bl	800b0e0 <SD_CheckStatus>
 800b1b2:	4603      	mov	r3, r0
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	3708      	adds	r7, #8
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	bd80      	pop	{r7, pc}

0800b1bc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b088      	sub	sp, #32
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	60b9      	str	r1, [r7, #8]
 800b1c4:	607a      	str	r2, [r7, #4]
 800b1c6:	603b      	str	r3, [r7, #0]
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b1d0:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b1d4:	f7ff ff66 	bl	800b0a4 <SD_CheckStatusWithTimeout>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	da01      	bge.n	800b1e2 <SD_read+0x26>
  {
    return res;
 800b1de:	7ffb      	ldrb	r3, [r7, #31]
 800b1e0:	e02f      	b.n	800b242 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800b1e2:	683a      	ldr	r2, [r7, #0]
 800b1e4:	6879      	ldr	r1, [r7, #4]
 800b1e6:	68b8      	ldr	r0, [r7, #8]
 800b1e8:	f7ff fed8 	bl	800af9c <BSP_SD_ReadBlocks_DMA>
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800b1f0:	7fbb      	ldrb	r3, [r7, #30]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d124      	bne.n	800b240 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800b1f6:	4b15      	ldr	r3, [pc, #84]	@ (800b24c <SD_read+0x90>)
 800b1f8:	6818      	ldr	r0, [r3, #0]
 800b1fa:	f107 0112 	add.w	r1, r7, #18
 800b1fe:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b202:	2200      	movs	r2, #0
 800b204:	f005 f8e0 	bl	80103c8 <osMessageQueueGet>
 800b208:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800b20a:	69bb      	ldr	r3, [r7, #24]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d117      	bne.n	800b240 <SD_read+0x84>
 800b210:	8a7b      	ldrh	r3, [r7, #18]
 800b212:	2b01      	cmp	r3, #1
 800b214:	d114      	bne.n	800b240 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800b216:	f004 fb01 	bl	800f81c <osKernelGetTickCount>
 800b21a:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800b21c:	e007      	b.n	800b22e <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b21e:	f7ff fef1 	bl	800b004 <BSP_SD_GetCardState>
 800b222:	4603      	mov	r3, r0
 800b224:	2b00      	cmp	r3, #0
 800b226:	d102      	bne.n	800b22e <SD_read+0x72>
              {
                res = RES_OK;
 800b228:	2300      	movs	r3, #0
 800b22a:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800b22c:	e008      	b.n	800b240 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800b22e:	f004 faf5 	bl	800f81c <osKernelGetTickCount>
 800b232:	4602      	mov	r2, r0
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	1ad3      	subs	r3, r2, r3
 800b238:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b23c:	4293      	cmp	r3, r2
 800b23e:	d9ee      	bls.n	800b21e <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800b240:	7ffb      	ldrb	r3, [r7, #31]
}
 800b242:	4618      	mov	r0, r3
 800b244:	3720      	adds	r7, #32
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}
 800b24a:	bf00      	nop
 800b24c:	20001f7c 	.word	0x20001f7c

0800b250 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b088      	sub	sp, #32
 800b254:	af00      	add	r7, sp, #0
 800b256:	60b9      	str	r1, [r7, #8]
 800b258:	607a      	str	r2, [r7, #4]
 800b25a:	603b      	str	r3, [r7, #0]
 800b25c:	4603      	mov	r3, r0
 800b25e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b260:	2301      	movs	r3, #1
 800b262:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b264:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b268:	f7ff ff1c 	bl	800b0a4 <SD_CheckStatusWithTimeout>
 800b26c:	4603      	mov	r3, r0
 800b26e:	2b00      	cmp	r3, #0
 800b270:	da01      	bge.n	800b276 <SD_write+0x26>
  {
    return res;
 800b272:	7ffb      	ldrb	r3, [r7, #31]
 800b274:	e02d      	b.n	800b2d2 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b276:	683a      	ldr	r2, [r7, #0]
 800b278:	6879      	ldr	r1, [r7, #4]
 800b27a:	68b8      	ldr	r0, [r7, #8]
 800b27c:	f7ff fea8 	bl	800afd0 <BSP_SD_WriteBlocks_DMA>
 800b280:	4603      	mov	r3, r0
 800b282:	2b00      	cmp	r3, #0
 800b284:	d124      	bne.n	800b2d0 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800b286:	4b15      	ldr	r3, [pc, #84]	@ (800b2dc <SD_write+0x8c>)
 800b288:	6818      	ldr	r0, [r3, #0]
 800b28a:	f107 0112 	add.w	r1, r7, #18
 800b28e:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b292:	2200      	movs	r2, #0
 800b294:	f005 f898 	bl	80103c8 <osMessageQueueGet>
 800b298:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800b29a:	69bb      	ldr	r3, [r7, #24]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d117      	bne.n	800b2d0 <SD_write+0x80>
 800b2a0:	8a7b      	ldrh	r3, [r7, #18]
 800b2a2:	2b02      	cmp	r3, #2
 800b2a4:	d114      	bne.n	800b2d0 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800b2a6:	f004 fab9 	bl	800f81c <osKernelGetTickCount>
 800b2aa:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800b2ac:	e007      	b.n	800b2be <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b2ae:	f7ff fea9 	bl	800b004 <BSP_SD_GetCardState>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d102      	bne.n	800b2be <SD_write+0x6e>
          {
            res = RES_OK;
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	77fb      	strb	r3, [r7, #31]
            break;
 800b2bc:	e008      	b.n	800b2d0 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800b2be:	f004 faad 	bl	800f81c <osKernelGetTickCount>
 800b2c2:	4602      	mov	r2, r0
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	1ad3      	subs	r3, r2, r3
 800b2c8:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d9ee      	bls.n	800b2ae <SD_write+0x5e>
    }

  }
#endif

  return res;
 800b2d0:	7ffb      	ldrb	r3, [r7, #31]
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3720      	adds	r7, #32
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}
 800b2da:	bf00      	nop
 800b2dc:	20001f7c 	.word	0x20001f7c

0800b2e0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b08c      	sub	sp, #48	@ 0x30
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	603a      	str	r2, [r7, #0]
 800b2ea:	71fb      	strb	r3, [r7, #7]
 800b2ec:	460b      	mov	r3, r1
 800b2ee:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b2f6:	4b25      	ldr	r3, [pc, #148]	@ (800b38c <SD_ioctl+0xac>)
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	b2db      	uxtb	r3, r3
 800b2fc:	f003 0301 	and.w	r3, r3, #1
 800b300:	2b00      	cmp	r3, #0
 800b302:	d001      	beq.n	800b308 <SD_ioctl+0x28>
 800b304:	2303      	movs	r3, #3
 800b306:	e03c      	b.n	800b382 <SD_ioctl+0xa2>

  switch (cmd)
 800b308:	79bb      	ldrb	r3, [r7, #6]
 800b30a:	2b03      	cmp	r3, #3
 800b30c:	d834      	bhi.n	800b378 <SD_ioctl+0x98>
 800b30e:	a201      	add	r2, pc, #4	@ (adr r2, 800b314 <SD_ioctl+0x34>)
 800b310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b314:	0800b325 	.word	0x0800b325
 800b318:	0800b32d 	.word	0x0800b32d
 800b31c:	0800b345 	.word	0x0800b345
 800b320:	0800b35f 	.word	0x0800b35f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b324:	2300      	movs	r3, #0
 800b326:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b32a:	e028      	b.n	800b37e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b32c:	f107 030c 	add.w	r3, r7, #12
 800b330:	4618      	mov	r0, r3
 800b332:	f7ff fe77 	bl	800b024 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b336:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b33c:	2300      	movs	r3, #0
 800b33e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b342:	e01c      	b.n	800b37e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b344:	f107 030c 	add.w	r3, r7, #12
 800b348:	4618      	mov	r0, r3
 800b34a:	f7ff fe6b 	bl	800b024 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b350:	b29a      	uxth	r2, r3
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b356:	2300      	movs	r3, #0
 800b358:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b35c:	e00f      	b.n	800b37e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b35e:	f107 030c 	add.w	r3, r7, #12
 800b362:	4618      	mov	r0, r3
 800b364:	f7ff fe5e 	bl	800b024 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b36a:	0a5a      	lsrs	r2, r3, #9
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b370:	2300      	movs	r3, #0
 800b372:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b376:	e002      	b.n	800b37e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b378:	2304      	movs	r3, #4
 800b37a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800b37e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b382:	4618      	mov	r0, r3
 800b384:	3730      	adds	r7, #48	@ 0x30
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}
 800b38a:	bf00      	nop
 800b38c:	20000011 	.word	0x20000011

0800b390 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800b396:	2302      	movs	r3, #2
 800b398:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800b39a:	4b05      	ldr	r3, [pc, #20]	@ (800b3b0 <BSP_SD_WriteCpltCallback+0x20>)
 800b39c:	6818      	ldr	r0, [r3, #0]
 800b39e:	1db9      	adds	r1, r7, #6
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	f004 ffb0 	bl	8010308 <osMessageQueuePut>
#endif
}
 800b3a8:	bf00      	nop
 800b3aa:	3708      	adds	r7, #8
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}
 800b3b0:	20001f7c 	.word	0x20001f7c

0800b3b4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800b3be:	4b05      	ldr	r3, [pc, #20]	@ (800b3d4 <BSP_SD_ReadCpltCallback+0x20>)
 800b3c0:	6818      	ldr	r0, [r3, #0]
 800b3c2:	1db9      	adds	r1, r7, #6
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	f004 ff9e 	bl	8010308 <osMessageQueuePut>
#endif
}
 800b3cc:	bf00      	nop
 800b3ce:	3708      	adds	r7, #8
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	bd80      	pop	{r7, pc}
 800b3d4:	20001f7c 	.word	0x20001f7c

0800b3d8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b084      	sub	sp, #16
 800b3dc:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 172;
 800b3de:	4b92      	ldr	r3, [pc, #584]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b3e0:	22ac      	movs	r2, #172	@ 0xac
 800b3e2:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 30;
 800b3e4:	4b90      	ldr	r3, [pc, #576]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b3e6:	221e      	movs	r2, #30
 800b3e8:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800b3ea:	4b8f      	ldr	r3, [pc, #572]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 100;
 800b3f0:	4b8d      	ldr	r3, [pc, #564]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b3f2:	2264      	movs	r2, #100	@ 0x64
 800b3f4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800b3f6:	4b8d      	ldr	r3, [pc, #564]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b3f8:	22ff      	movs	r2, #255	@ 0xff
 800b3fa:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800b3fc:	4b8b      	ldr	r3, [pc, #556]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b3fe:	22ff      	movs	r2, #255	@ 0xff
 800b400:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800b402:	4b8a      	ldr	r3, [pc, #552]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b404:	22ff      	movs	r2, #255	@ 0xff
 800b406:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800b408:	4b88      	ldr	r3, [pc, #544]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b40a:	2200      	movs	r2, #0
 800b40c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 172;
 800b40e:	4b88      	ldr	r3, [pc, #544]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b410:	22ac      	movs	r2, #172	@ 0xac
 800b412:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 30;
 800b414:	4b86      	ldr	r3, [pc, #536]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b416:	221e      	movs	r2, #30
 800b418:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800b41a:	4b85      	ldr	r3, [pc, #532]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b41c:	2201      	movs	r2, #1
 800b41e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 254;
 800b420:	4b83      	ldr	r3, [pc, #524]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b422:	22fe      	movs	r2, #254	@ 0xfe
 800b424:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800b426:	2100      	movs	r1, #0
 800b428:	2000      	movs	r0, #0
 800b42a:	f009 f8fd 	bl	8014628 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800b42e:	4b7e      	ldr	r3, [pc, #504]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b430:	781b      	ldrb	r3, [r3, #0]
 800b432:	061a      	lsls	r2, r3, #24
 800b434:	4b7c      	ldr	r3, [pc, #496]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b436:	785b      	ldrb	r3, [r3, #1]
 800b438:	041b      	lsls	r3, r3, #16
 800b43a:	431a      	orrs	r2, r3
 800b43c:	4b7a      	ldr	r3, [pc, #488]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b43e:	789b      	ldrb	r3, [r3, #2]
 800b440:	021b      	lsls	r3, r3, #8
 800b442:	4313      	orrs	r3, r2
 800b444:	4a78      	ldr	r2, [pc, #480]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b446:	78d2      	ldrb	r2, [r2, #3]
 800b448:	4313      	orrs	r3, r2
 800b44a:	061a      	lsls	r2, r3, #24
 800b44c:	4b76      	ldr	r3, [pc, #472]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	0619      	lsls	r1, r3, #24
 800b452:	4b75      	ldr	r3, [pc, #468]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b454:	785b      	ldrb	r3, [r3, #1]
 800b456:	041b      	lsls	r3, r3, #16
 800b458:	4319      	orrs	r1, r3
 800b45a:	4b73      	ldr	r3, [pc, #460]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b45c:	789b      	ldrb	r3, [r3, #2]
 800b45e:	021b      	lsls	r3, r3, #8
 800b460:	430b      	orrs	r3, r1
 800b462:	4971      	ldr	r1, [pc, #452]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b464:	78c9      	ldrb	r1, [r1, #3]
 800b466:	430b      	orrs	r3, r1
 800b468:	021b      	lsls	r3, r3, #8
 800b46a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b46e:	431a      	orrs	r2, r3
 800b470:	4b6d      	ldr	r3, [pc, #436]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b472:	781b      	ldrb	r3, [r3, #0]
 800b474:	0619      	lsls	r1, r3, #24
 800b476:	4b6c      	ldr	r3, [pc, #432]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b478:	785b      	ldrb	r3, [r3, #1]
 800b47a:	041b      	lsls	r3, r3, #16
 800b47c:	4319      	orrs	r1, r3
 800b47e:	4b6a      	ldr	r3, [pc, #424]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b480:	789b      	ldrb	r3, [r3, #2]
 800b482:	021b      	lsls	r3, r3, #8
 800b484:	430b      	orrs	r3, r1
 800b486:	4968      	ldr	r1, [pc, #416]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b488:	78c9      	ldrb	r1, [r1, #3]
 800b48a:	430b      	orrs	r3, r1
 800b48c:	0a1b      	lsrs	r3, r3, #8
 800b48e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b492:	431a      	orrs	r2, r3
 800b494:	4b64      	ldr	r3, [pc, #400]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	0619      	lsls	r1, r3, #24
 800b49a:	4b63      	ldr	r3, [pc, #396]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b49c:	785b      	ldrb	r3, [r3, #1]
 800b49e:	041b      	lsls	r3, r3, #16
 800b4a0:	4319      	orrs	r1, r3
 800b4a2:	4b61      	ldr	r3, [pc, #388]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b4a4:	789b      	ldrb	r3, [r3, #2]
 800b4a6:	021b      	lsls	r3, r3, #8
 800b4a8:	430b      	orrs	r3, r1
 800b4aa:	495f      	ldr	r1, [pc, #380]	@ (800b628 <MX_LWIP_Init+0x250>)
 800b4ac:	78c9      	ldrb	r1, [r1, #3]
 800b4ae:	430b      	orrs	r3, r1
 800b4b0:	0e1b      	lsrs	r3, r3, #24
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	4a5f      	ldr	r2, [pc, #380]	@ (800b634 <MX_LWIP_Init+0x25c>)
 800b4b6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800b4b8:	4b5c      	ldr	r3, [pc, #368]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4ba:	781b      	ldrb	r3, [r3, #0]
 800b4bc:	061a      	lsls	r2, r3, #24
 800b4be:	4b5b      	ldr	r3, [pc, #364]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4c0:	785b      	ldrb	r3, [r3, #1]
 800b4c2:	041b      	lsls	r3, r3, #16
 800b4c4:	431a      	orrs	r2, r3
 800b4c6:	4b59      	ldr	r3, [pc, #356]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4c8:	789b      	ldrb	r3, [r3, #2]
 800b4ca:	021b      	lsls	r3, r3, #8
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	4a57      	ldr	r2, [pc, #348]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4d0:	78d2      	ldrb	r2, [r2, #3]
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	061a      	lsls	r2, r3, #24
 800b4d6:	4b55      	ldr	r3, [pc, #340]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4d8:	781b      	ldrb	r3, [r3, #0]
 800b4da:	0619      	lsls	r1, r3, #24
 800b4dc:	4b53      	ldr	r3, [pc, #332]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4de:	785b      	ldrb	r3, [r3, #1]
 800b4e0:	041b      	lsls	r3, r3, #16
 800b4e2:	4319      	orrs	r1, r3
 800b4e4:	4b51      	ldr	r3, [pc, #324]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4e6:	789b      	ldrb	r3, [r3, #2]
 800b4e8:	021b      	lsls	r3, r3, #8
 800b4ea:	430b      	orrs	r3, r1
 800b4ec:	494f      	ldr	r1, [pc, #316]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4ee:	78c9      	ldrb	r1, [r1, #3]
 800b4f0:	430b      	orrs	r3, r1
 800b4f2:	021b      	lsls	r3, r3, #8
 800b4f4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b4f8:	431a      	orrs	r2, r3
 800b4fa:	4b4c      	ldr	r3, [pc, #304]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b4fc:	781b      	ldrb	r3, [r3, #0]
 800b4fe:	0619      	lsls	r1, r3, #24
 800b500:	4b4a      	ldr	r3, [pc, #296]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b502:	785b      	ldrb	r3, [r3, #1]
 800b504:	041b      	lsls	r3, r3, #16
 800b506:	4319      	orrs	r1, r3
 800b508:	4b48      	ldr	r3, [pc, #288]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b50a:	789b      	ldrb	r3, [r3, #2]
 800b50c:	021b      	lsls	r3, r3, #8
 800b50e:	430b      	orrs	r3, r1
 800b510:	4946      	ldr	r1, [pc, #280]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b512:	78c9      	ldrb	r1, [r1, #3]
 800b514:	430b      	orrs	r3, r1
 800b516:	0a1b      	lsrs	r3, r3, #8
 800b518:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b51c:	431a      	orrs	r2, r3
 800b51e:	4b43      	ldr	r3, [pc, #268]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b520:	781b      	ldrb	r3, [r3, #0]
 800b522:	0619      	lsls	r1, r3, #24
 800b524:	4b41      	ldr	r3, [pc, #260]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b526:	785b      	ldrb	r3, [r3, #1]
 800b528:	041b      	lsls	r3, r3, #16
 800b52a:	4319      	orrs	r1, r3
 800b52c:	4b3f      	ldr	r3, [pc, #252]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b52e:	789b      	ldrb	r3, [r3, #2]
 800b530:	021b      	lsls	r3, r3, #8
 800b532:	430b      	orrs	r3, r1
 800b534:	493d      	ldr	r1, [pc, #244]	@ (800b62c <MX_LWIP_Init+0x254>)
 800b536:	78c9      	ldrb	r1, [r1, #3]
 800b538:	430b      	orrs	r3, r1
 800b53a:	0e1b      	lsrs	r3, r3, #24
 800b53c:	4313      	orrs	r3, r2
 800b53e:	4a3e      	ldr	r2, [pc, #248]	@ (800b638 <MX_LWIP_Init+0x260>)
 800b540:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800b542:	4b3b      	ldr	r3, [pc, #236]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	061a      	lsls	r2, r3, #24
 800b548:	4b39      	ldr	r3, [pc, #228]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b54a:	785b      	ldrb	r3, [r3, #1]
 800b54c:	041b      	lsls	r3, r3, #16
 800b54e:	431a      	orrs	r2, r3
 800b550:	4b37      	ldr	r3, [pc, #220]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b552:	789b      	ldrb	r3, [r3, #2]
 800b554:	021b      	lsls	r3, r3, #8
 800b556:	4313      	orrs	r3, r2
 800b558:	4a35      	ldr	r2, [pc, #212]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b55a:	78d2      	ldrb	r2, [r2, #3]
 800b55c:	4313      	orrs	r3, r2
 800b55e:	061a      	lsls	r2, r3, #24
 800b560:	4b33      	ldr	r3, [pc, #204]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b562:	781b      	ldrb	r3, [r3, #0]
 800b564:	0619      	lsls	r1, r3, #24
 800b566:	4b32      	ldr	r3, [pc, #200]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b568:	785b      	ldrb	r3, [r3, #1]
 800b56a:	041b      	lsls	r3, r3, #16
 800b56c:	4319      	orrs	r1, r3
 800b56e:	4b30      	ldr	r3, [pc, #192]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b570:	789b      	ldrb	r3, [r3, #2]
 800b572:	021b      	lsls	r3, r3, #8
 800b574:	430b      	orrs	r3, r1
 800b576:	492e      	ldr	r1, [pc, #184]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b578:	78c9      	ldrb	r1, [r1, #3]
 800b57a:	430b      	orrs	r3, r1
 800b57c:	021b      	lsls	r3, r3, #8
 800b57e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b582:	431a      	orrs	r2, r3
 800b584:	4b2a      	ldr	r3, [pc, #168]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b586:	781b      	ldrb	r3, [r3, #0]
 800b588:	0619      	lsls	r1, r3, #24
 800b58a:	4b29      	ldr	r3, [pc, #164]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b58c:	785b      	ldrb	r3, [r3, #1]
 800b58e:	041b      	lsls	r3, r3, #16
 800b590:	4319      	orrs	r1, r3
 800b592:	4b27      	ldr	r3, [pc, #156]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b594:	789b      	ldrb	r3, [r3, #2]
 800b596:	021b      	lsls	r3, r3, #8
 800b598:	430b      	orrs	r3, r1
 800b59a:	4925      	ldr	r1, [pc, #148]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b59c:	78c9      	ldrb	r1, [r1, #3]
 800b59e:	430b      	orrs	r3, r1
 800b5a0:	0a1b      	lsrs	r3, r3, #8
 800b5a2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b5a6:	431a      	orrs	r2, r3
 800b5a8:	4b21      	ldr	r3, [pc, #132]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	0619      	lsls	r1, r3, #24
 800b5ae:	4b20      	ldr	r3, [pc, #128]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b5b0:	785b      	ldrb	r3, [r3, #1]
 800b5b2:	041b      	lsls	r3, r3, #16
 800b5b4:	4319      	orrs	r1, r3
 800b5b6:	4b1e      	ldr	r3, [pc, #120]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b5b8:	789b      	ldrb	r3, [r3, #2]
 800b5ba:	021b      	lsls	r3, r3, #8
 800b5bc:	430b      	orrs	r3, r1
 800b5be:	491c      	ldr	r1, [pc, #112]	@ (800b630 <MX_LWIP_Init+0x258>)
 800b5c0:	78c9      	ldrb	r1, [r1, #3]
 800b5c2:	430b      	orrs	r3, r1
 800b5c4:	0e1b      	lsrs	r3, r3, #24
 800b5c6:	4313      	orrs	r3, r2
 800b5c8:	4a1c      	ldr	r2, [pc, #112]	@ (800b63c <MX_LWIP_Init+0x264>)
 800b5ca:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800b5cc:	4b1c      	ldr	r3, [pc, #112]	@ (800b640 <MX_LWIP_Init+0x268>)
 800b5ce:	9302      	str	r3, [sp, #8]
 800b5d0:	4b1c      	ldr	r3, [pc, #112]	@ (800b644 <MX_LWIP_Init+0x26c>)
 800b5d2:	9301      	str	r3, [sp, #4]
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	9300      	str	r3, [sp, #0]
 800b5d8:	4b18      	ldr	r3, [pc, #96]	@ (800b63c <MX_LWIP_Init+0x264>)
 800b5da:	4a17      	ldr	r2, [pc, #92]	@ (800b638 <MX_LWIP_Init+0x260>)
 800b5dc:	4915      	ldr	r1, [pc, #84]	@ (800b634 <MX_LWIP_Init+0x25c>)
 800b5de:	481a      	ldr	r0, [pc, #104]	@ (800b648 <MX_LWIP_Init+0x270>)
 800b5e0:	f009 fdec 	bl	80151bc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800b5e4:	4818      	ldr	r0, [pc, #96]	@ (800b648 <MX_LWIP_Init+0x270>)
 800b5e6:	f009 ff9b 	bl	8015520 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800b5ea:	4817      	ldr	r0, [pc, #92]	@ (800b648 <MX_LWIP_Init+0x270>)
 800b5ec:	f009 ffa8 	bl	8015540 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800b5f0:	4916      	ldr	r1, [pc, #88]	@ (800b64c <MX_LWIP_Init+0x274>)
 800b5f2:	4815      	ldr	r0, [pc, #84]	@ (800b648 <MX_LWIP_Init+0x270>)
 800b5f4:	f00a f8a6 	bl	8015744 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800b5f8:	2224      	movs	r2, #36	@ 0x24
 800b5fa:	2100      	movs	r1, #0
 800b5fc:	4814      	ldr	r0, [pc, #80]	@ (800b650 <MX_LWIP_Init+0x278>)
 800b5fe:	f013 fde9 	bl	801f1d4 <memset>
  attributes.name = "EthLink";
 800b602:	4b13      	ldr	r3, [pc, #76]	@ (800b650 <MX_LWIP_Init+0x278>)
 800b604:	4a13      	ldr	r2, [pc, #76]	@ (800b654 <MX_LWIP_Init+0x27c>)
 800b606:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800b608:	4b11      	ldr	r3, [pc, #68]	@ (800b650 <MX_LWIP_Init+0x278>)
 800b60a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b60e:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800b610:	4b0f      	ldr	r3, [pc, #60]	@ (800b650 <MX_LWIP_Init+0x278>)
 800b612:	2210      	movs	r2, #16
 800b614:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800b616:	4a0e      	ldr	r2, [pc, #56]	@ (800b650 <MX_LWIP_Init+0x278>)
 800b618:	490b      	ldr	r1, [pc, #44]	@ (800b648 <MX_LWIP_Init+0x270>)
 800b61a:	480f      	ldr	r0, [pc, #60]	@ (800b658 <MX_LWIP_Init+0x280>)
 800b61c:	f004 f913 	bl	800f846 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800b620:	bf00      	nop
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	20001fc0 	.word	0x20001fc0
 800b62c:	20001fc4 	.word	0x20001fc4
 800b630:	20001fc8 	.word	0x20001fc8
 800b634:	20001fb4 	.word	0x20001fb4
 800b638:	20001fb8 	.word	0x20001fb8
 800b63c:	20001fbc 	.word	0x20001fbc
 800b640:	08014565 	.word	0x08014565
 800b644:	0800bb45 	.word	0x0800bb45
 800b648:	20001f80 	.word	0x20001f80
 800b64c:	0800b65d 	.word	0x0800b65d
 800b650:	20001fcc 	.word	0x20001fcc
 800b654:	08020578 	.word	0x08020578
 800b658:	0800bdd9 	.word	0x0800bdd9

0800b65c <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b083      	sub	sp, #12
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800b664:	bf00      	nop
 800b666:	370c      	adds	r7, #12
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr

0800b670 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b082      	sub	sp, #8
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800b678:	4b04      	ldr	r3, [pc, #16]	@ (800b68c <HAL_ETH_RxCpltCallback+0x1c>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	4618      	mov	r0, r3
 800b67e:	f004 fd67 	bl	8010150 <osSemaphoreRelease>
}
 800b682:	bf00      	nop
 800b684:	3708      	adds	r7, #8
 800b686:	46bd      	mov	sp, r7
 800b688:	bd80      	pop	{r7, pc}
 800b68a:	bf00      	nop
 800b68c:	20006abc 	.word	0x20006abc

0800b690 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b082      	sub	sp, #8
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800b698:	4b04      	ldr	r3, [pc, #16]	@ (800b6ac <HAL_ETH_TxCpltCallback+0x1c>)
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	4618      	mov	r0, r3
 800b69e:	f004 fd57 	bl	8010150 <osSemaphoreRelease>
}
 800b6a2:	bf00      	nop
 800b6a4:	3708      	adds	r7, #8
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}
 800b6aa:	bf00      	nop
 800b6ac:	20006ac0 	.word	0x20006ac0

0800b6b0 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b082      	sub	sp, #8
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	f7fa fa08 	bl	8005ace <HAL_ETH_GetDMAError>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b6c4:	2b80      	cmp	r3, #128	@ 0x80
 800b6c6:	d104      	bne.n	800b6d2 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800b6c8:	4b04      	ldr	r3, [pc, #16]	@ (800b6dc <HAL_ETH_ErrorCallback+0x2c>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	f004 fd3f 	bl	8010150 <osSemaphoreRelease>
  }
}
 800b6d2:	bf00      	nop
 800b6d4:	3708      	adds	r7, #8
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	20006abc 	.word	0x20006abc

0800b6e0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b0aa      	sub	sp, #168	@ 0xa8
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800b6fa:	f107 0310 	add.w	r3, r7, #16
 800b6fe:	2264      	movs	r2, #100	@ 0x64
 800b700:	2100      	movs	r1, #0
 800b702:	4618      	mov	r0, r3
 800b704:	f013 fd66 	bl	801f1d4 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800b708:	4b89      	ldr	r3, [pc, #548]	@ (800b930 <low_level_init+0x250>)
 800b70a:	4a8a      	ldr	r2, [pc, #552]	@ (800b934 <low_level_init+0x254>)
 800b70c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800b70e:	2300      	movs	r3, #0
 800b710:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800b712:	2380      	movs	r3, #128	@ 0x80
 800b714:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800b716:	23e1      	movs	r3, #225	@ 0xe1
 800b718:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800b71a:	2300      	movs	r3, #0
 800b71c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800b71e:	2300      	movs	r3, #0
 800b720:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800b722:	2300      	movs	r3, #0
 800b724:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800b726:	4a82      	ldr	r2, [pc, #520]	@ (800b930 <low_level_init+0x250>)
 800b728:	f107 0308 	add.w	r3, r7, #8
 800b72c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800b72e:	4b80      	ldr	r3, [pc, #512]	@ (800b930 <low_level_init+0x250>)
 800b730:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800b734:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800b736:	4b7e      	ldr	r3, [pc, #504]	@ (800b930 <low_level_init+0x250>)
 800b738:	4a7f      	ldr	r2, [pc, #508]	@ (800b938 <low_level_init+0x258>)
 800b73a:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800b73c:	4b7c      	ldr	r3, [pc, #496]	@ (800b930 <low_level_init+0x250>)
 800b73e:	4a7f      	ldr	r2, [pc, #508]	@ (800b93c <low_level_init+0x25c>)
 800b740:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800b742:	4b7b      	ldr	r3, [pc, #492]	@ (800b930 <low_level_init+0x250>)
 800b744:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b748:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800b74a:	4879      	ldr	r0, [pc, #484]	@ (800b930 <low_level_init+0x250>)
 800b74c:	f7f9 fb76 	bl	8004e3c <HAL_ETH_Init>
 800b750:	4603      	mov	r3, r0
 800b752:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800b756:	2238      	movs	r2, #56	@ 0x38
 800b758:	2100      	movs	r1, #0
 800b75a:	4879      	ldr	r0, [pc, #484]	@ (800b940 <low_level_init+0x260>)
 800b75c:	f013 fd3a 	bl	801f1d4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800b760:	4b77      	ldr	r3, [pc, #476]	@ (800b940 <low_level_init+0x260>)
 800b762:	2221      	movs	r2, #33	@ 0x21
 800b764:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800b766:	4b76      	ldr	r3, [pc, #472]	@ (800b940 <low_level_init+0x260>)
 800b768:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800b76c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800b76e:	4b74      	ldr	r3, [pc, #464]	@ (800b940 <low_level_init+0x260>)
 800b770:	2200      	movs	r2, #0
 800b772:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800b774:	4873      	ldr	r0, [pc, #460]	@ (800b944 <low_level_init+0x264>)
 800b776:	f009 fbdb 	bl	8014f30 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2206      	movs	r2, #6
 800b77e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800b782:	4b6b      	ldr	r3, [pc, #428]	@ (800b930 <low_level_init+0x250>)
 800b784:	685b      	ldr	r3, [r3, #4]
 800b786:	781a      	ldrb	r2, [r3, #0]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800b78e:	4b68      	ldr	r3, [pc, #416]	@ (800b930 <low_level_init+0x250>)
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	785a      	ldrb	r2, [r3, #1]
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800b79a:	4b65      	ldr	r3, [pc, #404]	@ (800b930 <low_level_init+0x250>)
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	789a      	ldrb	r2, [r3, #2]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800b7a6:	4b62      	ldr	r3, [pc, #392]	@ (800b930 <low_level_init+0x250>)
 800b7a8:	685b      	ldr	r3, [r3, #4]
 800b7aa:	78da      	ldrb	r2, [r3, #3]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800b7b2:	4b5f      	ldr	r3, [pc, #380]	@ (800b930 <low_level_init+0x250>)
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	791a      	ldrb	r2, [r3, #4]
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800b7be:	4b5c      	ldr	r3, [pc, #368]	@ (800b930 <low_level_init+0x250>)
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	795a      	ldrb	r2, [r3, #5]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800b7d0:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b7d8:	f043 030a 	orr.w	r3, r3, #10
 800b7dc:	b2da      	uxtb	r2, r3
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	2100      	movs	r1, #0
 800b7e8:	2001      	movs	r0, #1
 800b7ea:	f004 fbd6 	bl	800ff9a <osSemaphoreNew>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	4a55      	ldr	r2, [pc, #340]	@ (800b948 <low_level_init+0x268>)
 800b7f2:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	2100      	movs	r1, #0
 800b7f8:	2001      	movs	r0, #1
 800b7fa:	f004 fbce 	bl	800ff9a <osSemaphoreNew>
 800b7fe:	4603      	mov	r3, r0
 800b800:	4a52      	ldr	r2, [pc, #328]	@ (800b94c <low_level_init+0x26c>)
 800b802:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800b804:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b808:	2224      	movs	r2, #36	@ 0x24
 800b80a:	2100      	movs	r1, #0
 800b80c:	4618      	mov	r0, r3
 800b80e:	f013 fce1 	bl	801f1d4 <memset>
  attributes.name = "EthIf";
 800b812:	4b4f      	ldr	r3, [pc, #316]	@ (800b950 <low_level_init+0x270>)
 800b814:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800b816:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800b81a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800b81e:	2330      	movs	r3, #48	@ 0x30
 800b820:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800b824:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800b828:	461a      	mov	r2, r3
 800b82a:	6879      	ldr	r1, [r7, #4]
 800b82c:	4849      	ldr	r0, [pc, #292]	@ (800b954 <low_level_init+0x274>)
 800b82e:	f004 f80a 	bl	800f846 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  DP83848_RegisterBusIO(&DP83848, &DP83848_IOCtx);
 800b832:	4949      	ldr	r1, [pc, #292]	@ (800b958 <low_level_init+0x278>)
 800b834:	4849      	ldr	r0, [pc, #292]	@ (800b95c <low_level_init+0x27c>)
 800b836:	f7f8 f88e 	bl	8003956 <DP83848_RegisterBusIO>

  /* Initialize the DP83848 ETH PHY */
  if(DP83848_Init(&DP83848) != DP83848_STATUS_OK)
 800b83a:	4848      	ldr	r0, [pc, #288]	@ (800b95c <low_level_init+0x27c>)
 800b83c:	f7f8 f8bd 	bl	80039ba <DP83848_Init>
 800b840:	4603      	mov	r3, r0
 800b842:	2b00      	cmp	r3, #0
 800b844:	d006      	beq.n	800b854 <low_level_init+0x174>
  {
    netif_set_link_down(netif);
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f009 ff4c 	bl	80156e4 <netif_set_link_down>
    netif_set_down(netif);
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	f009 fee3 	bl	8015618 <netif_set_down>
 800b852:	e06a      	b.n	800b92a <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800b854:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d164      	bne.n	800b926 <low_level_init+0x246>
  {
    PHYLinkState = DP83848_GetLinkState(&DP83848);
 800b85c:	483f      	ldr	r0, [pc, #252]	@ (800b95c <low_level_init+0x27c>)
 800b85e:	f7f8 f8f9 	bl	8003a54 <DP83848_GetLinkState>
 800b862:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= DP83848_STATUS_LINK_DOWN)
 800b866:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b86a:	2b01      	cmp	r3, #1
 800b86c:	dc06      	bgt.n	800b87c <low_level_init+0x19c>
    {
      netif_set_link_down(netif);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f009 ff38 	bl	80156e4 <netif_set_link_down>
      netif_set_down(netif);
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f009 fecf 	bl	8015618 <netif_set_down>
 800b87a:	e056      	b.n	800b92a <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800b87c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b880:	3b02      	subs	r3, #2
 800b882:	2b03      	cmp	r3, #3
 800b884:	d82a      	bhi.n	800b8dc <low_level_init+0x1fc>
 800b886:	a201      	add	r2, pc, #4	@ (adr r2, 800b88c <low_level_init+0x1ac>)
 800b888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b88c:	0800b89d 	.word	0x0800b89d
 800b890:	0800b8af 	.word	0x0800b8af
 800b894:	0800b8bf 	.word	0x0800b8bf
 800b898:	0800b8cf 	.word	0x0800b8cf
      {
      case DP83848_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b89c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b8a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b8a4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b8a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b8ac:	e01f      	b.n	800b8ee <low_level_init+0x20e>
      case DP83848_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b8b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b8b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b8bc:	e017      	b.n	800b8ee <low_level_init+0x20e>
      case DP83848_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800b8be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b8c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b8cc:	e00f      	b.n	800b8ee <low_level_init+0x20e>
      case DP83848_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b8da:	e008      	b.n	800b8ee <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800b8dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b8e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800b8e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b8e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800b8ec:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b8ee:	f107 0310 	add.w	r3, r7, #16
 800b8f2:	4619      	mov	r1, r3
 800b8f4:	480e      	ldr	r0, [pc, #56]	@ (800b930 <low_level_init+0x250>)
 800b8f6:	f7f9 ff89 	bl	800580c <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800b8fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b8fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800b900:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b904:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b906:	f107 0310 	add.w	r3, r7, #16
 800b90a:	4619      	mov	r1, r3
 800b90c:	4808      	ldr	r0, [pc, #32]	@ (800b930 <low_level_init+0x250>)
 800b90e:	f7fa f874 	bl	80059fa <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800b912:	4807      	ldr	r0, [pc, #28]	@ (800b930 <low_level_init+0x250>)
 800b914:	f7f9 fb2e 	bl	8004f74 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f009 fe11 	bl	8015540 <netif_set_up>
    netif_set_link_up(netif);
 800b91e:	6878      	ldr	r0, [r7, #4]
 800b920:	f009 feac 	bl	801567c <netif_set_link_up>
 800b924:	e001      	b.n	800b92a <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800b926:	f7f7 faeb 	bl	8002f00 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800b92a:	37a8      	adds	r7, #168	@ 0xa8
 800b92c:	46bd      	mov	sp, r7
 800b92e:	bd80      	pop	{r7, pc}
 800b930:	20006ac4 	.word	0x20006ac4
 800b934:	40028000 	.word	0x40028000
 800b938:	20006a1c 	.word	0x20006a1c
 800b93c:	2000697c 	.word	0x2000697c
 800b940:	20006b74 	.word	0x20006b74
 800b944:	080232c8 	.word	0x080232c8
 800b948:	20006abc 	.word	0x20006abc
 800b94c:	20006ac0 	.word	0x20006ac0
 800b950:	08020580 	.word	0x08020580
 800b954:	0800baf1 	.word	0x0800baf1
 800b958:	20000014 	.word	0x20000014
 800b95c:	20006bac 	.word	0x20006bac

0800b960 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b092      	sub	sp, #72	@ 0x48
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
 800b968:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800b96a:	2300      	movs	r3, #0
 800b96c:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800b96e:	2300      	movs	r3, #0
 800b970:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800b972:	2300      	movs	r3, #0
 800b974:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800b978:	f107 030c 	add.w	r3, r7, #12
 800b97c:	2230      	movs	r2, #48	@ 0x30
 800b97e:	2100      	movs	r1, #0
 800b980:	4618      	mov	r0, r3
 800b982:	f013 fc27 	bl	801f1d4 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800b986:	f107 030c 	add.w	r3, r7, #12
 800b98a:	2230      	movs	r2, #48	@ 0x30
 800b98c:	2100      	movs	r1, #0
 800b98e:	4618      	mov	r0, r3
 800b990:	f013 fc20 	bl	801f1d4 <memset>

  for(q = p; q != NULL; q = q->next)
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	643b      	str	r3, [r7, #64]	@ 0x40
 800b998:	e045      	b.n	800ba26 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800b99a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b99c:	2b03      	cmp	r3, #3
 800b99e:	d902      	bls.n	800b9a6 <low_level_output+0x46>
      return ERR_IF;
 800b9a0:	f06f 030b 	mvn.w	r3, #11
 800b9a4:	e07f      	b.n	800baa6 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800b9a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9a8:	6859      	ldr	r1, [r3, #4]
 800b9aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b9ac:	4613      	mov	r3, r2
 800b9ae:	005b      	lsls	r3, r3, #1
 800b9b0:	4413      	add	r3, r2
 800b9b2:	009b      	lsls	r3, r3, #2
 800b9b4:	3348      	adds	r3, #72	@ 0x48
 800b9b6:	443b      	add	r3, r7
 800b9b8:	3b3c      	subs	r3, #60	@ 0x3c
 800b9ba:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800b9bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9be:	895b      	ldrh	r3, [r3, #10]
 800b9c0:	4619      	mov	r1, r3
 800b9c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b9c4:	4613      	mov	r3, r2
 800b9c6:	005b      	lsls	r3, r3, #1
 800b9c8:	4413      	add	r3, r2
 800b9ca:	009b      	lsls	r3, r3, #2
 800b9cc:	3348      	adds	r3, #72	@ 0x48
 800b9ce:	443b      	add	r3, r7
 800b9d0:	3b38      	subs	r3, #56	@ 0x38
 800b9d2:	6019      	str	r1, [r3, #0]

    if(i>0)
 800b9d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d011      	beq.n	800b9fe <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800b9da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b9dc:	1e5a      	subs	r2, r3, #1
 800b9de:	f107 000c 	add.w	r0, r7, #12
 800b9e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	005b      	lsls	r3, r3, #1
 800b9e8:	440b      	add	r3, r1
 800b9ea:	009b      	lsls	r3, r3, #2
 800b9ec:	18c1      	adds	r1, r0, r3
 800b9ee:	4613      	mov	r3, r2
 800b9f0:	005b      	lsls	r3, r3, #1
 800b9f2:	4413      	add	r3, r2
 800b9f4:	009b      	lsls	r3, r3, #2
 800b9f6:	3348      	adds	r3, #72	@ 0x48
 800b9f8:	443b      	add	r3, r7
 800b9fa:	3b34      	subs	r3, #52	@ 0x34
 800b9fc:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800b9fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d109      	bne.n	800ba1a <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800ba06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ba08:	4613      	mov	r3, r2
 800ba0a:	005b      	lsls	r3, r3, #1
 800ba0c:	4413      	add	r3, r2
 800ba0e:	009b      	lsls	r3, r3, #2
 800ba10:	3348      	adds	r3, #72	@ 0x48
 800ba12:	443b      	add	r3, r7
 800ba14:	3b34      	subs	r3, #52	@ 0x34
 800ba16:	2200      	movs	r2, #0
 800ba18:	601a      	str	r2, [r3, #0]
    }

    i++;
 800ba1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba1c:	3301      	adds	r3, #1
 800ba1e:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800ba20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d1b6      	bne.n	800b99a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	891b      	ldrh	r3, [r3, #8]
 800ba30:	461a      	mov	r2, r3
 800ba32:	4b1f      	ldr	r3, [pc, #124]	@ (800bab0 <low_level_output+0x150>)
 800ba34:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800ba36:	4a1e      	ldr	r2, [pc, #120]	@ (800bab0 <low_level_output+0x150>)
 800ba38:	f107 030c 	add.w	r3, r7, #12
 800ba3c:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800ba3e:	4a1c      	ldr	r2, [pc, #112]	@ (800bab0 <low_level_output+0x150>)
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800ba44:	6838      	ldr	r0, [r7, #0]
 800ba46:	f00a fad1 	bl	8015fec <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800ba4a:	4919      	ldr	r1, [pc, #100]	@ (800bab0 <low_level_output+0x150>)
 800ba4c:	4819      	ldr	r0, [pc, #100]	@ (800bab4 <low_level_output+0x154>)
 800ba4e:	f7f9 fb80 	bl	8005152 <HAL_ETH_Transmit_IT>
 800ba52:	4603      	mov	r3, r0
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d103      	bne.n	800ba60 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ba5e:	e01b      	b.n	800ba98 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800ba60:	4814      	ldr	r0, [pc, #80]	@ (800bab4 <low_level_output+0x154>)
 800ba62:	f7fa f827 	bl	8005ab4 <HAL_ETH_GetError>
 800ba66:	4603      	mov	r3, r0
 800ba68:	f003 0302 	and.w	r3, r3, #2
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d00d      	beq.n	800ba8c <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800ba70:	4b11      	ldr	r3, [pc, #68]	@ (800bab8 <low_level_output+0x158>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f004 fb17 	bl	80100ac <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800ba7e:	480d      	ldr	r0, [pc, #52]	@ (800bab4 <low_level_output+0x154>)
 800ba80:	f7f9 fd06 	bl	8005490 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800ba84:	23fe      	movs	r3, #254	@ 0xfe
 800ba86:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ba8a:	e005      	b.n	800ba98 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800ba8c:	6838      	ldr	r0, [r7, #0]
 800ba8e:	f00a fa07 	bl	8015ea0 <pbuf_free>
        errval =  ERR_IF;
 800ba92:	23f4      	movs	r3, #244	@ 0xf4
 800ba94:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800ba98:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ba9c:	f113 0f02 	cmn.w	r3, #2
 800baa0:	d0d3      	beq.n	800ba4a <low_level_output+0xea>

  return errval;
 800baa2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800baa6:	4618      	mov	r0, r3
 800baa8:	3748      	adds	r7, #72	@ 0x48
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}
 800baae:	bf00      	nop
 800bab0:	20006b74 	.word	0x20006b74
 800bab4:	20006ac4 	.word	0x20006ac4
 800bab8:	20006ac0 	.word	0x20006ac0

0800babc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b084      	sub	sp, #16
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800bac4:	2300      	movs	r3, #0
 800bac6:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800bac8:	4b07      	ldr	r3, [pc, #28]	@ (800bae8 <low_level_input+0x2c>)
 800baca:	781b      	ldrb	r3, [r3, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d105      	bne.n	800badc <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800bad0:	f107 030c 	add.w	r3, r7, #12
 800bad4:	4619      	mov	r1, r3
 800bad6:	4805      	ldr	r0, [pc, #20]	@ (800baec <low_level_input+0x30>)
 800bad8:	f7f9 fb97 	bl	800520a <HAL_ETH_ReadData>
  }

  return p;
 800badc:	68fb      	ldr	r3, [r7, #12]
}
 800bade:	4618      	mov	r0, r3
 800bae0:	3710      	adds	r7, #16
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}
 800bae6:	bf00      	nop
 800bae8:	20006978 	.word	0x20006978
 800baec:	20006ac4 	.word	0x20006ac4

0800baf0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b084      	sub	sp, #16
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800baf8:	2300      	movs	r3, #0
 800bafa:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800bb00:	4b0f      	ldr	r3, [pc, #60]	@ (800bb40 <ethernetif_input+0x50>)
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	f04f 31ff 	mov.w	r1, #4294967295
 800bb08:	4618      	mov	r0, r3
 800bb0a:	f004 facf 	bl	80100ac <osSemaphoreAcquire>
 800bb0e:	4603      	mov	r3, r0
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d1f5      	bne.n	800bb00 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800bb14:	68b8      	ldr	r0, [r7, #8]
 800bb16:	f7ff ffd1 	bl	800babc <low_level_input>
 800bb1a:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d00a      	beq.n	800bb38 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	691b      	ldr	r3, [r3, #16]
 800bb26:	68b9      	ldr	r1, [r7, #8]
 800bb28:	68f8      	ldr	r0, [r7, #12]
 800bb2a:	4798      	blx	r3
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d002      	beq.n	800bb38 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800bb32:	68f8      	ldr	r0, [r7, #12]
 800bb34:	f00a f9b4 	bl	8015ea0 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d1ea      	bne.n	800bb14 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800bb3e:	e7df      	b.n	800bb00 <ethernetif_input+0x10>
 800bb40:	20006abc 	.word	0x20006abc

0800bb44 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800bb44:	b580      	push	{r7, lr}
 800bb46:	b082      	sub	sp, #8
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d106      	bne.n	800bb60 <ethernetif_init+0x1c>
 800bb52:	4b0e      	ldr	r3, [pc, #56]	@ (800bb8c <ethernetif_init+0x48>)
 800bb54:	f240 12fd 	movw	r2, #509	@ 0x1fd
 800bb58:	490d      	ldr	r1, [pc, #52]	@ (800bb90 <ethernetif_init+0x4c>)
 800bb5a:	480e      	ldr	r0, [pc, #56]	@ (800bb94 <ethernetif_init+0x50>)
 800bb5c:	f013 f970 	bl	801ee40 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2273      	movs	r2, #115	@ 0x73
 800bb64:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	2274      	movs	r2, #116	@ 0x74
 800bb6c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	4a09      	ldr	r2, [pc, #36]	@ (800bb98 <ethernetif_init+0x54>)
 800bb74:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	4a08      	ldr	r2, [pc, #32]	@ (800bb9c <ethernetif_init+0x58>)
 800bb7a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f7ff fdaf 	bl	800b6e0 <low_level_init>

  return ERR_OK;
 800bb82:	2300      	movs	r3, #0
}
 800bb84:	4618      	mov	r0, r3
 800bb86:	3708      	adds	r7, #8
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}
 800bb8c:	08020588 	.word	0x08020588
 800bb90:	080205a4 	.word	0x080205a4
 800bb94:	080205b4 	.word	0x080205b4
 800bb98:	0801cd69 	.word	0x0801cd69
 800bb9c:	0800b961 	.word	0x0800b961

0800bba0 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800bba0:	b580      	push	{r7, lr}
 800bba2:	b084      	sub	sp, #16
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800bbac:	68f9      	ldr	r1, [r7, #12]
 800bbae:	4809      	ldr	r0, [pc, #36]	@ (800bbd4 <pbuf_free_custom+0x34>)
 800bbb0:	f009 faae 	bl	8015110 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800bbb4:	4b08      	ldr	r3, [pc, #32]	@ (800bbd8 <pbuf_free_custom+0x38>)
 800bbb6:	781b      	ldrb	r3, [r3, #0]
 800bbb8:	2b01      	cmp	r3, #1
 800bbba:	d107      	bne.n	800bbcc <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800bbbc:	4b06      	ldr	r3, [pc, #24]	@ (800bbd8 <pbuf_free_custom+0x38>)
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800bbc2:	4b06      	ldr	r3, [pc, #24]	@ (800bbdc <pbuf_free_custom+0x3c>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f004 fac2 	bl	8010150 <osSemaphoreRelease>
  }
}
 800bbcc:	bf00      	nop
 800bbce:	3710      	adds	r7, #16
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}
 800bbd4:	080232c8 	.word	0x080232c8
 800bbd8:	20006978 	.word	0x20006978
 800bbdc:	20006abc 	.word	0x20006abc

0800bbe0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bbe4:	f7f7 fff4 	bl	8003bd0 <HAL_GetTick>
 800bbe8:	4603      	mov	r3, r0
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	bd80      	pop	{r7, pc}
	...

0800bbf0 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b08e      	sub	sp, #56	@ 0x38
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bbf8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	601a      	str	r2, [r3, #0]
 800bc00:	605a      	str	r2, [r3, #4]
 800bc02:	609a      	str	r2, [r3, #8]
 800bc04:	60da      	str	r2, [r3, #12]
 800bc06:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	4a46      	ldr	r2, [pc, #280]	@ (800bd28 <HAL_ETH_MspInit+0x138>)
 800bc0e:	4293      	cmp	r3, r2
 800bc10:	f040 8085 	bne.w	800bd1e <HAL_ETH_MspInit+0x12e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800bc14:	2300      	movs	r3, #0
 800bc16:	623b      	str	r3, [r7, #32]
 800bc18:	4b44      	ldr	r3, [pc, #272]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc1c:	4a43      	ldr	r2, [pc, #268]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc1e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800bc22:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc24:	4b41      	ldr	r3, [pc, #260]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc2c:	623b      	str	r3, [r7, #32]
 800bc2e:	6a3b      	ldr	r3, [r7, #32]
 800bc30:	2300      	movs	r3, #0
 800bc32:	61fb      	str	r3, [r7, #28]
 800bc34:	4b3d      	ldr	r3, [pc, #244]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc38:	4a3c      	ldr	r2, [pc, #240]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bc3e:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc40:	4b3a      	ldr	r3, [pc, #232]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bc48:	61fb      	str	r3, [r7, #28]
 800bc4a:	69fb      	ldr	r3, [r7, #28]
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	61bb      	str	r3, [r7, #24]
 800bc50:	4b36      	ldr	r3, [pc, #216]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc54:	4a35      	ldr	r2, [pc, #212]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc56:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bc5a:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc5c:	4b33      	ldr	r3, [pc, #204]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc64:	61bb      	str	r3, [r7, #24]
 800bc66:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bc68:	2300      	movs	r3, #0
 800bc6a:	617b      	str	r3, [r7, #20]
 800bc6c:	4b2f      	ldr	r3, [pc, #188]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc70:	4a2e      	ldr	r2, [pc, #184]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc72:	f043 0304 	orr.w	r3, r3, #4
 800bc76:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc78:	4b2c      	ldr	r3, [pc, #176]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc7c:	f003 0304 	and.w	r3, r3, #4
 800bc80:	617b      	str	r3, [r7, #20]
 800bc82:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc84:	2300      	movs	r3, #0
 800bc86:	613b      	str	r3, [r7, #16]
 800bc88:	4b28      	ldr	r3, [pc, #160]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc8c:	4a27      	ldr	r2, [pc, #156]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc8e:	f043 0301 	orr.w	r3, r3, #1
 800bc92:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc94:	4b25      	ldr	r3, [pc, #148]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bc96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc98:	f003 0301 	and.w	r3, r3, #1
 800bc9c:	613b      	str	r3, [r7, #16]
 800bc9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bca0:	2300      	movs	r3, #0
 800bca2:	60fb      	str	r3, [r7, #12]
 800bca4:	4b21      	ldr	r3, [pc, #132]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bca8:	4a20      	ldr	r2, [pc, #128]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bcaa:	f043 0302 	orr.w	r3, r3, #2
 800bcae:	6313      	str	r3, [r2, #48]	@ 0x30
 800bcb0:	4b1e      	ldr	r3, [pc, #120]	@ (800bd2c <HAL_ETH_MspInit+0x13c>)
 800bcb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcb4:	f003 0302 	and.w	r3, r3, #2
 800bcb8:	60fb      	str	r3, [r7, #12]
 800bcba:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800bcbc:	2332      	movs	r3, #50	@ 0x32
 800bcbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bcc0:	2302      	movs	r3, #2
 800bcc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bcc8:	2303      	movs	r3, #3
 800bcca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bccc:	230b      	movs	r3, #11
 800bcce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bcd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcd4:	4619      	mov	r1, r3
 800bcd6:	4816      	ldr	r0, [pc, #88]	@ (800bd30 <HAL_ETH_MspInit+0x140>)
 800bcd8:	f7fa fb28 	bl	800632c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800bcdc:	2386      	movs	r3, #134	@ 0x86
 800bcde:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bce0:	2302      	movs	r3, #2
 800bce2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bce4:	2300      	movs	r3, #0
 800bce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bce8:	2303      	movs	r3, #3
 800bcea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bcec:	230b      	movs	r3, #11
 800bcee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bcf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcf4:	4619      	mov	r1, r3
 800bcf6:	480f      	ldr	r0, [pc, #60]	@ (800bd34 <HAL_ETH_MspInit+0x144>)
 800bcf8:	f7fa fb18 	bl	800632c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800bcfc:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800bd00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd02:	2302      	movs	r3, #2
 800bd04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd06:	2300      	movs	r3, #0
 800bd08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd0a:	2303      	movs	r3, #3
 800bd0c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800bd0e:	230b      	movs	r3, #11
 800bd10:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bd12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd16:	4619      	mov	r1, r3
 800bd18:	4807      	ldr	r0, [pc, #28]	@ (800bd38 <HAL_ETH_MspInit+0x148>)
 800bd1a:	f7fa fb07 	bl	800632c <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800bd1e:	bf00      	nop
 800bd20:	3738      	adds	r7, #56	@ 0x38
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}
 800bd26:	bf00      	nop
 800bd28:	40028000 	.word	0x40028000
 800bd2c:	40023800 	.word	0x40023800
 800bd30:	40020800 	.word	0x40020800
 800bd34:	40020000 	.word	0x40020000
 800bd38:	40020400 	.word	0x40020400

0800bd3c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800bd40:	4802      	ldr	r0, [pc, #8]	@ (800bd4c <ETH_PHY_IO_Init+0x10>)
 800bd42:	f7f9 fe75 	bl	8005a30 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800bd46:	2300      	movs	r3, #0
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	20006ac4 	.word	0x20006ac4

0800bd50 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800bd50:	b480      	push	{r7}
 800bd52:	af00      	add	r7, sp, #0
  return 0;
 800bd54:	2300      	movs	r3, #0
}
 800bd56:	4618      	mov	r0, r3
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr

0800bd60 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b084      	sub	sp, #16
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	60f8      	str	r0, [r7, #12]
 800bd68:	60b9      	str	r1, [r7, #8]
 800bd6a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	68ba      	ldr	r2, [r7, #8]
 800bd70:	68f9      	ldr	r1, [r7, #12]
 800bd72:	4807      	ldr	r0, [pc, #28]	@ (800bd90 <ETH_PHY_IO_ReadReg+0x30>)
 800bd74:	f7f9 fcb6 	bl	80056e4 <HAL_ETH_ReadPHYRegister>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d002      	beq.n	800bd84 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800bd7e:	f04f 33ff 	mov.w	r3, #4294967295
 800bd82:	e000      	b.n	800bd86 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800bd84:	2300      	movs	r3, #0
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3710      	adds	r7, #16
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}
 800bd8e:	bf00      	nop
 800bd90:	20006ac4 	.word	0x20006ac4

0800bd94 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b084      	sub	sp, #16
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	60f8      	str	r0, [r7, #12]
 800bd9c:	60b9      	str	r1, [r7, #8]
 800bd9e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	68ba      	ldr	r2, [r7, #8]
 800bda4:	68f9      	ldr	r1, [r7, #12]
 800bda6:	4807      	ldr	r0, [pc, #28]	@ (800bdc4 <ETH_PHY_IO_WriteReg+0x30>)
 800bda8:	f7f9 fce7 	bl	800577a <HAL_ETH_WritePHYRegister>
 800bdac:	4603      	mov	r3, r0
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d002      	beq.n	800bdb8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800bdb2:	f04f 33ff 	mov.w	r3, #4294967295
 800bdb6:	e000      	b.n	800bdba <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800bdb8:	2300      	movs	r3, #0
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3710      	adds	r7, #16
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	bf00      	nop
 800bdc4:	20006ac4 	.word	0x20006ac4

0800bdc8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800bdcc:	f7f7 ff00 	bl	8003bd0 <HAL_GetTick>
 800bdd0:	4603      	mov	r3, r0
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	bd80      	pop	{r7, pc}
	...

0800bdd8 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b0a0      	sub	sp, #128	@ 0x80
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800bde0:	f107 0308 	add.w	r3, r7, #8
 800bde4:	2264      	movs	r2, #100	@ 0x64
 800bde6:	2100      	movs	r1, #0
 800bde8:	4618      	mov	r0, r3
 800bdea:	f013 f9f3 	bl	801f1d4 <memset>
  int32_t PHYLinkState = 0;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = DP83848_GetLinkState(&DP83848);
 800be02:	483a      	ldr	r0, [pc, #232]	@ (800beec <ethernet_link_thread+0x114>)
 800be04:	f7f7 fe26 	bl	8003a54 <DP83848_GetLinkState>
 800be08:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= DP83848_STATUS_LINK_DOWN))
 800be0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be0c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800be10:	089b      	lsrs	r3, r3, #2
 800be12:	f003 0301 	and.w	r3, r3, #1
 800be16:	b2db      	uxtb	r3, r3
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d00c      	beq.n	800be36 <ethernet_link_thread+0x5e>
 800be1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be1e:	2b01      	cmp	r3, #1
 800be20:	dc09      	bgt.n	800be36 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800be22:	4833      	ldr	r0, [pc, #204]	@ (800bef0 <ethernet_link_thread+0x118>)
 800be24:	f7f9 f916 	bl	8005054 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800be28:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800be2a:	f009 fbf5 	bl	8015618 <netif_set_down>
    netif_set_link_down(netif);
 800be2e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800be30:	f009 fc58 	bl	80156e4 <netif_set_link_down>
 800be34:	e055      	b.n	800bee2 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > DP83848_STATUS_LINK_DOWN))
 800be36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800be38:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800be3c:	f003 0304 	and.w	r3, r3, #4
 800be40:	2b00      	cmp	r3, #0
 800be42:	d14e      	bne.n	800bee2 <ethernet_link_thread+0x10a>
 800be44:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be46:	2b01      	cmp	r3, #1
 800be48:	dd4b      	ble.n	800bee2 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800be4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800be4c:	3b02      	subs	r3, #2
 800be4e:	2b03      	cmp	r3, #3
 800be50:	d82a      	bhi.n	800bea8 <ethernet_link_thread+0xd0>
 800be52:	a201      	add	r2, pc, #4	@ (adr r2, 800be58 <ethernet_link_thread+0x80>)
 800be54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be58:	0800be69 	.word	0x0800be69
 800be5c:	0800be7b 	.word	0x0800be7b
 800be60:	0800be8b 	.word	0x0800be8b
 800be64:	0800be9b 	.word	0x0800be9b
    {
    case DP83848_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800be68:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800be6c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800be6e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800be72:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800be74:	2301      	movs	r3, #1
 800be76:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800be78:	e017      	b.n	800beaa <ethernet_link_thread+0xd2>
    case DP83848_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800be7a:	2300      	movs	r3, #0
 800be7c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800be7e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800be82:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800be84:	2301      	movs	r3, #1
 800be86:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800be88:	e00f      	b.n	800beaa <ethernet_link_thread+0xd2>
    case DP83848_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800be8a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800be8e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800be90:	2300      	movs	r3, #0
 800be92:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800be94:	2301      	movs	r3, #1
 800be96:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800be98:	e007      	b.n	800beaa <ethernet_link_thread+0xd2>
    case DP83848_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800be9a:	2300      	movs	r3, #0
 800be9c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800be9e:	2300      	movs	r3, #0
 800bea0:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800bea2:	2301      	movs	r3, #1
 800bea4:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800bea6:	e000      	b.n	800beaa <ethernet_link_thread+0xd2>
    default:
      break;
 800bea8:	bf00      	nop
    }

    if(linkchanged)
 800beaa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800beac:	2b00      	cmp	r3, #0
 800beae:	d018      	beq.n	800bee2 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800beb0:	f107 0308 	add.w	r3, r7, #8
 800beb4:	4619      	mov	r1, r3
 800beb6:	480e      	ldr	r0, [pc, #56]	@ (800bef0 <ethernet_link_thread+0x118>)
 800beb8:	f7f9 fca8 	bl	800580c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800bebc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bebe:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800bec0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bec2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800bec4:	f107 0308 	add.w	r3, r7, #8
 800bec8:	4619      	mov	r1, r3
 800beca:	4809      	ldr	r0, [pc, #36]	@ (800bef0 <ethernet_link_thread+0x118>)
 800becc:	f7f9 fd95 	bl	80059fa <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800bed0:	4807      	ldr	r0, [pc, #28]	@ (800bef0 <ethernet_link_thread+0x118>)
 800bed2:	f7f9 f84f 	bl	8004f74 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800bed6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bed8:	f009 fb32 	bl	8015540 <netif_set_up>
      netif_set_link_up(netif);
 800bedc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bede:	f009 fbcd 	bl	801567c <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800bee2:	2064      	movs	r0, #100	@ 0x64
 800bee4:	f003 fe49 	bl	800fb7a <osDelay>
  PHYLinkState = DP83848_GetLinkState(&DP83848);
 800bee8:	e78b      	b.n	800be02 <ethernet_link_thread+0x2a>
 800beea:	bf00      	nop
 800beec:	20006bac 	.word	0x20006bac
 800bef0:	20006ac4 	.word	0x20006ac4

0800bef4 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b086      	sub	sp, #24
 800bef8:	af02      	add	r7, sp, #8
 800befa:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800befc:	4812      	ldr	r0, [pc, #72]	@ (800bf48 <HAL_ETH_RxAllocateCallback+0x54>)
 800befe:	f009 f893 	bl	8015028 <memp_malloc_pool>
 800bf02:	60f8      	str	r0, [r7, #12]
  if (p)
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d014      	beq.n	800bf34 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	f103 0220 	add.w	r2, r3, #32
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	4a0d      	ldr	r2, [pc, #52]	@ (800bf4c <HAL_ETH_RxAllocateCallback+0x58>)
 800bf18:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800bf22:	9201      	str	r2, [sp, #4]
 800bf24:	9300      	str	r3, [sp, #0]
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	2241      	movs	r2, #65	@ 0x41
 800bf2a:	2100      	movs	r1, #0
 800bf2c:	2000      	movs	r0, #0
 800bf2e:	f009 fdfd 	bl	8015b2c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800bf32:	e005      	b.n	800bf40 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800bf34:	4b06      	ldr	r3, [pc, #24]	@ (800bf50 <HAL_ETH_RxAllocateCallback+0x5c>)
 800bf36:	2201      	movs	r2, #1
 800bf38:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	601a      	str	r2, [r3, #0]
}
 800bf40:	bf00      	nop
 800bf42:	3710      	adds	r7, #16
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}
 800bf48:	080232c8 	.word	0x080232c8
 800bf4c:	0800bba1 	.word	0x0800bba1
 800bf50:	20006978 	.word	0x20006978

0800bf54 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800bf54:	b480      	push	{r7}
 800bf56:	b089      	sub	sp, #36	@ 0x24
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	60f8      	str	r0, [r7, #12]
 800bf5c:	60b9      	str	r1, [r7, #8]
 800bf5e:	607a      	str	r2, [r7, #4]
 800bf60:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	3b20      	subs	r3, #32
 800bf72:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800bf74:	69fb      	ldr	r3, [r7, #28]
 800bf76:	2200      	movs	r2, #0
 800bf78:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800bf7a:	69fb      	ldr	r3, [r7, #28]
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800bf80:	69fb      	ldr	r3, [r7, #28]
 800bf82:	887a      	ldrh	r2, [r7, #2]
 800bf84:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800bf86:	69bb      	ldr	r3, [r7, #24]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d103      	bne.n	800bf96 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800bf8e:	69bb      	ldr	r3, [r7, #24]
 800bf90:	69fa      	ldr	r2, [r7, #28]
 800bf92:	601a      	str	r2, [r3, #0]
 800bf94:	e003      	b.n	800bf9e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	69fa      	ldr	r2, [r7, #28]
 800bf9c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	69fa      	ldr	r2, [r7, #28]
 800bfa2:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800bfa4:	69bb      	ldr	r3, [r7, #24]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	61fb      	str	r3, [r7, #28]
 800bfaa:	e009      	b.n	800bfc0 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800bfac:	69fb      	ldr	r3, [r7, #28]
 800bfae:	891a      	ldrh	r2, [r3, #8]
 800bfb0:	887b      	ldrh	r3, [r7, #2]
 800bfb2:	4413      	add	r3, r2
 800bfb4:	b29a      	uxth	r2, r3
 800bfb6:	69fb      	ldr	r3, [r7, #28]
 800bfb8:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800bfba:	69fb      	ldr	r3, [r7, #28]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	61fb      	str	r3, [r7, #28]
 800bfc0:	69fb      	ldr	r3, [r7, #28]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d1f2      	bne.n	800bfac <HAL_ETH_RxLinkCallback+0x58>
  }

/* USER CODE END HAL ETH RxLinkCallback */
}
 800bfc6:	bf00      	nop
 800bfc8:	bf00      	nop
 800bfca:	3724      	adds	r7, #36	@ 0x24
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd2:	4770      	bx	lr

0800bfd4 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b082      	sub	sp, #8
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f009 ff5f 	bl	8015ea0 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800bfe2:	bf00      	nop
 800bfe4:	3708      	adds	r7, #8
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}
	...

0800bfec <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b084      	sub	sp, #16
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	4603      	mov	r3, r0
 800bff4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bff6:	79fb      	ldrb	r3, [r7, #7]
 800bff8:	4a08      	ldr	r2, [pc, #32]	@ (800c01c <disk_status+0x30>)
 800bffa:	009b      	lsls	r3, r3, #2
 800bffc:	4413      	add	r3, r2
 800bffe:	685b      	ldr	r3, [r3, #4]
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	79fa      	ldrb	r2, [r7, #7]
 800c004:	4905      	ldr	r1, [pc, #20]	@ (800c01c <disk_status+0x30>)
 800c006:	440a      	add	r2, r1
 800c008:	7a12      	ldrb	r2, [r2, #8]
 800c00a:	4610      	mov	r0, r2
 800c00c:	4798      	blx	r3
 800c00e:	4603      	mov	r3, r0
 800c010:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c012:	7bfb      	ldrb	r3, [r7, #15]
}
 800c014:	4618      	mov	r0, r3
 800c016:	3710      	adds	r7, #16
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}
 800c01c:	20006bf4 	.word	0x20006bf4

0800c020 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	4603      	mov	r3, r0
 800c028:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c02a:	2300      	movs	r3, #0
 800c02c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c02e:	79fb      	ldrb	r3, [r7, #7]
 800c030:	4a0e      	ldr	r2, [pc, #56]	@ (800c06c <disk_initialize+0x4c>)
 800c032:	5cd3      	ldrb	r3, [r2, r3]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d114      	bne.n	800c062 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c038:	79fb      	ldrb	r3, [r7, #7]
 800c03a:	4a0c      	ldr	r2, [pc, #48]	@ (800c06c <disk_initialize+0x4c>)
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	4413      	add	r3, r2
 800c040:	685b      	ldr	r3, [r3, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	79fa      	ldrb	r2, [r7, #7]
 800c046:	4909      	ldr	r1, [pc, #36]	@ (800c06c <disk_initialize+0x4c>)
 800c048:	440a      	add	r2, r1
 800c04a:	7a12      	ldrb	r2, [r2, #8]
 800c04c:	4610      	mov	r0, r2
 800c04e:	4798      	blx	r3
 800c050:	4603      	mov	r3, r0
 800c052:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800c054:	7bfb      	ldrb	r3, [r7, #15]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d103      	bne.n	800c062 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800c05a:	79fb      	ldrb	r3, [r7, #7]
 800c05c:	4a03      	ldr	r2, [pc, #12]	@ (800c06c <disk_initialize+0x4c>)
 800c05e:	2101      	movs	r1, #1
 800c060:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800c062:	7bfb      	ldrb	r3, [r7, #15]
}
 800c064:	4618      	mov	r0, r3
 800c066:	3710      	adds	r7, #16
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}
 800c06c:	20006bf4 	.word	0x20006bf4

0800c070 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c070:	b590      	push	{r4, r7, lr}
 800c072:	b087      	sub	sp, #28
 800c074:	af00      	add	r7, sp, #0
 800c076:	60b9      	str	r1, [r7, #8]
 800c078:	607a      	str	r2, [r7, #4]
 800c07a:	603b      	str	r3, [r7, #0]
 800c07c:	4603      	mov	r3, r0
 800c07e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c080:	7bfb      	ldrb	r3, [r7, #15]
 800c082:	4a0a      	ldr	r2, [pc, #40]	@ (800c0ac <disk_read+0x3c>)
 800c084:	009b      	lsls	r3, r3, #2
 800c086:	4413      	add	r3, r2
 800c088:	685b      	ldr	r3, [r3, #4]
 800c08a:	689c      	ldr	r4, [r3, #8]
 800c08c:	7bfb      	ldrb	r3, [r7, #15]
 800c08e:	4a07      	ldr	r2, [pc, #28]	@ (800c0ac <disk_read+0x3c>)
 800c090:	4413      	add	r3, r2
 800c092:	7a18      	ldrb	r0, [r3, #8]
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	687a      	ldr	r2, [r7, #4]
 800c098:	68b9      	ldr	r1, [r7, #8]
 800c09a:	47a0      	blx	r4
 800c09c:	4603      	mov	r3, r0
 800c09e:	75fb      	strb	r3, [r7, #23]
  return res;
 800c0a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	371c      	adds	r7, #28
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	bd90      	pop	{r4, r7, pc}
 800c0aa:	bf00      	nop
 800c0ac:	20006bf4 	.word	0x20006bf4

0800c0b0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c0b0:	b590      	push	{r4, r7, lr}
 800c0b2:	b087      	sub	sp, #28
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	60b9      	str	r1, [r7, #8]
 800c0b8:	607a      	str	r2, [r7, #4]
 800c0ba:	603b      	str	r3, [r7, #0]
 800c0bc:	4603      	mov	r3, r0
 800c0be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c0c0:	7bfb      	ldrb	r3, [r7, #15]
 800c0c2:	4a0a      	ldr	r2, [pc, #40]	@ (800c0ec <disk_write+0x3c>)
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	4413      	add	r3, r2
 800c0c8:	685b      	ldr	r3, [r3, #4]
 800c0ca:	68dc      	ldr	r4, [r3, #12]
 800c0cc:	7bfb      	ldrb	r3, [r7, #15]
 800c0ce:	4a07      	ldr	r2, [pc, #28]	@ (800c0ec <disk_write+0x3c>)
 800c0d0:	4413      	add	r3, r2
 800c0d2:	7a18      	ldrb	r0, [r3, #8]
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	687a      	ldr	r2, [r7, #4]
 800c0d8:	68b9      	ldr	r1, [r7, #8]
 800c0da:	47a0      	blx	r4
 800c0dc:	4603      	mov	r3, r0
 800c0de:	75fb      	strb	r3, [r7, #23]
  return res;
 800c0e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	371c      	adds	r7, #28
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd90      	pop	{r4, r7, pc}
 800c0ea:	bf00      	nop
 800c0ec:	20006bf4 	.word	0x20006bf4

0800c0f0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b084      	sub	sp, #16
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	603a      	str	r2, [r7, #0]
 800c0fa:	71fb      	strb	r3, [r7, #7]
 800c0fc:	460b      	mov	r3, r1
 800c0fe:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c100:	79fb      	ldrb	r3, [r7, #7]
 800c102:	4a09      	ldr	r2, [pc, #36]	@ (800c128 <disk_ioctl+0x38>)
 800c104:	009b      	lsls	r3, r3, #2
 800c106:	4413      	add	r3, r2
 800c108:	685b      	ldr	r3, [r3, #4]
 800c10a:	691b      	ldr	r3, [r3, #16]
 800c10c:	79fa      	ldrb	r2, [r7, #7]
 800c10e:	4906      	ldr	r1, [pc, #24]	@ (800c128 <disk_ioctl+0x38>)
 800c110:	440a      	add	r2, r1
 800c112:	7a10      	ldrb	r0, [r2, #8]
 800c114:	79b9      	ldrb	r1, [r7, #6]
 800c116:	683a      	ldr	r2, [r7, #0]
 800c118:	4798      	blx	r3
 800c11a:	4603      	mov	r3, r0
 800c11c:	73fb      	strb	r3, [r7, #15]
  return res;
 800c11e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c120:	4618      	mov	r0, r3
 800c122:	3710      	adds	r7, #16
 800c124:	46bd      	mov	sp, r7
 800c126:	bd80      	pop	{r7, pc}
 800c128:	20006bf4 	.word	0x20006bf4

0800c12c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c12c:	b480      	push	{r7}
 800c12e:	b085      	sub	sp, #20
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	3301      	adds	r3, #1
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c13c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c140:	021b      	lsls	r3, r3, #8
 800c142:	b21a      	sxth	r2, r3
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	781b      	ldrb	r3, [r3, #0]
 800c148:	b21b      	sxth	r3, r3
 800c14a:	4313      	orrs	r3, r2
 800c14c:	b21b      	sxth	r3, r3
 800c14e:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c150:	89fb      	ldrh	r3, [r7, #14]
}
 800c152:	4618      	mov	r0, r3
 800c154:	3714      	adds	r7, #20
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr

0800c15e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c15e:	b480      	push	{r7}
 800c160:	b085      	sub	sp, #20
 800c162:	af00      	add	r7, sp, #0
 800c164:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	3303      	adds	r3, #3
 800c16a:	781b      	ldrb	r3, [r3, #0]
 800c16c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	021b      	lsls	r3, r3, #8
 800c172:	687a      	ldr	r2, [r7, #4]
 800c174:	3202      	adds	r2, #2
 800c176:	7812      	ldrb	r2, [r2, #0]
 800c178:	4313      	orrs	r3, r2
 800c17a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	021b      	lsls	r3, r3, #8
 800c180:	687a      	ldr	r2, [r7, #4]
 800c182:	3201      	adds	r2, #1
 800c184:	7812      	ldrb	r2, [r2, #0]
 800c186:	4313      	orrs	r3, r2
 800c188:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	021b      	lsls	r3, r3, #8
 800c18e:	687a      	ldr	r2, [r7, #4]
 800c190:	7812      	ldrb	r2, [r2, #0]
 800c192:	4313      	orrs	r3, r2
 800c194:	60fb      	str	r3, [r7, #12]
	return rv;
 800c196:	68fb      	ldr	r3, [r7, #12]
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3714      	adds	r7, #20
 800c19c:	46bd      	mov	sp, r7
 800c19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a2:	4770      	bx	lr

0800c1a4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b083      	sub	sp, #12
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
 800c1ac:	460b      	mov	r3, r1
 800c1ae:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	1c5a      	adds	r2, r3, #1
 800c1b4:	607a      	str	r2, [r7, #4]
 800c1b6:	887a      	ldrh	r2, [r7, #2]
 800c1b8:	b2d2      	uxtb	r2, r2
 800c1ba:	701a      	strb	r2, [r3, #0]
 800c1bc:	887b      	ldrh	r3, [r7, #2]
 800c1be:	0a1b      	lsrs	r3, r3, #8
 800c1c0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	1c5a      	adds	r2, r3, #1
 800c1c6:	607a      	str	r2, [r7, #4]
 800c1c8:	887a      	ldrh	r2, [r7, #2]
 800c1ca:	b2d2      	uxtb	r2, r2
 800c1cc:	701a      	strb	r2, [r3, #0]
}
 800c1ce:	bf00      	nop
 800c1d0:	370c      	adds	r7, #12
 800c1d2:	46bd      	mov	sp, r7
 800c1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d8:	4770      	bx	lr

0800c1da <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c1da:	b480      	push	{r7}
 800c1dc:	b083      	sub	sp, #12
 800c1de:	af00      	add	r7, sp, #0
 800c1e0:	6078      	str	r0, [r7, #4]
 800c1e2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	1c5a      	adds	r2, r3, #1
 800c1e8:	607a      	str	r2, [r7, #4]
 800c1ea:	683a      	ldr	r2, [r7, #0]
 800c1ec:	b2d2      	uxtb	r2, r2
 800c1ee:	701a      	strb	r2, [r3, #0]
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	0a1b      	lsrs	r3, r3, #8
 800c1f4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	1c5a      	adds	r2, r3, #1
 800c1fa:	607a      	str	r2, [r7, #4]
 800c1fc:	683a      	ldr	r2, [r7, #0]
 800c1fe:	b2d2      	uxtb	r2, r2
 800c200:	701a      	strb	r2, [r3, #0]
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	0a1b      	lsrs	r3, r3, #8
 800c206:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	1c5a      	adds	r2, r3, #1
 800c20c:	607a      	str	r2, [r7, #4]
 800c20e:	683a      	ldr	r2, [r7, #0]
 800c210:	b2d2      	uxtb	r2, r2
 800c212:	701a      	strb	r2, [r3, #0]
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	0a1b      	lsrs	r3, r3, #8
 800c218:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	1c5a      	adds	r2, r3, #1
 800c21e:	607a      	str	r2, [r7, #4]
 800c220:	683a      	ldr	r2, [r7, #0]
 800c222:	b2d2      	uxtb	r2, r2
 800c224:	701a      	strb	r2, [r3, #0]
}
 800c226:	bf00      	nop
 800c228:	370c      	adds	r7, #12
 800c22a:	46bd      	mov	sp, r7
 800c22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c230:	4770      	bx	lr

0800c232 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c232:	b480      	push	{r7}
 800c234:	b087      	sub	sp, #28
 800c236:	af00      	add	r7, sp, #0
 800c238:	60f8      	str	r0, [r7, #12]
 800c23a:	60b9      	str	r1, [r7, #8]
 800c23c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c242:	68bb      	ldr	r3, [r7, #8]
 800c244:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d00d      	beq.n	800c268 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c24c:	693a      	ldr	r2, [r7, #16]
 800c24e:	1c53      	adds	r3, r2, #1
 800c250:	613b      	str	r3, [r7, #16]
 800c252:	697b      	ldr	r3, [r7, #20]
 800c254:	1c59      	adds	r1, r3, #1
 800c256:	6179      	str	r1, [r7, #20]
 800c258:	7812      	ldrb	r2, [r2, #0]
 800c25a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	3b01      	subs	r3, #1
 800c260:	607b      	str	r3, [r7, #4]
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d1f1      	bne.n	800c24c <mem_cpy+0x1a>
	}
}
 800c268:	bf00      	nop
 800c26a:	371c      	adds	r7, #28
 800c26c:	46bd      	mov	sp, r7
 800c26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c272:	4770      	bx	lr

0800c274 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c274:	b480      	push	{r7}
 800c276:	b087      	sub	sp, #28
 800c278:	af00      	add	r7, sp, #0
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	60b9      	str	r1, [r7, #8]
 800c27e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c284:	697b      	ldr	r3, [r7, #20]
 800c286:	1c5a      	adds	r2, r3, #1
 800c288:	617a      	str	r2, [r7, #20]
 800c28a:	68ba      	ldr	r2, [r7, #8]
 800c28c:	b2d2      	uxtb	r2, r2
 800c28e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	3b01      	subs	r3, #1
 800c294:	607b      	str	r3, [r7, #4]
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d1f3      	bne.n	800c284 <mem_set+0x10>
}
 800c29c:	bf00      	nop
 800c29e:	bf00      	nop
 800c2a0:	371c      	adds	r7, #28
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a8:	4770      	bx	lr

0800c2aa <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c2aa:	b480      	push	{r7}
 800c2ac:	b089      	sub	sp, #36	@ 0x24
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	60f8      	str	r0, [r7, #12]
 800c2b2:	60b9      	str	r1, [r7, #8]
 800c2b4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	61fb      	str	r3, [r7, #28]
 800c2ba:	68bb      	ldr	r3, [r7, #8]
 800c2bc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c2be:	2300      	movs	r3, #0
 800c2c0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c2c2:	69fb      	ldr	r3, [r7, #28]
 800c2c4:	1c5a      	adds	r2, r3, #1
 800c2c6:	61fa      	str	r2, [r7, #28]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	4619      	mov	r1, r3
 800c2cc:	69bb      	ldr	r3, [r7, #24]
 800c2ce:	1c5a      	adds	r2, r3, #1
 800c2d0:	61ba      	str	r2, [r7, #24]
 800c2d2:	781b      	ldrb	r3, [r3, #0]
 800c2d4:	1acb      	subs	r3, r1, r3
 800c2d6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	3b01      	subs	r3, #1
 800c2dc:	607b      	str	r3, [r7, #4]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d002      	beq.n	800c2ea <mem_cmp+0x40>
 800c2e4:	697b      	ldr	r3, [r7, #20]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d0eb      	beq.n	800c2c2 <mem_cmp+0x18>

	return r;
 800c2ea:	697b      	ldr	r3, [r7, #20]
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3724      	adds	r7, #36	@ 0x24
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f6:	4770      	bx	lr

0800c2f8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c2f8:	b480      	push	{r7}
 800c2fa:	b083      	sub	sp, #12
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	6078      	str	r0, [r7, #4]
 800c300:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c302:	e002      	b.n	800c30a <chk_chr+0x12>
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	3301      	adds	r3, #1
 800c308:	607b      	str	r3, [r7, #4]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	781b      	ldrb	r3, [r3, #0]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d005      	beq.n	800c31e <chk_chr+0x26>
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	781b      	ldrb	r3, [r3, #0]
 800c316:	461a      	mov	r2, r3
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d1f2      	bne.n	800c304 <chk_chr+0xc>
	return *str;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	781b      	ldrb	r3, [r3, #0]
}
 800c322:	4618      	mov	r0, r3
 800c324:	370c      	adds	r7, #12
 800c326:	46bd      	mov	sp, r7
 800c328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32c:	4770      	bx	lr

0800c32e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800c32e:	b580      	push	{r7, lr}
 800c330:	b082      	sub	sp, #8
 800c332:	af00      	add	r7, sp, #0
 800c334:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d009      	beq.n	800c350 <lock_fs+0x22>
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	691b      	ldr	r3, [r3, #16]
 800c340:	4618      	mov	r0, r3
 800c342:	f003 f99a 	bl	800f67a <ff_req_grant>
 800c346:	4603      	mov	r3, r0
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d001      	beq.n	800c350 <lock_fs+0x22>
 800c34c:	2301      	movs	r3, #1
 800c34e:	e000      	b.n	800c352 <lock_fs+0x24>
 800c350:	2300      	movs	r3, #0
}
 800c352:	4618      	mov	r0, r3
 800c354:	3708      	adds	r7, #8
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}

0800c35a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800c35a:	b580      	push	{r7, lr}
 800c35c:	b082      	sub	sp, #8
 800c35e:	af00      	add	r7, sp, #0
 800c360:	6078      	str	r0, [r7, #4]
 800c362:	460b      	mov	r3, r1
 800c364:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d00d      	beq.n	800c388 <unlock_fs+0x2e>
 800c36c:	78fb      	ldrb	r3, [r7, #3]
 800c36e:	2b0c      	cmp	r3, #12
 800c370:	d00a      	beq.n	800c388 <unlock_fs+0x2e>
 800c372:	78fb      	ldrb	r3, [r7, #3]
 800c374:	2b0b      	cmp	r3, #11
 800c376:	d007      	beq.n	800c388 <unlock_fs+0x2e>
 800c378:	78fb      	ldrb	r3, [r7, #3]
 800c37a:	2b0f      	cmp	r3, #15
 800c37c:	d004      	beq.n	800c388 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	691b      	ldr	r3, [r3, #16]
 800c382:	4618      	mov	r0, r3
 800c384:	f003 f98e 	bl	800f6a4 <ff_rel_grant>
	}
}
 800c388:	bf00      	nop
 800c38a:	3708      	adds	r7, #8
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}

0800c390 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c390:	b480      	push	{r7}
 800c392:	b085      	sub	sp, #20
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
 800c398:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c39a:	2300      	movs	r3, #0
 800c39c:	60bb      	str	r3, [r7, #8]
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	60fb      	str	r3, [r7, #12]
 800c3a2:	e029      	b.n	800c3f8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c3a4:	4a27      	ldr	r2, [pc, #156]	@ (800c444 <chk_lock+0xb4>)
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	011b      	lsls	r3, r3, #4
 800c3aa:	4413      	add	r3, r2
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d01d      	beq.n	800c3ee <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c3b2:	4a24      	ldr	r2, [pc, #144]	@ (800c444 <chk_lock+0xb4>)
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	011b      	lsls	r3, r3, #4
 800c3b8:	4413      	add	r3, r2
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d116      	bne.n	800c3f2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c3c4:	4a1f      	ldr	r2, [pc, #124]	@ (800c444 <chk_lock+0xb4>)
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	011b      	lsls	r3, r3, #4
 800c3ca:	4413      	add	r3, r2
 800c3cc:	3304      	adds	r3, #4
 800c3ce:	681a      	ldr	r2, [r3, #0]
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d10c      	bne.n	800c3f2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c3d8:	4a1a      	ldr	r2, [pc, #104]	@ (800c444 <chk_lock+0xb4>)
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	011b      	lsls	r3, r3, #4
 800c3de:	4413      	add	r3, r2
 800c3e0:	3308      	adds	r3, #8
 800c3e2:	681a      	ldr	r2, [r3, #0]
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c3e8:	429a      	cmp	r2, r3
 800c3ea:	d102      	bne.n	800c3f2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c3ec:	e007      	b.n	800c3fe <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	3301      	adds	r3, #1
 800c3f6:	60fb      	str	r3, [r7, #12]
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	2b01      	cmp	r3, #1
 800c3fc:	d9d2      	bls.n	800c3a4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2b02      	cmp	r3, #2
 800c402:	d109      	bne.n	800c418 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d102      	bne.n	800c410 <chk_lock+0x80>
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	2b02      	cmp	r3, #2
 800c40e:	d101      	bne.n	800c414 <chk_lock+0x84>
 800c410:	2300      	movs	r3, #0
 800c412:	e010      	b.n	800c436 <chk_lock+0xa6>
 800c414:	2312      	movs	r3, #18
 800c416:	e00e      	b.n	800c436 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d108      	bne.n	800c430 <chk_lock+0xa0>
 800c41e:	4a09      	ldr	r2, [pc, #36]	@ (800c444 <chk_lock+0xb4>)
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	011b      	lsls	r3, r3, #4
 800c424:	4413      	add	r3, r2
 800c426:	330c      	adds	r3, #12
 800c428:	881b      	ldrh	r3, [r3, #0]
 800c42a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c42e:	d101      	bne.n	800c434 <chk_lock+0xa4>
 800c430:	2310      	movs	r3, #16
 800c432:	e000      	b.n	800c436 <chk_lock+0xa6>
 800c434:	2300      	movs	r3, #0
}
 800c436:	4618      	mov	r0, r3
 800c438:	3714      	adds	r7, #20
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr
 800c442:	bf00      	nop
 800c444:	20006bd4 	.word	0x20006bd4

0800c448 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c448:	b480      	push	{r7}
 800c44a:	b083      	sub	sp, #12
 800c44c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c44e:	2300      	movs	r3, #0
 800c450:	607b      	str	r3, [r7, #4]
 800c452:	e002      	b.n	800c45a <enq_lock+0x12>
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	3301      	adds	r3, #1
 800c458:	607b      	str	r3, [r7, #4]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	2b01      	cmp	r3, #1
 800c45e:	d806      	bhi.n	800c46e <enq_lock+0x26>
 800c460:	4a09      	ldr	r2, [pc, #36]	@ (800c488 <enq_lock+0x40>)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	011b      	lsls	r3, r3, #4
 800c466:	4413      	add	r3, r2
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d1f2      	bne.n	800c454 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	2b02      	cmp	r3, #2
 800c472:	bf14      	ite	ne
 800c474:	2301      	movne	r3, #1
 800c476:	2300      	moveq	r3, #0
 800c478:	b2db      	uxtb	r3, r3
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	370c      	adds	r7, #12
 800c47e:	46bd      	mov	sp, r7
 800c480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c484:	4770      	bx	lr
 800c486:	bf00      	nop
 800c488:	20006bd4 	.word	0x20006bd4

0800c48c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c48c:	b480      	push	{r7}
 800c48e:	b085      	sub	sp, #20
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
 800c494:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c496:	2300      	movs	r3, #0
 800c498:	60fb      	str	r3, [r7, #12]
 800c49a:	e01f      	b.n	800c4dc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c49c:	4a41      	ldr	r2, [pc, #260]	@ (800c5a4 <inc_lock+0x118>)
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	011b      	lsls	r3, r3, #4
 800c4a2:	4413      	add	r3, r2
 800c4a4:	681a      	ldr	r2, [r3, #0]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	429a      	cmp	r2, r3
 800c4ac:	d113      	bne.n	800c4d6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c4ae:	4a3d      	ldr	r2, [pc, #244]	@ (800c5a4 <inc_lock+0x118>)
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	011b      	lsls	r3, r3, #4
 800c4b4:	4413      	add	r3, r2
 800c4b6:	3304      	adds	r3, #4
 800c4b8:	681a      	ldr	r2, [r3, #0]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c4be:	429a      	cmp	r2, r3
 800c4c0:	d109      	bne.n	800c4d6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c4c2:	4a38      	ldr	r2, [pc, #224]	@ (800c5a4 <inc_lock+0x118>)
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	011b      	lsls	r3, r3, #4
 800c4c8:	4413      	add	r3, r2
 800c4ca:	3308      	adds	r3, #8
 800c4cc:	681a      	ldr	r2, [r3, #0]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c4d2:	429a      	cmp	r2, r3
 800c4d4:	d006      	beq.n	800c4e4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	3301      	adds	r3, #1
 800c4da:	60fb      	str	r3, [r7, #12]
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2b01      	cmp	r3, #1
 800c4e0:	d9dc      	bls.n	800c49c <inc_lock+0x10>
 800c4e2:	e000      	b.n	800c4e6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c4e4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	2b02      	cmp	r3, #2
 800c4ea:	d132      	bne.n	800c552 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	60fb      	str	r3, [r7, #12]
 800c4f0:	e002      	b.n	800c4f8 <inc_lock+0x6c>
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	60fb      	str	r3, [r7, #12]
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	2b01      	cmp	r3, #1
 800c4fc:	d806      	bhi.n	800c50c <inc_lock+0x80>
 800c4fe:	4a29      	ldr	r2, [pc, #164]	@ (800c5a4 <inc_lock+0x118>)
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	011b      	lsls	r3, r3, #4
 800c504:	4413      	add	r3, r2
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d1f2      	bne.n	800c4f2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	2b02      	cmp	r3, #2
 800c510:	d101      	bne.n	800c516 <inc_lock+0x8a>
 800c512:	2300      	movs	r3, #0
 800c514:	e040      	b.n	800c598 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681a      	ldr	r2, [r3, #0]
 800c51a:	4922      	ldr	r1, [pc, #136]	@ (800c5a4 <inc_lock+0x118>)
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	011b      	lsls	r3, r3, #4
 800c520:	440b      	add	r3, r1
 800c522:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	689a      	ldr	r2, [r3, #8]
 800c528:	491e      	ldr	r1, [pc, #120]	@ (800c5a4 <inc_lock+0x118>)
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	011b      	lsls	r3, r3, #4
 800c52e:	440b      	add	r3, r1
 800c530:	3304      	adds	r3, #4
 800c532:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	695a      	ldr	r2, [r3, #20]
 800c538:	491a      	ldr	r1, [pc, #104]	@ (800c5a4 <inc_lock+0x118>)
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	011b      	lsls	r3, r3, #4
 800c53e:	440b      	add	r3, r1
 800c540:	3308      	adds	r3, #8
 800c542:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c544:	4a17      	ldr	r2, [pc, #92]	@ (800c5a4 <inc_lock+0x118>)
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	011b      	lsls	r3, r3, #4
 800c54a:	4413      	add	r3, r2
 800c54c:	330c      	adds	r3, #12
 800c54e:	2200      	movs	r2, #0
 800c550:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d009      	beq.n	800c56c <inc_lock+0xe0>
 800c558:	4a12      	ldr	r2, [pc, #72]	@ (800c5a4 <inc_lock+0x118>)
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	011b      	lsls	r3, r3, #4
 800c55e:	4413      	add	r3, r2
 800c560:	330c      	adds	r3, #12
 800c562:	881b      	ldrh	r3, [r3, #0]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d001      	beq.n	800c56c <inc_lock+0xe0>
 800c568:	2300      	movs	r3, #0
 800c56a:	e015      	b.n	800c598 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d108      	bne.n	800c584 <inc_lock+0xf8>
 800c572:	4a0c      	ldr	r2, [pc, #48]	@ (800c5a4 <inc_lock+0x118>)
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	011b      	lsls	r3, r3, #4
 800c578:	4413      	add	r3, r2
 800c57a:	330c      	adds	r3, #12
 800c57c:	881b      	ldrh	r3, [r3, #0]
 800c57e:	3301      	adds	r3, #1
 800c580:	b29a      	uxth	r2, r3
 800c582:	e001      	b.n	800c588 <inc_lock+0xfc>
 800c584:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c588:	4906      	ldr	r1, [pc, #24]	@ (800c5a4 <inc_lock+0x118>)
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	011b      	lsls	r3, r3, #4
 800c58e:	440b      	add	r3, r1
 800c590:	330c      	adds	r3, #12
 800c592:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	3301      	adds	r3, #1
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3714      	adds	r7, #20
 800c59c:	46bd      	mov	sp, r7
 800c59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a2:	4770      	bx	lr
 800c5a4:	20006bd4 	.word	0x20006bd4

0800c5a8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b085      	sub	sp, #20
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	3b01      	subs	r3, #1
 800c5b4:	607b      	str	r3, [r7, #4]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2b01      	cmp	r3, #1
 800c5ba:	d825      	bhi.n	800c608 <dec_lock+0x60>
		n = Files[i].ctr;
 800c5bc:	4a17      	ldr	r2, [pc, #92]	@ (800c61c <dec_lock+0x74>)
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	011b      	lsls	r3, r3, #4
 800c5c2:	4413      	add	r3, r2
 800c5c4:	330c      	adds	r3, #12
 800c5c6:	881b      	ldrh	r3, [r3, #0]
 800c5c8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c5ca:	89fb      	ldrh	r3, [r7, #14]
 800c5cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5d0:	d101      	bne.n	800c5d6 <dec_lock+0x2e>
 800c5d2:	2300      	movs	r3, #0
 800c5d4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c5d6:	89fb      	ldrh	r3, [r7, #14]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d002      	beq.n	800c5e2 <dec_lock+0x3a>
 800c5dc:	89fb      	ldrh	r3, [r7, #14]
 800c5de:	3b01      	subs	r3, #1
 800c5e0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c5e2:	4a0e      	ldr	r2, [pc, #56]	@ (800c61c <dec_lock+0x74>)
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	011b      	lsls	r3, r3, #4
 800c5e8:	4413      	add	r3, r2
 800c5ea:	330c      	adds	r3, #12
 800c5ec:	89fa      	ldrh	r2, [r7, #14]
 800c5ee:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c5f0:	89fb      	ldrh	r3, [r7, #14]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d105      	bne.n	800c602 <dec_lock+0x5a>
 800c5f6:	4a09      	ldr	r2, [pc, #36]	@ (800c61c <dec_lock+0x74>)
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	011b      	lsls	r3, r3, #4
 800c5fc:	4413      	add	r3, r2
 800c5fe:	2200      	movs	r2, #0
 800c600:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c602:	2300      	movs	r3, #0
 800c604:	737b      	strb	r3, [r7, #13]
 800c606:	e001      	b.n	800c60c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c608:	2302      	movs	r3, #2
 800c60a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c60c:	7b7b      	ldrb	r3, [r7, #13]
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3714      	adds	r7, #20
 800c612:	46bd      	mov	sp, r7
 800c614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c618:	4770      	bx	lr
 800c61a:	bf00      	nop
 800c61c:	20006bd4 	.word	0x20006bd4

0800c620 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c620:	b480      	push	{r7}
 800c622:	b085      	sub	sp, #20
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c628:	2300      	movs	r3, #0
 800c62a:	60fb      	str	r3, [r7, #12]
 800c62c:	e010      	b.n	800c650 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c62e:	4a0d      	ldr	r2, [pc, #52]	@ (800c664 <clear_lock+0x44>)
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	011b      	lsls	r3, r3, #4
 800c634:	4413      	add	r3, r2
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	687a      	ldr	r2, [r7, #4]
 800c63a:	429a      	cmp	r2, r3
 800c63c:	d105      	bne.n	800c64a <clear_lock+0x2a>
 800c63e:	4a09      	ldr	r2, [pc, #36]	@ (800c664 <clear_lock+0x44>)
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	011b      	lsls	r3, r3, #4
 800c644:	4413      	add	r3, r2
 800c646:	2200      	movs	r2, #0
 800c648:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	3301      	adds	r3, #1
 800c64e:	60fb      	str	r3, [r7, #12]
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2b01      	cmp	r3, #1
 800c654:	d9eb      	bls.n	800c62e <clear_lock+0xe>
	}
}
 800c656:	bf00      	nop
 800c658:	bf00      	nop
 800c65a:	3714      	adds	r7, #20
 800c65c:	46bd      	mov	sp, r7
 800c65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c662:	4770      	bx	lr
 800c664:	20006bd4 	.word	0x20006bd4

0800c668 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b086      	sub	sp, #24
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c670:	2300      	movs	r3, #0
 800c672:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	78db      	ldrb	r3, [r3, #3]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d034      	beq.n	800c6e6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c680:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	7858      	ldrb	r0, [r3, #1]
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c68c:	2301      	movs	r3, #1
 800c68e:	697a      	ldr	r2, [r7, #20]
 800c690:	f7ff fd0e 	bl	800c0b0 <disk_write>
 800c694:	4603      	mov	r3, r0
 800c696:	2b00      	cmp	r3, #0
 800c698:	d002      	beq.n	800c6a0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c69a:	2301      	movs	r3, #1
 800c69c:	73fb      	strb	r3, [r7, #15]
 800c69e:	e022      	b.n	800c6e6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6aa:	697a      	ldr	r2, [r7, #20]
 800c6ac:	1ad2      	subs	r2, r2, r3
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	6a1b      	ldr	r3, [r3, #32]
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	d217      	bcs.n	800c6e6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	789b      	ldrb	r3, [r3, #2]
 800c6ba:	613b      	str	r3, [r7, #16]
 800c6bc:	e010      	b.n	800c6e0 <sync_window+0x78>
					wsect += fs->fsize;
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	6a1b      	ldr	r3, [r3, #32]
 800c6c2:	697a      	ldr	r2, [r7, #20]
 800c6c4:	4413      	add	r3, r2
 800c6c6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	7858      	ldrb	r0, [r3, #1]
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	697a      	ldr	r2, [r7, #20]
 800c6d6:	f7ff fceb 	bl	800c0b0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c6da:	693b      	ldr	r3, [r7, #16]
 800c6dc:	3b01      	subs	r3, #1
 800c6de:	613b      	str	r3, [r7, #16]
 800c6e0:	693b      	ldr	r3, [r7, #16]
 800c6e2:	2b01      	cmp	r3, #1
 800c6e4:	d8eb      	bhi.n	800c6be <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c6e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	3718      	adds	r7, #24
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}

0800c6f0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b084      	sub	sp, #16
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
 800c6f8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c702:	683a      	ldr	r2, [r7, #0]
 800c704:	429a      	cmp	r2, r3
 800c706:	d01b      	beq.n	800c740 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c708:	6878      	ldr	r0, [r7, #4]
 800c70a:	f7ff ffad 	bl	800c668 <sync_window>
 800c70e:	4603      	mov	r3, r0
 800c710:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c712:	7bfb      	ldrb	r3, [r7, #15]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d113      	bne.n	800c740 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	7858      	ldrb	r0, [r3, #1]
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c722:	2301      	movs	r3, #1
 800c724:	683a      	ldr	r2, [r7, #0]
 800c726:	f7ff fca3 	bl	800c070 <disk_read>
 800c72a:	4603      	mov	r3, r0
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d004      	beq.n	800c73a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c730:	f04f 33ff 	mov.w	r3, #4294967295
 800c734:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c736:	2301      	movs	r3, #1
 800c738:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	683a      	ldr	r2, [r7, #0]
 800c73e:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800c740:	7bfb      	ldrb	r3, [r7, #15]
}
 800c742:	4618      	mov	r0, r3
 800c744:	3710      	adds	r7, #16
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
	...

0800c74c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c74c:	b580      	push	{r7, lr}
 800c74e:	b084      	sub	sp, #16
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f7ff ff87 	bl	800c668 <sync_window>
 800c75a:	4603      	mov	r3, r0
 800c75c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c75e:	7bfb      	ldrb	r3, [r7, #15]
 800c760:	2b00      	cmp	r3, #0
 800c762:	d158      	bne.n	800c816 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	781b      	ldrb	r3, [r3, #0]
 800c768:	2b03      	cmp	r3, #3
 800c76a:	d148      	bne.n	800c7fe <sync_fs+0xb2>
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	791b      	ldrb	r3, [r3, #4]
 800c770:	2b01      	cmp	r3, #1
 800c772:	d144      	bne.n	800c7fe <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	3338      	adds	r3, #56	@ 0x38
 800c778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c77c:	2100      	movs	r1, #0
 800c77e:	4618      	mov	r0, r3
 800c780:	f7ff fd78 	bl	800c274 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	3338      	adds	r3, #56	@ 0x38
 800c788:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c78c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800c790:	4618      	mov	r0, r3
 800c792:	f7ff fd07 	bl	800c1a4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	3338      	adds	r3, #56	@ 0x38
 800c79a:	4921      	ldr	r1, [pc, #132]	@ (800c820 <sync_fs+0xd4>)
 800c79c:	4618      	mov	r0, r3
 800c79e:	f7ff fd1c 	bl	800c1da <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	3338      	adds	r3, #56	@ 0x38
 800c7a6:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c7aa:	491e      	ldr	r1, [pc, #120]	@ (800c824 <sync_fs+0xd8>)
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f7ff fd14 	bl	800c1da <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	3338      	adds	r3, #56	@ 0x38
 800c7b6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	699b      	ldr	r3, [r3, #24]
 800c7be:	4619      	mov	r1, r3
 800c7c0:	4610      	mov	r0, r2
 800c7c2:	f7ff fd0a 	bl	800c1da <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	3338      	adds	r3, #56	@ 0x38
 800c7ca:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	695b      	ldr	r3, [r3, #20]
 800c7d2:	4619      	mov	r1, r3
 800c7d4:	4610      	mov	r0, r2
 800c7d6:	f7ff fd00 	bl	800c1da <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7de:	1c5a      	adds	r2, r3, #1
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	7858      	ldrb	r0, [r3, #1]
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c7f2:	2301      	movs	r3, #1
 800c7f4:	f7ff fc5c 	bl	800c0b0 <disk_write>
			fs->fsi_flag = 0;
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	785b      	ldrb	r3, [r3, #1]
 800c802:	2200      	movs	r2, #0
 800c804:	2100      	movs	r1, #0
 800c806:	4618      	mov	r0, r3
 800c808:	f7ff fc72 	bl	800c0f0 <disk_ioctl>
 800c80c:	4603      	mov	r3, r0
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d001      	beq.n	800c816 <sync_fs+0xca>
 800c812:	2301      	movs	r3, #1
 800c814:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c816:	7bfb      	ldrb	r3, [r7, #15]
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3710      	adds	r7, #16
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}
 800c820:	41615252 	.word	0x41615252
 800c824:	61417272 	.word	0x61417272

0800c828 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c828:	b480      	push	{r7}
 800c82a:	b083      	sub	sp, #12
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	3b02      	subs	r3, #2
 800c836:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	69db      	ldr	r3, [r3, #28]
 800c83c:	3b02      	subs	r3, #2
 800c83e:	683a      	ldr	r2, [r7, #0]
 800c840:	429a      	cmp	r2, r3
 800c842:	d301      	bcc.n	800c848 <clust2sect+0x20>
 800c844:	2300      	movs	r3, #0
 800c846:	e008      	b.n	800c85a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	895b      	ldrh	r3, [r3, #10]
 800c84c:	461a      	mov	r2, r3
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	fb03 f202 	mul.w	r2, r3, r2
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c858:	4413      	add	r3, r2
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	370c      	adds	r7, #12
 800c85e:	46bd      	mov	sp, r7
 800c860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c864:	4770      	bx	lr

0800c866 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c866:	b580      	push	{r7, lr}
 800c868:	b086      	sub	sp, #24
 800c86a:	af00      	add	r7, sp, #0
 800c86c:	6078      	str	r0, [r7, #4]
 800c86e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c876:	683b      	ldr	r3, [r7, #0]
 800c878:	2b01      	cmp	r3, #1
 800c87a:	d904      	bls.n	800c886 <get_fat+0x20>
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	69db      	ldr	r3, [r3, #28]
 800c880:	683a      	ldr	r2, [r7, #0]
 800c882:	429a      	cmp	r2, r3
 800c884:	d302      	bcc.n	800c88c <get_fat+0x26>
		val = 1;	/* Internal error */
 800c886:	2301      	movs	r3, #1
 800c888:	617b      	str	r3, [r7, #20]
 800c88a:	e08e      	b.n	800c9aa <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c88c:	f04f 33ff 	mov.w	r3, #4294967295
 800c890:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c892:	693b      	ldr	r3, [r7, #16]
 800c894:	781b      	ldrb	r3, [r3, #0]
 800c896:	2b03      	cmp	r3, #3
 800c898:	d061      	beq.n	800c95e <get_fat+0xf8>
 800c89a:	2b03      	cmp	r3, #3
 800c89c:	dc7b      	bgt.n	800c996 <get_fat+0x130>
 800c89e:	2b01      	cmp	r3, #1
 800c8a0:	d002      	beq.n	800c8a8 <get_fat+0x42>
 800c8a2:	2b02      	cmp	r3, #2
 800c8a4:	d041      	beq.n	800c92a <get_fat+0xc4>
 800c8a6:	e076      	b.n	800c996 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	60fb      	str	r3, [r7, #12]
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	085b      	lsrs	r3, r3, #1
 800c8b0:	68fa      	ldr	r2, [r7, #12]
 800c8b2:	4413      	add	r3, r2
 800c8b4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	0a5b      	lsrs	r3, r3, #9
 800c8be:	4413      	add	r3, r2
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	6938      	ldr	r0, [r7, #16]
 800c8c4:	f7ff ff14 	bl	800c6f0 <move_window>
 800c8c8:	4603      	mov	r3, r0
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d166      	bne.n	800c99c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	1c5a      	adds	r2, r3, #1
 800c8d2:	60fa      	str	r2, [r7, #12]
 800c8d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8d8:	693a      	ldr	r2, [r7, #16]
 800c8da:	4413      	add	r3, r2
 800c8dc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c8e0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c8e2:	693b      	ldr	r3, [r7, #16]
 800c8e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	0a5b      	lsrs	r3, r3, #9
 800c8ea:	4413      	add	r3, r2
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	6938      	ldr	r0, [r7, #16]
 800c8f0:	f7ff fefe 	bl	800c6f0 <move_window>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d152      	bne.n	800c9a0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c900:	693a      	ldr	r2, [r7, #16]
 800c902:	4413      	add	r3, r2
 800c904:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c908:	021b      	lsls	r3, r3, #8
 800c90a:	68ba      	ldr	r2, [r7, #8]
 800c90c:	4313      	orrs	r3, r2
 800c90e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	f003 0301 	and.w	r3, r3, #1
 800c916:	2b00      	cmp	r3, #0
 800c918:	d002      	beq.n	800c920 <get_fat+0xba>
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	091b      	lsrs	r3, r3, #4
 800c91e:	e002      	b.n	800c926 <get_fat+0xc0>
 800c920:	68bb      	ldr	r3, [r7, #8]
 800c922:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c926:	617b      	str	r3, [r7, #20]
			break;
 800c928:	e03f      	b.n	800c9aa <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c92a:	693b      	ldr	r3, [r7, #16]
 800c92c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	0a1b      	lsrs	r3, r3, #8
 800c932:	4413      	add	r3, r2
 800c934:	4619      	mov	r1, r3
 800c936:	6938      	ldr	r0, [r7, #16]
 800c938:	f7ff feda 	bl	800c6f0 <move_window>
 800c93c:	4603      	mov	r3, r0
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d130      	bne.n	800c9a4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c942:	693b      	ldr	r3, [r7, #16]
 800c944:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	005b      	lsls	r3, r3, #1
 800c94c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800c950:	4413      	add	r3, r2
 800c952:	4618      	mov	r0, r3
 800c954:	f7ff fbea 	bl	800c12c <ld_word>
 800c958:	4603      	mov	r3, r0
 800c95a:	617b      	str	r3, [r7, #20]
			break;
 800c95c:	e025      	b.n	800c9aa <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c95e:	693b      	ldr	r3, [r7, #16]
 800c960:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	09db      	lsrs	r3, r3, #7
 800c966:	4413      	add	r3, r2
 800c968:	4619      	mov	r1, r3
 800c96a:	6938      	ldr	r0, [r7, #16]
 800c96c:	f7ff fec0 	bl	800c6f0 <move_window>
 800c970:	4603      	mov	r3, r0
 800c972:	2b00      	cmp	r3, #0
 800c974:	d118      	bne.n	800c9a8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	009b      	lsls	r3, r3, #2
 800c980:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800c984:	4413      	add	r3, r2
 800c986:	4618      	mov	r0, r3
 800c988:	f7ff fbe9 	bl	800c15e <ld_dword>
 800c98c:	4603      	mov	r3, r0
 800c98e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800c992:	617b      	str	r3, [r7, #20]
			break;
 800c994:	e009      	b.n	800c9aa <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c996:	2301      	movs	r3, #1
 800c998:	617b      	str	r3, [r7, #20]
 800c99a:	e006      	b.n	800c9aa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c99c:	bf00      	nop
 800c99e:	e004      	b.n	800c9aa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c9a0:	bf00      	nop
 800c9a2:	e002      	b.n	800c9aa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c9a4:	bf00      	nop
 800c9a6:	e000      	b.n	800c9aa <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c9a8:	bf00      	nop
		}
	}

	return val;
 800c9aa:	697b      	ldr	r3, [r7, #20]
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3718      	adds	r7, #24
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c9b4:	b590      	push	{r4, r7, lr}
 800c9b6:	b089      	sub	sp, #36	@ 0x24
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	60f8      	str	r0, [r7, #12]
 800c9bc:	60b9      	str	r1, [r7, #8]
 800c9be:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c9c0:	2302      	movs	r3, #2
 800c9c2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	2b01      	cmp	r3, #1
 800c9c8:	f240 80d9 	bls.w	800cb7e <put_fat+0x1ca>
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	69db      	ldr	r3, [r3, #28]
 800c9d0:	68ba      	ldr	r2, [r7, #8]
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	f080 80d3 	bcs.w	800cb7e <put_fat+0x1ca>
		switch (fs->fs_type) {
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	781b      	ldrb	r3, [r3, #0]
 800c9dc:	2b03      	cmp	r3, #3
 800c9de:	f000 8096 	beq.w	800cb0e <put_fat+0x15a>
 800c9e2:	2b03      	cmp	r3, #3
 800c9e4:	f300 80cb 	bgt.w	800cb7e <put_fat+0x1ca>
 800c9e8:	2b01      	cmp	r3, #1
 800c9ea:	d002      	beq.n	800c9f2 <put_fat+0x3e>
 800c9ec:	2b02      	cmp	r3, #2
 800c9ee:	d06e      	beq.n	800cace <put_fat+0x11a>
 800c9f0:	e0c5      	b.n	800cb7e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c9f2:	68bb      	ldr	r3, [r7, #8]
 800c9f4:	61bb      	str	r3, [r7, #24]
 800c9f6:	69bb      	ldr	r3, [r7, #24]
 800c9f8:	085b      	lsrs	r3, r3, #1
 800c9fa:	69ba      	ldr	r2, [r7, #24]
 800c9fc:	4413      	add	r3, r2
 800c9fe:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ca04:	69bb      	ldr	r3, [r7, #24]
 800ca06:	0a5b      	lsrs	r3, r3, #9
 800ca08:	4413      	add	r3, r2
 800ca0a:	4619      	mov	r1, r3
 800ca0c:	68f8      	ldr	r0, [r7, #12]
 800ca0e:	f7ff fe6f 	bl	800c6f0 <move_window>
 800ca12:	4603      	mov	r3, r0
 800ca14:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ca16:	7ffb      	ldrb	r3, [r7, #31]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	f040 80a9 	bne.w	800cb70 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ca24:	69bb      	ldr	r3, [r7, #24]
 800ca26:	1c59      	adds	r1, r3, #1
 800ca28:	61b9      	str	r1, [r7, #24]
 800ca2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca2e:	4413      	add	r3, r2
 800ca30:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ca32:	68bb      	ldr	r3, [r7, #8]
 800ca34:	f003 0301 	and.w	r3, r3, #1
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d00d      	beq.n	800ca58 <put_fat+0xa4>
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	781b      	ldrb	r3, [r3, #0]
 800ca40:	b25b      	sxtb	r3, r3
 800ca42:	f003 030f 	and.w	r3, r3, #15
 800ca46:	b25a      	sxtb	r2, r3
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	b25b      	sxtb	r3, r3
 800ca4c:	011b      	lsls	r3, r3, #4
 800ca4e:	b25b      	sxtb	r3, r3
 800ca50:	4313      	orrs	r3, r2
 800ca52:	b25b      	sxtb	r3, r3
 800ca54:	b2db      	uxtb	r3, r3
 800ca56:	e001      	b.n	800ca5c <put_fat+0xa8>
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	b2db      	uxtb	r3, r3
 800ca5c:	697a      	ldr	r2, [r7, #20]
 800ca5e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	2201      	movs	r2, #1
 800ca64:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	0a5b      	lsrs	r3, r3, #9
 800ca6e:	4413      	add	r3, r2
 800ca70:	4619      	mov	r1, r3
 800ca72:	68f8      	ldr	r0, [r7, #12]
 800ca74:	f7ff fe3c 	bl	800c6f0 <move_window>
 800ca78:	4603      	mov	r3, r0
 800ca7a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ca7c:	7ffb      	ldrb	r3, [r7, #31]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d178      	bne.n	800cb74 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ca88:	69bb      	ldr	r3, [r7, #24]
 800ca8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca8e:	4413      	add	r3, r2
 800ca90:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	f003 0301 	and.w	r3, r3, #1
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d003      	beq.n	800caa4 <put_fat+0xf0>
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	091b      	lsrs	r3, r3, #4
 800caa0:	b2db      	uxtb	r3, r3
 800caa2:	e00e      	b.n	800cac2 <put_fat+0x10e>
 800caa4:	697b      	ldr	r3, [r7, #20]
 800caa6:	781b      	ldrb	r3, [r3, #0]
 800caa8:	b25b      	sxtb	r3, r3
 800caaa:	f023 030f 	bic.w	r3, r3, #15
 800caae:	b25a      	sxtb	r2, r3
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	0a1b      	lsrs	r3, r3, #8
 800cab4:	b25b      	sxtb	r3, r3
 800cab6:	f003 030f 	and.w	r3, r3, #15
 800caba:	b25b      	sxtb	r3, r3
 800cabc:	4313      	orrs	r3, r2
 800cabe:	b25b      	sxtb	r3, r3
 800cac0:	b2db      	uxtb	r3, r3
 800cac2:	697a      	ldr	r2, [r7, #20]
 800cac4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	2201      	movs	r2, #1
 800caca:	70da      	strb	r2, [r3, #3]
			break;
 800cacc:	e057      	b.n	800cb7e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	0a1b      	lsrs	r3, r3, #8
 800cad6:	4413      	add	r3, r2
 800cad8:	4619      	mov	r1, r3
 800cada:	68f8      	ldr	r0, [r7, #12]
 800cadc:	f7ff fe08 	bl	800c6f0 <move_window>
 800cae0:	4603      	mov	r3, r0
 800cae2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cae4:	7ffb      	ldrb	r3, [r7, #31]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d146      	bne.n	800cb78 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	005b      	lsls	r3, r3, #1
 800caf4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800caf8:	4413      	add	r3, r2
 800cafa:	687a      	ldr	r2, [r7, #4]
 800cafc:	b292      	uxth	r2, r2
 800cafe:	4611      	mov	r1, r2
 800cb00:	4618      	mov	r0, r3
 800cb02:	f7ff fb4f 	bl	800c1a4 <st_word>
			fs->wflag = 1;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	2201      	movs	r2, #1
 800cb0a:	70da      	strb	r2, [r3, #3]
			break;
 800cb0c:	e037      	b.n	800cb7e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	09db      	lsrs	r3, r3, #7
 800cb16:	4413      	add	r3, r2
 800cb18:	4619      	mov	r1, r3
 800cb1a:	68f8      	ldr	r0, [r7, #12]
 800cb1c:	f7ff fde8 	bl	800c6f0 <move_window>
 800cb20:	4603      	mov	r3, r0
 800cb22:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cb24:	7ffb      	ldrb	r3, [r7, #31]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d128      	bne.n	800cb7c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	009b      	lsls	r3, r3, #2
 800cb3a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cb3e:	4413      	add	r3, r2
 800cb40:	4618      	mov	r0, r3
 800cb42:	f7ff fb0c 	bl	800c15e <ld_dword>
 800cb46:	4603      	mov	r3, r0
 800cb48:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800cb4c:	4323      	orrs	r3, r4
 800cb4e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800cb56:	68bb      	ldr	r3, [r7, #8]
 800cb58:	009b      	lsls	r3, r3, #2
 800cb5a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800cb5e:	4413      	add	r3, r2
 800cb60:	6879      	ldr	r1, [r7, #4]
 800cb62:	4618      	mov	r0, r3
 800cb64:	f7ff fb39 	bl	800c1da <st_dword>
			fs->wflag = 1;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	2201      	movs	r2, #1
 800cb6c:	70da      	strb	r2, [r3, #3]
			break;
 800cb6e:	e006      	b.n	800cb7e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cb70:	bf00      	nop
 800cb72:	e004      	b.n	800cb7e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cb74:	bf00      	nop
 800cb76:	e002      	b.n	800cb7e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cb78:	bf00      	nop
 800cb7a:	e000      	b.n	800cb7e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800cb7c:	bf00      	nop
		}
	}
	return res;
 800cb7e:	7ffb      	ldrb	r3, [r7, #31]
}
 800cb80:	4618      	mov	r0, r3
 800cb82:	3724      	adds	r7, #36	@ 0x24
 800cb84:	46bd      	mov	sp, r7
 800cb86:	bd90      	pop	{r4, r7, pc}

0800cb88 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b088      	sub	sp, #32
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	60f8      	str	r0, [r7, #12]
 800cb90:	60b9      	str	r1, [r7, #8]
 800cb92:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800cb94:	2300      	movs	r3, #0
 800cb96:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800cb9e:	68bb      	ldr	r3, [r7, #8]
 800cba0:	2b01      	cmp	r3, #1
 800cba2:	d904      	bls.n	800cbae <remove_chain+0x26>
 800cba4:	69bb      	ldr	r3, [r7, #24]
 800cba6:	69db      	ldr	r3, [r3, #28]
 800cba8:	68ba      	ldr	r2, [r7, #8]
 800cbaa:	429a      	cmp	r2, r3
 800cbac:	d301      	bcc.n	800cbb2 <remove_chain+0x2a>
 800cbae:	2302      	movs	r3, #2
 800cbb0:	e04b      	b.n	800cc4a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d00c      	beq.n	800cbd2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800cbb8:	f04f 32ff 	mov.w	r2, #4294967295
 800cbbc:	6879      	ldr	r1, [r7, #4]
 800cbbe:	69b8      	ldr	r0, [r7, #24]
 800cbc0:	f7ff fef8 	bl	800c9b4 <put_fat>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800cbc8:	7ffb      	ldrb	r3, [r7, #31]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d001      	beq.n	800cbd2 <remove_chain+0x4a>
 800cbce:	7ffb      	ldrb	r3, [r7, #31]
 800cbd0:	e03b      	b.n	800cc4a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800cbd2:	68b9      	ldr	r1, [r7, #8]
 800cbd4:	68f8      	ldr	r0, [r7, #12]
 800cbd6:	f7ff fe46 	bl	800c866 <get_fat>
 800cbda:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800cbdc:	697b      	ldr	r3, [r7, #20]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d031      	beq.n	800cc46 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	d101      	bne.n	800cbec <remove_chain+0x64>
 800cbe8:	2302      	movs	r3, #2
 800cbea:	e02e      	b.n	800cc4a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800cbec:	697b      	ldr	r3, [r7, #20]
 800cbee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbf2:	d101      	bne.n	800cbf8 <remove_chain+0x70>
 800cbf4:	2301      	movs	r3, #1
 800cbf6:	e028      	b.n	800cc4a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	68b9      	ldr	r1, [r7, #8]
 800cbfc:	69b8      	ldr	r0, [r7, #24]
 800cbfe:	f7ff fed9 	bl	800c9b4 <put_fat>
 800cc02:	4603      	mov	r3, r0
 800cc04:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800cc06:	7ffb      	ldrb	r3, [r7, #31]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d001      	beq.n	800cc10 <remove_chain+0x88>
 800cc0c:	7ffb      	ldrb	r3, [r7, #31]
 800cc0e:	e01c      	b.n	800cc4a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800cc10:	69bb      	ldr	r3, [r7, #24]
 800cc12:	699a      	ldr	r2, [r3, #24]
 800cc14:	69bb      	ldr	r3, [r7, #24]
 800cc16:	69db      	ldr	r3, [r3, #28]
 800cc18:	3b02      	subs	r3, #2
 800cc1a:	429a      	cmp	r2, r3
 800cc1c:	d20b      	bcs.n	800cc36 <remove_chain+0xae>
			fs->free_clst++;
 800cc1e:	69bb      	ldr	r3, [r7, #24]
 800cc20:	699b      	ldr	r3, [r3, #24]
 800cc22:	1c5a      	adds	r2, r3, #1
 800cc24:	69bb      	ldr	r3, [r7, #24]
 800cc26:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800cc28:	69bb      	ldr	r3, [r7, #24]
 800cc2a:	791b      	ldrb	r3, [r3, #4]
 800cc2c:	f043 0301 	orr.w	r3, r3, #1
 800cc30:	b2da      	uxtb	r2, r3
 800cc32:	69bb      	ldr	r3, [r7, #24]
 800cc34:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800cc36:	697b      	ldr	r3, [r7, #20]
 800cc38:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800cc3a:	69bb      	ldr	r3, [r7, #24]
 800cc3c:	69db      	ldr	r3, [r3, #28]
 800cc3e:	68ba      	ldr	r2, [r7, #8]
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d3c6      	bcc.n	800cbd2 <remove_chain+0x4a>
 800cc44:	e000      	b.n	800cc48 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800cc46:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800cc48:	2300      	movs	r3, #0
}
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	3720      	adds	r7, #32
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	bd80      	pop	{r7, pc}

0800cc52 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800cc52:	b580      	push	{r7, lr}
 800cc54:	b088      	sub	sp, #32
 800cc56:	af00      	add	r7, sp, #0
 800cc58:	6078      	str	r0, [r7, #4]
 800cc5a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d10d      	bne.n	800cc84 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	695b      	ldr	r3, [r3, #20]
 800cc6c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800cc6e:	69bb      	ldr	r3, [r7, #24]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d004      	beq.n	800cc7e <create_chain+0x2c>
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	69db      	ldr	r3, [r3, #28]
 800cc78:	69ba      	ldr	r2, [r7, #24]
 800cc7a:	429a      	cmp	r2, r3
 800cc7c:	d31b      	bcc.n	800ccb6 <create_chain+0x64>
 800cc7e:	2301      	movs	r3, #1
 800cc80:	61bb      	str	r3, [r7, #24]
 800cc82:	e018      	b.n	800ccb6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800cc84:	6839      	ldr	r1, [r7, #0]
 800cc86:	6878      	ldr	r0, [r7, #4]
 800cc88:	f7ff fded 	bl	800c866 <get_fat>
 800cc8c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d801      	bhi.n	800cc98 <create_chain+0x46>
 800cc94:	2301      	movs	r3, #1
 800cc96:	e070      	b.n	800cd7a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc9e:	d101      	bne.n	800cca4 <create_chain+0x52>
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	e06a      	b.n	800cd7a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800cca4:	693b      	ldr	r3, [r7, #16]
 800cca6:	69db      	ldr	r3, [r3, #28]
 800cca8:	68fa      	ldr	r2, [r7, #12]
 800ccaa:	429a      	cmp	r2, r3
 800ccac:	d201      	bcs.n	800ccb2 <create_chain+0x60>
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	e063      	b.n	800cd7a <create_chain+0x128>
		scl = clst;
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ccb6:	69bb      	ldr	r3, [r7, #24]
 800ccb8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ccba:	69fb      	ldr	r3, [r7, #28]
 800ccbc:	3301      	adds	r3, #1
 800ccbe:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	69db      	ldr	r3, [r3, #28]
 800ccc4:	69fa      	ldr	r2, [r7, #28]
 800ccc6:	429a      	cmp	r2, r3
 800ccc8:	d307      	bcc.n	800ccda <create_chain+0x88>
				ncl = 2;
 800ccca:	2302      	movs	r3, #2
 800cccc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ccce:	69fa      	ldr	r2, [r7, #28]
 800ccd0:	69bb      	ldr	r3, [r7, #24]
 800ccd2:	429a      	cmp	r2, r3
 800ccd4:	d901      	bls.n	800ccda <create_chain+0x88>
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	e04f      	b.n	800cd7a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ccda:	69f9      	ldr	r1, [r7, #28]
 800ccdc:	6878      	ldr	r0, [r7, #4]
 800ccde:	f7ff fdc2 	bl	800c866 <get_fat>
 800cce2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d00e      	beq.n	800cd08 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	2b01      	cmp	r3, #1
 800ccee:	d003      	beq.n	800ccf8 <create_chain+0xa6>
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccf6:	d101      	bne.n	800ccfc <create_chain+0xaa>
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	e03e      	b.n	800cd7a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ccfc:	69fa      	ldr	r2, [r7, #28]
 800ccfe:	69bb      	ldr	r3, [r7, #24]
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d1da      	bne.n	800ccba <create_chain+0x68>
 800cd04:	2300      	movs	r3, #0
 800cd06:	e038      	b.n	800cd7a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800cd08:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800cd0a:	f04f 32ff 	mov.w	r2, #4294967295
 800cd0e:	69f9      	ldr	r1, [r7, #28]
 800cd10:	6938      	ldr	r0, [r7, #16]
 800cd12:	f7ff fe4f 	bl	800c9b4 <put_fat>
 800cd16:	4603      	mov	r3, r0
 800cd18:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800cd1a:	7dfb      	ldrb	r3, [r7, #23]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d109      	bne.n	800cd34 <create_chain+0xe2>
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d006      	beq.n	800cd34 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800cd26:	69fa      	ldr	r2, [r7, #28]
 800cd28:	6839      	ldr	r1, [r7, #0]
 800cd2a:	6938      	ldr	r0, [r7, #16]
 800cd2c:	f7ff fe42 	bl	800c9b4 <put_fat>
 800cd30:	4603      	mov	r3, r0
 800cd32:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800cd34:	7dfb      	ldrb	r3, [r7, #23]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d116      	bne.n	800cd68 <create_chain+0x116>
		fs->last_clst = ncl;
 800cd3a:	693b      	ldr	r3, [r7, #16]
 800cd3c:	69fa      	ldr	r2, [r7, #28]
 800cd3e:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800cd40:	693b      	ldr	r3, [r7, #16]
 800cd42:	699a      	ldr	r2, [r3, #24]
 800cd44:	693b      	ldr	r3, [r7, #16]
 800cd46:	69db      	ldr	r3, [r3, #28]
 800cd48:	3b02      	subs	r3, #2
 800cd4a:	429a      	cmp	r2, r3
 800cd4c:	d804      	bhi.n	800cd58 <create_chain+0x106>
 800cd4e:	693b      	ldr	r3, [r7, #16]
 800cd50:	699b      	ldr	r3, [r3, #24]
 800cd52:	1e5a      	subs	r2, r3, #1
 800cd54:	693b      	ldr	r3, [r7, #16]
 800cd56:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800cd58:	693b      	ldr	r3, [r7, #16]
 800cd5a:	791b      	ldrb	r3, [r3, #4]
 800cd5c:	f043 0301 	orr.w	r3, r3, #1
 800cd60:	b2da      	uxtb	r2, r3
 800cd62:	693b      	ldr	r3, [r7, #16]
 800cd64:	711a      	strb	r2, [r3, #4]
 800cd66:	e007      	b.n	800cd78 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800cd68:	7dfb      	ldrb	r3, [r7, #23]
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d102      	bne.n	800cd74 <create_chain+0x122>
 800cd6e:	f04f 33ff 	mov.w	r3, #4294967295
 800cd72:	e000      	b.n	800cd76 <create_chain+0x124>
 800cd74:	2301      	movs	r3, #1
 800cd76:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800cd78:	69fb      	ldr	r3, [r7, #28]
}
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	3720      	adds	r7, #32
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}

0800cd82 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800cd82:	b480      	push	{r7}
 800cd84:	b087      	sub	sp, #28
 800cd86:	af00      	add	r7, sp, #0
 800cd88:	6078      	str	r0, [r7, #4]
 800cd8a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd96:	3304      	adds	r3, #4
 800cd98:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800cd9a:	683b      	ldr	r3, [r7, #0]
 800cd9c:	0a5b      	lsrs	r3, r3, #9
 800cd9e:	68fa      	ldr	r2, [r7, #12]
 800cda0:	8952      	ldrh	r2, [r2, #10]
 800cda2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cda6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cda8:	693b      	ldr	r3, [r7, #16]
 800cdaa:	1d1a      	adds	r2, r3, #4
 800cdac:	613a      	str	r2, [r7, #16]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800cdb2:	68bb      	ldr	r3, [r7, #8]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d101      	bne.n	800cdbc <clmt_clust+0x3a>
 800cdb8:	2300      	movs	r3, #0
 800cdba:	e010      	b.n	800cdde <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800cdbc:	697a      	ldr	r2, [r7, #20]
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	429a      	cmp	r2, r3
 800cdc2:	d307      	bcc.n	800cdd4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800cdc4:	697a      	ldr	r2, [r7, #20]
 800cdc6:	68bb      	ldr	r3, [r7, #8]
 800cdc8:	1ad3      	subs	r3, r2, r3
 800cdca:	617b      	str	r3, [r7, #20]
 800cdcc:	693b      	ldr	r3, [r7, #16]
 800cdce:	3304      	adds	r3, #4
 800cdd0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800cdd2:	e7e9      	b.n	800cda8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800cdd4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800cdd6:	693b      	ldr	r3, [r7, #16]
 800cdd8:	681a      	ldr	r2, [r3, #0]
 800cdda:	697b      	ldr	r3, [r7, #20]
 800cddc:	4413      	add	r3, r2
}
 800cdde:	4618      	mov	r0, r3
 800cde0:	371c      	adds	r7, #28
 800cde2:	46bd      	mov	sp, r7
 800cde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde8:	4770      	bx	lr

0800cdea <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800cdea:	b580      	push	{r7, lr}
 800cdec:	b086      	sub	sp, #24
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	6078      	str	r0, [r7, #4]
 800cdf2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800cdfa:	683b      	ldr	r3, [r7, #0]
 800cdfc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ce00:	d204      	bcs.n	800ce0c <dir_sdi+0x22>
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	f003 031f 	and.w	r3, r3, #31
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d001      	beq.n	800ce10 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ce0c:	2302      	movs	r3, #2
 800ce0e:	e063      	b.n	800ced8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	683a      	ldr	r2, [r7, #0]
 800ce14:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	689b      	ldr	r3, [r3, #8]
 800ce1a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d106      	bne.n	800ce30 <dir_sdi+0x46>
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	781b      	ldrb	r3, [r3, #0]
 800ce26:	2b02      	cmp	r3, #2
 800ce28:	d902      	bls.n	800ce30 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ce2a:	693b      	ldr	r3, [r7, #16]
 800ce2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce2e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ce30:	697b      	ldr	r3, [r7, #20]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d10c      	bne.n	800ce50 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	095b      	lsrs	r3, r3, #5
 800ce3a:	693a      	ldr	r2, [r7, #16]
 800ce3c:	8912      	ldrh	r2, [r2, #8]
 800ce3e:	4293      	cmp	r3, r2
 800ce40:	d301      	bcc.n	800ce46 <dir_sdi+0x5c>
 800ce42:	2302      	movs	r3, #2
 800ce44:	e048      	b.n	800ced8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ce46:	693b      	ldr	r3, [r7, #16]
 800ce48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	61da      	str	r2, [r3, #28]
 800ce4e:	e029      	b.n	800cea4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ce50:	693b      	ldr	r3, [r7, #16]
 800ce52:	895b      	ldrh	r3, [r3, #10]
 800ce54:	025b      	lsls	r3, r3, #9
 800ce56:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ce58:	e019      	b.n	800ce8e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6979      	ldr	r1, [r7, #20]
 800ce5e:	4618      	mov	r0, r3
 800ce60:	f7ff fd01 	bl	800c866 <get_fat>
 800ce64:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ce66:	697b      	ldr	r3, [r7, #20]
 800ce68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce6c:	d101      	bne.n	800ce72 <dir_sdi+0x88>
 800ce6e:	2301      	movs	r3, #1
 800ce70:	e032      	b.n	800ced8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ce72:	697b      	ldr	r3, [r7, #20]
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	d904      	bls.n	800ce82 <dir_sdi+0x98>
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	69db      	ldr	r3, [r3, #28]
 800ce7c:	697a      	ldr	r2, [r7, #20]
 800ce7e:	429a      	cmp	r2, r3
 800ce80:	d301      	bcc.n	800ce86 <dir_sdi+0x9c>
 800ce82:	2302      	movs	r3, #2
 800ce84:	e028      	b.n	800ced8 <dir_sdi+0xee>
			ofs -= csz;
 800ce86:	683a      	ldr	r2, [r7, #0]
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	1ad3      	subs	r3, r2, r3
 800ce8c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ce8e:	683a      	ldr	r2, [r7, #0]
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	429a      	cmp	r2, r3
 800ce94:	d2e1      	bcs.n	800ce5a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ce96:	6979      	ldr	r1, [r7, #20]
 800ce98:	6938      	ldr	r0, [r7, #16]
 800ce9a:	f7ff fcc5 	bl	800c828 <clust2sect>
 800ce9e:	4602      	mov	r2, r0
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	697a      	ldr	r2, [r7, #20]
 800cea8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	69db      	ldr	r3, [r3, #28]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d101      	bne.n	800ceb6 <dir_sdi+0xcc>
 800ceb2:	2302      	movs	r3, #2
 800ceb4:	e010      	b.n	800ced8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	69da      	ldr	r2, [r3, #28]
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	0a5b      	lsrs	r3, r3, #9
 800cebe:	441a      	add	r2, r3
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cec4:	693b      	ldr	r3, [r7, #16]
 800cec6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ced0:	441a      	add	r2, r3
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ced6:	2300      	movs	r3, #0
}
 800ced8:	4618      	mov	r0, r3
 800ceda:	3718      	adds	r7, #24
 800cedc:	46bd      	mov	sp, r7
 800cede:	bd80      	pop	{r7, pc}

0800cee0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b086      	sub	sp, #24
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	6078      	str	r0, [r7, #4]
 800cee8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	695b      	ldr	r3, [r3, #20]
 800cef4:	3320      	adds	r3, #32
 800cef6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	69db      	ldr	r3, [r3, #28]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d003      	beq.n	800cf08 <dir_next+0x28>
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cf06:	d301      	bcc.n	800cf0c <dir_next+0x2c>
 800cf08:	2304      	movs	r3, #4
 800cf0a:	e0aa      	b.n	800d062 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	f040 8098 	bne.w	800d048 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	69db      	ldr	r3, [r3, #28]
 800cf1c:	1c5a      	adds	r2, r3, #1
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	699b      	ldr	r3, [r3, #24]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d10b      	bne.n	800cf42 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cf2a:	68bb      	ldr	r3, [r7, #8]
 800cf2c:	095b      	lsrs	r3, r3, #5
 800cf2e:	68fa      	ldr	r2, [r7, #12]
 800cf30:	8912      	ldrh	r2, [r2, #8]
 800cf32:	4293      	cmp	r3, r2
 800cf34:	f0c0 8088 	bcc.w	800d048 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	61da      	str	r2, [r3, #28]
 800cf3e:	2304      	movs	r3, #4
 800cf40:	e08f      	b.n	800d062 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	0a5b      	lsrs	r3, r3, #9
 800cf46:	68fa      	ldr	r2, [r7, #12]
 800cf48:	8952      	ldrh	r2, [r2, #10]
 800cf4a:	3a01      	subs	r2, #1
 800cf4c:	4013      	ands	r3, r2
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d17a      	bne.n	800d048 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cf52:	687a      	ldr	r2, [r7, #4]
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	699b      	ldr	r3, [r3, #24]
 800cf58:	4619      	mov	r1, r3
 800cf5a:	4610      	mov	r0, r2
 800cf5c:	f7ff fc83 	bl	800c866 <get_fat>
 800cf60:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cf62:	697b      	ldr	r3, [r7, #20]
 800cf64:	2b01      	cmp	r3, #1
 800cf66:	d801      	bhi.n	800cf6c <dir_next+0x8c>
 800cf68:	2302      	movs	r3, #2
 800cf6a:	e07a      	b.n	800d062 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cf6c:	697b      	ldr	r3, [r7, #20]
 800cf6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf72:	d101      	bne.n	800cf78 <dir_next+0x98>
 800cf74:	2301      	movs	r3, #1
 800cf76:	e074      	b.n	800d062 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	69db      	ldr	r3, [r3, #28]
 800cf7c:	697a      	ldr	r2, [r7, #20]
 800cf7e:	429a      	cmp	r2, r3
 800cf80:	d358      	bcc.n	800d034 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d104      	bne.n	800cf92 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	61da      	str	r2, [r3, #28]
 800cf8e:	2304      	movs	r3, #4
 800cf90:	e067      	b.n	800d062 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cf92:	687a      	ldr	r2, [r7, #4]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	699b      	ldr	r3, [r3, #24]
 800cf98:	4619      	mov	r1, r3
 800cf9a:	4610      	mov	r0, r2
 800cf9c:	f7ff fe59 	bl	800cc52 <create_chain>
 800cfa0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cfa2:	697b      	ldr	r3, [r7, #20]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d101      	bne.n	800cfac <dir_next+0xcc>
 800cfa8:	2307      	movs	r3, #7
 800cfaa:	e05a      	b.n	800d062 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cfac:	697b      	ldr	r3, [r7, #20]
 800cfae:	2b01      	cmp	r3, #1
 800cfb0:	d101      	bne.n	800cfb6 <dir_next+0xd6>
 800cfb2:	2302      	movs	r3, #2
 800cfb4:	e055      	b.n	800d062 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cfb6:	697b      	ldr	r3, [r7, #20]
 800cfb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfbc:	d101      	bne.n	800cfc2 <dir_next+0xe2>
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	e04f      	b.n	800d062 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cfc2:	68f8      	ldr	r0, [r7, #12]
 800cfc4:	f7ff fb50 	bl	800c668 <sync_window>
 800cfc8:	4603      	mov	r3, r0
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d001      	beq.n	800cfd2 <dir_next+0xf2>
 800cfce:	2301      	movs	r3, #1
 800cfd0:	e047      	b.n	800d062 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	3338      	adds	r3, #56	@ 0x38
 800cfd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cfda:	2100      	movs	r1, #0
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f7ff f949 	bl	800c274 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	613b      	str	r3, [r7, #16]
 800cfe6:	6979      	ldr	r1, [r7, #20]
 800cfe8:	68f8      	ldr	r0, [r7, #12]
 800cfea:	f7ff fc1d 	bl	800c828 <clust2sect>
 800cfee:	4602      	mov	r2, r0
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	635a      	str	r2, [r3, #52]	@ 0x34
 800cff4:	e012      	b.n	800d01c <dir_next+0x13c>
						fs->wflag = 1;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	2201      	movs	r2, #1
 800cffa:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cffc:	68f8      	ldr	r0, [r7, #12]
 800cffe:	f7ff fb33 	bl	800c668 <sync_window>
 800d002:	4603      	mov	r3, r0
 800d004:	2b00      	cmp	r3, #0
 800d006:	d001      	beq.n	800d00c <dir_next+0x12c>
 800d008:	2301      	movs	r3, #1
 800d00a:	e02a      	b.n	800d062 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d00c:	693b      	ldr	r3, [r7, #16]
 800d00e:	3301      	adds	r3, #1
 800d010:	613b      	str	r3, [r7, #16]
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d016:	1c5a      	adds	r2, r3, #1
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	635a      	str	r2, [r3, #52]	@ 0x34
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	895b      	ldrh	r3, [r3, #10]
 800d020:	461a      	mov	r2, r3
 800d022:	693b      	ldr	r3, [r7, #16]
 800d024:	4293      	cmp	r3, r2
 800d026:	d3e6      	bcc.n	800cff6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	1ad2      	subs	r2, r2, r3
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	697a      	ldr	r2, [r7, #20]
 800d038:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d03a:	6979      	ldr	r1, [r7, #20]
 800d03c:	68f8      	ldr	r0, [r7, #12]
 800d03e:	f7ff fbf3 	bl	800c828 <clust2sect>
 800d042:	4602      	mov	r2, r0
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	68ba      	ldr	r2, [r7, #8]
 800d04c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800d054:	68bb      	ldr	r3, [r7, #8]
 800d056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d05a:	441a      	add	r2, r3
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d060:	2300      	movs	r3, #0
}
 800d062:	4618      	mov	r0, r3
 800d064:	3718      	adds	r7, #24
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}

0800d06a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d06a:	b580      	push	{r7, lr}
 800d06c:	b086      	sub	sp, #24
 800d06e:	af00      	add	r7, sp, #0
 800d070:	6078      	str	r0, [r7, #4]
 800d072:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d07a:	2100      	movs	r1, #0
 800d07c:	6878      	ldr	r0, [r7, #4]
 800d07e:	f7ff feb4 	bl	800cdea <dir_sdi>
 800d082:	4603      	mov	r3, r0
 800d084:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d086:	7dfb      	ldrb	r3, [r7, #23]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d12b      	bne.n	800d0e4 <dir_alloc+0x7a>
		n = 0;
 800d08c:	2300      	movs	r3, #0
 800d08e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	69db      	ldr	r3, [r3, #28]
 800d094:	4619      	mov	r1, r3
 800d096:	68f8      	ldr	r0, [r7, #12]
 800d098:	f7ff fb2a 	bl	800c6f0 <move_window>
 800d09c:	4603      	mov	r3, r0
 800d09e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d0a0:	7dfb      	ldrb	r3, [r7, #23]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d11d      	bne.n	800d0e2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	6a1b      	ldr	r3, [r3, #32]
 800d0aa:	781b      	ldrb	r3, [r3, #0]
 800d0ac:	2be5      	cmp	r3, #229	@ 0xe5
 800d0ae:	d004      	beq.n	800d0ba <dir_alloc+0x50>
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	6a1b      	ldr	r3, [r3, #32]
 800d0b4:	781b      	ldrb	r3, [r3, #0]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d107      	bne.n	800d0ca <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d0ba:	693b      	ldr	r3, [r7, #16]
 800d0bc:	3301      	adds	r3, #1
 800d0be:	613b      	str	r3, [r7, #16]
 800d0c0:	693a      	ldr	r2, [r7, #16]
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	429a      	cmp	r2, r3
 800d0c6:	d102      	bne.n	800d0ce <dir_alloc+0x64>
 800d0c8:	e00c      	b.n	800d0e4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d0ce:	2101      	movs	r1, #1
 800d0d0:	6878      	ldr	r0, [r7, #4]
 800d0d2:	f7ff ff05 	bl	800cee0 <dir_next>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d0da:	7dfb      	ldrb	r3, [r7, #23]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d0d7      	beq.n	800d090 <dir_alloc+0x26>
 800d0e0:	e000      	b.n	800d0e4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d0e2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d0e4:	7dfb      	ldrb	r3, [r7, #23]
 800d0e6:	2b04      	cmp	r3, #4
 800d0e8:	d101      	bne.n	800d0ee <dir_alloc+0x84>
 800d0ea:	2307      	movs	r3, #7
 800d0ec:	75fb      	strb	r3, [r7, #23]
	return res;
 800d0ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	3718      	adds	r7, #24
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	bd80      	pop	{r7, pc}

0800d0f8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b084      	sub	sp, #16
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
 800d100:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	331a      	adds	r3, #26
 800d106:	4618      	mov	r0, r3
 800d108:	f7ff f810 	bl	800c12c <ld_word>
 800d10c:	4603      	mov	r3, r0
 800d10e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	781b      	ldrb	r3, [r3, #0]
 800d114:	2b03      	cmp	r3, #3
 800d116:	d109      	bne.n	800d12c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	3314      	adds	r3, #20
 800d11c:	4618      	mov	r0, r3
 800d11e:	f7ff f805 	bl	800c12c <ld_word>
 800d122:	4603      	mov	r3, r0
 800d124:	041b      	lsls	r3, r3, #16
 800d126:	68fa      	ldr	r2, [r7, #12]
 800d128:	4313      	orrs	r3, r2
 800d12a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d12c:	68fb      	ldr	r3, [r7, #12]
}
 800d12e:	4618      	mov	r0, r3
 800d130:	3710      	adds	r7, #16
 800d132:	46bd      	mov	sp, r7
 800d134:	bd80      	pop	{r7, pc}

0800d136 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d136:	b580      	push	{r7, lr}
 800d138:	b084      	sub	sp, #16
 800d13a:	af00      	add	r7, sp, #0
 800d13c:	60f8      	str	r0, [r7, #12]
 800d13e:	60b9      	str	r1, [r7, #8]
 800d140:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d142:	68bb      	ldr	r3, [r7, #8]
 800d144:	331a      	adds	r3, #26
 800d146:	687a      	ldr	r2, [r7, #4]
 800d148:	b292      	uxth	r2, r2
 800d14a:	4611      	mov	r1, r2
 800d14c:	4618      	mov	r0, r3
 800d14e:	f7ff f829 	bl	800c1a4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	781b      	ldrb	r3, [r3, #0]
 800d156:	2b03      	cmp	r3, #3
 800d158:	d109      	bne.n	800d16e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d15a:	68bb      	ldr	r3, [r7, #8]
 800d15c:	f103 0214 	add.w	r2, r3, #20
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	0c1b      	lsrs	r3, r3, #16
 800d164:	b29b      	uxth	r3, r3
 800d166:	4619      	mov	r1, r3
 800d168:	4610      	mov	r0, r2
 800d16a:	f7ff f81b 	bl	800c1a4 <st_word>
	}
}
 800d16e:	bf00      	nop
 800d170:	3710      	adds	r7, #16
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
	...

0800d178 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800d178:	b590      	push	{r4, r7, lr}
 800d17a:	b087      	sub	sp, #28
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
 800d180:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	331a      	adds	r3, #26
 800d186:	4618      	mov	r0, r3
 800d188:	f7fe ffd0 	bl	800c12c <ld_word>
 800d18c:	4603      	mov	r3, r0
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d001      	beq.n	800d196 <cmp_lfn+0x1e>
 800d192:	2300      	movs	r3, #0
 800d194:	e059      	b.n	800d24a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	781b      	ldrb	r3, [r3, #0]
 800d19a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d19e:	1e5a      	subs	r2, r3, #1
 800d1a0:	4613      	mov	r3, r2
 800d1a2:	005b      	lsls	r3, r3, #1
 800d1a4:	4413      	add	r3, r2
 800d1a6:	009b      	lsls	r3, r3, #2
 800d1a8:	4413      	add	r3, r2
 800d1aa:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d1ac:	2301      	movs	r3, #1
 800d1ae:	81fb      	strh	r3, [r7, #14]
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	613b      	str	r3, [r7, #16]
 800d1b4:	e033      	b.n	800d21e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d1b6:	4a27      	ldr	r2, [pc, #156]	@ (800d254 <cmp_lfn+0xdc>)
 800d1b8:	693b      	ldr	r3, [r7, #16]
 800d1ba:	4413      	add	r3, r2
 800d1bc:	781b      	ldrb	r3, [r3, #0]
 800d1be:	461a      	mov	r2, r3
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	4413      	add	r3, r2
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7fe ffb1 	bl	800c12c <ld_word>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d1ce:	89fb      	ldrh	r3, [r7, #14]
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d01a      	beq.n	800d20a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800d1d4:	697b      	ldr	r3, [r7, #20]
 800d1d6:	2bfe      	cmp	r3, #254	@ 0xfe
 800d1d8:	d812      	bhi.n	800d200 <cmp_lfn+0x88>
 800d1da:	89bb      	ldrh	r3, [r7, #12]
 800d1dc:	4618      	mov	r0, r3
 800d1de:	f002 f99b 	bl	800f518 <ff_wtoupper>
 800d1e2:	4603      	mov	r3, r0
 800d1e4:	461c      	mov	r4, r3
 800d1e6:	697b      	ldr	r3, [r7, #20]
 800d1e8:	1c5a      	adds	r2, r3, #1
 800d1ea:	617a      	str	r2, [r7, #20]
 800d1ec:	005b      	lsls	r3, r3, #1
 800d1ee:	687a      	ldr	r2, [r7, #4]
 800d1f0:	4413      	add	r3, r2
 800d1f2:	881b      	ldrh	r3, [r3, #0]
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f002 f98f 	bl	800f518 <ff_wtoupper>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	429c      	cmp	r4, r3
 800d1fe:	d001      	beq.n	800d204 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800d200:	2300      	movs	r3, #0
 800d202:	e022      	b.n	800d24a <cmp_lfn+0xd2>
			}
			wc = uc;
 800d204:	89bb      	ldrh	r3, [r7, #12]
 800d206:	81fb      	strh	r3, [r7, #14]
 800d208:	e006      	b.n	800d218 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d20a:	89bb      	ldrh	r3, [r7, #12]
 800d20c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d210:	4293      	cmp	r3, r2
 800d212:	d001      	beq.n	800d218 <cmp_lfn+0xa0>
 800d214:	2300      	movs	r3, #0
 800d216:	e018      	b.n	800d24a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d218:	693b      	ldr	r3, [r7, #16]
 800d21a:	3301      	adds	r3, #1
 800d21c:	613b      	str	r3, [r7, #16]
 800d21e:	693b      	ldr	r3, [r7, #16]
 800d220:	2b0c      	cmp	r3, #12
 800d222:	d9c8      	bls.n	800d1b6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	781b      	ldrb	r3, [r3, #0]
 800d228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d00b      	beq.n	800d248 <cmp_lfn+0xd0>
 800d230:	89fb      	ldrh	r3, [r7, #14]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d008      	beq.n	800d248 <cmp_lfn+0xd0>
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	005b      	lsls	r3, r3, #1
 800d23a:	687a      	ldr	r2, [r7, #4]
 800d23c:	4413      	add	r3, r2
 800d23e:	881b      	ldrh	r3, [r3, #0]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d001      	beq.n	800d248 <cmp_lfn+0xd0>
 800d244:	2300      	movs	r3, #0
 800d246:	e000      	b.n	800d24a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800d248:	2301      	movs	r3, #1
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	371c      	adds	r7, #28
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd90      	pop	{r4, r7, pc}
 800d252:	bf00      	nop
 800d254:	08023354 	.word	0x08023354

0800d258 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800d258:	b580      	push	{r7, lr}
 800d25a:	b086      	sub	sp, #24
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
 800d260:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	331a      	adds	r3, #26
 800d266:	4618      	mov	r0, r3
 800d268:	f7fe ff60 	bl	800c12c <ld_word>
 800d26c:	4603      	mov	r3, r0
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d001      	beq.n	800d276 <pick_lfn+0x1e>
 800d272:	2300      	movs	r3, #0
 800d274:	e04d      	b.n	800d312 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800d276:	683b      	ldr	r3, [r7, #0]
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d27e:	1e5a      	subs	r2, r3, #1
 800d280:	4613      	mov	r3, r2
 800d282:	005b      	lsls	r3, r3, #1
 800d284:	4413      	add	r3, r2
 800d286:	009b      	lsls	r3, r3, #2
 800d288:	4413      	add	r3, r2
 800d28a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d28c:	2301      	movs	r3, #1
 800d28e:	81fb      	strh	r3, [r7, #14]
 800d290:	2300      	movs	r3, #0
 800d292:	613b      	str	r3, [r7, #16]
 800d294:	e028      	b.n	800d2e8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800d296:	4a21      	ldr	r2, [pc, #132]	@ (800d31c <pick_lfn+0xc4>)
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	4413      	add	r3, r2
 800d29c:	781b      	ldrb	r3, [r3, #0]
 800d29e:	461a      	mov	r2, r3
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	4413      	add	r3, r2
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f7fe ff41 	bl	800c12c <ld_word>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800d2ae:	89fb      	ldrh	r3, [r7, #14]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d00f      	beq.n	800d2d4 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800d2b4:	697b      	ldr	r3, [r7, #20]
 800d2b6:	2bfe      	cmp	r3, #254	@ 0xfe
 800d2b8:	d901      	bls.n	800d2be <pick_lfn+0x66>
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	e029      	b.n	800d312 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800d2be:	89bb      	ldrh	r3, [r7, #12]
 800d2c0:	81fb      	strh	r3, [r7, #14]
 800d2c2:	697b      	ldr	r3, [r7, #20]
 800d2c4:	1c5a      	adds	r2, r3, #1
 800d2c6:	617a      	str	r2, [r7, #20]
 800d2c8:	005b      	lsls	r3, r3, #1
 800d2ca:	687a      	ldr	r2, [r7, #4]
 800d2cc:	4413      	add	r3, r2
 800d2ce:	89fa      	ldrh	r2, [r7, #14]
 800d2d0:	801a      	strh	r2, [r3, #0]
 800d2d2:	e006      	b.n	800d2e2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800d2d4:	89bb      	ldrh	r3, [r7, #12]
 800d2d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d2da:	4293      	cmp	r3, r2
 800d2dc:	d001      	beq.n	800d2e2 <pick_lfn+0x8a>
 800d2de:	2300      	movs	r3, #0
 800d2e0:	e017      	b.n	800d312 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800d2e2:	693b      	ldr	r3, [r7, #16]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	613b      	str	r3, [r7, #16]
 800d2e8:	693b      	ldr	r3, [r7, #16]
 800d2ea:	2b0c      	cmp	r3, #12
 800d2ec:	d9d3      	bls.n	800d296 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800d2ee:	683b      	ldr	r3, [r7, #0]
 800d2f0:	781b      	ldrb	r3, [r3, #0]
 800d2f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d00a      	beq.n	800d310 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	2bfe      	cmp	r3, #254	@ 0xfe
 800d2fe:	d901      	bls.n	800d304 <pick_lfn+0xac>
 800d300:	2300      	movs	r3, #0
 800d302:	e006      	b.n	800d312 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800d304:	697b      	ldr	r3, [r7, #20]
 800d306:	005b      	lsls	r3, r3, #1
 800d308:	687a      	ldr	r2, [r7, #4]
 800d30a:	4413      	add	r3, r2
 800d30c:	2200      	movs	r2, #0
 800d30e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800d310:	2301      	movs	r3, #1
}
 800d312:	4618      	mov	r0, r3
 800d314:	3718      	adds	r7, #24
 800d316:	46bd      	mov	sp, r7
 800d318:	bd80      	pop	{r7, pc}
 800d31a:	bf00      	nop
 800d31c:	08023354 	.word	0x08023354

0800d320 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b088      	sub	sp, #32
 800d324:	af00      	add	r7, sp, #0
 800d326:	60f8      	str	r0, [r7, #12]
 800d328:	60b9      	str	r1, [r7, #8]
 800d32a:	4611      	mov	r1, r2
 800d32c:	461a      	mov	r2, r3
 800d32e:	460b      	mov	r3, r1
 800d330:	71fb      	strb	r3, [r7, #7]
 800d332:	4613      	mov	r3, r2
 800d334:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800d336:	68bb      	ldr	r3, [r7, #8]
 800d338:	330d      	adds	r3, #13
 800d33a:	79ba      	ldrb	r2, [r7, #6]
 800d33c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	330b      	adds	r3, #11
 800d342:	220f      	movs	r2, #15
 800d344:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800d346:	68bb      	ldr	r3, [r7, #8]
 800d348:	330c      	adds	r3, #12
 800d34a:	2200      	movs	r2, #0
 800d34c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	331a      	adds	r3, #26
 800d352:	2100      	movs	r1, #0
 800d354:	4618      	mov	r0, r3
 800d356:	f7fe ff25 	bl	800c1a4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800d35a:	79fb      	ldrb	r3, [r7, #7]
 800d35c:	1e5a      	subs	r2, r3, #1
 800d35e:	4613      	mov	r3, r2
 800d360:	005b      	lsls	r3, r3, #1
 800d362:	4413      	add	r3, r2
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	4413      	add	r3, r2
 800d368:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800d36a:	2300      	movs	r3, #0
 800d36c:	82fb      	strh	r3, [r7, #22]
 800d36e:	2300      	movs	r3, #0
 800d370:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800d372:	8afb      	ldrh	r3, [r7, #22]
 800d374:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d378:	4293      	cmp	r3, r2
 800d37a:	d007      	beq.n	800d38c <put_lfn+0x6c>
 800d37c:	69fb      	ldr	r3, [r7, #28]
 800d37e:	1c5a      	adds	r2, r3, #1
 800d380:	61fa      	str	r2, [r7, #28]
 800d382:	005b      	lsls	r3, r3, #1
 800d384:	68fa      	ldr	r2, [r7, #12]
 800d386:	4413      	add	r3, r2
 800d388:	881b      	ldrh	r3, [r3, #0]
 800d38a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800d38c:	4a17      	ldr	r2, [pc, #92]	@ (800d3ec <put_lfn+0xcc>)
 800d38e:	69bb      	ldr	r3, [r7, #24]
 800d390:	4413      	add	r3, r2
 800d392:	781b      	ldrb	r3, [r3, #0]
 800d394:	461a      	mov	r2, r3
 800d396:	68bb      	ldr	r3, [r7, #8]
 800d398:	4413      	add	r3, r2
 800d39a:	8afa      	ldrh	r2, [r7, #22]
 800d39c:	4611      	mov	r1, r2
 800d39e:	4618      	mov	r0, r3
 800d3a0:	f7fe ff00 	bl	800c1a4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800d3a4:	8afb      	ldrh	r3, [r7, #22]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d102      	bne.n	800d3b0 <put_lfn+0x90>
 800d3aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d3ae:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800d3b0:	69bb      	ldr	r3, [r7, #24]
 800d3b2:	3301      	adds	r3, #1
 800d3b4:	61bb      	str	r3, [r7, #24]
 800d3b6:	69bb      	ldr	r3, [r7, #24]
 800d3b8:	2b0c      	cmp	r3, #12
 800d3ba:	d9da      	bls.n	800d372 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800d3bc:	8afb      	ldrh	r3, [r7, #22]
 800d3be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d006      	beq.n	800d3d4 <put_lfn+0xb4>
 800d3c6:	69fb      	ldr	r3, [r7, #28]
 800d3c8:	005b      	lsls	r3, r3, #1
 800d3ca:	68fa      	ldr	r2, [r7, #12]
 800d3cc:	4413      	add	r3, r2
 800d3ce:	881b      	ldrh	r3, [r3, #0]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d103      	bne.n	800d3dc <put_lfn+0xbc>
 800d3d4:	79fb      	ldrb	r3, [r7, #7]
 800d3d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3da:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	79fa      	ldrb	r2, [r7, #7]
 800d3e0:	701a      	strb	r2, [r3, #0]
}
 800d3e2:	bf00      	nop
 800d3e4:	3720      	adds	r7, #32
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}
 800d3ea:	bf00      	nop
 800d3ec:	08023354 	.word	0x08023354

0800d3f0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b08c      	sub	sp, #48	@ 0x30
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	60f8      	str	r0, [r7, #12]
 800d3f8:	60b9      	str	r1, [r7, #8]
 800d3fa:	607a      	str	r2, [r7, #4]
 800d3fc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800d3fe:	220b      	movs	r2, #11
 800d400:	68b9      	ldr	r1, [r7, #8]
 800d402:	68f8      	ldr	r0, [r7, #12]
 800d404:	f7fe ff15 	bl	800c232 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	2b05      	cmp	r3, #5
 800d40c:	d92b      	bls.n	800d466 <gen_numname+0x76>
		sr = seq;
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800d412:	e022      	b.n	800d45a <gen_numname+0x6a>
			wc = *lfn++;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	1c9a      	adds	r2, r3, #2
 800d418:	607a      	str	r2, [r7, #4]
 800d41a:	881b      	ldrh	r3, [r3, #0]
 800d41c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800d41e:	2300      	movs	r3, #0
 800d420:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d422:	e017      	b.n	800d454 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800d424:	69fb      	ldr	r3, [r7, #28]
 800d426:	005a      	lsls	r2, r3, #1
 800d428:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d42a:	f003 0301 	and.w	r3, r3, #1
 800d42e:	4413      	add	r3, r2
 800d430:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800d432:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d434:	085b      	lsrs	r3, r3, #1
 800d436:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800d438:	69fb      	ldr	r3, [r7, #28]
 800d43a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d005      	beq.n	800d44e <gen_numname+0x5e>
 800d442:	69fb      	ldr	r3, [r7, #28]
 800d444:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800d448:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800d44c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800d44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d450:	3301      	adds	r3, #1
 800d452:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d456:	2b0f      	cmp	r3, #15
 800d458:	d9e4      	bls.n	800d424 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	881b      	ldrh	r3, [r3, #0]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d1d8      	bne.n	800d414 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800d462:	69fb      	ldr	r3, [r7, #28]
 800d464:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800d466:	2307      	movs	r3, #7
 800d468:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	b2db      	uxtb	r3, r3
 800d46e:	f003 030f 	and.w	r3, r3, #15
 800d472:	b2db      	uxtb	r3, r3
 800d474:	3330      	adds	r3, #48	@ 0x30
 800d476:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800d47a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d47e:	2b39      	cmp	r3, #57	@ 0x39
 800d480:	d904      	bls.n	800d48c <gen_numname+0x9c>
 800d482:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d486:	3307      	adds	r3, #7
 800d488:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800d48c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d48e:	1e5a      	subs	r2, r3, #1
 800d490:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d492:	3330      	adds	r3, #48	@ 0x30
 800d494:	443b      	add	r3, r7
 800d496:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d49a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800d49e:	683b      	ldr	r3, [r7, #0]
 800d4a0:	091b      	lsrs	r3, r3, #4
 800d4a2:	603b      	str	r3, [r7, #0]
	} while (seq);
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d1df      	bne.n	800d46a <gen_numname+0x7a>
	ns[i] = '~';
 800d4aa:	f107 0214 	add.w	r2, r7, #20
 800d4ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4b0:	4413      	add	r3, r2
 800d4b2:	227e      	movs	r2, #126	@ 0x7e
 800d4b4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4ba:	e002      	b.n	800d4c2 <gen_numname+0xd2>
 800d4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4be:	3301      	adds	r3, #1
 800d4c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d4c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4c6:	429a      	cmp	r2, r3
 800d4c8:	d205      	bcs.n	800d4d6 <gen_numname+0xe6>
 800d4ca:	68fa      	ldr	r2, [r7, #12]
 800d4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4ce:	4413      	add	r3, r2
 800d4d0:	781b      	ldrb	r3, [r3, #0]
 800d4d2:	2b20      	cmp	r3, #32
 800d4d4:	d1f2      	bne.n	800d4bc <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800d4d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4d8:	2b07      	cmp	r3, #7
 800d4da:	d807      	bhi.n	800d4ec <gen_numname+0xfc>
 800d4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4de:	1c5a      	adds	r2, r3, #1
 800d4e0:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d4e2:	3330      	adds	r3, #48	@ 0x30
 800d4e4:	443b      	add	r3, r7
 800d4e6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800d4ea:	e000      	b.n	800d4ee <gen_numname+0xfe>
 800d4ec:	2120      	movs	r1, #32
 800d4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4f0:	1c5a      	adds	r2, r3, #1
 800d4f2:	627a      	str	r2, [r7, #36]	@ 0x24
 800d4f4:	68fa      	ldr	r2, [r7, #12]
 800d4f6:	4413      	add	r3, r2
 800d4f8:	460a      	mov	r2, r1
 800d4fa:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800d4fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4fe:	2b07      	cmp	r3, #7
 800d500:	d9e9      	bls.n	800d4d6 <gen_numname+0xe6>
}
 800d502:	bf00      	nop
 800d504:	bf00      	nop
 800d506:	3730      	adds	r7, #48	@ 0x30
 800d508:	46bd      	mov	sp, r7
 800d50a:	bd80      	pop	{r7, pc}

0800d50c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b085      	sub	sp, #20
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d514:	2300      	movs	r3, #0
 800d516:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d518:	230b      	movs	r3, #11
 800d51a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d51c:	7bfb      	ldrb	r3, [r7, #15]
 800d51e:	b2da      	uxtb	r2, r3
 800d520:	0852      	lsrs	r2, r2, #1
 800d522:	01db      	lsls	r3, r3, #7
 800d524:	4313      	orrs	r3, r2
 800d526:	b2da      	uxtb	r2, r3
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	1c59      	adds	r1, r3, #1
 800d52c:	6079      	str	r1, [r7, #4]
 800d52e:	781b      	ldrb	r3, [r3, #0]
 800d530:	4413      	add	r3, r2
 800d532:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	3b01      	subs	r3, #1
 800d538:	60bb      	str	r3, [r7, #8]
 800d53a:	68bb      	ldr	r3, [r7, #8]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d1ed      	bne.n	800d51c <sum_sfn+0x10>
	return sum;
 800d540:	7bfb      	ldrb	r3, [r7, #15]
}
 800d542:	4618      	mov	r0, r3
 800d544:	3714      	adds	r7, #20
 800d546:	46bd      	mov	sp, r7
 800d548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d54c:	4770      	bx	lr

0800d54e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800d54e:	b580      	push	{r7, lr}
 800d550:	b086      	sub	sp, #24
 800d552:	af00      	add	r7, sp, #0
 800d554:	6078      	str	r0, [r7, #4]
 800d556:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800d558:	2304      	movs	r3, #4
 800d55a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800d562:	23ff      	movs	r3, #255	@ 0xff
 800d564:	757b      	strb	r3, [r7, #21]
 800d566:	23ff      	movs	r3, #255	@ 0xff
 800d568:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800d56a:	e081      	b.n	800d670 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	69db      	ldr	r3, [r3, #28]
 800d570:	4619      	mov	r1, r3
 800d572:	6938      	ldr	r0, [r7, #16]
 800d574:	f7ff f8bc 	bl	800c6f0 <move_window>
 800d578:	4603      	mov	r3, r0
 800d57a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d57c:	7dfb      	ldrb	r3, [r7, #23]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d17c      	bne.n	800d67c <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	6a1b      	ldr	r3, [r3, #32]
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800d58a:	7dbb      	ldrb	r3, [r7, #22]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d102      	bne.n	800d596 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800d590:	2304      	movs	r3, #4
 800d592:	75fb      	strb	r3, [r7, #23]
 800d594:	e077      	b.n	800d686 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6a1b      	ldr	r3, [r3, #32]
 800d59a:	330b      	adds	r3, #11
 800d59c:	781b      	ldrb	r3, [r3, #0]
 800d59e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d5a2:	73fb      	strb	r3, [r7, #15]
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	7bfa      	ldrb	r2, [r7, #15]
 800d5a8:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800d5aa:	7dbb      	ldrb	r3, [r7, #22]
 800d5ac:	2be5      	cmp	r3, #229	@ 0xe5
 800d5ae:	d00e      	beq.n	800d5ce <dir_read+0x80>
 800d5b0:	7dbb      	ldrb	r3, [r7, #22]
 800d5b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d5b4:	d00b      	beq.n	800d5ce <dir_read+0x80>
 800d5b6:	7bfb      	ldrb	r3, [r7, #15]
 800d5b8:	f023 0320 	bic.w	r3, r3, #32
 800d5bc:	2b08      	cmp	r3, #8
 800d5be:	bf0c      	ite	eq
 800d5c0:	2301      	moveq	r3, #1
 800d5c2:	2300      	movne	r3, #0
 800d5c4:	b2db      	uxtb	r3, r3
 800d5c6:	461a      	mov	r2, r3
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	d002      	beq.n	800d5d4 <dir_read+0x86>
				ord = 0xFF;
 800d5ce:	23ff      	movs	r3, #255	@ 0xff
 800d5d0:	757b      	strb	r3, [r7, #21]
 800d5d2:	e044      	b.n	800d65e <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800d5d4:	7bfb      	ldrb	r3, [r7, #15]
 800d5d6:	2b0f      	cmp	r3, #15
 800d5d8:	d12f      	bne.n	800d63a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800d5da:	7dbb      	ldrb	r3, [r7, #22]
 800d5dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d00d      	beq.n	800d600 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	6a1b      	ldr	r3, [r3, #32]
 800d5e8:	7b5b      	ldrb	r3, [r3, #13]
 800d5ea:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800d5ec:	7dbb      	ldrb	r3, [r7, #22]
 800d5ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d5f2:	75bb      	strb	r3, [r7, #22]
 800d5f4:	7dbb      	ldrb	r3, [r7, #22]
 800d5f6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	695a      	ldr	r2, [r3, #20]
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d600:	7dba      	ldrb	r2, [r7, #22]
 800d602:	7d7b      	ldrb	r3, [r7, #21]
 800d604:	429a      	cmp	r2, r3
 800d606:	d115      	bne.n	800d634 <dir_read+0xe6>
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	6a1b      	ldr	r3, [r3, #32]
 800d60c:	330d      	adds	r3, #13
 800d60e:	781b      	ldrb	r3, [r3, #0]
 800d610:	7d3a      	ldrb	r2, [r7, #20]
 800d612:	429a      	cmp	r2, r3
 800d614:	d10e      	bne.n	800d634 <dir_read+0xe6>
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	68da      	ldr	r2, [r3, #12]
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6a1b      	ldr	r3, [r3, #32]
 800d61e:	4619      	mov	r1, r3
 800d620:	4610      	mov	r0, r2
 800d622:	f7ff fe19 	bl	800d258 <pick_lfn>
 800d626:	4603      	mov	r3, r0
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d003      	beq.n	800d634 <dir_read+0xe6>
 800d62c:	7d7b      	ldrb	r3, [r7, #21]
 800d62e:	3b01      	subs	r3, #1
 800d630:	b2db      	uxtb	r3, r3
 800d632:	e000      	b.n	800d636 <dir_read+0xe8>
 800d634:	23ff      	movs	r3, #255	@ 0xff
 800d636:	757b      	strb	r3, [r7, #21]
 800d638:	e011      	b.n	800d65e <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800d63a:	7d7b      	ldrb	r3, [r7, #21]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d109      	bne.n	800d654 <dir_read+0x106>
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	6a1b      	ldr	r3, [r3, #32]
 800d644:	4618      	mov	r0, r3
 800d646:	f7ff ff61 	bl	800d50c <sum_sfn>
 800d64a:	4603      	mov	r3, r0
 800d64c:	461a      	mov	r2, r3
 800d64e:	7d3b      	ldrb	r3, [r7, #20]
 800d650:	4293      	cmp	r3, r2
 800d652:	d015      	beq.n	800d680 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	f04f 32ff 	mov.w	r2, #4294967295
 800d65a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					break;
 800d65c:	e010      	b.n	800d680 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800d65e:	2100      	movs	r1, #0
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f7ff fc3d 	bl	800cee0 <dir_next>
 800d666:	4603      	mov	r3, r0
 800d668:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d66a:	7dfb      	ldrb	r3, [r7, #23]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d109      	bne.n	800d684 <dir_read+0x136>
	while (dp->sect) {
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	69db      	ldr	r3, [r3, #28]
 800d674:	2b00      	cmp	r3, #0
 800d676:	f47f af79 	bne.w	800d56c <dir_read+0x1e>
 800d67a:	e004      	b.n	800d686 <dir_read+0x138>
		if (res != FR_OK) break;
 800d67c:	bf00      	nop
 800d67e:	e002      	b.n	800d686 <dir_read+0x138>
					break;
 800d680:	bf00      	nop
 800d682:	e000      	b.n	800d686 <dir_read+0x138>
		if (res != FR_OK) break;
 800d684:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800d686:	7dfb      	ldrb	r3, [r7, #23]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d002      	beq.n	800d692 <dir_read+0x144>
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	2200      	movs	r2, #0
 800d690:	61da      	str	r2, [r3, #28]
	return res;
 800d692:	7dfb      	ldrb	r3, [r7, #23]
}
 800d694:	4618      	mov	r0, r3
 800d696:	3718      	adds	r7, #24
 800d698:	46bd      	mov	sp, r7
 800d69a:	bd80      	pop	{r7, pc}

0800d69c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b086      	sub	sp, #24
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d6aa:	2100      	movs	r1, #0
 800d6ac:	6878      	ldr	r0, [r7, #4]
 800d6ae:	f7ff fb9c 	bl	800cdea <dir_sdi>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d6b6:	7dfb      	ldrb	r3, [r7, #23]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d001      	beq.n	800d6c0 <dir_find+0x24>
 800d6bc:	7dfb      	ldrb	r3, [r7, #23]
 800d6be:	e0a9      	b.n	800d814 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d6c0:	23ff      	movs	r3, #255	@ 0xff
 800d6c2:	753b      	strb	r3, [r7, #20]
 800d6c4:	7d3b      	ldrb	r3, [r7, #20]
 800d6c6:	757b      	strb	r3, [r7, #21]
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	f04f 32ff 	mov.w	r2, #4294967295
 800d6ce:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	69db      	ldr	r3, [r3, #28]
 800d6d4:	4619      	mov	r1, r3
 800d6d6:	6938      	ldr	r0, [r7, #16]
 800d6d8:	f7ff f80a 	bl	800c6f0 <move_window>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d6e0:	7dfb      	ldrb	r3, [r7, #23]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	f040 8090 	bne.w	800d808 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	6a1b      	ldr	r3, [r3, #32]
 800d6ec:	781b      	ldrb	r3, [r3, #0]
 800d6ee:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d6f0:	7dbb      	ldrb	r3, [r7, #22]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d102      	bne.n	800d6fc <dir_find+0x60>
 800d6f6:	2304      	movs	r3, #4
 800d6f8:	75fb      	strb	r3, [r7, #23]
 800d6fa:	e08a      	b.n	800d812 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	6a1b      	ldr	r3, [r3, #32]
 800d700:	330b      	adds	r3, #11
 800d702:	781b      	ldrb	r3, [r3, #0]
 800d704:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d708:	73fb      	strb	r3, [r7, #15]
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	7bfa      	ldrb	r2, [r7, #15]
 800d70e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d710:	7dbb      	ldrb	r3, [r7, #22]
 800d712:	2be5      	cmp	r3, #229	@ 0xe5
 800d714:	d007      	beq.n	800d726 <dir_find+0x8a>
 800d716:	7bfb      	ldrb	r3, [r7, #15]
 800d718:	f003 0308 	and.w	r3, r3, #8
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d009      	beq.n	800d734 <dir_find+0x98>
 800d720:	7bfb      	ldrb	r3, [r7, #15]
 800d722:	2b0f      	cmp	r3, #15
 800d724:	d006      	beq.n	800d734 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d726:	23ff      	movs	r3, #255	@ 0xff
 800d728:	757b      	strb	r3, [r7, #21]
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f04f 32ff 	mov.w	r2, #4294967295
 800d730:	631a      	str	r2, [r3, #48]	@ 0x30
 800d732:	e05e      	b.n	800d7f2 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d734:	7bfb      	ldrb	r3, [r7, #15]
 800d736:	2b0f      	cmp	r3, #15
 800d738:	d136      	bne.n	800d7a8 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d744:	2b00      	cmp	r3, #0
 800d746:	d154      	bne.n	800d7f2 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d748:	7dbb      	ldrb	r3, [r7, #22]
 800d74a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d00d      	beq.n	800d76e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6a1b      	ldr	r3, [r3, #32]
 800d756:	7b5b      	ldrb	r3, [r3, #13]
 800d758:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d75a:	7dbb      	ldrb	r3, [r7, #22]
 800d75c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d760:	75bb      	strb	r3, [r7, #22]
 800d762:	7dbb      	ldrb	r3, [r7, #22]
 800d764:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	695a      	ldr	r2, [r3, #20]
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d76e:	7dba      	ldrb	r2, [r7, #22]
 800d770:	7d7b      	ldrb	r3, [r7, #21]
 800d772:	429a      	cmp	r2, r3
 800d774:	d115      	bne.n	800d7a2 <dir_find+0x106>
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6a1b      	ldr	r3, [r3, #32]
 800d77a:	330d      	adds	r3, #13
 800d77c:	781b      	ldrb	r3, [r3, #0]
 800d77e:	7d3a      	ldrb	r2, [r7, #20]
 800d780:	429a      	cmp	r2, r3
 800d782:	d10e      	bne.n	800d7a2 <dir_find+0x106>
 800d784:	693b      	ldr	r3, [r7, #16]
 800d786:	68da      	ldr	r2, [r3, #12]
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	6a1b      	ldr	r3, [r3, #32]
 800d78c:	4619      	mov	r1, r3
 800d78e:	4610      	mov	r0, r2
 800d790:	f7ff fcf2 	bl	800d178 <cmp_lfn>
 800d794:	4603      	mov	r3, r0
 800d796:	2b00      	cmp	r3, #0
 800d798:	d003      	beq.n	800d7a2 <dir_find+0x106>
 800d79a:	7d7b      	ldrb	r3, [r7, #21]
 800d79c:	3b01      	subs	r3, #1
 800d79e:	b2db      	uxtb	r3, r3
 800d7a0:	e000      	b.n	800d7a4 <dir_find+0x108>
 800d7a2:	23ff      	movs	r3, #255	@ 0xff
 800d7a4:	757b      	strb	r3, [r7, #21]
 800d7a6:	e024      	b.n	800d7f2 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d7a8:	7d7b      	ldrb	r3, [r7, #21]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d109      	bne.n	800d7c2 <dir_find+0x126>
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6a1b      	ldr	r3, [r3, #32]
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	f7ff feaa 	bl	800d50c <sum_sfn>
 800d7b8:	4603      	mov	r3, r0
 800d7ba:	461a      	mov	r2, r3
 800d7bc:	7d3b      	ldrb	r3, [r7, #20]
 800d7be:	4293      	cmp	r3, r2
 800d7c0:	d024      	beq.n	800d80c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d7c8:	f003 0301 	and.w	r3, r3, #1
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d10a      	bne.n	800d7e6 <dir_find+0x14a>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	6a18      	ldr	r0, [r3, #32]
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	3324      	adds	r3, #36	@ 0x24
 800d7d8:	220b      	movs	r2, #11
 800d7da:	4619      	mov	r1, r3
 800d7dc:	f7fe fd65 	bl	800c2aa <mem_cmp>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d014      	beq.n	800d810 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d7e6:	23ff      	movs	r3, #255	@ 0xff
 800d7e8:	757b      	strb	r3, [r7, #21]
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	f04f 32ff 	mov.w	r2, #4294967295
 800d7f0:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d7f2:	2100      	movs	r1, #0
 800d7f4:	6878      	ldr	r0, [r7, #4]
 800d7f6:	f7ff fb73 	bl	800cee0 <dir_next>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d7fe:	7dfb      	ldrb	r3, [r7, #23]
 800d800:	2b00      	cmp	r3, #0
 800d802:	f43f af65 	beq.w	800d6d0 <dir_find+0x34>
 800d806:	e004      	b.n	800d812 <dir_find+0x176>
		if (res != FR_OK) break;
 800d808:	bf00      	nop
 800d80a:	e002      	b.n	800d812 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d80c:	bf00      	nop
 800d80e:	e000      	b.n	800d812 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d810:	bf00      	nop

	return res;
 800d812:	7dfb      	ldrb	r3, [r7, #23]
}
 800d814:	4618      	mov	r0, r3
 800d816:	3718      	adds	r7, #24
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b08c      	sub	sp, #48	@ 0x30
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800d830:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800d834:	2b00      	cmp	r3, #0
 800d836:	d001      	beq.n	800d83c <dir_register+0x20>
 800d838:	2306      	movs	r3, #6
 800d83a:	e0e0      	b.n	800d9fe <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d83c:	2300      	movs	r3, #0
 800d83e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d840:	e002      	b.n	800d848 <dir_register+0x2c>
 800d842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d844:	3301      	adds	r3, #1
 800d846:	627b      	str	r3, [r7, #36]	@ 0x24
 800d848:	69fb      	ldr	r3, [r7, #28]
 800d84a:	68da      	ldr	r2, [r3, #12]
 800d84c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d84e:	005b      	lsls	r3, r3, #1
 800d850:	4413      	add	r3, r2
 800d852:	881b      	ldrh	r3, [r3, #0]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d1f4      	bne.n	800d842 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800d85e:	f107 030c 	add.w	r3, r7, #12
 800d862:	220c      	movs	r2, #12
 800d864:	4618      	mov	r0, r3
 800d866:	f7fe fce4 	bl	800c232 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d86a:	7dfb      	ldrb	r3, [r7, #23]
 800d86c:	f003 0301 	and.w	r3, r3, #1
 800d870:	2b00      	cmp	r3, #0
 800d872:	d032      	beq.n	800d8da <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	2240      	movs	r2, #64	@ 0x40
 800d878:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800d87c:	2301      	movs	r3, #1
 800d87e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d880:	e016      	b.n	800d8b0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800d888:	69fb      	ldr	r3, [r7, #28]
 800d88a:	68da      	ldr	r2, [r3, #12]
 800d88c:	f107 010c 	add.w	r1, r7, #12
 800d890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d892:	f7ff fdad 	bl	800d3f0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f7ff ff00 	bl	800d69c <dir_find>
 800d89c:	4603      	mov	r3, r0
 800d89e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800d8a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d106      	bne.n	800d8b8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d8aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ac:	3301      	adds	r3, #1
 800d8ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8b2:	2b63      	cmp	r3, #99	@ 0x63
 800d8b4:	d9e5      	bls.n	800d882 <dir_register+0x66>
 800d8b6:	e000      	b.n	800d8ba <dir_register+0x9e>
			if (res != FR_OK) break;
 800d8b8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8bc:	2b64      	cmp	r3, #100	@ 0x64
 800d8be:	d101      	bne.n	800d8c4 <dir_register+0xa8>
 800d8c0:	2307      	movs	r3, #7
 800d8c2:	e09c      	b.n	800d9fe <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d8c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d8c8:	2b04      	cmp	r3, #4
 800d8ca:	d002      	beq.n	800d8d2 <dir_register+0xb6>
 800d8cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d8d0:	e095      	b.n	800d9fe <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d8d2:	7dfa      	ldrb	r2, [r7, #23]
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d8da:	7dfb      	ldrb	r3, [r7, #23]
 800d8dc:	f003 0302 	and.w	r3, r3, #2
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d007      	beq.n	800d8f4 <dir_register+0xd8>
 800d8e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8e6:	330c      	adds	r3, #12
 800d8e8:	4a47      	ldr	r2, [pc, #284]	@ (800da08 <dir_register+0x1ec>)
 800d8ea:	fba2 2303 	umull	r2, r3, r2, r3
 800d8ee:	089b      	lsrs	r3, r3, #2
 800d8f0:	3301      	adds	r3, #1
 800d8f2:	e000      	b.n	800d8f6 <dir_register+0xda>
 800d8f4:	2301      	movs	r3, #1
 800d8f6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d8f8:	6a39      	ldr	r1, [r7, #32]
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f7ff fbb5 	bl	800d06a <dir_alloc>
 800d900:	4603      	mov	r3, r0
 800d902:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d906:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d148      	bne.n	800d9a0 <dir_register+0x184>
 800d90e:	6a3b      	ldr	r3, [r7, #32]
 800d910:	3b01      	subs	r3, #1
 800d912:	623b      	str	r3, [r7, #32]
 800d914:	6a3b      	ldr	r3, [r7, #32]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d042      	beq.n	800d9a0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	695a      	ldr	r2, [r3, #20]
 800d91e:	6a3b      	ldr	r3, [r7, #32]
 800d920:	015b      	lsls	r3, r3, #5
 800d922:	1ad3      	subs	r3, r2, r3
 800d924:	4619      	mov	r1, r3
 800d926:	6878      	ldr	r0, [r7, #4]
 800d928:	f7ff fa5f 	bl	800cdea <dir_sdi>
 800d92c:	4603      	mov	r3, r0
 800d92e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800d932:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d936:	2b00      	cmp	r3, #0
 800d938:	d132      	bne.n	800d9a0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	3324      	adds	r3, #36	@ 0x24
 800d93e:	4618      	mov	r0, r3
 800d940:	f7ff fde4 	bl	800d50c <sum_sfn>
 800d944:	4603      	mov	r3, r0
 800d946:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	69db      	ldr	r3, [r3, #28]
 800d94c:	4619      	mov	r1, r3
 800d94e:	69f8      	ldr	r0, [r7, #28]
 800d950:	f7fe fece 	bl	800c6f0 <move_window>
 800d954:	4603      	mov	r3, r0
 800d956:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800d95a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d11d      	bne.n	800d99e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d962:	69fb      	ldr	r3, [r7, #28]
 800d964:	68d8      	ldr	r0, [r3, #12]
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	6a19      	ldr	r1, [r3, #32]
 800d96a:	6a3b      	ldr	r3, [r7, #32]
 800d96c:	b2da      	uxtb	r2, r3
 800d96e:	7efb      	ldrb	r3, [r7, #27]
 800d970:	f7ff fcd6 	bl	800d320 <put_lfn>
				fs->wflag = 1;
 800d974:	69fb      	ldr	r3, [r7, #28]
 800d976:	2201      	movs	r2, #1
 800d978:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d97a:	2100      	movs	r1, #0
 800d97c:	6878      	ldr	r0, [r7, #4]
 800d97e:	f7ff faaf 	bl	800cee0 <dir_next>
 800d982:	4603      	mov	r3, r0
 800d984:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800d988:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d107      	bne.n	800d9a0 <dir_register+0x184>
 800d990:	6a3b      	ldr	r3, [r7, #32]
 800d992:	3b01      	subs	r3, #1
 800d994:	623b      	str	r3, [r7, #32]
 800d996:	6a3b      	ldr	r3, [r7, #32]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d1d5      	bne.n	800d948 <dir_register+0x12c>
 800d99c:	e000      	b.n	800d9a0 <dir_register+0x184>
				if (res != FR_OK) break;
 800d99e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d9a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d128      	bne.n	800d9fa <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	69db      	ldr	r3, [r3, #28]
 800d9ac:	4619      	mov	r1, r3
 800d9ae:	69f8      	ldr	r0, [r7, #28]
 800d9b0:	f7fe fe9e 	bl	800c6f0 <move_window>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800d9ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d11b      	bne.n	800d9fa <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6a1b      	ldr	r3, [r3, #32]
 800d9c6:	2220      	movs	r2, #32
 800d9c8:	2100      	movs	r1, #0
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	f7fe fc52 	bl	800c274 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	6a18      	ldr	r0, [r3, #32]
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	3324      	adds	r3, #36	@ 0x24
 800d9d8:	220b      	movs	r2, #11
 800d9da:	4619      	mov	r1, r3
 800d9dc:	f7fe fc29 	bl	800c232 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	6a1b      	ldr	r3, [r3, #32]
 800d9ea:	330c      	adds	r3, #12
 800d9ec:	f002 0218 	and.w	r2, r2, #24
 800d9f0:	b2d2      	uxtb	r2, r2
 800d9f2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d9f4:	69fb      	ldr	r3, [r7, #28]
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d9fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	3730      	adds	r7, #48	@ 0x30
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
 800da06:	bf00      	nop
 800da08:	4ec4ec4f 	.word	0x4ec4ec4f

0800da0c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800da0c:	b580      	push	{r7, lr}
 800da0e:	b088      	sub	sp, #32
 800da10:	af00      	add	r7, sp, #0
 800da12:	6078      	str	r0, [r7, #4]
 800da14:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	2200      	movs	r2, #0
 800da20:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	69db      	ldr	r3, [r3, #28]
 800da26:	2b00      	cmp	r3, #0
 800da28:	f000 80ca 	beq.w	800dbc0 <get_fileinfo+0x1b4>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800da30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da34:	d032      	beq.n	800da9c <get_fileinfo+0x90>
			i = j = 0;
 800da36:	2300      	movs	r3, #0
 800da38:	61bb      	str	r3, [r7, #24]
 800da3a:	69bb      	ldr	r3, [r7, #24]
 800da3c:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800da3e:	e01b      	b.n	800da78 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800da40:	89fb      	ldrh	r3, [r7, #14]
 800da42:	2100      	movs	r1, #0
 800da44:	4618      	mov	r0, r3
 800da46:	f001 fd2b 	bl	800f4a0 <ff_convert>
 800da4a:	4603      	mov	r3, r0
 800da4c:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800da4e:	89fb      	ldrh	r3, [r7, #14]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d102      	bne.n	800da5a <get_fileinfo+0x4e>
 800da54:	2300      	movs	r3, #0
 800da56:	61fb      	str	r3, [r7, #28]
 800da58:	e01a      	b.n	800da90 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800da5a:	69fb      	ldr	r3, [r7, #28]
 800da5c:	2bfe      	cmp	r3, #254	@ 0xfe
 800da5e:	d902      	bls.n	800da66 <get_fileinfo+0x5a>
 800da60:	2300      	movs	r3, #0
 800da62:	61fb      	str	r3, [r7, #28]
 800da64:	e014      	b.n	800da90 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 800da66:	69fb      	ldr	r3, [r7, #28]
 800da68:	1c5a      	adds	r2, r3, #1
 800da6a:	61fa      	str	r2, [r7, #28]
 800da6c:	89fa      	ldrh	r2, [r7, #14]
 800da6e:	b2d1      	uxtb	r1, r2
 800da70:	683a      	ldr	r2, [r7, #0]
 800da72:	4413      	add	r3, r2
 800da74:	460a      	mov	r2, r1
 800da76:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800da78:	693b      	ldr	r3, [r7, #16]
 800da7a:	68da      	ldr	r2, [r3, #12]
 800da7c:	69bb      	ldr	r3, [r7, #24]
 800da7e:	1c59      	adds	r1, r3, #1
 800da80:	61b9      	str	r1, [r7, #24]
 800da82:	005b      	lsls	r3, r3, #1
 800da84:	4413      	add	r3, r2
 800da86:	881b      	ldrh	r3, [r3, #0]
 800da88:	81fb      	strh	r3, [r7, #14]
 800da8a:	89fb      	ldrh	r3, [r7, #14]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d1d7      	bne.n	800da40 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800da90:	683a      	ldr	r2, [r7, #0]
 800da92:	69fb      	ldr	r3, [r7, #28]
 800da94:	4413      	add	r3, r2
 800da96:	3316      	adds	r3, #22
 800da98:	2200      	movs	r2, #0
 800da9a:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800da9c:	2300      	movs	r3, #0
 800da9e:	61bb      	str	r3, [r7, #24]
 800daa0:	69bb      	ldr	r3, [r7, #24]
 800daa2:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800daa4:	683a      	ldr	r2, [r7, #0]
 800daa6:	69fb      	ldr	r3, [r7, #28]
 800daa8:	4413      	add	r3, r2
 800daaa:	3316      	adds	r3, #22
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800dab0:	e04d      	b.n	800db4e <get_fileinfo+0x142>
		c = (TCHAR)dp->dir[i++];
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	6a1a      	ldr	r2, [r3, #32]
 800dab6:	69fb      	ldr	r3, [r7, #28]
 800dab8:	1c59      	adds	r1, r3, #1
 800daba:	61f9      	str	r1, [r7, #28]
 800dabc:	4413      	add	r3, r2
 800dabe:	781b      	ldrb	r3, [r3, #0]
 800dac0:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800dac2:	7dfb      	ldrb	r3, [r7, #23]
 800dac4:	2b20      	cmp	r3, #32
 800dac6:	d041      	beq.n	800db4c <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800dac8:	7dfb      	ldrb	r3, [r7, #23]
 800daca:	2b05      	cmp	r3, #5
 800dacc:	d101      	bne.n	800dad2 <get_fileinfo+0xc6>
 800dace:	23e5      	movs	r3, #229	@ 0xe5
 800dad0:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800dad2:	69fb      	ldr	r3, [r7, #28]
 800dad4:	2b09      	cmp	r3, #9
 800dad6:	d10f      	bne.n	800daf8 <get_fileinfo+0xec>
			if (!lfv) fno->fname[j] = '.';
 800dad8:	89bb      	ldrh	r3, [r7, #12]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d105      	bne.n	800daea <get_fileinfo+0xde>
 800dade:	683a      	ldr	r2, [r7, #0]
 800dae0:	69bb      	ldr	r3, [r7, #24]
 800dae2:	4413      	add	r3, r2
 800dae4:	3316      	adds	r3, #22
 800dae6:	222e      	movs	r2, #46	@ 0x2e
 800dae8:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800daea:	69bb      	ldr	r3, [r7, #24]
 800daec:	1c5a      	adds	r2, r3, #1
 800daee:	61ba      	str	r2, [r7, #24]
 800daf0:	683a      	ldr	r2, [r7, #0]
 800daf2:	4413      	add	r3, r2
 800daf4:	222e      	movs	r2, #46	@ 0x2e
 800daf6:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800daf8:	683a      	ldr	r2, [r7, #0]
 800dafa:	69bb      	ldr	r3, [r7, #24]
 800dafc:	4413      	add	r3, r2
 800dafe:	3309      	adds	r3, #9
 800db00:	7dfa      	ldrb	r2, [r7, #23]
 800db02:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800db04:	89bb      	ldrh	r3, [r7, #12]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d11c      	bne.n	800db44 <get_fileinfo+0x138>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800db0a:	7dfb      	ldrb	r3, [r7, #23]
 800db0c:	2b40      	cmp	r3, #64	@ 0x40
 800db0e:	d913      	bls.n	800db38 <get_fileinfo+0x12c>
 800db10:	7dfb      	ldrb	r3, [r7, #23]
 800db12:	2b5a      	cmp	r3, #90	@ 0x5a
 800db14:	d810      	bhi.n	800db38 <get_fileinfo+0x12c>
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6a1b      	ldr	r3, [r3, #32]
 800db1a:	330c      	adds	r3, #12
 800db1c:	781b      	ldrb	r3, [r3, #0]
 800db1e:	461a      	mov	r2, r3
 800db20:	69fb      	ldr	r3, [r7, #28]
 800db22:	2b08      	cmp	r3, #8
 800db24:	d901      	bls.n	800db2a <get_fileinfo+0x11e>
 800db26:	2310      	movs	r3, #16
 800db28:	e000      	b.n	800db2c <get_fileinfo+0x120>
 800db2a:	2308      	movs	r3, #8
 800db2c:	4013      	ands	r3, r2
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d002      	beq.n	800db38 <get_fileinfo+0x12c>
				c += 0x20;			/* To lower */
 800db32:	7dfb      	ldrb	r3, [r7, #23]
 800db34:	3320      	adds	r3, #32
 800db36:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800db38:	683a      	ldr	r2, [r7, #0]
 800db3a:	69bb      	ldr	r3, [r7, #24]
 800db3c:	4413      	add	r3, r2
 800db3e:	3316      	adds	r3, #22
 800db40:	7dfa      	ldrb	r2, [r7, #23]
 800db42:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800db44:	69bb      	ldr	r3, [r7, #24]
 800db46:	3301      	adds	r3, #1
 800db48:	61bb      	str	r3, [r7, #24]
 800db4a:	e000      	b.n	800db4e <get_fileinfo+0x142>
		if (c == ' ') continue;				/* Skip padding spaces */
 800db4c:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800db4e:	69fb      	ldr	r3, [r7, #28]
 800db50:	2b0a      	cmp	r3, #10
 800db52:	d9ae      	bls.n	800dab2 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 800db54:	89bb      	ldrh	r3, [r7, #12]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d10d      	bne.n	800db76 <get_fileinfo+0x16a>
		fno->fname[j] = 0;
 800db5a:	683a      	ldr	r2, [r7, #0]
 800db5c:	69bb      	ldr	r3, [r7, #24]
 800db5e:	4413      	add	r3, r2
 800db60:	3316      	adds	r3, #22
 800db62:	2200      	movs	r2, #0
 800db64:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	6a1b      	ldr	r3, [r3, #32]
 800db6a:	330c      	adds	r3, #12
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d101      	bne.n	800db76 <get_fileinfo+0x16a>
 800db72:	2300      	movs	r3, #0
 800db74:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800db76:	683a      	ldr	r2, [r7, #0]
 800db78:	69bb      	ldr	r3, [r7, #24]
 800db7a:	4413      	add	r3, r2
 800db7c:	3309      	adds	r3, #9
 800db7e:	2200      	movs	r2, #0
 800db80:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	6a1b      	ldr	r3, [r3, #32]
 800db86:	7ada      	ldrb	r2, [r3, #11]
 800db88:	683b      	ldr	r3, [r7, #0]
 800db8a:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	6a1b      	ldr	r3, [r3, #32]
 800db90:	331c      	adds	r3, #28
 800db92:	4618      	mov	r0, r3
 800db94:	f7fe fae3 	bl	800c15e <ld_dword>
 800db98:	4602      	mov	r2, r0
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6a1b      	ldr	r3, [r3, #32]
 800dba2:	3316      	adds	r3, #22
 800dba4:	4618      	mov	r0, r3
 800dba6:	f7fe fada 	bl	800c15e <ld_dword>
 800dbaa:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800dbac:	68bb      	ldr	r3, [r7, #8]
 800dbae:	b29a      	uxth	r2, r3
 800dbb0:	683b      	ldr	r3, [r7, #0]
 800dbb2:	80da      	strh	r2, [r3, #6]
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	0c1b      	lsrs	r3, r3, #16
 800dbb8:	b29a      	uxth	r2, r3
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	809a      	strh	r2, [r3, #4]
 800dbbe:	e000      	b.n	800dbc2 <get_fileinfo+0x1b6>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800dbc0:	bf00      	nop
}
 800dbc2:	3720      	adds	r7, #32
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b08a      	sub	sp, #40	@ 0x28
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	613b      	str	r3, [r7, #16]
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	68db      	ldr	r3, [r3, #12]
 800dbde:	60fb      	str	r3, [r7, #12]
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	617b      	str	r3, [r7, #20]
 800dbe4:	697b      	ldr	r3, [r7, #20]
 800dbe6:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800dbe8:	69bb      	ldr	r3, [r7, #24]
 800dbea:	1c5a      	adds	r2, r3, #1
 800dbec:	61ba      	str	r2, [r7, #24]
 800dbee:	693a      	ldr	r2, [r7, #16]
 800dbf0:	4413      	add	r3, r2
 800dbf2:	781b      	ldrb	r3, [r3, #0]
 800dbf4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800dbf6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dbf8:	2b1f      	cmp	r3, #31
 800dbfa:	d940      	bls.n	800dc7e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800dbfc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dbfe:	2b2f      	cmp	r3, #47	@ 0x2f
 800dc00:	d006      	beq.n	800dc10 <create_name+0x48>
 800dc02:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc04:	2b5c      	cmp	r3, #92	@ 0x5c
 800dc06:	d110      	bne.n	800dc2a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800dc08:	e002      	b.n	800dc10 <create_name+0x48>
 800dc0a:	69bb      	ldr	r3, [r7, #24]
 800dc0c:	3301      	adds	r3, #1
 800dc0e:	61bb      	str	r3, [r7, #24]
 800dc10:	693a      	ldr	r2, [r7, #16]
 800dc12:	69bb      	ldr	r3, [r7, #24]
 800dc14:	4413      	add	r3, r2
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	2b2f      	cmp	r3, #47	@ 0x2f
 800dc1a:	d0f6      	beq.n	800dc0a <create_name+0x42>
 800dc1c:	693a      	ldr	r2, [r7, #16]
 800dc1e:	69bb      	ldr	r3, [r7, #24]
 800dc20:	4413      	add	r3, r2
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	2b5c      	cmp	r3, #92	@ 0x5c
 800dc26:	d0f0      	beq.n	800dc0a <create_name+0x42>
			break;
 800dc28:	e02a      	b.n	800dc80 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	2bfe      	cmp	r3, #254	@ 0xfe
 800dc2e:	d901      	bls.n	800dc34 <create_name+0x6c>
 800dc30:	2306      	movs	r3, #6
 800dc32:	e17d      	b.n	800df30 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800dc34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc36:	b2db      	uxtb	r3, r3
 800dc38:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800dc3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc3c:	2101      	movs	r1, #1
 800dc3e:	4618      	mov	r0, r3
 800dc40:	f001 fc2e 	bl	800f4a0 <ff_convert>
 800dc44:	4603      	mov	r3, r0
 800dc46:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800dc48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d101      	bne.n	800dc52 <create_name+0x8a>
 800dc4e:	2306      	movs	r3, #6
 800dc50:	e16e      	b.n	800df30 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800dc52:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc54:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc56:	d809      	bhi.n	800dc6c <create_name+0xa4>
 800dc58:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc5a:	4619      	mov	r1, r3
 800dc5c:	488d      	ldr	r0, [pc, #564]	@ (800de94 <create_name+0x2cc>)
 800dc5e:	f7fe fb4b 	bl	800c2f8 <chk_chr>
 800dc62:	4603      	mov	r3, r0
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d001      	beq.n	800dc6c <create_name+0xa4>
 800dc68:	2306      	movs	r3, #6
 800dc6a:	e161      	b.n	800df30 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800dc6c:	697b      	ldr	r3, [r7, #20]
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	617a      	str	r2, [r7, #20]
 800dc72:	005b      	lsls	r3, r3, #1
 800dc74:	68fa      	ldr	r2, [r7, #12]
 800dc76:	4413      	add	r3, r2
 800dc78:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800dc7a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800dc7c:	e7b4      	b.n	800dbe8 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800dc7e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800dc80:	693a      	ldr	r2, [r7, #16]
 800dc82:	69bb      	ldr	r3, [r7, #24]
 800dc84:	441a      	add	r2, r3
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800dc8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dc8c:	2b1f      	cmp	r3, #31
 800dc8e:	d801      	bhi.n	800dc94 <create_name+0xcc>
 800dc90:	2304      	movs	r3, #4
 800dc92:	e000      	b.n	800dc96 <create_name+0xce>
 800dc94:	2300      	movs	r3, #0
 800dc96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800dc9a:	e011      	b.n	800dcc0 <create_name+0xf8>
		w = lfn[di - 1];
 800dc9c:	697b      	ldr	r3, [r7, #20]
 800dc9e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800dca2:	3b01      	subs	r3, #1
 800dca4:	005b      	lsls	r3, r3, #1
 800dca6:	68fa      	ldr	r2, [r7, #12]
 800dca8:	4413      	add	r3, r2
 800dcaa:	881b      	ldrh	r3, [r3, #0]
 800dcac:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800dcae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dcb0:	2b20      	cmp	r3, #32
 800dcb2:	d002      	beq.n	800dcba <create_name+0xf2>
 800dcb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dcb6:	2b2e      	cmp	r3, #46	@ 0x2e
 800dcb8:	d106      	bne.n	800dcc8 <create_name+0x100>
		di--;
 800dcba:	697b      	ldr	r3, [r7, #20]
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800dcc0:	697b      	ldr	r3, [r7, #20]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d1ea      	bne.n	800dc9c <create_name+0xd4>
 800dcc6:	e000      	b.n	800dcca <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800dcc8:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800dcca:	697b      	ldr	r3, [r7, #20]
 800dccc:	005b      	lsls	r3, r3, #1
 800dcce:	68fa      	ldr	r2, [r7, #12]
 800dcd0:	4413      	add	r3, r2
 800dcd2:	2200      	movs	r2, #0
 800dcd4:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800dcd6:	697b      	ldr	r3, [r7, #20]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d101      	bne.n	800dce0 <create_name+0x118>
 800dcdc:	2306      	movs	r3, #6
 800dcde:	e127      	b.n	800df30 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	3324      	adds	r3, #36	@ 0x24
 800dce4:	220b      	movs	r2, #11
 800dce6:	2120      	movs	r1, #32
 800dce8:	4618      	mov	r0, r3
 800dcea:	f7fe fac3 	bl	800c274 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800dcee:	2300      	movs	r3, #0
 800dcf0:	61bb      	str	r3, [r7, #24]
 800dcf2:	e002      	b.n	800dcfa <create_name+0x132>
 800dcf4:	69bb      	ldr	r3, [r7, #24]
 800dcf6:	3301      	adds	r3, #1
 800dcf8:	61bb      	str	r3, [r7, #24]
 800dcfa:	69bb      	ldr	r3, [r7, #24]
 800dcfc:	005b      	lsls	r3, r3, #1
 800dcfe:	68fa      	ldr	r2, [r7, #12]
 800dd00:	4413      	add	r3, r2
 800dd02:	881b      	ldrh	r3, [r3, #0]
 800dd04:	2b20      	cmp	r3, #32
 800dd06:	d0f5      	beq.n	800dcf4 <create_name+0x12c>
 800dd08:	69bb      	ldr	r3, [r7, #24]
 800dd0a:	005b      	lsls	r3, r3, #1
 800dd0c:	68fa      	ldr	r2, [r7, #12]
 800dd0e:	4413      	add	r3, r2
 800dd10:	881b      	ldrh	r3, [r3, #0]
 800dd12:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd14:	d0ee      	beq.n	800dcf4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800dd16:	69bb      	ldr	r3, [r7, #24]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d009      	beq.n	800dd30 <create_name+0x168>
 800dd1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dd20:	f043 0303 	orr.w	r3, r3, #3
 800dd24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800dd28:	e002      	b.n	800dd30 <create_name+0x168>
 800dd2a:	697b      	ldr	r3, [r7, #20]
 800dd2c:	3b01      	subs	r3, #1
 800dd2e:	617b      	str	r3, [r7, #20]
 800dd30:	697b      	ldr	r3, [r7, #20]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d009      	beq.n	800dd4a <create_name+0x182>
 800dd36:	697b      	ldr	r3, [r7, #20]
 800dd38:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800dd3c:	3b01      	subs	r3, #1
 800dd3e:	005b      	lsls	r3, r3, #1
 800dd40:	68fa      	ldr	r2, [r7, #12]
 800dd42:	4413      	add	r3, r2
 800dd44:	881b      	ldrh	r3, [r3, #0]
 800dd46:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd48:	d1ef      	bne.n	800dd2a <create_name+0x162>

	i = b = 0; ni = 8;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800dd50:	2300      	movs	r3, #0
 800dd52:	623b      	str	r3, [r7, #32]
 800dd54:	2308      	movs	r3, #8
 800dd56:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800dd58:	69bb      	ldr	r3, [r7, #24]
 800dd5a:	1c5a      	adds	r2, r3, #1
 800dd5c:	61ba      	str	r2, [r7, #24]
 800dd5e:	005b      	lsls	r3, r3, #1
 800dd60:	68fa      	ldr	r2, [r7, #12]
 800dd62:	4413      	add	r3, r2
 800dd64:	881b      	ldrh	r3, [r3, #0]
 800dd66:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800dd68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	f000 8090 	beq.w	800de90 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800dd70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dd72:	2b20      	cmp	r3, #32
 800dd74:	d006      	beq.n	800dd84 <create_name+0x1bc>
 800dd76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800dd78:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd7a:	d10a      	bne.n	800dd92 <create_name+0x1ca>
 800dd7c:	69ba      	ldr	r2, [r7, #24]
 800dd7e:	697b      	ldr	r3, [r7, #20]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d006      	beq.n	800dd92 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800dd84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dd88:	f043 0303 	orr.w	r3, r3, #3
 800dd8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dd90:	e07d      	b.n	800de8e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800dd92:	6a3a      	ldr	r2, [r7, #32]
 800dd94:	69fb      	ldr	r3, [r7, #28]
 800dd96:	429a      	cmp	r2, r3
 800dd98:	d203      	bcs.n	800dda2 <create_name+0x1da>
 800dd9a:	69ba      	ldr	r2, [r7, #24]
 800dd9c:	697b      	ldr	r3, [r7, #20]
 800dd9e:	429a      	cmp	r2, r3
 800dda0:	d123      	bne.n	800ddea <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800dda2:	69fb      	ldr	r3, [r7, #28]
 800dda4:	2b0b      	cmp	r3, #11
 800dda6:	d106      	bne.n	800ddb6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800dda8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ddac:	f043 0303 	orr.w	r3, r3, #3
 800ddb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ddb4:	e075      	b.n	800dea2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800ddb6:	69ba      	ldr	r2, [r7, #24]
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	429a      	cmp	r2, r3
 800ddbc:	d005      	beq.n	800ddca <create_name+0x202>
 800ddbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ddc2:	f043 0303 	orr.w	r3, r3, #3
 800ddc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800ddca:	69ba      	ldr	r2, [r7, #24]
 800ddcc:	697b      	ldr	r3, [r7, #20]
 800ddce:	429a      	cmp	r2, r3
 800ddd0:	d866      	bhi.n	800dea0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800ddd2:	697b      	ldr	r3, [r7, #20]
 800ddd4:	61bb      	str	r3, [r7, #24]
 800ddd6:	2308      	movs	r3, #8
 800ddd8:	623b      	str	r3, [r7, #32]
 800ddda:	230b      	movs	r3, #11
 800dddc:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800ddde:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dde2:	009b      	lsls	r3, r3, #2
 800dde4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800dde8:	e051      	b.n	800de8e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800ddea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ddec:	2b7f      	cmp	r3, #127	@ 0x7f
 800ddee:	d914      	bls.n	800de1a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800ddf0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ddf2:	2100      	movs	r1, #0
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f001 fb53 	bl	800f4a0 <ff_convert>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800ddfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de00:	2b00      	cmp	r3, #0
 800de02:	d004      	beq.n	800de0e <create_name+0x246>
 800de04:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de06:	3b80      	subs	r3, #128	@ 0x80
 800de08:	4a23      	ldr	r2, [pc, #140]	@ (800de98 <create_name+0x2d0>)
 800de0a:	5cd3      	ldrb	r3, [r2, r3]
 800de0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800de0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de12:	f043 0302 	orr.w	r3, r3, #2
 800de16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800de1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d007      	beq.n	800de30 <create_name+0x268>
 800de20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de22:	4619      	mov	r1, r3
 800de24:	481d      	ldr	r0, [pc, #116]	@ (800de9c <create_name+0x2d4>)
 800de26:	f7fe fa67 	bl	800c2f8 <chk_chr>
 800de2a:	4603      	mov	r3, r0
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d008      	beq.n	800de42 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800de30:	235f      	movs	r3, #95	@ 0x5f
 800de32:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800de34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de38:	f043 0303 	orr.w	r3, r3, #3
 800de3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800de40:	e01b      	b.n	800de7a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800de42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de44:	2b40      	cmp	r3, #64	@ 0x40
 800de46:	d909      	bls.n	800de5c <create_name+0x294>
 800de48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de4a:	2b5a      	cmp	r3, #90	@ 0x5a
 800de4c:	d806      	bhi.n	800de5c <create_name+0x294>
					b |= 2;
 800de4e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800de52:	f043 0302 	orr.w	r3, r3, #2
 800de56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800de5a:	e00e      	b.n	800de7a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800de5c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de5e:	2b60      	cmp	r3, #96	@ 0x60
 800de60:	d90b      	bls.n	800de7a <create_name+0x2b2>
 800de62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de64:	2b7a      	cmp	r3, #122	@ 0x7a
 800de66:	d808      	bhi.n	800de7a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800de68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800de6c:	f043 0301 	orr.w	r3, r3, #1
 800de70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800de74:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800de76:	3b20      	subs	r3, #32
 800de78:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800de7a:	6a3b      	ldr	r3, [r7, #32]
 800de7c:	1c5a      	adds	r2, r3, #1
 800de7e:	623a      	str	r2, [r7, #32]
 800de80:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800de82:	b2d1      	uxtb	r1, r2
 800de84:	687a      	ldr	r2, [r7, #4]
 800de86:	4413      	add	r3, r2
 800de88:	460a      	mov	r2, r1
 800de8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800de8e:	e763      	b.n	800dd58 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800de90:	bf00      	nop
 800de92:	e006      	b.n	800dea2 <create_name+0x2da>
 800de94:	080205dc 	.word	0x080205dc
 800de98:	080232d4 	.word	0x080232d4
 800de9c:	080205e8 	.word	0x080205e8
			if (si > di) break;			/* No extension */
 800dea0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800dea8:	2be5      	cmp	r3, #229	@ 0xe5
 800deaa:	d103      	bne.n	800deb4 <create_name+0x2ec>
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2205      	movs	r2, #5
 800deb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800deb4:	69fb      	ldr	r3, [r7, #28]
 800deb6:	2b08      	cmp	r3, #8
 800deb8:	d104      	bne.n	800dec4 <create_name+0x2fc>
 800deba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800debe:	009b      	lsls	r3, r3, #2
 800dec0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800dec4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800dec8:	f003 030c 	and.w	r3, r3, #12
 800decc:	2b0c      	cmp	r3, #12
 800dece:	d005      	beq.n	800dedc <create_name+0x314>
 800ded0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ded4:	f003 0303 	and.w	r3, r3, #3
 800ded8:	2b03      	cmp	r3, #3
 800deda:	d105      	bne.n	800dee8 <create_name+0x320>
 800dedc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dee0:	f043 0302 	orr.w	r3, r3, #2
 800dee4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800dee8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800deec:	f003 0302 	and.w	r3, r3, #2
 800def0:	2b00      	cmp	r3, #0
 800def2:	d117      	bne.n	800df24 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800def4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800def8:	f003 0303 	and.w	r3, r3, #3
 800defc:	2b01      	cmp	r3, #1
 800defe:	d105      	bne.n	800df0c <create_name+0x344>
 800df00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df04:	f043 0310 	orr.w	r3, r3, #16
 800df08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800df0c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800df10:	f003 030c 	and.w	r3, r3, #12
 800df14:	2b04      	cmp	r3, #4
 800df16:	d105      	bne.n	800df24 <create_name+0x35c>
 800df18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df1c:	f043 0308 	orr.w	r3, r3, #8
 800df20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800df2a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800df2e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800df30:	4618      	mov	r0, r3
 800df32:	3728      	adds	r7, #40	@ 0x28
 800df34:	46bd      	mov	sp, r7
 800df36:	bd80      	pop	{r7, pc}

0800df38 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b086      	sub	sp, #24
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
 800df40:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800df46:	693b      	ldr	r3, [r7, #16]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800df4c:	e002      	b.n	800df54 <follow_path+0x1c>
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	3301      	adds	r3, #1
 800df52:	603b      	str	r3, [r7, #0]
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	781b      	ldrb	r3, [r3, #0]
 800df58:	2b2f      	cmp	r3, #47	@ 0x2f
 800df5a:	d0f8      	beq.n	800df4e <follow_path+0x16>
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	781b      	ldrb	r3, [r3, #0]
 800df60:	2b5c      	cmp	r3, #92	@ 0x5c
 800df62:	d0f4      	beq.n	800df4e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800df64:	693b      	ldr	r3, [r7, #16]
 800df66:	2200      	movs	r2, #0
 800df68:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	781b      	ldrb	r3, [r3, #0]
 800df6e:	2b1f      	cmp	r3, #31
 800df70:	d80a      	bhi.n	800df88 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	2280      	movs	r2, #128	@ 0x80
 800df76:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800df7a:	2100      	movs	r1, #0
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f7fe ff34 	bl	800cdea <dir_sdi>
 800df82:	4603      	mov	r3, r0
 800df84:	75fb      	strb	r3, [r7, #23]
 800df86:	e043      	b.n	800e010 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800df88:	463b      	mov	r3, r7
 800df8a:	4619      	mov	r1, r3
 800df8c:	6878      	ldr	r0, [r7, #4]
 800df8e:	f7ff fe1b 	bl	800dbc8 <create_name>
 800df92:	4603      	mov	r3, r0
 800df94:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800df96:	7dfb      	ldrb	r3, [r7, #23]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d134      	bne.n	800e006 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800df9c:	6878      	ldr	r0, [r7, #4]
 800df9e:	f7ff fb7d 	bl	800d69c <dir_find>
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800dfac:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800dfae:	7dfb      	ldrb	r3, [r7, #23]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d00a      	beq.n	800dfca <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800dfb4:	7dfb      	ldrb	r3, [r7, #23]
 800dfb6:	2b04      	cmp	r3, #4
 800dfb8:	d127      	bne.n	800e00a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800dfba:	7afb      	ldrb	r3, [r7, #11]
 800dfbc:	f003 0304 	and.w	r3, r3, #4
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d122      	bne.n	800e00a <follow_path+0xd2>
 800dfc4:	2305      	movs	r3, #5
 800dfc6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800dfc8:	e01f      	b.n	800e00a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800dfca:	7afb      	ldrb	r3, [r7, #11]
 800dfcc:	f003 0304 	and.w	r3, r3, #4
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d11c      	bne.n	800e00e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800dfd4:	693b      	ldr	r3, [r7, #16]
 800dfd6:	799b      	ldrb	r3, [r3, #6]
 800dfd8:	f003 0310 	and.w	r3, r3, #16
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d102      	bne.n	800dfe6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800dfe0:	2305      	movs	r3, #5
 800dfe2:	75fb      	strb	r3, [r7, #23]
 800dfe4:	e014      	b.n	800e010 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	695b      	ldr	r3, [r3, #20]
 800dff0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dff4:	4413      	add	r3, r2
 800dff6:	4619      	mov	r1, r3
 800dff8:	68f8      	ldr	r0, [r7, #12]
 800dffa:	f7ff f87d 	bl	800d0f8 <ld_clust>
 800dffe:	4602      	mov	r2, r0
 800e000:	693b      	ldr	r3, [r7, #16]
 800e002:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800e004:	e7c0      	b.n	800df88 <follow_path+0x50>
			if (res != FR_OK) break;
 800e006:	bf00      	nop
 800e008:	e002      	b.n	800e010 <follow_path+0xd8>
				break;
 800e00a:	bf00      	nop
 800e00c:	e000      	b.n	800e010 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800e00e:	bf00      	nop
			}
		}
	}

	return res;
 800e010:	7dfb      	ldrb	r3, [r7, #23]
}
 800e012:	4618      	mov	r0, r3
 800e014:	3718      	adds	r7, #24
 800e016:	46bd      	mov	sp, r7
 800e018:	bd80      	pop	{r7, pc}

0800e01a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800e01a:	b480      	push	{r7}
 800e01c:	b087      	sub	sp, #28
 800e01e:	af00      	add	r7, sp, #0
 800e020:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800e022:	f04f 33ff 	mov.w	r3, #4294967295
 800e026:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d031      	beq.n	800e094 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	617b      	str	r3, [r7, #20]
 800e036:	e002      	b.n	800e03e <get_ldnumber+0x24>
 800e038:	697b      	ldr	r3, [r7, #20]
 800e03a:	3301      	adds	r3, #1
 800e03c:	617b      	str	r3, [r7, #20]
 800e03e:	697b      	ldr	r3, [r7, #20]
 800e040:	781b      	ldrb	r3, [r3, #0]
 800e042:	2b1f      	cmp	r3, #31
 800e044:	d903      	bls.n	800e04e <get_ldnumber+0x34>
 800e046:	697b      	ldr	r3, [r7, #20]
 800e048:	781b      	ldrb	r3, [r3, #0]
 800e04a:	2b3a      	cmp	r3, #58	@ 0x3a
 800e04c:	d1f4      	bne.n	800e038 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800e04e:	697b      	ldr	r3, [r7, #20]
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	2b3a      	cmp	r3, #58	@ 0x3a
 800e054:	d11c      	bne.n	800e090 <get_ldnumber+0x76>
			tp = *path;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	1c5a      	adds	r2, r3, #1
 800e060:	60fa      	str	r2, [r7, #12]
 800e062:	781b      	ldrb	r3, [r3, #0]
 800e064:	3b30      	subs	r3, #48	@ 0x30
 800e066:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800e068:	68bb      	ldr	r3, [r7, #8]
 800e06a:	2b09      	cmp	r3, #9
 800e06c:	d80e      	bhi.n	800e08c <get_ldnumber+0x72>
 800e06e:	68fa      	ldr	r2, [r7, #12]
 800e070:	697b      	ldr	r3, [r7, #20]
 800e072:	429a      	cmp	r2, r3
 800e074:	d10a      	bne.n	800e08c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800e076:	68bb      	ldr	r3, [r7, #8]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d107      	bne.n	800e08c <get_ldnumber+0x72>
					vol = (int)i;
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800e080:	697b      	ldr	r3, [r7, #20]
 800e082:	3301      	adds	r3, #1
 800e084:	617b      	str	r3, [r7, #20]
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	697a      	ldr	r2, [r7, #20]
 800e08a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800e08c:	693b      	ldr	r3, [r7, #16]
 800e08e:	e002      	b.n	800e096 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800e090:	2300      	movs	r3, #0
 800e092:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800e094:	693b      	ldr	r3, [r7, #16]
}
 800e096:	4618      	mov	r0, r3
 800e098:	371c      	adds	r7, #28
 800e09a:	46bd      	mov	sp, r7
 800e09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a0:	4770      	bx	lr
	...

0800e0a4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b082      	sub	sp, #8
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
 800e0ac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	70da      	strb	r2, [r3, #3]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f04f 32ff 	mov.w	r2, #4294967295
 800e0ba:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800e0bc:	6839      	ldr	r1, [r7, #0]
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f7fe fb16 	bl	800c6f0 <move_window>
 800e0c4:	4603      	mov	r3, r0
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d001      	beq.n	800e0ce <check_fs+0x2a>
 800e0ca:	2304      	movs	r3, #4
 800e0cc:	e038      	b.n	800e140 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	3338      	adds	r3, #56	@ 0x38
 800e0d2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	f7fe f828 	bl	800c12c <ld_word>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	461a      	mov	r2, r3
 800e0e0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e0e4:	429a      	cmp	r2, r3
 800e0e6:	d001      	beq.n	800e0ec <check_fs+0x48>
 800e0e8:	2303      	movs	r3, #3
 800e0ea:	e029      	b.n	800e140 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e0f2:	2be9      	cmp	r3, #233	@ 0xe9
 800e0f4:	d009      	beq.n	800e10a <check_fs+0x66>
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800e0fc:	2beb      	cmp	r3, #235	@ 0xeb
 800e0fe:	d11e      	bne.n	800e13e <check_fs+0x9a>
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800e106:	2b90      	cmp	r3, #144	@ 0x90
 800e108:	d119      	bne.n	800e13e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	3338      	adds	r3, #56	@ 0x38
 800e10e:	3336      	adds	r3, #54	@ 0x36
 800e110:	4618      	mov	r0, r3
 800e112:	f7fe f824 	bl	800c15e <ld_dword>
 800e116:	4603      	mov	r3, r0
 800e118:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800e11c:	4a0a      	ldr	r2, [pc, #40]	@ (800e148 <check_fs+0xa4>)
 800e11e:	4293      	cmp	r3, r2
 800e120:	d101      	bne.n	800e126 <check_fs+0x82>
 800e122:	2300      	movs	r3, #0
 800e124:	e00c      	b.n	800e140 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	3338      	adds	r3, #56	@ 0x38
 800e12a:	3352      	adds	r3, #82	@ 0x52
 800e12c:	4618      	mov	r0, r3
 800e12e:	f7fe f816 	bl	800c15e <ld_dword>
 800e132:	4603      	mov	r3, r0
 800e134:	4a05      	ldr	r2, [pc, #20]	@ (800e14c <check_fs+0xa8>)
 800e136:	4293      	cmp	r3, r2
 800e138:	d101      	bne.n	800e13e <check_fs+0x9a>
 800e13a:	2300      	movs	r3, #0
 800e13c:	e000      	b.n	800e140 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e13e:	2302      	movs	r3, #2
}
 800e140:	4618      	mov	r0, r3
 800e142:	3708      	adds	r7, #8
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}
 800e148:	00544146 	.word	0x00544146
 800e14c:	33544146 	.word	0x33544146

0800e150 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b096      	sub	sp, #88	@ 0x58
 800e154:	af00      	add	r7, sp, #0
 800e156:	60f8      	str	r0, [r7, #12]
 800e158:	60b9      	str	r1, [r7, #8]
 800e15a:	4613      	mov	r3, r2
 800e15c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e15e:	68bb      	ldr	r3, [r7, #8]
 800e160:	2200      	movs	r2, #0
 800e162:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e164:	68f8      	ldr	r0, [r7, #12]
 800e166:	f7ff ff58 	bl	800e01a <get_ldnumber>
 800e16a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e16c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e16e:	2b00      	cmp	r3, #0
 800e170:	da01      	bge.n	800e176 <find_volume+0x26>
 800e172:	230b      	movs	r3, #11
 800e174:	e235      	b.n	800e5e2 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e176:	4aa5      	ldr	r2, [pc, #660]	@ (800e40c <find_volume+0x2bc>)
 800e178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e17a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e17e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e182:	2b00      	cmp	r3, #0
 800e184:	d101      	bne.n	800e18a <find_volume+0x3a>
 800e186:	230c      	movs	r3, #12
 800e188:	e22b      	b.n	800e5e2 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800e18a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e18c:	f7fe f8cf 	bl	800c32e <lock_fs>
 800e190:	4603      	mov	r3, r0
 800e192:	2b00      	cmp	r3, #0
 800e194:	d101      	bne.n	800e19a <find_volume+0x4a>
 800e196:	230f      	movs	r3, #15
 800e198:	e223      	b.n	800e5e2 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800e19a:	68bb      	ldr	r3, [r7, #8]
 800e19c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e19e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e1a0:	79fb      	ldrb	r3, [r7, #7]
 800e1a2:	f023 0301 	bic.w	r3, r3, #1
 800e1a6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e1a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1aa:	781b      	ldrb	r3, [r3, #0]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d01a      	beq.n	800e1e6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800e1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1b2:	785b      	ldrb	r3, [r3, #1]
 800e1b4:	4618      	mov	r0, r3
 800e1b6:	f7fd ff19 	bl	800bfec <disk_status>
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e1c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e1c4:	f003 0301 	and.w	r3, r3, #1
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d10c      	bne.n	800e1e6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e1cc:	79fb      	ldrb	r3, [r7, #7]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d007      	beq.n	800e1e2 <find_volume+0x92>
 800e1d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e1d6:	f003 0304 	and.w	r3, r3, #4
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d001      	beq.n	800e1e2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800e1de:	230a      	movs	r3, #10
 800e1e0:	e1ff      	b.n	800e5e2 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	e1fd      	b.n	800e5e2 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e1e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e1ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1ee:	b2da      	uxtb	r2, r3
 800e1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e1f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1f6:	785b      	ldrb	r3, [r3, #1]
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	f7fd ff11 	bl	800c020 <disk_initialize>
 800e1fe:	4603      	mov	r3, r0
 800e200:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e204:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e208:	f003 0301 	and.w	r3, r3, #1
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d001      	beq.n	800e214 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e210:	2303      	movs	r3, #3
 800e212:	e1e6      	b.n	800e5e2 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e214:	79fb      	ldrb	r3, [r7, #7]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d007      	beq.n	800e22a <find_volume+0xda>
 800e21a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e21e:	f003 0304 	and.w	r3, r3, #4
 800e222:	2b00      	cmp	r3, #0
 800e224:	d001      	beq.n	800e22a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800e226:	230a      	movs	r3, #10
 800e228:	e1db      	b.n	800e5e2 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e22a:	2300      	movs	r3, #0
 800e22c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e22e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e230:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e232:	f7ff ff37 	bl	800e0a4 <check_fs>
 800e236:	4603      	mov	r3, r0
 800e238:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e23c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e240:	2b02      	cmp	r3, #2
 800e242:	d149      	bne.n	800e2d8 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e244:	2300      	movs	r3, #0
 800e246:	643b      	str	r3, [r7, #64]	@ 0x40
 800e248:	e01e      	b.n	800e288 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e24a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e24c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800e250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e252:	011b      	lsls	r3, r3, #4
 800e254:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e258:	4413      	add	r3, r2
 800e25a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e25e:	3304      	adds	r3, #4
 800e260:	781b      	ldrb	r3, [r3, #0]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d006      	beq.n	800e274 <find_volume+0x124>
 800e266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e268:	3308      	adds	r3, #8
 800e26a:	4618      	mov	r0, r3
 800e26c:	f7fd ff77 	bl	800c15e <ld_dword>
 800e270:	4602      	mov	r2, r0
 800e272:	e000      	b.n	800e276 <find_volume+0x126>
 800e274:	2200      	movs	r2, #0
 800e276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e278:	009b      	lsls	r3, r3, #2
 800e27a:	3358      	adds	r3, #88	@ 0x58
 800e27c:	443b      	add	r3, r7
 800e27e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e282:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e284:	3301      	adds	r3, #1
 800e286:	643b      	str	r3, [r7, #64]	@ 0x40
 800e288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e28a:	2b03      	cmp	r3, #3
 800e28c:	d9dd      	bls.n	800e24a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e28e:	2300      	movs	r3, #0
 800e290:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800e292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e294:	2b00      	cmp	r3, #0
 800e296:	d002      	beq.n	800e29e <find_volume+0x14e>
 800e298:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e29a:	3b01      	subs	r3, #1
 800e29c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e29e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2a0:	009b      	lsls	r3, r3, #2
 800e2a2:	3358      	adds	r3, #88	@ 0x58
 800e2a4:	443b      	add	r3, r7
 800e2a6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e2aa:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e2ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d005      	beq.n	800e2be <find_volume+0x16e>
 800e2b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e2b4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e2b6:	f7ff fef5 	bl	800e0a4 <check_fs>
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	e000      	b.n	800e2c0 <find_volume+0x170>
 800e2be:	2303      	movs	r3, #3
 800e2c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e2c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e2c8:	2b01      	cmp	r3, #1
 800e2ca:	d905      	bls.n	800e2d8 <find_volume+0x188>
 800e2cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2ce:	3301      	adds	r3, #1
 800e2d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800e2d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2d4:	2b03      	cmp	r3, #3
 800e2d6:	d9e2      	bls.n	800e29e <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e2d8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e2dc:	2b04      	cmp	r3, #4
 800e2de:	d101      	bne.n	800e2e4 <find_volume+0x194>
 800e2e0:	2301      	movs	r3, #1
 800e2e2:	e17e      	b.n	800e5e2 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e2e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e2e8:	2b01      	cmp	r3, #1
 800e2ea:	d901      	bls.n	800e2f0 <find_volume+0x1a0>
 800e2ec:	230d      	movs	r3, #13
 800e2ee:	e178      	b.n	800e5e2 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e2f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2f2:	3338      	adds	r3, #56	@ 0x38
 800e2f4:	330b      	adds	r3, #11
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f7fd ff18 	bl	800c12c <ld_word>
 800e2fc:	4603      	mov	r3, r0
 800e2fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e302:	d001      	beq.n	800e308 <find_volume+0x1b8>
 800e304:	230d      	movs	r3, #13
 800e306:	e16c      	b.n	800e5e2 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e30a:	3338      	adds	r3, #56	@ 0x38
 800e30c:	3316      	adds	r3, #22
 800e30e:	4618      	mov	r0, r3
 800e310:	f7fd ff0c 	bl	800c12c <ld_word>
 800e314:	4603      	mov	r3, r0
 800e316:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d106      	bne.n	800e32c <find_volume+0x1dc>
 800e31e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e320:	3338      	adds	r3, #56	@ 0x38
 800e322:	3324      	adds	r3, #36	@ 0x24
 800e324:	4618      	mov	r0, r3
 800e326:	f7fd ff1a 	bl	800c15e <ld_dword>
 800e32a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800e32c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e32e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e330:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e334:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800e338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e33a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e33c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e33e:	789b      	ldrb	r3, [r3, #2]
 800e340:	2b01      	cmp	r3, #1
 800e342:	d005      	beq.n	800e350 <find_volume+0x200>
 800e344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e346:	789b      	ldrb	r3, [r3, #2]
 800e348:	2b02      	cmp	r3, #2
 800e34a:	d001      	beq.n	800e350 <find_volume+0x200>
 800e34c:	230d      	movs	r3, #13
 800e34e:	e148      	b.n	800e5e2 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e352:	789b      	ldrb	r3, [r3, #2]
 800e354:	461a      	mov	r2, r3
 800e356:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e358:	fb02 f303 	mul.w	r3, r2, r3
 800e35c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e35e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e360:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e364:	461a      	mov	r2, r3
 800e366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e368:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e36a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e36c:	895b      	ldrh	r3, [r3, #10]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d008      	beq.n	800e384 <find_volume+0x234>
 800e372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e374:	895b      	ldrh	r3, [r3, #10]
 800e376:	461a      	mov	r2, r3
 800e378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e37a:	895b      	ldrh	r3, [r3, #10]
 800e37c:	3b01      	subs	r3, #1
 800e37e:	4013      	ands	r3, r2
 800e380:	2b00      	cmp	r3, #0
 800e382:	d001      	beq.n	800e388 <find_volume+0x238>
 800e384:	230d      	movs	r3, #13
 800e386:	e12c      	b.n	800e5e2 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e38a:	3338      	adds	r3, #56	@ 0x38
 800e38c:	3311      	adds	r3, #17
 800e38e:	4618      	mov	r0, r3
 800e390:	f7fd fecc 	bl	800c12c <ld_word>
 800e394:	4603      	mov	r3, r0
 800e396:	461a      	mov	r2, r3
 800e398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e39a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e39e:	891b      	ldrh	r3, [r3, #8]
 800e3a0:	f003 030f 	and.w	r3, r3, #15
 800e3a4:	b29b      	uxth	r3, r3
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d001      	beq.n	800e3ae <find_volume+0x25e>
 800e3aa:	230d      	movs	r3, #13
 800e3ac:	e119      	b.n	800e5e2 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e3ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3b0:	3338      	adds	r3, #56	@ 0x38
 800e3b2:	3313      	adds	r3, #19
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	f7fd feb9 	bl	800c12c <ld_word>
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e3be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d106      	bne.n	800e3d2 <find_volume+0x282>
 800e3c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c6:	3338      	adds	r3, #56	@ 0x38
 800e3c8:	3320      	adds	r3, #32
 800e3ca:	4618      	mov	r0, r3
 800e3cc:	f7fd fec7 	bl	800c15e <ld_dword>
 800e3d0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e3d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3d4:	3338      	adds	r3, #56	@ 0x38
 800e3d6:	330e      	adds	r3, #14
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f7fd fea7 	bl	800c12c <ld_word>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e3e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d101      	bne.n	800e3ec <find_volume+0x29c>
 800e3e8:	230d      	movs	r3, #13
 800e3ea:	e0fa      	b.n	800e5e2 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e3ec:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e3ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3f0:	4413      	add	r3, r2
 800e3f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e3f4:	8912      	ldrh	r2, [r2, #8]
 800e3f6:	0912      	lsrs	r2, r2, #4
 800e3f8:	b292      	uxth	r2, r2
 800e3fa:	4413      	add	r3, r2
 800e3fc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e3fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e402:	429a      	cmp	r2, r3
 800e404:	d204      	bcs.n	800e410 <find_volume+0x2c0>
 800e406:	230d      	movs	r3, #13
 800e408:	e0eb      	b.n	800e5e2 <find_volume+0x492>
 800e40a:	bf00      	nop
 800e40c:	20006bcc 	.word	0x20006bcc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e410:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e414:	1ad3      	subs	r3, r2, r3
 800e416:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e418:	8952      	ldrh	r2, [r2, #10]
 800e41a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e41e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e422:	2b00      	cmp	r3, #0
 800e424:	d101      	bne.n	800e42a <find_volume+0x2da>
 800e426:	230d      	movs	r3, #13
 800e428:	e0db      	b.n	800e5e2 <find_volume+0x492>
		fmt = FS_FAT32;
 800e42a:	2303      	movs	r3, #3
 800e42c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e432:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e436:	4293      	cmp	r3, r2
 800e438:	d802      	bhi.n	800e440 <find_volume+0x2f0>
 800e43a:	2302      	movs	r3, #2
 800e43c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e442:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e446:	4293      	cmp	r3, r2
 800e448:	d802      	bhi.n	800e450 <find_volume+0x300>
 800e44a:	2301      	movs	r3, #1
 800e44c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e452:	1c9a      	adds	r2, r3, #2
 800e454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e456:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800e458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e45a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e45c:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e45e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e460:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e462:	441a      	add	r2, r3
 800e464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e466:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800e468:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e46a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e46c:	441a      	add	r2, r3
 800e46e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e470:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800e472:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e476:	2b03      	cmp	r3, #3
 800e478:	d11e      	bne.n	800e4b8 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e47c:	3338      	adds	r3, #56	@ 0x38
 800e47e:	332a      	adds	r3, #42	@ 0x2a
 800e480:	4618      	mov	r0, r3
 800e482:	f7fd fe53 	bl	800c12c <ld_word>
 800e486:	4603      	mov	r3, r0
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d001      	beq.n	800e490 <find_volume+0x340>
 800e48c:	230d      	movs	r3, #13
 800e48e:	e0a8      	b.n	800e5e2 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e492:	891b      	ldrh	r3, [r3, #8]
 800e494:	2b00      	cmp	r3, #0
 800e496:	d001      	beq.n	800e49c <find_volume+0x34c>
 800e498:	230d      	movs	r3, #13
 800e49a:	e0a2      	b.n	800e5e2 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e49c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e49e:	3338      	adds	r3, #56	@ 0x38
 800e4a0:	332c      	adds	r3, #44	@ 0x2c
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	f7fd fe5b 	bl	800c15e <ld_dword>
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ac:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e4ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4b0:	69db      	ldr	r3, [r3, #28]
 800e4b2:	009b      	lsls	r3, r3, #2
 800e4b4:	647b      	str	r3, [r7, #68]	@ 0x44
 800e4b6:	e01f      	b.n	800e4f8 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e4b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ba:	891b      	ldrh	r3, [r3, #8]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d101      	bne.n	800e4c4 <find_volume+0x374>
 800e4c0:	230d      	movs	r3, #13
 800e4c2:	e08e      	b.n	800e5e2 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e4c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e4c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4ca:	441a      	add	r2, r3
 800e4cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ce:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e4d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e4d4:	2b02      	cmp	r3, #2
 800e4d6:	d103      	bne.n	800e4e0 <find_volume+0x390>
 800e4d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4da:	69db      	ldr	r3, [r3, #28]
 800e4dc:	005b      	lsls	r3, r3, #1
 800e4de:	e00a      	b.n	800e4f6 <find_volume+0x3a6>
 800e4e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4e2:	69da      	ldr	r2, [r3, #28]
 800e4e4:	4613      	mov	r3, r2
 800e4e6:	005b      	lsls	r3, r3, #1
 800e4e8:	4413      	add	r3, r2
 800e4ea:	085a      	lsrs	r2, r3, #1
 800e4ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ee:	69db      	ldr	r3, [r3, #28]
 800e4f0:	f003 0301 	and.w	r3, r3, #1
 800e4f4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e4f6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e4f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4fa:	6a1a      	ldr	r2, [r3, #32]
 800e4fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e4fe:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e502:	0a5b      	lsrs	r3, r3, #9
 800e504:	429a      	cmp	r2, r3
 800e506:	d201      	bcs.n	800e50c <find_volume+0x3bc>
 800e508:	230d      	movs	r3, #13
 800e50a:	e06a      	b.n	800e5e2 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e50c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e50e:	f04f 32ff 	mov.w	r2, #4294967295
 800e512:	619a      	str	r2, [r3, #24]
 800e514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e516:	699a      	ldr	r2, [r3, #24]
 800e518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e51a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800e51c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e51e:	2280      	movs	r2, #128	@ 0x80
 800e520:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e522:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e526:	2b03      	cmp	r3, #3
 800e528:	d149      	bne.n	800e5be <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e52a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e52c:	3338      	adds	r3, #56	@ 0x38
 800e52e:	3330      	adds	r3, #48	@ 0x30
 800e530:	4618      	mov	r0, r3
 800e532:	f7fd fdfb 	bl	800c12c <ld_word>
 800e536:	4603      	mov	r3, r0
 800e538:	2b01      	cmp	r3, #1
 800e53a:	d140      	bne.n	800e5be <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e53c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e53e:	3301      	adds	r3, #1
 800e540:	4619      	mov	r1, r3
 800e542:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e544:	f7fe f8d4 	bl	800c6f0 <move_window>
 800e548:	4603      	mov	r3, r0
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d137      	bne.n	800e5be <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800e54e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e550:	2200      	movs	r2, #0
 800e552:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e556:	3338      	adds	r3, #56	@ 0x38
 800e558:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e55c:	4618      	mov	r0, r3
 800e55e:	f7fd fde5 	bl	800c12c <ld_word>
 800e562:	4603      	mov	r3, r0
 800e564:	461a      	mov	r2, r3
 800e566:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e56a:	429a      	cmp	r2, r3
 800e56c:	d127      	bne.n	800e5be <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e570:	3338      	adds	r3, #56	@ 0x38
 800e572:	4618      	mov	r0, r3
 800e574:	f7fd fdf3 	bl	800c15e <ld_dword>
 800e578:	4603      	mov	r3, r0
 800e57a:	4a1c      	ldr	r2, [pc, #112]	@ (800e5ec <find_volume+0x49c>)
 800e57c:	4293      	cmp	r3, r2
 800e57e:	d11e      	bne.n	800e5be <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e582:	3338      	adds	r3, #56	@ 0x38
 800e584:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e588:	4618      	mov	r0, r3
 800e58a:	f7fd fde8 	bl	800c15e <ld_dword>
 800e58e:	4603      	mov	r3, r0
 800e590:	4a17      	ldr	r2, [pc, #92]	@ (800e5f0 <find_volume+0x4a0>)
 800e592:	4293      	cmp	r3, r2
 800e594:	d113      	bne.n	800e5be <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e598:	3338      	adds	r3, #56	@ 0x38
 800e59a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800e59e:	4618      	mov	r0, r3
 800e5a0:	f7fd fddd 	bl	800c15e <ld_dword>
 800e5a4:	4602      	mov	r2, r0
 800e5a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5a8:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e5aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5ac:	3338      	adds	r3, #56	@ 0x38
 800e5ae:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	f7fd fdd3 	bl	800c15e <ld_dword>
 800e5b8:	4602      	mov	r2, r0
 800e5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5bc:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e5be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5c0:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e5c4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e5c6:	4b0b      	ldr	r3, [pc, #44]	@ (800e5f4 <find_volume+0x4a4>)
 800e5c8:	881b      	ldrh	r3, [r3, #0]
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	b29a      	uxth	r2, r3
 800e5ce:	4b09      	ldr	r3, [pc, #36]	@ (800e5f4 <find_volume+0x4a4>)
 800e5d0:	801a      	strh	r2, [r3, #0]
 800e5d2:	4b08      	ldr	r3, [pc, #32]	@ (800e5f4 <find_volume+0x4a4>)
 800e5d4:	881a      	ldrh	r2, [r3, #0]
 800e5d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5d8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e5da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e5dc:	f7fe f820 	bl	800c620 <clear_lock>
#endif
	return FR_OK;
 800e5e0:	2300      	movs	r3, #0
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3758      	adds	r7, #88	@ 0x58
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}
 800e5ea:	bf00      	nop
 800e5ec:	41615252 	.word	0x41615252
 800e5f0:	61417272 	.word	0x61417272
 800e5f4:	20006bd0 	.word	0x20006bd0

0800e5f8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b084      	sub	sp, #16
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e602:	2309      	movs	r3, #9
 800e604:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	2b00      	cmp	r3, #0
 800e60a:	d02e      	beq.n	800e66a <validate+0x72>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	2b00      	cmp	r3, #0
 800e612:	d02a      	beq.n	800e66a <validate+0x72>
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	781b      	ldrb	r3, [r3, #0]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d025      	beq.n	800e66a <validate+0x72>
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	889a      	ldrh	r2, [r3, #4]
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	88db      	ldrh	r3, [r3, #6]
 800e628:	429a      	cmp	r2, r3
 800e62a:	d11e      	bne.n	800e66a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	4618      	mov	r0, r3
 800e632:	f7fd fe7c 	bl	800c32e <lock_fs>
 800e636:	4603      	mov	r3, r0
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d014      	beq.n	800e666 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	785b      	ldrb	r3, [r3, #1]
 800e642:	4618      	mov	r0, r3
 800e644:	f7fd fcd2 	bl	800bfec <disk_status>
 800e648:	4603      	mov	r3, r0
 800e64a:	f003 0301 	and.w	r3, r3, #1
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d102      	bne.n	800e658 <validate+0x60>
				res = FR_OK;
 800e652:	2300      	movs	r3, #0
 800e654:	73fb      	strb	r3, [r7, #15]
 800e656:	e008      	b.n	800e66a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	2100      	movs	r1, #0
 800e65e:	4618      	mov	r0, r3
 800e660:	f7fd fe7b 	bl	800c35a <unlock_fs>
 800e664:	e001      	b.n	800e66a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800e666:	230f      	movs	r3, #15
 800e668:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e66a:	7bfb      	ldrb	r3, [r7, #15]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d102      	bne.n	800e676 <validate+0x7e>
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	e000      	b.n	800e678 <validate+0x80>
 800e676:	2300      	movs	r3, #0
 800e678:	683a      	ldr	r2, [r7, #0]
 800e67a:	6013      	str	r3, [r2, #0]
	return res;
 800e67c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e67e:	4618      	mov	r0, r3
 800e680:	3710      	adds	r7, #16
 800e682:	46bd      	mov	sp, r7
 800e684:	bd80      	pop	{r7, pc}
	...

0800e688 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e688:	b580      	push	{r7, lr}
 800e68a:	b088      	sub	sp, #32
 800e68c:	af00      	add	r7, sp, #0
 800e68e:	60f8      	str	r0, [r7, #12]
 800e690:	60b9      	str	r1, [r7, #8]
 800e692:	4613      	mov	r3, r2
 800e694:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e696:	68bb      	ldr	r3, [r7, #8]
 800e698:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e69a:	f107 0310 	add.w	r3, r7, #16
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f7ff fcbb 	bl	800e01a <get_ldnumber>
 800e6a4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e6a6:	69fb      	ldr	r3, [r7, #28]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	da01      	bge.n	800e6b0 <f_mount+0x28>
 800e6ac:	230b      	movs	r3, #11
 800e6ae:	e048      	b.n	800e742 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e6b0:	4a26      	ldr	r2, [pc, #152]	@ (800e74c <f_mount+0xc4>)
 800e6b2:	69fb      	ldr	r3, [r7, #28]
 800e6b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6b8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e6ba:	69bb      	ldr	r3, [r7, #24]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d00f      	beq.n	800e6e0 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e6c0:	69b8      	ldr	r0, [r7, #24]
 800e6c2:	f7fd ffad 	bl	800c620 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800e6c6:	69bb      	ldr	r3, [r7, #24]
 800e6c8:	691b      	ldr	r3, [r3, #16]
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	f000 ffc9 	bl	800f662 <ff_del_syncobj>
 800e6d0:	4603      	mov	r3, r0
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d101      	bne.n	800e6da <f_mount+0x52>
 800e6d6:	2302      	movs	r3, #2
 800e6d8:	e033      	b.n	800e742 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e6da:	69bb      	ldr	r3, [r7, #24]
 800e6dc:	2200      	movs	r2, #0
 800e6de:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d00f      	beq.n	800e706 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800e6ec:	69fb      	ldr	r3, [r7, #28]
 800e6ee:	b2da      	uxtb	r2, r3
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	3310      	adds	r3, #16
 800e6f4:	4619      	mov	r1, r3
 800e6f6:	4610      	mov	r0, r2
 800e6f8:	f000 ff98 	bl	800f62c <ff_cre_syncobj>
 800e6fc:	4603      	mov	r3, r0
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d101      	bne.n	800e706 <f_mount+0x7e>
 800e702:	2302      	movs	r3, #2
 800e704:	e01d      	b.n	800e742 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e706:	68fa      	ldr	r2, [r7, #12]
 800e708:	4910      	ldr	r1, [pc, #64]	@ (800e74c <f_mount+0xc4>)
 800e70a:	69fb      	ldr	r3, [r7, #28]
 800e70c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d002      	beq.n	800e71c <f_mount+0x94>
 800e716:	79fb      	ldrb	r3, [r7, #7]
 800e718:	2b01      	cmp	r3, #1
 800e71a:	d001      	beq.n	800e720 <f_mount+0x98>
 800e71c:	2300      	movs	r3, #0
 800e71e:	e010      	b.n	800e742 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e720:	f107 010c 	add.w	r1, r7, #12
 800e724:	f107 0308 	add.w	r3, r7, #8
 800e728:	2200      	movs	r2, #0
 800e72a:	4618      	mov	r0, r3
 800e72c:	f7ff fd10 	bl	800e150 <find_volume>
 800e730:	4603      	mov	r3, r0
 800e732:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	7dfa      	ldrb	r2, [r7, #23]
 800e738:	4611      	mov	r1, r2
 800e73a:	4618      	mov	r0, r3
 800e73c:	f7fd fe0d 	bl	800c35a <unlock_fs>
 800e740:	7dfb      	ldrb	r3, [r7, #23]
}
 800e742:	4618      	mov	r0, r3
 800e744:	3720      	adds	r7, #32
 800e746:	46bd      	mov	sp, r7
 800e748:	bd80      	pop	{r7, pc}
 800e74a:	bf00      	nop
 800e74c:	20006bcc 	.word	0x20006bcc

0800e750 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e750:	b580      	push	{r7, lr}
 800e752:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 800e756:	af00      	add	r7, sp, #0
 800e758:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e75c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e760:	6018      	str	r0, [r3, #0]
 800e762:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e766:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800e76a:	6019      	str	r1, [r3, #0]
 800e76c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e770:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e774:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e776:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e77a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d101      	bne.n	800e788 <f_open+0x38>
 800e784:	2309      	movs	r3, #9
 800e786:	e299      	b.n	800ecbc <f_open+0x56c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e788:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e78c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e790:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800e794:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800e798:	7812      	ldrb	r2, [r2, #0]
 800e79a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800e79e:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800e7a0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e7a4:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e7a8:	781a      	ldrb	r2, [r3, #0]
 800e7aa:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 800e7ae:	f107 0308 	add.w	r3, r7, #8
 800e7b2:	4618      	mov	r0, r3
 800e7b4:	f7ff fccc 	bl	800e150 <find_volume>
 800e7b8:	4603      	mov	r3, r0
 800e7ba:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 800e7be:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	f040 8265 	bne.w	800ec92 <f_open+0x542>
		dj.obj.fs = fs;
 800e7c8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e7cc:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 800e7d0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e7d4:	f107 0214 	add.w	r2, r7, #20
 800e7d8:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800e7da:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e7de:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800e7e2:	681a      	ldr	r2, [r3, #0]
 800e7e4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800e7e8:	4611      	mov	r1, r2
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	f7ff fba4 	bl	800df38 <follow_path>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e7f6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d11c      	bne.n	800e838 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e7fe:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800e802:	b25b      	sxtb	r3, r3
 800e804:	2b00      	cmp	r3, #0
 800e806:	da03      	bge.n	800e810 <f_open+0xc0>
				res = FR_INVALID_NAME;
 800e808:	2306      	movs	r3, #6
 800e80a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800e80e:	e013      	b.n	800e838 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e810:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e814:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e818:	781b      	ldrb	r3, [r3, #0]
 800e81a:	2b01      	cmp	r3, #1
 800e81c:	bf8c      	ite	hi
 800e81e:	2301      	movhi	r3, #1
 800e820:	2300      	movls	r3, #0
 800e822:	b2db      	uxtb	r3, r3
 800e824:	461a      	mov	r2, r3
 800e826:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800e82a:	4611      	mov	r1, r2
 800e82c:	4618      	mov	r0, r3
 800e82e:	f7fd fdaf 	bl	800c390 <chk_lock>
 800e832:	4603      	mov	r3, r0
 800e834:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e838:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e83c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e840:	781b      	ldrb	r3, [r3, #0]
 800e842:	f003 031c 	and.w	r3, r3, #28
 800e846:	2b00      	cmp	r3, #0
 800e848:	f000 80a7 	beq.w	800e99a <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 800e84c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e850:	2b00      	cmp	r3, #0
 800e852:	d01f      	beq.n	800e894 <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e854:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e858:	2b04      	cmp	r3, #4
 800e85a:	d10e      	bne.n	800e87a <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e85c:	f7fd fdf4 	bl	800c448 <enq_lock>
 800e860:	4603      	mov	r3, r0
 800e862:	2b00      	cmp	r3, #0
 800e864:	d006      	beq.n	800e874 <f_open+0x124>
 800e866:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800e86a:	4618      	mov	r0, r3
 800e86c:	f7fe ffd6 	bl	800d81c <dir_register>
 800e870:	4603      	mov	r3, r0
 800e872:	e000      	b.n	800e876 <f_open+0x126>
 800e874:	2312      	movs	r3, #18
 800e876:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e87a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e87e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e882:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800e886:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800e88a:	7812      	ldrb	r2, [r2, #0]
 800e88c:	f042 0208 	orr.w	r2, r2, #8
 800e890:	701a      	strb	r2, [r3, #0]
 800e892:	e015      	b.n	800e8c0 <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e894:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800e898:	f003 0311 	and.w	r3, r3, #17
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d003      	beq.n	800e8a8 <f_open+0x158>
					res = FR_DENIED;
 800e8a0:	2307      	movs	r3, #7
 800e8a2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800e8a6:	e00b      	b.n	800e8c0 <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e8a8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e8ac:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e8b0:	781b      	ldrb	r3, [r3, #0]
 800e8b2:	f003 0304 	and.w	r3, r3, #4
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d002      	beq.n	800e8c0 <f_open+0x170>
 800e8ba:	2308      	movs	r3, #8
 800e8bc:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e8c0:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	f040 8088 	bne.w	800e9da <f_open+0x28a>
 800e8ca:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e8ce:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	f003 0308 	and.w	r3, r3, #8
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d07e      	beq.n	800e9da <f_open+0x28a>
				dw = GET_FATTIME();
 800e8dc:	f7fc fb30 	bl	800af40 <get_fattime>
 800e8e0:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e8e4:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800e8e8:	330e      	adds	r3, #14
 800e8ea:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f7fd fc73 	bl	800c1da <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e8f4:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800e8f8:	3316      	adds	r3, #22
 800e8fa:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800e8fe:	4618      	mov	r0, r3
 800e900:	f7fd fc6b 	bl	800c1da <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e904:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800e908:	330b      	adds	r3, #11
 800e90a:	2220      	movs	r2, #32
 800e90c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e90e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e912:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800e916:	4611      	mov	r1, r2
 800e918:	4618      	mov	r0, r3
 800e91a:	f7fe fbed 	bl	800d0f8 <ld_clust>
 800e91e:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e922:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e926:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 800e92a:	2200      	movs	r2, #0
 800e92c:	4618      	mov	r0, r3
 800e92e:	f7fe fc02 	bl	800d136 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e932:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800e936:	331c      	adds	r3, #28
 800e938:	2100      	movs	r1, #0
 800e93a:	4618      	mov	r0, r3
 800e93c:	f7fd fc4d 	bl	800c1da <st_dword>
					fs->wflag = 1;
 800e940:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e944:	2201      	movs	r2, #1
 800e946:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e948:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d044      	beq.n	800e9da <f_open+0x28a>
						dw = fs->winsect;
 800e950:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e956:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 800e95a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800e95e:	2200      	movs	r2, #0
 800e960:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 800e964:	4618      	mov	r0, r3
 800e966:	f7fe f90f 	bl	800cb88 <remove_chain>
 800e96a:	4603      	mov	r3, r0
 800e96c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 800e970:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e974:	2b00      	cmp	r3, #0
 800e976:	d130      	bne.n	800e9da <f_open+0x28a>
							res = move_window(fs, dw);
 800e978:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e97c:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 800e980:	4618      	mov	r0, r3
 800e982:	f7fd feb5 	bl	800c6f0 <move_window>
 800e986:	4603      	mov	r3, r0
 800e988:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e98c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800e990:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800e994:	3a01      	subs	r2, #1
 800e996:	615a      	str	r2, [r3, #20]
 800e998:	e01f      	b.n	800e9da <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e99a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d11b      	bne.n	800e9da <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e9a2:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800e9a6:	f003 0310 	and.w	r3, r3, #16
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d003      	beq.n	800e9b6 <f_open+0x266>
					res = FR_NO_FILE;
 800e9ae:	2304      	movs	r3, #4
 800e9b0:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800e9b4:	e011      	b.n	800e9da <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e9b6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e9ba:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e9be:	781b      	ldrb	r3, [r3, #0]
 800e9c0:	f003 0302 	and.w	r3, r3, #2
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d008      	beq.n	800e9da <f_open+0x28a>
 800e9c8:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 800e9cc:	f003 0301 	and.w	r3, r3, #1
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d002      	beq.n	800e9da <f_open+0x28a>
						res = FR_DENIED;
 800e9d4:	2307      	movs	r3, #7
 800e9d6:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 800e9da:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d148      	bne.n	800ea74 <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e9e2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e9e6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e9ea:	781b      	ldrb	r3, [r3, #0]
 800e9ec:	f003 0308 	and.w	r3, r3, #8
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d00b      	beq.n	800ea0c <f_open+0x2bc>
				mode |= FA_MODIFIED;
 800e9f4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800e9f8:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800e9fc:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800ea00:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800ea04:	7812      	ldrb	r2, [r2, #0]
 800ea06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ea0a:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ea0c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ea10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ea12:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ea16:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800ea1e:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800ea22:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ea26:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ea2e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ea32:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800ea36:	781b      	ldrb	r3, [r3, #0]
 800ea38:	2b01      	cmp	r3, #1
 800ea3a:	bf8c      	ite	hi
 800ea3c:	2301      	movhi	r3, #1
 800ea3e:	2300      	movls	r3, #0
 800ea40:	b2db      	uxtb	r3, r3
 800ea42:	461a      	mov	r2, r3
 800ea44:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800ea48:	4611      	mov	r1, r2
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	f7fd fd1e 	bl	800c48c <inc_lock>
 800ea50:	4602      	mov	r2, r0
 800ea52:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ea56:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ea5e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ea62:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	691b      	ldr	r3, [r3, #16]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d102      	bne.n	800ea74 <f_open+0x324>
 800ea6e:	2302      	movs	r3, #2
 800ea70:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ea74:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	f040 810a 	bne.w	800ec92 <f_open+0x542>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ea7e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ea82:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 800ea86:	4611      	mov	r1, r2
 800ea88:	4618      	mov	r0, r3
 800ea8a:	f7fe fb35 	bl	800d0f8 <ld_clust>
 800ea8e:	4602      	mov	r2, r0
 800ea90:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ea94:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ea9c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 800eaa0:	331c      	adds	r3, #28
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	f7fd fb5b 	bl	800c15e <ld_dword>
 800eaa8:	4602      	mov	r2, r0
 800eaaa:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eaae:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800eab6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eaba:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	2200      	movs	r2, #0
 800eac2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800eac4:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 800eac8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eacc:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ead4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ead8:	88da      	ldrh	r2, [r3, #6]
 800eada:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eade:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800eae6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eaea:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 800eaf4:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 800eaf8:	7812      	ldrb	r2, [r2, #0]
 800eafa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800eafc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb00:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	2200      	movs	r2, #0
 800eb08:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800eb0a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb0e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	2200      	movs	r2, #0
 800eb16:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800eb18:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb1c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	2200      	movs	r2, #0
 800eb24:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800eb26:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb2a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	3330      	adds	r3, #48	@ 0x30
 800eb32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800eb36:	2100      	movs	r1, #0
 800eb38:	4618      	mov	r0, r3
 800eb3a:	f7fd fb9b 	bl	800c274 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800eb3e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb42:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 800eb46:	781b      	ldrb	r3, [r3, #0]
 800eb48:	f003 0320 	and.w	r3, r3, #32
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	f000 80a0 	beq.w	800ec92 <f_open+0x542>
 800eb52:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb56:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	68db      	ldr	r3, [r3, #12]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	f000 8097 	beq.w	800ec92 <f_open+0x542>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800eb64:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb68:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	68da      	ldr	r2, [r3, #12]
 800eb70:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb74:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800eb7c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800eb80:	895b      	ldrh	r3, [r3, #10]
 800eb82:	025b      	lsls	r3, r3, #9
 800eb84:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800eb88:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb8c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	689b      	ldr	r3, [r3, #8]
 800eb94:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800eb98:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800eb9c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	68db      	ldr	r3, [r3, #12]
 800eba4:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800eba8:	e021      	b.n	800ebee <f_open+0x49e>
					clst = get_fat(&fp->obj, clst);
 800ebaa:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ebae:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800ebb8:	4618      	mov	r0, r3
 800ebba:	f7fd fe54 	bl	800c866 <get_fat>
 800ebbe:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 800ebc2:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800ebc6:	2b01      	cmp	r3, #1
 800ebc8:	d802      	bhi.n	800ebd0 <f_open+0x480>
 800ebca:	2302      	movs	r3, #2
 800ebcc:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ebd0:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800ebd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebd8:	d102      	bne.n	800ebe0 <f_open+0x490>
 800ebda:	2301      	movs	r3, #1
 800ebdc:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ebe0:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800ebe4:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800ebe8:	1ad3      	subs	r3, r2, r3
 800ebea:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 800ebee:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d105      	bne.n	800ec02 <f_open+0x4b2>
 800ebf6:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 800ebfa:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 800ebfe:	429a      	cmp	r2, r3
 800ec00:	d8d3      	bhi.n	800ebaa <f_open+0x45a>
				}
				fp->clust = clst;
 800ec02:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ec06:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 800ec10:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ec12:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d13b      	bne.n	800ec92 <f_open+0x542>
 800ec1a:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800ec1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	d035      	beq.n	800ec92 <f_open+0x542>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ec26:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ec2a:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f7fd fdfa 	bl	800c828 <clust2sect>
 800ec34:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 800ec38:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d103      	bne.n	800ec48 <f_open+0x4f8>
						res = FR_INT_ERR;
 800ec40:	2302      	movs	r3, #2
 800ec42:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 800ec46:	e024      	b.n	800ec92 <f_open+0x542>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ec48:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 800ec4c:	0a5a      	lsrs	r2, r3, #9
 800ec4e:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 800ec52:	441a      	add	r2, r3
 800ec54:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ec58:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ec60:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ec64:	7858      	ldrb	r0, [r3, #1]
 800ec66:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ec6a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ec74:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ec78:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	6a1a      	ldr	r2, [r3, #32]
 800ec80:	2301      	movs	r3, #1
 800ec82:	f7fd f9f5 	bl	800c070 <disk_read>
 800ec86:	4603      	mov	r3, r0
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d002      	beq.n	800ec92 <f_open+0x542>
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ec92:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d006      	beq.n	800eca8 <f_open+0x558>
 800ec9a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 800ec9e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	2200      	movs	r2, #0
 800eca6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800eca8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800ecac:	f897 2267 	ldrb.w	r2, [r7, #615]	@ 0x267
 800ecb0:	4611      	mov	r1, r2
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	f7fd fb51 	bl	800c35a <unlock_fs>
 800ecb8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	bd80      	pop	{r7, pc}

0800ecc6 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ecc6:	b580      	push	{r7, lr}
 800ecc8:	b08e      	sub	sp, #56	@ 0x38
 800ecca:	af00      	add	r7, sp, #0
 800eccc:	60f8      	str	r0, [r7, #12]
 800ecce:	60b9      	str	r1, [r7, #8]
 800ecd0:	607a      	str	r2, [r7, #4]
 800ecd2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800ecd4:	68bb      	ldr	r3, [r7, #8]
 800ecd6:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	2200      	movs	r2, #0
 800ecdc:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800ecde:	68fb      	ldr	r3, [r7, #12]
 800ece0:	f107 0214 	add.w	r2, r7, #20
 800ece4:	4611      	mov	r1, r2
 800ece6:	4618      	mov	r0, r3
 800ece8:	f7ff fc86 	bl	800e5f8 <validate>
 800ecec:	4603      	mov	r3, r0
 800ecee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ecf2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d107      	bne.n	800ed0a <f_read+0x44>
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	7d5b      	ldrb	r3, [r3, #21]
 800ecfe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ed02:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d009      	beq.n	800ed1e <f_read+0x58>
 800ed0a:	697b      	ldr	r3, [r7, #20]
 800ed0c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800ed10:	4611      	mov	r1, r2
 800ed12:	4618      	mov	r0, r3
 800ed14:	f7fd fb21 	bl	800c35a <unlock_fs>
 800ed18:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ed1c:	e13d      	b.n	800ef9a <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	7d1b      	ldrb	r3, [r3, #20]
 800ed22:	f003 0301 	and.w	r3, r3, #1
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d106      	bne.n	800ed38 <f_read+0x72>
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	2107      	movs	r1, #7
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f7fd fb13 	bl	800c35a <unlock_fs>
 800ed34:	2307      	movs	r3, #7
 800ed36:	e130      	b.n	800ef9a <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	68da      	ldr	r2, [r3, #12]
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	699b      	ldr	r3, [r3, #24]
 800ed40:	1ad3      	subs	r3, r2, r3
 800ed42:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800ed44:	687a      	ldr	r2, [r7, #4]
 800ed46:	6a3b      	ldr	r3, [r7, #32]
 800ed48:	429a      	cmp	r2, r3
 800ed4a:	f240 811c 	bls.w	800ef86 <f_read+0x2c0>
 800ed4e:	6a3b      	ldr	r3, [r7, #32]
 800ed50:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800ed52:	e118      	b.n	800ef86 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	699b      	ldr	r3, [r3, #24]
 800ed58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	f040 80e4 	bne.w	800ef2a <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ed62:	68fb      	ldr	r3, [r7, #12]
 800ed64:	699b      	ldr	r3, [r3, #24]
 800ed66:	0a5b      	lsrs	r3, r3, #9
 800ed68:	697a      	ldr	r2, [r7, #20]
 800ed6a:	8952      	ldrh	r2, [r2, #10]
 800ed6c:	3a01      	subs	r2, #1
 800ed6e:	4013      	ands	r3, r2
 800ed70:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ed72:	69fb      	ldr	r3, [r7, #28]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d139      	bne.n	800edec <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	699b      	ldr	r3, [r3, #24]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d103      	bne.n	800ed88 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	689b      	ldr	r3, [r3, #8]
 800ed84:	633b      	str	r3, [r7, #48]	@ 0x30
 800ed86:	e013      	b.n	800edb0 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d007      	beq.n	800eda0 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ed90:	68fb      	ldr	r3, [r7, #12]
 800ed92:	699b      	ldr	r3, [r3, #24]
 800ed94:	4619      	mov	r1, r3
 800ed96:	68f8      	ldr	r0, [r7, #12]
 800ed98:	f7fd fff3 	bl	800cd82 <clmt_clust>
 800ed9c:	6338      	str	r0, [r7, #48]	@ 0x30
 800ed9e:	e007      	b.n	800edb0 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800eda0:	68fa      	ldr	r2, [r7, #12]
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	69db      	ldr	r3, [r3, #28]
 800eda6:	4619      	mov	r1, r3
 800eda8:	4610      	mov	r0, r2
 800edaa:	f7fd fd5c 	bl	800c866 <get_fat>
 800edae:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800edb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edb2:	2b01      	cmp	r3, #1
 800edb4:	d809      	bhi.n	800edca <f_read+0x104>
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	2202      	movs	r2, #2
 800edba:	755a      	strb	r2, [r3, #21]
 800edbc:	697b      	ldr	r3, [r7, #20]
 800edbe:	2102      	movs	r1, #2
 800edc0:	4618      	mov	r0, r3
 800edc2:	f7fd faca 	bl	800c35a <unlock_fs>
 800edc6:	2302      	movs	r3, #2
 800edc8:	e0e7      	b.n	800ef9a <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800edca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800edcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edd0:	d109      	bne.n	800ede6 <f_read+0x120>
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	2201      	movs	r2, #1
 800edd6:	755a      	strb	r2, [r3, #21]
 800edd8:	697b      	ldr	r3, [r7, #20]
 800edda:	2101      	movs	r1, #1
 800eddc:	4618      	mov	r0, r3
 800edde:	f7fd fabc 	bl	800c35a <unlock_fs>
 800ede2:	2301      	movs	r3, #1
 800ede4:	e0d9      	b.n	800ef9a <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800edea:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800edec:	697a      	ldr	r2, [r7, #20]
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	69db      	ldr	r3, [r3, #28]
 800edf2:	4619      	mov	r1, r3
 800edf4:	4610      	mov	r0, r2
 800edf6:	f7fd fd17 	bl	800c828 <clust2sect>
 800edfa:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800edfc:	69bb      	ldr	r3, [r7, #24]
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d109      	bne.n	800ee16 <f_read+0x150>
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	2202      	movs	r2, #2
 800ee06:	755a      	strb	r2, [r3, #21]
 800ee08:	697b      	ldr	r3, [r7, #20]
 800ee0a:	2102      	movs	r1, #2
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f7fd faa4 	bl	800c35a <unlock_fs>
 800ee12:	2302      	movs	r3, #2
 800ee14:	e0c1      	b.n	800ef9a <f_read+0x2d4>
			sect += csect;
 800ee16:	69ba      	ldr	r2, [r7, #24]
 800ee18:	69fb      	ldr	r3, [r7, #28]
 800ee1a:	4413      	add	r3, r2
 800ee1c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	0a5b      	lsrs	r3, r3, #9
 800ee22:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ee24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d03e      	beq.n	800eea8 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ee2a:	69fa      	ldr	r2, [r7, #28]
 800ee2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee2e:	4413      	add	r3, r2
 800ee30:	697a      	ldr	r2, [r7, #20]
 800ee32:	8952      	ldrh	r2, [r2, #10]
 800ee34:	4293      	cmp	r3, r2
 800ee36:	d905      	bls.n	800ee44 <f_read+0x17e>
					cc = fs->csize - csect;
 800ee38:	697b      	ldr	r3, [r7, #20]
 800ee3a:	895b      	ldrh	r3, [r3, #10]
 800ee3c:	461a      	mov	r2, r3
 800ee3e:	69fb      	ldr	r3, [r7, #28]
 800ee40:	1ad3      	subs	r3, r2, r3
 800ee42:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ee44:	697b      	ldr	r3, [r7, #20]
 800ee46:	7858      	ldrb	r0, [r3, #1]
 800ee48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee4a:	69ba      	ldr	r2, [r7, #24]
 800ee4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ee4e:	f7fd f90f 	bl	800c070 <disk_read>
 800ee52:	4603      	mov	r3, r0
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d009      	beq.n	800ee6c <f_read+0x1a6>
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	2201      	movs	r2, #1
 800ee5c:	755a      	strb	r2, [r3, #21]
 800ee5e:	697b      	ldr	r3, [r7, #20]
 800ee60:	2101      	movs	r1, #1
 800ee62:	4618      	mov	r0, r3
 800ee64:	f7fd fa79 	bl	800c35a <unlock_fs>
 800ee68:	2301      	movs	r3, #1
 800ee6a:	e096      	b.n	800ef9a <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	7d1b      	ldrb	r3, [r3, #20]
 800ee70:	b25b      	sxtb	r3, r3
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	da14      	bge.n	800eea0 <f_read+0x1da>
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	6a1a      	ldr	r2, [r3, #32]
 800ee7a:	69bb      	ldr	r3, [r7, #24]
 800ee7c:	1ad3      	subs	r3, r2, r3
 800ee7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ee80:	429a      	cmp	r2, r3
 800ee82:	d90d      	bls.n	800eea0 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	6a1a      	ldr	r2, [r3, #32]
 800ee88:	69bb      	ldr	r3, [r7, #24]
 800ee8a:	1ad3      	subs	r3, r2, r3
 800ee8c:	025b      	lsls	r3, r3, #9
 800ee8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ee90:	18d0      	adds	r0, r2, r3
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	3330      	adds	r3, #48	@ 0x30
 800ee96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ee9a:	4619      	mov	r1, r3
 800ee9c:	f7fd f9c9 	bl	800c232 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800eea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eea2:	025b      	lsls	r3, r3, #9
 800eea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800eea6:	e05a      	b.n	800ef5e <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	6a1b      	ldr	r3, [r3, #32]
 800eeac:	69ba      	ldr	r2, [r7, #24]
 800eeae:	429a      	cmp	r2, r3
 800eeb0:	d038      	beq.n	800ef24 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	7d1b      	ldrb	r3, [r3, #20]
 800eeb6:	b25b      	sxtb	r3, r3
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	da1d      	bge.n	800eef8 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eebc:	697b      	ldr	r3, [r7, #20]
 800eebe:	7858      	ldrb	r0, [r3, #1]
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	6a1a      	ldr	r2, [r3, #32]
 800eeca:	2301      	movs	r3, #1
 800eecc:	f7fd f8f0 	bl	800c0b0 <disk_write>
 800eed0:	4603      	mov	r3, r0
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d009      	beq.n	800eeea <f_read+0x224>
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	2201      	movs	r2, #1
 800eeda:	755a      	strb	r2, [r3, #21]
 800eedc:	697b      	ldr	r3, [r7, #20]
 800eede:	2101      	movs	r1, #1
 800eee0:	4618      	mov	r0, r3
 800eee2:	f7fd fa3a 	bl	800c35a <unlock_fs>
 800eee6:	2301      	movs	r3, #1
 800eee8:	e057      	b.n	800ef9a <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	7d1b      	ldrb	r3, [r3, #20]
 800eeee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eef2:	b2da      	uxtb	r2, r3
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800eef8:	697b      	ldr	r3, [r7, #20]
 800eefa:	7858      	ldrb	r0, [r3, #1]
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ef02:	2301      	movs	r3, #1
 800ef04:	69ba      	ldr	r2, [r7, #24]
 800ef06:	f7fd f8b3 	bl	800c070 <disk_read>
 800ef0a:	4603      	mov	r3, r0
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d009      	beq.n	800ef24 <f_read+0x25e>
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	2201      	movs	r2, #1
 800ef14:	755a      	strb	r2, [r3, #21]
 800ef16:	697b      	ldr	r3, [r7, #20]
 800ef18:	2101      	movs	r1, #1
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	f7fd fa1d 	bl	800c35a <unlock_fs>
 800ef20:	2301      	movs	r3, #1
 800ef22:	e03a      	b.n	800ef9a <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	69ba      	ldr	r2, [r7, #24]
 800ef28:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	699b      	ldr	r3, [r3, #24]
 800ef2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef32:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ef36:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ef38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	d901      	bls.n	800ef44 <f_read+0x27e>
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ef4a:	68fb      	ldr	r3, [r7, #12]
 800ef4c:	699b      	ldr	r3, [r3, #24]
 800ef4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef52:	4413      	add	r3, r2
 800ef54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef56:	4619      	mov	r1, r3
 800ef58:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef5a:	f7fd f96a 	bl	800c232 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ef5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ef60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef62:	4413      	add	r3, r2
 800ef64:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	699a      	ldr	r2, [r3, #24]
 800ef6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef6c:	441a      	add	r2, r3
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	619a      	str	r2, [r3, #24]
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	681a      	ldr	r2, [r3, #0]
 800ef76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef78:	441a      	add	r2, r3
 800ef7a:	683b      	ldr	r3, [r7, #0]
 800ef7c:	601a      	str	r2, [r3, #0]
 800ef7e:	687a      	ldr	r2, [r7, #4]
 800ef80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef82:	1ad3      	subs	r3, r2, r3
 800ef84:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	f47f aee3 	bne.w	800ed54 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ef8e:	697b      	ldr	r3, [r7, #20]
 800ef90:	2100      	movs	r1, #0
 800ef92:	4618      	mov	r0, r3
 800ef94:	f7fd f9e1 	bl	800c35a <unlock_fs>
 800ef98:	2300      	movs	r3, #0
}
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	3738      	adds	r7, #56	@ 0x38
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	bd80      	pop	{r7, pc}

0800efa2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800efa2:	b580      	push	{r7, lr}
 800efa4:	b086      	sub	sp, #24
 800efa6:	af00      	add	r7, sp, #0
 800efa8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	f107 0208 	add.w	r2, r7, #8
 800efb0:	4611      	mov	r1, r2
 800efb2:	4618      	mov	r0, r3
 800efb4:	f7ff fb20 	bl	800e5f8 <validate>
 800efb8:	4603      	mov	r3, r0
 800efba:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800efbc:	7dfb      	ldrb	r3, [r7, #23]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d16d      	bne.n	800f09e <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	7d1b      	ldrb	r3, [r3, #20]
 800efc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d067      	beq.n	800f09e <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	7d1b      	ldrb	r3, [r3, #20]
 800efd2:	b25b      	sxtb	r3, r3
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	da1a      	bge.n	800f00e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800efd8:	68bb      	ldr	r3, [r7, #8]
 800efda:	7858      	ldrb	r0, [r3, #1]
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	6a1a      	ldr	r2, [r3, #32]
 800efe6:	2301      	movs	r3, #1
 800efe8:	f7fd f862 	bl	800c0b0 <disk_write>
 800efec:	4603      	mov	r3, r0
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d006      	beq.n	800f000 <f_sync+0x5e>
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	2101      	movs	r1, #1
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7fd f9af 	bl	800c35a <unlock_fs>
 800effc:	2301      	movs	r3, #1
 800effe:	e055      	b.n	800f0ac <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	7d1b      	ldrb	r3, [r3, #20]
 800f004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f008:	b2da      	uxtb	r2, r3
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800f00e:	f7fb ff97 	bl	800af40 <get_fattime>
 800f012:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800f014:	68ba      	ldr	r2, [r7, #8]
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f01a:	4619      	mov	r1, r3
 800f01c:	4610      	mov	r0, r2
 800f01e:	f7fd fb67 	bl	800c6f0 <move_window>
 800f022:	4603      	mov	r3, r0
 800f024:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800f026:	7dfb      	ldrb	r3, [r7, #23]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d138      	bne.n	800f09e <f_sync+0xfc>
					dir = fp->dir_ptr;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f030:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	330b      	adds	r3, #11
 800f036:	781a      	ldrb	r2, [r3, #0]
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	330b      	adds	r3, #11
 800f03c:	f042 0220 	orr.w	r2, r2, #32
 800f040:	b2d2      	uxtb	r2, r2
 800f042:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	6818      	ldr	r0, [r3, #0]
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	689b      	ldr	r3, [r3, #8]
 800f04c:	461a      	mov	r2, r3
 800f04e:	68f9      	ldr	r1, [r7, #12]
 800f050:	f7fe f871 	bl	800d136 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	f103 021c 	add.w	r2, r3, #28
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	68db      	ldr	r3, [r3, #12]
 800f05e:	4619      	mov	r1, r3
 800f060:	4610      	mov	r0, r2
 800f062:	f7fd f8ba 	bl	800c1da <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	3316      	adds	r3, #22
 800f06a:	6939      	ldr	r1, [r7, #16]
 800f06c:	4618      	mov	r0, r3
 800f06e:	f7fd f8b4 	bl	800c1da <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	3312      	adds	r3, #18
 800f076:	2100      	movs	r1, #0
 800f078:	4618      	mov	r0, r3
 800f07a:	f7fd f893 	bl	800c1a4 <st_word>
					fs->wflag = 1;
 800f07e:	68bb      	ldr	r3, [r7, #8]
 800f080:	2201      	movs	r2, #1
 800f082:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800f084:	68bb      	ldr	r3, [r7, #8]
 800f086:	4618      	mov	r0, r3
 800f088:	f7fd fb60 	bl	800c74c <sync_fs>
 800f08c:	4603      	mov	r3, r0
 800f08e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	7d1b      	ldrb	r3, [r3, #20]
 800f094:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f098:	b2da      	uxtb	r2, r3
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800f09e:	68bb      	ldr	r3, [r7, #8]
 800f0a0:	7dfa      	ldrb	r2, [r7, #23]
 800f0a2:	4611      	mov	r1, r2
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	f7fd f958 	bl	800c35a <unlock_fs>
 800f0aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	3718      	adds	r7, #24
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	bd80      	pop	{r7, pc}

0800f0b4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800f0b4:	b580      	push	{r7, lr}
 800f0b6:	b084      	sub	sp, #16
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800f0bc:	6878      	ldr	r0, [r7, #4]
 800f0be:	f7ff ff70 	bl	800efa2 <f_sync>
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800f0c6:	7bfb      	ldrb	r3, [r7, #15]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d11d      	bne.n	800f108 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	f107 0208 	add.w	r2, r7, #8
 800f0d2:	4611      	mov	r1, r2
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	f7ff fa8f 	bl	800e5f8 <validate>
 800f0da:	4603      	mov	r3, r0
 800f0dc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f0de:	7bfb      	ldrb	r3, [r7, #15]
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d111      	bne.n	800f108 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	691b      	ldr	r3, [r3, #16]
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	f7fd fa5d 	bl	800c5a8 <dec_lock>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800f0f2:	7bfb      	ldrb	r3, [r7, #15]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d102      	bne.n	800f0fe <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800f0fe:	68bb      	ldr	r3, [r7, #8]
 800f100:	2100      	movs	r1, #0
 800f102:	4618      	mov	r0, r3
 800f104:	f7fd f929 	bl	800c35a <unlock_fs>
#endif
		}
	}
	return res;
 800f108:	7bfb      	ldrb	r3, [r7, #15]
}
 800f10a:	4618      	mov	r0, r3
 800f10c:	3710      	adds	r7, #16
 800f10e:	46bd      	mov	sp, r7
 800f110:	bd80      	pop	{r7, pc}

0800f112 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800f112:	b580      	push	{r7, lr}
 800f114:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 800f118:	af00      	add	r7, sp, #0
 800f11a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f11e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800f122:	6018      	str	r0, [r3, #0]
 800f124:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f128:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 800f12c:	6019      	str	r1, [r3, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800f12e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f132:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d101      	bne.n	800f140 <f_opendir+0x2e>
 800f13c:	2309      	movs	r3, #9
 800f13e:	e0a8      	b.n	800f292 <f_opendir+0x180>

	/* Get logical drive */
	obj = &dp->obj;
 800f140:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f144:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
	res = find_volume(&path, &fs, 0);
 800f14e:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 800f152:	463b      	mov	r3, r7
 800f154:	2200      	movs	r2, #0
 800f156:	4618      	mov	r0, r3
 800f158:	f7fe fffa 	bl	800e150 <find_volume>
 800f15c:	4603      	mov	r3, r0
 800f15e:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	if (res == FR_OK) {
 800f162:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 800f166:	2b00      	cmp	r3, #0
 800f168:	f040 8081 	bne.w	800f26e <f_opendir+0x15c>
		obj->fs = fs;
 800f16c:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 800f170:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f174:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 800f176:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800f17a:	f107 020c 	add.w	r2, r7, #12
 800f17e:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800f180:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f184:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 800f188:	681a      	ldr	r2, [r3, #0]
 800f18a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f18e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800f192:	4611      	mov	r1, r2
 800f194:	6818      	ldr	r0, [r3, #0]
 800f196:	f7fe fecf 	bl	800df38 <follow_path>
 800f19a:	4603      	mov	r3, r0
 800f19c:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
		if (res == FR_OK) {						/* Follow completed */
 800f1a0:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d15b      	bne.n	800f260 <f_opendir+0x14e>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800f1a8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f1ac:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f1b6:	b25b      	sxtb	r3, r3
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	db1a      	blt.n	800f1f2 <f_opendir+0xe0>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800f1bc:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f1c0:	799b      	ldrb	r3, [r3, #6]
 800f1c2:	f003 0310 	and.w	r3, r3, #16
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d010      	beq.n	800f1ec <f_opendir+0xda>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800f1ca:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 800f1ce:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f1d2:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	6a1b      	ldr	r3, [r3, #32]
 800f1da:	4619      	mov	r1, r3
 800f1dc:	4610      	mov	r0, r2
 800f1de:	f7fd ff8b 	bl	800d0f8 <ld_clust>
 800f1e2:	4602      	mov	r2, r0
 800f1e4:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f1e8:	609a      	str	r2, [r3, #8]
 800f1ea:	e002      	b.n	800f1f2 <f_opendir+0xe0>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800f1ec:	2305      	movs	r3, #5
 800f1ee:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
				}
			}
			if (res == FR_OK) {
 800f1f2:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d132      	bne.n	800f260 <f_opendir+0x14e>
				obj->id = fs->id;
 800f1fa:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800f1fe:	88da      	ldrh	r2, [r3, #6]
 800f200:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f204:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800f206:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f20a:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800f20e:	2100      	movs	r1, #0
 800f210:	6818      	ldr	r0, [r3, #0]
 800f212:	f7fd fdea 	bl	800cdea <dir_sdi>
 800f216:	4603      	mov	r3, r0
 800f218:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800f21c:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 800f220:	2b00      	cmp	r3, #0
 800f222:	d11d      	bne.n	800f260 <f_opendir+0x14e>
					if (obj->sclust) {
 800f224:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f228:	689b      	ldr	r3, [r3, #8]
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d014      	beq.n	800f258 <f_opendir+0x146>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800f22e:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800f232:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800f236:	2100      	movs	r1, #0
 800f238:	6818      	ldr	r0, [r3, #0]
 800f23a:	f7fd f927 	bl	800c48c <inc_lock>
 800f23e:	4602      	mov	r2, r0
 800f240:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f244:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800f246:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f24a:	691b      	ldr	r3, [r3, #16]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d107      	bne.n	800f260 <f_opendir+0x14e>
 800f250:	2312      	movs	r3, #18
 800f252:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
 800f256:	e003      	b.n	800f260 <f_opendir+0x14e>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800f258:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f25c:	2200      	movs	r2, #0
 800f25e:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800f260:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 800f264:	2b04      	cmp	r3, #4
 800f266:	d102      	bne.n	800f26e <f_opendir+0x15c>
 800f268:	2305      	movs	r3, #5
 800f26a:	f887 3217 	strb.w	r3, [r7, #535]	@ 0x217
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800f26e:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
 800f272:	2b00      	cmp	r3, #0
 800f274:	d003      	beq.n	800f27e <f_opendir+0x16c>
 800f276:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800f27a:	2200      	movs	r2, #0
 800f27c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800f27e:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800f282:	f897 2217 	ldrb.w	r2, [r7, #535]	@ 0x217
 800f286:	4611      	mov	r1, r2
 800f288:	4618      	mov	r0, r3
 800f28a:	f7fd f866 	bl	800c35a <unlock_fs>
 800f28e:	f897 3217 	ldrb.w	r3, [r7, #535]	@ 0x217
}
 800f292:	4618      	mov	r0, r3
 800f294:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd80      	pop	{r7, pc}

0800f29c <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b084      	sub	sp, #16
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	f107 0208 	add.w	r2, r7, #8
 800f2aa:	4611      	mov	r1, r2
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	f7ff f9a3 	bl	800e5f8 <validate>
 800f2b2:	4603      	mov	r3, r0
 800f2b4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f2b6:	7bfb      	ldrb	r3, [r7, #15]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d115      	bne.n	800f2e8 <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	691b      	ldr	r3, [r3, #16]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d006      	beq.n	800f2d2 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	691b      	ldr	r3, [r3, #16]
 800f2c8:	4618      	mov	r0, r3
 800f2ca:	f7fd f96d 	bl	800c5a8 <dec_lock>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800f2d2:	7bfb      	ldrb	r3, [r7, #15]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d102      	bne.n	800f2de <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	2200      	movs	r2, #0
 800f2dc:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	2100      	movs	r1, #0
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f7fd f839 	bl	800c35a <unlock_fs>
#endif
	}
	return res;
 800f2e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	3710      	adds	r7, #16
 800f2ee:	46bd      	mov	sp, r7
 800f2f0:	bd80      	pop	{r7, pc}

0800f2f2 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800f2f2:	b580      	push	{r7, lr}
 800f2f4:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f2fe:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800f302:	6018      	str	r0, [r3, #0]
 800f304:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f308:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800f30c:	6019      	str	r1, [r3, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800f30e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f312:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800f31c:	4611      	mov	r1, r2
 800f31e:	4618      	mov	r0, r3
 800f320:	f7ff f96a 	bl	800e5f8 <validate>
 800f324:	4603      	mov	r3, r0
 800f326:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
	if (res == FR_OK) {
 800f32a:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d14b      	bne.n	800f3ca <f_readdir+0xd8>
		if (!fno) {
 800f332:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f336:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d10b      	bne.n	800f358 <f_readdir+0x66>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800f340:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f344:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800f348:	2100      	movs	r1, #0
 800f34a:	6818      	ldr	r0, [r3, #0]
 800f34c:	f7fd fd4d 	bl	800cdea <dir_sdi>
 800f350:	4603      	mov	r3, r0
 800f352:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
 800f356:	e038      	b.n	800f3ca <f_readdir+0xd8>
		} else {
			INIT_NAMBUF(fs);
 800f358:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 800f35c:	f107 0208 	add.w	r2, r7, #8
 800f360:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 800f362:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f366:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800f36a:	2100      	movs	r1, #0
 800f36c:	6818      	ldr	r0, [r3, #0]
 800f36e:	f7fe f8ee 	bl	800d54e <dir_read>
 800f372:	4603      	mov	r3, r0
 800f374:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800f378:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 800f37c:	2b04      	cmp	r3, #4
 800f37e:	d102      	bne.n	800f386 <f_readdir+0x94>
 800f380:	2300      	movs	r3, #0
 800f382:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			if (res == FR_OK) {				/* A valid entry is found */
 800f386:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d11d      	bne.n	800f3ca <f_readdir+0xd8>
				get_fileinfo(dp, fno);		/* Get the object information */
 800f38e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f392:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 800f396:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f39a:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800f39e:	6811      	ldr	r1, [r2, #0]
 800f3a0:	6818      	ldr	r0, [r3, #0]
 800f3a2:	f7fe fb33 	bl	800da0c <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800f3a6:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800f3aa:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800f3ae:	2100      	movs	r1, #0
 800f3b0:	6818      	ldr	r0, [r3, #0]
 800f3b2:	f7fd fd95 	bl	800cee0 <dir_next>
 800f3b6:	4603      	mov	r3, r0
 800f3b8:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800f3bc:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
 800f3c0:	2b04      	cmp	r3, #4
 800f3c2:	d102      	bne.n	800f3ca <f_readdir+0xd8>
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	f887 320f 	strb.w	r3, [r7, #527]	@ 0x20f
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800f3ca:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 800f3ce:	f897 220f 	ldrb.w	r2, [r7, #527]	@ 0x20f
 800f3d2:	4611      	mov	r1, r2
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	f7fc ffc0 	bl	800c35a <unlock_fs>
 800f3da:	f897 320f 	ldrb.w	r3, [r7, #527]	@ 0x20f
}
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}

0800f3e8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f3e8:	b480      	push	{r7}
 800f3ea:	b087      	sub	sp, #28
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	60f8      	str	r0, [r7, #12]
 800f3f0:	60b9      	str	r1, [r7, #8]
 800f3f2:	4613      	mov	r3, r2
 800f3f4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f3f6:	2301      	movs	r3, #1
 800f3f8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f3fe:	4b1f      	ldr	r3, [pc, #124]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f400:	7a5b      	ldrb	r3, [r3, #9]
 800f402:	b2db      	uxtb	r3, r3
 800f404:	2b00      	cmp	r3, #0
 800f406:	d131      	bne.n	800f46c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f408:	4b1c      	ldr	r3, [pc, #112]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f40a:	7a5b      	ldrb	r3, [r3, #9]
 800f40c:	b2db      	uxtb	r3, r3
 800f40e:	461a      	mov	r2, r3
 800f410:	4b1a      	ldr	r3, [pc, #104]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f412:	2100      	movs	r1, #0
 800f414:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f416:	4b19      	ldr	r3, [pc, #100]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f418:	7a5b      	ldrb	r3, [r3, #9]
 800f41a:	b2db      	uxtb	r3, r3
 800f41c:	4a17      	ldr	r2, [pc, #92]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f41e:	009b      	lsls	r3, r3, #2
 800f420:	4413      	add	r3, r2
 800f422:	68fa      	ldr	r2, [r7, #12]
 800f424:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f426:	4b15      	ldr	r3, [pc, #84]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f428:	7a5b      	ldrb	r3, [r3, #9]
 800f42a:	b2db      	uxtb	r3, r3
 800f42c:	461a      	mov	r2, r3
 800f42e:	4b13      	ldr	r3, [pc, #76]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f430:	4413      	add	r3, r2
 800f432:	79fa      	ldrb	r2, [r7, #7]
 800f434:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f436:	4b11      	ldr	r3, [pc, #68]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f438:	7a5b      	ldrb	r3, [r3, #9]
 800f43a:	b2db      	uxtb	r3, r3
 800f43c:	1c5a      	adds	r2, r3, #1
 800f43e:	b2d1      	uxtb	r1, r2
 800f440:	4a0e      	ldr	r2, [pc, #56]	@ (800f47c <FATFS_LinkDriverEx+0x94>)
 800f442:	7251      	strb	r1, [r2, #9]
 800f444:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f446:	7dbb      	ldrb	r3, [r7, #22]
 800f448:	3330      	adds	r3, #48	@ 0x30
 800f44a:	b2da      	uxtb	r2, r3
 800f44c:	68bb      	ldr	r3, [r7, #8]
 800f44e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f450:	68bb      	ldr	r3, [r7, #8]
 800f452:	3301      	adds	r3, #1
 800f454:	223a      	movs	r2, #58	@ 0x3a
 800f456:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f458:	68bb      	ldr	r3, [r7, #8]
 800f45a:	3302      	adds	r3, #2
 800f45c:	222f      	movs	r2, #47	@ 0x2f
 800f45e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f460:	68bb      	ldr	r3, [r7, #8]
 800f462:	3303      	adds	r3, #3
 800f464:	2200      	movs	r2, #0
 800f466:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f468:	2300      	movs	r3, #0
 800f46a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f46c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f46e:	4618      	mov	r0, r3
 800f470:	371c      	adds	r7, #28
 800f472:	46bd      	mov	sp, r7
 800f474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f478:	4770      	bx	lr
 800f47a:	bf00      	nop
 800f47c:	20006bf4 	.word	0x20006bf4

0800f480 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b082      	sub	sp, #8
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
 800f488:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f48a:	2200      	movs	r2, #0
 800f48c:	6839      	ldr	r1, [r7, #0]
 800f48e:	6878      	ldr	r0, [r7, #4]
 800f490:	f7ff ffaa 	bl	800f3e8 <FATFS_LinkDriverEx>
 800f494:	4603      	mov	r3, r0
}
 800f496:	4618      	mov	r0, r3
 800f498:	3708      	adds	r7, #8
 800f49a:	46bd      	mov	sp, r7
 800f49c:	bd80      	pop	{r7, pc}
	...

0800f4a0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800f4a0:	b480      	push	{r7}
 800f4a2:	b085      	sub	sp, #20
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	6039      	str	r1, [r7, #0]
 800f4aa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800f4ac:	88fb      	ldrh	r3, [r7, #6]
 800f4ae:	2b7f      	cmp	r3, #127	@ 0x7f
 800f4b0:	d802      	bhi.n	800f4b8 <ff_convert+0x18>
		c = chr;
 800f4b2:	88fb      	ldrh	r3, [r7, #6]
 800f4b4:	81fb      	strh	r3, [r7, #14]
 800f4b6:	e025      	b.n	800f504 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d00b      	beq.n	800f4d6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800f4be:	88fb      	ldrh	r3, [r7, #6]
 800f4c0:	2bff      	cmp	r3, #255	@ 0xff
 800f4c2:	d805      	bhi.n	800f4d0 <ff_convert+0x30>
 800f4c4:	88fb      	ldrh	r3, [r7, #6]
 800f4c6:	3b80      	subs	r3, #128	@ 0x80
 800f4c8:	4a12      	ldr	r2, [pc, #72]	@ (800f514 <ff_convert+0x74>)
 800f4ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f4ce:	e000      	b.n	800f4d2 <ff_convert+0x32>
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	81fb      	strh	r3, [r7, #14]
 800f4d4:	e016      	b.n	800f504 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	81fb      	strh	r3, [r7, #14]
 800f4da:	e009      	b.n	800f4f0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800f4dc:	89fb      	ldrh	r3, [r7, #14]
 800f4de:	4a0d      	ldr	r2, [pc, #52]	@ (800f514 <ff_convert+0x74>)
 800f4e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f4e4:	88fa      	ldrh	r2, [r7, #6]
 800f4e6:	429a      	cmp	r2, r3
 800f4e8:	d006      	beq.n	800f4f8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800f4ea:	89fb      	ldrh	r3, [r7, #14]
 800f4ec:	3301      	adds	r3, #1
 800f4ee:	81fb      	strh	r3, [r7, #14]
 800f4f0:	89fb      	ldrh	r3, [r7, #14]
 800f4f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800f4f4:	d9f2      	bls.n	800f4dc <ff_convert+0x3c>
 800f4f6:	e000      	b.n	800f4fa <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800f4f8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800f4fa:	89fb      	ldrh	r3, [r7, #14]
 800f4fc:	3380      	adds	r3, #128	@ 0x80
 800f4fe:	b29b      	uxth	r3, r3
 800f500:	b2db      	uxtb	r3, r3
 800f502:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800f504:	89fb      	ldrh	r3, [r7, #14]
}
 800f506:	4618      	mov	r0, r3
 800f508:	3714      	adds	r7, #20
 800f50a:	46bd      	mov	sp, r7
 800f50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f510:	4770      	bx	lr
 800f512:	bf00      	nop
 800f514:	08023364 	.word	0x08023364

0800f518 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800f518:	b480      	push	{r7}
 800f51a:	b087      	sub	sp, #28
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	4603      	mov	r3, r0
 800f520:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800f522:	88fb      	ldrh	r3, [r7, #6]
 800f524:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f528:	d201      	bcs.n	800f52e <ff_wtoupper+0x16>
 800f52a:	4b3e      	ldr	r3, [pc, #248]	@ (800f624 <ff_wtoupper+0x10c>)
 800f52c:	e000      	b.n	800f530 <ff_wtoupper+0x18>
 800f52e:	4b3e      	ldr	r3, [pc, #248]	@ (800f628 <ff_wtoupper+0x110>)
 800f530:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800f532:	697b      	ldr	r3, [r7, #20]
 800f534:	1c9a      	adds	r2, r3, #2
 800f536:	617a      	str	r2, [r7, #20]
 800f538:	881b      	ldrh	r3, [r3, #0]
 800f53a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800f53c:	8a7b      	ldrh	r3, [r7, #18]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d068      	beq.n	800f614 <ff_wtoupper+0xfc>
 800f542:	88fa      	ldrh	r2, [r7, #6]
 800f544:	8a7b      	ldrh	r3, [r7, #18]
 800f546:	429a      	cmp	r2, r3
 800f548:	d364      	bcc.n	800f614 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800f54a:	697b      	ldr	r3, [r7, #20]
 800f54c:	1c9a      	adds	r2, r3, #2
 800f54e:	617a      	str	r2, [r7, #20]
 800f550:	881b      	ldrh	r3, [r3, #0]
 800f552:	823b      	strh	r3, [r7, #16]
 800f554:	8a3b      	ldrh	r3, [r7, #16]
 800f556:	0a1b      	lsrs	r3, r3, #8
 800f558:	81fb      	strh	r3, [r7, #14]
 800f55a:	8a3b      	ldrh	r3, [r7, #16]
 800f55c:	b2db      	uxtb	r3, r3
 800f55e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800f560:	88fa      	ldrh	r2, [r7, #6]
 800f562:	8a79      	ldrh	r1, [r7, #18]
 800f564:	8a3b      	ldrh	r3, [r7, #16]
 800f566:	440b      	add	r3, r1
 800f568:	429a      	cmp	r2, r3
 800f56a:	da49      	bge.n	800f600 <ff_wtoupper+0xe8>
			switch (cmd) {
 800f56c:	89fb      	ldrh	r3, [r7, #14]
 800f56e:	2b08      	cmp	r3, #8
 800f570:	d84f      	bhi.n	800f612 <ff_wtoupper+0xfa>
 800f572:	a201      	add	r2, pc, #4	@ (adr r2, 800f578 <ff_wtoupper+0x60>)
 800f574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f578:	0800f59d 	.word	0x0800f59d
 800f57c:	0800f5af 	.word	0x0800f5af
 800f580:	0800f5c5 	.word	0x0800f5c5
 800f584:	0800f5cd 	.word	0x0800f5cd
 800f588:	0800f5d5 	.word	0x0800f5d5
 800f58c:	0800f5dd 	.word	0x0800f5dd
 800f590:	0800f5e5 	.word	0x0800f5e5
 800f594:	0800f5ed 	.word	0x0800f5ed
 800f598:	0800f5f5 	.word	0x0800f5f5
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800f59c:	88fa      	ldrh	r2, [r7, #6]
 800f59e:	8a7b      	ldrh	r3, [r7, #18]
 800f5a0:	1ad3      	subs	r3, r2, r3
 800f5a2:	005b      	lsls	r3, r3, #1
 800f5a4:	697a      	ldr	r2, [r7, #20]
 800f5a6:	4413      	add	r3, r2
 800f5a8:	881b      	ldrh	r3, [r3, #0]
 800f5aa:	80fb      	strh	r3, [r7, #6]
 800f5ac:	e027      	b.n	800f5fe <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800f5ae:	88fa      	ldrh	r2, [r7, #6]
 800f5b0:	8a7b      	ldrh	r3, [r7, #18]
 800f5b2:	1ad3      	subs	r3, r2, r3
 800f5b4:	b29b      	uxth	r3, r3
 800f5b6:	f003 0301 	and.w	r3, r3, #1
 800f5ba:	b29b      	uxth	r3, r3
 800f5bc:	88fa      	ldrh	r2, [r7, #6]
 800f5be:	1ad3      	subs	r3, r2, r3
 800f5c0:	80fb      	strh	r3, [r7, #6]
 800f5c2:	e01c      	b.n	800f5fe <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800f5c4:	88fb      	ldrh	r3, [r7, #6]
 800f5c6:	3b10      	subs	r3, #16
 800f5c8:	80fb      	strh	r3, [r7, #6]
 800f5ca:	e018      	b.n	800f5fe <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800f5cc:	88fb      	ldrh	r3, [r7, #6]
 800f5ce:	3b20      	subs	r3, #32
 800f5d0:	80fb      	strh	r3, [r7, #6]
 800f5d2:	e014      	b.n	800f5fe <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800f5d4:	88fb      	ldrh	r3, [r7, #6]
 800f5d6:	3b30      	subs	r3, #48	@ 0x30
 800f5d8:	80fb      	strh	r3, [r7, #6]
 800f5da:	e010      	b.n	800f5fe <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800f5dc:	88fb      	ldrh	r3, [r7, #6]
 800f5de:	3b1a      	subs	r3, #26
 800f5e0:	80fb      	strh	r3, [r7, #6]
 800f5e2:	e00c      	b.n	800f5fe <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800f5e4:	88fb      	ldrh	r3, [r7, #6]
 800f5e6:	3308      	adds	r3, #8
 800f5e8:	80fb      	strh	r3, [r7, #6]
 800f5ea:	e008      	b.n	800f5fe <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800f5ec:	88fb      	ldrh	r3, [r7, #6]
 800f5ee:	3b50      	subs	r3, #80	@ 0x50
 800f5f0:	80fb      	strh	r3, [r7, #6]
 800f5f2:	e004      	b.n	800f5fe <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800f5f4:	88fb      	ldrh	r3, [r7, #6]
 800f5f6:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800f5fa:	80fb      	strh	r3, [r7, #6]
 800f5fc:	bf00      	nop
			}
			break;
 800f5fe:	e008      	b.n	800f612 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800f600:	89fb      	ldrh	r3, [r7, #14]
 800f602:	2b00      	cmp	r3, #0
 800f604:	d195      	bne.n	800f532 <ff_wtoupper+0x1a>
 800f606:	8a3b      	ldrh	r3, [r7, #16]
 800f608:	005b      	lsls	r3, r3, #1
 800f60a:	697a      	ldr	r2, [r7, #20]
 800f60c:	4413      	add	r3, r2
 800f60e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800f610:	e78f      	b.n	800f532 <ff_wtoupper+0x1a>
			break;
 800f612:	bf00      	nop
	}

	return chr;
 800f614:	88fb      	ldrh	r3, [r7, #6]
}
 800f616:	4618      	mov	r0, r3
 800f618:	371c      	adds	r7, #28
 800f61a:	46bd      	mov	sp, r7
 800f61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f620:	4770      	bx	lr
 800f622:	bf00      	nop
 800f624:	08023464 	.word	0x08023464
 800f628:	08023658 	.word	0x08023658

0800f62c <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800f62c:	b580      	push	{r7, lr}
 800f62e:	b084      	sub	sp, #16
 800f630:	af00      	add	r7, sp, #0
 800f632:	4603      	mov	r3, r0
 800f634:	6039      	str	r1, [r7, #0]
 800f636:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800f638:	2200      	movs	r2, #0
 800f63a:	2101      	movs	r1, #1
 800f63c:	2001      	movs	r0, #1
 800f63e:	f000 fcac 	bl	800ff9a <osSemaphoreNew>
 800f642:	4602      	mov	r2, r0
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800f648:	683b      	ldr	r3, [r7, #0]
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	bf14      	ite	ne
 800f650:	2301      	movne	r3, #1
 800f652:	2300      	moveq	r3, #0
 800f654:	b2db      	uxtb	r3, r3
 800f656:	60fb      	str	r3, [r7, #12]

    return ret;
 800f658:	68fb      	ldr	r3, [r7, #12]
}
 800f65a:	4618      	mov	r0, r3
 800f65c:	3710      	adds	r7, #16
 800f65e:	46bd      	mov	sp, r7
 800f660:	bd80      	pop	{r7, pc}

0800f662 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800f662:	b580      	push	{r7, lr}
 800f664:	b082      	sub	sp, #8
 800f666:	af00      	add	r7, sp, #0
 800f668:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800f66a:	6878      	ldr	r0, [r7, #4]
 800f66c:	f000 fdb4 	bl	80101d8 <osSemaphoreDelete>
#endif
    return 1;
 800f670:	2301      	movs	r3, #1
}
 800f672:	4618      	mov	r0, r3
 800f674:	3708      	adds	r7, #8
 800f676:	46bd      	mov	sp, r7
 800f678:	bd80      	pop	{r7, pc}

0800f67a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800f67a:	b580      	push	{r7, lr}
 800f67c:	b084      	sub	sp, #16
 800f67e:	af00      	add	r7, sp, #0
 800f680:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800f682:	2300      	movs	r3, #0
 800f684:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800f686:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f68a:	6878      	ldr	r0, [r7, #4]
 800f68c:	f000 fd0e 	bl	80100ac <osSemaphoreAcquire>
 800f690:	4603      	mov	r3, r0
 800f692:	2b00      	cmp	r3, #0
 800f694:	d101      	bne.n	800f69a <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800f696:	2301      	movs	r3, #1
 800f698:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800f69a:	68fb      	ldr	r3, [r7, #12]
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3710      	adds	r7, #16
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}

0800f6a4 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b082      	sub	sp, #8
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800f6ac:	6878      	ldr	r0, [r7, #4]
 800f6ae:	f000 fd4f 	bl	8010150 <osSemaphoreRelease>
#endif
}
 800f6b2:	bf00      	nop
 800f6b4:	3708      	adds	r7, #8
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	bd80      	pop	{r7, pc}
	...

0800f6bc <__NVIC_SetPriority>:
{
 800f6bc:	b480      	push	{r7}
 800f6be:	b083      	sub	sp, #12
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	6039      	str	r1, [r7, #0]
 800f6c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f6c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	db0a      	blt.n	800f6e6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	b2da      	uxtb	r2, r3
 800f6d4:	490c      	ldr	r1, [pc, #48]	@ (800f708 <__NVIC_SetPriority+0x4c>)
 800f6d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f6da:	0112      	lsls	r2, r2, #4
 800f6dc:	b2d2      	uxtb	r2, r2
 800f6de:	440b      	add	r3, r1
 800f6e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800f6e4:	e00a      	b.n	800f6fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	b2da      	uxtb	r2, r3
 800f6ea:	4908      	ldr	r1, [pc, #32]	@ (800f70c <__NVIC_SetPriority+0x50>)
 800f6ec:	79fb      	ldrb	r3, [r7, #7]
 800f6ee:	f003 030f 	and.w	r3, r3, #15
 800f6f2:	3b04      	subs	r3, #4
 800f6f4:	0112      	lsls	r2, r2, #4
 800f6f6:	b2d2      	uxtb	r2, r2
 800f6f8:	440b      	add	r3, r1
 800f6fa:	761a      	strb	r2, [r3, #24]
}
 800f6fc:	bf00      	nop
 800f6fe:	370c      	adds	r7, #12
 800f700:	46bd      	mov	sp, r7
 800f702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f706:	4770      	bx	lr
 800f708:	e000e100 	.word	0xe000e100
 800f70c:	e000ed00 	.word	0xe000ed00

0800f710 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800f710:	b580      	push	{r7, lr}
 800f712:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800f714:	4b05      	ldr	r3, [pc, #20]	@ (800f72c <SysTick_Handler+0x1c>)
 800f716:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f718:	f003 fa6e 	bl	8012bf8 <xTaskGetSchedulerState>
 800f71c:	4603      	mov	r3, r0
 800f71e:	2b01      	cmp	r3, #1
 800f720:	d001      	beq.n	800f726 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800f722:	f004 fba9 	bl	8013e78 <xPortSysTickHandler>
  }
}
 800f726:	bf00      	nop
 800f728:	bd80      	pop	{r7, pc}
 800f72a:	bf00      	nop
 800f72c:	e000e010 	.word	0xe000e010

0800f730 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800f730:	b580      	push	{r7, lr}
 800f732:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800f734:	2100      	movs	r1, #0
 800f736:	f06f 0004 	mvn.w	r0, #4
 800f73a:	f7ff ffbf 	bl	800f6bc <__NVIC_SetPriority>
#endif
}
 800f73e:	bf00      	nop
 800f740:	bd80      	pop	{r7, pc}
	...

0800f744 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800f744:	b480      	push	{r7}
 800f746:	b083      	sub	sp, #12
 800f748:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f74a:	f3ef 8305 	mrs	r3, IPSR
 800f74e:	603b      	str	r3, [r7, #0]
  return(result);
 800f750:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f752:	2b00      	cmp	r3, #0
 800f754:	d003      	beq.n	800f75e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800f756:	f06f 0305 	mvn.w	r3, #5
 800f75a:	607b      	str	r3, [r7, #4]
 800f75c:	e00c      	b.n	800f778 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800f75e:	4b0a      	ldr	r3, [pc, #40]	@ (800f788 <osKernelInitialize+0x44>)
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	2b00      	cmp	r3, #0
 800f764:	d105      	bne.n	800f772 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800f766:	4b08      	ldr	r3, [pc, #32]	@ (800f788 <osKernelInitialize+0x44>)
 800f768:	2201      	movs	r2, #1
 800f76a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f76c:	2300      	movs	r3, #0
 800f76e:	607b      	str	r3, [r7, #4]
 800f770:	e002      	b.n	800f778 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800f772:	f04f 33ff 	mov.w	r3, #4294967295
 800f776:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f778:	687b      	ldr	r3, [r7, #4]
}
 800f77a:	4618      	mov	r0, r3
 800f77c:	370c      	adds	r7, #12
 800f77e:	46bd      	mov	sp, r7
 800f780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f784:	4770      	bx	lr
 800f786:	bf00      	nop
 800f788:	20006c00 	.word	0x20006c00

0800f78c <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b082      	sub	sp, #8
 800f790:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800f792:	f003 fa31 	bl	8012bf8 <xTaskGetSchedulerState>
 800f796:	4603      	mov	r3, r0
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d004      	beq.n	800f7a6 <osKernelGetState+0x1a>
 800f79c:	2b02      	cmp	r3, #2
 800f79e:	d105      	bne.n	800f7ac <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800f7a0:	2302      	movs	r3, #2
 800f7a2:	607b      	str	r3, [r7, #4]
      break;
 800f7a4:	e00c      	b.n	800f7c0 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800f7a6:	2303      	movs	r3, #3
 800f7a8:	607b      	str	r3, [r7, #4]
      break;
 800f7aa:	e009      	b.n	800f7c0 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800f7ac:	4b07      	ldr	r3, [pc, #28]	@ (800f7cc <osKernelGetState+0x40>)
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	2b01      	cmp	r3, #1
 800f7b2:	d102      	bne.n	800f7ba <osKernelGetState+0x2e>
        state = osKernelReady;
 800f7b4:	2301      	movs	r3, #1
 800f7b6:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800f7b8:	e001      	b.n	800f7be <osKernelGetState+0x32>
        state = osKernelInactive;
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	607b      	str	r3, [r7, #4]
      break;
 800f7be:	bf00      	nop
  }

  return (state);
 800f7c0:	687b      	ldr	r3, [r7, #4]
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3708      	adds	r7, #8
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop
 800f7cc:	20006c00 	.word	0x20006c00

0800f7d0 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b082      	sub	sp, #8
 800f7d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f7d6:	f3ef 8305 	mrs	r3, IPSR
 800f7da:	603b      	str	r3, [r7, #0]
  return(result);
 800f7dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d003      	beq.n	800f7ea <osKernelStart+0x1a>
    stat = osErrorISR;
 800f7e2:	f06f 0305 	mvn.w	r3, #5
 800f7e6:	607b      	str	r3, [r7, #4]
 800f7e8:	e010      	b.n	800f80c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800f7ea:	4b0b      	ldr	r3, [pc, #44]	@ (800f818 <osKernelStart+0x48>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	2b01      	cmp	r3, #1
 800f7f0:	d109      	bne.n	800f806 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800f7f2:	f7ff ff9d 	bl	800f730 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800f7f6:	4b08      	ldr	r3, [pc, #32]	@ (800f818 <osKernelStart+0x48>)
 800f7f8:	2202      	movs	r2, #2
 800f7fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800f7fc:	f002 fcd4 	bl	80121a8 <vTaskStartScheduler>
      stat = osOK;
 800f800:	2300      	movs	r3, #0
 800f802:	607b      	str	r3, [r7, #4]
 800f804:	e002      	b.n	800f80c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f806:	f04f 33ff 	mov.w	r3, #4294967295
 800f80a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f80c:	687b      	ldr	r3, [r7, #4]
}
 800f80e:	4618      	mov	r0, r3
 800f810:	3708      	adds	r7, #8
 800f812:	46bd      	mov	sp, r7
 800f814:	bd80      	pop	{r7, pc}
 800f816:	bf00      	nop
 800f818:	20006c00 	.word	0x20006c00

0800f81c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800f81c:	b580      	push	{r7, lr}
 800f81e:	b082      	sub	sp, #8
 800f820:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f822:	f3ef 8305 	mrs	r3, IPSR
 800f826:	603b      	str	r3, [r7, #0]
  return(result);
 800f828:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d003      	beq.n	800f836 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800f82e:	f002 fde7 	bl	8012400 <xTaskGetTickCountFromISR>
 800f832:	6078      	str	r0, [r7, #4]
 800f834:	e002      	b.n	800f83c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800f836:	f002 fdd3 	bl	80123e0 <xTaskGetTickCount>
 800f83a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800f83c:	687b      	ldr	r3, [r7, #4]
}
 800f83e:	4618      	mov	r0, r3
 800f840:	3708      	adds	r7, #8
 800f842:	46bd      	mov	sp, r7
 800f844:	bd80      	pop	{r7, pc}

0800f846 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f846:	b580      	push	{r7, lr}
 800f848:	b08e      	sub	sp, #56	@ 0x38
 800f84a:	af04      	add	r7, sp, #16
 800f84c:	60f8      	str	r0, [r7, #12]
 800f84e:	60b9      	str	r1, [r7, #8]
 800f850:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f852:	2300      	movs	r3, #0
 800f854:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f856:	f3ef 8305 	mrs	r3, IPSR
 800f85a:	617b      	str	r3, [r7, #20]
  return(result);
 800f85c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d17e      	bne.n	800f960 <osThreadNew+0x11a>
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d07b      	beq.n	800f960 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f868:	2380      	movs	r3, #128	@ 0x80
 800f86a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f86c:	2318      	movs	r3, #24
 800f86e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f870:	2300      	movs	r3, #0
 800f872:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800f874:	f04f 33ff 	mov.w	r3, #4294967295
 800f878:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d045      	beq.n	800f90c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d002      	beq.n	800f88e <osThreadNew+0x48>
        name = attr->name;
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	699b      	ldr	r3, [r3, #24]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d002      	beq.n	800f89c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	699b      	ldr	r3, [r3, #24]
 800f89a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f89c:	69fb      	ldr	r3, [r7, #28]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d008      	beq.n	800f8b4 <osThreadNew+0x6e>
 800f8a2:	69fb      	ldr	r3, [r7, #28]
 800f8a4:	2b38      	cmp	r3, #56	@ 0x38
 800f8a6:	d805      	bhi.n	800f8b4 <osThreadNew+0x6e>
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	685b      	ldr	r3, [r3, #4]
 800f8ac:	f003 0301 	and.w	r3, r3, #1
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d001      	beq.n	800f8b8 <osThreadNew+0x72>
        return (NULL);
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	e054      	b.n	800f962 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	695b      	ldr	r3, [r3, #20]
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d003      	beq.n	800f8c8 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	695b      	ldr	r3, [r3, #20]
 800f8c4:	089b      	lsrs	r3, r3, #2
 800f8c6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	689b      	ldr	r3, [r3, #8]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d00e      	beq.n	800f8ee <osThreadNew+0xa8>
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	68db      	ldr	r3, [r3, #12]
 800f8d4:	2ba7      	cmp	r3, #167	@ 0xa7
 800f8d6:	d90a      	bls.n	800f8ee <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d006      	beq.n	800f8ee <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	695b      	ldr	r3, [r3, #20]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d002      	beq.n	800f8ee <osThreadNew+0xa8>
        mem = 1;
 800f8e8:	2301      	movs	r3, #1
 800f8ea:	61bb      	str	r3, [r7, #24]
 800f8ec:	e010      	b.n	800f910 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	689b      	ldr	r3, [r3, #8]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d10c      	bne.n	800f910 <osThreadNew+0xca>
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	68db      	ldr	r3, [r3, #12]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d108      	bne.n	800f910 <osThreadNew+0xca>
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	691b      	ldr	r3, [r3, #16]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d104      	bne.n	800f910 <osThreadNew+0xca>
          mem = 0;
 800f906:	2300      	movs	r3, #0
 800f908:	61bb      	str	r3, [r7, #24]
 800f90a:	e001      	b.n	800f910 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f90c:	2300      	movs	r3, #0
 800f90e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f910:	69bb      	ldr	r3, [r7, #24]
 800f912:	2b01      	cmp	r3, #1
 800f914:	d110      	bne.n	800f938 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f91a:	687a      	ldr	r2, [r7, #4]
 800f91c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f91e:	9202      	str	r2, [sp, #8]
 800f920:	9301      	str	r3, [sp, #4]
 800f922:	69fb      	ldr	r3, [r7, #28]
 800f924:	9300      	str	r3, [sp, #0]
 800f926:	68bb      	ldr	r3, [r7, #8]
 800f928:	6a3a      	ldr	r2, [r7, #32]
 800f92a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f92c:	68f8      	ldr	r0, [r7, #12]
 800f92e:	f002 f96b 	bl	8011c08 <xTaskCreateStatic>
 800f932:	4603      	mov	r3, r0
 800f934:	613b      	str	r3, [r7, #16]
 800f936:	e013      	b.n	800f960 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f938:	69bb      	ldr	r3, [r7, #24]
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d110      	bne.n	800f960 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f93e:	6a3b      	ldr	r3, [r7, #32]
 800f940:	b29a      	uxth	r2, r3
 800f942:	f107 0310 	add.w	r3, r7, #16
 800f946:	9301      	str	r3, [sp, #4]
 800f948:	69fb      	ldr	r3, [r7, #28]
 800f94a:	9300      	str	r3, [sp, #0]
 800f94c:	68bb      	ldr	r3, [r7, #8]
 800f94e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f950:	68f8      	ldr	r0, [r7, #12]
 800f952:	f002 f9b9 	bl	8011cc8 <xTaskCreate>
 800f956:	4603      	mov	r3, r0
 800f958:	2b01      	cmp	r3, #1
 800f95a:	d001      	beq.n	800f960 <osThreadNew+0x11a>
            hTask = NULL;
 800f95c:	2300      	movs	r3, #0
 800f95e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f960:	693b      	ldr	r3, [r7, #16]
}
 800f962:	4618      	mov	r0, r3
 800f964:	3728      	adds	r7, #40	@ 0x28
 800f966:	46bd      	mov	sp, r7
 800f968:	bd80      	pop	{r7, pc}

0800f96a <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 800f96a:	b580      	push	{r7, lr}
 800f96c:	b082      	sub	sp, #8
 800f96e:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 800f970:	f003 f932 	bl	8012bd8 <xTaskGetCurrentTaskHandle>
 800f974:	6078      	str	r0, [r7, #4]

  return (id);
 800f976:	687b      	ldr	r3, [r7, #4]
}
 800f978:	4618      	mov	r0, r3
 800f97a:	3708      	adds	r7, #8
 800f97c:	46bd      	mov	sp, r7
 800f97e:	bd80      	pop	{r7, pc}

0800f980 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 800f980:	b580      	push	{r7, lr}
 800f982:	b086      	sub	sp, #24
 800f984:	af00      	add	r7, sp, #0
 800f986:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f98c:	f3ef 8305 	mrs	r3, IPSR
 800f990:	60bb      	str	r3, [r7, #8]
  return(result);
 800f992:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 800f994:	2b00      	cmp	r3, #0
 800f996:	d003      	beq.n	800f9a0 <osThreadTerminate+0x20>
    stat = osErrorISR;
 800f998:	f06f 0305 	mvn.w	r3, #5
 800f99c:	617b      	str	r3, [r7, #20]
 800f99e:	e017      	b.n	800f9d0 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 800f9a0:	693b      	ldr	r3, [r7, #16]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d103      	bne.n	800f9ae <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 800f9a6:	f06f 0303 	mvn.w	r3, #3
 800f9aa:	617b      	str	r3, [r7, #20]
 800f9ac:	e010      	b.n	800f9d0 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 800f9ae:	6938      	ldr	r0, [r7, #16]
 800f9b0:	f002 fb92 	bl	80120d8 <eTaskGetState>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 800f9b8:	7bfb      	ldrb	r3, [r7, #15]
 800f9ba:	2b04      	cmp	r3, #4
 800f9bc:	d005      	beq.n	800f9ca <osThreadTerminate+0x4a>
      stat = osOK;
 800f9be:	2300      	movs	r3, #0
 800f9c0:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 800f9c2:	6938      	ldr	r0, [r7, #16]
 800f9c4:	f002 fade 	bl	8011f84 <vTaskDelete>
 800f9c8:	e002      	b.n	800f9d0 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 800f9ca:	f06f 0302 	mvn.w	r3, #2
 800f9ce:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 800f9d0:	697b      	ldr	r3, [r7, #20]
}
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	3718      	adds	r7, #24
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	bd80      	pop	{r7, pc}
	...

0800f9dc <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	b088      	sub	sp, #32
 800f9e0:	af02      	add	r7, sp, #8
 800f9e2:	6078      	str	r0, [r7, #4]
 800f9e4:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800f9ea:	697b      	ldr	r3, [r7, #20]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d002      	beq.n	800f9f6 <osThreadFlagsSet+0x1a>
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	da03      	bge.n	800f9fe <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800f9f6:	f06f 0303 	mvn.w	r3, #3
 800f9fa:	60fb      	str	r3, [r7, #12]
 800f9fc:	e035      	b.n	800fa6a <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800f9fe:	f04f 33ff 	mov.w	r3, #4294967295
 800fa02:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fa04:	f3ef 8305 	mrs	r3, IPSR
 800fa08:	613b      	str	r3, [r7, #16]
  return(result);
 800fa0a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d01f      	beq.n	800fa50 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800fa10:	2300      	movs	r3, #0
 800fa12:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800fa14:	f107 0308 	add.w	r3, r7, #8
 800fa18:	9300      	str	r3, [sp, #0]
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	2201      	movs	r2, #1
 800fa1e:	6839      	ldr	r1, [r7, #0]
 800fa20:	6978      	ldr	r0, [r7, #20]
 800fa22:	f003 fbb1 	bl	8013188 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800fa26:	f107 030c 	add.w	r3, r7, #12
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	9200      	str	r2, [sp, #0]
 800fa2e:	2200      	movs	r2, #0
 800fa30:	2100      	movs	r1, #0
 800fa32:	6978      	ldr	r0, [r7, #20]
 800fa34:	f003 fba8 	bl	8013188 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800fa38:	68bb      	ldr	r3, [r7, #8]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d015      	beq.n	800fa6a <osThreadFlagsSet+0x8e>
 800fa3e:	4b0d      	ldr	r3, [pc, #52]	@ (800fa74 <osThreadFlagsSet+0x98>)
 800fa40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fa44:	601a      	str	r2, [r3, #0]
 800fa46:	f3bf 8f4f 	dsb	sy
 800fa4a:	f3bf 8f6f 	isb	sy
 800fa4e:	e00c      	b.n	800fa6a <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800fa50:	2300      	movs	r3, #0
 800fa52:	2201      	movs	r2, #1
 800fa54:	6839      	ldr	r1, [r7, #0]
 800fa56:	6978      	ldr	r0, [r7, #20]
 800fa58:	f003 fad4 	bl	8013004 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800fa5c:	f107 030c 	add.w	r3, r7, #12
 800fa60:	2200      	movs	r2, #0
 800fa62:	2100      	movs	r1, #0
 800fa64:	6978      	ldr	r0, [r7, #20]
 800fa66:	f003 facd 	bl	8013004 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800fa6a:	68fb      	ldr	r3, [r7, #12]
}
 800fa6c:	4618      	mov	r0, r3
 800fa6e:	3718      	adds	r7, #24
 800fa70:	46bd      	mov	sp, r7
 800fa72:	bd80      	pop	{r7, pc}
 800fa74:	e000ed04 	.word	0xe000ed04

0800fa78 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b08c      	sub	sp, #48	@ 0x30
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	60f8      	str	r0, [r7, #12]
 800fa80:	60b9      	str	r1, [r7, #8]
 800fa82:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fa84:	f3ef 8305 	mrs	r3, IPSR
 800fa88:	617b      	str	r3, [r7, #20]
  return(result);
 800fa8a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d003      	beq.n	800fa98 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800fa90:	f06f 0305 	mvn.w	r3, #5
 800fa94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fa96:	e06b      	b.n	800fb70 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	da03      	bge.n	800faa6 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800fa9e:	f06f 0303 	mvn.w	r3, #3
 800faa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800faa4:	e064      	b.n	800fb70 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800faa6:	68bb      	ldr	r3, [r7, #8]
 800faa8:	f003 0302 	and.w	r3, r3, #2
 800faac:	2b00      	cmp	r3, #0
 800faae:	d002      	beq.n	800fab6 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800fab0:	2300      	movs	r3, #0
 800fab2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fab4:	e001      	b.n	800faba <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800faba:	2300      	movs	r3, #0
 800fabc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800fac2:	f002 fc8d 	bl	80123e0 <xTaskGetTickCount>
 800fac6:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800fac8:	f107 0210 	add.w	r2, r7, #16
 800facc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800face:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fad0:	2000      	movs	r0, #0
 800fad2:	f003 fa37 	bl	8012f44 <xTaskNotifyWait>
 800fad6:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800fad8:	69fb      	ldr	r3, [r7, #28]
 800fada:	2b01      	cmp	r3, #1
 800fadc:	d137      	bne.n	800fb4e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800fade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	4013      	ands	r3, r2
 800fae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800fae6:	693b      	ldr	r3, [r7, #16]
 800fae8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800faea:	4313      	orrs	r3, r2
 800faec:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800faee:	68bb      	ldr	r3, [r7, #8]
 800faf0:	f003 0301 	and.w	r3, r3, #1
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d00c      	beq.n	800fb12 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800faf8:	68fa      	ldr	r2, [r7, #12]
 800fafa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fafc:	4013      	ands	r3, r2
 800fafe:	68fa      	ldr	r2, [r7, #12]
 800fb00:	429a      	cmp	r2, r3
 800fb02:	d032      	beq.n	800fb6a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d10f      	bne.n	800fb2a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800fb0a:	f06f 0302 	mvn.w	r3, #2
 800fb0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800fb10:	e02e      	b.n	800fb70 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800fb12:	68fa      	ldr	r2, [r7, #12]
 800fb14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb16:	4013      	ands	r3, r2
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d128      	bne.n	800fb6e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d103      	bne.n	800fb2a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800fb22:	f06f 0302 	mvn.w	r3, #2
 800fb26:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800fb28:	e022      	b.n	800fb70 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800fb2a:	f002 fc59 	bl	80123e0 <xTaskGetTickCount>
 800fb2e:	4602      	mov	r2, r0
 800fb30:	6a3b      	ldr	r3, [r7, #32]
 800fb32:	1ad3      	subs	r3, r2, r3
 800fb34:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800fb36:	69ba      	ldr	r2, [r7, #24]
 800fb38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb3a:	429a      	cmp	r2, r3
 800fb3c:	d902      	bls.n	800fb44 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800fb3e:	2300      	movs	r3, #0
 800fb40:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb42:	e00e      	b.n	800fb62 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800fb44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fb46:	69bb      	ldr	r3, [r7, #24]
 800fb48:	1ad3      	subs	r3, r2, r3
 800fb4a:	627b      	str	r3, [r7, #36]	@ 0x24
 800fb4c:	e009      	b.n	800fb62 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d103      	bne.n	800fb5c <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800fb54:	f06f 0302 	mvn.w	r3, #2
 800fb58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fb5a:	e002      	b.n	800fb62 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800fb5c:	f06f 0301 	mvn.w	r3, #1
 800fb60:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800fb62:	69fb      	ldr	r3, [r7, #28]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d1af      	bne.n	800fac8 <osThreadFlagsWait+0x50>
 800fb68:	e002      	b.n	800fb70 <osThreadFlagsWait+0xf8>
            break;
 800fb6a:	bf00      	nop
 800fb6c:	e000      	b.n	800fb70 <osThreadFlagsWait+0xf8>
            break;
 800fb6e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800fb70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800fb72:	4618      	mov	r0, r3
 800fb74:	3730      	adds	r7, #48	@ 0x30
 800fb76:	46bd      	mov	sp, r7
 800fb78:	bd80      	pop	{r7, pc}

0800fb7a <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800fb7a:	b580      	push	{r7, lr}
 800fb7c:	b084      	sub	sp, #16
 800fb7e:	af00      	add	r7, sp, #0
 800fb80:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fb82:	f3ef 8305 	mrs	r3, IPSR
 800fb86:	60bb      	str	r3, [r7, #8]
  return(result);
 800fb88:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d003      	beq.n	800fb96 <osDelay+0x1c>
    stat = osErrorISR;
 800fb8e:	f06f 0305 	mvn.w	r3, #5
 800fb92:	60fb      	str	r3, [r7, #12]
 800fb94:	e007      	b.n	800fba6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800fb96:	2300      	movs	r3, #0
 800fb98:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d002      	beq.n	800fba6 <osDelay+0x2c>
      vTaskDelay(ticks);
 800fba0:	6878      	ldr	r0, [r7, #4]
 800fba2:	f002 fa63 	bl	801206c <vTaskDelay>
    }
  }

  return (stat);
 800fba6:	68fb      	ldr	r3, [r7, #12]
}
 800fba8:	4618      	mov	r0, r3
 800fbaa:	3710      	adds	r7, #16
 800fbac:	46bd      	mov	sp, r7
 800fbae:	bd80      	pop	{r7, pc}

0800fbb0 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800fbb0:	b580      	push	{r7, lr}
 800fbb2:	b086      	sub	sp, #24
 800fbb4:	af00      	add	r7, sp, #0
 800fbb6:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800fbb8:	2300      	movs	r3, #0
 800fbba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fbbc:	f3ef 8305 	mrs	r3, IPSR
 800fbc0:	60fb      	str	r3, [r7, #12]
  return(result);
 800fbc2:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d12d      	bne.n	800fc24 <osEventFlagsNew+0x74>
    mem = -1;
 800fbc8:	f04f 33ff 	mov.w	r3, #4294967295
 800fbcc:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d015      	beq.n	800fc00 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	689b      	ldr	r3, [r3, #8]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d006      	beq.n	800fbea <osEventFlagsNew+0x3a>
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	68db      	ldr	r3, [r3, #12]
 800fbe0:	2b1f      	cmp	r3, #31
 800fbe2:	d902      	bls.n	800fbea <osEventFlagsNew+0x3a>
        mem = 1;
 800fbe4:	2301      	movs	r3, #1
 800fbe6:	613b      	str	r3, [r7, #16]
 800fbe8:	e00c      	b.n	800fc04 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	689b      	ldr	r3, [r3, #8]
 800fbee:	2b00      	cmp	r3, #0
 800fbf0:	d108      	bne.n	800fc04 <osEventFlagsNew+0x54>
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	68db      	ldr	r3, [r3, #12]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d104      	bne.n	800fc04 <osEventFlagsNew+0x54>
          mem = 0;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	613b      	str	r3, [r7, #16]
 800fbfe:	e001      	b.n	800fc04 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800fc00:	2300      	movs	r3, #0
 800fc02:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800fc04:	693b      	ldr	r3, [r7, #16]
 800fc06:	2b01      	cmp	r3, #1
 800fc08:	d106      	bne.n	800fc18 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	689b      	ldr	r3, [r3, #8]
 800fc0e:	4618      	mov	r0, r3
 800fc10:	f000 fc6c 	bl	80104ec <xEventGroupCreateStatic>
 800fc14:	6178      	str	r0, [r7, #20]
 800fc16:	e005      	b.n	800fc24 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800fc18:	693b      	ldr	r3, [r7, #16]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d102      	bne.n	800fc24 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800fc1e:	f000 fc9e 	bl	801055e <xEventGroupCreate>
 800fc22:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800fc24:	697b      	ldr	r3, [r7, #20]
}
 800fc26:	4618      	mov	r0, r3
 800fc28:	3718      	adds	r7, #24
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	bd80      	pop	{r7, pc}
	...

0800fc30 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b086      	sub	sp, #24
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
 800fc38:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800fc3e:	693b      	ldr	r3, [r7, #16]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d003      	beq.n	800fc4c <osEventFlagsSet+0x1c>
 800fc44:	683b      	ldr	r3, [r7, #0]
 800fc46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fc4a:	d303      	bcc.n	800fc54 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 800fc4c:	f06f 0303 	mvn.w	r3, #3
 800fc50:	617b      	str	r3, [r7, #20]
 800fc52:	e028      	b.n	800fca6 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fc54:	f3ef 8305 	mrs	r3, IPSR
 800fc58:	60fb      	str	r3, [r7, #12]
  return(result);
 800fc5a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d01d      	beq.n	800fc9c <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800fc60:	2300      	movs	r3, #0
 800fc62:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800fc64:	f107 0308 	add.w	r3, r7, #8
 800fc68:	461a      	mov	r2, r3
 800fc6a:	6839      	ldr	r1, [r7, #0]
 800fc6c:	6938      	ldr	r0, [r7, #16]
 800fc6e:	f000 fe1f 	bl	80108b0 <xEventGroupSetBitsFromISR>
 800fc72:	4603      	mov	r3, r0
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d103      	bne.n	800fc80 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800fc78:	f06f 0302 	mvn.w	r3, #2
 800fc7c:	617b      	str	r3, [r7, #20]
 800fc7e:	e012      	b.n	800fca6 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 800fc80:	683b      	ldr	r3, [r7, #0]
 800fc82:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d00d      	beq.n	800fca6 <osEventFlagsSet+0x76>
 800fc8a:	4b09      	ldr	r3, [pc, #36]	@ (800fcb0 <osEventFlagsSet+0x80>)
 800fc8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc90:	601a      	str	r2, [r3, #0]
 800fc92:	f3bf 8f4f 	dsb	sy
 800fc96:	f3bf 8f6f 	isb	sy
 800fc9a:	e004      	b.n	800fca6 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800fc9c:	6839      	ldr	r1, [r7, #0]
 800fc9e:	6938      	ldr	r0, [r7, #16]
 800fca0:	f000 fd4a 	bl	8010738 <xEventGroupSetBits>
 800fca4:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800fca6:	697b      	ldr	r3, [r7, #20]
}
 800fca8:	4618      	mov	r0, r3
 800fcaa:	3718      	adds	r7, #24
 800fcac:	46bd      	mov	sp, r7
 800fcae:	bd80      	pop	{r7, pc}
 800fcb0:	e000ed04 	.word	0xe000ed04

0800fcb4 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800fcb4:	b580      	push	{r7, lr}
 800fcb6:	b08c      	sub	sp, #48	@ 0x30
 800fcb8:	af02      	add	r7, sp, #8
 800fcba:	60f8      	str	r0, [r7, #12]
 800fcbc:	60b9      	str	r1, [r7, #8]
 800fcbe:	607a      	str	r2, [r7, #4]
 800fcc0:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800fcc6:	69bb      	ldr	r3, [r7, #24]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d003      	beq.n	800fcd4 <osEventFlagsWait+0x20>
 800fccc:	68bb      	ldr	r3, [r7, #8]
 800fcce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fcd2:	d303      	bcc.n	800fcdc <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 800fcd4:	f06f 0303 	mvn.w	r3, #3
 800fcd8:	61fb      	str	r3, [r7, #28]
 800fcda:	e04b      	b.n	800fd74 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fcdc:	f3ef 8305 	mrs	r3, IPSR
 800fce0:	617b      	str	r3, [r7, #20]
  return(result);
 800fce2:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d003      	beq.n	800fcf0 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800fce8:	f06f 0305 	mvn.w	r3, #5
 800fcec:	61fb      	str	r3, [r7, #28]
 800fcee:	e041      	b.n	800fd74 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f003 0301 	and.w	r3, r3, #1
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d002      	beq.n	800fd00 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800fcfa:	2301      	movs	r3, #1
 800fcfc:	627b      	str	r3, [r7, #36]	@ 0x24
 800fcfe:	e001      	b.n	800fd04 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 800fd00:	2300      	movs	r3, #0
 800fd02:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	f003 0302 	and.w	r3, r3, #2
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d002      	beq.n	800fd14 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 800fd0e:	2300      	movs	r3, #0
 800fd10:	623b      	str	r3, [r7, #32]
 800fd12:	e001      	b.n	800fd18 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 800fd14:	2301      	movs	r3, #1
 800fd16:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	9300      	str	r3, [sp, #0]
 800fd1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd1e:	6a3a      	ldr	r2, [r7, #32]
 800fd20:	68b9      	ldr	r1, [r7, #8]
 800fd22:	69b8      	ldr	r0, [r7, #24]
 800fd24:	f000 fc36 	bl	8010594 <xEventGroupWaitBits>
 800fd28:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f003 0301 	and.w	r3, r3, #1
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d010      	beq.n	800fd56 <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 800fd34:	68ba      	ldr	r2, [r7, #8]
 800fd36:	69fb      	ldr	r3, [r7, #28]
 800fd38:	4013      	ands	r3, r2
 800fd3a:	68ba      	ldr	r2, [r7, #8]
 800fd3c:	429a      	cmp	r2, r3
 800fd3e:	d019      	beq.n	800fd74 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800fd40:	683b      	ldr	r3, [r7, #0]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d003      	beq.n	800fd4e <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 800fd46:	f06f 0301 	mvn.w	r3, #1
 800fd4a:	61fb      	str	r3, [r7, #28]
 800fd4c:	e012      	b.n	800fd74 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800fd4e:	f06f 0302 	mvn.w	r3, #2
 800fd52:	61fb      	str	r3, [r7, #28]
 800fd54:	e00e      	b.n	800fd74 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800fd56:	68ba      	ldr	r2, [r7, #8]
 800fd58:	69fb      	ldr	r3, [r7, #28]
 800fd5a:	4013      	ands	r3, r2
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d109      	bne.n	800fd74 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d003      	beq.n	800fd6e <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800fd66:	f06f 0301 	mvn.w	r3, #1
 800fd6a:	61fb      	str	r3, [r7, #28]
 800fd6c:	e002      	b.n	800fd74 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 800fd6e:	f06f 0302 	mvn.w	r3, #2
 800fd72:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800fd74:	69fb      	ldr	r3, [r7, #28]
}
 800fd76:	4618      	mov	r0, r3
 800fd78:	3728      	adds	r7, #40	@ 0x28
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	bd80      	pop	{r7, pc}

0800fd7e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800fd7e:	b580      	push	{r7, lr}
 800fd80:	b088      	sub	sp, #32
 800fd82:	af00      	add	r7, sp, #0
 800fd84:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800fd86:	2300      	movs	r3, #0
 800fd88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd8a:	f3ef 8305 	mrs	r3, IPSR
 800fd8e:	60bb      	str	r3, [r7, #8]
  return(result);
 800fd90:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d174      	bne.n	800fe80 <osMutexNew+0x102>
    if (attr != NULL) {
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d003      	beq.n	800fda4 <osMutexNew+0x26>
      type = attr->attr_bits;
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	685b      	ldr	r3, [r3, #4]
 800fda0:	61bb      	str	r3, [r7, #24]
 800fda2:	e001      	b.n	800fda8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800fda4:	2300      	movs	r3, #0
 800fda6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800fda8:	69bb      	ldr	r3, [r7, #24]
 800fdaa:	f003 0301 	and.w	r3, r3, #1
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d002      	beq.n	800fdb8 <osMutexNew+0x3a>
      rmtx = 1U;
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	617b      	str	r3, [r7, #20]
 800fdb6:	e001      	b.n	800fdbc <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800fdb8:	2300      	movs	r3, #0
 800fdba:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800fdbc:	69bb      	ldr	r3, [r7, #24]
 800fdbe:	f003 0308 	and.w	r3, r3, #8
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d15c      	bne.n	800fe80 <osMutexNew+0x102>
      mem = -1;
 800fdc6:	f04f 33ff 	mov.w	r3, #4294967295
 800fdca:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d015      	beq.n	800fdfe <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	689b      	ldr	r3, [r3, #8]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d006      	beq.n	800fde8 <osMutexNew+0x6a>
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	68db      	ldr	r3, [r3, #12]
 800fdde:	2b4f      	cmp	r3, #79	@ 0x4f
 800fde0:	d902      	bls.n	800fde8 <osMutexNew+0x6a>
          mem = 1;
 800fde2:	2301      	movs	r3, #1
 800fde4:	613b      	str	r3, [r7, #16]
 800fde6:	e00c      	b.n	800fe02 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	689b      	ldr	r3, [r3, #8]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d108      	bne.n	800fe02 <osMutexNew+0x84>
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	68db      	ldr	r3, [r3, #12]
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d104      	bne.n	800fe02 <osMutexNew+0x84>
            mem = 0;
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	613b      	str	r3, [r7, #16]
 800fdfc:	e001      	b.n	800fe02 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800fdfe:	2300      	movs	r3, #0
 800fe00:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800fe02:	693b      	ldr	r3, [r7, #16]
 800fe04:	2b01      	cmp	r3, #1
 800fe06:	d112      	bne.n	800fe2e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800fe08:	697b      	ldr	r3, [r7, #20]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d007      	beq.n	800fe1e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	689b      	ldr	r3, [r3, #8]
 800fe12:	4619      	mov	r1, r3
 800fe14:	2004      	movs	r0, #4
 800fe16:	f000 ff8a 	bl	8010d2e <xQueueCreateMutexStatic>
 800fe1a:	61f8      	str	r0, [r7, #28]
 800fe1c:	e016      	b.n	800fe4c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	689b      	ldr	r3, [r3, #8]
 800fe22:	4619      	mov	r1, r3
 800fe24:	2001      	movs	r0, #1
 800fe26:	f000 ff82 	bl	8010d2e <xQueueCreateMutexStatic>
 800fe2a:	61f8      	str	r0, [r7, #28]
 800fe2c:	e00e      	b.n	800fe4c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800fe2e:	693b      	ldr	r3, [r7, #16]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d10b      	bne.n	800fe4c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800fe34:	697b      	ldr	r3, [r7, #20]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d004      	beq.n	800fe44 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800fe3a:	2004      	movs	r0, #4
 800fe3c:	f000 ff5f 	bl	8010cfe <xQueueCreateMutex>
 800fe40:	61f8      	str	r0, [r7, #28]
 800fe42:	e003      	b.n	800fe4c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800fe44:	2001      	movs	r0, #1
 800fe46:	f000 ff5a 	bl	8010cfe <xQueueCreateMutex>
 800fe4a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800fe4c:	69fb      	ldr	r3, [r7, #28]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d00c      	beq.n	800fe6c <osMutexNew+0xee>
        if (attr != NULL) {
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d003      	beq.n	800fe60 <osMutexNew+0xe2>
          name = attr->name;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	60fb      	str	r3, [r7, #12]
 800fe5e:	e001      	b.n	800fe64 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800fe60:	2300      	movs	r3, #0
 800fe62:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800fe64:	68f9      	ldr	r1, [r7, #12]
 800fe66:	69f8      	ldr	r0, [r7, #28]
 800fe68:	f001 fe46 	bl	8011af8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800fe6c:	69fb      	ldr	r3, [r7, #28]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d006      	beq.n	800fe80 <osMutexNew+0x102>
 800fe72:	697b      	ldr	r3, [r7, #20]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d003      	beq.n	800fe80 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800fe78:	69fb      	ldr	r3, [r7, #28]
 800fe7a:	f043 0301 	orr.w	r3, r3, #1
 800fe7e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800fe80:	69fb      	ldr	r3, [r7, #28]
}
 800fe82:	4618      	mov	r0, r3
 800fe84:	3720      	adds	r7, #32
 800fe86:	46bd      	mov	sp, r7
 800fe88:	bd80      	pop	{r7, pc}

0800fe8a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800fe8a:	b580      	push	{r7, lr}
 800fe8c:	b086      	sub	sp, #24
 800fe8e:	af00      	add	r7, sp, #0
 800fe90:	6078      	str	r0, [r7, #4]
 800fe92:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	f023 0301 	bic.w	r3, r3, #1
 800fe9a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	f003 0301 	and.w	r3, r3, #1
 800fea2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800fea4:	2300      	movs	r3, #0
 800fea6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fea8:	f3ef 8305 	mrs	r3, IPSR
 800feac:	60bb      	str	r3, [r7, #8]
  return(result);
 800feae:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d003      	beq.n	800febc <osMutexAcquire+0x32>
    stat = osErrorISR;
 800feb4:	f06f 0305 	mvn.w	r3, #5
 800feb8:	617b      	str	r3, [r7, #20]
 800feba:	e02c      	b.n	800ff16 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800febc:	693b      	ldr	r3, [r7, #16]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d103      	bne.n	800feca <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800fec2:	f06f 0303 	mvn.w	r3, #3
 800fec6:	617b      	str	r3, [r7, #20]
 800fec8:	e025      	b.n	800ff16 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d011      	beq.n	800fef4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800fed0:	6839      	ldr	r1, [r7, #0]
 800fed2:	6938      	ldr	r0, [r7, #16]
 800fed4:	f000 ff7b 	bl	8010dce <xQueueTakeMutexRecursive>
 800fed8:	4603      	mov	r3, r0
 800feda:	2b01      	cmp	r3, #1
 800fedc:	d01b      	beq.n	800ff16 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800fede:	683b      	ldr	r3, [r7, #0]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d003      	beq.n	800feec <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800fee4:	f06f 0301 	mvn.w	r3, #1
 800fee8:	617b      	str	r3, [r7, #20]
 800feea:	e014      	b.n	800ff16 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800feec:	f06f 0302 	mvn.w	r3, #2
 800fef0:	617b      	str	r3, [r7, #20]
 800fef2:	e010      	b.n	800ff16 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800fef4:	6839      	ldr	r1, [r7, #0]
 800fef6:	6938      	ldr	r0, [r7, #16]
 800fef8:	f001 fb20 	bl	801153c <xQueueSemaphoreTake>
 800fefc:	4603      	mov	r3, r0
 800fefe:	2b01      	cmp	r3, #1
 800ff00:	d009      	beq.n	800ff16 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ff02:	683b      	ldr	r3, [r7, #0]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d003      	beq.n	800ff10 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800ff08:	f06f 0301 	mvn.w	r3, #1
 800ff0c:	617b      	str	r3, [r7, #20]
 800ff0e:	e002      	b.n	800ff16 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800ff10:	f06f 0302 	mvn.w	r3, #2
 800ff14:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800ff16:	697b      	ldr	r3, [r7, #20]
}
 800ff18:	4618      	mov	r0, r3
 800ff1a:	3718      	adds	r7, #24
 800ff1c:	46bd      	mov	sp, r7
 800ff1e:	bd80      	pop	{r7, pc}

0800ff20 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b086      	sub	sp, #24
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	f023 0301 	bic.w	r3, r3, #1
 800ff2e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	f003 0301 	and.w	r3, r3, #1
 800ff36:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ff38:	2300      	movs	r3, #0
 800ff3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff3c:	f3ef 8305 	mrs	r3, IPSR
 800ff40:	60bb      	str	r3, [r7, #8]
  return(result);
 800ff42:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d003      	beq.n	800ff50 <osMutexRelease+0x30>
    stat = osErrorISR;
 800ff48:	f06f 0305 	mvn.w	r3, #5
 800ff4c:	617b      	str	r3, [r7, #20]
 800ff4e:	e01f      	b.n	800ff90 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800ff50:	693b      	ldr	r3, [r7, #16]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d103      	bne.n	800ff5e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800ff56:	f06f 0303 	mvn.w	r3, #3
 800ff5a:	617b      	str	r3, [r7, #20]
 800ff5c:	e018      	b.n	800ff90 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d009      	beq.n	800ff78 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ff64:	6938      	ldr	r0, [r7, #16]
 800ff66:	f000 fefd 	bl	8010d64 <xQueueGiveMutexRecursive>
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	2b01      	cmp	r3, #1
 800ff6e:	d00f      	beq.n	800ff90 <osMutexRelease+0x70>
        stat = osErrorResource;
 800ff70:	f06f 0302 	mvn.w	r3, #2
 800ff74:	617b      	str	r3, [r7, #20]
 800ff76:	e00b      	b.n	800ff90 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800ff78:	2300      	movs	r3, #0
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	2100      	movs	r1, #0
 800ff7e:	6938      	ldr	r0, [r7, #16]
 800ff80:	f000 ffca 	bl	8010f18 <xQueueGenericSend>
 800ff84:	4603      	mov	r3, r0
 800ff86:	2b01      	cmp	r3, #1
 800ff88:	d002      	beq.n	800ff90 <osMutexRelease+0x70>
        stat = osErrorResource;
 800ff8a:	f06f 0302 	mvn.w	r3, #2
 800ff8e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ff90:	697b      	ldr	r3, [r7, #20]
}
 800ff92:	4618      	mov	r0, r3
 800ff94:	3718      	adds	r7, #24
 800ff96:	46bd      	mov	sp, r7
 800ff98:	bd80      	pop	{r7, pc}

0800ff9a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800ff9a:	b580      	push	{r7, lr}
 800ff9c:	b08a      	sub	sp, #40	@ 0x28
 800ff9e:	af02      	add	r7, sp, #8
 800ffa0:	60f8      	str	r0, [r7, #12]
 800ffa2:	60b9      	str	r1, [r7, #8]
 800ffa4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ffaa:	f3ef 8305 	mrs	r3, IPSR
 800ffae:	613b      	str	r3, [r7, #16]
  return(result);
 800ffb0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d175      	bne.n	80100a2 <osSemaphoreNew+0x108>
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d072      	beq.n	80100a2 <osSemaphoreNew+0x108>
 800ffbc:	68ba      	ldr	r2, [r7, #8]
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	d86e      	bhi.n	80100a2 <osSemaphoreNew+0x108>
    mem = -1;
 800ffc4:	f04f 33ff 	mov.w	r3, #4294967295
 800ffc8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d015      	beq.n	800fffc <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	689b      	ldr	r3, [r3, #8]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d006      	beq.n	800ffe6 <osSemaphoreNew+0x4c>
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	68db      	ldr	r3, [r3, #12]
 800ffdc:	2b4f      	cmp	r3, #79	@ 0x4f
 800ffde:	d902      	bls.n	800ffe6 <osSemaphoreNew+0x4c>
        mem = 1;
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	61bb      	str	r3, [r7, #24]
 800ffe4:	e00c      	b.n	8010000 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	689b      	ldr	r3, [r3, #8]
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d108      	bne.n	8010000 <osSemaphoreNew+0x66>
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	68db      	ldr	r3, [r3, #12]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d104      	bne.n	8010000 <osSemaphoreNew+0x66>
          mem = 0;
 800fff6:	2300      	movs	r3, #0
 800fff8:	61bb      	str	r3, [r7, #24]
 800fffa:	e001      	b.n	8010000 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800fffc:	2300      	movs	r3, #0
 800fffe:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8010000:	69bb      	ldr	r3, [r7, #24]
 8010002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010006:	d04c      	beq.n	80100a2 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	2b01      	cmp	r3, #1
 801000c:	d128      	bne.n	8010060 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 801000e:	69bb      	ldr	r3, [r7, #24]
 8010010:	2b01      	cmp	r3, #1
 8010012:	d10a      	bne.n	801002a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	689b      	ldr	r3, [r3, #8]
 8010018:	2203      	movs	r2, #3
 801001a:	9200      	str	r2, [sp, #0]
 801001c:	2200      	movs	r2, #0
 801001e:	2100      	movs	r1, #0
 8010020:	2001      	movs	r0, #1
 8010022:	f000 fd77 	bl	8010b14 <xQueueGenericCreateStatic>
 8010026:	61f8      	str	r0, [r7, #28]
 8010028:	e005      	b.n	8010036 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 801002a:	2203      	movs	r2, #3
 801002c:	2100      	movs	r1, #0
 801002e:	2001      	movs	r0, #1
 8010030:	f000 fded 	bl	8010c0e <xQueueGenericCreate>
 8010034:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8010036:	69fb      	ldr	r3, [r7, #28]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d022      	beq.n	8010082 <osSemaphoreNew+0xe8>
 801003c:	68bb      	ldr	r3, [r7, #8]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d01f      	beq.n	8010082 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8010042:	2300      	movs	r3, #0
 8010044:	2200      	movs	r2, #0
 8010046:	2100      	movs	r1, #0
 8010048:	69f8      	ldr	r0, [r7, #28]
 801004a:	f000 ff65 	bl	8010f18 <xQueueGenericSend>
 801004e:	4603      	mov	r3, r0
 8010050:	2b01      	cmp	r3, #1
 8010052:	d016      	beq.n	8010082 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8010054:	69f8      	ldr	r0, [r7, #28]
 8010056:	f001 fc03 	bl	8011860 <vQueueDelete>
            hSemaphore = NULL;
 801005a:	2300      	movs	r3, #0
 801005c:	61fb      	str	r3, [r7, #28]
 801005e:	e010      	b.n	8010082 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8010060:	69bb      	ldr	r3, [r7, #24]
 8010062:	2b01      	cmp	r3, #1
 8010064:	d108      	bne.n	8010078 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	689b      	ldr	r3, [r3, #8]
 801006a:	461a      	mov	r2, r3
 801006c:	68b9      	ldr	r1, [r7, #8]
 801006e:	68f8      	ldr	r0, [r7, #12]
 8010070:	f000 fee4 	bl	8010e3c <xQueueCreateCountingSemaphoreStatic>
 8010074:	61f8      	str	r0, [r7, #28]
 8010076:	e004      	b.n	8010082 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8010078:	68b9      	ldr	r1, [r7, #8]
 801007a:	68f8      	ldr	r0, [r7, #12]
 801007c:	f000 ff17 	bl	8010eae <xQueueCreateCountingSemaphore>
 8010080:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8010082:	69fb      	ldr	r3, [r7, #28]
 8010084:	2b00      	cmp	r3, #0
 8010086:	d00c      	beq.n	80100a2 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d003      	beq.n	8010096 <osSemaphoreNew+0xfc>
          name = attr->name;
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	617b      	str	r3, [r7, #20]
 8010094:	e001      	b.n	801009a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8010096:	2300      	movs	r3, #0
 8010098:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 801009a:	6979      	ldr	r1, [r7, #20]
 801009c:	69f8      	ldr	r0, [r7, #28]
 801009e:	f001 fd2b 	bl	8011af8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80100a2:	69fb      	ldr	r3, [r7, #28]
}
 80100a4:	4618      	mov	r0, r3
 80100a6:	3720      	adds	r7, #32
 80100a8:	46bd      	mov	sp, r7
 80100aa:	bd80      	pop	{r7, pc}

080100ac <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80100ac:	b580      	push	{r7, lr}
 80100ae:	b086      	sub	sp, #24
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	6078      	str	r0, [r7, #4]
 80100b4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80100ba:	2300      	movs	r3, #0
 80100bc:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80100be:	693b      	ldr	r3, [r7, #16]
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d103      	bne.n	80100cc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80100c4:	f06f 0303 	mvn.w	r3, #3
 80100c8:	617b      	str	r3, [r7, #20]
 80100ca:	e039      	b.n	8010140 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80100cc:	f3ef 8305 	mrs	r3, IPSR
 80100d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80100d2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d022      	beq.n	801011e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80100d8:	683b      	ldr	r3, [r7, #0]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d003      	beq.n	80100e6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80100de:	f06f 0303 	mvn.w	r3, #3
 80100e2:	617b      	str	r3, [r7, #20]
 80100e4:	e02c      	b.n	8010140 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80100e6:	2300      	movs	r3, #0
 80100e8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80100ea:	f107 0308 	add.w	r3, r7, #8
 80100ee:	461a      	mov	r2, r3
 80100f0:	2100      	movs	r1, #0
 80100f2:	6938      	ldr	r0, [r7, #16]
 80100f4:	f001 fb32 	bl	801175c <xQueueReceiveFromISR>
 80100f8:	4603      	mov	r3, r0
 80100fa:	2b01      	cmp	r3, #1
 80100fc:	d003      	beq.n	8010106 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80100fe:	f06f 0302 	mvn.w	r3, #2
 8010102:	617b      	str	r3, [r7, #20]
 8010104:	e01c      	b.n	8010140 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8010106:	68bb      	ldr	r3, [r7, #8]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d019      	beq.n	8010140 <osSemaphoreAcquire+0x94>
 801010c:	4b0f      	ldr	r3, [pc, #60]	@ (801014c <osSemaphoreAcquire+0xa0>)
 801010e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010112:	601a      	str	r2, [r3, #0]
 8010114:	f3bf 8f4f 	dsb	sy
 8010118:	f3bf 8f6f 	isb	sy
 801011c:	e010      	b.n	8010140 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 801011e:	6839      	ldr	r1, [r7, #0]
 8010120:	6938      	ldr	r0, [r7, #16]
 8010122:	f001 fa0b 	bl	801153c <xQueueSemaphoreTake>
 8010126:	4603      	mov	r3, r0
 8010128:	2b01      	cmp	r3, #1
 801012a:	d009      	beq.n	8010140 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 801012c:	683b      	ldr	r3, [r7, #0]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d003      	beq.n	801013a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8010132:	f06f 0301 	mvn.w	r3, #1
 8010136:	617b      	str	r3, [r7, #20]
 8010138:	e002      	b.n	8010140 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 801013a:	f06f 0302 	mvn.w	r3, #2
 801013e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8010140:	697b      	ldr	r3, [r7, #20]
}
 8010142:	4618      	mov	r0, r3
 8010144:	3718      	adds	r7, #24
 8010146:	46bd      	mov	sp, r7
 8010148:	bd80      	pop	{r7, pc}
 801014a:	bf00      	nop
 801014c:	e000ed04 	.word	0xe000ed04

08010150 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8010150:	b580      	push	{r7, lr}
 8010152:	b086      	sub	sp, #24
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 801015c:	2300      	movs	r3, #0
 801015e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8010160:	693b      	ldr	r3, [r7, #16]
 8010162:	2b00      	cmp	r3, #0
 8010164:	d103      	bne.n	801016e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8010166:	f06f 0303 	mvn.w	r3, #3
 801016a:	617b      	str	r3, [r7, #20]
 801016c:	e02c      	b.n	80101c8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801016e:	f3ef 8305 	mrs	r3, IPSR
 8010172:	60fb      	str	r3, [r7, #12]
  return(result);
 8010174:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8010176:	2b00      	cmp	r3, #0
 8010178:	d01a      	beq.n	80101b0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 801017a:	2300      	movs	r3, #0
 801017c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 801017e:	f107 0308 	add.w	r3, r7, #8
 8010182:	4619      	mov	r1, r3
 8010184:	6938      	ldr	r0, [r7, #16]
 8010186:	f001 f867 	bl	8011258 <xQueueGiveFromISR>
 801018a:	4603      	mov	r3, r0
 801018c:	2b01      	cmp	r3, #1
 801018e:	d003      	beq.n	8010198 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8010190:	f06f 0302 	mvn.w	r3, #2
 8010194:	617b      	str	r3, [r7, #20]
 8010196:	e017      	b.n	80101c8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8010198:	68bb      	ldr	r3, [r7, #8]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d014      	beq.n	80101c8 <osSemaphoreRelease+0x78>
 801019e:	4b0d      	ldr	r3, [pc, #52]	@ (80101d4 <osSemaphoreRelease+0x84>)
 80101a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80101a4:	601a      	str	r2, [r3, #0]
 80101a6:	f3bf 8f4f 	dsb	sy
 80101aa:	f3bf 8f6f 	isb	sy
 80101ae:	e00b      	b.n	80101c8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80101b0:	2300      	movs	r3, #0
 80101b2:	2200      	movs	r2, #0
 80101b4:	2100      	movs	r1, #0
 80101b6:	6938      	ldr	r0, [r7, #16]
 80101b8:	f000 feae 	bl	8010f18 <xQueueGenericSend>
 80101bc:	4603      	mov	r3, r0
 80101be:	2b01      	cmp	r3, #1
 80101c0:	d002      	beq.n	80101c8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80101c2:	f06f 0302 	mvn.w	r3, #2
 80101c6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80101c8:	697b      	ldr	r3, [r7, #20]
}
 80101ca:	4618      	mov	r0, r3
 80101cc:	3718      	adds	r7, #24
 80101ce:	46bd      	mov	sp, r7
 80101d0:	bd80      	pop	{r7, pc}
 80101d2:	bf00      	nop
 80101d4:	e000ed04 	.word	0xe000ed04

080101d8 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80101d8:	b580      	push	{r7, lr}
 80101da:	b086      	sub	sp, #24
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80101e4:	f3ef 8305 	mrs	r3, IPSR
 80101e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80101ea:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d003      	beq.n	80101f8 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80101f0:	f06f 0305 	mvn.w	r3, #5
 80101f4:	617b      	str	r3, [r7, #20]
 80101f6:	e00e      	b.n	8010216 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 80101f8:	693b      	ldr	r3, [r7, #16]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d103      	bne.n	8010206 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80101fe:	f06f 0303 	mvn.w	r3, #3
 8010202:	617b      	str	r3, [r7, #20]
 8010204:	e007      	b.n	8010216 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8010206:	6938      	ldr	r0, [r7, #16]
 8010208:	f001 fca0 	bl	8011b4c <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 801020c:	2300      	movs	r3, #0
 801020e:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8010210:	6938      	ldr	r0, [r7, #16]
 8010212:	f001 fb25 	bl	8011860 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8010216:	697b      	ldr	r3, [r7, #20]
}
 8010218:	4618      	mov	r0, r3
 801021a:	3718      	adds	r7, #24
 801021c:	46bd      	mov	sp, r7
 801021e:	bd80      	pop	{r7, pc}

08010220 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8010220:	b580      	push	{r7, lr}
 8010222:	b08a      	sub	sp, #40	@ 0x28
 8010224:	af02      	add	r7, sp, #8
 8010226:	60f8      	str	r0, [r7, #12]
 8010228:	60b9      	str	r1, [r7, #8]
 801022a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 801022c:	2300      	movs	r3, #0
 801022e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010230:	f3ef 8305 	mrs	r3, IPSR
 8010234:	613b      	str	r3, [r7, #16]
  return(result);
 8010236:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8010238:	2b00      	cmp	r3, #0
 801023a:	d15f      	bne.n	80102fc <osMessageQueueNew+0xdc>
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	2b00      	cmp	r3, #0
 8010240:	d05c      	beq.n	80102fc <osMessageQueueNew+0xdc>
 8010242:	68bb      	ldr	r3, [r7, #8]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d059      	beq.n	80102fc <osMessageQueueNew+0xdc>
    mem = -1;
 8010248:	f04f 33ff 	mov.w	r3, #4294967295
 801024c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	2b00      	cmp	r3, #0
 8010252:	d029      	beq.n	80102a8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	689b      	ldr	r3, [r3, #8]
 8010258:	2b00      	cmp	r3, #0
 801025a:	d012      	beq.n	8010282 <osMessageQueueNew+0x62>
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	68db      	ldr	r3, [r3, #12]
 8010260:	2b4f      	cmp	r3, #79	@ 0x4f
 8010262:	d90e      	bls.n	8010282 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8010268:	2b00      	cmp	r3, #0
 801026a:	d00a      	beq.n	8010282 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	695a      	ldr	r2, [r3, #20]
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	68b9      	ldr	r1, [r7, #8]
 8010274:	fb01 f303 	mul.w	r3, r1, r3
 8010278:	429a      	cmp	r2, r3
 801027a:	d302      	bcc.n	8010282 <osMessageQueueNew+0x62>
        mem = 1;
 801027c:	2301      	movs	r3, #1
 801027e:	61bb      	str	r3, [r7, #24]
 8010280:	e014      	b.n	80102ac <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	689b      	ldr	r3, [r3, #8]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d110      	bne.n	80102ac <osMessageQueueNew+0x8c>
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	68db      	ldr	r3, [r3, #12]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d10c      	bne.n	80102ac <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8010296:	2b00      	cmp	r3, #0
 8010298:	d108      	bne.n	80102ac <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	695b      	ldr	r3, [r3, #20]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d104      	bne.n	80102ac <osMessageQueueNew+0x8c>
          mem = 0;
 80102a2:	2300      	movs	r3, #0
 80102a4:	61bb      	str	r3, [r7, #24]
 80102a6:	e001      	b.n	80102ac <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80102a8:	2300      	movs	r3, #0
 80102aa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80102ac:	69bb      	ldr	r3, [r7, #24]
 80102ae:	2b01      	cmp	r3, #1
 80102b0:	d10b      	bne.n	80102ca <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	691a      	ldr	r2, [r3, #16]
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	689b      	ldr	r3, [r3, #8]
 80102ba:	2100      	movs	r1, #0
 80102bc:	9100      	str	r1, [sp, #0]
 80102be:	68b9      	ldr	r1, [r7, #8]
 80102c0:	68f8      	ldr	r0, [r7, #12]
 80102c2:	f000 fc27 	bl	8010b14 <xQueueGenericCreateStatic>
 80102c6:	61f8      	str	r0, [r7, #28]
 80102c8:	e008      	b.n	80102dc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80102ca:	69bb      	ldr	r3, [r7, #24]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d105      	bne.n	80102dc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80102d0:	2200      	movs	r2, #0
 80102d2:	68b9      	ldr	r1, [r7, #8]
 80102d4:	68f8      	ldr	r0, [r7, #12]
 80102d6:	f000 fc9a 	bl	8010c0e <xQueueGenericCreate>
 80102da:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80102dc:	69fb      	ldr	r3, [r7, #28]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d00c      	beq.n	80102fc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d003      	beq.n	80102f0 <osMessageQueueNew+0xd0>
        name = attr->name;
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	617b      	str	r3, [r7, #20]
 80102ee:	e001      	b.n	80102f4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80102f0:	2300      	movs	r3, #0
 80102f2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80102f4:	6979      	ldr	r1, [r7, #20]
 80102f6:	69f8      	ldr	r0, [r7, #28]
 80102f8:	f001 fbfe 	bl	8011af8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80102fc:	69fb      	ldr	r3, [r7, #28]
}
 80102fe:	4618      	mov	r0, r3
 8010300:	3720      	adds	r7, #32
 8010302:	46bd      	mov	sp, r7
 8010304:	bd80      	pop	{r7, pc}
	...

08010308 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8010308:	b580      	push	{r7, lr}
 801030a:	b088      	sub	sp, #32
 801030c:	af00      	add	r7, sp, #0
 801030e:	60f8      	str	r0, [r7, #12]
 8010310:	60b9      	str	r1, [r7, #8]
 8010312:	603b      	str	r3, [r7, #0]
 8010314:	4613      	mov	r3, r2
 8010316:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 801031c:	2300      	movs	r3, #0
 801031e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010320:	f3ef 8305 	mrs	r3, IPSR
 8010324:	617b      	str	r3, [r7, #20]
  return(result);
 8010326:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8010328:	2b00      	cmp	r3, #0
 801032a:	d028      	beq.n	801037e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801032c:	69bb      	ldr	r3, [r7, #24]
 801032e:	2b00      	cmp	r3, #0
 8010330:	d005      	beq.n	801033e <osMessageQueuePut+0x36>
 8010332:	68bb      	ldr	r3, [r7, #8]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d002      	beq.n	801033e <osMessageQueuePut+0x36>
 8010338:	683b      	ldr	r3, [r7, #0]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d003      	beq.n	8010346 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 801033e:	f06f 0303 	mvn.w	r3, #3
 8010342:	61fb      	str	r3, [r7, #28]
 8010344:	e038      	b.n	80103b8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8010346:	2300      	movs	r3, #0
 8010348:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801034a:	f107 0210 	add.w	r2, r7, #16
 801034e:	2300      	movs	r3, #0
 8010350:	68b9      	ldr	r1, [r7, #8]
 8010352:	69b8      	ldr	r0, [r7, #24]
 8010354:	f000 fee2 	bl	801111c <xQueueGenericSendFromISR>
 8010358:	4603      	mov	r3, r0
 801035a:	2b01      	cmp	r3, #1
 801035c:	d003      	beq.n	8010366 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 801035e:	f06f 0302 	mvn.w	r3, #2
 8010362:	61fb      	str	r3, [r7, #28]
 8010364:	e028      	b.n	80103b8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8010366:	693b      	ldr	r3, [r7, #16]
 8010368:	2b00      	cmp	r3, #0
 801036a:	d025      	beq.n	80103b8 <osMessageQueuePut+0xb0>
 801036c:	4b15      	ldr	r3, [pc, #84]	@ (80103c4 <osMessageQueuePut+0xbc>)
 801036e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010372:	601a      	str	r2, [r3, #0]
 8010374:	f3bf 8f4f 	dsb	sy
 8010378:	f3bf 8f6f 	isb	sy
 801037c:	e01c      	b.n	80103b8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801037e:	69bb      	ldr	r3, [r7, #24]
 8010380:	2b00      	cmp	r3, #0
 8010382:	d002      	beq.n	801038a <osMessageQueuePut+0x82>
 8010384:	68bb      	ldr	r3, [r7, #8]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d103      	bne.n	8010392 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801038a:	f06f 0303 	mvn.w	r3, #3
 801038e:	61fb      	str	r3, [r7, #28]
 8010390:	e012      	b.n	80103b8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010392:	2300      	movs	r3, #0
 8010394:	683a      	ldr	r2, [r7, #0]
 8010396:	68b9      	ldr	r1, [r7, #8]
 8010398:	69b8      	ldr	r0, [r7, #24]
 801039a:	f000 fdbd 	bl	8010f18 <xQueueGenericSend>
 801039e:	4603      	mov	r3, r0
 80103a0:	2b01      	cmp	r3, #1
 80103a2:	d009      	beq.n	80103b8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80103a4:	683b      	ldr	r3, [r7, #0]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d003      	beq.n	80103b2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80103aa:	f06f 0301 	mvn.w	r3, #1
 80103ae:	61fb      	str	r3, [r7, #28]
 80103b0:	e002      	b.n	80103b8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80103b2:	f06f 0302 	mvn.w	r3, #2
 80103b6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80103b8:	69fb      	ldr	r3, [r7, #28]
}
 80103ba:	4618      	mov	r0, r3
 80103bc:	3720      	adds	r7, #32
 80103be:	46bd      	mov	sp, r7
 80103c0:	bd80      	pop	{r7, pc}
 80103c2:	bf00      	nop
 80103c4:	e000ed04 	.word	0xe000ed04

080103c8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80103c8:	b580      	push	{r7, lr}
 80103ca:	b088      	sub	sp, #32
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	60f8      	str	r0, [r7, #12]
 80103d0:	60b9      	str	r1, [r7, #8]
 80103d2:	607a      	str	r2, [r7, #4]
 80103d4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80103da:	2300      	movs	r3, #0
 80103dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80103de:	f3ef 8305 	mrs	r3, IPSR
 80103e2:	617b      	str	r3, [r7, #20]
  return(result);
 80103e4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d028      	beq.n	801043c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80103ea:	69bb      	ldr	r3, [r7, #24]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d005      	beq.n	80103fc <osMessageQueueGet+0x34>
 80103f0:	68bb      	ldr	r3, [r7, #8]
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	d002      	beq.n	80103fc <osMessageQueueGet+0x34>
 80103f6:	683b      	ldr	r3, [r7, #0]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d003      	beq.n	8010404 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80103fc:	f06f 0303 	mvn.w	r3, #3
 8010400:	61fb      	str	r3, [r7, #28]
 8010402:	e037      	b.n	8010474 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8010404:	2300      	movs	r3, #0
 8010406:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8010408:	f107 0310 	add.w	r3, r7, #16
 801040c:	461a      	mov	r2, r3
 801040e:	68b9      	ldr	r1, [r7, #8]
 8010410:	69b8      	ldr	r0, [r7, #24]
 8010412:	f001 f9a3 	bl	801175c <xQueueReceiveFromISR>
 8010416:	4603      	mov	r3, r0
 8010418:	2b01      	cmp	r3, #1
 801041a:	d003      	beq.n	8010424 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 801041c:	f06f 0302 	mvn.w	r3, #2
 8010420:	61fb      	str	r3, [r7, #28]
 8010422:	e027      	b.n	8010474 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8010424:	693b      	ldr	r3, [r7, #16]
 8010426:	2b00      	cmp	r3, #0
 8010428:	d024      	beq.n	8010474 <osMessageQueueGet+0xac>
 801042a:	4b15      	ldr	r3, [pc, #84]	@ (8010480 <osMessageQueueGet+0xb8>)
 801042c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010430:	601a      	str	r2, [r3, #0]
 8010432:	f3bf 8f4f 	dsb	sy
 8010436:	f3bf 8f6f 	isb	sy
 801043a:	e01b      	b.n	8010474 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801043c:	69bb      	ldr	r3, [r7, #24]
 801043e:	2b00      	cmp	r3, #0
 8010440:	d002      	beq.n	8010448 <osMessageQueueGet+0x80>
 8010442:	68bb      	ldr	r3, [r7, #8]
 8010444:	2b00      	cmp	r3, #0
 8010446:	d103      	bne.n	8010450 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8010448:	f06f 0303 	mvn.w	r3, #3
 801044c:	61fb      	str	r3, [r7, #28]
 801044e:	e011      	b.n	8010474 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8010450:	683a      	ldr	r2, [r7, #0]
 8010452:	68b9      	ldr	r1, [r7, #8]
 8010454:	69b8      	ldr	r0, [r7, #24]
 8010456:	f000 ff8f 	bl	8011378 <xQueueReceive>
 801045a:	4603      	mov	r3, r0
 801045c:	2b01      	cmp	r3, #1
 801045e:	d009      	beq.n	8010474 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8010460:	683b      	ldr	r3, [r7, #0]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d003      	beq.n	801046e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8010466:	f06f 0301 	mvn.w	r3, #1
 801046a:	61fb      	str	r3, [r7, #28]
 801046c:	e002      	b.n	8010474 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 801046e:	f06f 0302 	mvn.w	r3, #2
 8010472:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8010474:	69fb      	ldr	r3, [r7, #28]
}
 8010476:	4618      	mov	r0, r3
 8010478:	3720      	adds	r7, #32
 801047a:	46bd      	mov	sp, r7
 801047c:	bd80      	pop	{r7, pc}
 801047e:	bf00      	nop
 8010480:	e000ed04 	.word	0xe000ed04

08010484 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010484:	b480      	push	{r7}
 8010486:	b085      	sub	sp, #20
 8010488:	af00      	add	r7, sp, #0
 801048a:	60f8      	str	r0, [r7, #12]
 801048c:	60b9      	str	r1, [r7, #8]
 801048e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	4a07      	ldr	r2, [pc, #28]	@ (80104b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8010494:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8010496:	68bb      	ldr	r3, [r7, #8]
 8010498:	4a06      	ldr	r2, [pc, #24]	@ (80104b4 <vApplicationGetIdleTaskMemory+0x30>)
 801049a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	2280      	movs	r2, #128	@ 0x80
 80104a0:	601a      	str	r2, [r3, #0]
}
 80104a2:	bf00      	nop
 80104a4:	3714      	adds	r7, #20
 80104a6:	46bd      	mov	sp, r7
 80104a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ac:	4770      	bx	lr
 80104ae:	bf00      	nop
 80104b0:	20006c04 	.word	0x20006c04
 80104b4:	20006cac 	.word	0x20006cac

080104b8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80104b8:	b480      	push	{r7}
 80104ba:	b085      	sub	sp, #20
 80104bc:	af00      	add	r7, sp, #0
 80104be:	60f8      	str	r0, [r7, #12]
 80104c0:	60b9      	str	r1, [r7, #8]
 80104c2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	4a07      	ldr	r2, [pc, #28]	@ (80104e4 <vApplicationGetTimerTaskMemory+0x2c>)
 80104c8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80104ca:	68bb      	ldr	r3, [r7, #8]
 80104cc:	4a06      	ldr	r2, [pc, #24]	@ (80104e8 <vApplicationGetTimerTaskMemory+0x30>)
 80104ce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80104d6:	601a      	str	r2, [r3, #0]
}
 80104d8:	bf00      	nop
 80104da:	3714      	adds	r7, #20
 80104dc:	46bd      	mov	sp, r7
 80104de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e2:	4770      	bx	lr
 80104e4:	20006eac 	.word	0x20006eac
 80104e8:	20006f54 	.word	0x20006f54

080104ec <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	b086      	sub	sp, #24
 80104f0:	af00      	add	r7, sp, #0
 80104f2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d10b      	bne.n	8010512 <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80104fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104fe:	f383 8811 	msr	BASEPRI, r3
 8010502:	f3bf 8f6f 	isb	sy
 8010506:	f3bf 8f4f 	dsb	sy
 801050a:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801050c:	bf00      	nop
 801050e:	bf00      	nop
 8010510:	e7fd      	b.n	801050e <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8010512:	2320      	movs	r3, #32
 8010514:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8010516:	68bb      	ldr	r3, [r7, #8]
 8010518:	2b20      	cmp	r3, #32
 801051a:	d00b      	beq.n	8010534 <xEventGroupCreateStatic+0x48>
	__asm volatile
 801051c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010520:	f383 8811 	msr	BASEPRI, r3
 8010524:	f3bf 8f6f 	isb	sy
 8010528:	f3bf 8f4f 	dsb	sy
 801052c:	60fb      	str	r3, [r7, #12]
}
 801052e:	bf00      	nop
 8010530:	bf00      	nop
 8010532:	e7fd      	b.n	8010530 <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8010538:	697b      	ldr	r3, [r7, #20]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d00a      	beq.n	8010554 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 801053e:	697b      	ldr	r3, [r7, #20]
 8010540:	2200      	movs	r2, #0
 8010542:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8010544:	697b      	ldr	r3, [r7, #20]
 8010546:	3304      	adds	r3, #4
 8010548:	4618      	mov	r0, r3
 801054a:	f000 f9c5 	bl	80108d8 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 801054e:	697b      	ldr	r3, [r7, #20]
 8010550:	2201      	movs	r2, #1
 8010552:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8010554:	697b      	ldr	r3, [r7, #20]
	}
 8010556:	4618      	mov	r0, r3
 8010558:	3718      	adds	r7, #24
 801055a:	46bd      	mov	sp, r7
 801055c:	bd80      	pop	{r7, pc}

0801055e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 801055e:	b580      	push	{r7, lr}
 8010560:	b082      	sub	sp, #8
 8010562:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8010564:	2020      	movs	r0, #32
 8010566:	f003 fd19 	bl	8013f9c <pvPortMalloc>
 801056a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	2b00      	cmp	r3, #0
 8010570:	d00a      	beq.n	8010588 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	2200      	movs	r2, #0
 8010576:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	3304      	adds	r3, #4
 801057c:	4618      	mov	r0, r3
 801057e:	f000 f9ab 	bl	80108d8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	2200      	movs	r2, #0
 8010586:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8010588:	687b      	ldr	r3, [r7, #4]
	}
 801058a:	4618      	mov	r0, r3
 801058c:	3708      	adds	r7, #8
 801058e:	46bd      	mov	sp, r7
 8010590:	bd80      	pop	{r7, pc}
	...

08010594 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b090      	sub	sp, #64	@ 0x40
 8010598:	af00      	add	r7, sp, #0
 801059a:	60f8      	str	r0, [r7, #12]
 801059c:	60b9      	str	r1, [r7, #8]
 801059e:	607a      	str	r2, [r7, #4]
 80105a0:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80105a6:	2300      	movs	r3, #0
 80105a8:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80105aa:	2300      	movs	r3, #0
 80105ac:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d10b      	bne.n	80105cc <xEventGroupWaitBits+0x38>
	__asm volatile
 80105b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105b8:	f383 8811 	msr	BASEPRI, r3
 80105bc:	f3bf 8f6f 	isb	sy
 80105c0:	f3bf 8f4f 	dsb	sy
 80105c4:	623b      	str	r3, [r7, #32]
}
 80105c6:	bf00      	nop
 80105c8:	bf00      	nop
 80105ca:	e7fd      	b.n	80105c8 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80105cc:	68bb      	ldr	r3, [r7, #8]
 80105ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80105d2:	d30b      	bcc.n	80105ec <xEventGroupWaitBits+0x58>
	__asm volatile
 80105d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105d8:	f383 8811 	msr	BASEPRI, r3
 80105dc:	f3bf 8f6f 	isb	sy
 80105e0:	f3bf 8f4f 	dsb	sy
 80105e4:	61fb      	str	r3, [r7, #28]
}
 80105e6:	bf00      	nop
 80105e8:	bf00      	nop
 80105ea:	e7fd      	b.n	80105e8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d10b      	bne.n	801060a <xEventGroupWaitBits+0x76>
	__asm volatile
 80105f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105f6:	f383 8811 	msr	BASEPRI, r3
 80105fa:	f3bf 8f6f 	isb	sy
 80105fe:	f3bf 8f4f 	dsb	sy
 8010602:	61bb      	str	r3, [r7, #24]
}
 8010604:	bf00      	nop
 8010606:	bf00      	nop
 8010608:	e7fd      	b.n	8010606 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801060a:	f002 faf5 	bl	8012bf8 <xTaskGetSchedulerState>
 801060e:	4603      	mov	r3, r0
 8010610:	2b00      	cmp	r3, #0
 8010612:	d102      	bne.n	801061a <xEventGroupWaitBits+0x86>
 8010614:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010616:	2b00      	cmp	r3, #0
 8010618:	d101      	bne.n	801061e <xEventGroupWaitBits+0x8a>
 801061a:	2301      	movs	r3, #1
 801061c:	e000      	b.n	8010620 <xEventGroupWaitBits+0x8c>
 801061e:	2300      	movs	r3, #0
 8010620:	2b00      	cmp	r3, #0
 8010622:	d10b      	bne.n	801063c <xEventGroupWaitBits+0xa8>
	__asm volatile
 8010624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010628:	f383 8811 	msr	BASEPRI, r3
 801062c:	f3bf 8f6f 	isb	sy
 8010630:	f3bf 8f4f 	dsb	sy
 8010634:	617b      	str	r3, [r7, #20]
}
 8010636:	bf00      	nop
 8010638:	bf00      	nop
 801063a:	e7fd      	b.n	8010638 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 801063c:	f001 fe24 	bl	8012288 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8010640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8010646:	683a      	ldr	r2, [r7, #0]
 8010648:	68b9      	ldr	r1, [r7, #8]
 801064a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801064c:	f000 f90d 	bl	801086a <prvTestWaitCondition>
 8010650:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8010652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010654:	2b00      	cmp	r3, #0
 8010656:	d00e      	beq.n	8010676 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8010658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801065a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 801065c:	2300      	movs	r3, #0
 801065e:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	2b00      	cmp	r3, #0
 8010664:	d028      	beq.n	80106b8 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8010666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010668:	681a      	ldr	r2, [r3, #0]
 801066a:	68bb      	ldr	r3, [r7, #8]
 801066c:	43db      	mvns	r3, r3
 801066e:	401a      	ands	r2, r3
 8010670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010672:	601a      	str	r2, [r3, #0]
 8010674:	e020      	b.n	80106b8 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8010676:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010678:	2b00      	cmp	r3, #0
 801067a:	d104      	bne.n	8010686 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 801067c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8010680:	2301      	movs	r3, #1
 8010682:	633b      	str	r3, [r7, #48]	@ 0x30
 8010684:	e018      	b.n	80106b8 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d003      	beq.n	8010694 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 801068c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801068e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8010692:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8010694:	683b      	ldr	r3, [r7, #0]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d003      	beq.n	80106a2 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 801069a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801069c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80106a0:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80106a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106a4:	1d18      	adds	r0, r3, #4
 80106a6:	68ba      	ldr	r2, [r7, #8]
 80106a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106aa:	4313      	orrs	r3, r2
 80106ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80106ae:	4619      	mov	r1, r3
 80106b0:	f001 fffe 	bl	80126b0 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80106b4:	2300      	movs	r3, #0
 80106b6:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80106b8:	f001 fdf4 	bl	80122a4 <xTaskResumeAll>
 80106bc:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80106be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d031      	beq.n	8010728 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 80106c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d107      	bne.n	80106da <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 80106ca:	4b1a      	ldr	r3, [pc, #104]	@ (8010734 <xEventGroupWaitBits+0x1a0>)
 80106cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80106d0:	601a      	str	r2, [r3, #0]
 80106d2:	f3bf 8f4f 	dsb	sy
 80106d6:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80106da:	f002 fc07 	bl	8012eec <uxTaskResetEventItemValue>
 80106de:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80106e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d11a      	bne.n	8010720 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 80106ea:	f003 fb35 	bl	8013d58 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80106ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80106f4:	683a      	ldr	r2, [r7, #0]
 80106f6:	68b9      	ldr	r1, [r7, #8]
 80106f8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80106fa:	f000 f8b6 	bl	801086a <prvTestWaitCondition>
 80106fe:	4603      	mov	r3, r0
 8010700:	2b00      	cmp	r3, #0
 8010702:	d009      	beq.n	8010718 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	2b00      	cmp	r3, #0
 8010708:	d006      	beq.n	8010718 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 801070a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801070c:	681a      	ldr	r2, [r3, #0]
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	43db      	mvns	r3, r3
 8010712:	401a      	ands	r2, r3
 8010714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010716:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8010718:	2301      	movs	r3, #1
 801071a:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 801071c:	f003 fb4e 	bl	8013dbc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8010720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010722:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8010726:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8010728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801072a:	4618      	mov	r0, r3
 801072c:	3740      	adds	r7, #64	@ 0x40
 801072e:	46bd      	mov	sp, r7
 8010730:	bd80      	pop	{r7, pc}
 8010732:	bf00      	nop
 8010734:	e000ed04 	.word	0xe000ed04

08010738 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b08e      	sub	sp, #56	@ 0x38
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
 8010740:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8010742:	2300      	movs	r3, #0
 8010744:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 801074a:	2300      	movs	r3, #0
 801074c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d10b      	bne.n	801076c <xEventGroupSetBits+0x34>
	__asm volatile
 8010754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010758:	f383 8811 	msr	BASEPRI, r3
 801075c:	f3bf 8f6f 	isb	sy
 8010760:	f3bf 8f4f 	dsb	sy
 8010764:	613b      	str	r3, [r7, #16]
}
 8010766:	bf00      	nop
 8010768:	bf00      	nop
 801076a:	e7fd      	b.n	8010768 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010772:	d30b      	bcc.n	801078c <xEventGroupSetBits+0x54>
	__asm volatile
 8010774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010778:	f383 8811 	msr	BASEPRI, r3
 801077c:	f3bf 8f6f 	isb	sy
 8010780:	f3bf 8f4f 	dsb	sy
 8010784:	60fb      	str	r3, [r7, #12]
}
 8010786:	bf00      	nop
 8010788:	bf00      	nop
 801078a:	e7fd      	b.n	8010788 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 801078c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801078e:	3304      	adds	r3, #4
 8010790:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010794:	3308      	adds	r3, #8
 8010796:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8010798:	f001 fd76 	bl	8012288 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 801079c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801079e:	68db      	ldr	r3, [r3, #12]
 80107a0:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80107a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107a4:	681a      	ldr	r2, [r3, #0]
 80107a6:	683b      	ldr	r3, [r7, #0]
 80107a8:	431a      	orrs	r2, r3
 80107aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107ac:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80107ae:	e03c      	b.n	801082a <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80107b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107b2:	685b      	ldr	r3, [r3, #4]
 80107b4:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80107b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80107bc:	2300      	movs	r3, #0
 80107be:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80107c0:	69bb      	ldr	r3, [r7, #24]
 80107c2:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80107c6:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80107c8:	69bb      	ldr	r3, [r7, #24]
 80107ca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80107ce:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80107d0:	697b      	ldr	r3, [r7, #20]
 80107d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d108      	bne.n	80107ec <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80107da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107dc:	681a      	ldr	r2, [r3, #0]
 80107de:	69bb      	ldr	r3, [r7, #24]
 80107e0:	4013      	ands	r3, r2
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d00b      	beq.n	80107fe <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 80107e6:	2301      	movs	r3, #1
 80107e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80107ea:	e008      	b.n	80107fe <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80107ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107ee:	681a      	ldr	r2, [r3, #0]
 80107f0:	69bb      	ldr	r3, [r7, #24]
 80107f2:	4013      	ands	r3, r2
 80107f4:	69ba      	ldr	r2, [r7, #24]
 80107f6:	429a      	cmp	r2, r3
 80107f8:	d101      	bne.n	80107fe <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80107fa:	2301      	movs	r3, #1
 80107fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80107fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010800:	2b00      	cmp	r3, #0
 8010802:	d010      	beq.n	8010826 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801080a:	2b00      	cmp	r3, #0
 801080c:	d003      	beq.n	8010816 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 801080e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010810:	69bb      	ldr	r3, [r7, #24]
 8010812:	4313      	orrs	r3, r2
 8010814:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8010816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801081e:	4619      	mov	r1, r3
 8010820:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8010822:	f002 f813 	bl	801284c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8010826:	69fb      	ldr	r3, [r7, #28]
 8010828:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 801082a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801082c:	6a3b      	ldr	r3, [r7, #32]
 801082e:	429a      	cmp	r2, r3
 8010830:	d1be      	bne.n	80107b0 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8010832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010834:	681a      	ldr	r2, [r3, #0]
 8010836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010838:	43db      	mvns	r3, r3
 801083a:	401a      	ands	r2, r3
 801083c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801083e:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8010840:	f001 fd30 	bl	80122a4 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8010844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010846:	681b      	ldr	r3, [r3, #0]
}
 8010848:	4618      	mov	r0, r3
 801084a:	3738      	adds	r7, #56	@ 0x38
 801084c:	46bd      	mov	sp, r7
 801084e:	bd80      	pop	{r7, pc}

08010850 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8010850:	b580      	push	{r7, lr}
 8010852:	b082      	sub	sp, #8
 8010854:	af00      	add	r7, sp, #0
 8010856:	6078      	str	r0, [r7, #4]
 8010858:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 801085a:	6839      	ldr	r1, [r7, #0]
 801085c:	6878      	ldr	r0, [r7, #4]
 801085e:	f7ff ff6b 	bl	8010738 <xEventGroupSetBits>
}
 8010862:	bf00      	nop
 8010864:	3708      	adds	r7, #8
 8010866:	46bd      	mov	sp, r7
 8010868:	bd80      	pop	{r7, pc}

0801086a <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 801086a:	b480      	push	{r7}
 801086c:	b087      	sub	sp, #28
 801086e:	af00      	add	r7, sp, #0
 8010870:	60f8      	str	r0, [r7, #12]
 8010872:	60b9      	str	r1, [r7, #8]
 8010874:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8010876:	2300      	movs	r3, #0
 8010878:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d107      	bne.n	8010890 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8010880:	68fa      	ldr	r2, [r7, #12]
 8010882:	68bb      	ldr	r3, [r7, #8]
 8010884:	4013      	ands	r3, r2
 8010886:	2b00      	cmp	r3, #0
 8010888:	d00a      	beq.n	80108a0 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 801088a:	2301      	movs	r3, #1
 801088c:	617b      	str	r3, [r7, #20]
 801088e:	e007      	b.n	80108a0 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8010890:	68fa      	ldr	r2, [r7, #12]
 8010892:	68bb      	ldr	r3, [r7, #8]
 8010894:	4013      	ands	r3, r2
 8010896:	68ba      	ldr	r2, [r7, #8]
 8010898:	429a      	cmp	r2, r3
 801089a:	d101      	bne.n	80108a0 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 801089c:	2301      	movs	r3, #1
 801089e:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80108a0:	697b      	ldr	r3, [r7, #20]
}
 80108a2:	4618      	mov	r0, r3
 80108a4:	371c      	adds	r7, #28
 80108a6:	46bd      	mov	sp, r7
 80108a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ac:	4770      	bx	lr
	...

080108b0 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b086      	sub	sp, #24
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	60f8      	str	r0, [r7, #12]
 80108b8:	60b9      	str	r1, [r7, #8]
 80108ba:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	68ba      	ldr	r2, [r7, #8]
 80108c0:	68f9      	ldr	r1, [r7, #12]
 80108c2:	4804      	ldr	r0, [pc, #16]	@ (80108d4 <xEventGroupSetBitsFromISR+0x24>)
 80108c4:	f003 f8f4 	bl	8013ab0 <xTimerPendFunctionCallFromISR>
 80108c8:	6178      	str	r0, [r7, #20]

		return xReturn;
 80108ca:	697b      	ldr	r3, [r7, #20]
	}
 80108cc:	4618      	mov	r0, r3
 80108ce:	3718      	adds	r7, #24
 80108d0:	46bd      	mov	sp, r7
 80108d2:	bd80      	pop	{r7, pc}
 80108d4:	08010851 	.word	0x08010851

080108d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80108d8:	b480      	push	{r7}
 80108da:	b083      	sub	sp, #12
 80108dc:	af00      	add	r7, sp, #0
 80108de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	f103 0208 	add.w	r2, r3, #8
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	f04f 32ff 	mov.w	r2, #4294967295
 80108f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	f103 0208 	add.w	r2, r3, #8
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	f103 0208 	add.w	r2, r3, #8
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	2200      	movs	r2, #0
 801090a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801090c:	bf00      	nop
 801090e:	370c      	adds	r7, #12
 8010910:	46bd      	mov	sp, r7
 8010912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010916:	4770      	bx	lr

08010918 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010918:	b480      	push	{r7}
 801091a:	b083      	sub	sp, #12
 801091c:	af00      	add	r7, sp, #0
 801091e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	2200      	movs	r2, #0
 8010924:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010926:	bf00      	nop
 8010928:	370c      	adds	r7, #12
 801092a:	46bd      	mov	sp, r7
 801092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010930:	4770      	bx	lr

08010932 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010932:	b480      	push	{r7}
 8010934:	b085      	sub	sp, #20
 8010936:	af00      	add	r7, sp, #0
 8010938:	6078      	str	r0, [r7, #4]
 801093a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	685b      	ldr	r3, [r3, #4]
 8010940:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	68fa      	ldr	r2, [r7, #12]
 8010946:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	689a      	ldr	r2, [r3, #8]
 801094c:	683b      	ldr	r3, [r7, #0]
 801094e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	689b      	ldr	r3, [r3, #8]
 8010954:	683a      	ldr	r2, [r7, #0]
 8010956:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	683a      	ldr	r2, [r7, #0]
 801095c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801095e:	683b      	ldr	r3, [r7, #0]
 8010960:	687a      	ldr	r2, [r7, #4]
 8010962:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	1c5a      	adds	r2, r3, #1
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	601a      	str	r2, [r3, #0]
}
 801096e:	bf00      	nop
 8010970:	3714      	adds	r7, #20
 8010972:	46bd      	mov	sp, r7
 8010974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010978:	4770      	bx	lr

0801097a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801097a:	b480      	push	{r7}
 801097c:	b085      	sub	sp, #20
 801097e:	af00      	add	r7, sp, #0
 8010980:	6078      	str	r0, [r7, #4]
 8010982:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801098a:	68bb      	ldr	r3, [r7, #8]
 801098c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010990:	d103      	bne.n	801099a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	691b      	ldr	r3, [r3, #16]
 8010996:	60fb      	str	r3, [r7, #12]
 8010998:	e00c      	b.n	80109b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	3308      	adds	r3, #8
 801099e:	60fb      	str	r3, [r7, #12]
 80109a0:	e002      	b.n	80109a8 <vListInsert+0x2e>
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	685b      	ldr	r3, [r3, #4]
 80109a6:	60fb      	str	r3, [r7, #12]
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	685b      	ldr	r3, [r3, #4]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	68ba      	ldr	r2, [r7, #8]
 80109b0:	429a      	cmp	r2, r3
 80109b2:	d2f6      	bcs.n	80109a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	685a      	ldr	r2, [r3, #4]
 80109b8:	683b      	ldr	r3, [r7, #0]
 80109ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80109bc:	683b      	ldr	r3, [r7, #0]
 80109be:	685b      	ldr	r3, [r3, #4]
 80109c0:	683a      	ldr	r2, [r7, #0]
 80109c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80109c4:	683b      	ldr	r3, [r7, #0]
 80109c6:	68fa      	ldr	r2, [r7, #12]
 80109c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	683a      	ldr	r2, [r7, #0]
 80109ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80109d0:	683b      	ldr	r3, [r7, #0]
 80109d2:	687a      	ldr	r2, [r7, #4]
 80109d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	1c5a      	adds	r2, r3, #1
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	601a      	str	r2, [r3, #0]
}
 80109e0:	bf00      	nop
 80109e2:	3714      	adds	r7, #20
 80109e4:	46bd      	mov	sp, r7
 80109e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ea:	4770      	bx	lr

080109ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80109ec:	b480      	push	{r7}
 80109ee:	b085      	sub	sp, #20
 80109f0:	af00      	add	r7, sp, #0
 80109f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	691b      	ldr	r3, [r3, #16]
 80109f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	685b      	ldr	r3, [r3, #4]
 80109fe:	687a      	ldr	r2, [r7, #4]
 8010a00:	6892      	ldr	r2, [r2, #8]
 8010a02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	689b      	ldr	r3, [r3, #8]
 8010a08:	687a      	ldr	r2, [r7, #4]
 8010a0a:	6852      	ldr	r2, [r2, #4]
 8010a0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	685b      	ldr	r3, [r3, #4]
 8010a12:	687a      	ldr	r2, [r7, #4]
 8010a14:	429a      	cmp	r2, r3
 8010a16:	d103      	bne.n	8010a20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	689a      	ldr	r2, [r3, #8]
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	2200      	movs	r2, #0
 8010a24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	1e5a      	subs	r2, r3, #1
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010a30:	68fb      	ldr	r3, [r7, #12]
 8010a32:	681b      	ldr	r3, [r3, #0]
}
 8010a34:	4618      	mov	r0, r3
 8010a36:	3714      	adds	r7, #20
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3e:	4770      	bx	lr

08010a40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b084      	sub	sp, #16
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
 8010a48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d10b      	bne.n	8010a6c <xQueueGenericReset+0x2c>
	__asm volatile
 8010a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a58:	f383 8811 	msr	BASEPRI, r3
 8010a5c:	f3bf 8f6f 	isb	sy
 8010a60:	f3bf 8f4f 	dsb	sy
 8010a64:	60bb      	str	r3, [r7, #8]
}
 8010a66:	bf00      	nop
 8010a68:	bf00      	nop
 8010a6a:	e7fd      	b.n	8010a68 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010a6c:	f003 f974 	bl	8013d58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a78:	68f9      	ldr	r1, [r7, #12]
 8010a7a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010a7c:	fb01 f303 	mul.w	r3, r1, r3
 8010a80:	441a      	add	r2, r3
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010a86:	68fb      	ldr	r3, [r7, #12]
 8010a88:	2200      	movs	r2, #0
 8010a8a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	681a      	ldr	r2, [r3, #0]
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	681a      	ldr	r2, [r3, #0]
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a9c:	3b01      	subs	r3, #1
 8010a9e:	68f9      	ldr	r1, [r7, #12]
 8010aa0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010aa2:	fb01 f303 	mul.w	r3, r1, r3
 8010aa6:	441a      	add	r2, r3
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	22ff      	movs	r2, #255	@ 0xff
 8010ab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	22ff      	movs	r2, #255	@ 0xff
 8010ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8010abc:	683b      	ldr	r3, [r7, #0]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d114      	bne.n	8010aec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	691b      	ldr	r3, [r3, #16]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d01a      	beq.n	8010b00 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	3310      	adds	r3, #16
 8010ace:	4618      	mov	r0, r3
 8010ad0:	f001 fe58 	bl	8012784 <xTaskRemoveFromEventList>
 8010ad4:	4603      	mov	r3, r0
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d012      	beq.n	8010b00 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010ada:	4b0d      	ldr	r3, [pc, #52]	@ (8010b10 <xQueueGenericReset+0xd0>)
 8010adc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ae0:	601a      	str	r2, [r3, #0]
 8010ae2:	f3bf 8f4f 	dsb	sy
 8010ae6:	f3bf 8f6f 	isb	sy
 8010aea:	e009      	b.n	8010b00 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	3310      	adds	r3, #16
 8010af0:	4618      	mov	r0, r3
 8010af2:	f7ff fef1 	bl	80108d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	3324      	adds	r3, #36	@ 0x24
 8010afa:	4618      	mov	r0, r3
 8010afc:	f7ff feec 	bl	80108d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010b00:	f003 f95c 	bl	8013dbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010b04:	2301      	movs	r3, #1
}
 8010b06:	4618      	mov	r0, r3
 8010b08:	3710      	adds	r7, #16
 8010b0a:	46bd      	mov	sp, r7
 8010b0c:	bd80      	pop	{r7, pc}
 8010b0e:	bf00      	nop
 8010b10:	e000ed04 	.word	0xe000ed04

08010b14 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010b14:	b580      	push	{r7, lr}
 8010b16:	b08e      	sub	sp, #56	@ 0x38
 8010b18:	af02      	add	r7, sp, #8
 8010b1a:	60f8      	str	r0, [r7, #12]
 8010b1c:	60b9      	str	r1, [r7, #8]
 8010b1e:	607a      	str	r2, [r7, #4]
 8010b20:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d10b      	bne.n	8010b40 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b2c:	f383 8811 	msr	BASEPRI, r3
 8010b30:	f3bf 8f6f 	isb	sy
 8010b34:	f3bf 8f4f 	dsb	sy
 8010b38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010b3a:	bf00      	nop
 8010b3c:	bf00      	nop
 8010b3e:	e7fd      	b.n	8010b3c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010b40:	683b      	ldr	r3, [r7, #0]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d10b      	bne.n	8010b5e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8010b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b4a:	f383 8811 	msr	BASEPRI, r3
 8010b4e:	f3bf 8f6f 	isb	sy
 8010b52:	f3bf 8f4f 	dsb	sy
 8010b56:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010b58:	bf00      	nop
 8010b5a:	bf00      	nop
 8010b5c:	e7fd      	b.n	8010b5a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d002      	beq.n	8010b6a <xQueueGenericCreateStatic+0x56>
 8010b64:	68bb      	ldr	r3, [r7, #8]
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	d001      	beq.n	8010b6e <xQueueGenericCreateStatic+0x5a>
 8010b6a:	2301      	movs	r3, #1
 8010b6c:	e000      	b.n	8010b70 <xQueueGenericCreateStatic+0x5c>
 8010b6e:	2300      	movs	r3, #0
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d10b      	bne.n	8010b8c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b78:	f383 8811 	msr	BASEPRI, r3
 8010b7c:	f3bf 8f6f 	isb	sy
 8010b80:	f3bf 8f4f 	dsb	sy
 8010b84:	623b      	str	r3, [r7, #32]
}
 8010b86:	bf00      	nop
 8010b88:	bf00      	nop
 8010b8a:	e7fd      	b.n	8010b88 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d102      	bne.n	8010b98 <xQueueGenericCreateStatic+0x84>
 8010b92:	68bb      	ldr	r3, [r7, #8]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	d101      	bne.n	8010b9c <xQueueGenericCreateStatic+0x88>
 8010b98:	2301      	movs	r3, #1
 8010b9a:	e000      	b.n	8010b9e <xQueueGenericCreateStatic+0x8a>
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	d10b      	bne.n	8010bba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8010ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ba6:	f383 8811 	msr	BASEPRI, r3
 8010baa:	f3bf 8f6f 	isb	sy
 8010bae:	f3bf 8f4f 	dsb	sy
 8010bb2:	61fb      	str	r3, [r7, #28]
}
 8010bb4:	bf00      	nop
 8010bb6:	bf00      	nop
 8010bb8:	e7fd      	b.n	8010bb6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010bba:	2350      	movs	r3, #80	@ 0x50
 8010bbc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010bbe:	697b      	ldr	r3, [r7, #20]
 8010bc0:	2b50      	cmp	r3, #80	@ 0x50
 8010bc2:	d00b      	beq.n	8010bdc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8010bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bc8:	f383 8811 	msr	BASEPRI, r3
 8010bcc:	f3bf 8f6f 	isb	sy
 8010bd0:	f3bf 8f4f 	dsb	sy
 8010bd4:	61bb      	str	r3, [r7, #24]
}
 8010bd6:	bf00      	nop
 8010bd8:	bf00      	nop
 8010bda:	e7fd      	b.n	8010bd8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010bdc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010bde:	683b      	ldr	r3, [r7, #0]
 8010be0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8010be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010be4:	2b00      	cmp	r3, #0
 8010be6:	d00d      	beq.n	8010c04 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bea:	2201      	movs	r2, #1
 8010bec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010bf0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bf6:	9300      	str	r3, [sp, #0]
 8010bf8:	4613      	mov	r3, r2
 8010bfa:	687a      	ldr	r2, [r7, #4]
 8010bfc:	68b9      	ldr	r1, [r7, #8]
 8010bfe:	68f8      	ldr	r0, [r7, #12]
 8010c00:	f000 f840 	bl	8010c84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010c06:	4618      	mov	r0, r3
 8010c08:	3730      	adds	r7, #48	@ 0x30
 8010c0a:	46bd      	mov	sp, r7
 8010c0c:	bd80      	pop	{r7, pc}

08010c0e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010c0e:	b580      	push	{r7, lr}
 8010c10:	b08a      	sub	sp, #40	@ 0x28
 8010c12:	af02      	add	r7, sp, #8
 8010c14:	60f8      	str	r0, [r7, #12]
 8010c16:	60b9      	str	r1, [r7, #8]
 8010c18:	4613      	mov	r3, r2
 8010c1a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d10b      	bne.n	8010c3a <xQueueGenericCreate+0x2c>
	__asm volatile
 8010c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c26:	f383 8811 	msr	BASEPRI, r3
 8010c2a:	f3bf 8f6f 	isb	sy
 8010c2e:	f3bf 8f4f 	dsb	sy
 8010c32:	613b      	str	r3, [r7, #16]
}
 8010c34:	bf00      	nop
 8010c36:	bf00      	nop
 8010c38:	e7fd      	b.n	8010c36 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	68ba      	ldr	r2, [r7, #8]
 8010c3e:	fb02 f303 	mul.w	r3, r2, r3
 8010c42:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010c44:	69fb      	ldr	r3, [r7, #28]
 8010c46:	3350      	adds	r3, #80	@ 0x50
 8010c48:	4618      	mov	r0, r3
 8010c4a:	f003 f9a7 	bl	8013f9c <pvPortMalloc>
 8010c4e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8010c50:	69bb      	ldr	r3, [r7, #24]
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d011      	beq.n	8010c7a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010c56:	69bb      	ldr	r3, [r7, #24]
 8010c58:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010c5a:	697b      	ldr	r3, [r7, #20]
 8010c5c:	3350      	adds	r3, #80	@ 0x50
 8010c5e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010c60:	69bb      	ldr	r3, [r7, #24]
 8010c62:	2200      	movs	r2, #0
 8010c64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010c68:	79fa      	ldrb	r2, [r7, #7]
 8010c6a:	69bb      	ldr	r3, [r7, #24]
 8010c6c:	9300      	str	r3, [sp, #0]
 8010c6e:	4613      	mov	r3, r2
 8010c70:	697a      	ldr	r2, [r7, #20]
 8010c72:	68b9      	ldr	r1, [r7, #8]
 8010c74:	68f8      	ldr	r0, [r7, #12]
 8010c76:	f000 f805 	bl	8010c84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010c7a:	69bb      	ldr	r3, [r7, #24]
	}
 8010c7c:	4618      	mov	r0, r3
 8010c7e:	3720      	adds	r7, #32
 8010c80:	46bd      	mov	sp, r7
 8010c82:	bd80      	pop	{r7, pc}

08010c84 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010c84:	b580      	push	{r7, lr}
 8010c86:	b084      	sub	sp, #16
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	60f8      	str	r0, [r7, #12]
 8010c8c:	60b9      	str	r1, [r7, #8]
 8010c8e:	607a      	str	r2, [r7, #4]
 8010c90:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010c92:	68bb      	ldr	r3, [r7, #8]
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d103      	bne.n	8010ca0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010c98:	69bb      	ldr	r3, [r7, #24]
 8010c9a:	69ba      	ldr	r2, [r7, #24]
 8010c9c:	601a      	str	r2, [r3, #0]
 8010c9e:	e002      	b.n	8010ca6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010ca0:	69bb      	ldr	r3, [r7, #24]
 8010ca2:	687a      	ldr	r2, [r7, #4]
 8010ca4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010ca6:	69bb      	ldr	r3, [r7, #24]
 8010ca8:	68fa      	ldr	r2, [r7, #12]
 8010caa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010cac:	69bb      	ldr	r3, [r7, #24]
 8010cae:	68ba      	ldr	r2, [r7, #8]
 8010cb0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010cb2:	2101      	movs	r1, #1
 8010cb4:	69b8      	ldr	r0, [r7, #24]
 8010cb6:	f7ff fec3 	bl	8010a40 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010cba:	69bb      	ldr	r3, [r7, #24]
 8010cbc:	78fa      	ldrb	r2, [r7, #3]
 8010cbe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010cc2:	bf00      	nop
 8010cc4:	3710      	adds	r7, #16
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	bd80      	pop	{r7, pc}

08010cca <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8010cca:	b580      	push	{r7, lr}
 8010ccc:	b082      	sub	sp, #8
 8010cce:	af00      	add	r7, sp, #0
 8010cd0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d00e      	beq.n	8010cf6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	2200      	movs	r2, #0
 8010cdc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	2200      	movs	r2, #0
 8010ce2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	2200      	movs	r2, #0
 8010ce8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010cea:	2300      	movs	r3, #0
 8010cec:	2200      	movs	r2, #0
 8010cee:	2100      	movs	r1, #0
 8010cf0:	6878      	ldr	r0, [r7, #4]
 8010cf2:	f000 f911 	bl	8010f18 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8010cf6:	bf00      	nop
 8010cf8:	3708      	adds	r7, #8
 8010cfa:	46bd      	mov	sp, r7
 8010cfc:	bd80      	pop	{r7, pc}

08010cfe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8010cfe:	b580      	push	{r7, lr}
 8010d00:	b086      	sub	sp, #24
 8010d02:	af00      	add	r7, sp, #0
 8010d04:	4603      	mov	r3, r0
 8010d06:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010d08:	2301      	movs	r3, #1
 8010d0a:	617b      	str	r3, [r7, #20]
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8010d10:	79fb      	ldrb	r3, [r7, #7]
 8010d12:	461a      	mov	r2, r3
 8010d14:	6939      	ldr	r1, [r7, #16]
 8010d16:	6978      	ldr	r0, [r7, #20]
 8010d18:	f7ff ff79 	bl	8010c0e <xQueueGenericCreate>
 8010d1c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010d1e:	68f8      	ldr	r0, [r7, #12]
 8010d20:	f7ff ffd3 	bl	8010cca <prvInitialiseMutex>

		return xNewQueue;
 8010d24:	68fb      	ldr	r3, [r7, #12]
	}
 8010d26:	4618      	mov	r0, r3
 8010d28:	3718      	adds	r7, #24
 8010d2a:	46bd      	mov	sp, r7
 8010d2c:	bd80      	pop	{r7, pc}

08010d2e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8010d2e:	b580      	push	{r7, lr}
 8010d30:	b088      	sub	sp, #32
 8010d32:	af02      	add	r7, sp, #8
 8010d34:	4603      	mov	r3, r0
 8010d36:	6039      	str	r1, [r7, #0]
 8010d38:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010d3a:	2301      	movs	r3, #1
 8010d3c:	617b      	str	r3, [r7, #20]
 8010d3e:	2300      	movs	r3, #0
 8010d40:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8010d42:	79fb      	ldrb	r3, [r7, #7]
 8010d44:	9300      	str	r3, [sp, #0]
 8010d46:	683b      	ldr	r3, [r7, #0]
 8010d48:	2200      	movs	r2, #0
 8010d4a:	6939      	ldr	r1, [r7, #16]
 8010d4c:	6978      	ldr	r0, [r7, #20]
 8010d4e:	f7ff fee1 	bl	8010b14 <xQueueGenericCreateStatic>
 8010d52:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010d54:	68f8      	ldr	r0, [r7, #12]
 8010d56:	f7ff ffb8 	bl	8010cca <prvInitialiseMutex>

		return xNewQueue;
 8010d5a:	68fb      	ldr	r3, [r7, #12]
	}
 8010d5c:	4618      	mov	r0, r3
 8010d5e:	3718      	adds	r7, #24
 8010d60:	46bd      	mov	sp, r7
 8010d62:	bd80      	pop	{r7, pc}

08010d64 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8010d64:	b590      	push	{r4, r7, lr}
 8010d66:	b087      	sub	sp, #28
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8010d70:	693b      	ldr	r3, [r7, #16]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d10b      	bne.n	8010d8e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8010d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d7a:	f383 8811 	msr	BASEPRI, r3
 8010d7e:	f3bf 8f6f 	isb	sy
 8010d82:	f3bf 8f4f 	dsb	sy
 8010d86:	60fb      	str	r3, [r7, #12]
}
 8010d88:	bf00      	nop
 8010d8a:	bf00      	nop
 8010d8c:	e7fd      	b.n	8010d8a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8010d8e:	693b      	ldr	r3, [r7, #16]
 8010d90:	689c      	ldr	r4, [r3, #8]
 8010d92:	f001 ff21 	bl	8012bd8 <xTaskGetCurrentTaskHandle>
 8010d96:	4603      	mov	r3, r0
 8010d98:	429c      	cmp	r4, r3
 8010d9a:	d111      	bne.n	8010dc0 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8010d9c:	693b      	ldr	r3, [r7, #16]
 8010d9e:	68db      	ldr	r3, [r3, #12]
 8010da0:	1e5a      	subs	r2, r3, #1
 8010da2:	693b      	ldr	r3, [r7, #16]
 8010da4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8010da6:	693b      	ldr	r3, [r7, #16]
 8010da8:	68db      	ldr	r3, [r3, #12]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d105      	bne.n	8010dba <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8010dae:	2300      	movs	r3, #0
 8010db0:	2200      	movs	r2, #0
 8010db2:	2100      	movs	r1, #0
 8010db4:	6938      	ldr	r0, [r7, #16]
 8010db6:	f000 f8af 	bl	8010f18 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8010dba:	2301      	movs	r3, #1
 8010dbc:	617b      	str	r3, [r7, #20]
 8010dbe:	e001      	b.n	8010dc4 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8010dc0:	2300      	movs	r3, #0
 8010dc2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8010dc4:	697b      	ldr	r3, [r7, #20]
	}
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	371c      	adds	r7, #28
 8010dca:	46bd      	mov	sp, r7
 8010dcc:	bd90      	pop	{r4, r7, pc}

08010dce <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8010dce:	b590      	push	{r4, r7, lr}
 8010dd0:	b087      	sub	sp, #28
 8010dd2:	af00      	add	r7, sp, #0
 8010dd4:	6078      	str	r0, [r7, #4]
 8010dd6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8010ddc:	693b      	ldr	r3, [r7, #16]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d10b      	bne.n	8010dfa <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8010de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010de6:	f383 8811 	msr	BASEPRI, r3
 8010dea:	f3bf 8f6f 	isb	sy
 8010dee:	f3bf 8f4f 	dsb	sy
 8010df2:	60fb      	str	r3, [r7, #12]
}
 8010df4:	bf00      	nop
 8010df6:	bf00      	nop
 8010df8:	e7fd      	b.n	8010df6 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8010dfa:	693b      	ldr	r3, [r7, #16]
 8010dfc:	689c      	ldr	r4, [r3, #8]
 8010dfe:	f001 feeb 	bl	8012bd8 <xTaskGetCurrentTaskHandle>
 8010e02:	4603      	mov	r3, r0
 8010e04:	429c      	cmp	r4, r3
 8010e06:	d107      	bne.n	8010e18 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8010e08:	693b      	ldr	r3, [r7, #16]
 8010e0a:	68db      	ldr	r3, [r3, #12]
 8010e0c:	1c5a      	adds	r2, r3, #1
 8010e0e:	693b      	ldr	r3, [r7, #16]
 8010e10:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8010e12:	2301      	movs	r3, #1
 8010e14:	617b      	str	r3, [r7, #20]
 8010e16:	e00c      	b.n	8010e32 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8010e18:	6839      	ldr	r1, [r7, #0]
 8010e1a:	6938      	ldr	r0, [r7, #16]
 8010e1c:	f000 fb8e 	bl	801153c <xQueueSemaphoreTake>
 8010e20:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8010e22:	697b      	ldr	r3, [r7, #20]
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d004      	beq.n	8010e32 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8010e28:	693b      	ldr	r3, [r7, #16]
 8010e2a:	68db      	ldr	r3, [r3, #12]
 8010e2c:	1c5a      	adds	r2, r3, #1
 8010e2e:	693b      	ldr	r3, [r7, #16]
 8010e30:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8010e32:	697b      	ldr	r3, [r7, #20]
	}
 8010e34:	4618      	mov	r0, r3
 8010e36:	371c      	adds	r7, #28
 8010e38:	46bd      	mov	sp, r7
 8010e3a:	bd90      	pop	{r4, r7, pc}

08010e3c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b08a      	sub	sp, #40	@ 0x28
 8010e40:	af02      	add	r7, sp, #8
 8010e42:	60f8      	str	r0, [r7, #12]
 8010e44:	60b9      	str	r1, [r7, #8]
 8010e46:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d10b      	bne.n	8010e66 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8010e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e52:	f383 8811 	msr	BASEPRI, r3
 8010e56:	f3bf 8f6f 	isb	sy
 8010e5a:	f3bf 8f4f 	dsb	sy
 8010e5e:	61bb      	str	r3, [r7, #24]
}
 8010e60:	bf00      	nop
 8010e62:	bf00      	nop
 8010e64:	e7fd      	b.n	8010e62 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010e66:	68ba      	ldr	r2, [r7, #8]
 8010e68:	68fb      	ldr	r3, [r7, #12]
 8010e6a:	429a      	cmp	r2, r3
 8010e6c:	d90b      	bls.n	8010e86 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8010e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e72:	f383 8811 	msr	BASEPRI, r3
 8010e76:	f3bf 8f6f 	isb	sy
 8010e7a:	f3bf 8f4f 	dsb	sy
 8010e7e:	617b      	str	r3, [r7, #20]
}
 8010e80:	bf00      	nop
 8010e82:	bf00      	nop
 8010e84:	e7fd      	b.n	8010e82 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010e86:	2302      	movs	r3, #2
 8010e88:	9300      	str	r3, [sp, #0]
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	2200      	movs	r2, #0
 8010e8e:	2100      	movs	r1, #0
 8010e90:	68f8      	ldr	r0, [r7, #12]
 8010e92:	f7ff fe3f 	bl	8010b14 <xQueueGenericCreateStatic>
 8010e96:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8010e98:	69fb      	ldr	r3, [r7, #28]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d002      	beq.n	8010ea4 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010e9e:	69fb      	ldr	r3, [r7, #28]
 8010ea0:	68ba      	ldr	r2, [r7, #8]
 8010ea2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010ea4:	69fb      	ldr	r3, [r7, #28]
	}
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	3720      	adds	r7, #32
 8010eaa:	46bd      	mov	sp, r7
 8010eac:	bd80      	pop	{r7, pc}

08010eae <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8010eae:	b580      	push	{r7, lr}
 8010eb0:	b086      	sub	sp, #24
 8010eb2:	af00      	add	r7, sp, #0
 8010eb4:	6078      	str	r0, [r7, #4]
 8010eb6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d10b      	bne.n	8010ed6 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8010ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ec2:	f383 8811 	msr	BASEPRI, r3
 8010ec6:	f3bf 8f6f 	isb	sy
 8010eca:	f3bf 8f4f 	dsb	sy
 8010ece:	613b      	str	r3, [r7, #16]
}
 8010ed0:	bf00      	nop
 8010ed2:	bf00      	nop
 8010ed4:	e7fd      	b.n	8010ed2 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010ed6:	683a      	ldr	r2, [r7, #0]
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	429a      	cmp	r2, r3
 8010edc:	d90b      	bls.n	8010ef6 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8010ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ee2:	f383 8811 	msr	BASEPRI, r3
 8010ee6:	f3bf 8f6f 	isb	sy
 8010eea:	f3bf 8f4f 	dsb	sy
 8010eee:	60fb      	str	r3, [r7, #12]
}
 8010ef0:	bf00      	nop
 8010ef2:	bf00      	nop
 8010ef4:	e7fd      	b.n	8010ef2 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010ef6:	2202      	movs	r2, #2
 8010ef8:	2100      	movs	r1, #0
 8010efa:	6878      	ldr	r0, [r7, #4]
 8010efc:	f7ff fe87 	bl	8010c0e <xQueueGenericCreate>
 8010f00:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8010f02:	697b      	ldr	r3, [r7, #20]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d002      	beq.n	8010f0e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8010f08:	697b      	ldr	r3, [r7, #20]
 8010f0a:	683a      	ldr	r2, [r7, #0]
 8010f0c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010f0e:	697b      	ldr	r3, [r7, #20]
	}
 8010f10:	4618      	mov	r0, r3
 8010f12:	3718      	adds	r7, #24
 8010f14:	46bd      	mov	sp, r7
 8010f16:	bd80      	pop	{r7, pc}

08010f18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010f18:	b580      	push	{r7, lr}
 8010f1a:	b08e      	sub	sp, #56	@ 0x38
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	60f8      	str	r0, [r7, #12]
 8010f20:	60b9      	str	r1, [r7, #8]
 8010f22:	607a      	str	r2, [r7, #4]
 8010f24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010f26:	2300      	movs	r3, #0
 8010f28:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d10b      	bne.n	8010f4c <xQueueGenericSend+0x34>
	__asm volatile
 8010f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f38:	f383 8811 	msr	BASEPRI, r3
 8010f3c:	f3bf 8f6f 	isb	sy
 8010f40:	f3bf 8f4f 	dsb	sy
 8010f44:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010f46:	bf00      	nop
 8010f48:	bf00      	nop
 8010f4a:	e7fd      	b.n	8010f48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010f4c:	68bb      	ldr	r3, [r7, #8]
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d103      	bne.n	8010f5a <xQueueGenericSend+0x42>
 8010f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d101      	bne.n	8010f5e <xQueueGenericSend+0x46>
 8010f5a:	2301      	movs	r3, #1
 8010f5c:	e000      	b.n	8010f60 <xQueueGenericSend+0x48>
 8010f5e:	2300      	movs	r3, #0
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d10b      	bne.n	8010f7c <xQueueGenericSend+0x64>
	__asm volatile
 8010f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f68:	f383 8811 	msr	BASEPRI, r3
 8010f6c:	f3bf 8f6f 	isb	sy
 8010f70:	f3bf 8f4f 	dsb	sy
 8010f74:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010f76:	bf00      	nop
 8010f78:	bf00      	nop
 8010f7a:	e7fd      	b.n	8010f78 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010f7c:	683b      	ldr	r3, [r7, #0]
 8010f7e:	2b02      	cmp	r3, #2
 8010f80:	d103      	bne.n	8010f8a <xQueueGenericSend+0x72>
 8010f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f86:	2b01      	cmp	r3, #1
 8010f88:	d101      	bne.n	8010f8e <xQueueGenericSend+0x76>
 8010f8a:	2301      	movs	r3, #1
 8010f8c:	e000      	b.n	8010f90 <xQueueGenericSend+0x78>
 8010f8e:	2300      	movs	r3, #0
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d10b      	bne.n	8010fac <xQueueGenericSend+0x94>
	__asm volatile
 8010f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f98:	f383 8811 	msr	BASEPRI, r3
 8010f9c:	f3bf 8f6f 	isb	sy
 8010fa0:	f3bf 8f4f 	dsb	sy
 8010fa4:	623b      	str	r3, [r7, #32]
}
 8010fa6:	bf00      	nop
 8010fa8:	bf00      	nop
 8010faa:	e7fd      	b.n	8010fa8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010fac:	f001 fe24 	bl	8012bf8 <xTaskGetSchedulerState>
 8010fb0:	4603      	mov	r3, r0
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d102      	bne.n	8010fbc <xQueueGenericSend+0xa4>
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d101      	bne.n	8010fc0 <xQueueGenericSend+0xa8>
 8010fbc:	2301      	movs	r3, #1
 8010fbe:	e000      	b.n	8010fc2 <xQueueGenericSend+0xaa>
 8010fc0:	2300      	movs	r3, #0
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d10b      	bne.n	8010fde <xQueueGenericSend+0xc6>
	__asm volatile
 8010fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fca:	f383 8811 	msr	BASEPRI, r3
 8010fce:	f3bf 8f6f 	isb	sy
 8010fd2:	f3bf 8f4f 	dsb	sy
 8010fd6:	61fb      	str	r3, [r7, #28]
}
 8010fd8:	bf00      	nop
 8010fda:	bf00      	nop
 8010fdc:	e7fd      	b.n	8010fda <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010fde:	f002 febb 	bl	8013d58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fe4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010fea:	429a      	cmp	r2, r3
 8010fec:	d302      	bcc.n	8010ff4 <xQueueGenericSend+0xdc>
 8010fee:	683b      	ldr	r3, [r7, #0]
 8010ff0:	2b02      	cmp	r3, #2
 8010ff2:	d129      	bne.n	8011048 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010ff4:	683a      	ldr	r2, [r7, #0]
 8010ff6:	68b9      	ldr	r1, [r7, #8]
 8010ff8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010ffa:	f000 fc6d 	bl	80118d8 <prvCopyDataToQueue>
 8010ffe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011004:	2b00      	cmp	r3, #0
 8011006:	d010      	beq.n	801102a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801100a:	3324      	adds	r3, #36	@ 0x24
 801100c:	4618      	mov	r0, r3
 801100e:	f001 fbb9 	bl	8012784 <xTaskRemoveFromEventList>
 8011012:	4603      	mov	r3, r0
 8011014:	2b00      	cmp	r3, #0
 8011016:	d013      	beq.n	8011040 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011018:	4b3f      	ldr	r3, [pc, #252]	@ (8011118 <xQueueGenericSend+0x200>)
 801101a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801101e:	601a      	str	r2, [r3, #0]
 8011020:	f3bf 8f4f 	dsb	sy
 8011024:	f3bf 8f6f 	isb	sy
 8011028:	e00a      	b.n	8011040 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801102a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801102c:	2b00      	cmp	r3, #0
 801102e:	d007      	beq.n	8011040 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011030:	4b39      	ldr	r3, [pc, #228]	@ (8011118 <xQueueGenericSend+0x200>)
 8011032:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011036:	601a      	str	r2, [r3, #0]
 8011038:	f3bf 8f4f 	dsb	sy
 801103c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011040:	f002 febc 	bl	8013dbc <vPortExitCritical>
				return pdPASS;
 8011044:	2301      	movs	r3, #1
 8011046:	e063      	b.n	8011110 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d103      	bne.n	8011056 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801104e:	f002 feb5 	bl	8013dbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8011052:	2300      	movs	r3, #0
 8011054:	e05c      	b.n	8011110 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011058:	2b00      	cmp	r3, #0
 801105a:	d106      	bne.n	801106a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801105c:	f107 0314 	add.w	r3, r7, #20
 8011060:	4618      	mov	r0, r3
 8011062:	f001 fc57 	bl	8012914 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011066:	2301      	movs	r3, #1
 8011068:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801106a:	f002 fea7 	bl	8013dbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801106e:	f001 f90b 	bl	8012288 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011072:	f002 fe71 	bl	8013d58 <vPortEnterCritical>
 8011076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011078:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801107c:	b25b      	sxtb	r3, r3
 801107e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011082:	d103      	bne.n	801108c <xQueueGenericSend+0x174>
 8011084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011086:	2200      	movs	r2, #0
 8011088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801108c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801108e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011092:	b25b      	sxtb	r3, r3
 8011094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011098:	d103      	bne.n	80110a2 <xQueueGenericSend+0x18a>
 801109a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801109c:	2200      	movs	r2, #0
 801109e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80110a2:	f002 fe8b 	bl	8013dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80110a6:	1d3a      	adds	r2, r7, #4
 80110a8:	f107 0314 	add.w	r3, r7, #20
 80110ac:	4611      	mov	r1, r2
 80110ae:	4618      	mov	r0, r3
 80110b0:	f001 fc46 	bl	8012940 <xTaskCheckForTimeOut>
 80110b4:	4603      	mov	r3, r0
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d124      	bne.n	8011104 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80110ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80110bc:	f000 fd04 	bl	8011ac8 <prvIsQueueFull>
 80110c0:	4603      	mov	r3, r0
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d018      	beq.n	80110f8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80110c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110c8:	3310      	adds	r3, #16
 80110ca:	687a      	ldr	r2, [r7, #4]
 80110cc:	4611      	mov	r1, r2
 80110ce:	4618      	mov	r0, r3
 80110d0:	f001 fac8 	bl	8012664 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80110d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80110d6:	f000 fc8f 	bl	80119f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80110da:	f001 f8e3 	bl	80122a4 <xTaskResumeAll>
 80110de:	4603      	mov	r3, r0
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	f47f af7c 	bne.w	8010fde <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80110e6:	4b0c      	ldr	r3, [pc, #48]	@ (8011118 <xQueueGenericSend+0x200>)
 80110e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80110ec:	601a      	str	r2, [r3, #0]
 80110ee:	f3bf 8f4f 	dsb	sy
 80110f2:	f3bf 8f6f 	isb	sy
 80110f6:	e772      	b.n	8010fde <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80110f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80110fa:	f000 fc7d 	bl	80119f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80110fe:	f001 f8d1 	bl	80122a4 <xTaskResumeAll>
 8011102:	e76c      	b.n	8010fde <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011104:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011106:	f000 fc77 	bl	80119f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801110a:	f001 f8cb 	bl	80122a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801110e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011110:	4618      	mov	r0, r3
 8011112:	3738      	adds	r7, #56	@ 0x38
 8011114:	46bd      	mov	sp, r7
 8011116:	bd80      	pop	{r7, pc}
 8011118:	e000ed04 	.word	0xe000ed04

0801111c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801111c:	b580      	push	{r7, lr}
 801111e:	b090      	sub	sp, #64	@ 0x40
 8011120:	af00      	add	r7, sp, #0
 8011122:	60f8      	str	r0, [r7, #12]
 8011124:	60b9      	str	r1, [r7, #8]
 8011126:	607a      	str	r2, [r7, #4]
 8011128:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801112e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011130:	2b00      	cmp	r3, #0
 8011132:	d10b      	bne.n	801114c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8011134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011138:	f383 8811 	msr	BASEPRI, r3
 801113c:	f3bf 8f6f 	isb	sy
 8011140:	f3bf 8f4f 	dsb	sy
 8011144:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8011146:	bf00      	nop
 8011148:	bf00      	nop
 801114a:	e7fd      	b.n	8011148 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801114c:	68bb      	ldr	r3, [r7, #8]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d103      	bne.n	801115a <xQueueGenericSendFromISR+0x3e>
 8011152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011156:	2b00      	cmp	r3, #0
 8011158:	d101      	bne.n	801115e <xQueueGenericSendFromISR+0x42>
 801115a:	2301      	movs	r3, #1
 801115c:	e000      	b.n	8011160 <xQueueGenericSendFromISR+0x44>
 801115e:	2300      	movs	r3, #0
 8011160:	2b00      	cmp	r3, #0
 8011162:	d10b      	bne.n	801117c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8011164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011168:	f383 8811 	msr	BASEPRI, r3
 801116c:	f3bf 8f6f 	isb	sy
 8011170:	f3bf 8f4f 	dsb	sy
 8011174:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8011176:	bf00      	nop
 8011178:	bf00      	nop
 801117a:	e7fd      	b.n	8011178 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801117c:	683b      	ldr	r3, [r7, #0]
 801117e:	2b02      	cmp	r3, #2
 8011180:	d103      	bne.n	801118a <xQueueGenericSendFromISR+0x6e>
 8011182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011186:	2b01      	cmp	r3, #1
 8011188:	d101      	bne.n	801118e <xQueueGenericSendFromISR+0x72>
 801118a:	2301      	movs	r3, #1
 801118c:	e000      	b.n	8011190 <xQueueGenericSendFromISR+0x74>
 801118e:	2300      	movs	r3, #0
 8011190:	2b00      	cmp	r3, #0
 8011192:	d10b      	bne.n	80111ac <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8011194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011198:	f383 8811 	msr	BASEPRI, r3
 801119c:	f3bf 8f6f 	isb	sy
 80111a0:	f3bf 8f4f 	dsb	sy
 80111a4:	623b      	str	r3, [r7, #32]
}
 80111a6:	bf00      	nop
 80111a8:	bf00      	nop
 80111aa:	e7fd      	b.n	80111a8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80111ac:	f002 feb4 	bl	8013f18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80111b0:	f3ef 8211 	mrs	r2, BASEPRI
 80111b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111b8:	f383 8811 	msr	BASEPRI, r3
 80111bc:	f3bf 8f6f 	isb	sy
 80111c0:	f3bf 8f4f 	dsb	sy
 80111c4:	61fa      	str	r2, [r7, #28]
 80111c6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80111c8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80111ca:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80111cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80111d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80111d4:	429a      	cmp	r2, r3
 80111d6:	d302      	bcc.n	80111de <xQueueGenericSendFromISR+0xc2>
 80111d8:	683b      	ldr	r3, [r7, #0]
 80111da:	2b02      	cmp	r3, #2
 80111dc:	d12f      	bne.n	801123e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80111de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80111e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80111e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80111ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80111ee:	683a      	ldr	r2, [r7, #0]
 80111f0:	68b9      	ldr	r1, [r7, #8]
 80111f2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80111f4:	f000 fb70 	bl	80118d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80111f8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80111fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011200:	d112      	bne.n	8011228 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011206:	2b00      	cmp	r3, #0
 8011208:	d016      	beq.n	8011238 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801120a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801120c:	3324      	adds	r3, #36	@ 0x24
 801120e:	4618      	mov	r0, r3
 8011210:	f001 fab8 	bl	8012784 <xTaskRemoveFromEventList>
 8011214:	4603      	mov	r3, r0
 8011216:	2b00      	cmp	r3, #0
 8011218:	d00e      	beq.n	8011238 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	2b00      	cmp	r3, #0
 801121e:	d00b      	beq.n	8011238 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	2201      	movs	r2, #1
 8011224:	601a      	str	r2, [r3, #0]
 8011226:	e007      	b.n	8011238 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011228:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801122c:	3301      	adds	r3, #1
 801122e:	b2db      	uxtb	r3, r3
 8011230:	b25a      	sxtb	r2, r3
 8011232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011238:	2301      	movs	r3, #1
 801123a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 801123c:	e001      	b.n	8011242 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801123e:	2300      	movs	r3, #0
 8011240:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011244:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011246:	697b      	ldr	r3, [r7, #20]
 8011248:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801124c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801124e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8011250:	4618      	mov	r0, r3
 8011252:	3740      	adds	r7, #64	@ 0x40
 8011254:	46bd      	mov	sp, r7
 8011256:	bd80      	pop	{r7, pc}

08011258 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011258:	b580      	push	{r7, lr}
 801125a:	b08e      	sub	sp, #56	@ 0x38
 801125c:	af00      	add	r7, sp, #0
 801125e:	6078      	str	r0, [r7, #4]
 8011260:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011268:	2b00      	cmp	r3, #0
 801126a:	d10b      	bne.n	8011284 <xQueueGiveFromISR+0x2c>
	__asm volatile
 801126c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011270:	f383 8811 	msr	BASEPRI, r3
 8011274:	f3bf 8f6f 	isb	sy
 8011278:	f3bf 8f4f 	dsb	sy
 801127c:	623b      	str	r3, [r7, #32]
}
 801127e:	bf00      	nop
 8011280:	bf00      	nop
 8011282:	e7fd      	b.n	8011280 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011288:	2b00      	cmp	r3, #0
 801128a:	d00b      	beq.n	80112a4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 801128c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011290:	f383 8811 	msr	BASEPRI, r3
 8011294:	f3bf 8f6f 	isb	sy
 8011298:	f3bf 8f4f 	dsb	sy
 801129c:	61fb      	str	r3, [r7, #28]
}
 801129e:	bf00      	nop
 80112a0:	bf00      	nop
 80112a2:	e7fd      	b.n	80112a0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80112a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d103      	bne.n	80112b4 <xQueueGiveFromISR+0x5c>
 80112ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112ae:	689b      	ldr	r3, [r3, #8]
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d101      	bne.n	80112b8 <xQueueGiveFromISR+0x60>
 80112b4:	2301      	movs	r3, #1
 80112b6:	e000      	b.n	80112ba <xQueueGiveFromISR+0x62>
 80112b8:	2300      	movs	r3, #0
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d10b      	bne.n	80112d6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80112be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112c2:	f383 8811 	msr	BASEPRI, r3
 80112c6:	f3bf 8f6f 	isb	sy
 80112ca:	f3bf 8f4f 	dsb	sy
 80112ce:	61bb      	str	r3, [r7, #24]
}
 80112d0:	bf00      	nop
 80112d2:	bf00      	nop
 80112d4:	e7fd      	b.n	80112d2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80112d6:	f002 fe1f 	bl	8013f18 <vPortValidateInterruptPriority>
	__asm volatile
 80112da:	f3ef 8211 	mrs	r2, BASEPRI
 80112de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112e2:	f383 8811 	msr	BASEPRI, r3
 80112e6:	f3bf 8f6f 	isb	sy
 80112ea:	f3bf 8f4f 	dsb	sy
 80112ee:	617a      	str	r2, [r7, #20]
 80112f0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80112f2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80112f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80112f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80112fa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80112fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011300:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011302:	429a      	cmp	r2, r3
 8011304:	d22b      	bcs.n	801135e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011308:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801130c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011312:	1c5a      	adds	r2, r3, #1
 8011314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011316:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011318:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801131c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011320:	d112      	bne.n	8011348 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011326:	2b00      	cmp	r3, #0
 8011328:	d016      	beq.n	8011358 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801132a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801132c:	3324      	adds	r3, #36	@ 0x24
 801132e:	4618      	mov	r0, r3
 8011330:	f001 fa28 	bl	8012784 <xTaskRemoveFromEventList>
 8011334:	4603      	mov	r3, r0
 8011336:	2b00      	cmp	r3, #0
 8011338:	d00e      	beq.n	8011358 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801133a:	683b      	ldr	r3, [r7, #0]
 801133c:	2b00      	cmp	r3, #0
 801133e:	d00b      	beq.n	8011358 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011340:	683b      	ldr	r3, [r7, #0]
 8011342:	2201      	movs	r2, #1
 8011344:	601a      	str	r2, [r3, #0]
 8011346:	e007      	b.n	8011358 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011348:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801134c:	3301      	adds	r3, #1
 801134e:	b2db      	uxtb	r3, r3
 8011350:	b25a      	sxtb	r2, r3
 8011352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011354:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8011358:	2301      	movs	r3, #1
 801135a:	637b      	str	r3, [r7, #52]	@ 0x34
 801135c:	e001      	b.n	8011362 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801135e:	2300      	movs	r3, #0
 8011360:	637b      	str	r3, [r7, #52]	@ 0x34
 8011362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011364:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	f383 8811 	msr	BASEPRI, r3
}
 801136c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801136e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011370:	4618      	mov	r0, r3
 8011372:	3738      	adds	r7, #56	@ 0x38
 8011374:	46bd      	mov	sp, r7
 8011376:	bd80      	pop	{r7, pc}

08011378 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011378:	b580      	push	{r7, lr}
 801137a:	b08c      	sub	sp, #48	@ 0x30
 801137c:	af00      	add	r7, sp, #0
 801137e:	60f8      	str	r0, [r7, #12]
 8011380:	60b9      	str	r1, [r7, #8]
 8011382:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011384:	2300      	movs	r3, #0
 8011386:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801138c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801138e:	2b00      	cmp	r3, #0
 8011390:	d10b      	bne.n	80113aa <xQueueReceive+0x32>
	__asm volatile
 8011392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011396:	f383 8811 	msr	BASEPRI, r3
 801139a:	f3bf 8f6f 	isb	sy
 801139e:	f3bf 8f4f 	dsb	sy
 80113a2:	623b      	str	r3, [r7, #32]
}
 80113a4:	bf00      	nop
 80113a6:	bf00      	nop
 80113a8:	e7fd      	b.n	80113a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80113aa:	68bb      	ldr	r3, [r7, #8]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d103      	bne.n	80113b8 <xQueueReceive+0x40>
 80113b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d101      	bne.n	80113bc <xQueueReceive+0x44>
 80113b8:	2301      	movs	r3, #1
 80113ba:	e000      	b.n	80113be <xQueueReceive+0x46>
 80113bc:	2300      	movs	r3, #0
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d10b      	bne.n	80113da <xQueueReceive+0x62>
	__asm volatile
 80113c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113c6:	f383 8811 	msr	BASEPRI, r3
 80113ca:	f3bf 8f6f 	isb	sy
 80113ce:	f3bf 8f4f 	dsb	sy
 80113d2:	61fb      	str	r3, [r7, #28]
}
 80113d4:	bf00      	nop
 80113d6:	bf00      	nop
 80113d8:	e7fd      	b.n	80113d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80113da:	f001 fc0d 	bl	8012bf8 <xTaskGetSchedulerState>
 80113de:	4603      	mov	r3, r0
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d102      	bne.n	80113ea <xQueueReceive+0x72>
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d101      	bne.n	80113ee <xQueueReceive+0x76>
 80113ea:	2301      	movs	r3, #1
 80113ec:	e000      	b.n	80113f0 <xQueueReceive+0x78>
 80113ee:	2300      	movs	r3, #0
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d10b      	bne.n	801140c <xQueueReceive+0x94>
	__asm volatile
 80113f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113f8:	f383 8811 	msr	BASEPRI, r3
 80113fc:	f3bf 8f6f 	isb	sy
 8011400:	f3bf 8f4f 	dsb	sy
 8011404:	61bb      	str	r3, [r7, #24]
}
 8011406:	bf00      	nop
 8011408:	bf00      	nop
 801140a:	e7fd      	b.n	8011408 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801140c:	f002 fca4 	bl	8013d58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011414:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011418:	2b00      	cmp	r3, #0
 801141a:	d01f      	beq.n	801145c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801141c:	68b9      	ldr	r1, [r7, #8]
 801141e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011420:	f000 fac4 	bl	80119ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011426:	1e5a      	subs	r2, r3, #1
 8011428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801142a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801142c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801142e:	691b      	ldr	r3, [r3, #16]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d00f      	beq.n	8011454 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011436:	3310      	adds	r3, #16
 8011438:	4618      	mov	r0, r3
 801143a:	f001 f9a3 	bl	8012784 <xTaskRemoveFromEventList>
 801143e:	4603      	mov	r3, r0
 8011440:	2b00      	cmp	r3, #0
 8011442:	d007      	beq.n	8011454 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011444:	4b3c      	ldr	r3, [pc, #240]	@ (8011538 <xQueueReceive+0x1c0>)
 8011446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801144a:	601a      	str	r2, [r3, #0]
 801144c:	f3bf 8f4f 	dsb	sy
 8011450:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011454:	f002 fcb2 	bl	8013dbc <vPortExitCritical>
				return pdPASS;
 8011458:	2301      	movs	r3, #1
 801145a:	e069      	b.n	8011530 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	2b00      	cmp	r3, #0
 8011460:	d103      	bne.n	801146a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011462:	f002 fcab 	bl	8013dbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011466:	2300      	movs	r3, #0
 8011468:	e062      	b.n	8011530 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801146a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801146c:	2b00      	cmp	r3, #0
 801146e:	d106      	bne.n	801147e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011470:	f107 0310 	add.w	r3, r7, #16
 8011474:	4618      	mov	r0, r3
 8011476:	f001 fa4d 	bl	8012914 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801147a:	2301      	movs	r3, #1
 801147c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801147e:	f002 fc9d 	bl	8013dbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011482:	f000 ff01 	bl	8012288 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011486:	f002 fc67 	bl	8013d58 <vPortEnterCritical>
 801148a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801148c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011490:	b25b      	sxtb	r3, r3
 8011492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011496:	d103      	bne.n	80114a0 <xQueueReceive+0x128>
 8011498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801149a:	2200      	movs	r2, #0
 801149c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80114a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80114a6:	b25b      	sxtb	r3, r3
 80114a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114ac:	d103      	bne.n	80114b6 <xQueueReceive+0x13e>
 80114ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114b0:	2200      	movs	r2, #0
 80114b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80114b6:	f002 fc81 	bl	8013dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80114ba:	1d3a      	adds	r2, r7, #4
 80114bc:	f107 0310 	add.w	r3, r7, #16
 80114c0:	4611      	mov	r1, r2
 80114c2:	4618      	mov	r0, r3
 80114c4:	f001 fa3c 	bl	8012940 <xTaskCheckForTimeOut>
 80114c8:	4603      	mov	r3, r0
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d123      	bne.n	8011516 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80114ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80114d0:	f000 fae4 	bl	8011a9c <prvIsQueueEmpty>
 80114d4:	4603      	mov	r3, r0
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d017      	beq.n	801150a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80114da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114dc:	3324      	adds	r3, #36	@ 0x24
 80114de:	687a      	ldr	r2, [r7, #4]
 80114e0:	4611      	mov	r1, r2
 80114e2:	4618      	mov	r0, r3
 80114e4:	f001 f8be 	bl	8012664 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80114e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80114ea:	f000 fa85 	bl	80119f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80114ee:	f000 fed9 	bl	80122a4 <xTaskResumeAll>
 80114f2:	4603      	mov	r3, r0
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d189      	bne.n	801140c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80114f8:	4b0f      	ldr	r3, [pc, #60]	@ (8011538 <xQueueReceive+0x1c0>)
 80114fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80114fe:	601a      	str	r2, [r3, #0]
 8011500:	f3bf 8f4f 	dsb	sy
 8011504:	f3bf 8f6f 	isb	sy
 8011508:	e780      	b.n	801140c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801150a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801150c:	f000 fa74 	bl	80119f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011510:	f000 fec8 	bl	80122a4 <xTaskResumeAll>
 8011514:	e77a      	b.n	801140c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011516:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011518:	f000 fa6e 	bl	80119f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801151c:	f000 fec2 	bl	80122a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011520:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011522:	f000 fabb 	bl	8011a9c <prvIsQueueEmpty>
 8011526:	4603      	mov	r3, r0
 8011528:	2b00      	cmp	r3, #0
 801152a:	f43f af6f 	beq.w	801140c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801152e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011530:	4618      	mov	r0, r3
 8011532:	3730      	adds	r7, #48	@ 0x30
 8011534:	46bd      	mov	sp, r7
 8011536:	bd80      	pop	{r7, pc}
 8011538:	e000ed04 	.word	0xe000ed04

0801153c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801153c:	b580      	push	{r7, lr}
 801153e:	b08e      	sub	sp, #56	@ 0x38
 8011540:	af00      	add	r7, sp, #0
 8011542:	6078      	str	r0, [r7, #4]
 8011544:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011546:	2300      	movs	r3, #0
 8011548:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801154e:	2300      	movs	r3, #0
 8011550:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011554:	2b00      	cmp	r3, #0
 8011556:	d10b      	bne.n	8011570 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8011558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801155c:	f383 8811 	msr	BASEPRI, r3
 8011560:	f3bf 8f6f 	isb	sy
 8011564:	f3bf 8f4f 	dsb	sy
 8011568:	623b      	str	r3, [r7, #32]
}
 801156a:	bf00      	nop
 801156c:	bf00      	nop
 801156e:	e7fd      	b.n	801156c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011574:	2b00      	cmp	r3, #0
 8011576:	d00b      	beq.n	8011590 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8011578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801157c:	f383 8811 	msr	BASEPRI, r3
 8011580:	f3bf 8f6f 	isb	sy
 8011584:	f3bf 8f4f 	dsb	sy
 8011588:	61fb      	str	r3, [r7, #28]
}
 801158a:	bf00      	nop
 801158c:	bf00      	nop
 801158e:	e7fd      	b.n	801158c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011590:	f001 fb32 	bl	8012bf8 <xTaskGetSchedulerState>
 8011594:	4603      	mov	r3, r0
 8011596:	2b00      	cmp	r3, #0
 8011598:	d102      	bne.n	80115a0 <xQueueSemaphoreTake+0x64>
 801159a:	683b      	ldr	r3, [r7, #0]
 801159c:	2b00      	cmp	r3, #0
 801159e:	d101      	bne.n	80115a4 <xQueueSemaphoreTake+0x68>
 80115a0:	2301      	movs	r3, #1
 80115a2:	e000      	b.n	80115a6 <xQueueSemaphoreTake+0x6a>
 80115a4:	2300      	movs	r3, #0
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d10b      	bne.n	80115c2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80115aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115ae:	f383 8811 	msr	BASEPRI, r3
 80115b2:	f3bf 8f6f 	isb	sy
 80115b6:	f3bf 8f4f 	dsb	sy
 80115ba:	61bb      	str	r3, [r7, #24]
}
 80115bc:	bf00      	nop
 80115be:	bf00      	nop
 80115c0:	e7fd      	b.n	80115be <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80115c2:	f002 fbc9 	bl	8013d58 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80115c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80115ca:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80115cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d024      	beq.n	801161c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80115d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115d4:	1e5a      	subs	r2, r3, #1
 80115d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115d8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80115da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	2b00      	cmp	r3, #0
 80115e0:	d104      	bne.n	80115ec <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80115e2:	f001 fc9b 	bl	8012f1c <pvTaskIncrementMutexHeldCount>
 80115e6:	4602      	mov	r2, r0
 80115e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115ea:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80115ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115ee:	691b      	ldr	r3, [r3, #16]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d00f      	beq.n	8011614 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80115f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115f6:	3310      	adds	r3, #16
 80115f8:	4618      	mov	r0, r3
 80115fa:	f001 f8c3 	bl	8012784 <xTaskRemoveFromEventList>
 80115fe:	4603      	mov	r3, r0
 8011600:	2b00      	cmp	r3, #0
 8011602:	d007      	beq.n	8011614 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011604:	4b54      	ldr	r3, [pc, #336]	@ (8011758 <xQueueSemaphoreTake+0x21c>)
 8011606:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801160a:	601a      	str	r2, [r3, #0]
 801160c:	f3bf 8f4f 	dsb	sy
 8011610:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011614:	f002 fbd2 	bl	8013dbc <vPortExitCritical>
				return pdPASS;
 8011618:	2301      	movs	r3, #1
 801161a:	e098      	b.n	801174e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801161c:	683b      	ldr	r3, [r7, #0]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d112      	bne.n	8011648 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011624:	2b00      	cmp	r3, #0
 8011626:	d00b      	beq.n	8011640 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8011628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801162c:	f383 8811 	msr	BASEPRI, r3
 8011630:	f3bf 8f6f 	isb	sy
 8011634:	f3bf 8f4f 	dsb	sy
 8011638:	617b      	str	r3, [r7, #20]
}
 801163a:	bf00      	nop
 801163c:	bf00      	nop
 801163e:	e7fd      	b.n	801163c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011640:	f002 fbbc 	bl	8013dbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011644:	2300      	movs	r3, #0
 8011646:	e082      	b.n	801174e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801164a:	2b00      	cmp	r3, #0
 801164c:	d106      	bne.n	801165c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801164e:	f107 030c 	add.w	r3, r7, #12
 8011652:	4618      	mov	r0, r3
 8011654:	f001 f95e 	bl	8012914 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011658:	2301      	movs	r3, #1
 801165a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801165c:	f002 fbae 	bl	8013dbc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011660:	f000 fe12 	bl	8012288 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011664:	f002 fb78 	bl	8013d58 <vPortEnterCritical>
 8011668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801166a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801166e:	b25b      	sxtb	r3, r3
 8011670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011674:	d103      	bne.n	801167e <xQueueSemaphoreTake+0x142>
 8011676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011678:	2200      	movs	r2, #0
 801167a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801167e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011680:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011684:	b25b      	sxtb	r3, r3
 8011686:	f1b3 3fff 	cmp.w	r3, #4294967295
 801168a:	d103      	bne.n	8011694 <xQueueSemaphoreTake+0x158>
 801168c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801168e:	2200      	movs	r2, #0
 8011690:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011694:	f002 fb92 	bl	8013dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011698:	463a      	mov	r2, r7
 801169a:	f107 030c 	add.w	r3, r7, #12
 801169e:	4611      	mov	r1, r2
 80116a0:	4618      	mov	r0, r3
 80116a2:	f001 f94d 	bl	8012940 <xTaskCheckForTimeOut>
 80116a6:	4603      	mov	r3, r0
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	d132      	bne.n	8011712 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80116ac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80116ae:	f000 f9f5 	bl	8011a9c <prvIsQueueEmpty>
 80116b2:	4603      	mov	r3, r0
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d026      	beq.n	8011706 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80116b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d109      	bne.n	80116d4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80116c0:	f002 fb4a 	bl	8013d58 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80116c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116c6:	689b      	ldr	r3, [r3, #8]
 80116c8:	4618      	mov	r0, r3
 80116ca:	f001 fab3 	bl	8012c34 <xTaskPriorityInherit>
 80116ce:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80116d0:	f002 fb74 	bl	8013dbc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80116d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116d6:	3324      	adds	r3, #36	@ 0x24
 80116d8:	683a      	ldr	r2, [r7, #0]
 80116da:	4611      	mov	r1, r2
 80116dc:	4618      	mov	r0, r3
 80116de:	f000 ffc1 	bl	8012664 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80116e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80116e4:	f000 f988 	bl	80119f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80116e8:	f000 fddc 	bl	80122a4 <xTaskResumeAll>
 80116ec:	4603      	mov	r3, r0
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	f47f af67 	bne.w	80115c2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80116f4:	4b18      	ldr	r3, [pc, #96]	@ (8011758 <xQueueSemaphoreTake+0x21c>)
 80116f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80116fa:	601a      	str	r2, [r3, #0]
 80116fc:	f3bf 8f4f 	dsb	sy
 8011700:	f3bf 8f6f 	isb	sy
 8011704:	e75d      	b.n	80115c2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011706:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011708:	f000 f976 	bl	80119f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801170c:	f000 fdca 	bl	80122a4 <xTaskResumeAll>
 8011710:	e757      	b.n	80115c2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8011712:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011714:	f000 f970 	bl	80119f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011718:	f000 fdc4 	bl	80122a4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801171c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801171e:	f000 f9bd 	bl	8011a9c <prvIsQueueEmpty>
 8011722:	4603      	mov	r3, r0
 8011724:	2b00      	cmp	r3, #0
 8011726:	f43f af4c 	beq.w	80115c2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801172a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801172c:	2b00      	cmp	r3, #0
 801172e:	d00d      	beq.n	801174c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8011730:	f002 fb12 	bl	8013d58 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8011734:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011736:	f000 f8b7 	bl	80118a8 <prvGetDisinheritPriorityAfterTimeout>
 801173a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801173c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801173e:	689b      	ldr	r3, [r3, #8]
 8011740:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8011742:	4618      	mov	r0, r3
 8011744:	f001 fb4e 	bl	8012de4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8011748:	f002 fb38 	bl	8013dbc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801174c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801174e:	4618      	mov	r0, r3
 8011750:	3738      	adds	r7, #56	@ 0x38
 8011752:	46bd      	mov	sp, r7
 8011754:	bd80      	pop	{r7, pc}
 8011756:	bf00      	nop
 8011758:	e000ed04 	.word	0xe000ed04

0801175c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b08e      	sub	sp, #56	@ 0x38
 8011760:	af00      	add	r7, sp, #0
 8011762:	60f8      	str	r0, [r7, #12]
 8011764:	60b9      	str	r1, [r7, #8]
 8011766:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801176c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801176e:	2b00      	cmp	r3, #0
 8011770:	d10b      	bne.n	801178a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8011772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011776:	f383 8811 	msr	BASEPRI, r3
 801177a:	f3bf 8f6f 	isb	sy
 801177e:	f3bf 8f4f 	dsb	sy
 8011782:	623b      	str	r3, [r7, #32]
}
 8011784:	bf00      	nop
 8011786:	bf00      	nop
 8011788:	e7fd      	b.n	8011786 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801178a:	68bb      	ldr	r3, [r7, #8]
 801178c:	2b00      	cmp	r3, #0
 801178e:	d103      	bne.n	8011798 <xQueueReceiveFromISR+0x3c>
 8011790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011794:	2b00      	cmp	r3, #0
 8011796:	d101      	bne.n	801179c <xQueueReceiveFromISR+0x40>
 8011798:	2301      	movs	r3, #1
 801179a:	e000      	b.n	801179e <xQueueReceiveFromISR+0x42>
 801179c:	2300      	movs	r3, #0
 801179e:	2b00      	cmp	r3, #0
 80117a0:	d10b      	bne.n	80117ba <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80117a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117a6:	f383 8811 	msr	BASEPRI, r3
 80117aa:	f3bf 8f6f 	isb	sy
 80117ae:	f3bf 8f4f 	dsb	sy
 80117b2:	61fb      	str	r3, [r7, #28]
}
 80117b4:	bf00      	nop
 80117b6:	bf00      	nop
 80117b8:	e7fd      	b.n	80117b6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80117ba:	f002 fbad 	bl	8013f18 <vPortValidateInterruptPriority>
	__asm volatile
 80117be:	f3ef 8211 	mrs	r2, BASEPRI
 80117c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117c6:	f383 8811 	msr	BASEPRI, r3
 80117ca:	f3bf 8f6f 	isb	sy
 80117ce:	f3bf 8f4f 	dsb	sy
 80117d2:	61ba      	str	r2, [r7, #24]
 80117d4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80117d6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80117d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80117da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117de:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80117e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d02f      	beq.n	8011846 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80117e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80117ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80117f0:	68b9      	ldr	r1, [r7, #8]
 80117f2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80117f4:	f000 f8da 	bl	80119ac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80117f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117fa:	1e5a      	subs	r2, r3, #1
 80117fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117fe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8011800:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011808:	d112      	bne.n	8011830 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801180a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801180c:	691b      	ldr	r3, [r3, #16]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d016      	beq.n	8011840 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011814:	3310      	adds	r3, #16
 8011816:	4618      	mov	r0, r3
 8011818:	f000 ffb4 	bl	8012784 <xTaskRemoveFromEventList>
 801181c:	4603      	mov	r3, r0
 801181e:	2b00      	cmp	r3, #0
 8011820:	d00e      	beq.n	8011840 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	2b00      	cmp	r3, #0
 8011826:	d00b      	beq.n	8011840 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	2201      	movs	r2, #1
 801182c:	601a      	str	r2, [r3, #0]
 801182e:	e007      	b.n	8011840 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8011830:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011834:	3301      	adds	r3, #1
 8011836:	b2db      	uxtb	r3, r3
 8011838:	b25a      	sxtb	r2, r3
 801183a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801183c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8011840:	2301      	movs	r3, #1
 8011842:	637b      	str	r3, [r7, #52]	@ 0x34
 8011844:	e001      	b.n	801184a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8011846:	2300      	movs	r3, #0
 8011848:	637b      	str	r3, [r7, #52]	@ 0x34
 801184a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801184c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801184e:	693b      	ldr	r3, [r7, #16]
 8011850:	f383 8811 	msr	BASEPRI, r3
}
 8011854:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8011858:	4618      	mov	r0, r3
 801185a:	3738      	adds	r7, #56	@ 0x38
 801185c:	46bd      	mov	sp, r7
 801185e:	bd80      	pop	{r7, pc}

08011860 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8011860:	b580      	push	{r7, lr}
 8011862:	b084      	sub	sp, #16
 8011864:	af00      	add	r7, sp, #0
 8011866:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d10b      	bne.n	801188a <vQueueDelete+0x2a>
	__asm volatile
 8011872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011876:	f383 8811 	msr	BASEPRI, r3
 801187a:	f3bf 8f6f 	isb	sy
 801187e:	f3bf 8f4f 	dsb	sy
 8011882:	60bb      	str	r3, [r7, #8]
}
 8011884:	bf00      	nop
 8011886:	bf00      	nop
 8011888:	e7fd      	b.n	8011886 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 801188a:	68f8      	ldr	r0, [r7, #12]
 801188c:	f000 f95e 	bl	8011b4c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8011896:	2b00      	cmp	r3, #0
 8011898:	d102      	bne.n	80118a0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 801189a:	68f8      	ldr	r0, [r7, #12]
 801189c:	f002 fc4c 	bl	8014138 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80118a0:	bf00      	nop
 80118a2:	3710      	adds	r7, #16
 80118a4:	46bd      	mov	sp, r7
 80118a6:	bd80      	pop	{r7, pc}

080118a8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80118a8:	b480      	push	{r7}
 80118aa:	b085      	sub	sp, #20
 80118ac:	af00      	add	r7, sp, #0
 80118ae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d006      	beq.n	80118c6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80118c2:	60fb      	str	r3, [r7, #12]
 80118c4:	e001      	b.n	80118ca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80118c6:	2300      	movs	r3, #0
 80118c8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80118ca:	68fb      	ldr	r3, [r7, #12]
	}
 80118cc:	4618      	mov	r0, r3
 80118ce:	3714      	adds	r7, #20
 80118d0:	46bd      	mov	sp, r7
 80118d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d6:	4770      	bx	lr

080118d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80118d8:	b580      	push	{r7, lr}
 80118da:	b086      	sub	sp, #24
 80118dc:	af00      	add	r7, sp, #0
 80118de:	60f8      	str	r0, [r7, #12]
 80118e0:	60b9      	str	r1, [r7, #8]
 80118e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80118e4:	2300      	movs	r3, #0
 80118e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80118ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d10d      	bne.n	8011912 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d14d      	bne.n	801199a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	689b      	ldr	r3, [r3, #8]
 8011902:	4618      	mov	r0, r3
 8011904:	f001 f9fe 	bl	8012d04 <xTaskPriorityDisinherit>
 8011908:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	2200      	movs	r2, #0
 801190e:	609a      	str	r2, [r3, #8]
 8011910:	e043      	b.n	801199a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	2b00      	cmp	r3, #0
 8011916:	d119      	bne.n	801194c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	6858      	ldr	r0, [r3, #4]
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011920:	461a      	mov	r2, r3
 8011922:	68b9      	ldr	r1, [r7, #8]
 8011924:	f00d fe1f 	bl	801f566 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	685a      	ldr	r2, [r3, #4]
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011930:	441a      	add	r2, r3
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	685a      	ldr	r2, [r3, #4]
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	689b      	ldr	r3, [r3, #8]
 801193e:	429a      	cmp	r2, r3
 8011940:	d32b      	bcc.n	801199a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	681a      	ldr	r2, [r3, #0]
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	605a      	str	r2, [r3, #4]
 801194a:	e026      	b.n	801199a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801194c:	68fb      	ldr	r3, [r7, #12]
 801194e:	68d8      	ldr	r0, [r3, #12]
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011954:	461a      	mov	r2, r3
 8011956:	68b9      	ldr	r1, [r7, #8]
 8011958:	f00d fe05 	bl	801f566 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801195c:	68fb      	ldr	r3, [r7, #12]
 801195e:	68da      	ldr	r2, [r3, #12]
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011964:	425b      	negs	r3, r3
 8011966:	441a      	add	r2, r3
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	68da      	ldr	r2, [r3, #12]
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	429a      	cmp	r2, r3
 8011976:	d207      	bcs.n	8011988 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011978:	68fb      	ldr	r3, [r7, #12]
 801197a:	689a      	ldr	r2, [r3, #8]
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011980:	425b      	negs	r3, r3
 8011982:	441a      	add	r2, r3
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	2b02      	cmp	r3, #2
 801198c:	d105      	bne.n	801199a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801198e:	693b      	ldr	r3, [r7, #16]
 8011990:	2b00      	cmp	r3, #0
 8011992:	d002      	beq.n	801199a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011994:	693b      	ldr	r3, [r7, #16]
 8011996:	3b01      	subs	r3, #1
 8011998:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801199a:	693b      	ldr	r3, [r7, #16]
 801199c:	1c5a      	adds	r2, r3, #1
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80119a2:	697b      	ldr	r3, [r7, #20]
}
 80119a4:	4618      	mov	r0, r3
 80119a6:	3718      	adds	r7, #24
 80119a8:	46bd      	mov	sp, r7
 80119aa:	bd80      	pop	{r7, pc}

080119ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80119ac:	b580      	push	{r7, lr}
 80119ae:	b082      	sub	sp, #8
 80119b0:	af00      	add	r7, sp, #0
 80119b2:	6078      	str	r0, [r7, #4]
 80119b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d018      	beq.n	80119f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	68da      	ldr	r2, [r3, #12]
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119c6:	441a      	add	r2, r3
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	68da      	ldr	r2, [r3, #12]
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	689b      	ldr	r3, [r3, #8]
 80119d4:	429a      	cmp	r2, r3
 80119d6:	d303      	bcc.n	80119e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	681a      	ldr	r2, [r3, #0]
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	68d9      	ldr	r1, [r3, #12]
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119e8:	461a      	mov	r2, r3
 80119ea:	6838      	ldr	r0, [r7, #0]
 80119ec:	f00d fdbb 	bl	801f566 <memcpy>
	}
}
 80119f0:	bf00      	nop
 80119f2:	3708      	adds	r7, #8
 80119f4:	46bd      	mov	sp, r7
 80119f6:	bd80      	pop	{r7, pc}

080119f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80119f8:	b580      	push	{r7, lr}
 80119fa:	b084      	sub	sp, #16
 80119fc:	af00      	add	r7, sp, #0
 80119fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011a00:	f002 f9aa 	bl	8013d58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011a0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011a0c:	e011      	b.n	8011a32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d012      	beq.n	8011a3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	3324      	adds	r3, #36	@ 0x24
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	f000 feb2 	bl	8012784 <xTaskRemoveFromEventList>
 8011a20:	4603      	mov	r3, r0
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d001      	beq.n	8011a2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011a26:	f000 ffef 	bl	8012a08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011a2a:	7bfb      	ldrb	r3, [r7, #15]
 8011a2c:	3b01      	subs	r3, #1
 8011a2e:	b2db      	uxtb	r3, r3
 8011a30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	dce9      	bgt.n	8011a0e <prvUnlockQueue+0x16>
 8011a3a:	e000      	b.n	8011a3e <prvUnlockQueue+0x46>
					break;
 8011a3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	22ff      	movs	r2, #255	@ 0xff
 8011a42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8011a46:	f002 f9b9 	bl	8013dbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011a4a:	f002 f985 	bl	8013d58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011a54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011a56:	e011      	b.n	8011a7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	691b      	ldr	r3, [r3, #16]
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d012      	beq.n	8011a86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	3310      	adds	r3, #16
 8011a64:	4618      	mov	r0, r3
 8011a66:	f000 fe8d 	bl	8012784 <xTaskRemoveFromEventList>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d001      	beq.n	8011a74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011a70:	f000 ffca 	bl	8012a08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011a74:	7bbb      	ldrb	r3, [r7, #14]
 8011a76:	3b01      	subs	r3, #1
 8011a78:	b2db      	uxtb	r3, r3
 8011a7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011a7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	dce9      	bgt.n	8011a58 <prvUnlockQueue+0x60>
 8011a84:	e000      	b.n	8011a88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011a86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	22ff      	movs	r2, #255	@ 0xff
 8011a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8011a90:	f002 f994 	bl	8013dbc <vPortExitCritical>
}
 8011a94:	bf00      	nop
 8011a96:	3710      	adds	r7, #16
 8011a98:	46bd      	mov	sp, r7
 8011a9a:	bd80      	pop	{r7, pc}

08011a9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011a9c:	b580      	push	{r7, lr}
 8011a9e:	b084      	sub	sp, #16
 8011aa0:	af00      	add	r7, sp, #0
 8011aa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011aa4:	f002 f958 	bl	8013d58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d102      	bne.n	8011ab6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011ab0:	2301      	movs	r3, #1
 8011ab2:	60fb      	str	r3, [r7, #12]
 8011ab4:	e001      	b.n	8011aba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011aba:	f002 f97f 	bl	8013dbc <vPortExitCritical>

	return xReturn;
 8011abe:	68fb      	ldr	r3, [r7, #12]
}
 8011ac0:	4618      	mov	r0, r3
 8011ac2:	3710      	adds	r7, #16
 8011ac4:	46bd      	mov	sp, r7
 8011ac6:	bd80      	pop	{r7, pc}

08011ac8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b084      	sub	sp, #16
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011ad0:	f002 f942 	bl	8013d58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011adc:	429a      	cmp	r2, r3
 8011ade:	d102      	bne.n	8011ae6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011ae0:	2301      	movs	r3, #1
 8011ae2:	60fb      	str	r3, [r7, #12]
 8011ae4:	e001      	b.n	8011aea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011aea:	f002 f967 	bl	8013dbc <vPortExitCritical>

	return xReturn;
 8011aee:	68fb      	ldr	r3, [r7, #12]
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3710      	adds	r7, #16
 8011af4:	46bd      	mov	sp, r7
 8011af6:	bd80      	pop	{r7, pc}

08011af8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011af8:	b480      	push	{r7}
 8011afa:	b085      	sub	sp, #20
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
 8011b00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011b02:	2300      	movs	r3, #0
 8011b04:	60fb      	str	r3, [r7, #12]
 8011b06:	e014      	b.n	8011b32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011b08:	4a0f      	ldr	r2, [pc, #60]	@ (8011b48 <vQueueAddToRegistry+0x50>)
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d10b      	bne.n	8011b2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011b14:	490c      	ldr	r1, [pc, #48]	@ (8011b48 <vQueueAddToRegistry+0x50>)
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	683a      	ldr	r2, [r7, #0]
 8011b1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8011b48 <vQueueAddToRegistry+0x50>)
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	00db      	lsls	r3, r3, #3
 8011b24:	4413      	add	r3, r2
 8011b26:	687a      	ldr	r2, [r7, #4]
 8011b28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011b2a:	e006      	b.n	8011b3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	3301      	adds	r3, #1
 8011b30:	60fb      	str	r3, [r7, #12]
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	2b07      	cmp	r3, #7
 8011b36:	d9e7      	bls.n	8011b08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011b38:	bf00      	nop
 8011b3a:	bf00      	nop
 8011b3c:	3714      	adds	r7, #20
 8011b3e:	46bd      	mov	sp, r7
 8011b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b44:	4770      	bx	lr
 8011b46:	bf00      	nop
 8011b48:	20007354 	.word	0x20007354

08011b4c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8011b4c:	b480      	push	{r7}
 8011b4e:	b085      	sub	sp, #20
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011b54:	2300      	movs	r3, #0
 8011b56:	60fb      	str	r3, [r7, #12]
 8011b58:	e016      	b.n	8011b88 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8011b5a:	4a10      	ldr	r2, [pc, #64]	@ (8011b9c <vQueueUnregisterQueue+0x50>)
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	00db      	lsls	r3, r3, #3
 8011b60:	4413      	add	r3, r2
 8011b62:	685b      	ldr	r3, [r3, #4]
 8011b64:	687a      	ldr	r2, [r7, #4]
 8011b66:	429a      	cmp	r2, r3
 8011b68:	d10b      	bne.n	8011b82 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8011b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8011b9c <vQueueUnregisterQueue+0x50>)
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	2100      	movs	r1, #0
 8011b70:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8011b74:	4a09      	ldr	r2, [pc, #36]	@ (8011b9c <vQueueUnregisterQueue+0x50>)
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	00db      	lsls	r3, r3, #3
 8011b7a:	4413      	add	r3, r2
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	605a      	str	r2, [r3, #4]
				break;
 8011b80:	e006      	b.n	8011b90 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	3301      	adds	r3, #1
 8011b86:	60fb      	str	r3, [r7, #12]
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	2b07      	cmp	r3, #7
 8011b8c:	d9e5      	bls.n	8011b5a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8011b8e:	bf00      	nop
 8011b90:	bf00      	nop
 8011b92:	3714      	adds	r7, #20
 8011b94:	46bd      	mov	sp, r7
 8011b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b9a:	4770      	bx	lr
 8011b9c:	20007354 	.word	0x20007354

08011ba0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011ba0:	b580      	push	{r7, lr}
 8011ba2:	b086      	sub	sp, #24
 8011ba4:	af00      	add	r7, sp, #0
 8011ba6:	60f8      	str	r0, [r7, #12]
 8011ba8:	60b9      	str	r1, [r7, #8]
 8011baa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011bb0:	f002 f8d2 	bl	8013d58 <vPortEnterCritical>
 8011bb4:	697b      	ldr	r3, [r7, #20]
 8011bb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011bba:	b25b      	sxtb	r3, r3
 8011bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bc0:	d103      	bne.n	8011bca <vQueueWaitForMessageRestricted+0x2a>
 8011bc2:	697b      	ldr	r3, [r7, #20]
 8011bc4:	2200      	movs	r2, #0
 8011bc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011bca:	697b      	ldr	r3, [r7, #20]
 8011bcc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011bd0:	b25b      	sxtb	r3, r3
 8011bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bd6:	d103      	bne.n	8011be0 <vQueueWaitForMessageRestricted+0x40>
 8011bd8:	697b      	ldr	r3, [r7, #20]
 8011bda:	2200      	movs	r2, #0
 8011bdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011be0:	f002 f8ec 	bl	8013dbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011be4:	697b      	ldr	r3, [r7, #20]
 8011be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d106      	bne.n	8011bfa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011bec:	697b      	ldr	r3, [r7, #20]
 8011bee:	3324      	adds	r3, #36	@ 0x24
 8011bf0:	687a      	ldr	r2, [r7, #4]
 8011bf2:	68b9      	ldr	r1, [r7, #8]
 8011bf4:	4618      	mov	r0, r3
 8011bf6:	f000 fd99 	bl	801272c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011bfa:	6978      	ldr	r0, [r7, #20]
 8011bfc:	f7ff fefc 	bl	80119f8 <prvUnlockQueue>
	}
 8011c00:	bf00      	nop
 8011c02:	3718      	adds	r7, #24
 8011c04:	46bd      	mov	sp, r7
 8011c06:	bd80      	pop	{r7, pc}

08011c08 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011c08:	b580      	push	{r7, lr}
 8011c0a:	b08e      	sub	sp, #56	@ 0x38
 8011c0c:	af04      	add	r7, sp, #16
 8011c0e:	60f8      	str	r0, [r7, #12]
 8011c10:	60b9      	str	r1, [r7, #8]
 8011c12:	607a      	str	r2, [r7, #4]
 8011c14:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d10b      	bne.n	8011c34 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c20:	f383 8811 	msr	BASEPRI, r3
 8011c24:	f3bf 8f6f 	isb	sy
 8011c28:	f3bf 8f4f 	dsb	sy
 8011c2c:	623b      	str	r3, [r7, #32]
}
 8011c2e:	bf00      	nop
 8011c30:	bf00      	nop
 8011c32:	e7fd      	b.n	8011c30 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d10b      	bne.n	8011c52 <xTaskCreateStatic+0x4a>
	__asm volatile
 8011c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c3e:	f383 8811 	msr	BASEPRI, r3
 8011c42:	f3bf 8f6f 	isb	sy
 8011c46:	f3bf 8f4f 	dsb	sy
 8011c4a:	61fb      	str	r3, [r7, #28]
}
 8011c4c:	bf00      	nop
 8011c4e:	bf00      	nop
 8011c50:	e7fd      	b.n	8011c4e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011c52:	23a8      	movs	r3, #168	@ 0xa8
 8011c54:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011c56:	693b      	ldr	r3, [r7, #16]
 8011c58:	2ba8      	cmp	r3, #168	@ 0xa8
 8011c5a:	d00b      	beq.n	8011c74 <xTaskCreateStatic+0x6c>
	__asm volatile
 8011c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c60:	f383 8811 	msr	BASEPRI, r3
 8011c64:	f3bf 8f6f 	isb	sy
 8011c68:	f3bf 8f4f 	dsb	sy
 8011c6c:	61bb      	str	r3, [r7, #24]
}
 8011c6e:	bf00      	nop
 8011c70:	bf00      	nop
 8011c72:	e7fd      	b.n	8011c70 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011c74:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d01e      	beq.n	8011cba <xTaskCreateStatic+0xb2>
 8011c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d01b      	beq.n	8011cba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c84:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011c8a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c8e:	2202      	movs	r2, #2
 8011c90:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011c94:	2300      	movs	r3, #0
 8011c96:	9303      	str	r3, [sp, #12]
 8011c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c9a:	9302      	str	r3, [sp, #8]
 8011c9c:	f107 0314 	add.w	r3, r7, #20
 8011ca0:	9301      	str	r3, [sp, #4]
 8011ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ca4:	9300      	str	r3, [sp, #0]
 8011ca6:	683b      	ldr	r3, [r7, #0]
 8011ca8:	687a      	ldr	r2, [r7, #4]
 8011caa:	68b9      	ldr	r1, [r7, #8]
 8011cac:	68f8      	ldr	r0, [r7, #12]
 8011cae:	f000 f851 	bl	8011d54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011cb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011cb4:	f000 f8f6 	bl	8011ea4 <prvAddNewTaskToReadyList>
 8011cb8:	e001      	b.n	8011cbe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8011cba:	2300      	movs	r3, #0
 8011cbc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011cbe:	697b      	ldr	r3, [r7, #20]
	}
 8011cc0:	4618      	mov	r0, r3
 8011cc2:	3728      	adds	r7, #40	@ 0x28
 8011cc4:	46bd      	mov	sp, r7
 8011cc6:	bd80      	pop	{r7, pc}

08011cc8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b08c      	sub	sp, #48	@ 0x30
 8011ccc:	af04      	add	r7, sp, #16
 8011cce:	60f8      	str	r0, [r7, #12]
 8011cd0:	60b9      	str	r1, [r7, #8]
 8011cd2:	603b      	str	r3, [r7, #0]
 8011cd4:	4613      	mov	r3, r2
 8011cd6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011cd8:	88fb      	ldrh	r3, [r7, #6]
 8011cda:	009b      	lsls	r3, r3, #2
 8011cdc:	4618      	mov	r0, r3
 8011cde:	f002 f95d 	bl	8013f9c <pvPortMalloc>
 8011ce2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011ce4:	697b      	ldr	r3, [r7, #20]
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d00e      	beq.n	8011d08 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011cea:	20a8      	movs	r0, #168	@ 0xa8
 8011cec:	f002 f956 	bl	8013f9c <pvPortMalloc>
 8011cf0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8011cf2:	69fb      	ldr	r3, [r7, #28]
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d003      	beq.n	8011d00 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011cf8:	69fb      	ldr	r3, [r7, #28]
 8011cfa:	697a      	ldr	r2, [r7, #20]
 8011cfc:	631a      	str	r2, [r3, #48]	@ 0x30
 8011cfe:	e005      	b.n	8011d0c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011d00:	6978      	ldr	r0, [r7, #20]
 8011d02:	f002 fa19 	bl	8014138 <vPortFree>
 8011d06:	e001      	b.n	8011d0c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011d08:	2300      	movs	r3, #0
 8011d0a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011d0c:	69fb      	ldr	r3, [r7, #28]
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d017      	beq.n	8011d42 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8011d12:	69fb      	ldr	r3, [r7, #28]
 8011d14:	2200      	movs	r2, #0
 8011d16:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011d1a:	88fa      	ldrh	r2, [r7, #6]
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	9303      	str	r3, [sp, #12]
 8011d20:	69fb      	ldr	r3, [r7, #28]
 8011d22:	9302      	str	r3, [sp, #8]
 8011d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d26:	9301      	str	r3, [sp, #4]
 8011d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d2a:	9300      	str	r3, [sp, #0]
 8011d2c:	683b      	ldr	r3, [r7, #0]
 8011d2e:	68b9      	ldr	r1, [r7, #8]
 8011d30:	68f8      	ldr	r0, [r7, #12]
 8011d32:	f000 f80f 	bl	8011d54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011d36:	69f8      	ldr	r0, [r7, #28]
 8011d38:	f000 f8b4 	bl	8011ea4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011d3c:	2301      	movs	r3, #1
 8011d3e:	61bb      	str	r3, [r7, #24]
 8011d40:	e002      	b.n	8011d48 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011d42:	f04f 33ff 	mov.w	r3, #4294967295
 8011d46:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011d48:	69bb      	ldr	r3, [r7, #24]
	}
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	3720      	adds	r7, #32
 8011d4e:	46bd      	mov	sp, r7
 8011d50:	bd80      	pop	{r7, pc}
	...

08011d54 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b088      	sub	sp, #32
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	60f8      	str	r0, [r7, #12]
 8011d5c:	60b9      	str	r1, [r7, #8]
 8011d5e:	607a      	str	r2, [r7, #4]
 8011d60:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8011d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d64:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	009b      	lsls	r3, r3, #2
 8011d6a:	461a      	mov	r2, r3
 8011d6c:	21a5      	movs	r1, #165	@ 0xa5
 8011d6e:	f00d fa31 	bl	801f1d4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8011d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8011d7c:	3b01      	subs	r3, #1
 8011d7e:	009b      	lsls	r3, r3, #2
 8011d80:	4413      	add	r3, r2
 8011d82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011d84:	69bb      	ldr	r3, [r7, #24]
 8011d86:	f023 0307 	bic.w	r3, r3, #7
 8011d8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011d8c:	69bb      	ldr	r3, [r7, #24]
 8011d8e:	f003 0307 	and.w	r3, r3, #7
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d00b      	beq.n	8011dae <prvInitialiseNewTask+0x5a>
	__asm volatile
 8011d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d9a:	f383 8811 	msr	BASEPRI, r3
 8011d9e:	f3bf 8f6f 	isb	sy
 8011da2:	f3bf 8f4f 	dsb	sy
 8011da6:	617b      	str	r3, [r7, #20]
}
 8011da8:	bf00      	nop
 8011daa:	bf00      	nop
 8011dac:	e7fd      	b.n	8011daa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011dae:	68bb      	ldr	r3, [r7, #8]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d01f      	beq.n	8011df4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011db4:	2300      	movs	r3, #0
 8011db6:	61fb      	str	r3, [r7, #28]
 8011db8:	e012      	b.n	8011de0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011dba:	68ba      	ldr	r2, [r7, #8]
 8011dbc:	69fb      	ldr	r3, [r7, #28]
 8011dbe:	4413      	add	r3, r2
 8011dc0:	7819      	ldrb	r1, [r3, #0]
 8011dc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011dc4:	69fb      	ldr	r3, [r7, #28]
 8011dc6:	4413      	add	r3, r2
 8011dc8:	3334      	adds	r3, #52	@ 0x34
 8011dca:	460a      	mov	r2, r1
 8011dcc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011dce:	68ba      	ldr	r2, [r7, #8]
 8011dd0:	69fb      	ldr	r3, [r7, #28]
 8011dd2:	4413      	add	r3, r2
 8011dd4:	781b      	ldrb	r3, [r3, #0]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d006      	beq.n	8011de8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011dda:	69fb      	ldr	r3, [r7, #28]
 8011ddc:	3301      	adds	r3, #1
 8011dde:	61fb      	str	r3, [r7, #28]
 8011de0:	69fb      	ldr	r3, [r7, #28]
 8011de2:	2b0f      	cmp	r3, #15
 8011de4:	d9e9      	bls.n	8011dba <prvInitialiseNewTask+0x66>
 8011de6:	e000      	b.n	8011dea <prvInitialiseNewTask+0x96>
			{
				break;
 8011de8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dec:	2200      	movs	r2, #0
 8011dee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011df2:	e003      	b.n	8011dfc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8011df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011df6:	2200      	movs	r2, #0
 8011df8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dfe:	2b37      	cmp	r3, #55	@ 0x37
 8011e00:	d901      	bls.n	8011e06 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011e02:	2337      	movs	r3, #55	@ 0x37
 8011e04:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011e0a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011e10:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e14:	2200      	movs	r2, #0
 8011e16:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e1a:	3304      	adds	r3, #4
 8011e1c:	4618      	mov	r0, r3
 8011e1e:	f7fe fd7b 	bl	8010918 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e24:	3318      	adds	r3, #24
 8011e26:	4618      	mov	r0, r3
 8011e28:	f7fe fd76 	bl	8010918 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e30:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e34:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e3a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e40:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8011e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e44:	2200      	movs	r2, #0
 8011e46:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e4c:	2200      	movs	r2, #0
 8011e4e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8011e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e54:	3354      	adds	r3, #84	@ 0x54
 8011e56:	224c      	movs	r2, #76	@ 0x4c
 8011e58:	2100      	movs	r1, #0
 8011e5a:	4618      	mov	r0, r3
 8011e5c:	f00d f9ba 	bl	801f1d4 <memset>
 8011e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e62:	4a0d      	ldr	r2, [pc, #52]	@ (8011e98 <prvInitialiseNewTask+0x144>)
 8011e64:	659a      	str	r2, [r3, #88]	@ 0x58
 8011e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e68:	4a0c      	ldr	r2, [pc, #48]	@ (8011e9c <prvInitialiseNewTask+0x148>)
 8011e6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8011e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8011ea0 <prvInitialiseNewTask+0x14c>)
 8011e70:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8011e72:	683a      	ldr	r2, [r7, #0]
 8011e74:	68f9      	ldr	r1, [r7, #12]
 8011e76:	69b8      	ldr	r0, [r7, #24]
 8011e78:	f001 fe3a 	bl	8013af0 <pxPortInitialiseStack>
 8011e7c:	4602      	mov	r2, r0
 8011e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e80:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8011e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d002      	beq.n	8011e8e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011e8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011e8e:	bf00      	nop
 8011e90:	3720      	adds	r7, #32
 8011e92:	46bd      	mov	sp, r7
 8011e94:	bd80      	pop	{r7, pc}
 8011e96:	bf00      	nop
 8011e98:	200132ac 	.word	0x200132ac
 8011e9c:	20013314 	.word	0x20013314
 8011ea0:	2001337c 	.word	0x2001337c

08011ea4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	b082      	sub	sp, #8
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011eac:	f001 ff54 	bl	8013d58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8011f68 <prvAddNewTaskToReadyList+0xc4>)
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	3301      	adds	r3, #1
 8011eb6:	4a2c      	ldr	r2, [pc, #176]	@ (8011f68 <prvAddNewTaskToReadyList+0xc4>)
 8011eb8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011eba:	4b2c      	ldr	r3, [pc, #176]	@ (8011f6c <prvAddNewTaskToReadyList+0xc8>)
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	2b00      	cmp	r3, #0
 8011ec0:	d109      	bne.n	8011ed6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011ec2:	4a2a      	ldr	r2, [pc, #168]	@ (8011f6c <prvAddNewTaskToReadyList+0xc8>)
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011ec8:	4b27      	ldr	r3, [pc, #156]	@ (8011f68 <prvAddNewTaskToReadyList+0xc4>)
 8011eca:	681b      	ldr	r3, [r3, #0]
 8011ecc:	2b01      	cmp	r3, #1
 8011ece:	d110      	bne.n	8011ef2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011ed0:	f000 fdbe 	bl	8012a50 <prvInitialiseTaskLists>
 8011ed4:	e00d      	b.n	8011ef2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011ed6:	4b26      	ldr	r3, [pc, #152]	@ (8011f70 <prvAddNewTaskToReadyList+0xcc>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d109      	bne.n	8011ef2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011ede:	4b23      	ldr	r3, [pc, #140]	@ (8011f6c <prvAddNewTaskToReadyList+0xc8>)
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ee8:	429a      	cmp	r2, r3
 8011eea:	d802      	bhi.n	8011ef2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011eec:	4a1f      	ldr	r2, [pc, #124]	@ (8011f6c <prvAddNewTaskToReadyList+0xc8>)
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011ef2:	4b20      	ldr	r3, [pc, #128]	@ (8011f74 <prvAddNewTaskToReadyList+0xd0>)
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	3301      	adds	r3, #1
 8011ef8:	4a1e      	ldr	r2, [pc, #120]	@ (8011f74 <prvAddNewTaskToReadyList+0xd0>)
 8011efa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011efc:	4b1d      	ldr	r3, [pc, #116]	@ (8011f74 <prvAddNewTaskToReadyList+0xd0>)
 8011efe:	681a      	ldr	r2, [r3, #0]
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f08:	4b1b      	ldr	r3, [pc, #108]	@ (8011f78 <prvAddNewTaskToReadyList+0xd4>)
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	429a      	cmp	r2, r3
 8011f0e:	d903      	bls.n	8011f18 <prvAddNewTaskToReadyList+0x74>
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f14:	4a18      	ldr	r2, [pc, #96]	@ (8011f78 <prvAddNewTaskToReadyList+0xd4>)
 8011f16:	6013      	str	r3, [r2, #0]
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f1c:	4613      	mov	r3, r2
 8011f1e:	009b      	lsls	r3, r3, #2
 8011f20:	4413      	add	r3, r2
 8011f22:	009b      	lsls	r3, r3, #2
 8011f24:	4a15      	ldr	r2, [pc, #84]	@ (8011f7c <prvAddNewTaskToReadyList+0xd8>)
 8011f26:	441a      	add	r2, r3
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	3304      	adds	r3, #4
 8011f2c:	4619      	mov	r1, r3
 8011f2e:	4610      	mov	r0, r2
 8011f30:	f7fe fcff 	bl	8010932 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011f34:	f001 ff42 	bl	8013dbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011f38:	4b0d      	ldr	r3, [pc, #52]	@ (8011f70 <prvAddNewTaskToReadyList+0xcc>)
 8011f3a:	681b      	ldr	r3, [r3, #0]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d00e      	beq.n	8011f5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011f40:	4b0a      	ldr	r3, [pc, #40]	@ (8011f6c <prvAddNewTaskToReadyList+0xc8>)
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f4a:	429a      	cmp	r2, r3
 8011f4c:	d207      	bcs.n	8011f5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8011f80 <prvAddNewTaskToReadyList+0xdc>)
 8011f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f54:	601a      	str	r2, [r3, #0]
 8011f56:	f3bf 8f4f 	dsb	sy
 8011f5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011f5e:	bf00      	nop
 8011f60:	3708      	adds	r7, #8
 8011f62:	46bd      	mov	sp, r7
 8011f64:	bd80      	pop	{r7, pc}
 8011f66:	bf00      	nop
 8011f68:	20007868 	.word	0x20007868
 8011f6c:	20007394 	.word	0x20007394
 8011f70:	20007874 	.word	0x20007874
 8011f74:	20007884 	.word	0x20007884
 8011f78:	20007870 	.word	0x20007870
 8011f7c:	20007398 	.word	0x20007398
 8011f80:	e000ed04 	.word	0xe000ed04

08011f84 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8011f84:	b580      	push	{r7, lr}
 8011f86:	b084      	sub	sp, #16
 8011f88:	af00      	add	r7, sp, #0
 8011f8a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8011f8c:	f001 fee4 	bl	8013d58 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d102      	bne.n	8011f9c <vTaskDelete+0x18>
 8011f96:	4b2d      	ldr	r3, [pc, #180]	@ (801204c <vTaskDelete+0xc8>)
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	e000      	b.n	8011f9e <vTaskDelete+0x1a>
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	3304      	adds	r3, #4
 8011fa4:	4618      	mov	r0, r3
 8011fa6:	f7fe fd21 	bl	80109ec <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d004      	beq.n	8011fbc <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	3318      	adds	r3, #24
 8011fb6:	4618      	mov	r0, r3
 8011fb8:	f7fe fd18 	bl	80109ec <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8011fbc:	4b24      	ldr	r3, [pc, #144]	@ (8012050 <vTaskDelete+0xcc>)
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	3301      	adds	r3, #1
 8011fc2:	4a23      	ldr	r2, [pc, #140]	@ (8012050 <vTaskDelete+0xcc>)
 8011fc4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8011fc6:	4b21      	ldr	r3, [pc, #132]	@ (801204c <vTaskDelete+0xc8>)
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	68fa      	ldr	r2, [r7, #12]
 8011fcc:	429a      	cmp	r2, r3
 8011fce:	d10b      	bne.n	8011fe8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8011fd0:	68fb      	ldr	r3, [r7, #12]
 8011fd2:	3304      	adds	r3, #4
 8011fd4:	4619      	mov	r1, r3
 8011fd6:	481f      	ldr	r0, [pc, #124]	@ (8012054 <vTaskDelete+0xd0>)
 8011fd8:	f7fe fcab 	bl	8010932 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8011fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8012058 <vTaskDelete+0xd4>)
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	3301      	adds	r3, #1
 8011fe2:	4a1d      	ldr	r2, [pc, #116]	@ (8012058 <vTaskDelete+0xd4>)
 8011fe4:	6013      	str	r3, [r2, #0]
 8011fe6:	e009      	b.n	8011ffc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8011fe8:	4b1c      	ldr	r3, [pc, #112]	@ (801205c <vTaskDelete+0xd8>)
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	3b01      	subs	r3, #1
 8011fee:	4a1b      	ldr	r2, [pc, #108]	@ (801205c <vTaskDelete+0xd8>)
 8011ff0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8011ff2:	68f8      	ldr	r0, [r7, #12]
 8011ff4:	f000 fd9a 	bl	8012b2c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8011ff8:	f000 fdce 	bl	8012b98 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8011ffc:	f001 fede 	bl	8013dbc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8012000:	4b17      	ldr	r3, [pc, #92]	@ (8012060 <vTaskDelete+0xdc>)
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	2b00      	cmp	r3, #0
 8012006:	d01c      	beq.n	8012042 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8012008:	4b10      	ldr	r3, [pc, #64]	@ (801204c <vTaskDelete+0xc8>)
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	68fa      	ldr	r2, [r7, #12]
 801200e:	429a      	cmp	r2, r3
 8012010:	d117      	bne.n	8012042 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8012012:	4b14      	ldr	r3, [pc, #80]	@ (8012064 <vTaskDelete+0xe0>)
 8012014:	681b      	ldr	r3, [r3, #0]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d00b      	beq.n	8012032 <vTaskDelete+0xae>
	__asm volatile
 801201a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801201e:	f383 8811 	msr	BASEPRI, r3
 8012022:	f3bf 8f6f 	isb	sy
 8012026:	f3bf 8f4f 	dsb	sy
 801202a:	60bb      	str	r3, [r7, #8]
}
 801202c:	bf00      	nop
 801202e:	bf00      	nop
 8012030:	e7fd      	b.n	801202e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8012032:	4b0d      	ldr	r3, [pc, #52]	@ (8012068 <vTaskDelete+0xe4>)
 8012034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012038:	601a      	str	r2, [r3, #0]
 801203a:	f3bf 8f4f 	dsb	sy
 801203e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012042:	bf00      	nop
 8012044:	3710      	adds	r7, #16
 8012046:	46bd      	mov	sp, r7
 8012048:	bd80      	pop	{r7, pc}
 801204a:	bf00      	nop
 801204c:	20007394 	.word	0x20007394
 8012050:	20007884 	.word	0x20007884
 8012054:	2000783c 	.word	0x2000783c
 8012058:	20007850 	.word	0x20007850
 801205c:	20007868 	.word	0x20007868
 8012060:	20007874 	.word	0x20007874
 8012064:	20007890 	.word	0x20007890
 8012068:	e000ed04 	.word	0xe000ed04

0801206c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801206c:	b580      	push	{r7, lr}
 801206e:	b084      	sub	sp, #16
 8012070:	af00      	add	r7, sp, #0
 8012072:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012074:	2300      	movs	r3, #0
 8012076:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d018      	beq.n	80120b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801207e:	4b14      	ldr	r3, [pc, #80]	@ (80120d0 <vTaskDelay+0x64>)
 8012080:	681b      	ldr	r3, [r3, #0]
 8012082:	2b00      	cmp	r3, #0
 8012084:	d00b      	beq.n	801209e <vTaskDelay+0x32>
	__asm volatile
 8012086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801208a:	f383 8811 	msr	BASEPRI, r3
 801208e:	f3bf 8f6f 	isb	sy
 8012092:	f3bf 8f4f 	dsb	sy
 8012096:	60bb      	str	r3, [r7, #8]
}
 8012098:	bf00      	nop
 801209a:	bf00      	nop
 801209c:	e7fd      	b.n	801209a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801209e:	f000 f8f3 	bl	8012288 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80120a2:	2100      	movs	r1, #0
 80120a4:	6878      	ldr	r0, [r7, #4]
 80120a6:	f001 f955 	bl	8013354 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80120aa:	f000 f8fb 	bl	80122a4 <xTaskResumeAll>
 80120ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d107      	bne.n	80120c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80120b6:	4b07      	ldr	r3, [pc, #28]	@ (80120d4 <vTaskDelay+0x68>)
 80120b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80120bc:	601a      	str	r2, [r3, #0]
 80120be:	f3bf 8f4f 	dsb	sy
 80120c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80120c6:	bf00      	nop
 80120c8:	3710      	adds	r7, #16
 80120ca:	46bd      	mov	sp, r7
 80120cc:	bd80      	pop	{r7, pc}
 80120ce:	bf00      	nop
 80120d0:	20007890 	.word	0x20007890
 80120d4:	e000ed04 	.word	0xe000ed04

080120d8 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80120d8:	b580      	push	{r7, lr}
 80120da:	b088      	sub	sp, #32
 80120dc:	af00      	add	r7, sp, #0
 80120de:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 80120e4:	69bb      	ldr	r3, [r7, #24]
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d10b      	bne.n	8012102 <eTaskGetState+0x2a>
	__asm volatile
 80120ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80120ee:	f383 8811 	msr	BASEPRI, r3
 80120f2:	f3bf 8f6f 	isb	sy
 80120f6:	f3bf 8f4f 	dsb	sy
 80120fa:	60bb      	str	r3, [r7, #8]
}
 80120fc:	bf00      	nop
 80120fe:	bf00      	nop
 8012100:	e7fd      	b.n	80120fe <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8012102:	4b24      	ldr	r3, [pc, #144]	@ (8012194 <eTaskGetState+0xbc>)
 8012104:	681b      	ldr	r3, [r3, #0]
 8012106:	69ba      	ldr	r2, [r7, #24]
 8012108:	429a      	cmp	r2, r3
 801210a:	d102      	bne.n	8012112 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 801210c:	2300      	movs	r3, #0
 801210e:	77fb      	strb	r3, [r7, #31]
 8012110:	e03a      	b.n	8012188 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 8012112:	f001 fe21 	bl	8013d58 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8012116:	69bb      	ldr	r3, [r7, #24]
 8012118:	695b      	ldr	r3, [r3, #20]
 801211a:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 801211c:	4b1e      	ldr	r3, [pc, #120]	@ (8012198 <eTaskGetState+0xc0>)
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8012122:	4b1e      	ldr	r3, [pc, #120]	@ (801219c <eTaskGetState+0xc4>)
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8012128:	f001 fe48 	bl	8013dbc <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 801212c:	697a      	ldr	r2, [r7, #20]
 801212e:	693b      	ldr	r3, [r7, #16]
 8012130:	429a      	cmp	r2, r3
 8012132:	d003      	beq.n	801213c <eTaskGetState+0x64>
 8012134:	697a      	ldr	r2, [r7, #20]
 8012136:	68fb      	ldr	r3, [r7, #12]
 8012138:	429a      	cmp	r2, r3
 801213a:	d102      	bne.n	8012142 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 801213c:	2302      	movs	r3, #2
 801213e:	77fb      	strb	r3, [r7, #31]
 8012140:	e022      	b.n	8012188 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8012142:	697b      	ldr	r3, [r7, #20]
 8012144:	4a16      	ldr	r2, [pc, #88]	@ (80121a0 <eTaskGetState+0xc8>)
 8012146:	4293      	cmp	r3, r2
 8012148:	d112      	bne.n	8012170 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 801214a:	69bb      	ldr	r3, [r7, #24]
 801214c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801214e:	2b00      	cmp	r3, #0
 8012150:	d10b      	bne.n	801216a <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012152:	69bb      	ldr	r3, [r7, #24]
 8012154:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8012158:	b2db      	uxtb	r3, r3
 801215a:	2b01      	cmp	r3, #1
 801215c:	d102      	bne.n	8012164 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 801215e:	2302      	movs	r3, #2
 8012160:	77fb      	strb	r3, [r7, #31]
 8012162:	e011      	b.n	8012188 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8012164:	2303      	movs	r3, #3
 8012166:	77fb      	strb	r3, [r7, #31]
 8012168:	e00e      	b.n	8012188 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 801216a:	2302      	movs	r3, #2
 801216c:	77fb      	strb	r3, [r7, #31]
 801216e:	e00b      	b.n	8012188 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8012170:	697b      	ldr	r3, [r7, #20]
 8012172:	4a0c      	ldr	r2, [pc, #48]	@ (80121a4 <eTaskGetState+0xcc>)
 8012174:	4293      	cmp	r3, r2
 8012176:	d002      	beq.n	801217e <eTaskGetState+0xa6>
 8012178:	697b      	ldr	r3, [r7, #20]
 801217a:	2b00      	cmp	r3, #0
 801217c:	d102      	bne.n	8012184 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 801217e:	2304      	movs	r3, #4
 8012180:	77fb      	strb	r3, [r7, #31]
 8012182:	e001      	b.n	8012188 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8012184:	2301      	movs	r3, #1
 8012186:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8012188:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 801218a:	4618      	mov	r0, r3
 801218c:	3720      	adds	r7, #32
 801218e:	46bd      	mov	sp, r7
 8012190:	bd80      	pop	{r7, pc}
 8012192:	bf00      	nop
 8012194:	20007394 	.word	0x20007394
 8012198:	20007820 	.word	0x20007820
 801219c:	20007824 	.word	0x20007824
 80121a0:	20007854 	.word	0x20007854
 80121a4:	2000783c 	.word	0x2000783c

080121a8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80121a8:	b580      	push	{r7, lr}
 80121aa:	b08a      	sub	sp, #40	@ 0x28
 80121ac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80121ae:	2300      	movs	r3, #0
 80121b0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80121b2:	2300      	movs	r3, #0
 80121b4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80121b6:	463a      	mov	r2, r7
 80121b8:	1d39      	adds	r1, r7, #4
 80121ba:	f107 0308 	add.w	r3, r7, #8
 80121be:	4618      	mov	r0, r3
 80121c0:	f7fe f960 	bl	8010484 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80121c4:	6839      	ldr	r1, [r7, #0]
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	68ba      	ldr	r2, [r7, #8]
 80121ca:	9202      	str	r2, [sp, #8]
 80121cc:	9301      	str	r3, [sp, #4]
 80121ce:	2300      	movs	r3, #0
 80121d0:	9300      	str	r3, [sp, #0]
 80121d2:	2300      	movs	r3, #0
 80121d4:	460a      	mov	r2, r1
 80121d6:	4924      	ldr	r1, [pc, #144]	@ (8012268 <vTaskStartScheduler+0xc0>)
 80121d8:	4824      	ldr	r0, [pc, #144]	@ (801226c <vTaskStartScheduler+0xc4>)
 80121da:	f7ff fd15 	bl	8011c08 <xTaskCreateStatic>
 80121de:	4603      	mov	r3, r0
 80121e0:	4a23      	ldr	r2, [pc, #140]	@ (8012270 <vTaskStartScheduler+0xc8>)
 80121e2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80121e4:	4b22      	ldr	r3, [pc, #136]	@ (8012270 <vTaskStartScheduler+0xc8>)
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d002      	beq.n	80121f2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80121ec:	2301      	movs	r3, #1
 80121ee:	617b      	str	r3, [r7, #20]
 80121f0:	e001      	b.n	80121f6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80121f2:	2300      	movs	r3, #0
 80121f4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80121f6:	697b      	ldr	r3, [r7, #20]
 80121f8:	2b01      	cmp	r3, #1
 80121fa:	d102      	bne.n	8012202 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80121fc:	f001 f8fe 	bl	80133fc <xTimerCreateTimerTask>
 8012200:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012202:	697b      	ldr	r3, [r7, #20]
 8012204:	2b01      	cmp	r3, #1
 8012206:	d11b      	bne.n	8012240 <vTaskStartScheduler+0x98>
	__asm volatile
 8012208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801220c:	f383 8811 	msr	BASEPRI, r3
 8012210:	f3bf 8f6f 	isb	sy
 8012214:	f3bf 8f4f 	dsb	sy
 8012218:	613b      	str	r3, [r7, #16]
}
 801221a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 801221c:	4b15      	ldr	r3, [pc, #84]	@ (8012274 <vTaskStartScheduler+0xcc>)
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	3354      	adds	r3, #84	@ 0x54
 8012222:	4a15      	ldr	r2, [pc, #84]	@ (8012278 <vTaskStartScheduler+0xd0>)
 8012224:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012226:	4b15      	ldr	r3, [pc, #84]	@ (801227c <vTaskStartScheduler+0xd4>)
 8012228:	f04f 32ff 	mov.w	r2, #4294967295
 801222c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801222e:	4b14      	ldr	r3, [pc, #80]	@ (8012280 <vTaskStartScheduler+0xd8>)
 8012230:	2201      	movs	r2, #1
 8012232:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012234:	4b13      	ldr	r3, [pc, #76]	@ (8012284 <vTaskStartScheduler+0xdc>)
 8012236:	2200      	movs	r2, #0
 8012238:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801223a:	f001 fce9 	bl	8013c10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801223e:	e00f      	b.n	8012260 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012240:	697b      	ldr	r3, [r7, #20]
 8012242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012246:	d10b      	bne.n	8012260 <vTaskStartScheduler+0xb8>
	__asm volatile
 8012248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801224c:	f383 8811 	msr	BASEPRI, r3
 8012250:	f3bf 8f6f 	isb	sy
 8012254:	f3bf 8f4f 	dsb	sy
 8012258:	60fb      	str	r3, [r7, #12]
}
 801225a:	bf00      	nop
 801225c:	bf00      	nop
 801225e:	e7fd      	b.n	801225c <vTaskStartScheduler+0xb4>
}
 8012260:	bf00      	nop
 8012262:	3718      	adds	r7, #24
 8012264:	46bd      	mov	sp, r7
 8012266:	bd80      	pop	{r7, pc}
 8012268:	08020624 	.word	0x08020624
 801226c:	08012a21 	.word	0x08012a21
 8012270:	2000788c 	.word	0x2000788c
 8012274:	20007394 	.word	0x20007394
 8012278:	20000044 	.word	0x20000044
 801227c:	20007888 	.word	0x20007888
 8012280:	20007874 	.word	0x20007874
 8012284:	2000786c 	.word	0x2000786c

08012288 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012288:	b480      	push	{r7}
 801228a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801228c:	4b04      	ldr	r3, [pc, #16]	@ (80122a0 <vTaskSuspendAll+0x18>)
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	3301      	adds	r3, #1
 8012292:	4a03      	ldr	r2, [pc, #12]	@ (80122a0 <vTaskSuspendAll+0x18>)
 8012294:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012296:	bf00      	nop
 8012298:	46bd      	mov	sp, r7
 801229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801229e:	4770      	bx	lr
 80122a0:	20007890 	.word	0x20007890

080122a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80122a4:	b580      	push	{r7, lr}
 80122a6:	b084      	sub	sp, #16
 80122a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80122aa:	2300      	movs	r3, #0
 80122ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80122ae:	2300      	movs	r3, #0
 80122b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80122b2:	4b42      	ldr	r3, [pc, #264]	@ (80123bc <xTaskResumeAll+0x118>)
 80122b4:	681b      	ldr	r3, [r3, #0]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d10b      	bne.n	80122d2 <xTaskResumeAll+0x2e>
	__asm volatile
 80122ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80122be:	f383 8811 	msr	BASEPRI, r3
 80122c2:	f3bf 8f6f 	isb	sy
 80122c6:	f3bf 8f4f 	dsb	sy
 80122ca:	603b      	str	r3, [r7, #0]
}
 80122cc:	bf00      	nop
 80122ce:	bf00      	nop
 80122d0:	e7fd      	b.n	80122ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80122d2:	f001 fd41 	bl	8013d58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80122d6:	4b39      	ldr	r3, [pc, #228]	@ (80123bc <xTaskResumeAll+0x118>)
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	3b01      	subs	r3, #1
 80122dc:	4a37      	ldr	r2, [pc, #220]	@ (80123bc <xTaskResumeAll+0x118>)
 80122de:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80122e0:	4b36      	ldr	r3, [pc, #216]	@ (80123bc <xTaskResumeAll+0x118>)
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d162      	bne.n	80123ae <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80122e8:	4b35      	ldr	r3, [pc, #212]	@ (80123c0 <xTaskResumeAll+0x11c>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d05e      	beq.n	80123ae <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80122f0:	e02f      	b.n	8012352 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80122f2:	4b34      	ldr	r3, [pc, #208]	@ (80123c4 <xTaskResumeAll+0x120>)
 80122f4:	68db      	ldr	r3, [r3, #12]
 80122f6:	68db      	ldr	r3, [r3, #12]
 80122f8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	3318      	adds	r3, #24
 80122fe:	4618      	mov	r0, r3
 8012300:	f7fe fb74 	bl	80109ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	3304      	adds	r3, #4
 8012308:	4618      	mov	r0, r3
 801230a:	f7fe fb6f 	bl	80109ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801230e:	68fb      	ldr	r3, [r7, #12]
 8012310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012312:	4b2d      	ldr	r3, [pc, #180]	@ (80123c8 <xTaskResumeAll+0x124>)
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	429a      	cmp	r2, r3
 8012318:	d903      	bls.n	8012322 <xTaskResumeAll+0x7e>
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801231e:	4a2a      	ldr	r2, [pc, #168]	@ (80123c8 <xTaskResumeAll+0x124>)
 8012320:	6013      	str	r3, [r2, #0]
 8012322:	68fb      	ldr	r3, [r7, #12]
 8012324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012326:	4613      	mov	r3, r2
 8012328:	009b      	lsls	r3, r3, #2
 801232a:	4413      	add	r3, r2
 801232c:	009b      	lsls	r3, r3, #2
 801232e:	4a27      	ldr	r2, [pc, #156]	@ (80123cc <xTaskResumeAll+0x128>)
 8012330:	441a      	add	r2, r3
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	3304      	adds	r3, #4
 8012336:	4619      	mov	r1, r3
 8012338:	4610      	mov	r0, r2
 801233a:	f7fe fafa 	bl	8010932 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801233e:	68fb      	ldr	r3, [r7, #12]
 8012340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012342:	4b23      	ldr	r3, [pc, #140]	@ (80123d0 <xTaskResumeAll+0x12c>)
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012348:	429a      	cmp	r2, r3
 801234a:	d302      	bcc.n	8012352 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801234c:	4b21      	ldr	r3, [pc, #132]	@ (80123d4 <xTaskResumeAll+0x130>)
 801234e:	2201      	movs	r2, #1
 8012350:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012352:	4b1c      	ldr	r3, [pc, #112]	@ (80123c4 <xTaskResumeAll+0x120>)
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	2b00      	cmp	r3, #0
 8012358:	d1cb      	bne.n	80122f2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	2b00      	cmp	r3, #0
 801235e:	d001      	beq.n	8012364 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012360:	f000 fc1a 	bl	8012b98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012364:	4b1c      	ldr	r3, [pc, #112]	@ (80123d8 <xTaskResumeAll+0x134>)
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	2b00      	cmp	r3, #0
 801236e:	d010      	beq.n	8012392 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012370:	f000 f858 	bl	8012424 <xTaskIncrementTick>
 8012374:	4603      	mov	r3, r0
 8012376:	2b00      	cmp	r3, #0
 8012378:	d002      	beq.n	8012380 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801237a:	4b16      	ldr	r3, [pc, #88]	@ (80123d4 <xTaskResumeAll+0x130>)
 801237c:	2201      	movs	r2, #1
 801237e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	3b01      	subs	r3, #1
 8012384:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	2b00      	cmp	r3, #0
 801238a:	d1f1      	bne.n	8012370 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 801238c:	4b12      	ldr	r3, [pc, #72]	@ (80123d8 <xTaskResumeAll+0x134>)
 801238e:	2200      	movs	r2, #0
 8012390:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012392:	4b10      	ldr	r3, [pc, #64]	@ (80123d4 <xTaskResumeAll+0x130>)
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	2b00      	cmp	r3, #0
 8012398:	d009      	beq.n	80123ae <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801239a:	2301      	movs	r3, #1
 801239c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801239e:	4b0f      	ldr	r3, [pc, #60]	@ (80123dc <xTaskResumeAll+0x138>)
 80123a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80123a4:	601a      	str	r2, [r3, #0]
 80123a6:	f3bf 8f4f 	dsb	sy
 80123aa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80123ae:	f001 fd05 	bl	8013dbc <vPortExitCritical>

	return xAlreadyYielded;
 80123b2:	68bb      	ldr	r3, [r7, #8]
}
 80123b4:	4618      	mov	r0, r3
 80123b6:	3710      	adds	r7, #16
 80123b8:	46bd      	mov	sp, r7
 80123ba:	bd80      	pop	{r7, pc}
 80123bc:	20007890 	.word	0x20007890
 80123c0:	20007868 	.word	0x20007868
 80123c4:	20007828 	.word	0x20007828
 80123c8:	20007870 	.word	0x20007870
 80123cc:	20007398 	.word	0x20007398
 80123d0:	20007394 	.word	0x20007394
 80123d4:	2000787c 	.word	0x2000787c
 80123d8:	20007878 	.word	0x20007878
 80123dc:	e000ed04 	.word	0xe000ed04

080123e0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80123e0:	b480      	push	{r7}
 80123e2:	b083      	sub	sp, #12
 80123e4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80123e6:	4b05      	ldr	r3, [pc, #20]	@ (80123fc <xTaskGetTickCount+0x1c>)
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80123ec:	687b      	ldr	r3, [r7, #4]
}
 80123ee:	4618      	mov	r0, r3
 80123f0:	370c      	adds	r7, #12
 80123f2:	46bd      	mov	sp, r7
 80123f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123f8:	4770      	bx	lr
 80123fa:	bf00      	nop
 80123fc:	2000786c 	.word	0x2000786c

08012400 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8012400:	b580      	push	{r7, lr}
 8012402:	b082      	sub	sp, #8
 8012404:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012406:	f001 fd87 	bl	8013f18 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801240a:	2300      	movs	r3, #0
 801240c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801240e:	4b04      	ldr	r3, [pc, #16]	@ (8012420 <xTaskGetTickCountFromISR+0x20>)
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012414:	683b      	ldr	r3, [r7, #0]
}
 8012416:	4618      	mov	r0, r3
 8012418:	3708      	adds	r7, #8
 801241a:	46bd      	mov	sp, r7
 801241c:	bd80      	pop	{r7, pc}
 801241e:	bf00      	nop
 8012420:	2000786c 	.word	0x2000786c

08012424 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012424:	b580      	push	{r7, lr}
 8012426:	b086      	sub	sp, #24
 8012428:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801242a:	2300      	movs	r3, #0
 801242c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801242e:	4b4f      	ldr	r3, [pc, #316]	@ (801256c <xTaskIncrementTick+0x148>)
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	2b00      	cmp	r3, #0
 8012434:	f040 8090 	bne.w	8012558 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012438:	4b4d      	ldr	r3, [pc, #308]	@ (8012570 <xTaskIncrementTick+0x14c>)
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	3301      	adds	r3, #1
 801243e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012440:	4a4b      	ldr	r2, [pc, #300]	@ (8012570 <xTaskIncrementTick+0x14c>)
 8012442:	693b      	ldr	r3, [r7, #16]
 8012444:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012446:	693b      	ldr	r3, [r7, #16]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d121      	bne.n	8012490 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801244c:	4b49      	ldr	r3, [pc, #292]	@ (8012574 <xTaskIncrementTick+0x150>)
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d00b      	beq.n	801246e <xTaskIncrementTick+0x4a>
	__asm volatile
 8012456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801245a:	f383 8811 	msr	BASEPRI, r3
 801245e:	f3bf 8f6f 	isb	sy
 8012462:	f3bf 8f4f 	dsb	sy
 8012466:	603b      	str	r3, [r7, #0]
}
 8012468:	bf00      	nop
 801246a:	bf00      	nop
 801246c:	e7fd      	b.n	801246a <xTaskIncrementTick+0x46>
 801246e:	4b41      	ldr	r3, [pc, #260]	@ (8012574 <xTaskIncrementTick+0x150>)
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	60fb      	str	r3, [r7, #12]
 8012474:	4b40      	ldr	r3, [pc, #256]	@ (8012578 <xTaskIncrementTick+0x154>)
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	4a3e      	ldr	r2, [pc, #248]	@ (8012574 <xTaskIncrementTick+0x150>)
 801247a:	6013      	str	r3, [r2, #0]
 801247c:	4a3e      	ldr	r2, [pc, #248]	@ (8012578 <xTaskIncrementTick+0x154>)
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	6013      	str	r3, [r2, #0]
 8012482:	4b3e      	ldr	r3, [pc, #248]	@ (801257c <xTaskIncrementTick+0x158>)
 8012484:	681b      	ldr	r3, [r3, #0]
 8012486:	3301      	adds	r3, #1
 8012488:	4a3c      	ldr	r2, [pc, #240]	@ (801257c <xTaskIncrementTick+0x158>)
 801248a:	6013      	str	r3, [r2, #0]
 801248c:	f000 fb84 	bl	8012b98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012490:	4b3b      	ldr	r3, [pc, #236]	@ (8012580 <xTaskIncrementTick+0x15c>)
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	693a      	ldr	r2, [r7, #16]
 8012496:	429a      	cmp	r2, r3
 8012498:	d349      	bcc.n	801252e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801249a:	4b36      	ldr	r3, [pc, #216]	@ (8012574 <xTaskIncrementTick+0x150>)
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d104      	bne.n	80124ae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80124a4:	4b36      	ldr	r3, [pc, #216]	@ (8012580 <xTaskIncrementTick+0x15c>)
 80124a6:	f04f 32ff 	mov.w	r2, #4294967295
 80124aa:	601a      	str	r2, [r3, #0]
					break;
 80124ac:	e03f      	b.n	801252e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80124ae:	4b31      	ldr	r3, [pc, #196]	@ (8012574 <xTaskIncrementTick+0x150>)
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	68db      	ldr	r3, [r3, #12]
 80124b4:	68db      	ldr	r3, [r3, #12]
 80124b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80124b8:	68bb      	ldr	r3, [r7, #8]
 80124ba:	685b      	ldr	r3, [r3, #4]
 80124bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80124be:	693a      	ldr	r2, [r7, #16]
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	429a      	cmp	r2, r3
 80124c4:	d203      	bcs.n	80124ce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80124c6:	4a2e      	ldr	r2, [pc, #184]	@ (8012580 <xTaskIncrementTick+0x15c>)
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80124cc:	e02f      	b.n	801252e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80124ce:	68bb      	ldr	r3, [r7, #8]
 80124d0:	3304      	adds	r3, #4
 80124d2:	4618      	mov	r0, r3
 80124d4:	f7fe fa8a 	bl	80109ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80124d8:	68bb      	ldr	r3, [r7, #8]
 80124da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d004      	beq.n	80124ea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80124e0:	68bb      	ldr	r3, [r7, #8]
 80124e2:	3318      	adds	r3, #24
 80124e4:	4618      	mov	r0, r3
 80124e6:	f7fe fa81 	bl	80109ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80124ea:	68bb      	ldr	r3, [r7, #8]
 80124ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124ee:	4b25      	ldr	r3, [pc, #148]	@ (8012584 <xTaskIncrementTick+0x160>)
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	429a      	cmp	r2, r3
 80124f4:	d903      	bls.n	80124fe <xTaskIncrementTick+0xda>
 80124f6:	68bb      	ldr	r3, [r7, #8]
 80124f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124fa:	4a22      	ldr	r2, [pc, #136]	@ (8012584 <xTaskIncrementTick+0x160>)
 80124fc:	6013      	str	r3, [r2, #0]
 80124fe:	68bb      	ldr	r3, [r7, #8]
 8012500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012502:	4613      	mov	r3, r2
 8012504:	009b      	lsls	r3, r3, #2
 8012506:	4413      	add	r3, r2
 8012508:	009b      	lsls	r3, r3, #2
 801250a:	4a1f      	ldr	r2, [pc, #124]	@ (8012588 <xTaskIncrementTick+0x164>)
 801250c:	441a      	add	r2, r3
 801250e:	68bb      	ldr	r3, [r7, #8]
 8012510:	3304      	adds	r3, #4
 8012512:	4619      	mov	r1, r3
 8012514:	4610      	mov	r0, r2
 8012516:	f7fe fa0c 	bl	8010932 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801251a:	68bb      	ldr	r3, [r7, #8]
 801251c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801251e:	4b1b      	ldr	r3, [pc, #108]	@ (801258c <xTaskIncrementTick+0x168>)
 8012520:	681b      	ldr	r3, [r3, #0]
 8012522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012524:	429a      	cmp	r2, r3
 8012526:	d3b8      	bcc.n	801249a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8012528:	2301      	movs	r3, #1
 801252a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801252c:	e7b5      	b.n	801249a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801252e:	4b17      	ldr	r3, [pc, #92]	@ (801258c <xTaskIncrementTick+0x168>)
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012534:	4914      	ldr	r1, [pc, #80]	@ (8012588 <xTaskIncrementTick+0x164>)
 8012536:	4613      	mov	r3, r2
 8012538:	009b      	lsls	r3, r3, #2
 801253a:	4413      	add	r3, r2
 801253c:	009b      	lsls	r3, r3, #2
 801253e:	440b      	add	r3, r1
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	2b01      	cmp	r3, #1
 8012544:	d901      	bls.n	801254a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8012546:	2301      	movs	r3, #1
 8012548:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801254a:	4b11      	ldr	r3, [pc, #68]	@ (8012590 <xTaskIncrementTick+0x16c>)
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d007      	beq.n	8012562 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8012552:	2301      	movs	r3, #1
 8012554:	617b      	str	r3, [r7, #20]
 8012556:	e004      	b.n	8012562 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012558:	4b0e      	ldr	r3, [pc, #56]	@ (8012594 <xTaskIncrementTick+0x170>)
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	3301      	adds	r3, #1
 801255e:	4a0d      	ldr	r2, [pc, #52]	@ (8012594 <xTaskIncrementTick+0x170>)
 8012560:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012562:	697b      	ldr	r3, [r7, #20]
}
 8012564:	4618      	mov	r0, r3
 8012566:	3718      	adds	r7, #24
 8012568:	46bd      	mov	sp, r7
 801256a:	bd80      	pop	{r7, pc}
 801256c:	20007890 	.word	0x20007890
 8012570:	2000786c 	.word	0x2000786c
 8012574:	20007820 	.word	0x20007820
 8012578:	20007824 	.word	0x20007824
 801257c:	20007880 	.word	0x20007880
 8012580:	20007888 	.word	0x20007888
 8012584:	20007870 	.word	0x20007870
 8012588:	20007398 	.word	0x20007398
 801258c:	20007394 	.word	0x20007394
 8012590:	2000787c 	.word	0x2000787c
 8012594:	20007878 	.word	0x20007878

08012598 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012598:	b480      	push	{r7}
 801259a:	b085      	sub	sp, #20
 801259c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801259e:	4b2b      	ldr	r3, [pc, #172]	@ (801264c <vTaskSwitchContext+0xb4>)
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	d003      	beq.n	80125ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80125a6:	4b2a      	ldr	r3, [pc, #168]	@ (8012650 <vTaskSwitchContext+0xb8>)
 80125a8:	2201      	movs	r2, #1
 80125aa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80125ac:	e047      	b.n	801263e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80125ae:	4b28      	ldr	r3, [pc, #160]	@ (8012650 <vTaskSwitchContext+0xb8>)
 80125b0:	2200      	movs	r2, #0
 80125b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80125b4:	4b27      	ldr	r3, [pc, #156]	@ (8012654 <vTaskSwitchContext+0xbc>)
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	60fb      	str	r3, [r7, #12]
 80125ba:	e011      	b.n	80125e0 <vTaskSwitchContext+0x48>
 80125bc:	68fb      	ldr	r3, [r7, #12]
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d10b      	bne.n	80125da <vTaskSwitchContext+0x42>
	__asm volatile
 80125c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125c6:	f383 8811 	msr	BASEPRI, r3
 80125ca:	f3bf 8f6f 	isb	sy
 80125ce:	f3bf 8f4f 	dsb	sy
 80125d2:	607b      	str	r3, [r7, #4]
}
 80125d4:	bf00      	nop
 80125d6:	bf00      	nop
 80125d8:	e7fd      	b.n	80125d6 <vTaskSwitchContext+0x3e>
 80125da:	68fb      	ldr	r3, [r7, #12]
 80125dc:	3b01      	subs	r3, #1
 80125de:	60fb      	str	r3, [r7, #12]
 80125e0:	491d      	ldr	r1, [pc, #116]	@ (8012658 <vTaskSwitchContext+0xc0>)
 80125e2:	68fa      	ldr	r2, [r7, #12]
 80125e4:	4613      	mov	r3, r2
 80125e6:	009b      	lsls	r3, r3, #2
 80125e8:	4413      	add	r3, r2
 80125ea:	009b      	lsls	r3, r3, #2
 80125ec:	440b      	add	r3, r1
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d0e3      	beq.n	80125bc <vTaskSwitchContext+0x24>
 80125f4:	68fa      	ldr	r2, [r7, #12]
 80125f6:	4613      	mov	r3, r2
 80125f8:	009b      	lsls	r3, r3, #2
 80125fa:	4413      	add	r3, r2
 80125fc:	009b      	lsls	r3, r3, #2
 80125fe:	4a16      	ldr	r2, [pc, #88]	@ (8012658 <vTaskSwitchContext+0xc0>)
 8012600:	4413      	add	r3, r2
 8012602:	60bb      	str	r3, [r7, #8]
 8012604:	68bb      	ldr	r3, [r7, #8]
 8012606:	685b      	ldr	r3, [r3, #4]
 8012608:	685a      	ldr	r2, [r3, #4]
 801260a:	68bb      	ldr	r3, [r7, #8]
 801260c:	605a      	str	r2, [r3, #4]
 801260e:	68bb      	ldr	r3, [r7, #8]
 8012610:	685a      	ldr	r2, [r3, #4]
 8012612:	68bb      	ldr	r3, [r7, #8]
 8012614:	3308      	adds	r3, #8
 8012616:	429a      	cmp	r2, r3
 8012618:	d104      	bne.n	8012624 <vTaskSwitchContext+0x8c>
 801261a:	68bb      	ldr	r3, [r7, #8]
 801261c:	685b      	ldr	r3, [r3, #4]
 801261e:	685a      	ldr	r2, [r3, #4]
 8012620:	68bb      	ldr	r3, [r7, #8]
 8012622:	605a      	str	r2, [r3, #4]
 8012624:	68bb      	ldr	r3, [r7, #8]
 8012626:	685b      	ldr	r3, [r3, #4]
 8012628:	68db      	ldr	r3, [r3, #12]
 801262a:	4a0c      	ldr	r2, [pc, #48]	@ (801265c <vTaskSwitchContext+0xc4>)
 801262c:	6013      	str	r3, [r2, #0]
 801262e:	4a09      	ldr	r2, [pc, #36]	@ (8012654 <vTaskSwitchContext+0xbc>)
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012634:	4b09      	ldr	r3, [pc, #36]	@ (801265c <vTaskSwitchContext+0xc4>)
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	3354      	adds	r3, #84	@ 0x54
 801263a:	4a09      	ldr	r2, [pc, #36]	@ (8012660 <vTaskSwitchContext+0xc8>)
 801263c:	6013      	str	r3, [r2, #0]
}
 801263e:	bf00      	nop
 8012640:	3714      	adds	r7, #20
 8012642:	46bd      	mov	sp, r7
 8012644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012648:	4770      	bx	lr
 801264a:	bf00      	nop
 801264c:	20007890 	.word	0x20007890
 8012650:	2000787c 	.word	0x2000787c
 8012654:	20007870 	.word	0x20007870
 8012658:	20007398 	.word	0x20007398
 801265c:	20007394 	.word	0x20007394
 8012660:	20000044 	.word	0x20000044

08012664 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012664:	b580      	push	{r7, lr}
 8012666:	b084      	sub	sp, #16
 8012668:	af00      	add	r7, sp, #0
 801266a:	6078      	str	r0, [r7, #4]
 801266c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d10b      	bne.n	801268c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8012674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012678:	f383 8811 	msr	BASEPRI, r3
 801267c:	f3bf 8f6f 	isb	sy
 8012680:	f3bf 8f4f 	dsb	sy
 8012684:	60fb      	str	r3, [r7, #12]
}
 8012686:	bf00      	nop
 8012688:	bf00      	nop
 801268a:	e7fd      	b.n	8012688 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801268c:	4b07      	ldr	r3, [pc, #28]	@ (80126ac <vTaskPlaceOnEventList+0x48>)
 801268e:	681b      	ldr	r3, [r3, #0]
 8012690:	3318      	adds	r3, #24
 8012692:	4619      	mov	r1, r3
 8012694:	6878      	ldr	r0, [r7, #4]
 8012696:	f7fe f970 	bl	801097a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801269a:	2101      	movs	r1, #1
 801269c:	6838      	ldr	r0, [r7, #0]
 801269e:	f000 fe59 	bl	8013354 <prvAddCurrentTaskToDelayedList>
}
 80126a2:	bf00      	nop
 80126a4:	3710      	adds	r7, #16
 80126a6:	46bd      	mov	sp, r7
 80126a8:	bd80      	pop	{r7, pc}
 80126aa:	bf00      	nop
 80126ac:	20007394 	.word	0x20007394

080126b0 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 80126b0:	b580      	push	{r7, lr}
 80126b2:	b086      	sub	sp, #24
 80126b4:	af00      	add	r7, sp, #0
 80126b6:	60f8      	str	r0, [r7, #12]
 80126b8:	60b9      	str	r1, [r7, #8]
 80126ba:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 80126bc:	68fb      	ldr	r3, [r7, #12]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d10b      	bne.n	80126da <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 80126c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126c6:	f383 8811 	msr	BASEPRI, r3
 80126ca:	f3bf 8f6f 	isb	sy
 80126ce:	f3bf 8f4f 	dsb	sy
 80126d2:	617b      	str	r3, [r7, #20]
}
 80126d4:	bf00      	nop
 80126d6:	bf00      	nop
 80126d8:	e7fd      	b.n	80126d6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80126da:	4b12      	ldr	r3, [pc, #72]	@ (8012724 <vTaskPlaceOnUnorderedEventList+0x74>)
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d10b      	bne.n	80126fa <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 80126e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126e6:	f383 8811 	msr	BASEPRI, r3
 80126ea:	f3bf 8f6f 	isb	sy
 80126ee:	f3bf 8f4f 	dsb	sy
 80126f2:	613b      	str	r3, [r7, #16]
}
 80126f4:	bf00      	nop
 80126f6:	bf00      	nop
 80126f8:	e7fd      	b.n	80126f6 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80126fa:	4b0b      	ldr	r3, [pc, #44]	@ (8012728 <vTaskPlaceOnUnorderedEventList+0x78>)
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	68ba      	ldr	r2, [r7, #8]
 8012700:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8012704:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012706:	4b08      	ldr	r3, [pc, #32]	@ (8012728 <vTaskPlaceOnUnorderedEventList+0x78>)
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	3318      	adds	r3, #24
 801270c:	4619      	mov	r1, r3
 801270e:	68f8      	ldr	r0, [r7, #12]
 8012710:	f7fe f90f 	bl	8010932 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012714:	2101      	movs	r1, #1
 8012716:	6878      	ldr	r0, [r7, #4]
 8012718:	f000 fe1c 	bl	8013354 <prvAddCurrentTaskToDelayedList>
}
 801271c:	bf00      	nop
 801271e:	3718      	adds	r7, #24
 8012720:	46bd      	mov	sp, r7
 8012722:	bd80      	pop	{r7, pc}
 8012724:	20007890 	.word	0x20007890
 8012728:	20007394 	.word	0x20007394

0801272c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801272c:	b580      	push	{r7, lr}
 801272e:	b086      	sub	sp, #24
 8012730:	af00      	add	r7, sp, #0
 8012732:	60f8      	str	r0, [r7, #12]
 8012734:	60b9      	str	r1, [r7, #8]
 8012736:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d10b      	bne.n	8012756 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801273e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012742:	f383 8811 	msr	BASEPRI, r3
 8012746:	f3bf 8f6f 	isb	sy
 801274a:	f3bf 8f4f 	dsb	sy
 801274e:	617b      	str	r3, [r7, #20]
}
 8012750:	bf00      	nop
 8012752:	bf00      	nop
 8012754:	e7fd      	b.n	8012752 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012756:	4b0a      	ldr	r3, [pc, #40]	@ (8012780 <vTaskPlaceOnEventListRestricted+0x54>)
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	3318      	adds	r3, #24
 801275c:	4619      	mov	r1, r3
 801275e:	68f8      	ldr	r0, [r7, #12]
 8012760:	f7fe f8e7 	bl	8010932 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	2b00      	cmp	r3, #0
 8012768:	d002      	beq.n	8012770 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801276a:	f04f 33ff 	mov.w	r3, #4294967295
 801276e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8012770:	6879      	ldr	r1, [r7, #4]
 8012772:	68b8      	ldr	r0, [r7, #8]
 8012774:	f000 fdee 	bl	8013354 <prvAddCurrentTaskToDelayedList>
	}
 8012778:	bf00      	nop
 801277a:	3718      	adds	r7, #24
 801277c:	46bd      	mov	sp, r7
 801277e:	bd80      	pop	{r7, pc}
 8012780:	20007394 	.word	0x20007394

08012784 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012784:	b580      	push	{r7, lr}
 8012786:	b086      	sub	sp, #24
 8012788:	af00      	add	r7, sp, #0
 801278a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	68db      	ldr	r3, [r3, #12]
 8012790:	68db      	ldr	r3, [r3, #12]
 8012792:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012794:	693b      	ldr	r3, [r7, #16]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d10b      	bne.n	80127b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801279a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801279e:	f383 8811 	msr	BASEPRI, r3
 80127a2:	f3bf 8f6f 	isb	sy
 80127a6:	f3bf 8f4f 	dsb	sy
 80127aa:	60fb      	str	r3, [r7, #12]
}
 80127ac:	bf00      	nop
 80127ae:	bf00      	nop
 80127b0:	e7fd      	b.n	80127ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80127b2:	693b      	ldr	r3, [r7, #16]
 80127b4:	3318      	adds	r3, #24
 80127b6:	4618      	mov	r0, r3
 80127b8:	f7fe f918 	bl	80109ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80127bc:	4b1d      	ldr	r3, [pc, #116]	@ (8012834 <xTaskRemoveFromEventList+0xb0>)
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	2b00      	cmp	r3, #0
 80127c2:	d11d      	bne.n	8012800 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80127c4:	693b      	ldr	r3, [r7, #16]
 80127c6:	3304      	adds	r3, #4
 80127c8:	4618      	mov	r0, r3
 80127ca:	f7fe f90f 	bl	80109ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80127ce:	693b      	ldr	r3, [r7, #16]
 80127d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127d2:	4b19      	ldr	r3, [pc, #100]	@ (8012838 <xTaskRemoveFromEventList+0xb4>)
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	429a      	cmp	r2, r3
 80127d8:	d903      	bls.n	80127e2 <xTaskRemoveFromEventList+0x5e>
 80127da:	693b      	ldr	r3, [r7, #16]
 80127dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127de:	4a16      	ldr	r2, [pc, #88]	@ (8012838 <xTaskRemoveFromEventList+0xb4>)
 80127e0:	6013      	str	r3, [r2, #0]
 80127e2:	693b      	ldr	r3, [r7, #16]
 80127e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127e6:	4613      	mov	r3, r2
 80127e8:	009b      	lsls	r3, r3, #2
 80127ea:	4413      	add	r3, r2
 80127ec:	009b      	lsls	r3, r3, #2
 80127ee:	4a13      	ldr	r2, [pc, #76]	@ (801283c <xTaskRemoveFromEventList+0xb8>)
 80127f0:	441a      	add	r2, r3
 80127f2:	693b      	ldr	r3, [r7, #16]
 80127f4:	3304      	adds	r3, #4
 80127f6:	4619      	mov	r1, r3
 80127f8:	4610      	mov	r0, r2
 80127fa:	f7fe f89a 	bl	8010932 <vListInsertEnd>
 80127fe:	e005      	b.n	801280c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8012800:	693b      	ldr	r3, [r7, #16]
 8012802:	3318      	adds	r3, #24
 8012804:	4619      	mov	r1, r3
 8012806:	480e      	ldr	r0, [pc, #56]	@ (8012840 <xTaskRemoveFromEventList+0xbc>)
 8012808:	f7fe f893 	bl	8010932 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801280c:	693b      	ldr	r3, [r7, #16]
 801280e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012810:	4b0c      	ldr	r3, [pc, #48]	@ (8012844 <xTaskRemoveFromEventList+0xc0>)
 8012812:	681b      	ldr	r3, [r3, #0]
 8012814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012816:	429a      	cmp	r2, r3
 8012818:	d905      	bls.n	8012826 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801281a:	2301      	movs	r3, #1
 801281c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801281e:	4b0a      	ldr	r3, [pc, #40]	@ (8012848 <xTaskRemoveFromEventList+0xc4>)
 8012820:	2201      	movs	r2, #1
 8012822:	601a      	str	r2, [r3, #0]
 8012824:	e001      	b.n	801282a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8012826:	2300      	movs	r3, #0
 8012828:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801282a:	697b      	ldr	r3, [r7, #20]
}
 801282c:	4618      	mov	r0, r3
 801282e:	3718      	adds	r7, #24
 8012830:	46bd      	mov	sp, r7
 8012832:	bd80      	pop	{r7, pc}
 8012834:	20007890 	.word	0x20007890
 8012838:	20007870 	.word	0x20007870
 801283c:	20007398 	.word	0x20007398
 8012840:	20007828 	.word	0x20007828
 8012844:	20007394 	.word	0x20007394
 8012848:	2000787c 	.word	0x2000787c

0801284c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 801284c:	b580      	push	{r7, lr}
 801284e:	b086      	sub	sp, #24
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
 8012854:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8012856:	4b2a      	ldr	r3, [pc, #168]	@ (8012900 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	2b00      	cmp	r3, #0
 801285c:	d10b      	bne.n	8012876 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 801285e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012862:	f383 8811 	msr	BASEPRI, r3
 8012866:	f3bf 8f6f 	isb	sy
 801286a:	f3bf 8f4f 	dsb	sy
 801286e:	613b      	str	r3, [r7, #16]
}
 8012870:	bf00      	nop
 8012872:	bf00      	nop
 8012874:	e7fd      	b.n	8012872 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8012876:	683b      	ldr	r3, [r7, #0]
 8012878:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	68db      	ldr	r3, [r3, #12]
 8012884:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8012886:	697b      	ldr	r3, [r7, #20]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d10b      	bne.n	80128a4 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 801288c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012890:	f383 8811 	msr	BASEPRI, r3
 8012894:	f3bf 8f6f 	isb	sy
 8012898:	f3bf 8f4f 	dsb	sy
 801289c:	60fb      	str	r3, [r7, #12]
}
 801289e:	bf00      	nop
 80128a0:	bf00      	nop
 80128a2:	e7fd      	b.n	80128a0 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80128a4:	6878      	ldr	r0, [r7, #4]
 80128a6:	f7fe f8a1 	bl	80109ec <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80128aa:	697b      	ldr	r3, [r7, #20]
 80128ac:	3304      	adds	r3, #4
 80128ae:	4618      	mov	r0, r3
 80128b0:	f7fe f89c 	bl	80109ec <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80128b4:	697b      	ldr	r3, [r7, #20]
 80128b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128b8:	4b12      	ldr	r3, [pc, #72]	@ (8012904 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	429a      	cmp	r2, r3
 80128be:	d903      	bls.n	80128c8 <vTaskRemoveFromUnorderedEventList+0x7c>
 80128c0:	697b      	ldr	r3, [r7, #20]
 80128c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128c4:	4a0f      	ldr	r2, [pc, #60]	@ (8012904 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80128c6:	6013      	str	r3, [r2, #0]
 80128c8:	697b      	ldr	r3, [r7, #20]
 80128ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128cc:	4613      	mov	r3, r2
 80128ce:	009b      	lsls	r3, r3, #2
 80128d0:	4413      	add	r3, r2
 80128d2:	009b      	lsls	r3, r3, #2
 80128d4:	4a0c      	ldr	r2, [pc, #48]	@ (8012908 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80128d6:	441a      	add	r2, r3
 80128d8:	697b      	ldr	r3, [r7, #20]
 80128da:	3304      	adds	r3, #4
 80128dc:	4619      	mov	r1, r3
 80128de:	4610      	mov	r0, r2
 80128e0:	f7fe f827 	bl	8010932 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80128e4:	697b      	ldr	r3, [r7, #20]
 80128e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80128e8:	4b08      	ldr	r3, [pc, #32]	@ (801290c <vTaskRemoveFromUnorderedEventList+0xc0>)
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128ee:	429a      	cmp	r2, r3
 80128f0:	d902      	bls.n	80128f8 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80128f2:	4b07      	ldr	r3, [pc, #28]	@ (8012910 <vTaskRemoveFromUnorderedEventList+0xc4>)
 80128f4:	2201      	movs	r2, #1
 80128f6:	601a      	str	r2, [r3, #0]
	}
}
 80128f8:	bf00      	nop
 80128fa:	3718      	adds	r7, #24
 80128fc:	46bd      	mov	sp, r7
 80128fe:	bd80      	pop	{r7, pc}
 8012900:	20007890 	.word	0x20007890
 8012904:	20007870 	.word	0x20007870
 8012908:	20007398 	.word	0x20007398
 801290c:	20007394 	.word	0x20007394
 8012910:	2000787c 	.word	0x2000787c

08012914 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8012914:	b480      	push	{r7}
 8012916:	b083      	sub	sp, #12
 8012918:	af00      	add	r7, sp, #0
 801291a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801291c:	4b06      	ldr	r3, [pc, #24]	@ (8012938 <vTaskInternalSetTimeOutState+0x24>)
 801291e:	681a      	ldr	r2, [r3, #0]
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012924:	4b05      	ldr	r3, [pc, #20]	@ (801293c <vTaskInternalSetTimeOutState+0x28>)
 8012926:	681a      	ldr	r2, [r3, #0]
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	605a      	str	r2, [r3, #4]
}
 801292c:	bf00      	nop
 801292e:	370c      	adds	r7, #12
 8012930:	46bd      	mov	sp, r7
 8012932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012936:	4770      	bx	lr
 8012938:	20007880 	.word	0x20007880
 801293c:	2000786c 	.word	0x2000786c

08012940 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012940:	b580      	push	{r7, lr}
 8012942:	b088      	sub	sp, #32
 8012944:	af00      	add	r7, sp, #0
 8012946:	6078      	str	r0, [r7, #4]
 8012948:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	2b00      	cmp	r3, #0
 801294e:	d10b      	bne.n	8012968 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8012950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012954:	f383 8811 	msr	BASEPRI, r3
 8012958:	f3bf 8f6f 	isb	sy
 801295c:	f3bf 8f4f 	dsb	sy
 8012960:	613b      	str	r3, [r7, #16]
}
 8012962:	bf00      	nop
 8012964:	bf00      	nop
 8012966:	e7fd      	b.n	8012964 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012968:	683b      	ldr	r3, [r7, #0]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d10b      	bne.n	8012986 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801296e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012972:	f383 8811 	msr	BASEPRI, r3
 8012976:	f3bf 8f6f 	isb	sy
 801297a:	f3bf 8f4f 	dsb	sy
 801297e:	60fb      	str	r3, [r7, #12]
}
 8012980:	bf00      	nop
 8012982:	bf00      	nop
 8012984:	e7fd      	b.n	8012982 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012986:	f001 f9e7 	bl	8013d58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801298a:	4b1d      	ldr	r3, [pc, #116]	@ (8012a00 <xTaskCheckForTimeOut+0xc0>)
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	685b      	ldr	r3, [r3, #4]
 8012994:	69ba      	ldr	r2, [r7, #24]
 8012996:	1ad3      	subs	r3, r2, r3
 8012998:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801299a:	683b      	ldr	r3, [r7, #0]
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80129a2:	d102      	bne.n	80129aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80129a4:	2300      	movs	r3, #0
 80129a6:	61fb      	str	r3, [r7, #28]
 80129a8:	e023      	b.n	80129f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	681a      	ldr	r2, [r3, #0]
 80129ae:	4b15      	ldr	r3, [pc, #84]	@ (8012a04 <xTaskCheckForTimeOut+0xc4>)
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	429a      	cmp	r2, r3
 80129b4:	d007      	beq.n	80129c6 <xTaskCheckForTimeOut+0x86>
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	685b      	ldr	r3, [r3, #4]
 80129ba:	69ba      	ldr	r2, [r7, #24]
 80129bc:	429a      	cmp	r2, r3
 80129be:	d302      	bcc.n	80129c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80129c0:	2301      	movs	r3, #1
 80129c2:	61fb      	str	r3, [r7, #28]
 80129c4:	e015      	b.n	80129f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80129c6:	683b      	ldr	r3, [r7, #0]
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	697a      	ldr	r2, [r7, #20]
 80129cc:	429a      	cmp	r2, r3
 80129ce:	d20b      	bcs.n	80129e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80129d0:	683b      	ldr	r3, [r7, #0]
 80129d2:	681a      	ldr	r2, [r3, #0]
 80129d4:	697b      	ldr	r3, [r7, #20]
 80129d6:	1ad2      	subs	r2, r2, r3
 80129d8:	683b      	ldr	r3, [r7, #0]
 80129da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80129dc:	6878      	ldr	r0, [r7, #4]
 80129de:	f7ff ff99 	bl	8012914 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80129e2:	2300      	movs	r3, #0
 80129e4:	61fb      	str	r3, [r7, #28]
 80129e6:	e004      	b.n	80129f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80129e8:	683b      	ldr	r3, [r7, #0]
 80129ea:	2200      	movs	r2, #0
 80129ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80129ee:	2301      	movs	r3, #1
 80129f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80129f2:	f001 f9e3 	bl	8013dbc <vPortExitCritical>

	return xReturn;
 80129f6:	69fb      	ldr	r3, [r7, #28]
}
 80129f8:	4618      	mov	r0, r3
 80129fa:	3720      	adds	r7, #32
 80129fc:	46bd      	mov	sp, r7
 80129fe:	bd80      	pop	{r7, pc}
 8012a00:	2000786c 	.word	0x2000786c
 8012a04:	20007880 	.word	0x20007880

08012a08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012a08:	b480      	push	{r7}
 8012a0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012a0c:	4b03      	ldr	r3, [pc, #12]	@ (8012a1c <vTaskMissedYield+0x14>)
 8012a0e:	2201      	movs	r2, #1
 8012a10:	601a      	str	r2, [r3, #0]
}
 8012a12:	bf00      	nop
 8012a14:	46bd      	mov	sp, r7
 8012a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1a:	4770      	bx	lr
 8012a1c:	2000787c 	.word	0x2000787c

08012a20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b082      	sub	sp, #8
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012a28:	f000 f852 	bl	8012ad0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012a2c:	4b06      	ldr	r3, [pc, #24]	@ (8012a48 <prvIdleTask+0x28>)
 8012a2e:	681b      	ldr	r3, [r3, #0]
 8012a30:	2b01      	cmp	r3, #1
 8012a32:	d9f9      	bls.n	8012a28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012a34:	4b05      	ldr	r3, [pc, #20]	@ (8012a4c <prvIdleTask+0x2c>)
 8012a36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a3a:	601a      	str	r2, [r3, #0]
 8012a3c:	f3bf 8f4f 	dsb	sy
 8012a40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012a44:	e7f0      	b.n	8012a28 <prvIdleTask+0x8>
 8012a46:	bf00      	nop
 8012a48:	20007398 	.word	0x20007398
 8012a4c:	e000ed04 	.word	0xe000ed04

08012a50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012a50:	b580      	push	{r7, lr}
 8012a52:	b082      	sub	sp, #8
 8012a54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012a56:	2300      	movs	r3, #0
 8012a58:	607b      	str	r3, [r7, #4]
 8012a5a:	e00c      	b.n	8012a76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012a5c:	687a      	ldr	r2, [r7, #4]
 8012a5e:	4613      	mov	r3, r2
 8012a60:	009b      	lsls	r3, r3, #2
 8012a62:	4413      	add	r3, r2
 8012a64:	009b      	lsls	r3, r3, #2
 8012a66:	4a12      	ldr	r2, [pc, #72]	@ (8012ab0 <prvInitialiseTaskLists+0x60>)
 8012a68:	4413      	add	r3, r2
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	f7fd ff34 	bl	80108d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	3301      	adds	r3, #1
 8012a74:	607b      	str	r3, [r7, #4]
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	2b37      	cmp	r3, #55	@ 0x37
 8012a7a:	d9ef      	bls.n	8012a5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012a7c:	480d      	ldr	r0, [pc, #52]	@ (8012ab4 <prvInitialiseTaskLists+0x64>)
 8012a7e:	f7fd ff2b 	bl	80108d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012a82:	480d      	ldr	r0, [pc, #52]	@ (8012ab8 <prvInitialiseTaskLists+0x68>)
 8012a84:	f7fd ff28 	bl	80108d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012a88:	480c      	ldr	r0, [pc, #48]	@ (8012abc <prvInitialiseTaskLists+0x6c>)
 8012a8a:	f7fd ff25 	bl	80108d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012a8e:	480c      	ldr	r0, [pc, #48]	@ (8012ac0 <prvInitialiseTaskLists+0x70>)
 8012a90:	f7fd ff22 	bl	80108d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012a94:	480b      	ldr	r0, [pc, #44]	@ (8012ac4 <prvInitialiseTaskLists+0x74>)
 8012a96:	f7fd ff1f 	bl	80108d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8012ac8 <prvInitialiseTaskLists+0x78>)
 8012a9c:	4a05      	ldr	r2, [pc, #20]	@ (8012ab4 <prvInitialiseTaskLists+0x64>)
 8012a9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8012acc <prvInitialiseTaskLists+0x7c>)
 8012aa2:	4a05      	ldr	r2, [pc, #20]	@ (8012ab8 <prvInitialiseTaskLists+0x68>)
 8012aa4:	601a      	str	r2, [r3, #0]
}
 8012aa6:	bf00      	nop
 8012aa8:	3708      	adds	r7, #8
 8012aaa:	46bd      	mov	sp, r7
 8012aac:	bd80      	pop	{r7, pc}
 8012aae:	bf00      	nop
 8012ab0:	20007398 	.word	0x20007398
 8012ab4:	200077f8 	.word	0x200077f8
 8012ab8:	2000780c 	.word	0x2000780c
 8012abc:	20007828 	.word	0x20007828
 8012ac0:	2000783c 	.word	0x2000783c
 8012ac4:	20007854 	.word	0x20007854
 8012ac8:	20007820 	.word	0x20007820
 8012acc:	20007824 	.word	0x20007824

08012ad0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012ad0:	b580      	push	{r7, lr}
 8012ad2:	b082      	sub	sp, #8
 8012ad4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012ad6:	e019      	b.n	8012b0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012ad8:	f001 f93e 	bl	8013d58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012adc:	4b10      	ldr	r3, [pc, #64]	@ (8012b20 <prvCheckTasksWaitingTermination+0x50>)
 8012ade:	68db      	ldr	r3, [r3, #12]
 8012ae0:	68db      	ldr	r3, [r3, #12]
 8012ae2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	3304      	adds	r3, #4
 8012ae8:	4618      	mov	r0, r3
 8012aea:	f7fd ff7f 	bl	80109ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012aee:	4b0d      	ldr	r3, [pc, #52]	@ (8012b24 <prvCheckTasksWaitingTermination+0x54>)
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	3b01      	subs	r3, #1
 8012af4:	4a0b      	ldr	r2, [pc, #44]	@ (8012b24 <prvCheckTasksWaitingTermination+0x54>)
 8012af6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012af8:	4b0b      	ldr	r3, [pc, #44]	@ (8012b28 <prvCheckTasksWaitingTermination+0x58>)
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	3b01      	subs	r3, #1
 8012afe:	4a0a      	ldr	r2, [pc, #40]	@ (8012b28 <prvCheckTasksWaitingTermination+0x58>)
 8012b00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012b02:	f001 f95b 	bl	8013dbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012b06:	6878      	ldr	r0, [r7, #4]
 8012b08:	f000 f810 	bl	8012b2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012b0c:	4b06      	ldr	r3, [pc, #24]	@ (8012b28 <prvCheckTasksWaitingTermination+0x58>)
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d1e1      	bne.n	8012ad8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012b14:	bf00      	nop
 8012b16:	bf00      	nop
 8012b18:	3708      	adds	r7, #8
 8012b1a:	46bd      	mov	sp, r7
 8012b1c:	bd80      	pop	{r7, pc}
 8012b1e:	bf00      	nop
 8012b20:	2000783c 	.word	0x2000783c
 8012b24:	20007868 	.word	0x20007868
 8012b28:	20007850 	.word	0x20007850

08012b2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012b2c:	b580      	push	{r7, lr}
 8012b2e:	b084      	sub	sp, #16
 8012b30:	af00      	add	r7, sp, #0
 8012b32:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	3354      	adds	r3, #84	@ 0x54
 8012b38:	4618      	mov	r0, r3
 8012b3a:	f00c fc59 	bl	801f3f0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d108      	bne.n	8012b5a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b4c:	4618      	mov	r0, r3
 8012b4e:	f001 faf3 	bl	8014138 <vPortFree>
				vPortFree( pxTCB );
 8012b52:	6878      	ldr	r0, [r7, #4]
 8012b54:	f001 faf0 	bl	8014138 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012b58:	e019      	b.n	8012b8e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012b60:	2b01      	cmp	r3, #1
 8012b62:	d103      	bne.n	8012b6c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012b64:	6878      	ldr	r0, [r7, #4]
 8012b66:	f001 fae7 	bl	8014138 <vPortFree>
	}
 8012b6a:	e010      	b.n	8012b8e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012b72:	2b02      	cmp	r3, #2
 8012b74:	d00b      	beq.n	8012b8e <prvDeleteTCB+0x62>
	__asm volatile
 8012b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b7a:	f383 8811 	msr	BASEPRI, r3
 8012b7e:	f3bf 8f6f 	isb	sy
 8012b82:	f3bf 8f4f 	dsb	sy
 8012b86:	60fb      	str	r3, [r7, #12]
}
 8012b88:	bf00      	nop
 8012b8a:	bf00      	nop
 8012b8c:	e7fd      	b.n	8012b8a <prvDeleteTCB+0x5e>
	}
 8012b8e:	bf00      	nop
 8012b90:	3710      	adds	r7, #16
 8012b92:	46bd      	mov	sp, r7
 8012b94:	bd80      	pop	{r7, pc}
	...

08012b98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012b98:	b480      	push	{r7}
 8012b9a:	b083      	sub	sp, #12
 8012b9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8012bd0 <prvResetNextTaskUnblockTime+0x38>)
 8012ba0:	681b      	ldr	r3, [r3, #0]
 8012ba2:	681b      	ldr	r3, [r3, #0]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	d104      	bne.n	8012bb2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8012bd4 <prvResetNextTaskUnblockTime+0x3c>)
 8012baa:	f04f 32ff 	mov.w	r2, #4294967295
 8012bae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012bb0:	e008      	b.n	8012bc4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bb2:	4b07      	ldr	r3, [pc, #28]	@ (8012bd0 <prvResetNextTaskUnblockTime+0x38>)
 8012bb4:	681b      	ldr	r3, [r3, #0]
 8012bb6:	68db      	ldr	r3, [r3, #12]
 8012bb8:	68db      	ldr	r3, [r3, #12]
 8012bba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	685b      	ldr	r3, [r3, #4]
 8012bc0:	4a04      	ldr	r2, [pc, #16]	@ (8012bd4 <prvResetNextTaskUnblockTime+0x3c>)
 8012bc2:	6013      	str	r3, [r2, #0]
}
 8012bc4:	bf00      	nop
 8012bc6:	370c      	adds	r7, #12
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bce:	4770      	bx	lr
 8012bd0:	20007820 	.word	0x20007820
 8012bd4:	20007888 	.word	0x20007888

08012bd8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8012bd8:	b480      	push	{r7}
 8012bda:	b083      	sub	sp, #12
 8012bdc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8012bde:	4b05      	ldr	r3, [pc, #20]	@ (8012bf4 <xTaskGetCurrentTaskHandle+0x1c>)
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8012be4:	687b      	ldr	r3, [r7, #4]
	}
 8012be6:	4618      	mov	r0, r3
 8012be8:	370c      	adds	r7, #12
 8012bea:	46bd      	mov	sp, r7
 8012bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf0:	4770      	bx	lr
 8012bf2:	bf00      	nop
 8012bf4:	20007394 	.word	0x20007394

08012bf8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012bf8:	b480      	push	{r7}
 8012bfa:	b083      	sub	sp, #12
 8012bfc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8012c2c <xTaskGetSchedulerState+0x34>)
 8012c00:	681b      	ldr	r3, [r3, #0]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d102      	bne.n	8012c0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012c06:	2301      	movs	r3, #1
 8012c08:	607b      	str	r3, [r7, #4]
 8012c0a:	e008      	b.n	8012c1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012c0c:	4b08      	ldr	r3, [pc, #32]	@ (8012c30 <xTaskGetSchedulerState+0x38>)
 8012c0e:	681b      	ldr	r3, [r3, #0]
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d102      	bne.n	8012c1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012c14:	2302      	movs	r3, #2
 8012c16:	607b      	str	r3, [r7, #4]
 8012c18:	e001      	b.n	8012c1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012c1a:	2300      	movs	r3, #0
 8012c1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012c1e:	687b      	ldr	r3, [r7, #4]
	}
 8012c20:	4618      	mov	r0, r3
 8012c22:	370c      	adds	r7, #12
 8012c24:	46bd      	mov	sp, r7
 8012c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c2a:	4770      	bx	lr
 8012c2c:	20007874 	.word	0x20007874
 8012c30:	20007890 	.word	0x20007890

08012c34 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8012c34:	b580      	push	{r7, lr}
 8012c36:	b084      	sub	sp, #16
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8012c40:	2300      	movs	r3, #0
 8012c42:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d051      	beq.n	8012cee <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012c4a:	68bb      	ldr	r3, [r7, #8]
 8012c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c4e:	4b2a      	ldr	r3, [pc, #168]	@ (8012cf8 <xTaskPriorityInherit+0xc4>)
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c54:	429a      	cmp	r2, r3
 8012c56:	d241      	bcs.n	8012cdc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012c58:	68bb      	ldr	r3, [r7, #8]
 8012c5a:	699b      	ldr	r3, [r3, #24]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	db06      	blt.n	8012c6e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012c60:	4b25      	ldr	r3, [pc, #148]	@ (8012cf8 <xTaskPriorityInherit+0xc4>)
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012c66:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012c6a:	68bb      	ldr	r3, [r7, #8]
 8012c6c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012c6e:	68bb      	ldr	r3, [r7, #8]
 8012c70:	6959      	ldr	r1, [r3, #20]
 8012c72:	68bb      	ldr	r3, [r7, #8]
 8012c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c76:	4613      	mov	r3, r2
 8012c78:	009b      	lsls	r3, r3, #2
 8012c7a:	4413      	add	r3, r2
 8012c7c:	009b      	lsls	r3, r3, #2
 8012c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8012cfc <xTaskPriorityInherit+0xc8>)
 8012c80:	4413      	add	r3, r2
 8012c82:	4299      	cmp	r1, r3
 8012c84:	d122      	bne.n	8012ccc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012c86:	68bb      	ldr	r3, [r7, #8]
 8012c88:	3304      	adds	r3, #4
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	f7fd feae 	bl	80109ec <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012c90:	4b19      	ldr	r3, [pc, #100]	@ (8012cf8 <xTaskPriorityInherit+0xc4>)
 8012c92:	681b      	ldr	r3, [r3, #0]
 8012c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c96:	68bb      	ldr	r3, [r7, #8]
 8012c98:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012c9a:	68bb      	ldr	r3, [r7, #8]
 8012c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c9e:	4b18      	ldr	r3, [pc, #96]	@ (8012d00 <xTaskPriorityInherit+0xcc>)
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	429a      	cmp	r2, r3
 8012ca4:	d903      	bls.n	8012cae <xTaskPriorityInherit+0x7a>
 8012ca6:	68bb      	ldr	r3, [r7, #8]
 8012ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012caa:	4a15      	ldr	r2, [pc, #84]	@ (8012d00 <xTaskPriorityInherit+0xcc>)
 8012cac:	6013      	str	r3, [r2, #0]
 8012cae:	68bb      	ldr	r3, [r7, #8]
 8012cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cb2:	4613      	mov	r3, r2
 8012cb4:	009b      	lsls	r3, r3, #2
 8012cb6:	4413      	add	r3, r2
 8012cb8:	009b      	lsls	r3, r3, #2
 8012cba:	4a10      	ldr	r2, [pc, #64]	@ (8012cfc <xTaskPriorityInherit+0xc8>)
 8012cbc:	441a      	add	r2, r3
 8012cbe:	68bb      	ldr	r3, [r7, #8]
 8012cc0:	3304      	adds	r3, #4
 8012cc2:	4619      	mov	r1, r3
 8012cc4:	4610      	mov	r0, r2
 8012cc6:	f7fd fe34 	bl	8010932 <vListInsertEnd>
 8012cca:	e004      	b.n	8012cd6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8012cf8 <xTaskPriorityInherit+0xc4>)
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012cd2:	68bb      	ldr	r3, [r7, #8]
 8012cd4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012cd6:	2301      	movs	r3, #1
 8012cd8:	60fb      	str	r3, [r7, #12]
 8012cda:	e008      	b.n	8012cee <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012cdc:	68bb      	ldr	r3, [r7, #8]
 8012cde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012ce0:	4b05      	ldr	r3, [pc, #20]	@ (8012cf8 <xTaskPriorityInherit+0xc4>)
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ce6:	429a      	cmp	r2, r3
 8012ce8:	d201      	bcs.n	8012cee <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8012cea:	2301      	movs	r3, #1
 8012cec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012cee:	68fb      	ldr	r3, [r7, #12]
	}
 8012cf0:	4618      	mov	r0, r3
 8012cf2:	3710      	adds	r7, #16
 8012cf4:	46bd      	mov	sp, r7
 8012cf6:	bd80      	pop	{r7, pc}
 8012cf8:	20007394 	.word	0x20007394
 8012cfc:	20007398 	.word	0x20007398
 8012d00:	20007870 	.word	0x20007870

08012d04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b086      	sub	sp, #24
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012d10:	2300      	movs	r3, #0
 8012d12:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d058      	beq.n	8012dcc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012d1a:	4b2f      	ldr	r3, [pc, #188]	@ (8012dd8 <xTaskPriorityDisinherit+0xd4>)
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	693a      	ldr	r2, [r7, #16]
 8012d20:	429a      	cmp	r2, r3
 8012d22:	d00b      	beq.n	8012d3c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d28:	f383 8811 	msr	BASEPRI, r3
 8012d2c:	f3bf 8f6f 	isb	sy
 8012d30:	f3bf 8f4f 	dsb	sy
 8012d34:	60fb      	str	r3, [r7, #12]
}
 8012d36:	bf00      	nop
 8012d38:	bf00      	nop
 8012d3a:	e7fd      	b.n	8012d38 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012d3c:	693b      	ldr	r3, [r7, #16]
 8012d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d40:	2b00      	cmp	r3, #0
 8012d42:	d10b      	bne.n	8012d5c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012d48:	f383 8811 	msr	BASEPRI, r3
 8012d4c:	f3bf 8f6f 	isb	sy
 8012d50:	f3bf 8f4f 	dsb	sy
 8012d54:	60bb      	str	r3, [r7, #8]
}
 8012d56:	bf00      	nop
 8012d58:	bf00      	nop
 8012d5a:	e7fd      	b.n	8012d58 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012d5c:	693b      	ldr	r3, [r7, #16]
 8012d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d60:	1e5a      	subs	r2, r3, #1
 8012d62:	693b      	ldr	r3, [r7, #16]
 8012d64:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012d66:	693b      	ldr	r3, [r7, #16]
 8012d68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d6a:	693b      	ldr	r3, [r7, #16]
 8012d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012d6e:	429a      	cmp	r2, r3
 8012d70:	d02c      	beq.n	8012dcc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d128      	bne.n	8012dcc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012d7a:	693b      	ldr	r3, [r7, #16]
 8012d7c:	3304      	adds	r3, #4
 8012d7e:	4618      	mov	r0, r3
 8012d80:	f7fd fe34 	bl	80109ec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012d84:	693b      	ldr	r3, [r7, #16]
 8012d86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012d88:	693b      	ldr	r3, [r7, #16]
 8012d8a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012d8c:	693b      	ldr	r3, [r7, #16]
 8012d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012d90:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012d94:	693b      	ldr	r3, [r7, #16]
 8012d96:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012d98:	693b      	ldr	r3, [r7, #16]
 8012d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8012ddc <xTaskPriorityDisinherit+0xd8>)
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	429a      	cmp	r2, r3
 8012da2:	d903      	bls.n	8012dac <xTaskPriorityDisinherit+0xa8>
 8012da4:	693b      	ldr	r3, [r7, #16]
 8012da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012da8:	4a0c      	ldr	r2, [pc, #48]	@ (8012ddc <xTaskPriorityDisinherit+0xd8>)
 8012daa:	6013      	str	r3, [r2, #0]
 8012dac:	693b      	ldr	r3, [r7, #16]
 8012dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012db0:	4613      	mov	r3, r2
 8012db2:	009b      	lsls	r3, r3, #2
 8012db4:	4413      	add	r3, r2
 8012db6:	009b      	lsls	r3, r3, #2
 8012db8:	4a09      	ldr	r2, [pc, #36]	@ (8012de0 <xTaskPriorityDisinherit+0xdc>)
 8012dba:	441a      	add	r2, r3
 8012dbc:	693b      	ldr	r3, [r7, #16]
 8012dbe:	3304      	adds	r3, #4
 8012dc0:	4619      	mov	r1, r3
 8012dc2:	4610      	mov	r0, r2
 8012dc4:	f7fd fdb5 	bl	8010932 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012dc8:	2301      	movs	r3, #1
 8012dca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012dcc:	697b      	ldr	r3, [r7, #20]
	}
 8012dce:	4618      	mov	r0, r3
 8012dd0:	3718      	adds	r7, #24
 8012dd2:	46bd      	mov	sp, r7
 8012dd4:	bd80      	pop	{r7, pc}
 8012dd6:	bf00      	nop
 8012dd8:	20007394 	.word	0x20007394
 8012ddc:	20007870 	.word	0x20007870
 8012de0:	20007398 	.word	0x20007398

08012de4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b088      	sub	sp, #32
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
 8012dec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8012df2:	2301      	movs	r3, #1
 8012df4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d06c      	beq.n	8012ed6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8012dfc:	69bb      	ldr	r3, [r7, #24]
 8012dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d10b      	bne.n	8012e1c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8012e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e08:	f383 8811 	msr	BASEPRI, r3
 8012e0c:	f3bf 8f6f 	isb	sy
 8012e10:	f3bf 8f4f 	dsb	sy
 8012e14:	60fb      	str	r3, [r7, #12]
}
 8012e16:	bf00      	nop
 8012e18:	bf00      	nop
 8012e1a:	e7fd      	b.n	8012e18 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012e1c:	69bb      	ldr	r3, [r7, #24]
 8012e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e20:	683a      	ldr	r2, [r7, #0]
 8012e22:	429a      	cmp	r2, r3
 8012e24:	d902      	bls.n	8012e2c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8012e26:	683b      	ldr	r3, [r7, #0]
 8012e28:	61fb      	str	r3, [r7, #28]
 8012e2a:	e002      	b.n	8012e32 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012e2c:	69bb      	ldr	r3, [r7, #24]
 8012e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e30:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012e32:	69bb      	ldr	r3, [r7, #24]
 8012e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e36:	69fa      	ldr	r2, [r7, #28]
 8012e38:	429a      	cmp	r2, r3
 8012e3a:	d04c      	beq.n	8012ed6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012e3c:	69bb      	ldr	r3, [r7, #24]
 8012e3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012e40:	697a      	ldr	r2, [r7, #20]
 8012e42:	429a      	cmp	r2, r3
 8012e44:	d147      	bne.n	8012ed6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012e46:	4b26      	ldr	r3, [pc, #152]	@ (8012ee0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	69ba      	ldr	r2, [r7, #24]
 8012e4c:	429a      	cmp	r2, r3
 8012e4e:	d10b      	bne.n	8012e68 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8012e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e54:	f383 8811 	msr	BASEPRI, r3
 8012e58:	f3bf 8f6f 	isb	sy
 8012e5c:	f3bf 8f4f 	dsb	sy
 8012e60:	60bb      	str	r3, [r7, #8]
}
 8012e62:	bf00      	nop
 8012e64:	bf00      	nop
 8012e66:	e7fd      	b.n	8012e64 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012e68:	69bb      	ldr	r3, [r7, #24]
 8012e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012e6c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012e6e:	69bb      	ldr	r3, [r7, #24]
 8012e70:	69fa      	ldr	r2, [r7, #28]
 8012e72:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012e74:	69bb      	ldr	r3, [r7, #24]
 8012e76:	699b      	ldr	r3, [r3, #24]
 8012e78:	2b00      	cmp	r3, #0
 8012e7a:	db04      	blt.n	8012e86 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e7c:	69fb      	ldr	r3, [r7, #28]
 8012e7e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012e82:	69bb      	ldr	r3, [r7, #24]
 8012e84:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012e86:	69bb      	ldr	r3, [r7, #24]
 8012e88:	6959      	ldr	r1, [r3, #20]
 8012e8a:	693a      	ldr	r2, [r7, #16]
 8012e8c:	4613      	mov	r3, r2
 8012e8e:	009b      	lsls	r3, r3, #2
 8012e90:	4413      	add	r3, r2
 8012e92:	009b      	lsls	r3, r3, #2
 8012e94:	4a13      	ldr	r2, [pc, #76]	@ (8012ee4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012e96:	4413      	add	r3, r2
 8012e98:	4299      	cmp	r1, r3
 8012e9a:	d11c      	bne.n	8012ed6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012e9c:	69bb      	ldr	r3, [r7, #24]
 8012e9e:	3304      	adds	r3, #4
 8012ea0:	4618      	mov	r0, r3
 8012ea2:	f7fd fda3 	bl	80109ec <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012ea6:	69bb      	ldr	r3, [r7, #24]
 8012ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012eaa:	4b0f      	ldr	r3, [pc, #60]	@ (8012ee8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012eac:	681b      	ldr	r3, [r3, #0]
 8012eae:	429a      	cmp	r2, r3
 8012eb0:	d903      	bls.n	8012eba <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8012eb2:	69bb      	ldr	r3, [r7, #24]
 8012eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8012ee8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012eb8:	6013      	str	r3, [r2, #0]
 8012eba:	69bb      	ldr	r3, [r7, #24]
 8012ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012ebe:	4613      	mov	r3, r2
 8012ec0:	009b      	lsls	r3, r3, #2
 8012ec2:	4413      	add	r3, r2
 8012ec4:	009b      	lsls	r3, r3, #2
 8012ec6:	4a07      	ldr	r2, [pc, #28]	@ (8012ee4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012ec8:	441a      	add	r2, r3
 8012eca:	69bb      	ldr	r3, [r7, #24]
 8012ecc:	3304      	adds	r3, #4
 8012ece:	4619      	mov	r1, r3
 8012ed0:	4610      	mov	r0, r2
 8012ed2:	f7fd fd2e 	bl	8010932 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012ed6:	bf00      	nop
 8012ed8:	3720      	adds	r7, #32
 8012eda:	46bd      	mov	sp, r7
 8012edc:	bd80      	pop	{r7, pc}
 8012ede:	bf00      	nop
 8012ee0:	20007394 	.word	0x20007394
 8012ee4:	20007398 	.word	0x20007398
 8012ee8:	20007870 	.word	0x20007870

08012eec <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8012eec:	b480      	push	{r7}
 8012eee:	b083      	sub	sp, #12
 8012ef0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8012ef2:	4b09      	ldr	r3, [pc, #36]	@ (8012f18 <uxTaskResetEventItemValue+0x2c>)
 8012ef4:	681b      	ldr	r3, [r3, #0]
 8012ef6:	699b      	ldr	r3, [r3, #24]
 8012ef8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012efa:	4b07      	ldr	r3, [pc, #28]	@ (8012f18 <uxTaskResetEventItemValue+0x2c>)
 8012efc:	681b      	ldr	r3, [r3, #0]
 8012efe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f00:	4b05      	ldr	r3, [pc, #20]	@ (8012f18 <uxTaskResetEventItemValue+0x2c>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8012f08:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8012f0a:	687b      	ldr	r3, [r7, #4]
}
 8012f0c:	4618      	mov	r0, r3
 8012f0e:	370c      	adds	r7, #12
 8012f10:	46bd      	mov	sp, r7
 8012f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f16:	4770      	bx	lr
 8012f18:	20007394 	.word	0x20007394

08012f1c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8012f1c:	b480      	push	{r7}
 8012f1e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8012f20:	4b07      	ldr	r3, [pc, #28]	@ (8012f40 <pvTaskIncrementMutexHeldCount+0x24>)
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d004      	beq.n	8012f32 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8012f28:	4b05      	ldr	r3, [pc, #20]	@ (8012f40 <pvTaskIncrementMutexHeldCount+0x24>)
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012f2e:	3201      	adds	r2, #1
 8012f30:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8012f32:	4b03      	ldr	r3, [pc, #12]	@ (8012f40 <pvTaskIncrementMutexHeldCount+0x24>)
 8012f34:	681b      	ldr	r3, [r3, #0]
	}
 8012f36:	4618      	mov	r0, r3
 8012f38:	46bd      	mov	sp, r7
 8012f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f3e:	4770      	bx	lr
 8012f40:	20007394 	.word	0x20007394

08012f44 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b086      	sub	sp, #24
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	60f8      	str	r0, [r7, #12]
 8012f4c:	60b9      	str	r1, [r7, #8]
 8012f4e:	607a      	str	r2, [r7, #4]
 8012f50:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8012f52:	f000 ff01 	bl	8013d58 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8012f56:	4b29      	ldr	r3, [pc, #164]	@ (8012ffc <xTaskNotifyWait+0xb8>)
 8012f58:	681b      	ldr	r3, [r3, #0]
 8012f5a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8012f5e:	b2db      	uxtb	r3, r3
 8012f60:	2b02      	cmp	r3, #2
 8012f62:	d01c      	beq.n	8012f9e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8012f64:	4b25      	ldr	r3, [pc, #148]	@ (8012ffc <xTaskNotifyWait+0xb8>)
 8012f66:	681b      	ldr	r3, [r3, #0]
 8012f68:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8012f6c:	68fa      	ldr	r2, [r7, #12]
 8012f6e:	43d2      	mvns	r2, r2
 8012f70:	400a      	ands	r2, r1
 8012f72:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8012f76:	4b21      	ldr	r3, [pc, #132]	@ (8012ffc <xTaskNotifyWait+0xb8>)
 8012f78:	681b      	ldr	r3, [r3, #0]
 8012f7a:	2201      	movs	r2, #1
 8012f7c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d00b      	beq.n	8012f9e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012f86:	2101      	movs	r1, #1
 8012f88:	6838      	ldr	r0, [r7, #0]
 8012f8a:	f000 f9e3 	bl	8013354 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8012f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8013000 <xTaskNotifyWait+0xbc>)
 8012f90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f94:	601a      	str	r2, [r3, #0]
 8012f96:	f3bf 8f4f 	dsb	sy
 8012f9a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8012f9e:	f000 ff0d 	bl	8013dbc <vPortExitCritical>

		taskENTER_CRITICAL();
 8012fa2:	f000 fed9 	bl	8013d58 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d005      	beq.n	8012fb8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8012fac:	4b13      	ldr	r3, [pc, #76]	@ (8012ffc <xTaskNotifyWait+0xb8>)
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8012fb8:	4b10      	ldr	r3, [pc, #64]	@ (8012ffc <xTaskNotifyWait+0xb8>)
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8012fc0:	b2db      	uxtb	r3, r3
 8012fc2:	2b02      	cmp	r3, #2
 8012fc4:	d002      	beq.n	8012fcc <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8012fc6:	2300      	movs	r3, #0
 8012fc8:	617b      	str	r3, [r7, #20]
 8012fca:	e00a      	b.n	8012fe2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8012fcc:	4b0b      	ldr	r3, [pc, #44]	@ (8012ffc <xTaskNotifyWait+0xb8>)
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8012fd4:	68ba      	ldr	r2, [r7, #8]
 8012fd6:	43d2      	mvns	r2, r2
 8012fd8:	400a      	ands	r2, r1
 8012fda:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8012fde:	2301      	movs	r3, #1
 8012fe0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012fe2:	4b06      	ldr	r3, [pc, #24]	@ (8012ffc <xTaskNotifyWait+0xb8>)
 8012fe4:	681b      	ldr	r3, [r3, #0]
 8012fe6:	2200      	movs	r2, #0
 8012fe8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8012fec:	f000 fee6 	bl	8013dbc <vPortExitCritical>

		return xReturn;
 8012ff0:	697b      	ldr	r3, [r7, #20]
	}
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	3718      	adds	r7, #24
 8012ff6:	46bd      	mov	sp, r7
 8012ff8:	bd80      	pop	{r7, pc}
 8012ffa:	bf00      	nop
 8012ffc:	20007394 	.word	0x20007394
 8013000:	e000ed04 	.word	0xe000ed04

08013004 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8013004:	b580      	push	{r7, lr}
 8013006:	b08a      	sub	sp, #40	@ 0x28
 8013008:	af00      	add	r7, sp, #0
 801300a:	60f8      	str	r0, [r7, #12]
 801300c:	60b9      	str	r1, [r7, #8]
 801300e:	603b      	str	r3, [r7, #0]
 8013010:	4613      	mov	r3, r2
 8013012:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8013014:	2301      	movs	r3, #1
 8013016:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8013018:	68fb      	ldr	r3, [r7, #12]
 801301a:	2b00      	cmp	r3, #0
 801301c:	d10b      	bne.n	8013036 <xTaskGenericNotify+0x32>
	__asm volatile
 801301e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013022:	f383 8811 	msr	BASEPRI, r3
 8013026:	f3bf 8f6f 	isb	sy
 801302a:	f3bf 8f4f 	dsb	sy
 801302e:	61bb      	str	r3, [r7, #24]
}
 8013030:	bf00      	nop
 8013032:	bf00      	nop
 8013034:	e7fd      	b.n	8013032 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8013036:	68fb      	ldr	r3, [r7, #12]
 8013038:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801303a:	f000 fe8d 	bl	8013d58 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801303e:	683b      	ldr	r3, [r7, #0]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d004      	beq.n	801304e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8013044:	6a3b      	ldr	r3, [r7, #32]
 8013046:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801304a:	683b      	ldr	r3, [r7, #0]
 801304c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801304e:	6a3b      	ldr	r3, [r7, #32]
 8013050:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8013054:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8013056:	6a3b      	ldr	r3, [r7, #32]
 8013058:	2202      	movs	r2, #2
 801305a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 801305e:	79fb      	ldrb	r3, [r7, #7]
 8013060:	2b04      	cmp	r3, #4
 8013062:	d82e      	bhi.n	80130c2 <xTaskGenericNotify+0xbe>
 8013064:	a201      	add	r2, pc, #4	@ (adr r2, 801306c <xTaskGenericNotify+0x68>)
 8013066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801306a:	bf00      	nop
 801306c:	080130e7 	.word	0x080130e7
 8013070:	08013081 	.word	0x08013081
 8013074:	08013093 	.word	0x08013093
 8013078:	080130a3 	.word	0x080130a3
 801307c:	080130ad 	.word	0x080130ad
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8013080:	6a3b      	ldr	r3, [r7, #32]
 8013082:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013086:	68bb      	ldr	r3, [r7, #8]
 8013088:	431a      	orrs	r2, r3
 801308a:	6a3b      	ldr	r3, [r7, #32]
 801308c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013090:	e02c      	b.n	80130ec <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8013092:	6a3b      	ldr	r3, [r7, #32]
 8013094:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013098:	1c5a      	adds	r2, r3, #1
 801309a:	6a3b      	ldr	r3, [r7, #32]
 801309c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80130a0:	e024      	b.n	80130ec <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80130a2:	6a3b      	ldr	r3, [r7, #32]
 80130a4:	68ba      	ldr	r2, [r7, #8]
 80130a6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80130aa:	e01f      	b.n	80130ec <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80130ac:	7ffb      	ldrb	r3, [r7, #31]
 80130ae:	2b02      	cmp	r3, #2
 80130b0:	d004      	beq.n	80130bc <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80130b2:	6a3b      	ldr	r3, [r7, #32]
 80130b4:	68ba      	ldr	r2, [r7, #8]
 80130b6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80130ba:	e017      	b.n	80130ec <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80130bc:	2300      	movs	r3, #0
 80130be:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80130c0:	e014      	b.n	80130ec <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80130c2:	6a3b      	ldr	r3, [r7, #32]
 80130c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80130c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80130cc:	d00d      	beq.n	80130ea <xTaskGenericNotify+0xe6>
	__asm volatile
 80130ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130d2:	f383 8811 	msr	BASEPRI, r3
 80130d6:	f3bf 8f6f 	isb	sy
 80130da:	f3bf 8f4f 	dsb	sy
 80130de:	617b      	str	r3, [r7, #20]
}
 80130e0:	bf00      	nop
 80130e2:	bf00      	nop
 80130e4:	e7fd      	b.n	80130e2 <xTaskGenericNotify+0xde>
					break;
 80130e6:	bf00      	nop
 80130e8:	e000      	b.n	80130ec <xTaskGenericNotify+0xe8>

					break;
 80130ea:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80130ec:	7ffb      	ldrb	r3, [r7, #31]
 80130ee:	2b01      	cmp	r3, #1
 80130f0:	d13b      	bne.n	801316a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80130f2:	6a3b      	ldr	r3, [r7, #32]
 80130f4:	3304      	adds	r3, #4
 80130f6:	4618      	mov	r0, r3
 80130f8:	f7fd fc78 	bl	80109ec <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80130fc:	6a3b      	ldr	r3, [r7, #32]
 80130fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013100:	4b1d      	ldr	r3, [pc, #116]	@ (8013178 <xTaskGenericNotify+0x174>)
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	429a      	cmp	r2, r3
 8013106:	d903      	bls.n	8013110 <xTaskGenericNotify+0x10c>
 8013108:	6a3b      	ldr	r3, [r7, #32]
 801310a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801310c:	4a1a      	ldr	r2, [pc, #104]	@ (8013178 <xTaskGenericNotify+0x174>)
 801310e:	6013      	str	r3, [r2, #0]
 8013110:	6a3b      	ldr	r3, [r7, #32]
 8013112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013114:	4613      	mov	r3, r2
 8013116:	009b      	lsls	r3, r3, #2
 8013118:	4413      	add	r3, r2
 801311a:	009b      	lsls	r3, r3, #2
 801311c:	4a17      	ldr	r2, [pc, #92]	@ (801317c <xTaskGenericNotify+0x178>)
 801311e:	441a      	add	r2, r3
 8013120:	6a3b      	ldr	r3, [r7, #32]
 8013122:	3304      	adds	r3, #4
 8013124:	4619      	mov	r1, r3
 8013126:	4610      	mov	r0, r2
 8013128:	f7fd fc03 	bl	8010932 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801312c:	6a3b      	ldr	r3, [r7, #32]
 801312e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013130:	2b00      	cmp	r3, #0
 8013132:	d00b      	beq.n	801314c <xTaskGenericNotify+0x148>
	__asm volatile
 8013134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013138:	f383 8811 	msr	BASEPRI, r3
 801313c:	f3bf 8f6f 	isb	sy
 8013140:	f3bf 8f4f 	dsb	sy
 8013144:	613b      	str	r3, [r7, #16]
}
 8013146:	bf00      	nop
 8013148:	bf00      	nop
 801314a:	e7fd      	b.n	8013148 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801314c:	6a3b      	ldr	r3, [r7, #32]
 801314e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013150:	4b0b      	ldr	r3, [pc, #44]	@ (8013180 <xTaskGenericNotify+0x17c>)
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013156:	429a      	cmp	r2, r3
 8013158:	d907      	bls.n	801316a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801315a:	4b0a      	ldr	r3, [pc, #40]	@ (8013184 <xTaskGenericNotify+0x180>)
 801315c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013160:	601a      	str	r2, [r3, #0]
 8013162:	f3bf 8f4f 	dsb	sy
 8013166:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801316a:	f000 fe27 	bl	8013dbc <vPortExitCritical>

		return xReturn;
 801316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8013170:	4618      	mov	r0, r3
 8013172:	3728      	adds	r7, #40	@ 0x28
 8013174:	46bd      	mov	sp, r7
 8013176:	bd80      	pop	{r7, pc}
 8013178:	20007870 	.word	0x20007870
 801317c:	20007398 	.word	0x20007398
 8013180:	20007394 	.word	0x20007394
 8013184:	e000ed04 	.word	0xe000ed04

08013188 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8013188:	b580      	push	{r7, lr}
 801318a:	b08e      	sub	sp, #56	@ 0x38
 801318c:	af00      	add	r7, sp, #0
 801318e:	60f8      	str	r0, [r7, #12]
 8013190:	60b9      	str	r1, [r7, #8]
 8013192:	603b      	str	r3, [r7, #0]
 8013194:	4613      	mov	r3, r2
 8013196:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8013198:	2301      	movs	r3, #1
 801319a:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d10b      	bne.n	80131ba <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80131a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131a6:	f383 8811 	msr	BASEPRI, r3
 80131aa:	f3bf 8f6f 	isb	sy
 80131ae:	f3bf 8f4f 	dsb	sy
 80131b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80131b4:	bf00      	nop
 80131b6:	bf00      	nop
 80131b8:	e7fd      	b.n	80131b6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80131ba:	f000 fead 	bl	8013f18 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80131c2:	f3ef 8211 	mrs	r2, BASEPRI
 80131c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131ca:	f383 8811 	msr	BASEPRI, r3
 80131ce:	f3bf 8f6f 	isb	sy
 80131d2:	f3bf 8f4f 	dsb	sy
 80131d6:	623a      	str	r2, [r7, #32]
 80131d8:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80131da:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80131dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80131de:	683b      	ldr	r3, [r7, #0]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d004      	beq.n	80131ee <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80131e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131e6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80131ea:	683b      	ldr	r3, [r7, #0]
 80131ec:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80131ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131f0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80131f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80131f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80131fa:	2202      	movs	r2, #2
 80131fc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8013200:	79fb      	ldrb	r3, [r7, #7]
 8013202:	2b04      	cmp	r3, #4
 8013204:	d82e      	bhi.n	8013264 <xTaskGenericNotifyFromISR+0xdc>
 8013206:	a201      	add	r2, pc, #4	@ (adr r2, 801320c <xTaskGenericNotifyFromISR+0x84>)
 8013208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801320c:	08013289 	.word	0x08013289
 8013210:	08013221 	.word	0x08013221
 8013214:	08013233 	.word	0x08013233
 8013218:	08013243 	.word	0x08013243
 801321c:	0801324d 	.word	0x0801324d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8013220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013222:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8013226:	68bb      	ldr	r3, [r7, #8]
 8013228:	431a      	orrs	r2, r3
 801322a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801322c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013230:	e02d      	b.n	801328e <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8013232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013234:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8013238:	1c5a      	adds	r2, r3, #1
 801323a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801323c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8013240:	e025      	b.n	801328e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8013242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013244:	68ba      	ldr	r2, [r7, #8]
 8013246:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801324a:	e020      	b.n	801328e <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801324c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013250:	2b02      	cmp	r3, #2
 8013252:	d004      	beq.n	801325e <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8013254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013256:	68ba      	ldr	r2, [r7, #8]
 8013258:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801325c:	e017      	b.n	801328e <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 801325e:	2300      	movs	r3, #0
 8013260:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8013262:	e014      	b.n	801328e <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8013264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013266:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801326a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801326e:	d00d      	beq.n	801328c <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8013270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013274:	f383 8811 	msr	BASEPRI, r3
 8013278:	f3bf 8f6f 	isb	sy
 801327c:	f3bf 8f4f 	dsb	sy
 8013280:	61bb      	str	r3, [r7, #24]
}
 8013282:	bf00      	nop
 8013284:	bf00      	nop
 8013286:	e7fd      	b.n	8013284 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8013288:	bf00      	nop
 801328a:	e000      	b.n	801328e <xTaskGenericNotifyFromISR+0x106>
					break;
 801328c:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801328e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013292:	2b01      	cmp	r3, #1
 8013294:	d147      	bne.n	8013326 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8013296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801329a:	2b00      	cmp	r3, #0
 801329c:	d00b      	beq.n	80132b6 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 801329e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132a2:	f383 8811 	msr	BASEPRI, r3
 80132a6:	f3bf 8f6f 	isb	sy
 80132aa:	f3bf 8f4f 	dsb	sy
 80132ae:	617b      	str	r3, [r7, #20]
}
 80132b0:	bf00      	nop
 80132b2:	bf00      	nop
 80132b4:	e7fd      	b.n	80132b2 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80132b6:	4b21      	ldr	r3, [pc, #132]	@ (801333c <xTaskGenericNotifyFromISR+0x1b4>)
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d11d      	bne.n	80132fa <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80132be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132c0:	3304      	adds	r3, #4
 80132c2:	4618      	mov	r0, r3
 80132c4:	f7fd fb92 	bl	80109ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80132c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132cc:	4b1c      	ldr	r3, [pc, #112]	@ (8013340 <xTaskGenericNotifyFromISR+0x1b8>)
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	429a      	cmp	r2, r3
 80132d2:	d903      	bls.n	80132dc <xTaskGenericNotifyFromISR+0x154>
 80132d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80132d8:	4a19      	ldr	r2, [pc, #100]	@ (8013340 <xTaskGenericNotifyFromISR+0x1b8>)
 80132da:	6013      	str	r3, [r2, #0]
 80132dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80132e0:	4613      	mov	r3, r2
 80132e2:	009b      	lsls	r3, r3, #2
 80132e4:	4413      	add	r3, r2
 80132e6:	009b      	lsls	r3, r3, #2
 80132e8:	4a16      	ldr	r2, [pc, #88]	@ (8013344 <xTaskGenericNotifyFromISR+0x1bc>)
 80132ea:	441a      	add	r2, r3
 80132ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132ee:	3304      	adds	r3, #4
 80132f0:	4619      	mov	r1, r3
 80132f2:	4610      	mov	r0, r2
 80132f4:	f7fd fb1d 	bl	8010932 <vListInsertEnd>
 80132f8:	e005      	b.n	8013306 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80132fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132fc:	3318      	adds	r3, #24
 80132fe:	4619      	mov	r1, r3
 8013300:	4811      	ldr	r0, [pc, #68]	@ (8013348 <xTaskGenericNotifyFromISR+0x1c0>)
 8013302:	f7fd fb16 	bl	8010932 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801330a:	4b10      	ldr	r3, [pc, #64]	@ (801334c <xTaskGenericNotifyFromISR+0x1c4>)
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013310:	429a      	cmp	r2, r3
 8013312:	d908      	bls.n	8013326 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8013314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013316:	2b00      	cmp	r3, #0
 8013318:	d002      	beq.n	8013320 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 801331a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801331c:	2201      	movs	r2, #1
 801331e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8013320:	4b0b      	ldr	r3, [pc, #44]	@ (8013350 <xTaskGenericNotifyFromISR+0x1c8>)
 8013322:	2201      	movs	r2, #1
 8013324:	601a      	str	r2, [r3, #0]
 8013326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013328:	613b      	str	r3, [r7, #16]
	__asm volatile
 801332a:	693b      	ldr	r3, [r7, #16]
 801332c:	f383 8811 	msr	BASEPRI, r3
}
 8013330:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8013332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8013334:	4618      	mov	r0, r3
 8013336:	3738      	adds	r7, #56	@ 0x38
 8013338:	46bd      	mov	sp, r7
 801333a:	bd80      	pop	{r7, pc}
 801333c:	20007890 	.word	0x20007890
 8013340:	20007870 	.word	0x20007870
 8013344:	20007398 	.word	0x20007398
 8013348:	20007828 	.word	0x20007828
 801334c:	20007394 	.word	0x20007394
 8013350:	2000787c 	.word	0x2000787c

08013354 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013354:	b580      	push	{r7, lr}
 8013356:	b084      	sub	sp, #16
 8013358:	af00      	add	r7, sp, #0
 801335a:	6078      	str	r0, [r7, #4]
 801335c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801335e:	4b21      	ldr	r3, [pc, #132]	@ (80133e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8013360:	681b      	ldr	r3, [r3, #0]
 8013362:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013364:	4b20      	ldr	r3, [pc, #128]	@ (80133e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	3304      	adds	r3, #4
 801336a:	4618      	mov	r0, r3
 801336c:	f7fd fb3e 	bl	80109ec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013376:	d10a      	bne.n	801338e <prvAddCurrentTaskToDelayedList+0x3a>
 8013378:	683b      	ldr	r3, [r7, #0]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d007      	beq.n	801338e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801337e:	4b1a      	ldr	r3, [pc, #104]	@ (80133e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	3304      	adds	r3, #4
 8013384:	4619      	mov	r1, r3
 8013386:	4819      	ldr	r0, [pc, #100]	@ (80133ec <prvAddCurrentTaskToDelayedList+0x98>)
 8013388:	f7fd fad3 	bl	8010932 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801338c:	e026      	b.n	80133dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801338e:	68fa      	ldr	r2, [r7, #12]
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	4413      	add	r3, r2
 8013394:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013396:	4b14      	ldr	r3, [pc, #80]	@ (80133e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	68ba      	ldr	r2, [r7, #8]
 801339c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801339e:	68ba      	ldr	r2, [r7, #8]
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	429a      	cmp	r2, r3
 80133a4:	d209      	bcs.n	80133ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80133a6:	4b12      	ldr	r3, [pc, #72]	@ (80133f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80133a8:	681a      	ldr	r2, [r3, #0]
 80133aa:	4b0f      	ldr	r3, [pc, #60]	@ (80133e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	3304      	adds	r3, #4
 80133b0:	4619      	mov	r1, r3
 80133b2:	4610      	mov	r0, r2
 80133b4:	f7fd fae1 	bl	801097a <vListInsert>
}
 80133b8:	e010      	b.n	80133dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80133ba:	4b0e      	ldr	r3, [pc, #56]	@ (80133f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80133bc:	681a      	ldr	r2, [r3, #0]
 80133be:	4b0a      	ldr	r3, [pc, #40]	@ (80133e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	3304      	adds	r3, #4
 80133c4:	4619      	mov	r1, r3
 80133c6:	4610      	mov	r0, r2
 80133c8:	f7fd fad7 	bl	801097a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80133cc:	4b0a      	ldr	r3, [pc, #40]	@ (80133f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80133ce:	681b      	ldr	r3, [r3, #0]
 80133d0:	68ba      	ldr	r2, [r7, #8]
 80133d2:	429a      	cmp	r2, r3
 80133d4:	d202      	bcs.n	80133dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80133d6:	4a08      	ldr	r2, [pc, #32]	@ (80133f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80133d8:	68bb      	ldr	r3, [r7, #8]
 80133da:	6013      	str	r3, [r2, #0]
}
 80133dc:	bf00      	nop
 80133de:	3710      	adds	r7, #16
 80133e0:	46bd      	mov	sp, r7
 80133e2:	bd80      	pop	{r7, pc}
 80133e4:	2000786c 	.word	0x2000786c
 80133e8:	20007394 	.word	0x20007394
 80133ec:	20007854 	.word	0x20007854
 80133f0:	20007824 	.word	0x20007824
 80133f4:	20007820 	.word	0x20007820
 80133f8:	20007888 	.word	0x20007888

080133fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80133fc:	b580      	push	{r7, lr}
 80133fe:	b08a      	sub	sp, #40	@ 0x28
 8013400:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013402:	2300      	movs	r3, #0
 8013404:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013406:	f000 fb13 	bl	8013a30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801340a:	4b1d      	ldr	r3, [pc, #116]	@ (8013480 <xTimerCreateTimerTask+0x84>)
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	2b00      	cmp	r3, #0
 8013410:	d021      	beq.n	8013456 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013412:	2300      	movs	r3, #0
 8013414:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8013416:	2300      	movs	r3, #0
 8013418:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801341a:	1d3a      	adds	r2, r7, #4
 801341c:	f107 0108 	add.w	r1, r7, #8
 8013420:	f107 030c 	add.w	r3, r7, #12
 8013424:	4618      	mov	r0, r3
 8013426:	f7fd f847 	bl	80104b8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801342a:	6879      	ldr	r1, [r7, #4]
 801342c:	68bb      	ldr	r3, [r7, #8]
 801342e:	68fa      	ldr	r2, [r7, #12]
 8013430:	9202      	str	r2, [sp, #8]
 8013432:	9301      	str	r3, [sp, #4]
 8013434:	2302      	movs	r3, #2
 8013436:	9300      	str	r3, [sp, #0]
 8013438:	2300      	movs	r3, #0
 801343a:	460a      	mov	r2, r1
 801343c:	4911      	ldr	r1, [pc, #68]	@ (8013484 <xTimerCreateTimerTask+0x88>)
 801343e:	4812      	ldr	r0, [pc, #72]	@ (8013488 <xTimerCreateTimerTask+0x8c>)
 8013440:	f7fe fbe2 	bl	8011c08 <xTaskCreateStatic>
 8013444:	4603      	mov	r3, r0
 8013446:	4a11      	ldr	r2, [pc, #68]	@ (801348c <xTimerCreateTimerTask+0x90>)
 8013448:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801344a:	4b10      	ldr	r3, [pc, #64]	@ (801348c <xTimerCreateTimerTask+0x90>)
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	2b00      	cmp	r3, #0
 8013450:	d001      	beq.n	8013456 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013452:	2301      	movs	r3, #1
 8013454:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8013456:	697b      	ldr	r3, [r7, #20]
 8013458:	2b00      	cmp	r3, #0
 801345a:	d10b      	bne.n	8013474 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801345c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013460:	f383 8811 	msr	BASEPRI, r3
 8013464:	f3bf 8f6f 	isb	sy
 8013468:	f3bf 8f4f 	dsb	sy
 801346c:	613b      	str	r3, [r7, #16]
}
 801346e:	bf00      	nop
 8013470:	bf00      	nop
 8013472:	e7fd      	b.n	8013470 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013474:	697b      	ldr	r3, [r7, #20]
}
 8013476:	4618      	mov	r0, r3
 8013478:	3718      	adds	r7, #24
 801347a:	46bd      	mov	sp, r7
 801347c:	bd80      	pop	{r7, pc}
 801347e:	bf00      	nop
 8013480:	200078c4 	.word	0x200078c4
 8013484:	0802062c 	.word	0x0802062c
 8013488:	080135c9 	.word	0x080135c9
 801348c:	200078c8 	.word	0x200078c8

08013490 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8013490:	b580      	push	{r7, lr}
 8013492:	b08a      	sub	sp, #40	@ 0x28
 8013494:	af00      	add	r7, sp, #0
 8013496:	60f8      	str	r0, [r7, #12]
 8013498:	60b9      	str	r1, [r7, #8]
 801349a:	607a      	str	r2, [r7, #4]
 801349c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801349e:	2300      	movs	r3, #0
 80134a0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	d10b      	bne.n	80134c0 <xTimerGenericCommand+0x30>
	__asm volatile
 80134a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134ac:	f383 8811 	msr	BASEPRI, r3
 80134b0:	f3bf 8f6f 	isb	sy
 80134b4:	f3bf 8f4f 	dsb	sy
 80134b8:	623b      	str	r3, [r7, #32]
}
 80134ba:	bf00      	nop
 80134bc:	bf00      	nop
 80134be:	e7fd      	b.n	80134bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80134c0:	4b19      	ldr	r3, [pc, #100]	@ (8013528 <xTimerGenericCommand+0x98>)
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	d02a      	beq.n	801351e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80134c8:	68bb      	ldr	r3, [r7, #8]
 80134ca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80134d0:	68fb      	ldr	r3, [r7, #12]
 80134d2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80134d4:	68bb      	ldr	r3, [r7, #8]
 80134d6:	2b05      	cmp	r3, #5
 80134d8:	dc18      	bgt.n	801350c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80134da:	f7ff fb8d 	bl	8012bf8 <xTaskGetSchedulerState>
 80134de:	4603      	mov	r3, r0
 80134e0:	2b02      	cmp	r3, #2
 80134e2:	d109      	bne.n	80134f8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80134e4:	4b10      	ldr	r3, [pc, #64]	@ (8013528 <xTimerGenericCommand+0x98>)
 80134e6:	6818      	ldr	r0, [r3, #0]
 80134e8:	f107 0110 	add.w	r1, r7, #16
 80134ec:	2300      	movs	r3, #0
 80134ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80134f0:	f7fd fd12 	bl	8010f18 <xQueueGenericSend>
 80134f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80134f6:	e012      	b.n	801351e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80134f8:	4b0b      	ldr	r3, [pc, #44]	@ (8013528 <xTimerGenericCommand+0x98>)
 80134fa:	6818      	ldr	r0, [r3, #0]
 80134fc:	f107 0110 	add.w	r1, r7, #16
 8013500:	2300      	movs	r3, #0
 8013502:	2200      	movs	r2, #0
 8013504:	f7fd fd08 	bl	8010f18 <xQueueGenericSend>
 8013508:	6278      	str	r0, [r7, #36]	@ 0x24
 801350a:	e008      	b.n	801351e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801350c:	4b06      	ldr	r3, [pc, #24]	@ (8013528 <xTimerGenericCommand+0x98>)
 801350e:	6818      	ldr	r0, [r3, #0]
 8013510:	f107 0110 	add.w	r1, r7, #16
 8013514:	2300      	movs	r3, #0
 8013516:	683a      	ldr	r2, [r7, #0]
 8013518:	f7fd fe00 	bl	801111c <xQueueGenericSendFromISR>
 801351c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801351e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013520:	4618      	mov	r0, r3
 8013522:	3728      	adds	r7, #40	@ 0x28
 8013524:	46bd      	mov	sp, r7
 8013526:	bd80      	pop	{r7, pc}
 8013528:	200078c4 	.word	0x200078c4

0801352c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801352c:	b580      	push	{r7, lr}
 801352e:	b088      	sub	sp, #32
 8013530:	af02      	add	r7, sp, #8
 8013532:	6078      	str	r0, [r7, #4]
 8013534:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013536:	4b23      	ldr	r3, [pc, #140]	@ (80135c4 <prvProcessExpiredTimer+0x98>)
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	68db      	ldr	r3, [r3, #12]
 801353c:	68db      	ldr	r3, [r3, #12]
 801353e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013540:	697b      	ldr	r3, [r7, #20]
 8013542:	3304      	adds	r3, #4
 8013544:	4618      	mov	r0, r3
 8013546:	f7fd fa51 	bl	80109ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801354a:	697b      	ldr	r3, [r7, #20]
 801354c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013550:	f003 0304 	and.w	r3, r3, #4
 8013554:	2b00      	cmp	r3, #0
 8013556:	d023      	beq.n	80135a0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013558:	697b      	ldr	r3, [r7, #20]
 801355a:	699a      	ldr	r2, [r3, #24]
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	18d1      	adds	r1, r2, r3
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	683a      	ldr	r2, [r7, #0]
 8013564:	6978      	ldr	r0, [r7, #20]
 8013566:	f000 f8d5 	bl	8013714 <prvInsertTimerInActiveList>
 801356a:	4603      	mov	r3, r0
 801356c:	2b00      	cmp	r3, #0
 801356e:	d020      	beq.n	80135b2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013570:	2300      	movs	r3, #0
 8013572:	9300      	str	r3, [sp, #0]
 8013574:	2300      	movs	r3, #0
 8013576:	687a      	ldr	r2, [r7, #4]
 8013578:	2100      	movs	r1, #0
 801357a:	6978      	ldr	r0, [r7, #20]
 801357c:	f7ff ff88 	bl	8013490 <xTimerGenericCommand>
 8013580:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8013582:	693b      	ldr	r3, [r7, #16]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d114      	bne.n	80135b2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8013588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801358c:	f383 8811 	msr	BASEPRI, r3
 8013590:	f3bf 8f6f 	isb	sy
 8013594:	f3bf 8f4f 	dsb	sy
 8013598:	60fb      	str	r3, [r7, #12]
}
 801359a:	bf00      	nop
 801359c:	bf00      	nop
 801359e:	e7fd      	b.n	801359c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80135a0:	697b      	ldr	r3, [r7, #20]
 80135a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80135a6:	f023 0301 	bic.w	r3, r3, #1
 80135aa:	b2da      	uxtb	r2, r3
 80135ac:	697b      	ldr	r3, [r7, #20]
 80135ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80135b2:	697b      	ldr	r3, [r7, #20]
 80135b4:	6a1b      	ldr	r3, [r3, #32]
 80135b6:	6978      	ldr	r0, [r7, #20]
 80135b8:	4798      	blx	r3
}
 80135ba:	bf00      	nop
 80135bc:	3718      	adds	r7, #24
 80135be:	46bd      	mov	sp, r7
 80135c0:	bd80      	pop	{r7, pc}
 80135c2:	bf00      	nop
 80135c4:	200078bc 	.word	0x200078bc

080135c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80135c8:	b580      	push	{r7, lr}
 80135ca:	b084      	sub	sp, #16
 80135cc:	af00      	add	r7, sp, #0
 80135ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80135d0:	f107 0308 	add.w	r3, r7, #8
 80135d4:	4618      	mov	r0, r3
 80135d6:	f000 f859 	bl	801368c <prvGetNextExpireTime>
 80135da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80135dc:	68bb      	ldr	r3, [r7, #8]
 80135de:	4619      	mov	r1, r3
 80135e0:	68f8      	ldr	r0, [r7, #12]
 80135e2:	f000 f805 	bl	80135f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80135e6:	f000 f8d7 	bl	8013798 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80135ea:	bf00      	nop
 80135ec:	e7f0      	b.n	80135d0 <prvTimerTask+0x8>
	...

080135f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80135f0:	b580      	push	{r7, lr}
 80135f2:	b084      	sub	sp, #16
 80135f4:	af00      	add	r7, sp, #0
 80135f6:	6078      	str	r0, [r7, #4]
 80135f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80135fa:	f7fe fe45 	bl	8012288 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80135fe:	f107 0308 	add.w	r3, r7, #8
 8013602:	4618      	mov	r0, r3
 8013604:	f000 f866 	bl	80136d4 <prvSampleTimeNow>
 8013608:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 801360a:	68bb      	ldr	r3, [r7, #8]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d130      	bne.n	8013672 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013610:	683b      	ldr	r3, [r7, #0]
 8013612:	2b00      	cmp	r3, #0
 8013614:	d10a      	bne.n	801362c <prvProcessTimerOrBlockTask+0x3c>
 8013616:	687a      	ldr	r2, [r7, #4]
 8013618:	68fb      	ldr	r3, [r7, #12]
 801361a:	429a      	cmp	r2, r3
 801361c:	d806      	bhi.n	801362c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801361e:	f7fe fe41 	bl	80122a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013622:	68f9      	ldr	r1, [r7, #12]
 8013624:	6878      	ldr	r0, [r7, #4]
 8013626:	f7ff ff81 	bl	801352c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801362a:	e024      	b.n	8013676 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 801362c:	683b      	ldr	r3, [r7, #0]
 801362e:	2b00      	cmp	r3, #0
 8013630:	d008      	beq.n	8013644 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013632:	4b13      	ldr	r3, [pc, #76]	@ (8013680 <prvProcessTimerOrBlockTask+0x90>)
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	2b00      	cmp	r3, #0
 801363a:	d101      	bne.n	8013640 <prvProcessTimerOrBlockTask+0x50>
 801363c:	2301      	movs	r3, #1
 801363e:	e000      	b.n	8013642 <prvProcessTimerOrBlockTask+0x52>
 8013640:	2300      	movs	r3, #0
 8013642:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013644:	4b0f      	ldr	r3, [pc, #60]	@ (8013684 <prvProcessTimerOrBlockTask+0x94>)
 8013646:	6818      	ldr	r0, [r3, #0]
 8013648:	687a      	ldr	r2, [r7, #4]
 801364a:	68fb      	ldr	r3, [r7, #12]
 801364c:	1ad3      	subs	r3, r2, r3
 801364e:	683a      	ldr	r2, [r7, #0]
 8013650:	4619      	mov	r1, r3
 8013652:	f7fe faa5 	bl	8011ba0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013656:	f7fe fe25 	bl	80122a4 <xTaskResumeAll>
 801365a:	4603      	mov	r3, r0
 801365c:	2b00      	cmp	r3, #0
 801365e:	d10a      	bne.n	8013676 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013660:	4b09      	ldr	r3, [pc, #36]	@ (8013688 <prvProcessTimerOrBlockTask+0x98>)
 8013662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013666:	601a      	str	r2, [r3, #0]
 8013668:	f3bf 8f4f 	dsb	sy
 801366c:	f3bf 8f6f 	isb	sy
}
 8013670:	e001      	b.n	8013676 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013672:	f7fe fe17 	bl	80122a4 <xTaskResumeAll>
}
 8013676:	bf00      	nop
 8013678:	3710      	adds	r7, #16
 801367a:	46bd      	mov	sp, r7
 801367c:	bd80      	pop	{r7, pc}
 801367e:	bf00      	nop
 8013680:	200078c0 	.word	0x200078c0
 8013684:	200078c4 	.word	0x200078c4
 8013688:	e000ed04 	.word	0xe000ed04

0801368c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801368c:	b480      	push	{r7}
 801368e:	b085      	sub	sp, #20
 8013690:	af00      	add	r7, sp, #0
 8013692:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013694:	4b0e      	ldr	r3, [pc, #56]	@ (80136d0 <prvGetNextExpireTime+0x44>)
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	681b      	ldr	r3, [r3, #0]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d101      	bne.n	80136a2 <prvGetNextExpireTime+0x16>
 801369e:	2201      	movs	r2, #1
 80136a0:	e000      	b.n	80136a4 <prvGetNextExpireTime+0x18>
 80136a2:	2200      	movs	r2, #0
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d105      	bne.n	80136bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80136b0:	4b07      	ldr	r3, [pc, #28]	@ (80136d0 <prvGetNextExpireTime+0x44>)
 80136b2:	681b      	ldr	r3, [r3, #0]
 80136b4:	68db      	ldr	r3, [r3, #12]
 80136b6:	681b      	ldr	r3, [r3, #0]
 80136b8:	60fb      	str	r3, [r7, #12]
 80136ba:	e001      	b.n	80136c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80136bc:	2300      	movs	r3, #0
 80136be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80136c0:	68fb      	ldr	r3, [r7, #12]
}
 80136c2:	4618      	mov	r0, r3
 80136c4:	3714      	adds	r7, #20
 80136c6:	46bd      	mov	sp, r7
 80136c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136cc:	4770      	bx	lr
 80136ce:	bf00      	nop
 80136d0:	200078bc 	.word	0x200078bc

080136d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80136d4:	b580      	push	{r7, lr}
 80136d6:	b084      	sub	sp, #16
 80136d8:	af00      	add	r7, sp, #0
 80136da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80136dc:	f7fe fe80 	bl	80123e0 <xTaskGetTickCount>
 80136e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80136e2:	4b0b      	ldr	r3, [pc, #44]	@ (8013710 <prvSampleTimeNow+0x3c>)
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	68fa      	ldr	r2, [r7, #12]
 80136e8:	429a      	cmp	r2, r3
 80136ea:	d205      	bcs.n	80136f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80136ec:	f000 f93a 	bl	8013964 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	2201      	movs	r2, #1
 80136f4:	601a      	str	r2, [r3, #0]
 80136f6:	e002      	b.n	80136fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	2200      	movs	r2, #0
 80136fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80136fe:	4a04      	ldr	r2, [pc, #16]	@ (8013710 <prvSampleTimeNow+0x3c>)
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013704:	68fb      	ldr	r3, [r7, #12]
}
 8013706:	4618      	mov	r0, r3
 8013708:	3710      	adds	r7, #16
 801370a:	46bd      	mov	sp, r7
 801370c:	bd80      	pop	{r7, pc}
 801370e:	bf00      	nop
 8013710:	200078cc 	.word	0x200078cc

08013714 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013714:	b580      	push	{r7, lr}
 8013716:	b086      	sub	sp, #24
 8013718:	af00      	add	r7, sp, #0
 801371a:	60f8      	str	r0, [r7, #12]
 801371c:	60b9      	str	r1, [r7, #8]
 801371e:	607a      	str	r2, [r7, #4]
 8013720:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013722:	2300      	movs	r3, #0
 8013724:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	68ba      	ldr	r2, [r7, #8]
 801372a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	68fa      	ldr	r2, [r7, #12]
 8013730:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013732:	68ba      	ldr	r2, [r7, #8]
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	429a      	cmp	r2, r3
 8013738:	d812      	bhi.n	8013760 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801373a:	687a      	ldr	r2, [r7, #4]
 801373c:	683b      	ldr	r3, [r7, #0]
 801373e:	1ad2      	subs	r2, r2, r3
 8013740:	68fb      	ldr	r3, [r7, #12]
 8013742:	699b      	ldr	r3, [r3, #24]
 8013744:	429a      	cmp	r2, r3
 8013746:	d302      	bcc.n	801374e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013748:	2301      	movs	r3, #1
 801374a:	617b      	str	r3, [r7, #20]
 801374c:	e01b      	b.n	8013786 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801374e:	4b10      	ldr	r3, [pc, #64]	@ (8013790 <prvInsertTimerInActiveList+0x7c>)
 8013750:	681a      	ldr	r2, [r3, #0]
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	3304      	adds	r3, #4
 8013756:	4619      	mov	r1, r3
 8013758:	4610      	mov	r0, r2
 801375a:	f7fd f90e 	bl	801097a <vListInsert>
 801375e:	e012      	b.n	8013786 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013760:	687a      	ldr	r2, [r7, #4]
 8013762:	683b      	ldr	r3, [r7, #0]
 8013764:	429a      	cmp	r2, r3
 8013766:	d206      	bcs.n	8013776 <prvInsertTimerInActiveList+0x62>
 8013768:	68ba      	ldr	r2, [r7, #8]
 801376a:	683b      	ldr	r3, [r7, #0]
 801376c:	429a      	cmp	r2, r3
 801376e:	d302      	bcc.n	8013776 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013770:	2301      	movs	r3, #1
 8013772:	617b      	str	r3, [r7, #20]
 8013774:	e007      	b.n	8013786 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013776:	4b07      	ldr	r3, [pc, #28]	@ (8013794 <prvInsertTimerInActiveList+0x80>)
 8013778:	681a      	ldr	r2, [r3, #0]
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	3304      	adds	r3, #4
 801377e:	4619      	mov	r1, r3
 8013780:	4610      	mov	r0, r2
 8013782:	f7fd f8fa 	bl	801097a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013786:	697b      	ldr	r3, [r7, #20]
}
 8013788:	4618      	mov	r0, r3
 801378a:	3718      	adds	r7, #24
 801378c:	46bd      	mov	sp, r7
 801378e:	bd80      	pop	{r7, pc}
 8013790:	200078c0 	.word	0x200078c0
 8013794:	200078bc 	.word	0x200078bc

08013798 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b08e      	sub	sp, #56	@ 0x38
 801379c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801379e:	e0ce      	b.n	801393e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	da19      	bge.n	80137da <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80137a6:	1d3b      	adds	r3, r7, #4
 80137a8:	3304      	adds	r3, #4
 80137aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80137ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d10b      	bne.n	80137ca <prvProcessReceivedCommands+0x32>
	__asm volatile
 80137b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137b6:	f383 8811 	msr	BASEPRI, r3
 80137ba:	f3bf 8f6f 	isb	sy
 80137be:	f3bf 8f4f 	dsb	sy
 80137c2:	61fb      	str	r3, [r7, #28]
}
 80137c4:	bf00      	nop
 80137c6:	bf00      	nop
 80137c8:	e7fd      	b.n	80137c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80137ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137d0:	6850      	ldr	r0, [r2, #4]
 80137d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137d4:	6892      	ldr	r2, [r2, #8]
 80137d6:	4611      	mov	r1, r2
 80137d8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	2b00      	cmp	r3, #0
 80137de:	f2c0 80ae 	blt.w	801393e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80137e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137e8:	695b      	ldr	r3, [r3, #20]
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	d004      	beq.n	80137f8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80137ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137f0:	3304      	adds	r3, #4
 80137f2:	4618      	mov	r0, r3
 80137f4:	f7fd f8fa 	bl	80109ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80137f8:	463b      	mov	r3, r7
 80137fa:	4618      	mov	r0, r3
 80137fc:	f7ff ff6a 	bl	80136d4 <prvSampleTimeNow>
 8013800:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	2b09      	cmp	r3, #9
 8013806:	f200 8097 	bhi.w	8013938 <prvProcessReceivedCommands+0x1a0>
 801380a:	a201      	add	r2, pc, #4	@ (adr r2, 8013810 <prvProcessReceivedCommands+0x78>)
 801380c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013810:	08013839 	.word	0x08013839
 8013814:	08013839 	.word	0x08013839
 8013818:	08013839 	.word	0x08013839
 801381c:	080138af 	.word	0x080138af
 8013820:	080138c3 	.word	0x080138c3
 8013824:	0801390f 	.word	0x0801390f
 8013828:	08013839 	.word	0x08013839
 801382c:	08013839 	.word	0x08013839
 8013830:	080138af 	.word	0x080138af
 8013834:	080138c3 	.word	0x080138c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801383a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801383e:	f043 0301 	orr.w	r3, r3, #1
 8013842:	b2da      	uxtb	r2, r3
 8013844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013846:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801384a:	68ba      	ldr	r2, [r7, #8]
 801384c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801384e:	699b      	ldr	r3, [r3, #24]
 8013850:	18d1      	adds	r1, r2, r3
 8013852:	68bb      	ldr	r3, [r7, #8]
 8013854:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013858:	f7ff ff5c 	bl	8013714 <prvInsertTimerInActiveList>
 801385c:	4603      	mov	r3, r0
 801385e:	2b00      	cmp	r3, #0
 8013860:	d06c      	beq.n	801393c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013864:	6a1b      	ldr	r3, [r3, #32]
 8013866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013868:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801386a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801386c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013870:	f003 0304 	and.w	r3, r3, #4
 8013874:	2b00      	cmp	r3, #0
 8013876:	d061      	beq.n	801393c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013878:	68ba      	ldr	r2, [r7, #8]
 801387a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801387c:	699b      	ldr	r3, [r3, #24]
 801387e:	441a      	add	r2, r3
 8013880:	2300      	movs	r3, #0
 8013882:	9300      	str	r3, [sp, #0]
 8013884:	2300      	movs	r3, #0
 8013886:	2100      	movs	r1, #0
 8013888:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801388a:	f7ff fe01 	bl	8013490 <xTimerGenericCommand>
 801388e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013890:	6a3b      	ldr	r3, [r7, #32]
 8013892:	2b00      	cmp	r3, #0
 8013894:	d152      	bne.n	801393c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8013896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801389a:	f383 8811 	msr	BASEPRI, r3
 801389e:	f3bf 8f6f 	isb	sy
 80138a2:	f3bf 8f4f 	dsb	sy
 80138a6:	61bb      	str	r3, [r7, #24]
}
 80138a8:	bf00      	nop
 80138aa:	bf00      	nop
 80138ac:	e7fd      	b.n	80138aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80138ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80138b4:	f023 0301 	bic.w	r3, r3, #1
 80138b8:	b2da      	uxtb	r2, r3
 80138ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80138c0:	e03d      	b.n	801393e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80138c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80138c8:	f043 0301 	orr.w	r3, r3, #1
 80138cc:	b2da      	uxtb	r2, r3
 80138ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80138d4:	68ba      	ldr	r2, [r7, #8]
 80138d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80138da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138dc:	699b      	ldr	r3, [r3, #24]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d10b      	bne.n	80138fa <prvProcessReceivedCommands+0x162>
	__asm volatile
 80138e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138e6:	f383 8811 	msr	BASEPRI, r3
 80138ea:	f3bf 8f6f 	isb	sy
 80138ee:	f3bf 8f4f 	dsb	sy
 80138f2:	617b      	str	r3, [r7, #20]
}
 80138f4:	bf00      	nop
 80138f6:	bf00      	nop
 80138f8:	e7fd      	b.n	80138f6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80138fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138fc:	699a      	ldr	r2, [r3, #24]
 80138fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013900:	18d1      	adds	r1, r2, r3
 8013902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013906:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013908:	f7ff ff04 	bl	8013714 <prvInsertTimerInActiveList>
					break;
 801390c:	e017      	b.n	801393e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801390e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013910:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013914:	f003 0302 	and.w	r3, r3, #2
 8013918:	2b00      	cmp	r3, #0
 801391a:	d103      	bne.n	8013924 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801391c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801391e:	f000 fc0b 	bl	8014138 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013922:	e00c      	b.n	801393e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013926:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801392a:	f023 0301 	bic.w	r3, r3, #1
 801392e:	b2da      	uxtb	r2, r3
 8013930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013932:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8013936:	e002      	b.n	801393e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8013938:	bf00      	nop
 801393a:	e000      	b.n	801393e <prvProcessReceivedCommands+0x1a6>
					break;
 801393c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801393e:	4b08      	ldr	r3, [pc, #32]	@ (8013960 <prvProcessReceivedCommands+0x1c8>)
 8013940:	681b      	ldr	r3, [r3, #0]
 8013942:	1d39      	adds	r1, r7, #4
 8013944:	2200      	movs	r2, #0
 8013946:	4618      	mov	r0, r3
 8013948:	f7fd fd16 	bl	8011378 <xQueueReceive>
 801394c:	4603      	mov	r3, r0
 801394e:	2b00      	cmp	r3, #0
 8013950:	f47f af26 	bne.w	80137a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8013954:	bf00      	nop
 8013956:	bf00      	nop
 8013958:	3730      	adds	r7, #48	@ 0x30
 801395a:	46bd      	mov	sp, r7
 801395c:	bd80      	pop	{r7, pc}
 801395e:	bf00      	nop
 8013960:	200078c4 	.word	0x200078c4

08013964 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013964:	b580      	push	{r7, lr}
 8013966:	b088      	sub	sp, #32
 8013968:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801396a:	e049      	b.n	8013a00 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801396c:	4b2e      	ldr	r3, [pc, #184]	@ (8013a28 <prvSwitchTimerLists+0xc4>)
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	68db      	ldr	r3, [r3, #12]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013976:	4b2c      	ldr	r3, [pc, #176]	@ (8013a28 <prvSwitchTimerLists+0xc4>)
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	68db      	ldr	r3, [r3, #12]
 801397c:	68db      	ldr	r3, [r3, #12]
 801397e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	3304      	adds	r3, #4
 8013984:	4618      	mov	r0, r3
 8013986:	f7fd f831 	bl	80109ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	6a1b      	ldr	r3, [r3, #32]
 801398e:	68f8      	ldr	r0, [r7, #12]
 8013990:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8013998:	f003 0304 	and.w	r3, r3, #4
 801399c:	2b00      	cmp	r3, #0
 801399e:	d02f      	beq.n	8013a00 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	699b      	ldr	r3, [r3, #24]
 80139a4:	693a      	ldr	r2, [r7, #16]
 80139a6:	4413      	add	r3, r2
 80139a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80139aa:	68ba      	ldr	r2, [r7, #8]
 80139ac:	693b      	ldr	r3, [r7, #16]
 80139ae:	429a      	cmp	r2, r3
 80139b0:	d90e      	bls.n	80139d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80139b2:	68fb      	ldr	r3, [r7, #12]
 80139b4:	68ba      	ldr	r2, [r7, #8]
 80139b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	68fa      	ldr	r2, [r7, #12]
 80139bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80139be:	4b1a      	ldr	r3, [pc, #104]	@ (8013a28 <prvSwitchTimerLists+0xc4>)
 80139c0:	681a      	ldr	r2, [r3, #0]
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	3304      	adds	r3, #4
 80139c6:	4619      	mov	r1, r3
 80139c8:	4610      	mov	r0, r2
 80139ca:	f7fc ffd6 	bl	801097a <vListInsert>
 80139ce:	e017      	b.n	8013a00 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80139d0:	2300      	movs	r3, #0
 80139d2:	9300      	str	r3, [sp, #0]
 80139d4:	2300      	movs	r3, #0
 80139d6:	693a      	ldr	r2, [r7, #16]
 80139d8:	2100      	movs	r1, #0
 80139da:	68f8      	ldr	r0, [r7, #12]
 80139dc:	f7ff fd58 	bl	8013490 <xTimerGenericCommand>
 80139e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d10b      	bne.n	8013a00 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80139e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139ec:	f383 8811 	msr	BASEPRI, r3
 80139f0:	f3bf 8f6f 	isb	sy
 80139f4:	f3bf 8f4f 	dsb	sy
 80139f8:	603b      	str	r3, [r7, #0]
}
 80139fa:	bf00      	nop
 80139fc:	bf00      	nop
 80139fe:	e7fd      	b.n	80139fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013a00:	4b09      	ldr	r3, [pc, #36]	@ (8013a28 <prvSwitchTimerLists+0xc4>)
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d1b0      	bne.n	801396c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013a0a:	4b07      	ldr	r3, [pc, #28]	@ (8013a28 <prvSwitchTimerLists+0xc4>)
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013a10:	4b06      	ldr	r3, [pc, #24]	@ (8013a2c <prvSwitchTimerLists+0xc8>)
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	4a04      	ldr	r2, [pc, #16]	@ (8013a28 <prvSwitchTimerLists+0xc4>)
 8013a16:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013a18:	4a04      	ldr	r2, [pc, #16]	@ (8013a2c <prvSwitchTimerLists+0xc8>)
 8013a1a:	697b      	ldr	r3, [r7, #20]
 8013a1c:	6013      	str	r3, [r2, #0]
}
 8013a1e:	bf00      	nop
 8013a20:	3718      	adds	r7, #24
 8013a22:	46bd      	mov	sp, r7
 8013a24:	bd80      	pop	{r7, pc}
 8013a26:	bf00      	nop
 8013a28:	200078bc 	.word	0x200078bc
 8013a2c:	200078c0 	.word	0x200078c0

08013a30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013a30:	b580      	push	{r7, lr}
 8013a32:	b082      	sub	sp, #8
 8013a34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013a36:	f000 f98f 	bl	8013d58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013a3a:	4b15      	ldr	r3, [pc, #84]	@ (8013a90 <prvCheckForValidListAndQueue+0x60>)
 8013a3c:	681b      	ldr	r3, [r3, #0]
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	d120      	bne.n	8013a84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013a42:	4814      	ldr	r0, [pc, #80]	@ (8013a94 <prvCheckForValidListAndQueue+0x64>)
 8013a44:	f7fc ff48 	bl	80108d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013a48:	4813      	ldr	r0, [pc, #76]	@ (8013a98 <prvCheckForValidListAndQueue+0x68>)
 8013a4a:	f7fc ff45 	bl	80108d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013a4e:	4b13      	ldr	r3, [pc, #76]	@ (8013a9c <prvCheckForValidListAndQueue+0x6c>)
 8013a50:	4a10      	ldr	r2, [pc, #64]	@ (8013a94 <prvCheckForValidListAndQueue+0x64>)
 8013a52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013a54:	4b12      	ldr	r3, [pc, #72]	@ (8013aa0 <prvCheckForValidListAndQueue+0x70>)
 8013a56:	4a10      	ldr	r2, [pc, #64]	@ (8013a98 <prvCheckForValidListAndQueue+0x68>)
 8013a58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013a5a:	2300      	movs	r3, #0
 8013a5c:	9300      	str	r3, [sp, #0]
 8013a5e:	4b11      	ldr	r3, [pc, #68]	@ (8013aa4 <prvCheckForValidListAndQueue+0x74>)
 8013a60:	4a11      	ldr	r2, [pc, #68]	@ (8013aa8 <prvCheckForValidListAndQueue+0x78>)
 8013a62:	2110      	movs	r1, #16
 8013a64:	200a      	movs	r0, #10
 8013a66:	f7fd f855 	bl	8010b14 <xQueueGenericCreateStatic>
 8013a6a:	4603      	mov	r3, r0
 8013a6c:	4a08      	ldr	r2, [pc, #32]	@ (8013a90 <prvCheckForValidListAndQueue+0x60>)
 8013a6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013a70:	4b07      	ldr	r3, [pc, #28]	@ (8013a90 <prvCheckForValidListAndQueue+0x60>)
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d005      	beq.n	8013a84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013a78:	4b05      	ldr	r3, [pc, #20]	@ (8013a90 <prvCheckForValidListAndQueue+0x60>)
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	490b      	ldr	r1, [pc, #44]	@ (8013aac <prvCheckForValidListAndQueue+0x7c>)
 8013a7e:	4618      	mov	r0, r3
 8013a80:	f7fe f83a 	bl	8011af8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013a84:	f000 f99a 	bl	8013dbc <vPortExitCritical>
}
 8013a88:	bf00      	nop
 8013a8a:	46bd      	mov	sp, r7
 8013a8c:	bd80      	pop	{r7, pc}
 8013a8e:	bf00      	nop
 8013a90:	200078c4 	.word	0x200078c4
 8013a94:	20007894 	.word	0x20007894
 8013a98:	200078a8 	.word	0x200078a8
 8013a9c:	200078bc 	.word	0x200078bc
 8013aa0:	200078c0 	.word	0x200078c0
 8013aa4:	20007970 	.word	0x20007970
 8013aa8:	200078d0 	.word	0x200078d0
 8013aac:	08020634 	.word	0x08020634

08013ab0 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8013ab0:	b580      	push	{r7, lr}
 8013ab2:	b08a      	sub	sp, #40	@ 0x28
 8013ab4:	af00      	add	r7, sp, #0
 8013ab6:	60f8      	str	r0, [r7, #12]
 8013ab8:	60b9      	str	r1, [r7, #8]
 8013aba:	607a      	str	r2, [r7, #4]
 8013abc:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8013abe:	f06f 0301 	mvn.w	r3, #1
 8013ac2:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8013ac8:	68bb      	ldr	r3, [r7, #8]
 8013aca:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8013ad0:	4b06      	ldr	r3, [pc, #24]	@ (8013aec <xTimerPendFunctionCallFromISR+0x3c>)
 8013ad2:	6818      	ldr	r0, [r3, #0]
 8013ad4:	f107 0114 	add.w	r1, r7, #20
 8013ad8:	2300      	movs	r3, #0
 8013ada:	683a      	ldr	r2, [r7, #0]
 8013adc:	f7fd fb1e 	bl	801111c <xQueueGenericSendFromISR>
 8013ae0:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8013ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8013ae4:	4618      	mov	r0, r3
 8013ae6:	3728      	adds	r7, #40	@ 0x28
 8013ae8:	46bd      	mov	sp, r7
 8013aea:	bd80      	pop	{r7, pc}
 8013aec:	200078c4 	.word	0x200078c4

08013af0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013af0:	b480      	push	{r7}
 8013af2:	b085      	sub	sp, #20
 8013af4:	af00      	add	r7, sp, #0
 8013af6:	60f8      	str	r0, [r7, #12]
 8013af8:	60b9      	str	r1, [r7, #8]
 8013afa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	3b04      	subs	r3, #4
 8013b00:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8013b08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013b0a:	68fb      	ldr	r3, [r7, #12]
 8013b0c:	3b04      	subs	r3, #4
 8013b0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013b10:	68bb      	ldr	r3, [r7, #8]
 8013b12:	f023 0201 	bic.w	r2, r3, #1
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	3b04      	subs	r3, #4
 8013b1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013b20:	4a0c      	ldr	r2, [pc, #48]	@ (8013b54 <pxPortInitialiseStack+0x64>)
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	3b14      	subs	r3, #20
 8013b2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013b2c:	687a      	ldr	r2, [r7, #4]
 8013b2e:	68fb      	ldr	r3, [r7, #12]
 8013b30:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	3b04      	subs	r3, #4
 8013b36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	f06f 0202 	mvn.w	r2, #2
 8013b3e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	3b20      	subs	r3, #32
 8013b44:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013b46:	68fb      	ldr	r3, [r7, #12]
}
 8013b48:	4618      	mov	r0, r3
 8013b4a:	3714      	adds	r7, #20
 8013b4c:	46bd      	mov	sp, r7
 8013b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b52:	4770      	bx	lr
 8013b54:	08013b59 	.word	0x08013b59

08013b58 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013b58:	b480      	push	{r7}
 8013b5a:	b085      	sub	sp, #20
 8013b5c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013b5e:	2300      	movs	r3, #0
 8013b60:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013b62:	4b13      	ldr	r3, [pc, #76]	@ (8013bb0 <prvTaskExitError+0x58>)
 8013b64:	681b      	ldr	r3, [r3, #0]
 8013b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b6a:	d00b      	beq.n	8013b84 <prvTaskExitError+0x2c>
	__asm volatile
 8013b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b70:	f383 8811 	msr	BASEPRI, r3
 8013b74:	f3bf 8f6f 	isb	sy
 8013b78:	f3bf 8f4f 	dsb	sy
 8013b7c:	60fb      	str	r3, [r7, #12]
}
 8013b7e:	bf00      	nop
 8013b80:	bf00      	nop
 8013b82:	e7fd      	b.n	8013b80 <prvTaskExitError+0x28>
	__asm volatile
 8013b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b88:	f383 8811 	msr	BASEPRI, r3
 8013b8c:	f3bf 8f6f 	isb	sy
 8013b90:	f3bf 8f4f 	dsb	sy
 8013b94:	60bb      	str	r3, [r7, #8]
}
 8013b96:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013b98:	bf00      	nop
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d0fc      	beq.n	8013b9a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013ba0:	bf00      	nop
 8013ba2:	bf00      	nop
 8013ba4:	3714      	adds	r7, #20
 8013ba6:	46bd      	mov	sp, r7
 8013ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bac:	4770      	bx	lr
 8013bae:	bf00      	nop
 8013bb0:	20000028 	.word	0x20000028
	...

08013bc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013bc0:	4b07      	ldr	r3, [pc, #28]	@ (8013be0 <pxCurrentTCBConst2>)
 8013bc2:	6819      	ldr	r1, [r3, #0]
 8013bc4:	6808      	ldr	r0, [r1, #0]
 8013bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bca:	f380 8809 	msr	PSP, r0
 8013bce:	f3bf 8f6f 	isb	sy
 8013bd2:	f04f 0000 	mov.w	r0, #0
 8013bd6:	f380 8811 	msr	BASEPRI, r0
 8013bda:	4770      	bx	lr
 8013bdc:	f3af 8000 	nop.w

08013be0 <pxCurrentTCBConst2>:
 8013be0:	20007394 	.word	0x20007394
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013be4:	bf00      	nop
 8013be6:	bf00      	nop

08013be8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013be8:	4808      	ldr	r0, [pc, #32]	@ (8013c0c <prvPortStartFirstTask+0x24>)
 8013bea:	6800      	ldr	r0, [r0, #0]
 8013bec:	6800      	ldr	r0, [r0, #0]
 8013bee:	f380 8808 	msr	MSP, r0
 8013bf2:	f04f 0000 	mov.w	r0, #0
 8013bf6:	f380 8814 	msr	CONTROL, r0
 8013bfa:	b662      	cpsie	i
 8013bfc:	b661      	cpsie	f
 8013bfe:	f3bf 8f4f 	dsb	sy
 8013c02:	f3bf 8f6f 	isb	sy
 8013c06:	df00      	svc	0
 8013c08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013c0a:	bf00      	nop
 8013c0c:	e000ed08 	.word	0xe000ed08

08013c10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013c10:	b580      	push	{r7, lr}
 8013c12:	b086      	sub	sp, #24
 8013c14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013c16:	4b47      	ldr	r3, [pc, #284]	@ (8013d34 <xPortStartScheduler+0x124>)
 8013c18:	681b      	ldr	r3, [r3, #0]
 8013c1a:	4a47      	ldr	r2, [pc, #284]	@ (8013d38 <xPortStartScheduler+0x128>)
 8013c1c:	4293      	cmp	r3, r2
 8013c1e:	d10b      	bne.n	8013c38 <xPortStartScheduler+0x28>
	__asm volatile
 8013c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c24:	f383 8811 	msr	BASEPRI, r3
 8013c28:	f3bf 8f6f 	isb	sy
 8013c2c:	f3bf 8f4f 	dsb	sy
 8013c30:	60fb      	str	r3, [r7, #12]
}
 8013c32:	bf00      	nop
 8013c34:	bf00      	nop
 8013c36:	e7fd      	b.n	8013c34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013c38:	4b3e      	ldr	r3, [pc, #248]	@ (8013d34 <xPortStartScheduler+0x124>)
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	4a3f      	ldr	r2, [pc, #252]	@ (8013d3c <xPortStartScheduler+0x12c>)
 8013c3e:	4293      	cmp	r3, r2
 8013c40:	d10b      	bne.n	8013c5a <xPortStartScheduler+0x4a>
	__asm volatile
 8013c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c46:	f383 8811 	msr	BASEPRI, r3
 8013c4a:	f3bf 8f6f 	isb	sy
 8013c4e:	f3bf 8f4f 	dsb	sy
 8013c52:	613b      	str	r3, [r7, #16]
}
 8013c54:	bf00      	nop
 8013c56:	bf00      	nop
 8013c58:	e7fd      	b.n	8013c56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013c5a:	4b39      	ldr	r3, [pc, #228]	@ (8013d40 <xPortStartScheduler+0x130>)
 8013c5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013c5e:	697b      	ldr	r3, [r7, #20]
 8013c60:	781b      	ldrb	r3, [r3, #0]
 8013c62:	b2db      	uxtb	r3, r3
 8013c64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013c66:	697b      	ldr	r3, [r7, #20]
 8013c68:	22ff      	movs	r2, #255	@ 0xff
 8013c6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013c6c:	697b      	ldr	r3, [r7, #20]
 8013c6e:	781b      	ldrb	r3, [r3, #0]
 8013c70:	b2db      	uxtb	r3, r3
 8013c72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013c74:	78fb      	ldrb	r3, [r7, #3]
 8013c76:	b2db      	uxtb	r3, r3
 8013c78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013c7c:	b2da      	uxtb	r2, r3
 8013c7e:	4b31      	ldr	r3, [pc, #196]	@ (8013d44 <xPortStartScheduler+0x134>)
 8013c80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013c82:	4b31      	ldr	r3, [pc, #196]	@ (8013d48 <xPortStartScheduler+0x138>)
 8013c84:	2207      	movs	r2, #7
 8013c86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013c88:	e009      	b.n	8013c9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8013c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8013d48 <xPortStartScheduler+0x138>)
 8013c8c:	681b      	ldr	r3, [r3, #0]
 8013c8e:	3b01      	subs	r3, #1
 8013c90:	4a2d      	ldr	r2, [pc, #180]	@ (8013d48 <xPortStartScheduler+0x138>)
 8013c92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013c94:	78fb      	ldrb	r3, [r7, #3]
 8013c96:	b2db      	uxtb	r3, r3
 8013c98:	005b      	lsls	r3, r3, #1
 8013c9a:	b2db      	uxtb	r3, r3
 8013c9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013c9e:	78fb      	ldrb	r3, [r7, #3]
 8013ca0:	b2db      	uxtb	r3, r3
 8013ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013ca6:	2b80      	cmp	r3, #128	@ 0x80
 8013ca8:	d0ef      	beq.n	8013c8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013caa:	4b27      	ldr	r3, [pc, #156]	@ (8013d48 <xPortStartScheduler+0x138>)
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	f1c3 0307 	rsb	r3, r3, #7
 8013cb2:	2b04      	cmp	r3, #4
 8013cb4:	d00b      	beq.n	8013cce <xPortStartScheduler+0xbe>
	__asm volatile
 8013cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013cba:	f383 8811 	msr	BASEPRI, r3
 8013cbe:	f3bf 8f6f 	isb	sy
 8013cc2:	f3bf 8f4f 	dsb	sy
 8013cc6:	60bb      	str	r3, [r7, #8]
}
 8013cc8:	bf00      	nop
 8013cca:	bf00      	nop
 8013ccc:	e7fd      	b.n	8013cca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013cce:	4b1e      	ldr	r3, [pc, #120]	@ (8013d48 <xPortStartScheduler+0x138>)
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	021b      	lsls	r3, r3, #8
 8013cd4:	4a1c      	ldr	r2, [pc, #112]	@ (8013d48 <xPortStartScheduler+0x138>)
 8013cd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8013d48 <xPortStartScheduler+0x138>)
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013ce0:	4a19      	ldr	r2, [pc, #100]	@ (8013d48 <xPortStartScheduler+0x138>)
 8013ce2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	b2da      	uxtb	r2, r3
 8013ce8:	697b      	ldr	r3, [r7, #20]
 8013cea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013cec:	4b17      	ldr	r3, [pc, #92]	@ (8013d4c <xPortStartScheduler+0x13c>)
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	4a16      	ldr	r2, [pc, #88]	@ (8013d4c <xPortStartScheduler+0x13c>)
 8013cf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013cf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013cf8:	4b14      	ldr	r3, [pc, #80]	@ (8013d4c <xPortStartScheduler+0x13c>)
 8013cfa:	681b      	ldr	r3, [r3, #0]
 8013cfc:	4a13      	ldr	r2, [pc, #76]	@ (8013d4c <xPortStartScheduler+0x13c>)
 8013cfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8013d02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013d04:	f000 f8da 	bl	8013ebc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013d08:	4b11      	ldr	r3, [pc, #68]	@ (8013d50 <xPortStartScheduler+0x140>)
 8013d0a:	2200      	movs	r2, #0
 8013d0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8013d0e:	f000 f8f9 	bl	8013f04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8013d12:	4b10      	ldr	r3, [pc, #64]	@ (8013d54 <xPortStartScheduler+0x144>)
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	4a0f      	ldr	r2, [pc, #60]	@ (8013d54 <xPortStartScheduler+0x144>)
 8013d18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8013d1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013d1e:	f7ff ff63 	bl	8013be8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013d22:	f7fe fc39 	bl	8012598 <vTaskSwitchContext>
	prvTaskExitError();
 8013d26:	f7ff ff17 	bl	8013b58 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013d2a:	2300      	movs	r3, #0
}
 8013d2c:	4618      	mov	r0, r3
 8013d2e:	3718      	adds	r7, #24
 8013d30:	46bd      	mov	sp, r7
 8013d32:	bd80      	pop	{r7, pc}
 8013d34:	e000ed00 	.word	0xe000ed00
 8013d38:	410fc271 	.word	0x410fc271
 8013d3c:	410fc270 	.word	0x410fc270
 8013d40:	e000e400 	.word	0xe000e400
 8013d44:	200079c0 	.word	0x200079c0
 8013d48:	200079c4 	.word	0x200079c4
 8013d4c:	e000ed20 	.word	0xe000ed20
 8013d50:	20000028 	.word	0x20000028
 8013d54:	e000ef34 	.word	0xe000ef34

08013d58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013d58:	b480      	push	{r7}
 8013d5a:	b083      	sub	sp, #12
 8013d5c:	af00      	add	r7, sp, #0
	__asm volatile
 8013d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d62:	f383 8811 	msr	BASEPRI, r3
 8013d66:	f3bf 8f6f 	isb	sy
 8013d6a:	f3bf 8f4f 	dsb	sy
 8013d6e:	607b      	str	r3, [r7, #4]
}
 8013d70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013d72:	4b10      	ldr	r3, [pc, #64]	@ (8013db4 <vPortEnterCritical+0x5c>)
 8013d74:	681b      	ldr	r3, [r3, #0]
 8013d76:	3301      	adds	r3, #1
 8013d78:	4a0e      	ldr	r2, [pc, #56]	@ (8013db4 <vPortEnterCritical+0x5c>)
 8013d7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8013db4 <vPortEnterCritical+0x5c>)
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	2b01      	cmp	r3, #1
 8013d82:	d110      	bne.n	8013da6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013d84:	4b0c      	ldr	r3, [pc, #48]	@ (8013db8 <vPortEnterCritical+0x60>)
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	b2db      	uxtb	r3, r3
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d00b      	beq.n	8013da6 <vPortEnterCritical+0x4e>
	__asm volatile
 8013d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d92:	f383 8811 	msr	BASEPRI, r3
 8013d96:	f3bf 8f6f 	isb	sy
 8013d9a:	f3bf 8f4f 	dsb	sy
 8013d9e:	603b      	str	r3, [r7, #0]
}
 8013da0:	bf00      	nop
 8013da2:	bf00      	nop
 8013da4:	e7fd      	b.n	8013da2 <vPortEnterCritical+0x4a>
	}
}
 8013da6:	bf00      	nop
 8013da8:	370c      	adds	r7, #12
 8013daa:	46bd      	mov	sp, r7
 8013dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db0:	4770      	bx	lr
 8013db2:	bf00      	nop
 8013db4:	20000028 	.word	0x20000028
 8013db8:	e000ed04 	.word	0xe000ed04

08013dbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013dbc:	b480      	push	{r7}
 8013dbe:	b083      	sub	sp, #12
 8013dc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013dc2:	4b12      	ldr	r3, [pc, #72]	@ (8013e0c <vPortExitCritical+0x50>)
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d10b      	bne.n	8013de2 <vPortExitCritical+0x26>
	__asm volatile
 8013dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dce:	f383 8811 	msr	BASEPRI, r3
 8013dd2:	f3bf 8f6f 	isb	sy
 8013dd6:	f3bf 8f4f 	dsb	sy
 8013dda:	607b      	str	r3, [r7, #4]
}
 8013ddc:	bf00      	nop
 8013dde:	bf00      	nop
 8013de0:	e7fd      	b.n	8013dde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013de2:	4b0a      	ldr	r3, [pc, #40]	@ (8013e0c <vPortExitCritical+0x50>)
 8013de4:	681b      	ldr	r3, [r3, #0]
 8013de6:	3b01      	subs	r3, #1
 8013de8:	4a08      	ldr	r2, [pc, #32]	@ (8013e0c <vPortExitCritical+0x50>)
 8013dea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013dec:	4b07      	ldr	r3, [pc, #28]	@ (8013e0c <vPortExitCritical+0x50>)
 8013dee:	681b      	ldr	r3, [r3, #0]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d105      	bne.n	8013e00 <vPortExitCritical+0x44>
 8013df4:	2300      	movs	r3, #0
 8013df6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013df8:	683b      	ldr	r3, [r7, #0]
 8013dfa:	f383 8811 	msr	BASEPRI, r3
}
 8013dfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013e00:	bf00      	nop
 8013e02:	370c      	adds	r7, #12
 8013e04:	46bd      	mov	sp, r7
 8013e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e0a:	4770      	bx	lr
 8013e0c:	20000028 	.word	0x20000028

08013e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013e10:	f3ef 8009 	mrs	r0, PSP
 8013e14:	f3bf 8f6f 	isb	sy
 8013e18:	4b15      	ldr	r3, [pc, #84]	@ (8013e70 <pxCurrentTCBConst>)
 8013e1a:	681a      	ldr	r2, [r3, #0]
 8013e1c:	f01e 0f10 	tst.w	lr, #16
 8013e20:	bf08      	it	eq
 8013e22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013e26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e2a:	6010      	str	r0, [r2, #0]
 8013e2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013e30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013e34:	f380 8811 	msr	BASEPRI, r0
 8013e38:	f3bf 8f4f 	dsb	sy
 8013e3c:	f3bf 8f6f 	isb	sy
 8013e40:	f7fe fbaa 	bl	8012598 <vTaskSwitchContext>
 8013e44:	f04f 0000 	mov.w	r0, #0
 8013e48:	f380 8811 	msr	BASEPRI, r0
 8013e4c:	bc09      	pop	{r0, r3}
 8013e4e:	6819      	ldr	r1, [r3, #0]
 8013e50:	6808      	ldr	r0, [r1, #0]
 8013e52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e56:	f01e 0f10 	tst.w	lr, #16
 8013e5a:	bf08      	it	eq
 8013e5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013e60:	f380 8809 	msr	PSP, r0
 8013e64:	f3bf 8f6f 	isb	sy
 8013e68:	4770      	bx	lr
 8013e6a:	bf00      	nop
 8013e6c:	f3af 8000 	nop.w

08013e70 <pxCurrentTCBConst>:
 8013e70:	20007394 	.word	0x20007394
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013e74:	bf00      	nop
 8013e76:	bf00      	nop

08013e78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013e78:	b580      	push	{r7, lr}
 8013e7a:	b082      	sub	sp, #8
 8013e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8013e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e82:	f383 8811 	msr	BASEPRI, r3
 8013e86:	f3bf 8f6f 	isb	sy
 8013e8a:	f3bf 8f4f 	dsb	sy
 8013e8e:	607b      	str	r3, [r7, #4]
}
 8013e90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013e92:	f7fe fac7 	bl	8012424 <xTaskIncrementTick>
 8013e96:	4603      	mov	r3, r0
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d003      	beq.n	8013ea4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013e9c:	4b06      	ldr	r3, [pc, #24]	@ (8013eb8 <xPortSysTickHandler+0x40>)
 8013e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013ea2:	601a      	str	r2, [r3, #0]
 8013ea4:	2300      	movs	r3, #0
 8013ea6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013ea8:	683b      	ldr	r3, [r7, #0]
 8013eaa:	f383 8811 	msr	BASEPRI, r3
}
 8013eae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013eb0:	bf00      	nop
 8013eb2:	3708      	adds	r7, #8
 8013eb4:	46bd      	mov	sp, r7
 8013eb6:	bd80      	pop	{r7, pc}
 8013eb8:	e000ed04 	.word	0xe000ed04

08013ebc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013ebc:	b480      	push	{r7}
 8013ebe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8013ef0 <vPortSetupTimerInterrupt+0x34>)
 8013ec2:	2200      	movs	r2, #0
 8013ec4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8013ef4 <vPortSetupTimerInterrupt+0x38>)
 8013ec8:	2200      	movs	r2, #0
 8013eca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8013ef8 <vPortSetupTimerInterrupt+0x3c>)
 8013ece:	681b      	ldr	r3, [r3, #0]
 8013ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8013efc <vPortSetupTimerInterrupt+0x40>)
 8013ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8013ed6:	099b      	lsrs	r3, r3, #6
 8013ed8:	4a09      	ldr	r2, [pc, #36]	@ (8013f00 <vPortSetupTimerInterrupt+0x44>)
 8013eda:	3b01      	subs	r3, #1
 8013edc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013ede:	4b04      	ldr	r3, [pc, #16]	@ (8013ef0 <vPortSetupTimerInterrupt+0x34>)
 8013ee0:	2207      	movs	r2, #7
 8013ee2:	601a      	str	r2, [r3, #0]
}
 8013ee4:	bf00      	nop
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eec:	4770      	bx	lr
 8013eee:	bf00      	nop
 8013ef0:	e000e010 	.word	0xe000e010
 8013ef4:	e000e018 	.word	0xe000e018
 8013ef8:	20000008 	.word	0x20000008
 8013efc:	10624dd3 	.word	0x10624dd3
 8013f00:	e000e014 	.word	0xe000e014

08013f04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013f04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013f14 <vPortEnableVFP+0x10>
 8013f08:	6801      	ldr	r1, [r0, #0]
 8013f0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8013f0e:	6001      	str	r1, [r0, #0]
 8013f10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013f12:	bf00      	nop
 8013f14:	e000ed88 	.word	0xe000ed88

08013f18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013f18:	b480      	push	{r7}
 8013f1a:	b085      	sub	sp, #20
 8013f1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013f1e:	f3ef 8305 	mrs	r3, IPSR
 8013f22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013f24:	68fb      	ldr	r3, [r7, #12]
 8013f26:	2b0f      	cmp	r3, #15
 8013f28:	d915      	bls.n	8013f56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013f2a:	4a18      	ldr	r2, [pc, #96]	@ (8013f8c <vPortValidateInterruptPriority+0x74>)
 8013f2c:	68fb      	ldr	r3, [r7, #12]
 8013f2e:	4413      	add	r3, r2
 8013f30:	781b      	ldrb	r3, [r3, #0]
 8013f32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013f34:	4b16      	ldr	r3, [pc, #88]	@ (8013f90 <vPortValidateInterruptPriority+0x78>)
 8013f36:	781b      	ldrb	r3, [r3, #0]
 8013f38:	7afa      	ldrb	r2, [r7, #11]
 8013f3a:	429a      	cmp	r2, r3
 8013f3c:	d20b      	bcs.n	8013f56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8013f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f42:	f383 8811 	msr	BASEPRI, r3
 8013f46:	f3bf 8f6f 	isb	sy
 8013f4a:	f3bf 8f4f 	dsb	sy
 8013f4e:	607b      	str	r3, [r7, #4]
}
 8013f50:	bf00      	nop
 8013f52:	bf00      	nop
 8013f54:	e7fd      	b.n	8013f52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013f56:	4b0f      	ldr	r3, [pc, #60]	@ (8013f94 <vPortValidateInterruptPriority+0x7c>)
 8013f58:	681b      	ldr	r3, [r3, #0]
 8013f5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8013f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8013f98 <vPortValidateInterruptPriority+0x80>)
 8013f60:	681b      	ldr	r3, [r3, #0]
 8013f62:	429a      	cmp	r2, r3
 8013f64:	d90b      	bls.n	8013f7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f6a:	f383 8811 	msr	BASEPRI, r3
 8013f6e:	f3bf 8f6f 	isb	sy
 8013f72:	f3bf 8f4f 	dsb	sy
 8013f76:	603b      	str	r3, [r7, #0]
}
 8013f78:	bf00      	nop
 8013f7a:	bf00      	nop
 8013f7c:	e7fd      	b.n	8013f7a <vPortValidateInterruptPriority+0x62>
	}
 8013f7e:	bf00      	nop
 8013f80:	3714      	adds	r7, #20
 8013f82:	46bd      	mov	sp, r7
 8013f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f88:	4770      	bx	lr
 8013f8a:	bf00      	nop
 8013f8c:	e000e3f0 	.word	0xe000e3f0
 8013f90:	200079c0 	.word	0x200079c0
 8013f94:	e000ed0c 	.word	0xe000ed0c
 8013f98:	200079c4 	.word	0x200079c4

08013f9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013f9c:	b580      	push	{r7, lr}
 8013f9e:	b08a      	sub	sp, #40	@ 0x28
 8013fa0:	af00      	add	r7, sp, #0
 8013fa2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013fa4:	2300      	movs	r3, #0
 8013fa6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013fa8:	f7fe f96e 	bl	8012288 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013fac:	4b5c      	ldr	r3, [pc, #368]	@ (8014120 <pvPortMalloc+0x184>)
 8013fae:	681b      	ldr	r3, [r3, #0]
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d101      	bne.n	8013fb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013fb4:	f000 f924 	bl	8014200 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8014124 <pvPortMalloc+0x188>)
 8013fba:	681a      	ldr	r2, [r3, #0]
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	4013      	ands	r3, r2
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	f040 8095 	bne.w	80140f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d01e      	beq.n	801400a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8013fcc:	2208      	movs	r2, #8
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	4413      	add	r3, r2
 8013fd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	f003 0307 	and.w	r3, r3, #7
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	d015      	beq.n	801400a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	f023 0307 	bic.w	r3, r3, #7
 8013fe4:	3308      	adds	r3, #8
 8013fe6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	f003 0307 	and.w	r3, r3, #7
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d00b      	beq.n	801400a <pvPortMalloc+0x6e>
	__asm volatile
 8013ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ff6:	f383 8811 	msr	BASEPRI, r3
 8013ffa:	f3bf 8f6f 	isb	sy
 8013ffe:	f3bf 8f4f 	dsb	sy
 8014002:	617b      	str	r3, [r7, #20]
}
 8014004:	bf00      	nop
 8014006:	bf00      	nop
 8014008:	e7fd      	b.n	8014006 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	2b00      	cmp	r3, #0
 801400e:	d06f      	beq.n	80140f0 <pvPortMalloc+0x154>
 8014010:	4b45      	ldr	r3, [pc, #276]	@ (8014128 <pvPortMalloc+0x18c>)
 8014012:	681b      	ldr	r3, [r3, #0]
 8014014:	687a      	ldr	r2, [r7, #4]
 8014016:	429a      	cmp	r2, r3
 8014018:	d86a      	bhi.n	80140f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801401a:	4b44      	ldr	r3, [pc, #272]	@ (801412c <pvPortMalloc+0x190>)
 801401c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801401e:	4b43      	ldr	r3, [pc, #268]	@ (801412c <pvPortMalloc+0x190>)
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014024:	e004      	b.n	8014030 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8014026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014028:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8014030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014032:	685b      	ldr	r3, [r3, #4]
 8014034:	687a      	ldr	r2, [r7, #4]
 8014036:	429a      	cmp	r2, r3
 8014038:	d903      	bls.n	8014042 <pvPortMalloc+0xa6>
 801403a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801403c:	681b      	ldr	r3, [r3, #0]
 801403e:	2b00      	cmp	r3, #0
 8014040:	d1f1      	bne.n	8014026 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8014042:	4b37      	ldr	r3, [pc, #220]	@ (8014120 <pvPortMalloc+0x184>)
 8014044:	681b      	ldr	r3, [r3, #0]
 8014046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014048:	429a      	cmp	r2, r3
 801404a:	d051      	beq.n	80140f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801404c:	6a3b      	ldr	r3, [r7, #32]
 801404e:	681b      	ldr	r3, [r3, #0]
 8014050:	2208      	movs	r2, #8
 8014052:	4413      	add	r3, r2
 8014054:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014058:	681a      	ldr	r2, [r3, #0]
 801405a:	6a3b      	ldr	r3, [r7, #32]
 801405c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801405e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014060:	685a      	ldr	r2, [r3, #4]
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	1ad2      	subs	r2, r2, r3
 8014066:	2308      	movs	r3, #8
 8014068:	005b      	lsls	r3, r3, #1
 801406a:	429a      	cmp	r2, r3
 801406c:	d920      	bls.n	80140b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801406e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	4413      	add	r3, r2
 8014074:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014076:	69bb      	ldr	r3, [r7, #24]
 8014078:	f003 0307 	and.w	r3, r3, #7
 801407c:	2b00      	cmp	r3, #0
 801407e:	d00b      	beq.n	8014098 <pvPortMalloc+0xfc>
	__asm volatile
 8014080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014084:	f383 8811 	msr	BASEPRI, r3
 8014088:	f3bf 8f6f 	isb	sy
 801408c:	f3bf 8f4f 	dsb	sy
 8014090:	613b      	str	r3, [r7, #16]
}
 8014092:	bf00      	nop
 8014094:	bf00      	nop
 8014096:	e7fd      	b.n	8014094 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801409a:	685a      	ldr	r2, [r3, #4]
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	1ad2      	subs	r2, r2, r3
 80140a0:	69bb      	ldr	r3, [r7, #24]
 80140a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80140a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140a6:	687a      	ldr	r2, [r7, #4]
 80140a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80140aa:	69b8      	ldr	r0, [r7, #24]
 80140ac:	f000 f90a 	bl	80142c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80140b0:	4b1d      	ldr	r3, [pc, #116]	@ (8014128 <pvPortMalloc+0x18c>)
 80140b2:	681a      	ldr	r2, [r3, #0]
 80140b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140b6:	685b      	ldr	r3, [r3, #4]
 80140b8:	1ad3      	subs	r3, r2, r3
 80140ba:	4a1b      	ldr	r2, [pc, #108]	@ (8014128 <pvPortMalloc+0x18c>)
 80140bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80140be:	4b1a      	ldr	r3, [pc, #104]	@ (8014128 <pvPortMalloc+0x18c>)
 80140c0:	681a      	ldr	r2, [r3, #0]
 80140c2:	4b1b      	ldr	r3, [pc, #108]	@ (8014130 <pvPortMalloc+0x194>)
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	429a      	cmp	r2, r3
 80140c8:	d203      	bcs.n	80140d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80140ca:	4b17      	ldr	r3, [pc, #92]	@ (8014128 <pvPortMalloc+0x18c>)
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	4a18      	ldr	r2, [pc, #96]	@ (8014130 <pvPortMalloc+0x194>)
 80140d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80140d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140d4:	685a      	ldr	r2, [r3, #4]
 80140d6:	4b13      	ldr	r3, [pc, #76]	@ (8014124 <pvPortMalloc+0x188>)
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	431a      	orrs	r2, r3
 80140dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80140e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140e2:	2200      	movs	r2, #0
 80140e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80140e6:	4b13      	ldr	r3, [pc, #76]	@ (8014134 <pvPortMalloc+0x198>)
 80140e8:	681b      	ldr	r3, [r3, #0]
 80140ea:	3301      	adds	r3, #1
 80140ec:	4a11      	ldr	r2, [pc, #68]	@ (8014134 <pvPortMalloc+0x198>)
 80140ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80140f0:	f7fe f8d8 	bl	80122a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80140f4:	69fb      	ldr	r3, [r7, #28]
 80140f6:	f003 0307 	and.w	r3, r3, #7
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d00b      	beq.n	8014116 <pvPortMalloc+0x17a>
	__asm volatile
 80140fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014102:	f383 8811 	msr	BASEPRI, r3
 8014106:	f3bf 8f6f 	isb	sy
 801410a:	f3bf 8f4f 	dsb	sy
 801410e:	60fb      	str	r3, [r7, #12]
}
 8014110:	bf00      	nop
 8014112:	bf00      	nop
 8014114:	e7fd      	b.n	8014112 <pvPortMalloc+0x176>
	return pvReturn;
 8014116:	69fb      	ldr	r3, [r7, #28]
}
 8014118:	4618      	mov	r0, r3
 801411a:	3728      	adds	r7, #40	@ 0x28
 801411c:	46bd      	mov	sp, r7
 801411e:	bd80      	pop	{r7, pc}
 8014120:	2000f9d0 	.word	0x2000f9d0
 8014124:	2000f9e4 	.word	0x2000f9e4
 8014128:	2000f9d4 	.word	0x2000f9d4
 801412c:	2000f9c8 	.word	0x2000f9c8
 8014130:	2000f9d8 	.word	0x2000f9d8
 8014134:	2000f9dc 	.word	0x2000f9dc

08014138 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014138:	b580      	push	{r7, lr}
 801413a:	b086      	sub	sp, #24
 801413c:	af00      	add	r7, sp, #0
 801413e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	2b00      	cmp	r3, #0
 8014148:	d04f      	beq.n	80141ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801414a:	2308      	movs	r3, #8
 801414c:	425b      	negs	r3, r3
 801414e:	697a      	ldr	r2, [r7, #20]
 8014150:	4413      	add	r3, r2
 8014152:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014154:	697b      	ldr	r3, [r7, #20]
 8014156:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014158:	693b      	ldr	r3, [r7, #16]
 801415a:	685a      	ldr	r2, [r3, #4]
 801415c:	4b25      	ldr	r3, [pc, #148]	@ (80141f4 <vPortFree+0xbc>)
 801415e:	681b      	ldr	r3, [r3, #0]
 8014160:	4013      	ands	r3, r2
 8014162:	2b00      	cmp	r3, #0
 8014164:	d10b      	bne.n	801417e <vPortFree+0x46>
	__asm volatile
 8014166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801416a:	f383 8811 	msr	BASEPRI, r3
 801416e:	f3bf 8f6f 	isb	sy
 8014172:	f3bf 8f4f 	dsb	sy
 8014176:	60fb      	str	r3, [r7, #12]
}
 8014178:	bf00      	nop
 801417a:	bf00      	nop
 801417c:	e7fd      	b.n	801417a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801417e:	693b      	ldr	r3, [r7, #16]
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	2b00      	cmp	r3, #0
 8014184:	d00b      	beq.n	801419e <vPortFree+0x66>
	__asm volatile
 8014186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801418a:	f383 8811 	msr	BASEPRI, r3
 801418e:	f3bf 8f6f 	isb	sy
 8014192:	f3bf 8f4f 	dsb	sy
 8014196:	60bb      	str	r3, [r7, #8]
}
 8014198:	bf00      	nop
 801419a:	bf00      	nop
 801419c:	e7fd      	b.n	801419a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801419e:	693b      	ldr	r3, [r7, #16]
 80141a0:	685a      	ldr	r2, [r3, #4]
 80141a2:	4b14      	ldr	r3, [pc, #80]	@ (80141f4 <vPortFree+0xbc>)
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	4013      	ands	r3, r2
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d01e      	beq.n	80141ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80141ac:	693b      	ldr	r3, [r7, #16]
 80141ae:	681b      	ldr	r3, [r3, #0]
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d11a      	bne.n	80141ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80141b4:	693b      	ldr	r3, [r7, #16]
 80141b6:	685a      	ldr	r2, [r3, #4]
 80141b8:	4b0e      	ldr	r3, [pc, #56]	@ (80141f4 <vPortFree+0xbc>)
 80141ba:	681b      	ldr	r3, [r3, #0]
 80141bc:	43db      	mvns	r3, r3
 80141be:	401a      	ands	r2, r3
 80141c0:	693b      	ldr	r3, [r7, #16]
 80141c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80141c4:	f7fe f860 	bl	8012288 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80141c8:	693b      	ldr	r3, [r7, #16]
 80141ca:	685a      	ldr	r2, [r3, #4]
 80141cc:	4b0a      	ldr	r3, [pc, #40]	@ (80141f8 <vPortFree+0xc0>)
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	4413      	add	r3, r2
 80141d2:	4a09      	ldr	r2, [pc, #36]	@ (80141f8 <vPortFree+0xc0>)
 80141d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80141d6:	6938      	ldr	r0, [r7, #16]
 80141d8:	f000 f874 	bl	80142c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80141dc:	4b07      	ldr	r3, [pc, #28]	@ (80141fc <vPortFree+0xc4>)
 80141de:	681b      	ldr	r3, [r3, #0]
 80141e0:	3301      	adds	r3, #1
 80141e2:	4a06      	ldr	r2, [pc, #24]	@ (80141fc <vPortFree+0xc4>)
 80141e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80141e6:	f7fe f85d 	bl	80122a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80141ea:	bf00      	nop
 80141ec:	3718      	adds	r7, #24
 80141ee:	46bd      	mov	sp, r7
 80141f0:	bd80      	pop	{r7, pc}
 80141f2:	bf00      	nop
 80141f4:	2000f9e4 	.word	0x2000f9e4
 80141f8:	2000f9d4 	.word	0x2000f9d4
 80141fc:	2000f9e0 	.word	0x2000f9e0

08014200 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014200:	b480      	push	{r7}
 8014202:	b085      	sub	sp, #20
 8014204:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8014206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801420a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801420c:	4b27      	ldr	r3, [pc, #156]	@ (80142ac <prvHeapInit+0xac>)
 801420e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8014210:	68fb      	ldr	r3, [r7, #12]
 8014212:	f003 0307 	and.w	r3, r3, #7
 8014216:	2b00      	cmp	r3, #0
 8014218:	d00c      	beq.n	8014234 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	3307      	adds	r3, #7
 801421e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014220:	68fb      	ldr	r3, [r7, #12]
 8014222:	f023 0307 	bic.w	r3, r3, #7
 8014226:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8014228:	68ba      	ldr	r2, [r7, #8]
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	1ad3      	subs	r3, r2, r3
 801422e:	4a1f      	ldr	r2, [pc, #124]	@ (80142ac <prvHeapInit+0xac>)
 8014230:	4413      	add	r3, r2
 8014232:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8014234:	68fb      	ldr	r3, [r7, #12]
 8014236:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8014238:	4a1d      	ldr	r2, [pc, #116]	@ (80142b0 <prvHeapInit+0xb0>)
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801423e:	4b1c      	ldr	r3, [pc, #112]	@ (80142b0 <prvHeapInit+0xb0>)
 8014240:	2200      	movs	r2, #0
 8014242:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	68ba      	ldr	r2, [r7, #8]
 8014248:	4413      	add	r3, r2
 801424a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801424c:	2208      	movs	r2, #8
 801424e:	68fb      	ldr	r3, [r7, #12]
 8014250:	1a9b      	subs	r3, r3, r2
 8014252:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	f023 0307 	bic.w	r3, r3, #7
 801425a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801425c:	68fb      	ldr	r3, [r7, #12]
 801425e:	4a15      	ldr	r2, [pc, #84]	@ (80142b4 <prvHeapInit+0xb4>)
 8014260:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014262:	4b14      	ldr	r3, [pc, #80]	@ (80142b4 <prvHeapInit+0xb4>)
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	2200      	movs	r2, #0
 8014268:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801426a:	4b12      	ldr	r3, [pc, #72]	@ (80142b4 <prvHeapInit+0xb4>)
 801426c:	681b      	ldr	r3, [r3, #0]
 801426e:	2200      	movs	r2, #0
 8014270:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8014276:	683b      	ldr	r3, [r7, #0]
 8014278:	68fa      	ldr	r2, [r7, #12]
 801427a:	1ad2      	subs	r2, r2, r3
 801427c:	683b      	ldr	r3, [r7, #0]
 801427e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014280:	4b0c      	ldr	r3, [pc, #48]	@ (80142b4 <prvHeapInit+0xb4>)
 8014282:	681a      	ldr	r2, [r3, #0]
 8014284:	683b      	ldr	r3, [r7, #0]
 8014286:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014288:	683b      	ldr	r3, [r7, #0]
 801428a:	685b      	ldr	r3, [r3, #4]
 801428c:	4a0a      	ldr	r2, [pc, #40]	@ (80142b8 <prvHeapInit+0xb8>)
 801428e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014290:	683b      	ldr	r3, [r7, #0]
 8014292:	685b      	ldr	r3, [r3, #4]
 8014294:	4a09      	ldr	r2, [pc, #36]	@ (80142bc <prvHeapInit+0xbc>)
 8014296:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014298:	4b09      	ldr	r3, [pc, #36]	@ (80142c0 <prvHeapInit+0xc0>)
 801429a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801429e:	601a      	str	r2, [r3, #0]
}
 80142a0:	bf00      	nop
 80142a2:	3714      	adds	r7, #20
 80142a4:	46bd      	mov	sp, r7
 80142a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142aa:	4770      	bx	lr
 80142ac:	200079c8 	.word	0x200079c8
 80142b0:	2000f9c8 	.word	0x2000f9c8
 80142b4:	2000f9d0 	.word	0x2000f9d0
 80142b8:	2000f9d8 	.word	0x2000f9d8
 80142bc:	2000f9d4 	.word	0x2000f9d4
 80142c0:	2000f9e4 	.word	0x2000f9e4

080142c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80142c4:	b480      	push	{r7}
 80142c6:	b085      	sub	sp, #20
 80142c8:	af00      	add	r7, sp, #0
 80142ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80142cc:	4b28      	ldr	r3, [pc, #160]	@ (8014370 <prvInsertBlockIntoFreeList+0xac>)
 80142ce:	60fb      	str	r3, [r7, #12]
 80142d0:	e002      	b.n	80142d8 <prvInsertBlockIntoFreeList+0x14>
 80142d2:	68fb      	ldr	r3, [r7, #12]
 80142d4:	681b      	ldr	r3, [r3, #0]
 80142d6:	60fb      	str	r3, [r7, #12]
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	687a      	ldr	r2, [r7, #4]
 80142de:	429a      	cmp	r2, r3
 80142e0:	d8f7      	bhi.n	80142d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80142e2:	68fb      	ldr	r3, [r7, #12]
 80142e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80142e6:	68fb      	ldr	r3, [r7, #12]
 80142e8:	685b      	ldr	r3, [r3, #4]
 80142ea:	68ba      	ldr	r2, [r7, #8]
 80142ec:	4413      	add	r3, r2
 80142ee:	687a      	ldr	r2, [r7, #4]
 80142f0:	429a      	cmp	r2, r3
 80142f2:	d108      	bne.n	8014306 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	685a      	ldr	r2, [r3, #4]
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	685b      	ldr	r3, [r3, #4]
 80142fc:	441a      	add	r2, r3
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8014302:	68fb      	ldr	r3, [r7, #12]
 8014304:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	685b      	ldr	r3, [r3, #4]
 801430e:	68ba      	ldr	r2, [r7, #8]
 8014310:	441a      	add	r2, r3
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	429a      	cmp	r2, r3
 8014318:	d118      	bne.n	801434c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801431a:	68fb      	ldr	r3, [r7, #12]
 801431c:	681a      	ldr	r2, [r3, #0]
 801431e:	4b15      	ldr	r3, [pc, #84]	@ (8014374 <prvInsertBlockIntoFreeList+0xb0>)
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	429a      	cmp	r2, r3
 8014324:	d00d      	beq.n	8014342 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	685a      	ldr	r2, [r3, #4]
 801432a:	68fb      	ldr	r3, [r7, #12]
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	685b      	ldr	r3, [r3, #4]
 8014330:	441a      	add	r2, r3
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	681b      	ldr	r3, [r3, #0]
 801433a:	681a      	ldr	r2, [r3, #0]
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	601a      	str	r2, [r3, #0]
 8014340:	e008      	b.n	8014354 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014342:	4b0c      	ldr	r3, [pc, #48]	@ (8014374 <prvInsertBlockIntoFreeList+0xb0>)
 8014344:	681a      	ldr	r2, [r3, #0]
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	601a      	str	r2, [r3, #0]
 801434a:	e003      	b.n	8014354 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	681a      	ldr	r2, [r3, #0]
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014354:	68fa      	ldr	r2, [r7, #12]
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	429a      	cmp	r2, r3
 801435a:	d002      	beq.n	8014362 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	687a      	ldr	r2, [r7, #4]
 8014360:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014362:	bf00      	nop
 8014364:	3714      	adds	r7, #20
 8014366:	46bd      	mov	sp, r7
 8014368:	f85d 7b04 	ldr.w	r7, [sp], #4
 801436c:	4770      	bx	lr
 801436e:	bf00      	nop
 8014370:	2000f9c8 	.word	0x2000f9c8
 8014374:	2000f9d0 	.word	0x2000f9d0

08014378 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8014378:	b580      	push	{r7, lr}
 801437a:	b084      	sub	sp, #16
 801437c:	af00      	add	r7, sp, #0
 801437e:	6078      	str	r0, [r7, #4]
 8014380:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8014382:	f007 fb63 	bl	801ba4c <sys_timeouts_sleeptime>
 8014386:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801438e:	d10b      	bne.n	80143a8 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8014390:	4813      	ldr	r0, [pc, #76]	@ (80143e0 <tcpip_timeouts_mbox_fetch+0x68>)
 8014392:	f00a fc0a 	bl	801ebaa <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8014396:	2200      	movs	r2, #0
 8014398:	6839      	ldr	r1, [r7, #0]
 801439a:	6878      	ldr	r0, [r7, #4]
 801439c:	f00a fb92 	bl	801eac4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 80143a0:	480f      	ldr	r0, [pc, #60]	@ (80143e0 <tcpip_timeouts_mbox_fetch+0x68>)
 80143a2:	f00a fbf3 	bl	801eb8c <sys_mutex_lock>
    return;
 80143a6:	e018      	b.n	80143da <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d102      	bne.n	80143b4 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80143ae:	f007 fb13 	bl	801b9d8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80143b2:	e7e6      	b.n	8014382 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80143b4:	480a      	ldr	r0, [pc, #40]	@ (80143e0 <tcpip_timeouts_mbox_fetch+0x68>)
 80143b6:	f00a fbf8 	bl	801ebaa <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80143ba:	68fa      	ldr	r2, [r7, #12]
 80143bc:	6839      	ldr	r1, [r7, #0]
 80143be:	6878      	ldr	r0, [r7, #4]
 80143c0:	f00a fb80 	bl	801eac4 <sys_arch_mbox_fetch>
 80143c4:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80143c6:	4806      	ldr	r0, [pc, #24]	@ (80143e0 <tcpip_timeouts_mbox_fetch+0x68>)
 80143c8:	f00a fbe0 	bl	801eb8c <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80143cc:	68bb      	ldr	r3, [r7, #8]
 80143ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143d2:	d102      	bne.n	80143da <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80143d4:	f007 fb00 	bl	801b9d8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80143d8:	e7d3      	b.n	8014382 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80143da:	3710      	adds	r7, #16
 80143dc:	46bd      	mov	sp, r7
 80143de:	bd80      	pop	{r7, pc}
 80143e0:	2000f9f4 	.word	0x2000f9f4

080143e4 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80143e4:	b580      	push	{r7, lr}
 80143e6:	b084      	sub	sp, #16
 80143e8:	af00      	add	r7, sp, #0
 80143ea:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80143ec:	4810      	ldr	r0, [pc, #64]	@ (8014430 <tcpip_thread+0x4c>)
 80143ee:	f00a fbcd 	bl	801eb8c <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80143f2:	4b10      	ldr	r3, [pc, #64]	@ (8014434 <tcpip_thread+0x50>)
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d005      	beq.n	8014406 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80143fa:	4b0e      	ldr	r3, [pc, #56]	@ (8014434 <tcpip_thread+0x50>)
 80143fc:	681b      	ldr	r3, [r3, #0]
 80143fe:	4a0e      	ldr	r2, [pc, #56]	@ (8014438 <tcpip_thread+0x54>)
 8014400:	6812      	ldr	r2, [r2, #0]
 8014402:	4610      	mov	r0, r2
 8014404:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8014406:	f107 030c 	add.w	r3, r7, #12
 801440a:	4619      	mov	r1, r3
 801440c:	480b      	ldr	r0, [pc, #44]	@ (801443c <tcpip_thread+0x58>)
 801440e:	f7ff ffb3 	bl	8014378 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8014412:	68fb      	ldr	r3, [r7, #12]
 8014414:	2b00      	cmp	r3, #0
 8014416:	d106      	bne.n	8014426 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8014418:	4b09      	ldr	r3, [pc, #36]	@ (8014440 <tcpip_thread+0x5c>)
 801441a:	2291      	movs	r2, #145	@ 0x91
 801441c:	4909      	ldr	r1, [pc, #36]	@ (8014444 <tcpip_thread+0x60>)
 801441e:	480a      	ldr	r0, [pc, #40]	@ (8014448 <tcpip_thread+0x64>)
 8014420:	f00a fd0e 	bl	801ee40 <iprintf>
      continue;
 8014424:	e003      	b.n	801442e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	4618      	mov	r0, r3
 801442a:	f000 f80f 	bl	801444c <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801442e:	e7ea      	b.n	8014406 <tcpip_thread+0x22>
 8014430:	2000f9f4 	.word	0x2000f9f4
 8014434:	2000f9e8 	.word	0x2000f9e8
 8014438:	2000f9ec 	.word	0x2000f9ec
 801443c:	2000f9f0 	.word	0x2000f9f0
 8014440:	0802063c 	.word	0x0802063c
 8014444:	0802066c 	.word	0x0802066c
 8014448:	0802068c 	.word	0x0802068c

0801444c <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801444c:	b580      	push	{r7, lr}
 801444e:	b082      	sub	sp, #8
 8014450:	af00      	add	r7, sp, #0
 8014452:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	781b      	ldrb	r3, [r3, #0]
 8014458:	2b02      	cmp	r3, #2
 801445a:	d026      	beq.n	80144aa <tcpip_thread_handle_msg+0x5e>
 801445c:	2b02      	cmp	r3, #2
 801445e:	dc2b      	bgt.n	80144b8 <tcpip_thread_handle_msg+0x6c>
 8014460:	2b00      	cmp	r3, #0
 8014462:	d002      	beq.n	801446a <tcpip_thread_handle_msg+0x1e>
 8014464:	2b01      	cmp	r3, #1
 8014466:	d015      	beq.n	8014494 <tcpip_thread_handle_msg+0x48>
 8014468:	e026      	b.n	80144b8 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	68db      	ldr	r3, [r3, #12]
 801446e:	687a      	ldr	r2, [r7, #4]
 8014470:	6850      	ldr	r0, [r2, #4]
 8014472:	687a      	ldr	r2, [r7, #4]
 8014474:	6892      	ldr	r2, [r2, #8]
 8014476:	4611      	mov	r1, r2
 8014478:	4798      	blx	r3
 801447a:	4603      	mov	r3, r0
 801447c:	2b00      	cmp	r3, #0
 801447e:	d004      	beq.n	801448a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	685b      	ldr	r3, [r3, #4]
 8014484:	4618      	mov	r0, r3
 8014486:	f001 fd0b 	bl	8015ea0 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801448a:	6879      	ldr	r1, [r7, #4]
 801448c:	2009      	movs	r0, #9
 801448e:	f000 fe63 	bl	8015158 <memp_free>
      break;
 8014492:	e018      	b.n	80144c6 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	685b      	ldr	r3, [r3, #4]
 8014498:	687a      	ldr	r2, [r7, #4]
 801449a:	6892      	ldr	r2, [r2, #8]
 801449c:	4610      	mov	r0, r2
 801449e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80144a0:	6879      	ldr	r1, [r7, #4]
 80144a2:	2008      	movs	r0, #8
 80144a4:	f000 fe58 	bl	8015158 <memp_free>
      break;
 80144a8:	e00d      	b.n	80144c6 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	685b      	ldr	r3, [r3, #4]
 80144ae:	687a      	ldr	r2, [r7, #4]
 80144b0:	6892      	ldr	r2, [r2, #8]
 80144b2:	4610      	mov	r0, r2
 80144b4:	4798      	blx	r3
      break;
 80144b6:	e006      	b.n	80144c6 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80144b8:	4b05      	ldr	r3, [pc, #20]	@ (80144d0 <tcpip_thread_handle_msg+0x84>)
 80144ba:	22cf      	movs	r2, #207	@ 0xcf
 80144bc:	4905      	ldr	r1, [pc, #20]	@ (80144d4 <tcpip_thread_handle_msg+0x88>)
 80144be:	4806      	ldr	r0, [pc, #24]	@ (80144d8 <tcpip_thread_handle_msg+0x8c>)
 80144c0:	f00a fcbe 	bl	801ee40 <iprintf>
      break;
 80144c4:	bf00      	nop
  }
}
 80144c6:	bf00      	nop
 80144c8:	3708      	adds	r7, #8
 80144ca:	46bd      	mov	sp, r7
 80144cc:	bd80      	pop	{r7, pc}
 80144ce:	bf00      	nop
 80144d0:	0802063c 	.word	0x0802063c
 80144d4:	0802066c 	.word	0x0802066c
 80144d8:	0802068c 	.word	0x0802068c

080144dc <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80144dc:	b580      	push	{r7, lr}
 80144de:	b086      	sub	sp, #24
 80144e0:	af00      	add	r7, sp, #0
 80144e2:	60f8      	str	r0, [r7, #12]
 80144e4:	60b9      	str	r1, [r7, #8]
 80144e6:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80144e8:	481a      	ldr	r0, [pc, #104]	@ (8014554 <tcpip_inpkt+0x78>)
 80144ea:	f00a fb1c 	bl	801eb26 <sys_mbox_valid>
 80144ee:	4603      	mov	r3, r0
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d105      	bne.n	8014500 <tcpip_inpkt+0x24>
 80144f4:	4b18      	ldr	r3, [pc, #96]	@ (8014558 <tcpip_inpkt+0x7c>)
 80144f6:	22fc      	movs	r2, #252	@ 0xfc
 80144f8:	4918      	ldr	r1, [pc, #96]	@ (801455c <tcpip_inpkt+0x80>)
 80144fa:	4819      	ldr	r0, [pc, #100]	@ (8014560 <tcpip_inpkt+0x84>)
 80144fc:	f00a fca0 	bl	801ee40 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8014500:	2009      	movs	r0, #9
 8014502:	f000 fdb3 	bl	801506c <memp_malloc>
 8014506:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8014508:	697b      	ldr	r3, [r7, #20]
 801450a:	2b00      	cmp	r3, #0
 801450c:	d102      	bne.n	8014514 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801450e:	f04f 33ff 	mov.w	r3, #4294967295
 8014512:	e01a      	b.n	801454a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8014514:	697b      	ldr	r3, [r7, #20]
 8014516:	2200      	movs	r2, #0
 8014518:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801451a:	697b      	ldr	r3, [r7, #20]
 801451c:	68fa      	ldr	r2, [r7, #12]
 801451e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8014520:	697b      	ldr	r3, [r7, #20]
 8014522:	68ba      	ldr	r2, [r7, #8]
 8014524:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8014526:	697b      	ldr	r3, [r7, #20]
 8014528:	687a      	ldr	r2, [r7, #4]
 801452a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801452c:	6979      	ldr	r1, [r7, #20]
 801452e:	4809      	ldr	r0, [pc, #36]	@ (8014554 <tcpip_inpkt+0x78>)
 8014530:	f00a faae 	bl	801ea90 <sys_mbox_trypost>
 8014534:	4603      	mov	r3, r0
 8014536:	2b00      	cmp	r3, #0
 8014538:	d006      	beq.n	8014548 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801453a:	6979      	ldr	r1, [r7, #20]
 801453c:	2009      	movs	r0, #9
 801453e:	f000 fe0b 	bl	8015158 <memp_free>
    return ERR_MEM;
 8014542:	f04f 33ff 	mov.w	r3, #4294967295
 8014546:	e000      	b.n	801454a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8014548:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801454a:	4618      	mov	r0, r3
 801454c:	3718      	adds	r7, #24
 801454e:	46bd      	mov	sp, r7
 8014550:	bd80      	pop	{r7, pc}
 8014552:	bf00      	nop
 8014554:	2000f9f0 	.word	0x2000f9f0
 8014558:	0802063c 	.word	0x0802063c
 801455c:	080206b4 	.word	0x080206b4
 8014560:	0802068c 	.word	0x0802068c

08014564 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8014564:	b580      	push	{r7, lr}
 8014566:	b082      	sub	sp, #8
 8014568:	af00      	add	r7, sp, #0
 801456a:	6078      	str	r0, [r7, #4]
 801456c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801456e:	683b      	ldr	r3, [r7, #0]
 8014570:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014574:	f003 0318 	and.w	r3, r3, #24
 8014578:	2b00      	cmp	r3, #0
 801457a:	d006      	beq.n	801458a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 801457c:	4a08      	ldr	r2, [pc, #32]	@ (80145a0 <tcpip_input+0x3c>)
 801457e:	6839      	ldr	r1, [r7, #0]
 8014580:	6878      	ldr	r0, [r7, #4]
 8014582:	f7ff ffab 	bl	80144dc <tcpip_inpkt>
 8014586:	4603      	mov	r3, r0
 8014588:	e005      	b.n	8014596 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801458a:	4a06      	ldr	r2, [pc, #24]	@ (80145a4 <tcpip_input+0x40>)
 801458c:	6839      	ldr	r1, [r7, #0]
 801458e:	6878      	ldr	r0, [r7, #4]
 8014590:	f7ff ffa4 	bl	80144dc <tcpip_inpkt>
 8014594:	4603      	mov	r3, r0
}
 8014596:	4618      	mov	r0, r3
 8014598:	3708      	adds	r7, #8
 801459a:	46bd      	mov	sp, r7
 801459c:	bd80      	pop	{r7, pc}
 801459e:	bf00      	nop
 80145a0:	0801e8b1 	.word	0x0801e8b1
 80145a4:	0801d7b9 	.word	0x0801d7b9

080145a8 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 80145a8:	b580      	push	{r7, lr}
 80145aa:	b084      	sub	sp, #16
 80145ac:	af00      	add	r7, sp, #0
 80145ae:	6078      	str	r0, [r7, #4]
 80145b0:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80145b2:	4819      	ldr	r0, [pc, #100]	@ (8014618 <tcpip_try_callback+0x70>)
 80145b4:	f00a fab7 	bl	801eb26 <sys_mbox_valid>
 80145b8:	4603      	mov	r3, r0
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d106      	bne.n	80145cc <tcpip_try_callback+0x24>
 80145be:	4b17      	ldr	r3, [pc, #92]	@ (801461c <tcpip_try_callback+0x74>)
 80145c0:	f240 125d 	movw	r2, #349	@ 0x15d
 80145c4:	4916      	ldr	r1, [pc, #88]	@ (8014620 <tcpip_try_callback+0x78>)
 80145c6:	4817      	ldr	r0, [pc, #92]	@ (8014624 <tcpip_try_callback+0x7c>)
 80145c8:	f00a fc3a 	bl	801ee40 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80145cc:	2008      	movs	r0, #8
 80145ce:	f000 fd4d 	bl	801506c <memp_malloc>
 80145d2:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d102      	bne.n	80145e0 <tcpip_try_callback+0x38>
    return ERR_MEM;
 80145da:	f04f 33ff 	mov.w	r3, #4294967295
 80145de:	e017      	b.n	8014610 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80145e0:	68fb      	ldr	r3, [r7, #12]
 80145e2:	2201      	movs	r2, #1
 80145e4:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	687a      	ldr	r2, [r7, #4]
 80145ea:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80145ec:	68fb      	ldr	r3, [r7, #12]
 80145ee:	683a      	ldr	r2, [r7, #0]
 80145f0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80145f2:	68f9      	ldr	r1, [r7, #12]
 80145f4:	4808      	ldr	r0, [pc, #32]	@ (8014618 <tcpip_try_callback+0x70>)
 80145f6:	f00a fa4b 	bl	801ea90 <sys_mbox_trypost>
 80145fa:	4603      	mov	r3, r0
 80145fc:	2b00      	cmp	r3, #0
 80145fe:	d006      	beq.n	801460e <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8014600:	68f9      	ldr	r1, [r7, #12]
 8014602:	2008      	movs	r0, #8
 8014604:	f000 fda8 	bl	8015158 <memp_free>
    return ERR_MEM;
 8014608:	f04f 33ff 	mov.w	r3, #4294967295
 801460c:	e000      	b.n	8014610 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801460e:	2300      	movs	r3, #0
}
 8014610:	4618      	mov	r0, r3
 8014612:	3710      	adds	r7, #16
 8014614:	46bd      	mov	sp, r7
 8014616:	bd80      	pop	{r7, pc}
 8014618:	2000f9f0 	.word	0x2000f9f0
 801461c:	0802063c 	.word	0x0802063c
 8014620:	080206b4 	.word	0x080206b4
 8014624:	0802068c 	.word	0x0802068c

08014628 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8014628:	b580      	push	{r7, lr}
 801462a:	b084      	sub	sp, #16
 801462c:	af02      	add	r7, sp, #8
 801462e:	6078      	str	r0, [r7, #4]
 8014630:	6039      	str	r1, [r7, #0]
  lwip_init();
 8014632:	f000 f872 	bl	801471a <lwip_init>

  tcpip_init_done = initfunc;
 8014636:	4a17      	ldr	r2, [pc, #92]	@ (8014694 <tcpip_init+0x6c>)
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801463c:	4a16      	ldr	r2, [pc, #88]	@ (8014698 <tcpip_init+0x70>)
 801463e:	683b      	ldr	r3, [r7, #0]
 8014640:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8014642:	2106      	movs	r1, #6
 8014644:	4815      	ldr	r0, [pc, #84]	@ (801469c <tcpip_init+0x74>)
 8014646:	f00a fa09 	bl	801ea5c <sys_mbox_new>
 801464a:	4603      	mov	r3, r0
 801464c:	2b00      	cmp	r3, #0
 801464e:	d006      	beq.n	801465e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8014650:	4b13      	ldr	r3, [pc, #76]	@ (80146a0 <tcpip_init+0x78>)
 8014652:	f240 2261 	movw	r2, #609	@ 0x261
 8014656:	4913      	ldr	r1, [pc, #76]	@ (80146a4 <tcpip_init+0x7c>)
 8014658:	4813      	ldr	r0, [pc, #76]	@ (80146a8 <tcpip_init+0x80>)
 801465a:	f00a fbf1 	bl	801ee40 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801465e:	4813      	ldr	r0, [pc, #76]	@ (80146ac <tcpip_init+0x84>)
 8014660:	f00a fa7e 	bl	801eb60 <sys_mutex_new>
 8014664:	4603      	mov	r3, r0
 8014666:	2b00      	cmp	r3, #0
 8014668:	d006      	beq.n	8014678 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801466a:	4b0d      	ldr	r3, [pc, #52]	@ (80146a0 <tcpip_init+0x78>)
 801466c:	f240 2265 	movw	r2, #613	@ 0x265
 8014670:	490f      	ldr	r1, [pc, #60]	@ (80146b0 <tcpip_init+0x88>)
 8014672:	480d      	ldr	r0, [pc, #52]	@ (80146a8 <tcpip_init+0x80>)
 8014674:	f00a fbe4 	bl	801ee40 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8014678:	2318      	movs	r3, #24
 801467a:	9300      	str	r3, [sp, #0]
 801467c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014680:	2200      	movs	r2, #0
 8014682:	490c      	ldr	r1, [pc, #48]	@ (80146b4 <tcpip_init+0x8c>)
 8014684:	480c      	ldr	r0, [pc, #48]	@ (80146b8 <tcpip_init+0x90>)
 8014686:	f00a fa9d 	bl	801ebc4 <sys_thread_new>
}
 801468a:	bf00      	nop
 801468c:	3708      	adds	r7, #8
 801468e:	46bd      	mov	sp, r7
 8014690:	bd80      	pop	{r7, pc}
 8014692:	bf00      	nop
 8014694:	2000f9e8 	.word	0x2000f9e8
 8014698:	2000f9ec 	.word	0x2000f9ec
 801469c:	2000f9f0 	.word	0x2000f9f0
 80146a0:	0802063c 	.word	0x0802063c
 80146a4:	080206c4 	.word	0x080206c4
 80146a8:	0802068c 	.word	0x0802068c
 80146ac:	2000f9f4 	.word	0x2000f9f4
 80146b0:	080206e8 	.word	0x080206e8
 80146b4:	080143e5 	.word	0x080143e5
 80146b8:	0802070c 	.word	0x0802070c

080146bc <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80146bc:	b480      	push	{r7}
 80146be:	b083      	sub	sp, #12
 80146c0:	af00      	add	r7, sp, #0
 80146c2:	4603      	mov	r3, r0
 80146c4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80146c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80146ca:	021b      	lsls	r3, r3, #8
 80146cc:	b21a      	sxth	r2, r3
 80146ce:	88fb      	ldrh	r3, [r7, #6]
 80146d0:	0a1b      	lsrs	r3, r3, #8
 80146d2:	b29b      	uxth	r3, r3
 80146d4:	b21b      	sxth	r3, r3
 80146d6:	4313      	orrs	r3, r2
 80146d8:	b21b      	sxth	r3, r3
 80146da:	b29b      	uxth	r3, r3
}
 80146dc:	4618      	mov	r0, r3
 80146de:	370c      	adds	r7, #12
 80146e0:	46bd      	mov	sp, r7
 80146e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e6:	4770      	bx	lr

080146e8 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80146e8:	b480      	push	{r7}
 80146ea:	b083      	sub	sp, #12
 80146ec:	af00      	add	r7, sp, #0
 80146ee:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	061a      	lsls	r2, r3, #24
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	021b      	lsls	r3, r3, #8
 80146f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80146fc:	431a      	orrs	r2, r3
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	0a1b      	lsrs	r3, r3, #8
 8014702:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8014706:	431a      	orrs	r2, r3
 8014708:	687b      	ldr	r3, [r7, #4]
 801470a:	0e1b      	lsrs	r3, r3, #24
 801470c:	4313      	orrs	r3, r2
}
 801470e:	4618      	mov	r0, r3
 8014710:	370c      	adds	r7, #12
 8014712:	46bd      	mov	sp, r7
 8014714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014718:	4770      	bx	lr

0801471a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801471a:	b580      	push	{r7, lr}
 801471c:	b082      	sub	sp, #8
 801471e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8014720:	2300      	movs	r3, #0
 8014722:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8014724:	f00a fa10 	bl	801eb48 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8014728:	f000 f8d4 	bl	80148d4 <mem_init>
  memp_init();
 801472c:	f000 fc30 	bl	8014f90 <memp_init>
  pbuf_init();
  netif_init();
 8014730:	f000 fd3c 	bl	80151ac <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8014734:	f007 f9c2 	bl	801babc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8014738:	f001 feee 	bl	8016518 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801473c:	f007 f904 	bl	801b948 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8014740:	bf00      	nop
 8014742:	3708      	adds	r7, #8
 8014744:	46bd      	mov	sp, r7
 8014746:	bd80      	pop	{r7, pc}

08014748 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8014748:	b480      	push	{r7}
 801474a:	b083      	sub	sp, #12
 801474c:	af00      	add	r7, sp, #0
 801474e:	4603      	mov	r3, r0
 8014750:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 8014752:	4b05      	ldr	r3, [pc, #20]	@ (8014768 <ptr_to_mem+0x20>)
 8014754:	681a      	ldr	r2, [r3, #0]
 8014756:	88fb      	ldrh	r3, [r7, #6]
 8014758:	4413      	add	r3, r2
}
 801475a:	4618      	mov	r0, r3
 801475c:	370c      	adds	r7, #12
 801475e:	46bd      	mov	sp, r7
 8014760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014764:	4770      	bx	lr
 8014766:	bf00      	nop
 8014768:	20010064 	.word	0x20010064

0801476c <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 801476c:	b480      	push	{r7}
 801476e:	b083      	sub	sp, #12
 8014770:	af00      	add	r7, sp, #0
 8014772:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8014774:	4b05      	ldr	r3, [pc, #20]	@ (801478c <mem_to_ptr+0x20>)
 8014776:	681b      	ldr	r3, [r3, #0]
 8014778:	687a      	ldr	r2, [r7, #4]
 801477a:	1ad3      	subs	r3, r2, r3
 801477c:	b29b      	uxth	r3, r3
}
 801477e:	4618      	mov	r0, r3
 8014780:	370c      	adds	r7, #12
 8014782:	46bd      	mov	sp, r7
 8014784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014788:	4770      	bx	lr
 801478a:	bf00      	nop
 801478c:	20010064 	.word	0x20010064

08014790 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8014790:	b590      	push	{r4, r7, lr}
 8014792:	b085      	sub	sp, #20
 8014794:	af00      	add	r7, sp, #0
 8014796:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8014798:	4b45      	ldr	r3, [pc, #276]	@ (80148b0 <plug_holes+0x120>)
 801479a:	681b      	ldr	r3, [r3, #0]
 801479c:	687a      	ldr	r2, [r7, #4]
 801479e:	429a      	cmp	r2, r3
 80147a0:	d206      	bcs.n	80147b0 <plug_holes+0x20>
 80147a2:	4b44      	ldr	r3, [pc, #272]	@ (80148b4 <plug_holes+0x124>)
 80147a4:	f240 12df 	movw	r2, #479	@ 0x1df
 80147a8:	4943      	ldr	r1, [pc, #268]	@ (80148b8 <plug_holes+0x128>)
 80147aa:	4844      	ldr	r0, [pc, #272]	@ (80148bc <plug_holes+0x12c>)
 80147ac:	f00a fb48 	bl	801ee40 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80147b0:	4b43      	ldr	r3, [pc, #268]	@ (80148c0 <plug_holes+0x130>)
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	687a      	ldr	r2, [r7, #4]
 80147b6:	429a      	cmp	r2, r3
 80147b8:	d306      	bcc.n	80147c8 <plug_holes+0x38>
 80147ba:	4b3e      	ldr	r3, [pc, #248]	@ (80148b4 <plug_holes+0x124>)
 80147bc:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80147c0:	4940      	ldr	r1, [pc, #256]	@ (80148c4 <plug_holes+0x134>)
 80147c2:	483e      	ldr	r0, [pc, #248]	@ (80148bc <plug_holes+0x12c>)
 80147c4:	f00a fb3c 	bl	801ee40 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	791b      	ldrb	r3, [r3, #4]
 80147cc:	2b00      	cmp	r3, #0
 80147ce:	d006      	beq.n	80147de <plug_holes+0x4e>
 80147d0:	4b38      	ldr	r3, [pc, #224]	@ (80148b4 <plug_holes+0x124>)
 80147d2:	f240 12e1 	movw	r2, #481	@ 0x1e1
 80147d6:	493c      	ldr	r1, [pc, #240]	@ (80148c8 <plug_holes+0x138>)
 80147d8:	4838      	ldr	r0, [pc, #224]	@ (80148bc <plug_holes+0x12c>)
 80147da:	f00a fb31 	bl	801ee40 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	881b      	ldrh	r3, [r3, #0]
 80147e2:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80147e6:	d906      	bls.n	80147f6 <plug_holes+0x66>
 80147e8:	4b32      	ldr	r3, [pc, #200]	@ (80148b4 <plug_holes+0x124>)
 80147ea:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 80147ee:	4937      	ldr	r1, [pc, #220]	@ (80148cc <plug_holes+0x13c>)
 80147f0:	4832      	ldr	r0, [pc, #200]	@ (80148bc <plug_holes+0x12c>)
 80147f2:	f00a fb25 	bl	801ee40 <iprintf>

  nmem = ptr_to_mem(mem->next);
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	881b      	ldrh	r3, [r3, #0]
 80147fa:	4618      	mov	r0, r3
 80147fc:	f7ff ffa4 	bl	8014748 <ptr_to_mem>
 8014800:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8014802:	687a      	ldr	r2, [r7, #4]
 8014804:	68fb      	ldr	r3, [r7, #12]
 8014806:	429a      	cmp	r2, r3
 8014808:	d024      	beq.n	8014854 <plug_holes+0xc4>
 801480a:	68fb      	ldr	r3, [r7, #12]
 801480c:	791b      	ldrb	r3, [r3, #4]
 801480e:	2b00      	cmp	r3, #0
 8014810:	d120      	bne.n	8014854 <plug_holes+0xc4>
 8014812:	4b2b      	ldr	r3, [pc, #172]	@ (80148c0 <plug_holes+0x130>)
 8014814:	681b      	ldr	r3, [r3, #0]
 8014816:	68fa      	ldr	r2, [r7, #12]
 8014818:	429a      	cmp	r2, r3
 801481a:	d01b      	beq.n	8014854 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801481c:	4b2c      	ldr	r3, [pc, #176]	@ (80148d0 <plug_holes+0x140>)
 801481e:	681b      	ldr	r3, [r3, #0]
 8014820:	68fa      	ldr	r2, [r7, #12]
 8014822:	429a      	cmp	r2, r3
 8014824:	d102      	bne.n	801482c <plug_holes+0x9c>
      lfree = mem;
 8014826:	4a2a      	ldr	r2, [pc, #168]	@ (80148d0 <plug_holes+0x140>)
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801482c:	68fb      	ldr	r3, [r7, #12]
 801482e:	881a      	ldrh	r2, [r3, #0]
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8014834:	68fb      	ldr	r3, [r7, #12]
 8014836:	881b      	ldrh	r3, [r3, #0]
 8014838:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801483c:	d00a      	beq.n	8014854 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801483e:	68fb      	ldr	r3, [r7, #12]
 8014840:	881b      	ldrh	r3, [r3, #0]
 8014842:	4618      	mov	r0, r3
 8014844:	f7ff ff80 	bl	8014748 <ptr_to_mem>
 8014848:	4604      	mov	r4, r0
 801484a:	6878      	ldr	r0, [r7, #4]
 801484c:	f7ff ff8e 	bl	801476c <mem_to_ptr>
 8014850:	4603      	mov	r3, r0
 8014852:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	885b      	ldrh	r3, [r3, #2]
 8014858:	4618      	mov	r0, r3
 801485a:	f7ff ff75 	bl	8014748 <ptr_to_mem>
 801485e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8014860:	68ba      	ldr	r2, [r7, #8]
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	429a      	cmp	r2, r3
 8014866:	d01f      	beq.n	80148a8 <plug_holes+0x118>
 8014868:	68bb      	ldr	r3, [r7, #8]
 801486a:	791b      	ldrb	r3, [r3, #4]
 801486c:	2b00      	cmp	r3, #0
 801486e:	d11b      	bne.n	80148a8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8014870:	4b17      	ldr	r3, [pc, #92]	@ (80148d0 <plug_holes+0x140>)
 8014872:	681b      	ldr	r3, [r3, #0]
 8014874:	687a      	ldr	r2, [r7, #4]
 8014876:	429a      	cmp	r2, r3
 8014878:	d102      	bne.n	8014880 <plug_holes+0xf0>
      lfree = pmem;
 801487a:	4a15      	ldr	r2, [pc, #84]	@ (80148d0 <plug_holes+0x140>)
 801487c:	68bb      	ldr	r3, [r7, #8]
 801487e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8014880:	687b      	ldr	r3, [r7, #4]
 8014882:	881a      	ldrh	r2, [r3, #0]
 8014884:	68bb      	ldr	r3, [r7, #8]
 8014886:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	881b      	ldrh	r3, [r3, #0]
 801488c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014890:	d00a      	beq.n	80148a8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	881b      	ldrh	r3, [r3, #0]
 8014896:	4618      	mov	r0, r3
 8014898:	f7ff ff56 	bl	8014748 <ptr_to_mem>
 801489c:	4604      	mov	r4, r0
 801489e:	68b8      	ldr	r0, [r7, #8]
 80148a0:	f7ff ff64 	bl	801476c <mem_to_ptr>
 80148a4:	4603      	mov	r3, r0
 80148a6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80148a8:	bf00      	nop
 80148aa:	3714      	adds	r7, #20
 80148ac:	46bd      	mov	sp, r7
 80148ae:	bd90      	pop	{r4, r7, pc}
 80148b0:	20010064 	.word	0x20010064
 80148b4:	0802071c 	.word	0x0802071c
 80148b8:	0802074c 	.word	0x0802074c
 80148bc:	08020764 	.word	0x08020764
 80148c0:	20010068 	.word	0x20010068
 80148c4:	0802078c 	.word	0x0802078c
 80148c8:	080207a8 	.word	0x080207a8
 80148cc:	080207c4 	.word	0x080207c4
 80148d0:	20010070 	.word	0x20010070

080148d4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80148d4:	b580      	push	{r7, lr}
 80148d6:	b082      	sub	sp, #8
 80148d8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80148da:	4b1f      	ldr	r3, [pc, #124]	@ (8014958 <mem_init+0x84>)
 80148dc:	3303      	adds	r3, #3
 80148de:	f023 0303 	bic.w	r3, r3, #3
 80148e2:	461a      	mov	r2, r3
 80148e4:	4b1d      	ldr	r3, [pc, #116]	@ (801495c <mem_init+0x88>)
 80148e6:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80148e8:	4b1c      	ldr	r3, [pc, #112]	@ (801495c <mem_init+0x88>)
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80148f4:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80148f6:	687b      	ldr	r3, [r7, #4]
 80148f8:	2200      	movs	r2, #0
 80148fa:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	2200      	movs	r2, #0
 8014900:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8014902:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8014906:	f7ff ff1f 	bl	8014748 <ptr_to_mem>
 801490a:	4603      	mov	r3, r0
 801490c:	4a14      	ldr	r2, [pc, #80]	@ (8014960 <mem_init+0x8c>)
 801490e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8014910:	4b13      	ldr	r3, [pc, #76]	@ (8014960 <mem_init+0x8c>)
 8014912:	681b      	ldr	r3, [r3, #0]
 8014914:	2201      	movs	r2, #1
 8014916:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8014918:	4b11      	ldr	r3, [pc, #68]	@ (8014960 <mem_init+0x8c>)
 801491a:	681b      	ldr	r3, [r3, #0]
 801491c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8014920:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8014922:	4b0f      	ldr	r3, [pc, #60]	@ (8014960 <mem_init+0x8c>)
 8014924:	681b      	ldr	r3, [r3, #0]
 8014926:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 801492a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 801492c:	4b0b      	ldr	r3, [pc, #44]	@ (801495c <mem_init+0x88>)
 801492e:	681b      	ldr	r3, [r3, #0]
 8014930:	4a0c      	ldr	r2, [pc, #48]	@ (8014964 <mem_init+0x90>)
 8014932:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8014934:	480c      	ldr	r0, [pc, #48]	@ (8014968 <mem_init+0x94>)
 8014936:	f00a f913 	bl	801eb60 <sys_mutex_new>
 801493a:	4603      	mov	r3, r0
 801493c:	2b00      	cmp	r3, #0
 801493e:	d006      	beq.n	801494e <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8014940:	4b0a      	ldr	r3, [pc, #40]	@ (801496c <mem_init+0x98>)
 8014942:	f240 221f 	movw	r2, #543	@ 0x21f
 8014946:	490a      	ldr	r1, [pc, #40]	@ (8014970 <mem_init+0x9c>)
 8014948:	480a      	ldr	r0, [pc, #40]	@ (8014974 <mem_init+0xa0>)
 801494a:	f00a fa79 	bl	801ee40 <iprintf>
  }
}
 801494e:	bf00      	nop
 8014950:	3708      	adds	r7, #8
 8014952:	46bd      	mov	sp, r7
 8014954:	bd80      	pop	{r7, pc}
 8014956:	bf00      	nop
 8014958:	2000fa10 	.word	0x2000fa10
 801495c:	20010064 	.word	0x20010064
 8014960:	20010068 	.word	0x20010068
 8014964:	20010070 	.word	0x20010070
 8014968:	2001006c 	.word	0x2001006c
 801496c:	0802071c 	.word	0x0802071c
 8014970:	080207f0 	.word	0x080207f0
 8014974:	08020764 	.word	0x08020764

08014978 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8014978:	b580      	push	{r7, lr}
 801497a:	b086      	sub	sp, #24
 801497c:	af00      	add	r7, sp, #0
 801497e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8014980:	6878      	ldr	r0, [r7, #4]
 8014982:	f7ff fef3 	bl	801476c <mem_to_ptr>
 8014986:	4603      	mov	r3, r0
 8014988:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	881b      	ldrh	r3, [r3, #0]
 801498e:	4618      	mov	r0, r3
 8014990:	f7ff feda 	bl	8014748 <ptr_to_mem>
 8014994:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	885b      	ldrh	r3, [r3, #2]
 801499a:	4618      	mov	r0, r3
 801499c:	f7ff fed4 	bl	8014748 <ptr_to_mem>
 80149a0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	881b      	ldrh	r3, [r3, #0]
 80149a6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80149aa:	d818      	bhi.n	80149de <mem_link_valid+0x66>
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	885b      	ldrh	r3, [r3, #2]
 80149b0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80149b4:	d813      	bhi.n	80149de <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80149ba:	8afa      	ldrh	r2, [r7, #22]
 80149bc:	429a      	cmp	r2, r3
 80149be:	d004      	beq.n	80149ca <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80149c0:	68fb      	ldr	r3, [r7, #12]
 80149c2:	881b      	ldrh	r3, [r3, #0]
 80149c4:	8afa      	ldrh	r2, [r7, #22]
 80149c6:	429a      	cmp	r2, r3
 80149c8:	d109      	bne.n	80149de <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80149ca:	4b08      	ldr	r3, [pc, #32]	@ (80149ec <mem_link_valid+0x74>)
 80149cc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80149ce:	693a      	ldr	r2, [r7, #16]
 80149d0:	429a      	cmp	r2, r3
 80149d2:	d006      	beq.n	80149e2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80149d4:	693b      	ldr	r3, [r7, #16]
 80149d6:	885b      	ldrh	r3, [r3, #2]
 80149d8:	8afa      	ldrh	r2, [r7, #22]
 80149da:	429a      	cmp	r2, r3
 80149dc:	d001      	beq.n	80149e2 <mem_link_valid+0x6a>
    return 0;
 80149de:	2300      	movs	r3, #0
 80149e0:	e000      	b.n	80149e4 <mem_link_valid+0x6c>
  }
  return 1;
 80149e2:	2301      	movs	r3, #1
}
 80149e4:	4618      	mov	r0, r3
 80149e6:	3718      	adds	r7, #24
 80149e8:	46bd      	mov	sp, r7
 80149ea:	bd80      	pop	{r7, pc}
 80149ec:	20010068 	.word	0x20010068

080149f0 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80149f0:	b580      	push	{r7, lr}
 80149f2:	b088      	sub	sp, #32
 80149f4:	af00      	add	r7, sp, #0
 80149f6:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d070      	beq.n	8014ae0 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	f003 0303 	and.w	r3, r3, #3
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d00d      	beq.n	8014a24 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8014a08:	4b37      	ldr	r3, [pc, #220]	@ (8014ae8 <mem_free+0xf8>)
 8014a0a:	f240 2273 	movw	r2, #627	@ 0x273
 8014a0e:	4937      	ldr	r1, [pc, #220]	@ (8014aec <mem_free+0xfc>)
 8014a10:	4837      	ldr	r0, [pc, #220]	@ (8014af0 <mem_free+0x100>)
 8014a12:	f00a fa15 	bl	801ee40 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014a16:	f00a f8f5 	bl	801ec04 <sys_arch_protect>
 8014a1a:	60f8      	str	r0, [r7, #12]
 8014a1c:	68f8      	ldr	r0, [r7, #12]
 8014a1e:	f00a f8ff 	bl	801ec20 <sys_arch_unprotect>
    return;
 8014a22:	e05e      	b.n	8014ae2 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	3b08      	subs	r3, #8
 8014a28:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8014a2a:	4b32      	ldr	r3, [pc, #200]	@ (8014af4 <mem_free+0x104>)
 8014a2c:	681b      	ldr	r3, [r3, #0]
 8014a2e:	69fa      	ldr	r2, [r7, #28]
 8014a30:	429a      	cmp	r2, r3
 8014a32:	d306      	bcc.n	8014a42 <mem_free+0x52>
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	f103 020c 	add.w	r2, r3, #12
 8014a3a:	4b2f      	ldr	r3, [pc, #188]	@ (8014af8 <mem_free+0x108>)
 8014a3c:	681b      	ldr	r3, [r3, #0]
 8014a3e:	429a      	cmp	r2, r3
 8014a40:	d90d      	bls.n	8014a5e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8014a42:	4b29      	ldr	r3, [pc, #164]	@ (8014ae8 <mem_free+0xf8>)
 8014a44:	f240 227f 	movw	r2, #639	@ 0x27f
 8014a48:	492c      	ldr	r1, [pc, #176]	@ (8014afc <mem_free+0x10c>)
 8014a4a:	4829      	ldr	r0, [pc, #164]	@ (8014af0 <mem_free+0x100>)
 8014a4c:	f00a f9f8 	bl	801ee40 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014a50:	f00a f8d8 	bl	801ec04 <sys_arch_protect>
 8014a54:	6138      	str	r0, [r7, #16]
 8014a56:	6938      	ldr	r0, [r7, #16]
 8014a58:	f00a f8e2 	bl	801ec20 <sys_arch_unprotect>
    return;
 8014a5c:	e041      	b.n	8014ae2 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8014a5e:	4828      	ldr	r0, [pc, #160]	@ (8014b00 <mem_free+0x110>)
 8014a60:	f00a f894 	bl	801eb8c <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 8014a64:	69fb      	ldr	r3, [r7, #28]
 8014a66:	791b      	ldrb	r3, [r3, #4]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d110      	bne.n	8014a8e <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8014a6c:	4b1e      	ldr	r3, [pc, #120]	@ (8014ae8 <mem_free+0xf8>)
 8014a6e:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 8014a72:	4924      	ldr	r1, [pc, #144]	@ (8014b04 <mem_free+0x114>)
 8014a74:	481e      	ldr	r0, [pc, #120]	@ (8014af0 <mem_free+0x100>)
 8014a76:	f00a f9e3 	bl	801ee40 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8014a7a:	4821      	ldr	r0, [pc, #132]	@ (8014b00 <mem_free+0x110>)
 8014a7c:	f00a f895 	bl	801ebaa <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014a80:	f00a f8c0 	bl	801ec04 <sys_arch_protect>
 8014a84:	6178      	str	r0, [r7, #20]
 8014a86:	6978      	ldr	r0, [r7, #20]
 8014a88:	f00a f8ca 	bl	801ec20 <sys_arch_unprotect>
    return;
 8014a8c:	e029      	b.n	8014ae2 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8014a8e:	69f8      	ldr	r0, [r7, #28]
 8014a90:	f7ff ff72 	bl	8014978 <mem_link_valid>
 8014a94:	4603      	mov	r3, r0
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d110      	bne.n	8014abc <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8014a9a:	4b13      	ldr	r3, [pc, #76]	@ (8014ae8 <mem_free+0xf8>)
 8014a9c:	f240 2295 	movw	r2, #661	@ 0x295
 8014aa0:	4919      	ldr	r1, [pc, #100]	@ (8014b08 <mem_free+0x118>)
 8014aa2:	4813      	ldr	r0, [pc, #76]	@ (8014af0 <mem_free+0x100>)
 8014aa4:	f00a f9cc 	bl	801ee40 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8014aa8:	4815      	ldr	r0, [pc, #84]	@ (8014b00 <mem_free+0x110>)
 8014aaa:	f00a f87e 	bl	801ebaa <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014aae:	f00a f8a9 	bl	801ec04 <sys_arch_protect>
 8014ab2:	61b8      	str	r0, [r7, #24]
 8014ab4:	69b8      	ldr	r0, [r7, #24]
 8014ab6:	f00a f8b3 	bl	801ec20 <sys_arch_unprotect>
    return;
 8014aba:	e012      	b.n	8014ae2 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8014abc:	69fb      	ldr	r3, [r7, #28]
 8014abe:	2200      	movs	r2, #0
 8014ac0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8014ac2:	4b12      	ldr	r3, [pc, #72]	@ (8014b0c <mem_free+0x11c>)
 8014ac4:	681b      	ldr	r3, [r3, #0]
 8014ac6:	69fa      	ldr	r2, [r7, #28]
 8014ac8:	429a      	cmp	r2, r3
 8014aca:	d202      	bcs.n	8014ad2 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8014acc:	4a0f      	ldr	r2, [pc, #60]	@ (8014b0c <mem_free+0x11c>)
 8014ace:	69fb      	ldr	r3, [r7, #28]
 8014ad0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8014ad2:	69f8      	ldr	r0, [r7, #28]
 8014ad4:	f7ff fe5c 	bl	8014790 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8014ad8:	4809      	ldr	r0, [pc, #36]	@ (8014b00 <mem_free+0x110>)
 8014ada:	f00a f866 	bl	801ebaa <sys_mutex_unlock>
 8014ade:	e000      	b.n	8014ae2 <mem_free+0xf2>
    return;
 8014ae0:	bf00      	nop
}
 8014ae2:	3720      	adds	r7, #32
 8014ae4:	46bd      	mov	sp, r7
 8014ae6:	bd80      	pop	{r7, pc}
 8014ae8:	0802071c 	.word	0x0802071c
 8014aec:	0802080c 	.word	0x0802080c
 8014af0:	08020764 	.word	0x08020764
 8014af4:	20010064 	.word	0x20010064
 8014af8:	20010068 	.word	0x20010068
 8014afc:	08020830 	.word	0x08020830
 8014b00:	2001006c 	.word	0x2001006c
 8014b04:	0802084c 	.word	0x0802084c
 8014b08:	08020874 	.word	0x08020874
 8014b0c:	20010070 	.word	0x20010070

08014b10 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8014b10:	b580      	push	{r7, lr}
 8014b12:	b088      	sub	sp, #32
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	6078      	str	r0, [r7, #4]
 8014b18:	460b      	mov	r3, r1
 8014b1a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8014b1c:	887b      	ldrh	r3, [r7, #2]
 8014b1e:	3303      	adds	r3, #3
 8014b20:	b29b      	uxth	r3, r3
 8014b22:	f023 0303 	bic.w	r3, r3, #3
 8014b26:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8014b28:	8bfb      	ldrh	r3, [r7, #30]
 8014b2a:	2b0b      	cmp	r3, #11
 8014b2c:	d801      	bhi.n	8014b32 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8014b2e:	230c      	movs	r3, #12
 8014b30:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8014b32:	8bfb      	ldrh	r3, [r7, #30]
 8014b34:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014b38:	d803      	bhi.n	8014b42 <mem_trim+0x32>
 8014b3a:	8bfa      	ldrh	r2, [r7, #30]
 8014b3c:	887b      	ldrh	r3, [r7, #2]
 8014b3e:	429a      	cmp	r2, r3
 8014b40:	d201      	bcs.n	8014b46 <mem_trim+0x36>
    return NULL;
 8014b42:	2300      	movs	r3, #0
 8014b44:	e0d8      	b.n	8014cf8 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8014b46:	4b6e      	ldr	r3, [pc, #440]	@ (8014d00 <mem_trim+0x1f0>)
 8014b48:	681b      	ldr	r3, [r3, #0]
 8014b4a:	687a      	ldr	r2, [r7, #4]
 8014b4c:	429a      	cmp	r2, r3
 8014b4e:	d304      	bcc.n	8014b5a <mem_trim+0x4a>
 8014b50:	4b6c      	ldr	r3, [pc, #432]	@ (8014d04 <mem_trim+0x1f4>)
 8014b52:	681b      	ldr	r3, [r3, #0]
 8014b54:	687a      	ldr	r2, [r7, #4]
 8014b56:	429a      	cmp	r2, r3
 8014b58:	d306      	bcc.n	8014b68 <mem_trim+0x58>
 8014b5a:	4b6b      	ldr	r3, [pc, #428]	@ (8014d08 <mem_trim+0x1f8>)
 8014b5c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8014b60:	496a      	ldr	r1, [pc, #424]	@ (8014d0c <mem_trim+0x1fc>)
 8014b62:	486b      	ldr	r0, [pc, #428]	@ (8014d10 <mem_trim+0x200>)
 8014b64:	f00a f96c 	bl	801ee40 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8014b68:	4b65      	ldr	r3, [pc, #404]	@ (8014d00 <mem_trim+0x1f0>)
 8014b6a:	681b      	ldr	r3, [r3, #0]
 8014b6c:	687a      	ldr	r2, [r7, #4]
 8014b6e:	429a      	cmp	r2, r3
 8014b70:	d304      	bcc.n	8014b7c <mem_trim+0x6c>
 8014b72:	4b64      	ldr	r3, [pc, #400]	@ (8014d04 <mem_trim+0x1f4>)
 8014b74:	681b      	ldr	r3, [r3, #0]
 8014b76:	687a      	ldr	r2, [r7, #4]
 8014b78:	429a      	cmp	r2, r3
 8014b7a:	d307      	bcc.n	8014b8c <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8014b7c:	f00a f842 	bl	801ec04 <sys_arch_protect>
 8014b80:	60b8      	str	r0, [r7, #8]
 8014b82:	68b8      	ldr	r0, [r7, #8]
 8014b84:	f00a f84c 	bl	801ec20 <sys_arch_unprotect>
    return rmem;
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	e0b5      	b.n	8014cf8 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	3b08      	subs	r3, #8
 8014b90:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8014b92:	69b8      	ldr	r0, [r7, #24]
 8014b94:	f7ff fdea 	bl	801476c <mem_to_ptr>
 8014b98:	4603      	mov	r3, r0
 8014b9a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8014b9c:	69bb      	ldr	r3, [r7, #24]
 8014b9e:	881a      	ldrh	r2, [r3, #0]
 8014ba0:	8afb      	ldrh	r3, [r7, #22]
 8014ba2:	1ad3      	subs	r3, r2, r3
 8014ba4:	b29b      	uxth	r3, r3
 8014ba6:	3b08      	subs	r3, #8
 8014ba8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8014baa:	8bfa      	ldrh	r2, [r7, #30]
 8014bac:	8abb      	ldrh	r3, [r7, #20]
 8014bae:	429a      	cmp	r2, r3
 8014bb0:	d906      	bls.n	8014bc0 <mem_trim+0xb0>
 8014bb2:	4b55      	ldr	r3, [pc, #340]	@ (8014d08 <mem_trim+0x1f8>)
 8014bb4:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8014bb8:	4956      	ldr	r1, [pc, #344]	@ (8014d14 <mem_trim+0x204>)
 8014bba:	4855      	ldr	r0, [pc, #340]	@ (8014d10 <mem_trim+0x200>)
 8014bbc:	f00a f940 	bl	801ee40 <iprintf>
  if (newsize > size) {
 8014bc0:	8bfa      	ldrh	r2, [r7, #30]
 8014bc2:	8abb      	ldrh	r3, [r7, #20]
 8014bc4:	429a      	cmp	r2, r3
 8014bc6:	d901      	bls.n	8014bcc <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8014bc8:	2300      	movs	r3, #0
 8014bca:	e095      	b.n	8014cf8 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8014bcc:	8bfa      	ldrh	r2, [r7, #30]
 8014bce:	8abb      	ldrh	r3, [r7, #20]
 8014bd0:	429a      	cmp	r2, r3
 8014bd2:	d101      	bne.n	8014bd8 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	e08f      	b.n	8014cf8 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8014bd8:	484f      	ldr	r0, [pc, #316]	@ (8014d18 <mem_trim+0x208>)
 8014bda:	f009 ffd7 	bl	801eb8c <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8014bde:	69bb      	ldr	r3, [r7, #24]
 8014be0:	881b      	ldrh	r3, [r3, #0]
 8014be2:	4618      	mov	r0, r3
 8014be4:	f7ff fdb0 	bl	8014748 <ptr_to_mem>
 8014be8:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8014bea:	693b      	ldr	r3, [r7, #16]
 8014bec:	791b      	ldrb	r3, [r3, #4]
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d13f      	bne.n	8014c72 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014bf2:	69bb      	ldr	r3, [r7, #24]
 8014bf4:	881b      	ldrh	r3, [r3, #0]
 8014bf6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014bfa:	d106      	bne.n	8014c0a <mem_trim+0xfa>
 8014bfc:	4b42      	ldr	r3, [pc, #264]	@ (8014d08 <mem_trim+0x1f8>)
 8014bfe:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8014c02:	4946      	ldr	r1, [pc, #280]	@ (8014d1c <mem_trim+0x20c>)
 8014c04:	4842      	ldr	r0, [pc, #264]	@ (8014d10 <mem_trim+0x200>)
 8014c06:	f00a f91b 	bl	801ee40 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8014c0a:	693b      	ldr	r3, [r7, #16]
 8014c0c:	881b      	ldrh	r3, [r3, #0]
 8014c0e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014c10:	8afa      	ldrh	r2, [r7, #22]
 8014c12:	8bfb      	ldrh	r3, [r7, #30]
 8014c14:	4413      	add	r3, r2
 8014c16:	b29b      	uxth	r3, r3
 8014c18:	3308      	adds	r3, #8
 8014c1a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8014c1c:	4b40      	ldr	r3, [pc, #256]	@ (8014d20 <mem_trim+0x210>)
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	693a      	ldr	r2, [r7, #16]
 8014c22:	429a      	cmp	r2, r3
 8014c24:	d106      	bne.n	8014c34 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8014c26:	89fb      	ldrh	r3, [r7, #14]
 8014c28:	4618      	mov	r0, r3
 8014c2a:	f7ff fd8d 	bl	8014748 <ptr_to_mem>
 8014c2e:	4603      	mov	r3, r0
 8014c30:	4a3b      	ldr	r2, [pc, #236]	@ (8014d20 <mem_trim+0x210>)
 8014c32:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8014c34:	89fb      	ldrh	r3, [r7, #14]
 8014c36:	4618      	mov	r0, r3
 8014c38:	f7ff fd86 	bl	8014748 <ptr_to_mem>
 8014c3c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8014c3e:	693b      	ldr	r3, [r7, #16]
 8014c40:	2200      	movs	r2, #0
 8014c42:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8014c44:	693b      	ldr	r3, [r7, #16]
 8014c46:	89ba      	ldrh	r2, [r7, #12]
 8014c48:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8014c4a:	693b      	ldr	r3, [r7, #16]
 8014c4c:	8afa      	ldrh	r2, [r7, #22]
 8014c4e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8014c50:	69bb      	ldr	r3, [r7, #24]
 8014c52:	89fa      	ldrh	r2, [r7, #14]
 8014c54:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014c56:	693b      	ldr	r3, [r7, #16]
 8014c58:	881b      	ldrh	r3, [r3, #0]
 8014c5a:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014c5e:	d047      	beq.n	8014cf0 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014c60:	693b      	ldr	r3, [r7, #16]
 8014c62:	881b      	ldrh	r3, [r3, #0]
 8014c64:	4618      	mov	r0, r3
 8014c66:	f7ff fd6f 	bl	8014748 <ptr_to_mem>
 8014c6a:	4602      	mov	r2, r0
 8014c6c:	89fb      	ldrh	r3, [r7, #14]
 8014c6e:	8053      	strh	r3, [r2, #2]
 8014c70:	e03e      	b.n	8014cf0 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8014c72:	8bfb      	ldrh	r3, [r7, #30]
 8014c74:	f103 0214 	add.w	r2, r3, #20
 8014c78:	8abb      	ldrh	r3, [r7, #20]
 8014c7a:	429a      	cmp	r2, r3
 8014c7c:	d838      	bhi.n	8014cf0 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8014c7e:	8afa      	ldrh	r2, [r7, #22]
 8014c80:	8bfb      	ldrh	r3, [r7, #30]
 8014c82:	4413      	add	r3, r2
 8014c84:	b29b      	uxth	r3, r3
 8014c86:	3308      	adds	r3, #8
 8014c88:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8014c8a:	69bb      	ldr	r3, [r7, #24]
 8014c8c:	881b      	ldrh	r3, [r3, #0]
 8014c8e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014c92:	d106      	bne.n	8014ca2 <mem_trim+0x192>
 8014c94:	4b1c      	ldr	r3, [pc, #112]	@ (8014d08 <mem_trim+0x1f8>)
 8014c96:	f240 3216 	movw	r2, #790	@ 0x316
 8014c9a:	4920      	ldr	r1, [pc, #128]	@ (8014d1c <mem_trim+0x20c>)
 8014c9c:	481c      	ldr	r0, [pc, #112]	@ (8014d10 <mem_trim+0x200>)
 8014c9e:	f00a f8cf 	bl	801ee40 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8014ca2:	89fb      	ldrh	r3, [r7, #14]
 8014ca4:	4618      	mov	r0, r3
 8014ca6:	f7ff fd4f 	bl	8014748 <ptr_to_mem>
 8014caa:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8014cac:	4b1c      	ldr	r3, [pc, #112]	@ (8014d20 <mem_trim+0x210>)
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	693a      	ldr	r2, [r7, #16]
 8014cb2:	429a      	cmp	r2, r3
 8014cb4:	d202      	bcs.n	8014cbc <mem_trim+0x1ac>
      lfree = mem2;
 8014cb6:	4a1a      	ldr	r2, [pc, #104]	@ (8014d20 <mem_trim+0x210>)
 8014cb8:	693b      	ldr	r3, [r7, #16]
 8014cba:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8014cbc:	693b      	ldr	r3, [r7, #16]
 8014cbe:	2200      	movs	r2, #0
 8014cc0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8014cc2:	69bb      	ldr	r3, [r7, #24]
 8014cc4:	881a      	ldrh	r2, [r3, #0]
 8014cc6:	693b      	ldr	r3, [r7, #16]
 8014cc8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8014cca:	693b      	ldr	r3, [r7, #16]
 8014ccc:	8afa      	ldrh	r2, [r7, #22]
 8014cce:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8014cd0:	69bb      	ldr	r3, [r7, #24]
 8014cd2:	89fa      	ldrh	r2, [r7, #14]
 8014cd4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8014cd6:	693b      	ldr	r3, [r7, #16]
 8014cd8:	881b      	ldrh	r3, [r3, #0]
 8014cda:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014cde:	d007      	beq.n	8014cf0 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8014ce0:	693b      	ldr	r3, [r7, #16]
 8014ce2:	881b      	ldrh	r3, [r3, #0]
 8014ce4:	4618      	mov	r0, r3
 8014ce6:	f7ff fd2f 	bl	8014748 <ptr_to_mem>
 8014cea:	4602      	mov	r2, r0
 8014cec:	89fb      	ldrh	r3, [r7, #14]
 8014cee:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8014cf0:	4809      	ldr	r0, [pc, #36]	@ (8014d18 <mem_trim+0x208>)
 8014cf2:	f009 ff5a 	bl	801ebaa <sys_mutex_unlock>
  return rmem;
 8014cf6:	687b      	ldr	r3, [r7, #4]
}
 8014cf8:	4618      	mov	r0, r3
 8014cfa:	3720      	adds	r7, #32
 8014cfc:	46bd      	mov	sp, r7
 8014cfe:	bd80      	pop	{r7, pc}
 8014d00:	20010064 	.word	0x20010064
 8014d04:	20010068 	.word	0x20010068
 8014d08:	0802071c 	.word	0x0802071c
 8014d0c:	080208a8 	.word	0x080208a8
 8014d10:	08020764 	.word	0x08020764
 8014d14:	080208c0 	.word	0x080208c0
 8014d18:	2001006c 	.word	0x2001006c
 8014d1c:	080208e0 	.word	0x080208e0
 8014d20:	20010070 	.word	0x20010070

08014d24 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b088      	sub	sp, #32
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	4603      	mov	r3, r0
 8014d2c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8014d2e:	88fb      	ldrh	r3, [r7, #6]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d101      	bne.n	8014d38 <mem_malloc+0x14>
    return NULL;
 8014d34:	2300      	movs	r3, #0
 8014d36:	e0e2      	b.n	8014efe <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8014d38:	88fb      	ldrh	r3, [r7, #6]
 8014d3a:	3303      	adds	r3, #3
 8014d3c:	b29b      	uxth	r3, r3
 8014d3e:	f023 0303 	bic.w	r3, r3, #3
 8014d42:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8014d44:	8bbb      	ldrh	r3, [r7, #28]
 8014d46:	2b0b      	cmp	r3, #11
 8014d48:	d801      	bhi.n	8014d4e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8014d4a:	230c      	movs	r3, #12
 8014d4c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8014d4e:	8bbb      	ldrh	r3, [r7, #28]
 8014d50:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014d54:	d803      	bhi.n	8014d5e <mem_malloc+0x3a>
 8014d56:	8bba      	ldrh	r2, [r7, #28]
 8014d58:	88fb      	ldrh	r3, [r7, #6]
 8014d5a:	429a      	cmp	r2, r3
 8014d5c:	d201      	bcs.n	8014d62 <mem_malloc+0x3e>
    return NULL;
 8014d5e:	2300      	movs	r3, #0
 8014d60:	e0cd      	b.n	8014efe <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8014d62:	4869      	ldr	r0, [pc, #420]	@ (8014f08 <mem_malloc+0x1e4>)
 8014d64:	f009 ff12 	bl	801eb8c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014d68:	4b68      	ldr	r3, [pc, #416]	@ (8014f0c <mem_malloc+0x1e8>)
 8014d6a:	681b      	ldr	r3, [r3, #0]
 8014d6c:	4618      	mov	r0, r3
 8014d6e:	f7ff fcfd 	bl	801476c <mem_to_ptr>
 8014d72:	4603      	mov	r3, r0
 8014d74:	83fb      	strh	r3, [r7, #30]
 8014d76:	e0b7      	b.n	8014ee8 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8014d78:	8bfb      	ldrh	r3, [r7, #30]
 8014d7a:	4618      	mov	r0, r3
 8014d7c:	f7ff fce4 	bl	8014748 <ptr_to_mem>
 8014d80:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8014d82:	697b      	ldr	r3, [r7, #20]
 8014d84:	791b      	ldrb	r3, [r3, #4]
 8014d86:	2b00      	cmp	r3, #0
 8014d88:	f040 80a7 	bne.w	8014eda <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8014d8c:	697b      	ldr	r3, [r7, #20]
 8014d8e:	881b      	ldrh	r3, [r3, #0]
 8014d90:	461a      	mov	r2, r3
 8014d92:	8bfb      	ldrh	r3, [r7, #30]
 8014d94:	1ad3      	subs	r3, r2, r3
 8014d96:	f1a3 0208 	sub.w	r2, r3, #8
 8014d9a:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8014d9c:	429a      	cmp	r2, r3
 8014d9e:	f0c0 809c 	bcc.w	8014eda <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8014da2:	697b      	ldr	r3, [r7, #20]
 8014da4:	881b      	ldrh	r3, [r3, #0]
 8014da6:	461a      	mov	r2, r3
 8014da8:	8bfb      	ldrh	r3, [r7, #30]
 8014daa:	1ad3      	subs	r3, r2, r3
 8014dac:	f1a3 0208 	sub.w	r2, r3, #8
 8014db0:	8bbb      	ldrh	r3, [r7, #28]
 8014db2:	3314      	adds	r3, #20
 8014db4:	429a      	cmp	r2, r3
 8014db6:	d333      	bcc.n	8014e20 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8014db8:	8bfa      	ldrh	r2, [r7, #30]
 8014dba:	8bbb      	ldrh	r3, [r7, #28]
 8014dbc:	4413      	add	r3, r2
 8014dbe:	b29b      	uxth	r3, r3
 8014dc0:	3308      	adds	r3, #8
 8014dc2:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8014dc4:	8a7b      	ldrh	r3, [r7, #18]
 8014dc6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014dca:	d106      	bne.n	8014dda <mem_malloc+0xb6>
 8014dcc:	4b50      	ldr	r3, [pc, #320]	@ (8014f10 <mem_malloc+0x1ec>)
 8014dce:	f240 3287 	movw	r2, #903	@ 0x387
 8014dd2:	4950      	ldr	r1, [pc, #320]	@ (8014f14 <mem_malloc+0x1f0>)
 8014dd4:	4850      	ldr	r0, [pc, #320]	@ (8014f18 <mem_malloc+0x1f4>)
 8014dd6:	f00a f833 	bl	801ee40 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8014dda:	8a7b      	ldrh	r3, [r7, #18]
 8014ddc:	4618      	mov	r0, r3
 8014dde:	f7ff fcb3 	bl	8014748 <ptr_to_mem>
 8014de2:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8014de4:	68fb      	ldr	r3, [r7, #12]
 8014de6:	2200      	movs	r2, #0
 8014de8:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8014dea:	697b      	ldr	r3, [r7, #20]
 8014dec:	881a      	ldrh	r2, [r3, #0]
 8014dee:	68fb      	ldr	r3, [r7, #12]
 8014df0:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8014df2:	68fb      	ldr	r3, [r7, #12]
 8014df4:	8bfa      	ldrh	r2, [r7, #30]
 8014df6:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8014df8:	697b      	ldr	r3, [r7, #20]
 8014dfa:	8a7a      	ldrh	r2, [r7, #18]
 8014dfc:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8014dfe:	697b      	ldr	r3, [r7, #20]
 8014e00:	2201      	movs	r2, #1
 8014e02:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8014e04:	68fb      	ldr	r3, [r7, #12]
 8014e06:	881b      	ldrh	r3, [r3, #0]
 8014e08:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8014e0c:	d00b      	beq.n	8014e26 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8014e0e:	68fb      	ldr	r3, [r7, #12]
 8014e10:	881b      	ldrh	r3, [r3, #0]
 8014e12:	4618      	mov	r0, r3
 8014e14:	f7ff fc98 	bl	8014748 <ptr_to_mem>
 8014e18:	4602      	mov	r2, r0
 8014e1a:	8a7b      	ldrh	r3, [r7, #18]
 8014e1c:	8053      	strh	r3, [r2, #2]
 8014e1e:	e002      	b.n	8014e26 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8014e20:	697b      	ldr	r3, [r7, #20]
 8014e22:	2201      	movs	r2, #1
 8014e24:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8014e26:	4b39      	ldr	r3, [pc, #228]	@ (8014f0c <mem_malloc+0x1e8>)
 8014e28:	681b      	ldr	r3, [r3, #0]
 8014e2a:	697a      	ldr	r2, [r7, #20]
 8014e2c:	429a      	cmp	r2, r3
 8014e2e:	d127      	bne.n	8014e80 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8014e30:	4b36      	ldr	r3, [pc, #216]	@ (8014f0c <mem_malloc+0x1e8>)
 8014e32:	681b      	ldr	r3, [r3, #0]
 8014e34:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8014e36:	e005      	b.n	8014e44 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8014e38:	69bb      	ldr	r3, [r7, #24]
 8014e3a:	881b      	ldrh	r3, [r3, #0]
 8014e3c:	4618      	mov	r0, r3
 8014e3e:	f7ff fc83 	bl	8014748 <ptr_to_mem>
 8014e42:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8014e44:	69bb      	ldr	r3, [r7, #24]
 8014e46:	791b      	ldrb	r3, [r3, #4]
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	d004      	beq.n	8014e56 <mem_malloc+0x132>
 8014e4c:	4b33      	ldr	r3, [pc, #204]	@ (8014f1c <mem_malloc+0x1f8>)
 8014e4e:	681b      	ldr	r3, [r3, #0]
 8014e50:	69ba      	ldr	r2, [r7, #24]
 8014e52:	429a      	cmp	r2, r3
 8014e54:	d1f0      	bne.n	8014e38 <mem_malloc+0x114>
          }
          lfree = cur;
 8014e56:	4a2d      	ldr	r2, [pc, #180]	@ (8014f0c <mem_malloc+0x1e8>)
 8014e58:	69bb      	ldr	r3, [r7, #24]
 8014e5a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8014e5c:	4b2b      	ldr	r3, [pc, #172]	@ (8014f0c <mem_malloc+0x1e8>)
 8014e5e:	681a      	ldr	r2, [r3, #0]
 8014e60:	4b2e      	ldr	r3, [pc, #184]	@ (8014f1c <mem_malloc+0x1f8>)
 8014e62:	681b      	ldr	r3, [r3, #0]
 8014e64:	429a      	cmp	r2, r3
 8014e66:	d00b      	beq.n	8014e80 <mem_malloc+0x15c>
 8014e68:	4b28      	ldr	r3, [pc, #160]	@ (8014f0c <mem_malloc+0x1e8>)
 8014e6a:	681b      	ldr	r3, [r3, #0]
 8014e6c:	791b      	ldrb	r3, [r3, #4]
 8014e6e:	2b00      	cmp	r3, #0
 8014e70:	d006      	beq.n	8014e80 <mem_malloc+0x15c>
 8014e72:	4b27      	ldr	r3, [pc, #156]	@ (8014f10 <mem_malloc+0x1ec>)
 8014e74:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8014e78:	4929      	ldr	r1, [pc, #164]	@ (8014f20 <mem_malloc+0x1fc>)
 8014e7a:	4827      	ldr	r0, [pc, #156]	@ (8014f18 <mem_malloc+0x1f4>)
 8014e7c:	f009 ffe0 	bl	801ee40 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8014e80:	4821      	ldr	r0, [pc, #132]	@ (8014f08 <mem_malloc+0x1e4>)
 8014e82:	f009 fe92 	bl	801ebaa <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8014e86:	8bba      	ldrh	r2, [r7, #28]
 8014e88:	697b      	ldr	r3, [r7, #20]
 8014e8a:	4413      	add	r3, r2
 8014e8c:	3308      	adds	r3, #8
 8014e8e:	4a23      	ldr	r2, [pc, #140]	@ (8014f1c <mem_malloc+0x1f8>)
 8014e90:	6812      	ldr	r2, [r2, #0]
 8014e92:	4293      	cmp	r3, r2
 8014e94:	d906      	bls.n	8014ea4 <mem_malloc+0x180>
 8014e96:	4b1e      	ldr	r3, [pc, #120]	@ (8014f10 <mem_malloc+0x1ec>)
 8014e98:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8014e9c:	4921      	ldr	r1, [pc, #132]	@ (8014f24 <mem_malloc+0x200>)
 8014e9e:	481e      	ldr	r0, [pc, #120]	@ (8014f18 <mem_malloc+0x1f4>)
 8014ea0:	f009 ffce 	bl	801ee40 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8014ea4:	697b      	ldr	r3, [r7, #20]
 8014ea6:	f003 0303 	and.w	r3, r3, #3
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	d006      	beq.n	8014ebc <mem_malloc+0x198>
 8014eae:	4b18      	ldr	r3, [pc, #96]	@ (8014f10 <mem_malloc+0x1ec>)
 8014eb0:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8014eb4:	491c      	ldr	r1, [pc, #112]	@ (8014f28 <mem_malloc+0x204>)
 8014eb6:	4818      	ldr	r0, [pc, #96]	@ (8014f18 <mem_malloc+0x1f4>)
 8014eb8:	f009 ffc2 	bl	801ee40 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8014ebc:	697b      	ldr	r3, [r7, #20]
 8014ebe:	f003 0303 	and.w	r3, r3, #3
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d006      	beq.n	8014ed4 <mem_malloc+0x1b0>
 8014ec6:	4b12      	ldr	r3, [pc, #72]	@ (8014f10 <mem_malloc+0x1ec>)
 8014ec8:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8014ecc:	4917      	ldr	r1, [pc, #92]	@ (8014f2c <mem_malloc+0x208>)
 8014ece:	4812      	ldr	r0, [pc, #72]	@ (8014f18 <mem_malloc+0x1f4>)
 8014ed0:	f009 ffb6 	bl	801ee40 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8014ed4:	697b      	ldr	r3, [r7, #20]
 8014ed6:	3308      	adds	r3, #8
 8014ed8:	e011      	b.n	8014efe <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8014eda:	8bfb      	ldrh	r3, [r7, #30]
 8014edc:	4618      	mov	r0, r3
 8014ede:	f7ff fc33 	bl	8014748 <ptr_to_mem>
 8014ee2:	4603      	mov	r3, r0
 8014ee4:	881b      	ldrh	r3, [r3, #0]
 8014ee6:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8014ee8:	8bfa      	ldrh	r2, [r7, #30]
 8014eea:	8bbb      	ldrh	r3, [r7, #28]
 8014eec:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8014ef0:	429a      	cmp	r2, r3
 8014ef2:	f4ff af41 	bcc.w	8014d78 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8014ef6:	4804      	ldr	r0, [pc, #16]	@ (8014f08 <mem_malloc+0x1e4>)
 8014ef8:	f009 fe57 	bl	801ebaa <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8014efc:	2300      	movs	r3, #0
}
 8014efe:	4618      	mov	r0, r3
 8014f00:	3720      	adds	r7, #32
 8014f02:	46bd      	mov	sp, r7
 8014f04:	bd80      	pop	{r7, pc}
 8014f06:	bf00      	nop
 8014f08:	2001006c 	.word	0x2001006c
 8014f0c:	20010070 	.word	0x20010070
 8014f10:	0802071c 	.word	0x0802071c
 8014f14:	080208e0 	.word	0x080208e0
 8014f18:	08020764 	.word	0x08020764
 8014f1c:	20010068 	.word	0x20010068
 8014f20:	080208f4 	.word	0x080208f4
 8014f24:	08020910 	.word	0x08020910
 8014f28:	08020940 	.word	0x08020940
 8014f2c:	08020970 	.word	0x08020970

08014f30 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8014f30:	b480      	push	{r7}
 8014f32:	b085      	sub	sp, #20
 8014f34:	af00      	add	r7, sp, #0
 8014f36:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	689b      	ldr	r3, [r3, #8]
 8014f3c:	2200      	movs	r2, #0
 8014f3e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	685b      	ldr	r3, [r3, #4]
 8014f44:	3303      	adds	r3, #3
 8014f46:	f023 0303 	bic.w	r3, r3, #3
 8014f4a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8014f4c:	2300      	movs	r3, #0
 8014f4e:	60fb      	str	r3, [r7, #12]
 8014f50:	e011      	b.n	8014f76 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	689b      	ldr	r3, [r3, #8]
 8014f56:	681a      	ldr	r2, [r3, #0]
 8014f58:	68bb      	ldr	r3, [r7, #8]
 8014f5a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	689b      	ldr	r3, [r3, #8]
 8014f60:	68ba      	ldr	r2, [r7, #8]
 8014f62:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	881b      	ldrh	r3, [r3, #0]
 8014f68:	461a      	mov	r2, r3
 8014f6a:	68bb      	ldr	r3, [r7, #8]
 8014f6c:	4413      	add	r3, r2
 8014f6e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	3301      	adds	r3, #1
 8014f74:	60fb      	str	r3, [r7, #12]
 8014f76:	687b      	ldr	r3, [r7, #4]
 8014f78:	885b      	ldrh	r3, [r3, #2]
 8014f7a:	461a      	mov	r2, r3
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	4293      	cmp	r3, r2
 8014f80:	dbe7      	blt.n	8014f52 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8014f82:	bf00      	nop
 8014f84:	bf00      	nop
 8014f86:	3714      	adds	r7, #20
 8014f88:	46bd      	mov	sp, r7
 8014f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f8e:	4770      	bx	lr

08014f90 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8014f90:	b580      	push	{r7, lr}
 8014f92:	b082      	sub	sp, #8
 8014f94:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8014f96:	2300      	movs	r3, #0
 8014f98:	80fb      	strh	r3, [r7, #6]
 8014f9a:	e009      	b.n	8014fb0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8014f9c:	88fb      	ldrh	r3, [r7, #6]
 8014f9e:	4a08      	ldr	r2, [pc, #32]	@ (8014fc0 <memp_init+0x30>)
 8014fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014fa4:	4618      	mov	r0, r3
 8014fa6:	f7ff ffc3 	bl	8014f30 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8014faa:	88fb      	ldrh	r3, [r7, #6]
 8014fac:	3301      	adds	r3, #1
 8014fae:	80fb      	strh	r3, [r7, #6]
 8014fb0:	88fb      	ldrh	r3, [r7, #6]
 8014fb2:	2b0c      	cmp	r3, #12
 8014fb4:	d9f2      	bls.n	8014f9c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8014fb6:	bf00      	nop
 8014fb8:	bf00      	nop
 8014fba:	3708      	adds	r7, #8
 8014fbc:	46bd      	mov	sp, r7
 8014fbe:	bd80      	pop	{r7, pc}
 8014fc0:	080237b0 	.word	0x080237b0

08014fc4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8014fc4:	b580      	push	{r7, lr}
 8014fc6:	b084      	sub	sp, #16
 8014fc8:	af00      	add	r7, sp, #0
 8014fca:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8014fcc:	f009 fe1a 	bl	801ec04 <sys_arch_protect>
 8014fd0:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	689b      	ldr	r3, [r3, #8]
 8014fd6:	681b      	ldr	r3, [r3, #0]
 8014fd8:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8014fda:	68bb      	ldr	r3, [r7, #8]
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d015      	beq.n	801500c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8014fe0:	687b      	ldr	r3, [r7, #4]
 8014fe2:	689b      	ldr	r3, [r3, #8]
 8014fe4:	68ba      	ldr	r2, [r7, #8]
 8014fe6:	6812      	ldr	r2, [r2, #0]
 8014fe8:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8014fea:	68bb      	ldr	r3, [r7, #8]
 8014fec:	f003 0303 	and.w	r3, r3, #3
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	d006      	beq.n	8015002 <do_memp_malloc_pool+0x3e>
 8014ff4:	4b09      	ldr	r3, [pc, #36]	@ (801501c <do_memp_malloc_pool+0x58>)
 8014ff6:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8014ffa:	4909      	ldr	r1, [pc, #36]	@ (8015020 <do_memp_malloc_pool+0x5c>)
 8014ffc:	4809      	ldr	r0, [pc, #36]	@ (8015024 <do_memp_malloc_pool+0x60>)
 8014ffe:	f009 ff1f 	bl	801ee40 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8015002:	68f8      	ldr	r0, [r7, #12]
 8015004:	f009 fe0c 	bl	801ec20 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8015008:	68bb      	ldr	r3, [r7, #8]
 801500a:	e003      	b.n	8015014 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801500c:	68f8      	ldr	r0, [r7, #12]
 801500e:	f009 fe07 	bl	801ec20 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8015012:	2300      	movs	r3, #0
}
 8015014:	4618      	mov	r0, r3
 8015016:	3710      	adds	r7, #16
 8015018:	46bd      	mov	sp, r7
 801501a:	bd80      	pop	{r7, pc}
 801501c:	08020994 	.word	0x08020994
 8015020:	080209c4 	.word	0x080209c4
 8015024:	080209e8 	.word	0x080209e8

08015028 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8015028:	b580      	push	{r7, lr}
 801502a:	b082      	sub	sp, #8
 801502c:	af00      	add	r7, sp, #0
 801502e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	2b00      	cmp	r3, #0
 8015034:	d106      	bne.n	8015044 <memp_malloc_pool+0x1c>
 8015036:	4b0a      	ldr	r3, [pc, #40]	@ (8015060 <memp_malloc_pool+0x38>)
 8015038:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 801503c:	4909      	ldr	r1, [pc, #36]	@ (8015064 <memp_malloc_pool+0x3c>)
 801503e:	480a      	ldr	r0, [pc, #40]	@ (8015068 <memp_malloc_pool+0x40>)
 8015040:	f009 fefe 	bl	801ee40 <iprintf>
  if (desc == NULL) {
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	2b00      	cmp	r3, #0
 8015048:	d101      	bne.n	801504e <memp_malloc_pool+0x26>
    return NULL;
 801504a:	2300      	movs	r3, #0
 801504c:	e003      	b.n	8015056 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801504e:	6878      	ldr	r0, [r7, #4]
 8015050:	f7ff ffb8 	bl	8014fc4 <do_memp_malloc_pool>
 8015054:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8015056:	4618      	mov	r0, r3
 8015058:	3708      	adds	r7, #8
 801505a:	46bd      	mov	sp, r7
 801505c:	bd80      	pop	{r7, pc}
 801505e:	bf00      	nop
 8015060:	08020994 	.word	0x08020994
 8015064:	08020a10 	.word	0x08020a10
 8015068:	080209e8 	.word	0x080209e8

0801506c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 801506c:	b580      	push	{r7, lr}
 801506e:	b084      	sub	sp, #16
 8015070:	af00      	add	r7, sp, #0
 8015072:	4603      	mov	r3, r0
 8015074:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8015076:	79fb      	ldrb	r3, [r7, #7]
 8015078:	2b0c      	cmp	r3, #12
 801507a:	d908      	bls.n	801508e <memp_malloc+0x22>
 801507c:	4b0a      	ldr	r3, [pc, #40]	@ (80150a8 <memp_malloc+0x3c>)
 801507e:	f240 1257 	movw	r2, #343	@ 0x157
 8015082:	490a      	ldr	r1, [pc, #40]	@ (80150ac <memp_malloc+0x40>)
 8015084:	480a      	ldr	r0, [pc, #40]	@ (80150b0 <memp_malloc+0x44>)
 8015086:	f009 fedb 	bl	801ee40 <iprintf>
 801508a:	2300      	movs	r3, #0
 801508c:	e008      	b.n	80150a0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 801508e:	79fb      	ldrb	r3, [r7, #7]
 8015090:	4a08      	ldr	r2, [pc, #32]	@ (80150b4 <memp_malloc+0x48>)
 8015092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015096:	4618      	mov	r0, r3
 8015098:	f7ff ff94 	bl	8014fc4 <do_memp_malloc_pool>
 801509c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 801509e:	68fb      	ldr	r3, [r7, #12]
}
 80150a0:	4618      	mov	r0, r3
 80150a2:	3710      	adds	r7, #16
 80150a4:	46bd      	mov	sp, r7
 80150a6:	bd80      	pop	{r7, pc}
 80150a8:	08020994 	.word	0x08020994
 80150ac:	08020a24 	.word	0x08020a24
 80150b0:	080209e8 	.word	0x080209e8
 80150b4:	080237b0 	.word	0x080237b0

080150b8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80150b8:	b580      	push	{r7, lr}
 80150ba:	b084      	sub	sp, #16
 80150bc:	af00      	add	r7, sp, #0
 80150be:	6078      	str	r0, [r7, #4]
 80150c0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80150c2:	683b      	ldr	r3, [r7, #0]
 80150c4:	f003 0303 	and.w	r3, r3, #3
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	d006      	beq.n	80150da <do_memp_free_pool+0x22>
 80150cc:	4b0d      	ldr	r3, [pc, #52]	@ (8015104 <do_memp_free_pool+0x4c>)
 80150ce:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80150d2:	490d      	ldr	r1, [pc, #52]	@ (8015108 <do_memp_free_pool+0x50>)
 80150d4:	480d      	ldr	r0, [pc, #52]	@ (801510c <do_memp_free_pool+0x54>)
 80150d6:	f009 feb3 	bl	801ee40 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80150da:	683b      	ldr	r3, [r7, #0]
 80150dc:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80150de:	f009 fd91 	bl	801ec04 <sys_arch_protect>
 80150e2:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	689b      	ldr	r3, [r3, #8]
 80150e8:	681a      	ldr	r2, [r3, #0]
 80150ea:	68fb      	ldr	r3, [r7, #12]
 80150ec:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	689b      	ldr	r3, [r3, #8]
 80150f2:	68fa      	ldr	r2, [r7, #12]
 80150f4:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 80150f6:	68b8      	ldr	r0, [r7, #8]
 80150f8:	f009 fd92 	bl	801ec20 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 80150fc:	bf00      	nop
 80150fe:	3710      	adds	r7, #16
 8015100:	46bd      	mov	sp, r7
 8015102:	bd80      	pop	{r7, pc}
 8015104:	08020994 	.word	0x08020994
 8015108:	08020a44 	.word	0x08020a44
 801510c:	080209e8 	.word	0x080209e8

08015110 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8015110:	b580      	push	{r7, lr}
 8015112:	b082      	sub	sp, #8
 8015114:	af00      	add	r7, sp, #0
 8015116:	6078      	str	r0, [r7, #4]
 8015118:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	2b00      	cmp	r3, #0
 801511e:	d106      	bne.n	801512e <memp_free_pool+0x1e>
 8015120:	4b0a      	ldr	r3, [pc, #40]	@ (801514c <memp_free_pool+0x3c>)
 8015122:	f240 1295 	movw	r2, #405	@ 0x195
 8015126:	490a      	ldr	r1, [pc, #40]	@ (8015150 <memp_free_pool+0x40>)
 8015128:	480a      	ldr	r0, [pc, #40]	@ (8015154 <memp_free_pool+0x44>)
 801512a:	f009 fe89 	bl	801ee40 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	2b00      	cmp	r3, #0
 8015132:	d007      	beq.n	8015144 <memp_free_pool+0x34>
 8015134:	683b      	ldr	r3, [r7, #0]
 8015136:	2b00      	cmp	r3, #0
 8015138:	d004      	beq.n	8015144 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801513a:	6839      	ldr	r1, [r7, #0]
 801513c:	6878      	ldr	r0, [r7, #4]
 801513e:	f7ff ffbb 	bl	80150b8 <do_memp_free_pool>
 8015142:	e000      	b.n	8015146 <memp_free_pool+0x36>
    return;
 8015144:	bf00      	nop
}
 8015146:	3708      	adds	r7, #8
 8015148:	46bd      	mov	sp, r7
 801514a:	bd80      	pop	{r7, pc}
 801514c:	08020994 	.word	0x08020994
 8015150:	08020a10 	.word	0x08020a10
 8015154:	080209e8 	.word	0x080209e8

08015158 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8015158:	b580      	push	{r7, lr}
 801515a:	b082      	sub	sp, #8
 801515c:	af00      	add	r7, sp, #0
 801515e:	4603      	mov	r3, r0
 8015160:	6039      	str	r1, [r7, #0]
 8015162:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8015164:	79fb      	ldrb	r3, [r7, #7]
 8015166:	2b0c      	cmp	r3, #12
 8015168:	d907      	bls.n	801517a <memp_free+0x22>
 801516a:	4b0c      	ldr	r3, [pc, #48]	@ (801519c <memp_free+0x44>)
 801516c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8015170:	490b      	ldr	r1, [pc, #44]	@ (80151a0 <memp_free+0x48>)
 8015172:	480c      	ldr	r0, [pc, #48]	@ (80151a4 <memp_free+0x4c>)
 8015174:	f009 fe64 	bl	801ee40 <iprintf>
 8015178:	e00c      	b.n	8015194 <memp_free+0x3c>

  if (mem == NULL) {
 801517a:	683b      	ldr	r3, [r7, #0]
 801517c:	2b00      	cmp	r3, #0
 801517e:	d008      	beq.n	8015192 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8015180:	79fb      	ldrb	r3, [r7, #7]
 8015182:	4a09      	ldr	r2, [pc, #36]	@ (80151a8 <memp_free+0x50>)
 8015184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015188:	6839      	ldr	r1, [r7, #0]
 801518a:	4618      	mov	r0, r3
 801518c:	f7ff ff94 	bl	80150b8 <do_memp_free_pool>
 8015190:	e000      	b.n	8015194 <memp_free+0x3c>
    return;
 8015192:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8015194:	3708      	adds	r7, #8
 8015196:	46bd      	mov	sp, r7
 8015198:	bd80      	pop	{r7, pc}
 801519a:	bf00      	nop
 801519c:	08020994 	.word	0x08020994
 80151a0:	08020a64 	.word	0x08020a64
 80151a4:	080209e8 	.word	0x080209e8
 80151a8:	080237b0 	.word	0x080237b0

080151ac <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80151ac:	b480      	push	{r7}
 80151ae:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80151b0:	bf00      	nop
 80151b2:	46bd      	mov	sp, r7
 80151b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151b8:	4770      	bx	lr
	...

080151bc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80151bc:	b580      	push	{r7, lr}
 80151be:	b086      	sub	sp, #24
 80151c0:	af00      	add	r7, sp, #0
 80151c2:	60f8      	str	r0, [r7, #12]
 80151c4:	60b9      	str	r1, [r7, #8]
 80151c6:	607a      	str	r2, [r7, #4]
 80151c8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80151ca:	68fb      	ldr	r3, [r7, #12]
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	d108      	bne.n	80151e2 <netif_add+0x26>
 80151d0:	4b57      	ldr	r3, [pc, #348]	@ (8015330 <netif_add+0x174>)
 80151d2:	f240 1227 	movw	r2, #295	@ 0x127
 80151d6:	4957      	ldr	r1, [pc, #348]	@ (8015334 <netif_add+0x178>)
 80151d8:	4857      	ldr	r0, [pc, #348]	@ (8015338 <netif_add+0x17c>)
 80151da:	f009 fe31 	bl	801ee40 <iprintf>
 80151de:	2300      	movs	r3, #0
 80151e0:	e0a2      	b.n	8015328 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 80151e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d108      	bne.n	80151fa <netif_add+0x3e>
 80151e8:	4b51      	ldr	r3, [pc, #324]	@ (8015330 <netif_add+0x174>)
 80151ea:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80151ee:	4953      	ldr	r1, [pc, #332]	@ (801533c <netif_add+0x180>)
 80151f0:	4851      	ldr	r0, [pc, #324]	@ (8015338 <netif_add+0x17c>)
 80151f2:	f009 fe25 	bl	801ee40 <iprintf>
 80151f6:	2300      	movs	r3, #0
 80151f8:	e096      	b.n	8015328 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 80151fa:	68bb      	ldr	r3, [r7, #8]
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d101      	bne.n	8015204 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8015200:	4b4f      	ldr	r3, [pc, #316]	@ (8015340 <netif_add+0x184>)
 8015202:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	2b00      	cmp	r3, #0
 8015208:	d101      	bne.n	801520e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801520a:	4b4d      	ldr	r3, [pc, #308]	@ (8015340 <netif_add+0x184>)
 801520c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801520e:	683b      	ldr	r3, [r7, #0]
 8015210:	2b00      	cmp	r3, #0
 8015212:	d101      	bne.n	8015218 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8015214:	4b4a      	ldr	r3, [pc, #296]	@ (8015340 <netif_add+0x184>)
 8015216:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8015218:	68fb      	ldr	r3, [r7, #12]
 801521a:	2200      	movs	r2, #0
 801521c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	2200      	movs	r2, #0
 8015222:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8015224:	68fb      	ldr	r3, [r7, #12]
 8015226:	2200      	movs	r2, #0
 8015228:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801522a:	68fb      	ldr	r3, [r7, #12]
 801522c:	4a45      	ldr	r2, [pc, #276]	@ (8015344 <netif_add+0x188>)
 801522e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8015230:	68fb      	ldr	r3, [r7, #12]
 8015232:	2200      	movs	r2, #0
 8015234:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8015236:	68fb      	ldr	r3, [r7, #12]
 8015238:	2200      	movs	r2, #0
 801523a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	2200      	movs	r2, #0
 8015242:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8015244:	68fb      	ldr	r3, [r7, #12]
 8015246:	6a3a      	ldr	r2, [r7, #32]
 8015248:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801524a:	4b3f      	ldr	r3, [pc, #252]	@ (8015348 <netif_add+0x18c>)
 801524c:	781a      	ldrb	r2, [r3, #0]
 801524e:	68fb      	ldr	r3, [r7, #12]
 8015250:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015258:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801525a:	683b      	ldr	r3, [r7, #0]
 801525c:	687a      	ldr	r2, [r7, #4]
 801525e:	68b9      	ldr	r1, [r7, #8]
 8015260:	68f8      	ldr	r0, [r7, #12]
 8015262:	f000 f913 	bl	801548c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8015266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015268:	68f8      	ldr	r0, [r7, #12]
 801526a:	4798      	blx	r3
 801526c:	4603      	mov	r3, r0
 801526e:	2b00      	cmp	r3, #0
 8015270:	d001      	beq.n	8015276 <netif_add+0xba>
    return NULL;
 8015272:	2300      	movs	r3, #0
 8015274:	e058      	b.n	8015328 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8015276:	68fb      	ldr	r3, [r7, #12]
 8015278:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801527c:	2bff      	cmp	r3, #255	@ 0xff
 801527e:	d103      	bne.n	8015288 <netif_add+0xcc>
        netif->num = 0;
 8015280:	68fb      	ldr	r3, [r7, #12]
 8015282:	2200      	movs	r2, #0
 8015284:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8015288:	2300      	movs	r3, #0
 801528a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801528c:	4b2f      	ldr	r3, [pc, #188]	@ (801534c <netif_add+0x190>)
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	617b      	str	r3, [r7, #20]
 8015292:	e02b      	b.n	80152ec <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8015294:	697a      	ldr	r2, [r7, #20]
 8015296:	68fb      	ldr	r3, [r7, #12]
 8015298:	429a      	cmp	r2, r3
 801529a:	d106      	bne.n	80152aa <netif_add+0xee>
 801529c:	4b24      	ldr	r3, [pc, #144]	@ (8015330 <netif_add+0x174>)
 801529e:	f240 128b 	movw	r2, #395	@ 0x18b
 80152a2:	492b      	ldr	r1, [pc, #172]	@ (8015350 <netif_add+0x194>)
 80152a4:	4824      	ldr	r0, [pc, #144]	@ (8015338 <netif_add+0x17c>)
 80152a6:	f009 fdcb 	bl	801ee40 <iprintf>
        num_netifs++;
 80152aa:	693b      	ldr	r3, [r7, #16]
 80152ac:	3301      	adds	r3, #1
 80152ae:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80152b0:	693b      	ldr	r3, [r7, #16]
 80152b2:	2bff      	cmp	r3, #255	@ 0xff
 80152b4:	dd06      	ble.n	80152c4 <netif_add+0x108>
 80152b6:	4b1e      	ldr	r3, [pc, #120]	@ (8015330 <netif_add+0x174>)
 80152b8:	f240 128d 	movw	r2, #397	@ 0x18d
 80152bc:	4925      	ldr	r1, [pc, #148]	@ (8015354 <netif_add+0x198>)
 80152be:	481e      	ldr	r0, [pc, #120]	@ (8015338 <netif_add+0x17c>)
 80152c0:	f009 fdbe 	bl	801ee40 <iprintf>
        if (netif2->num == netif->num) {
 80152c4:	697b      	ldr	r3, [r7, #20]
 80152c6:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80152d0:	429a      	cmp	r2, r3
 80152d2:	d108      	bne.n	80152e6 <netif_add+0x12a>
          netif->num++;
 80152d4:	68fb      	ldr	r3, [r7, #12]
 80152d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80152da:	3301      	adds	r3, #1
 80152dc:	b2da      	uxtb	r2, r3
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 80152e4:	e005      	b.n	80152f2 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80152e6:	697b      	ldr	r3, [r7, #20]
 80152e8:	681b      	ldr	r3, [r3, #0]
 80152ea:	617b      	str	r3, [r7, #20]
 80152ec:	697b      	ldr	r3, [r7, #20]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d1d0      	bne.n	8015294 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80152f2:	697b      	ldr	r3, [r7, #20]
 80152f4:	2b00      	cmp	r3, #0
 80152f6:	d1be      	bne.n	8015276 <netif_add+0xba>
  }
  if (netif->num == 254) {
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80152fe:	2bfe      	cmp	r3, #254	@ 0xfe
 8015300:	d103      	bne.n	801530a <netif_add+0x14e>
    netif_num = 0;
 8015302:	4b11      	ldr	r3, [pc, #68]	@ (8015348 <netif_add+0x18c>)
 8015304:	2200      	movs	r2, #0
 8015306:	701a      	strb	r2, [r3, #0]
 8015308:	e006      	b.n	8015318 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801530a:	68fb      	ldr	r3, [r7, #12]
 801530c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015310:	3301      	adds	r3, #1
 8015312:	b2da      	uxtb	r2, r3
 8015314:	4b0c      	ldr	r3, [pc, #48]	@ (8015348 <netif_add+0x18c>)
 8015316:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8015318:	4b0c      	ldr	r3, [pc, #48]	@ (801534c <netif_add+0x190>)
 801531a:	681a      	ldr	r2, [r3, #0]
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8015320:	4a0a      	ldr	r2, [pc, #40]	@ (801534c <netif_add+0x190>)
 8015322:	68fb      	ldr	r3, [r7, #12]
 8015324:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8015326:	68fb      	ldr	r3, [r7, #12]
}
 8015328:	4618      	mov	r0, r3
 801532a:	3718      	adds	r7, #24
 801532c:	46bd      	mov	sp, r7
 801532e:	bd80      	pop	{r7, pc}
 8015330:	08020a80 	.word	0x08020a80
 8015334:	08020b14 	.word	0x08020b14
 8015338:	08020ad0 	.word	0x08020ad0
 801533c:	08020b30 	.word	0x08020b30
 8015340:	08023824 	.word	0x08023824
 8015344:	08015767 	.word	0x08015767
 8015348:	20013148 	.word	0x20013148
 801534c:	20013140 	.word	0x20013140
 8015350:	08020b54 	.word	0x08020b54
 8015354:	08020b68 	.word	0x08020b68

08015358 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b082      	sub	sp, #8
 801535c:	af00      	add	r7, sp, #0
 801535e:	6078      	str	r0, [r7, #4]
 8015360:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8015362:	6839      	ldr	r1, [r7, #0]
 8015364:	6878      	ldr	r0, [r7, #4]
 8015366:	f002 fc21 	bl	8017bac <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801536a:	6839      	ldr	r1, [r7, #0]
 801536c:	6878      	ldr	r0, [r7, #4]
 801536e:	f007 f87f 	bl	801c470 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8015372:	bf00      	nop
 8015374:	3708      	adds	r7, #8
 8015376:	46bd      	mov	sp, r7
 8015378:	bd80      	pop	{r7, pc}
	...

0801537c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 801537c:	b580      	push	{r7, lr}
 801537e:	b086      	sub	sp, #24
 8015380:	af00      	add	r7, sp, #0
 8015382:	60f8      	str	r0, [r7, #12]
 8015384:	60b9      	str	r1, [r7, #8]
 8015386:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8015388:	68bb      	ldr	r3, [r7, #8]
 801538a:	2b00      	cmp	r3, #0
 801538c:	d106      	bne.n	801539c <netif_do_set_ipaddr+0x20>
 801538e:	4b1d      	ldr	r3, [pc, #116]	@ (8015404 <netif_do_set_ipaddr+0x88>)
 8015390:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8015394:	491c      	ldr	r1, [pc, #112]	@ (8015408 <netif_do_set_ipaddr+0x8c>)
 8015396:	481d      	ldr	r0, [pc, #116]	@ (801540c <netif_do_set_ipaddr+0x90>)
 8015398:	f009 fd52 	bl	801ee40 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d106      	bne.n	80153b0 <netif_do_set_ipaddr+0x34>
 80153a2:	4b18      	ldr	r3, [pc, #96]	@ (8015404 <netif_do_set_ipaddr+0x88>)
 80153a4:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80153a8:	4917      	ldr	r1, [pc, #92]	@ (8015408 <netif_do_set_ipaddr+0x8c>)
 80153aa:	4818      	ldr	r0, [pc, #96]	@ (801540c <netif_do_set_ipaddr+0x90>)
 80153ac:	f009 fd48 	bl	801ee40 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80153b0:	68bb      	ldr	r3, [r7, #8]
 80153b2:	681a      	ldr	r2, [r3, #0]
 80153b4:	68fb      	ldr	r3, [r7, #12]
 80153b6:	3304      	adds	r3, #4
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	429a      	cmp	r2, r3
 80153bc:	d01c      	beq.n	80153f8 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80153be:	68bb      	ldr	r3, [r7, #8]
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80153c4:	68fb      	ldr	r3, [r7, #12]
 80153c6:	3304      	adds	r3, #4
 80153c8:	681a      	ldr	r2, [r3, #0]
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80153ce:	f107 0314 	add.w	r3, r7, #20
 80153d2:	4619      	mov	r1, r3
 80153d4:	6878      	ldr	r0, [r7, #4]
 80153d6:	f7ff ffbf 	bl	8015358 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80153da:	68bb      	ldr	r3, [r7, #8]
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d002      	beq.n	80153e6 <netif_do_set_ipaddr+0x6a>
 80153e0:	68bb      	ldr	r3, [r7, #8]
 80153e2:	681b      	ldr	r3, [r3, #0]
 80153e4:	e000      	b.n	80153e8 <netif_do_set_ipaddr+0x6c>
 80153e6:	2300      	movs	r3, #0
 80153e8:	68fa      	ldr	r2, [r7, #12]
 80153ea:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80153ec:	2101      	movs	r1, #1
 80153ee:	68f8      	ldr	r0, [r7, #12]
 80153f0:	f000 f8d2 	bl	8015598 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80153f4:	2301      	movs	r3, #1
 80153f6:	e000      	b.n	80153fa <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80153f8:	2300      	movs	r3, #0
}
 80153fa:	4618      	mov	r0, r3
 80153fc:	3718      	adds	r7, #24
 80153fe:	46bd      	mov	sp, r7
 8015400:	bd80      	pop	{r7, pc}
 8015402:	bf00      	nop
 8015404:	08020a80 	.word	0x08020a80
 8015408:	08020b98 	.word	0x08020b98
 801540c:	08020ad0 	.word	0x08020ad0

08015410 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8015410:	b480      	push	{r7}
 8015412:	b085      	sub	sp, #20
 8015414:	af00      	add	r7, sp, #0
 8015416:	60f8      	str	r0, [r7, #12]
 8015418:	60b9      	str	r1, [r7, #8]
 801541a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801541c:	68bb      	ldr	r3, [r7, #8]
 801541e:	681a      	ldr	r2, [r3, #0]
 8015420:	68fb      	ldr	r3, [r7, #12]
 8015422:	3308      	adds	r3, #8
 8015424:	681b      	ldr	r3, [r3, #0]
 8015426:	429a      	cmp	r2, r3
 8015428:	d00a      	beq.n	8015440 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801542a:	68bb      	ldr	r3, [r7, #8]
 801542c:	2b00      	cmp	r3, #0
 801542e:	d002      	beq.n	8015436 <netif_do_set_netmask+0x26>
 8015430:	68bb      	ldr	r3, [r7, #8]
 8015432:	681b      	ldr	r3, [r3, #0]
 8015434:	e000      	b.n	8015438 <netif_do_set_netmask+0x28>
 8015436:	2300      	movs	r3, #0
 8015438:	68fa      	ldr	r2, [r7, #12]
 801543a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801543c:	2301      	movs	r3, #1
 801543e:	e000      	b.n	8015442 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8015440:	2300      	movs	r3, #0
}
 8015442:	4618      	mov	r0, r3
 8015444:	3714      	adds	r7, #20
 8015446:	46bd      	mov	sp, r7
 8015448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801544c:	4770      	bx	lr

0801544e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801544e:	b480      	push	{r7}
 8015450:	b085      	sub	sp, #20
 8015452:	af00      	add	r7, sp, #0
 8015454:	60f8      	str	r0, [r7, #12]
 8015456:	60b9      	str	r1, [r7, #8]
 8015458:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801545a:	68bb      	ldr	r3, [r7, #8]
 801545c:	681a      	ldr	r2, [r3, #0]
 801545e:	68fb      	ldr	r3, [r7, #12]
 8015460:	330c      	adds	r3, #12
 8015462:	681b      	ldr	r3, [r3, #0]
 8015464:	429a      	cmp	r2, r3
 8015466:	d00a      	beq.n	801547e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8015468:	68bb      	ldr	r3, [r7, #8]
 801546a:	2b00      	cmp	r3, #0
 801546c:	d002      	beq.n	8015474 <netif_do_set_gw+0x26>
 801546e:	68bb      	ldr	r3, [r7, #8]
 8015470:	681b      	ldr	r3, [r3, #0]
 8015472:	e000      	b.n	8015476 <netif_do_set_gw+0x28>
 8015474:	2300      	movs	r3, #0
 8015476:	68fa      	ldr	r2, [r7, #12]
 8015478:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801547a:	2301      	movs	r3, #1
 801547c:	e000      	b.n	8015480 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801547e:	2300      	movs	r3, #0
}
 8015480:	4618      	mov	r0, r3
 8015482:	3714      	adds	r7, #20
 8015484:	46bd      	mov	sp, r7
 8015486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801548a:	4770      	bx	lr

0801548c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 801548c:	b580      	push	{r7, lr}
 801548e:	b088      	sub	sp, #32
 8015490:	af00      	add	r7, sp, #0
 8015492:	60f8      	str	r0, [r7, #12]
 8015494:	60b9      	str	r1, [r7, #8]
 8015496:	607a      	str	r2, [r7, #4]
 8015498:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801549a:	2300      	movs	r3, #0
 801549c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801549e:	2300      	movs	r3, #0
 80154a0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80154a2:	68bb      	ldr	r3, [r7, #8]
 80154a4:	2b00      	cmp	r3, #0
 80154a6:	d101      	bne.n	80154ac <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80154a8:	4b1c      	ldr	r3, [pc, #112]	@ (801551c <netif_set_addr+0x90>)
 80154aa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80154ac:	687b      	ldr	r3, [r7, #4]
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d101      	bne.n	80154b6 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80154b2:	4b1a      	ldr	r3, [pc, #104]	@ (801551c <netif_set_addr+0x90>)
 80154b4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80154b6:	683b      	ldr	r3, [r7, #0]
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d101      	bne.n	80154c0 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80154bc:	4b17      	ldr	r3, [pc, #92]	@ (801551c <netif_set_addr+0x90>)
 80154be:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80154c0:	68bb      	ldr	r3, [r7, #8]
 80154c2:	2b00      	cmp	r3, #0
 80154c4:	d003      	beq.n	80154ce <netif_set_addr+0x42>
 80154c6:	68bb      	ldr	r3, [r7, #8]
 80154c8:	681b      	ldr	r3, [r3, #0]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d101      	bne.n	80154d2 <netif_set_addr+0x46>
 80154ce:	2301      	movs	r3, #1
 80154d0:	e000      	b.n	80154d4 <netif_set_addr+0x48>
 80154d2:	2300      	movs	r3, #0
 80154d4:	617b      	str	r3, [r7, #20]
  if (remove) {
 80154d6:	697b      	ldr	r3, [r7, #20]
 80154d8:	2b00      	cmp	r3, #0
 80154da:	d006      	beq.n	80154ea <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80154dc:	f107 0310 	add.w	r3, r7, #16
 80154e0:	461a      	mov	r2, r3
 80154e2:	68b9      	ldr	r1, [r7, #8]
 80154e4:	68f8      	ldr	r0, [r7, #12]
 80154e6:	f7ff ff49 	bl	801537c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80154ea:	69fa      	ldr	r2, [r7, #28]
 80154ec:	6879      	ldr	r1, [r7, #4]
 80154ee:	68f8      	ldr	r0, [r7, #12]
 80154f0:	f7ff ff8e 	bl	8015410 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80154f4:	69ba      	ldr	r2, [r7, #24]
 80154f6:	6839      	ldr	r1, [r7, #0]
 80154f8:	68f8      	ldr	r0, [r7, #12]
 80154fa:	f7ff ffa8 	bl	801544e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80154fe:	697b      	ldr	r3, [r7, #20]
 8015500:	2b00      	cmp	r3, #0
 8015502:	d106      	bne.n	8015512 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8015504:	f107 0310 	add.w	r3, r7, #16
 8015508:	461a      	mov	r2, r3
 801550a:	68b9      	ldr	r1, [r7, #8]
 801550c:	68f8      	ldr	r0, [r7, #12]
 801550e:	f7ff ff35 	bl	801537c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8015512:	bf00      	nop
 8015514:	3720      	adds	r7, #32
 8015516:	46bd      	mov	sp, r7
 8015518:	bd80      	pop	{r7, pc}
 801551a:	bf00      	nop
 801551c:	08023824 	.word	0x08023824

08015520 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8015520:	b480      	push	{r7}
 8015522:	b083      	sub	sp, #12
 8015524:	af00      	add	r7, sp, #0
 8015526:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8015528:	4a04      	ldr	r2, [pc, #16]	@ (801553c <netif_set_default+0x1c>)
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801552e:	bf00      	nop
 8015530:	370c      	adds	r7, #12
 8015532:	46bd      	mov	sp, r7
 8015534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015538:	4770      	bx	lr
 801553a:	bf00      	nop
 801553c:	20013144 	.word	0x20013144

08015540 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8015540:	b580      	push	{r7, lr}
 8015542:	b082      	sub	sp, #8
 8015544:	af00      	add	r7, sp, #0
 8015546:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	2b00      	cmp	r3, #0
 801554c:	d107      	bne.n	801555e <netif_set_up+0x1e>
 801554e:	4b0f      	ldr	r3, [pc, #60]	@ (801558c <netif_set_up+0x4c>)
 8015550:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8015554:	490e      	ldr	r1, [pc, #56]	@ (8015590 <netif_set_up+0x50>)
 8015556:	480f      	ldr	r0, [pc, #60]	@ (8015594 <netif_set_up+0x54>)
 8015558:	f009 fc72 	bl	801ee40 <iprintf>
 801555c:	e013      	b.n	8015586 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015564:	f003 0301 	and.w	r3, r3, #1
 8015568:	2b00      	cmp	r3, #0
 801556a:	d10c      	bne.n	8015586 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015572:	f043 0301 	orr.w	r3, r3, #1
 8015576:	b2da      	uxtb	r2, r3
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801557e:	2103      	movs	r1, #3
 8015580:	6878      	ldr	r0, [r7, #4]
 8015582:	f000 f809 	bl	8015598 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8015586:	3708      	adds	r7, #8
 8015588:	46bd      	mov	sp, r7
 801558a:	bd80      	pop	{r7, pc}
 801558c:	08020a80 	.word	0x08020a80
 8015590:	08020c08 	.word	0x08020c08
 8015594:	08020ad0 	.word	0x08020ad0

08015598 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8015598:	b580      	push	{r7, lr}
 801559a:	b082      	sub	sp, #8
 801559c:	af00      	add	r7, sp, #0
 801559e:	6078      	str	r0, [r7, #4]
 80155a0:	460b      	mov	r3, r1
 80155a2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	d106      	bne.n	80155b8 <netif_issue_reports+0x20>
 80155aa:	4b18      	ldr	r3, [pc, #96]	@ (801560c <netif_issue_reports+0x74>)
 80155ac:	f240 326d 	movw	r2, #877	@ 0x36d
 80155b0:	4917      	ldr	r1, [pc, #92]	@ (8015610 <netif_issue_reports+0x78>)
 80155b2:	4818      	ldr	r0, [pc, #96]	@ (8015614 <netif_issue_reports+0x7c>)
 80155b4:	f009 fc44 	bl	801ee40 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80155be:	f003 0304 	and.w	r3, r3, #4
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	d01e      	beq.n	8015604 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80155cc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d017      	beq.n	8015604 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80155d4:	78fb      	ldrb	r3, [r7, #3]
 80155d6:	f003 0301 	and.w	r3, r3, #1
 80155da:	2b00      	cmp	r3, #0
 80155dc:	d013      	beq.n	8015606 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	3304      	adds	r3, #4
 80155e2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d00e      	beq.n	8015606 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80155ee:	f003 0308 	and.w	r3, r3, #8
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d007      	beq.n	8015606 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	3304      	adds	r3, #4
 80155fa:	4619      	mov	r1, r3
 80155fc:	6878      	ldr	r0, [r7, #4]
 80155fe:	f007 fea1 	bl	801d344 <etharp_request>
 8015602:	e000      	b.n	8015606 <netif_issue_reports+0x6e>
    return;
 8015604:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8015606:	3708      	adds	r7, #8
 8015608:	46bd      	mov	sp, r7
 801560a:	bd80      	pop	{r7, pc}
 801560c:	08020a80 	.word	0x08020a80
 8015610:	08020c24 	.word	0x08020c24
 8015614:	08020ad0 	.word	0x08020ad0

08015618 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8015618:	b580      	push	{r7, lr}
 801561a:	b082      	sub	sp, #8
 801561c:	af00      	add	r7, sp, #0
 801561e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	2b00      	cmp	r3, #0
 8015624:	d107      	bne.n	8015636 <netif_set_down+0x1e>
 8015626:	4b12      	ldr	r3, [pc, #72]	@ (8015670 <netif_set_down+0x58>)
 8015628:	f240 329b 	movw	r2, #923	@ 0x39b
 801562c:	4911      	ldr	r1, [pc, #68]	@ (8015674 <netif_set_down+0x5c>)
 801562e:	4812      	ldr	r0, [pc, #72]	@ (8015678 <netif_set_down+0x60>)
 8015630:	f009 fc06 	bl	801ee40 <iprintf>
 8015634:	e019      	b.n	801566a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8015636:	687b      	ldr	r3, [r7, #4]
 8015638:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801563c:	f003 0301 	and.w	r3, r3, #1
 8015640:	2b00      	cmp	r3, #0
 8015642:	d012      	beq.n	801566a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8015644:	687b      	ldr	r3, [r7, #4]
 8015646:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801564a:	f023 0301 	bic.w	r3, r3, #1
 801564e:	b2da      	uxtb	r2, r3
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801565c:	f003 0308 	and.w	r3, r3, #8
 8015660:	2b00      	cmp	r3, #0
 8015662:	d002      	beq.n	801566a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8015664:	6878      	ldr	r0, [r7, #4]
 8015666:	f007 fa2b 	bl	801cac0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801566a:	3708      	adds	r7, #8
 801566c:	46bd      	mov	sp, r7
 801566e:	bd80      	pop	{r7, pc}
 8015670:	08020a80 	.word	0x08020a80
 8015674:	08020c48 	.word	0x08020c48
 8015678:	08020ad0 	.word	0x08020ad0

0801567c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 801567c:	b580      	push	{r7, lr}
 801567e:	b082      	sub	sp, #8
 8015680:	af00      	add	r7, sp, #0
 8015682:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	2b00      	cmp	r3, #0
 8015688:	d107      	bne.n	801569a <netif_set_link_up+0x1e>
 801568a:	4b13      	ldr	r3, [pc, #76]	@ (80156d8 <netif_set_link_up+0x5c>)
 801568c:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8015690:	4912      	ldr	r1, [pc, #72]	@ (80156dc <netif_set_link_up+0x60>)
 8015692:	4813      	ldr	r0, [pc, #76]	@ (80156e0 <netif_set_link_up+0x64>)
 8015694:	f009 fbd4 	bl	801ee40 <iprintf>
 8015698:	e01b      	b.n	80156d2 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80156a0:	f003 0304 	and.w	r3, r3, #4
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	d114      	bne.n	80156d2 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80156a8:	687b      	ldr	r3, [r7, #4]
 80156aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80156ae:	f043 0304 	orr.w	r3, r3, #4
 80156b2:	b2da      	uxtb	r2, r3
 80156b4:	687b      	ldr	r3, [r7, #4]
 80156b6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80156ba:	2103      	movs	r1, #3
 80156bc:	6878      	ldr	r0, [r7, #4]
 80156be:	f7ff ff6b 	bl	8015598 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	69db      	ldr	r3, [r3, #28]
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d003      	beq.n	80156d2 <netif_set_link_up+0x56>
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	69db      	ldr	r3, [r3, #28]
 80156ce:	6878      	ldr	r0, [r7, #4]
 80156d0:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80156d2:	3708      	adds	r7, #8
 80156d4:	46bd      	mov	sp, r7
 80156d6:	bd80      	pop	{r7, pc}
 80156d8:	08020a80 	.word	0x08020a80
 80156dc:	08020c68 	.word	0x08020c68
 80156e0:	08020ad0 	.word	0x08020ad0

080156e4 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80156e4:	b580      	push	{r7, lr}
 80156e6:	b082      	sub	sp, #8
 80156e8:	af00      	add	r7, sp, #0
 80156ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	2b00      	cmp	r3, #0
 80156f0:	d107      	bne.n	8015702 <netif_set_link_down+0x1e>
 80156f2:	4b11      	ldr	r3, [pc, #68]	@ (8015738 <netif_set_link_down+0x54>)
 80156f4:	f240 4206 	movw	r2, #1030	@ 0x406
 80156f8:	4910      	ldr	r1, [pc, #64]	@ (801573c <netif_set_link_down+0x58>)
 80156fa:	4811      	ldr	r0, [pc, #68]	@ (8015740 <netif_set_link_down+0x5c>)
 80156fc:	f009 fba0 	bl	801ee40 <iprintf>
 8015700:	e017      	b.n	8015732 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8015702:	687b      	ldr	r3, [r7, #4]
 8015704:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015708:	f003 0304 	and.w	r3, r3, #4
 801570c:	2b00      	cmp	r3, #0
 801570e:	d010      	beq.n	8015732 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015716:	f023 0304 	bic.w	r3, r3, #4
 801571a:	b2da      	uxtb	r2, r3
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	69db      	ldr	r3, [r3, #28]
 8015726:	2b00      	cmp	r3, #0
 8015728:	d003      	beq.n	8015732 <netif_set_link_down+0x4e>
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	69db      	ldr	r3, [r3, #28]
 801572e:	6878      	ldr	r0, [r7, #4]
 8015730:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8015732:	3708      	adds	r7, #8
 8015734:	46bd      	mov	sp, r7
 8015736:	bd80      	pop	{r7, pc}
 8015738:	08020a80 	.word	0x08020a80
 801573c:	08020c8c 	.word	0x08020c8c
 8015740:	08020ad0 	.word	0x08020ad0

08015744 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8015744:	b480      	push	{r7}
 8015746:	b083      	sub	sp, #12
 8015748:	af00      	add	r7, sp, #0
 801574a:	6078      	str	r0, [r7, #4]
 801574c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	2b00      	cmp	r3, #0
 8015752:	d002      	beq.n	801575a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	683a      	ldr	r2, [r7, #0]
 8015758:	61da      	str	r2, [r3, #28]
  }
}
 801575a:	bf00      	nop
 801575c:	370c      	adds	r7, #12
 801575e:	46bd      	mov	sp, r7
 8015760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015764:	4770      	bx	lr

08015766 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8015766:	b480      	push	{r7}
 8015768:	b085      	sub	sp, #20
 801576a:	af00      	add	r7, sp, #0
 801576c:	60f8      	str	r0, [r7, #12]
 801576e:	60b9      	str	r1, [r7, #8]
 8015770:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8015772:	f06f 030b 	mvn.w	r3, #11
}
 8015776:	4618      	mov	r0, r3
 8015778:	3714      	adds	r7, #20
 801577a:	46bd      	mov	sp, r7
 801577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015780:	4770      	bx	lr
	...

08015784 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8015784:	b480      	push	{r7}
 8015786:	b085      	sub	sp, #20
 8015788:	af00      	add	r7, sp, #0
 801578a:	4603      	mov	r3, r0
 801578c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801578e:	79fb      	ldrb	r3, [r7, #7]
 8015790:	2b00      	cmp	r3, #0
 8015792:	d013      	beq.n	80157bc <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8015794:	4b0d      	ldr	r3, [pc, #52]	@ (80157cc <netif_get_by_index+0x48>)
 8015796:	681b      	ldr	r3, [r3, #0]
 8015798:	60fb      	str	r3, [r7, #12]
 801579a:	e00c      	b.n	80157b6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80157a2:	3301      	adds	r3, #1
 80157a4:	b2db      	uxtb	r3, r3
 80157a6:	79fa      	ldrb	r2, [r7, #7]
 80157a8:	429a      	cmp	r2, r3
 80157aa:	d101      	bne.n	80157b0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80157ac:	68fb      	ldr	r3, [r7, #12]
 80157ae:	e006      	b.n	80157be <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80157b0:	68fb      	ldr	r3, [r7, #12]
 80157b2:	681b      	ldr	r3, [r3, #0]
 80157b4:	60fb      	str	r3, [r7, #12]
 80157b6:	68fb      	ldr	r3, [r7, #12]
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	d1ef      	bne.n	801579c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80157bc:	2300      	movs	r3, #0
}
 80157be:	4618      	mov	r0, r3
 80157c0:	3714      	adds	r7, #20
 80157c2:	46bd      	mov	sp, r7
 80157c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157c8:	4770      	bx	lr
 80157ca:	bf00      	nop
 80157cc:	20013140 	.word	0x20013140

080157d0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80157d0:	b580      	push	{r7, lr}
 80157d2:	b082      	sub	sp, #8
 80157d4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80157d6:	f009 fa15 	bl	801ec04 <sys_arch_protect>
 80157da:	6038      	str	r0, [r7, #0]
 80157dc:	4b0d      	ldr	r3, [pc, #52]	@ (8015814 <pbuf_free_ooseq+0x44>)
 80157de:	2200      	movs	r2, #0
 80157e0:	701a      	strb	r2, [r3, #0]
 80157e2:	6838      	ldr	r0, [r7, #0]
 80157e4:	f009 fa1c 	bl	801ec20 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80157e8:	4b0b      	ldr	r3, [pc, #44]	@ (8015818 <pbuf_free_ooseq+0x48>)
 80157ea:	681b      	ldr	r3, [r3, #0]
 80157ec:	607b      	str	r3, [r7, #4]
 80157ee:	e00a      	b.n	8015806 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80157f4:	2b00      	cmp	r3, #0
 80157f6:	d003      	beq.n	8015800 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80157f8:	6878      	ldr	r0, [r7, #4]
 80157fa:	f002 fa15 	bl	8017c28 <tcp_free_ooseq>
      return;
 80157fe:	e005      	b.n	801580c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	68db      	ldr	r3, [r3, #12]
 8015804:	607b      	str	r3, [r7, #4]
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	2b00      	cmp	r3, #0
 801580a:	d1f1      	bne.n	80157f0 <pbuf_free_ooseq+0x20>
    }
  }
}
 801580c:	3708      	adds	r7, #8
 801580e:	46bd      	mov	sp, r7
 8015810:	bd80      	pop	{r7, pc}
 8015812:	bf00      	nop
 8015814:	20013149 	.word	0x20013149
 8015818:	20013158 	.word	0x20013158

0801581c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 801581c:	b580      	push	{r7, lr}
 801581e:	b082      	sub	sp, #8
 8015820:	af00      	add	r7, sp, #0
 8015822:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8015824:	f7ff ffd4 	bl	80157d0 <pbuf_free_ooseq>
}
 8015828:	bf00      	nop
 801582a:	3708      	adds	r7, #8
 801582c:	46bd      	mov	sp, r7
 801582e:	bd80      	pop	{r7, pc}

08015830 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8015830:	b580      	push	{r7, lr}
 8015832:	b082      	sub	sp, #8
 8015834:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8015836:	f009 f9e5 	bl	801ec04 <sys_arch_protect>
 801583a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 801583c:	4b0f      	ldr	r3, [pc, #60]	@ (801587c <pbuf_pool_is_empty+0x4c>)
 801583e:	781b      	ldrb	r3, [r3, #0]
 8015840:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8015842:	4b0e      	ldr	r3, [pc, #56]	@ (801587c <pbuf_pool_is_empty+0x4c>)
 8015844:	2201      	movs	r2, #1
 8015846:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8015848:	6878      	ldr	r0, [r7, #4]
 801584a:	f009 f9e9 	bl	801ec20 <sys_arch_unprotect>

  if (!queued) {
 801584e:	78fb      	ldrb	r3, [r7, #3]
 8015850:	2b00      	cmp	r3, #0
 8015852:	d10f      	bne.n	8015874 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8015854:	2100      	movs	r1, #0
 8015856:	480a      	ldr	r0, [pc, #40]	@ (8015880 <pbuf_pool_is_empty+0x50>)
 8015858:	f7fe fea6 	bl	80145a8 <tcpip_try_callback>
 801585c:	4603      	mov	r3, r0
 801585e:	2b00      	cmp	r3, #0
 8015860:	d008      	beq.n	8015874 <pbuf_pool_is_empty+0x44>
 8015862:	f009 f9cf 	bl	801ec04 <sys_arch_protect>
 8015866:	6078      	str	r0, [r7, #4]
 8015868:	4b04      	ldr	r3, [pc, #16]	@ (801587c <pbuf_pool_is_empty+0x4c>)
 801586a:	2200      	movs	r2, #0
 801586c:	701a      	strb	r2, [r3, #0]
 801586e:	6878      	ldr	r0, [r7, #4]
 8015870:	f009 f9d6 	bl	801ec20 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8015874:	bf00      	nop
 8015876:	3708      	adds	r7, #8
 8015878:	46bd      	mov	sp, r7
 801587a:	bd80      	pop	{r7, pc}
 801587c:	20013149 	.word	0x20013149
 8015880:	0801581d 	.word	0x0801581d

08015884 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8015884:	b480      	push	{r7}
 8015886:	b085      	sub	sp, #20
 8015888:	af00      	add	r7, sp, #0
 801588a:	60f8      	str	r0, [r7, #12]
 801588c:	60b9      	str	r1, [r7, #8]
 801588e:	4611      	mov	r1, r2
 8015890:	461a      	mov	r2, r3
 8015892:	460b      	mov	r3, r1
 8015894:	80fb      	strh	r3, [r7, #6]
 8015896:	4613      	mov	r3, r2
 8015898:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	2200      	movs	r2, #0
 801589e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	68ba      	ldr	r2, [r7, #8]
 80158a4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	88fa      	ldrh	r2, [r7, #6]
 80158aa:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80158ac:	68fb      	ldr	r3, [r7, #12]
 80158ae:	88ba      	ldrh	r2, [r7, #4]
 80158b0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80158b2:	8b3b      	ldrh	r3, [r7, #24]
 80158b4:	b2da      	uxtb	r2, r3
 80158b6:	68fb      	ldr	r3, [r7, #12]
 80158b8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80158ba:	68fb      	ldr	r3, [r7, #12]
 80158bc:	7f3a      	ldrb	r2, [r7, #28]
 80158be:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80158c0:	68fb      	ldr	r3, [r7, #12]
 80158c2:	2201      	movs	r2, #1
 80158c4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80158c6:	68fb      	ldr	r3, [r7, #12]
 80158c8:	2200      	movs	r2, #0
 80158ca:	73da      	strb	r2, [r3, #15]
}
 80158cc:	bf00      	nop
 80158ce:	3714      	adds	r7, #20
 80158d0:	46bd      	mov	sp, r7
 80158d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158d6:	4770      	bx	lr

080158d8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80158d8:	b580      	push	{r7, lr}
 80158da:	b08c      	sub	sp, #48	@ 0x30
 80158dc:	af02      	add	r7, sp, #8
 80158de:	4603      	mov	r3, r0
 80158e0:	71fb      	strb	r3, [r7, #7]
 80158e2:	460b      	mov	r3, r1
 80158e4:	80bb      	strh	r3, [r7, #4]
 80158e6:	4613      	mov	r3, r2
 80158e8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80158ea:	79fb      	ldrb	r3, [r7, #7]
 80158ec:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80158ee:	887b      	ldrh	r3, [r7, #2]
 80158f0:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80158f4:	d07f      	beq.n	80159f6 <pbuf_alloc+0x11e>
 80158f6:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 80158fa:	f300 80c8 	bgt.w	8015a8e <pbuf_alloc+0x1b6>
 80158fe:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8015902:	d010      	beq.n	8015926 <pbuf_alloc+0x4e>
 8015904:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8015908:	f300 80c1 	bgt.w	8015a8e <pbuf_alloc+0x1b6>
 801590c:	2b01      	cmp	r3, #1
 801590e:	d002      	beq.n	8015916 <pbuf_alloc+0x3e>
 8015910:	2b41      	cmp	r3, #65	@ 0x41
 8015912:	f040 80bc 	bne.w	8015a8e <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8015916:	887a      	ldrh	r2, [r7, #2]
 8015918:	88bb      	ldrh	r3, [r7, #4]
 801591a:	4619      	mov	r1, r3
 801591c:	2000      	movs	r0, #0
 801591e:	f000 f8d1 	bl	8015ac4 <pbuf_alloc_reference>
 8015922:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8015924:	e0bd      	b.n	8015aa2 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8015926:	2300      	movs	r3, #0
 8015928:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 801592a:	2300      	movs	r3, #0
 801592c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801592e:	88bb      	ldrh	r3, [r7, #4]
 8015930:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8015932:	200c      	movs	r0, #12
 8015934:	f7ff fb9a 	bl	801506c <memp_malloc>
 8015938:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 801593a:	693b      	ldr	r3, [r7, #16]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d109      	bne.n	8015954 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8015940:	f7ff ff76 	bl	8015830 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8015944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015946:	2b00      	cmp	r3, #0
 8015948:	d002      	beq.n	8015950 <pbuf_alloc+0x78>
            pbuf_free(p);
 801594a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801594c:	f000 faa8 	bl	8015ea0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8015950:	2300      	movs	r3, #0
 8015952:	e0a7      	b.n	8015aa4 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8015954:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015956:	3303      	adds	r3, #3
 8015958:	b29b      	uxth	r3, r3
 801595a:	f023 0303 	bic.w	r3, r3, #3
 801595e:	b29b      	uxth	r3, r3
 8015960:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8015964:	b29b      	uxth	r3, r3
 8015966:	8b7a      	ldrh	r2, [r7, #26]
 8015968:	4293      	cmp	r3, r2
 801596a:	bf28      	it	cs
 801596c:	4613      	movcs	r3, r2
 801596e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8015970:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015972:	3310      	adds	r3, #16
 8015974:	693a      	ldr	r2, [r7, #16]
 8015976:	4413      	add	r3, r2
 8015978:	3303      	adds	r3, #3
 801597a:	f023 0303 	bic.w	r3, r3, #3
 801597e:	4618      	mov	r0, r3
 8015980:	89f9      	ldrh	r1, [r7, #14]
 8015982:	8b7a      	ldrh	r2, [r7, #26]
 8015984:	2300      	movs	r3, #0
 8015986:	9301      	str	r3, [sp, #4]
 8015988:	887b      	ldrh	r3, [r7, #2]
 801598a:	9300      	str	r3, [sp, #0]
 801598c:	460b      	mov	r3, r1
 801598e:	4601      	mov	r1, r0
 8015990:	6938      	ldr	r0, [r7, #16]
 8015992:	f7ff ff77 	bl	8015884 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8015996:	693b      	ldr	r3, [r7, #16]
 8015998:	685b      	ldr	r3, [r3, #4]
 801599a:	f003 0303 	and.w	r3, r3, #3
 801599e:	2b00      	cmp	r3, #0
 80159a0:	d006      	beq.n	80159b0 <pbuf_alloc+0xd8>
 80159a2:	4b42      	ldr	r3, [pc, #264]	@ (8015aac <pbuf_alloc+0x1d4>)
 80159a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80159a8:	4941      	ldr	r1, [pc, #260]	@ (8015ab0 <pbuf_alloc+0x1d8>)
 80159aa:	4842      	ldr	r0, [pc, #264]	@ (8015ab4 <pbuf_alloc+0x1dc>)
 80159ac:	f009 fa48 	bl	801ee40 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80159b0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80159b2:	3303      	adds	r3, #3
 80159b4:	f023 0303 	bic.w	r3, r3, #3
 80159b8:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 80159bc:	d106      	bne.n	80159cc <pbuf_alloc+0xf4>
 80159be:	4b3b      	ldr	r3, [pc, #236]	@ (8015aac <pbuf_alloc+0x1d4>)
 80159c0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80159c4:	493c      	ldr	r1, [pc, #240]	@ (8015ab8 <pbuf_alloc+0x1e0>)
 80159c6:	483b      	ldr	r0, [pc, #236]	@ (8015ab4 <pbuf_alloc+0x1dc>)
 80159c8:	f009 fa3a 	bl	801ee40 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80159cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d102      	bne.n	80159d8 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80159d2:	693b      	ldr	r3, [r7, #16]
 80159d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80159d6:	e002      	b.n	80159de <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80159d8:	69fb      	ldr	r3, [r7, #28]
 80159da:	693a      	ldr	r2, [r7, #16]
 80159dc:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80159de:	693b      	ldr	r3, [r7, #16]
 80159e0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80159e2:	8b7a      	ldrh	r2, [r7, #26]
 80159e4:	89fb      	ldrh	r3, [r7, #14]
 80159e6:	1ad3      	subs	r3, r2, r3
 80159e8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80159ea:	2300      	movs	r3, #0
 80159ec:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 80159ee:	8b7b      	ldrh	r3, [r7, #26]
 80159f0:	2b00      	cmp	r3, #0
 80159f2:	d19e      	bne.n	8015932 <pbuf_alloc+0x5a>
      break;
 80159f4:	e055      	b.n	8015aa2 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80159f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80159f8:	3303      	adds	r3, #3
 80159fa:	b29b      	uxth	r3, r3
 80159fc:	f023 0303 	bic.w	r3, r3, #3
 8015a00:	b29a      	uxth	r2, r3
 8015a02:	88bb      	ldrh	r3, [r7, #4]
 8015a04:	3303      	adds	r3, #3
 8015a06:	b29b      	uxth	r3, r3
 8015a08:	f023 0303 	bic.w	r3, r3, #3
 8015a0c:	b29b      	uxth	r3, r3
 8015a0e:	4413      	add	r3, r2
 8015a10:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8015a12:	8b3b      	ldrh	r3, [r7, #24]
 8015a14:	3310      	adds	r3, #16
 8015a16:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8015a18:	8b3a      	ldrh	r2, [r7, #24]
 8015a1a:	88bb      	ldrh	r3, [r7, #4]
 8015a1c:	3303      	adds	r3, #3
 8015a1e:	f023 0303 	bic.w	r3, r3, #3
 8015a22:	429a      	cmp	r2, r3
 8015a24:	d306      	bcc.n	8015a34 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8015a26:	8afa      	ldrh	r2, [r7, #22]
 8015a28:	88bb      	ldrh	r3, [r7, #4]
 8015a2a:	3303      	adds	r3, #3
 8015a2c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8015a30:	429a      	cmp	r2, r3
 8015a32:	d201      	bcs.n	8015a38 <pbuf_alloc+0x160>
        return NULL;
 8015a34:	2300      	movs	r3, #0
 8015a36:	e035      	b.n	8015aa4 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8015a38:	8afb      	ldrh	r3, [r7, #22]
 8015a3a:	4618      	mov	r0, r3
 8015a3c:	f7ff f972 	bl	8014d24 <mem_malloc>
 8015a40:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8015a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d101      	bne.n	8015a4c <pbuf_alloc+0x174>
        return NULL;
 8015a48:	2300      	movs	r3, #0
 8015a4a:	e02b      	b.n	8015aa4 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8015a4c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015a4e:	3310      	adds	r3, #16
 8015a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015a52:	4413      	add	r3, r2
 8015a54:	3303      	adds	r3, #3
 8015a56:	f023 0303 	bic.w	r3, r3, #3
 8015a5a:	4618      	mov	r0, r3
 8015a5c:	88b9      	ldrh	r1, [r7, #4]
 8015a5e:	88ba      	ldrh	r2, [r7, #4]
 8015a60:	2300      	movs	r3, #0
 8015a62:	9301      	str	r3, [sp, #4]
 8015a64:	887b      	ldrh	r3, [r7, #2]
 8015a66:	9300      	str	r3, [sp, #0]
 8015a68:	460b      	mov	r3, r1
 8015a6a:	4601      	mov	r1, r0
 8015a6c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015a6e:	f7ff ff09 	bl	8015884 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8015a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a74:	685b      	ldr	r3, [r3, #4]
 8015a76:	f003 0303 	and.w	r3, r3, #3
 8015a7a:	2b00      	cmp	r3, #0
 8015a7c:	d010      	beq.n	8015aa0 <pbuf_alloc+0x1c8>
 8015a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8015aac <pbuf_alloc+0x1d4>)
 8015a80:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8015a84:	490d      	ldr	r1, [pc, #52]	@ (8015abc <pbuf_alloc+0x1e4>)
 8015a86:	480b      	ldr	r0, [pc, #44]	@ (8015ab4 <pbuf_alloc+0x1dc>)
 8015a88:	f009 f9da 	bl	801ee40 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8015a8c:	e008      	b.n	8015aa0 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8015a8e:	4b07      	ldr	r3, [pc, #28]	@ (8015aac <pbuf_alloc+0x1d4>)
 8015a90:	f240 1227 	movw	r2, #295	@ 0x127
 8015a94:	490a      	ldr	r1, [pc, #40]	@ (8015ac0 <pbuf_alloc+0x1e8>)
 8015a96:	4807      	ldr	r0, [pc, #28]	@ (8015ab4 <pbuf_alloc+0x1dc>)
 8015a98:	f009 f9d2 	bl	801ee40 <iprintf>
      return NULL;
 8015a9c:	2300      	movs	r3, #0
 8015a9e:	e001      	b.n	8015aa4 <pbuf_alloc+0x1cc>
      break;
 8015aa0:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8015aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015aa4:	4618      	mov	r0, r3
 8015aa6:	3728      	adds	r7, #40	@ 0x28
 8015aa8:	46bd      	mov	sp, r7
 8015aaa:	bd80      	pop	{r7, pc}
 8015aac:	08020cb0 	.word	0x08020cb0
 8015ab0:	08020ce0 	.word	0x08020ce0
 8015ab4:	08020d10 	.word	0x08020d10
 8015ab8:	08020d38 	.word	0x08020d38
 8015abc:	08020d6c 	.word	0x08020d6c
 8015ac0:	08020d98 	.word	0x08020d98

08015ac4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8015ac4:	b580      	push	{r7, lr}
 8015ac6:	b086      	sub	sp, #24
 8015ac8:	af02      	add	r7, sp, #8
 8015aca:	6078      	str	r0, [r7, #4]
 8015acc:	460b      	mov	r3, r1
 8015ace:	807b      	strh	r3, [r7, #2]
 8015ad0:	4613      	mov	r3, r2
 8015ad2:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8015ad4:	883b      	ldrh	r3, [r7, #0]
 8015ad6:	2b41      	cmp	r3, #65	@ 0x41
 8015ad8:	d009      	beq.n	8015aee <pbuf_alloc_reference+0x2a>
 8015ada:	883b      	ldrh	r3, [r7, #0]
 8015adc:	2b01      	cmp	r3, #1
 8015ade:	d006      	beq.n	8015aee <pbuf_alloc_reference+0x2a>
 8015ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8015b20 <pbuf_alloc_reference+0x5c>)
 8015ae2:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8015ae6:	490f      	ldr	r1, [pc, #60]	@ (8015b24 <pbuf_alloc_reference+0x60>)
 8015ae8:	480f      	ldr	r0, [pc, #60]	@ (8015b28 <pbuf_alloc_reference+0x64>)
 8015aea:	f009 f9a9 	bl	801ee40 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8015aee:	200b      	movs	r0, #11
 8015af0:	f7ff fabc 	bl	801506c <memp_malloc>
 8015af4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8015af6:	68fb      	ldr	r3, [r7, #12]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d101      	bne.n	8015b00 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8015afc:	2300      	movs	r3, #0
 8015afe:	e00b      	b.n	8015b18 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8015b00:	8879      	ldrh	r1, [r7, #2]
 8015b02:	887a      	ldrh	r2, [r7, #2]
 8015b04:	2300      	movs	r3, #0
 8015b06:	9301      	str	r3, [sp, #4]
 8015b08:	883b      	ldrh	r3, [r7, #0]
 8015b0a:	9300      	str	r3, [sp, #0]
 8015b0c:	460b      	mov	r3, r1
 8015b0e:	6879      	ldr	r1, [r7, #4]
 8015b10:	68f8      	ldr	r0, [r7, #12]
 8015b12:	f7ff feb7 	bl	8015884 <pbuf_init_alloced_pbuf>
  return p;
 8015b16:	68fb      	ldr	r3, [r7, #12]
}
 8015b18:	4618      	mov	r0, r3
 8015b1a:	3710      	adds	r7, #16
 8015b1c:	46bd      	mov	sp, r7
 8015b1e:	bd80      	pop	{r7, pc}
 8015b20:	08020cb0 	.word	0x08020cb0
 8015b24:	08020db4 	.word	0x08020db4
 8015b28:	08020d10 	.word	0x08020d10

08015b2c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8015b2c:	b580      	push	{r7, lr}
 8015b2e:	b088      	sub	sp, #32
 8015b30:	af02      	add	r7, sp, #8
 8015b32:	607b      	str	r3, [r7, #4]
 8015b34:	4603      	mov	r3, r0
 8015b36:	73fb      	strb	r3, [r7, #15]
 8015b38:	460b      	mov	r3, r1
 8015b3a:	81bb      	strh	r3, [r7, #12]
 8015b3c:	4613      	mov	r3, r2
 8015b3e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8015b40:	7bfb      	ldrb	r3, [r7, #15]
 8015b42:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8015b44:	8a7b      	ldrh	r3, [r7, #18]
 8015b46:	3303      	adds	r3, #3
 8015b48:	f023 0203 	bic.w	r2, r3, #3
 8015b4c:	89bb      	ldrh	r3, [r7, #12]
 8015b4e:	441a      	add	r2, r3
 8015b50:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015b52:	429a      	cmp	r2, r3
 8015b54:	d901      	bls.n	8015b5a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8015b56:	2300      	movs	r3, #0
 8015b58:	e018      	b.n	8015b8c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8015b5a:	6a3b      	ldr	r3, [r7, #32]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	d007      	beq.n	8015b70 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8015b60:	8a7b      	ldrh	r3, [r7, #18]
 8015b62:	3303      	adds	r3, #3
 8015b64:	f023 0303 	bic.w	r3, r3, #3
 8015b68:	6a3a      	ldr	r2, [r7, #32]
 8015b6a:	4413      	add	r3, r2
 8015b6c:	617b      	str	r3, [r7, #20]
 8015b6e:	e001      	b.n	8015b74 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8015b70:	2300      	movs	r3, #0
 8015b72:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8015b74:	6878      	ldr	r0, [r7, #4]
 8015b76:	89b9      	ldrh	r1, [r7, #12]
 8015b78:	89ba      	ldrh	r2, [r7, #12]
 8015b7a:	2302      	movs	r3, #2
 8015b7c:	9301      	str	r3, [sp, #4]
 8015b7e:	897b      	ldrh	r3, [r7, #10]
 8015b80:	9300      	str	r3, [sp, #0]
 8015b82:	460b      	mov	r3, r1
 8015b84:	6979      	ldr	r1, [r7, #20]
 8015b86:	f7ff fe7d 	bl	8015884 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8015b8a:	687b      	ldr	r3, [r7, #4]
}
 8015b8c:	4618      	mov	r0, r3
 8015b8e:	3718      	adds	r7, #24
 8015b90:	46bd      	mov	sp, r7
 8015b92:	bd80      	pop	{r7, pc}

08015b94 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8015b94:	b580      	push	{r7, lr}
 8015b96:	b084      	sub	sp, #16
 8015b98:	af00      	add	r7, sp, #0
 8015b9a:	6078      	str	r0, [r7, #4]
 8015b9c:	460b      	mov	r3, r1
 8015b9e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d106      	bne.n	8015bb4 <pbuf_realloc+0x20>
 8015ba6:	4b3a      	ldr	r3, [pc, #232]	@ (8015c90 <pbuf_realloc+0xfc>)
 8015ba8:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8015bac:	4939      	ldr	r1, [pc, #228]	@ (8015c94 <pbuf_realloc+0x100>)
 8015bae:	483a      	ldr	r0, [pc, #232]	@ (8015c98 <pbuf_realloc+0x104>)
 8015bb0:	f009 f946 	bl	801ee40 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	891b      	ldrh	r3, [r3, #8]
 8015bb8:	887a      	ldrh	r2, [r7, #2]
 8015bba:	429a      	cmp	r2, r3
 8015bbc:	d263      	bcs.n	8015c86 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8015bbe:	687b      	ldr	r3, [r7, #4]
 8015bc0:	891a      	ldrh	r2, [r3, #8]
 8015bc2:	887b      	ldrh	r3, [r7, #2]
 8015bc4:	1ad3      	subs	r3, r2, r3
 8015bc6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8015bc8:	887b      	ldrh	r3, [r7, #2]
 8015bca:	817b      	strh	r3, [r7, #10]
  q = p;
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8015bd0:	e018      	b.n	8015c04 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8015bd2:	68fb      	ldr	r3, [r7, #12]
 8015bd4:	895b      	ldrh	r3, [r3, #10]
 8015bd6:	897a      	ldrh	r2, [r7, #10]
 8015bd8:	1ad3      	subs	r3, r2, r3
 8015bda:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8015bdc:	68fb      	ldr	r3, [r7, #12]
 8015bde:	891a      	ldrh	r2, [r3, #8]
 8015be0:	893b      	ldrh	r3, [r7, #8]
 8015be2:	1ad3      	subs	r3, r2, r3
 8015be4:	b29a      	uxth	r2, r3
 8015be6:	68fb      	ldr	r3, [r7, #12]
 8015be8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	681b      	ldr	r3, [r3, #0]
 8015bee:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8015bf0:	68fb      	ldr	r3, [r7, #12]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d106      	bne.n	8015c04 <pbuf_realloc+0x70>
 8015bf6:	4b26      	ldr	r3, [pc, #152]	@ (8015c90 <pbuf_realloc+0xfc>)
 8015bf8:	f240 12af 	movw	r2, #431	@ 0x1af
 8015bfc:	4927      	ldr	r1, [pc, #156]	@ (8015c9c <pbuf_realloc+0x108>)
 8015bfe:	4826      	ldr	r0, [pc, #152]	@ (8015c98 <pbuf_realloc+0x104>)
 8015c00:	f009 f91e 	bl	801ee40 <iprintf>
  while (rem_len > q->len) {
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	895b      	ldrh	r3, [r3, #10]
 8015c08:	897a      	ldrh	r2, [r7, #10]
 8015c0a:	429a      	cmp	r2, r3
 8015c0c:	d8e1      	bhi.n	8015bd2 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8015c0e:	68fb      	ldr	r3, [r7, #12]
 8015c10:	7b1b      	ldrb	r3, [r3, #12]
 8015c12:	f003 030f 	and.w	r3, r3, #15
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d121      	bne.n	8015c5e <pbuf_realloc+0xca>
 8015c1a:	68fb      	ldr	r3, [r7, #12]
 8015c1c:	895b      	ldrh	r3, [r3, #10]
 8015c1e:	897a      	ldrh	r2, [r7, #10]
 8015c20:	429a      	cmp	r2, r3
 8015c22:	d01c      	beq.n	8015c5e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8015c24:	68fb      	ldr	r3, [r7, #12]
 8015c26:	7b5b      	ldrb	r3, [r3, #13]
 8015c28:	f003 0302 	and.w	r3, r3, #2
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d116      	bne.n	8015c5e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8015c30:	68fb      	ldr	r3, [r7, #12]
 8015c32:	685a      	ldr	r2, [r3, #4]
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	1ad3      	subs	r3, r2, r3
 8015c38:	b29a      	uxth	r2, r3
 8015c3a:	897b      	ldrh	r3, [r7, #10]
 8015c3c:	4413      	add	r3, r2
 8015c3e:	b29b      	uxth	r3, r3
 8015c40:	4619      	mov	r1, r3
 8015c42:	68f8      	ldr	r0, [r7, #12]
 8015c44:	f7fe ff64 	bl	8014b10 <mem_trim>
 8015c48:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d106      	bne.n	8015c5e <pbuf_realloc+0xca>
 8015c50:	4b0f      	ldr	r3, [pc, #60]	@ (8015c90 <pbuf_realloc+0xfc>)
 8015c52:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8015c56:	4912      	ldr	r1, [pc, #72]	@ (8015ca0 <pbuf_realloc+0x10c>)
 8015c58:	480f      	ldr	r0, [pc, #60]	@ (8015c98 <pbuf_realloc+0x104>)
 8015c5a:	f009 f8f1 	bl	801ee40 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8015c5e:	68fb      	ldr	r3, [r7, #12]
 8015c60:	897a      	ldrh	r2, [r7, #10]
 8015c62:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8015c64:	68fb      	ldr	r3, [r7, #12]
 8015c66:	895a      	ldrh	r2, [r3, #10]
 8015c68:	68fb      	ldr	r3, [r7, #12]
 8015c6a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8015c6c:	68fb      	ldr	r3, [r7, #12]
 8015c6e:	681b      	ldr	r3, [r3, #0]
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d004      	beq.n	8015c7e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	681b      	ldr	r3, [r3, #0]
 8015c78:	4618      	mov	r0, r3
 8015c7a:	f000 f911 	bl	8015ea0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8015c7e:	68fb      	ldr	r3, [r7, #12]
 8015c80:	2200      	movs	r2, #0
 8015c82:	601a      	str	r2, [r3, #0]
 8015c84:	e000      	b.n	8015c88 <pbuf_realloc+0xf4>
    return;
 8015c86:	bf00      	nop

}
 8015c88:	3710      	adds	r7, #16
 8015c8a:	46bd      	mov	sp, r7
 8015c8c:	bd80      	pop	{r7, pc}
 8015c8e:	bf00      	nop
 8015c90:	08020cb0 	.word	0x08020cb0
 8015c94:	08020dc8 	.word	0x08020dc8
 8015c98:	08020d10 	.word	0x08020d10
 8015c9c:	08020de0 	.word	0x08020de0
 8015ca0:	08020df8 	.word	0x08020df8

08015ca4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8015ca4:	b580      	push	{r7, lr}
 8015ca6:	b086      	sub	sp, #24
 8015ca8:	af00      	add	r7, sp, #0
 8015caa:	60f8      	str	r0, [r7, #12]
 8015cac:	60b9      	str	r1, [r7, #8]
 8015cae:	4613      	mov	r3, r2
 8015cb0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d106      	bne.n	8015cc6 <pbuf_add_header_impl+0x22>
 8015cb8:	4b2b      	ldr	r3, [pc, #172]	@ (8015d68 <pbuf_add_header_impl+0xc4>)
 8015cba:	f240 12df 	movw	r2, #479	@ 0x1df
 8015cbe:	492b      	ldr	r1, [pc, #172]	@ (8015d6c <pbuf_add_header_impl+0xc8>)
 8015cc0:	482b      	ldr	r0, [pc, #172]	@ (8015d70 <pbuf_add_header_impl+0xcc>)
 8015cc2:	f009 f8bd 	bl	801ee40 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8015cc6:	68fb      	ldr	r3, [r7, #12]
 8015cc8:	2b00      	cmp	r3, #0
 8015cca:	d003      	beq.n	8015cd4 <pbuf_add_header_impl+0x30>
 8015ccc:	68bb      	ldr	r3, [r7, #8]
 8015cce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015cd2:	d301      	bcc.n	8015cd8 <pbuf_add_header_impl+0x34>
    return 1;
 8015cd4:	2301      	movs	r3, #1
 8015cd6:	e043      	b.n	8015d60 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8015cd8:	68bb      	ldr	r3, [r7, #8]
 8015cda:	2b00      	cmp	r3, #0
 8015cdc:	d101      	bne.n	8015ce2 <pbuf_add_header_impl+0x3e>
    return 0;
 8015cde:	2300      	movs	r3, #0
 8015ce0:	e03e      	b.n	8015d60 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8015ce2:	68bb      	ldr	r3, [r7, #8]
 8015ce4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8015ce6:	68fb      	ldr	r3, [r7, #12]
 8015ce8:	891a      	ldrh	r2, [r3, #8]
 8015cea:	8a7b      	ldrh	r3, [r7, #18]
 8015cec:	4413      	add	r3, r2
 8015cee:	b29b      	uxth	r3, r3
 8015cf0:	8a7a      	ldrh	r2, [r7, #18]
 8015cf2:	429a      	cmp	r2, r3
 8015cf4:	d901      	bls.n	8015cfa <pbuf_add_header_impl+0x56>
    return 1;
 8015cf6:	2301      	movs	r3, #1
 8015cf8:	e032      	b.n	8015d60 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8015cfa:	68fb      	ldr	r3, [r7, #12]
 8015cfc:	7b1b      	ldrb	r3, [r3, #12]
 8015cfe:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8015d00:	8a3b      	ldrh	r3, [r7, #16]
 8015d02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d00c      	beq.n	8015d24 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8015d0a:	68fb      	ldr	r3, [r7, #12]
 8015d0c:	685a      	ldr	r2, [r3, #4]
 8015d0e:	68bb      	ldr	r3, [r7, #8]
 8015d10:	425b      	negs	r3, r3
 8015d12:	4413      	add	r3, r2
 8015d14:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	3310      	adds	r3, #16
 8015d1a:	697a      	ldr	r2, [r7, #20]
 8015d1c:	429a      	cmp	r2, r3
 8015d1e:	d20d      	bcs.n	8015d3c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8015d20:	2301      	movs	r3, #1
 8015d22:	e01d      	b.n	8015d60 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8015d24:	79fb      	ldrb	r3, [r7, #7]
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d006      	beq.n	8015d38 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8015d2a:	68fb      	ldr	r3, [r7, #12]
 8015d2c:	685a      	ldr	r2, [r3, #4]
 8015d2e:	68bb      	ldr	r3, [r7, #8]
 8015d30:	425b      	negs	r3, r3
 8015d32:	4413      	add	r3, r2
 8015d34:	617b      	str	r3, [r7, #20]
 8015d36:	e001      	b.n	8015d3c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8015d38:	2301      	movs	r3, #1
 8015d3a:	e011      	b.n	8015d60 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8015d3c:	68fb      	ldr	r3, [r7, #12]
 8015d3e:	697a      	ldr	r2, [r7, #20]
 8015d40:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	895a      	ldrh	r2, [r3, #10]
 8015d46:	8a7b      	ldrh	r3, [r7, #18]
 8015d48:	4413      	add	r3, r2
 8015d4a:	b29a      	uxth	r2, r3
 8015d4c:	68fb      	ldr	r3, [r7, #12]
 8015d4e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8015d50:	68fb      	ldr	r3, [r7, #12]
 8015d52:	891a      	ldrh	r2, [r3, #8]
 8015d54:	8a7b      	ldrh	r3, [r7, #18]
 8015d56:	4413      	add	r3, r2
 8015d58:	b29a      	uxth	r2, r3
 8015d5a:	68fb      	ldr	r3, [r7, #12]
 8015d5c:	811a      	strh	r2, [r3, #8]


  return 0;
 8015d5e:	2300      	movs	r3, #0
}
 8015d60:	4618      	mov	r0, r3
 8015d62:	3718      	adds	r7, #24
 8015d64:	46bd      	mov	sp, r7
 8015d66:	bd80      	pop	{r7, pc}
 8015d68:	08020cb0 	.word	0x08020cb0
 8015d6c:	08020e14 	.word	0x08020e14
 8015d70:	08020d10 	.word	0x08020d10

08015d74 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8015d74:	b580      	push	{r7, lr}
 8015d76:	b082      	sub	sp, #8
 8015d78:	af00      	add	r7, sp, #0
 8015d7a:	6078      	str	r0, [r7, #4]
 8015d7c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8015d7e:	2200      	movs	r2, #0
 8015d80:	6839      	ldr	r1, [r7, #0]
 8015d82:	6878      	ldr	r0, [r7, #4]
 8015d84:	f7ff ff8e 	bl	8015ca4 <pbuf_add_header_impl>
 8015d88:	4603      	mov	r3, r0
}
 8015d8a:	4618      	mov	r0, r3
 8015d8c:	3708      	adds	r7, #8
 8015d8e:	46bd      	mov	sp, r7
 8015d90:	bd80      	pop	{r7, pc}
	...

08015d94 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8015d94:	b580      	push	{r7, lr}
 8015d96:	b084      	sub	sp, #16
 8015d98:	af00      	add	r7, sp, #0
 8015d9a:	6078      	str	r0, [r7, #4]
 8015d9c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d106      	bne.n	8015db2 <pbuf_remove_header+0x1e>
 8015da4:	4b20      	ldr	r3, [pc, #128]	@ (8015e28 <pbuf_remove_header+0x94>)
 8015da6:	f240 224b 	movw	r2, #587	@ 0x24b
 8015daa:	4920      	ldr	r1, [pc, #128]	@ (8015e2c <pbuf_remove_header+0x98>)
 8015dac:	4820      	ldr	r0, [pc, #128]	@ (8015e30 <pbuf_remove_header+0x9c>)
 8015dae:	f009 f847 	bl	801ee40 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8015db2:	687b      	ldr	r3, [r7, #4]
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d003      	beq.n	8015dc0 <pbuf_remove_header+0x2c>
 8015db8:	683b      	ldr	r3, [r7, #0]
 8015dba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015dbe:	d301      	bcc.n	8015dc4 <pbuf_remove_header+0x30>
    return 1;
 8015dc0:	2301      	movs	r3, #1
 8015dc2:	e02c      	b.n	8015e1e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8015dc4:	683b      	ldr	r3, [r7, #0]
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	d101      	bne.n	8015dce <pbuf_remove_header+0x3a>
    return 0;
 8015dca:	2300      	movs	r3, #0
 8015dcc:	e027      	b.n	8015e1e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8015dce:	683b      	ldr	r3, [r7, #0]
 8015dd0:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	895b      	ldrh	r3, [r3, #10]
 8015dd6:	89fa      	ldrh	r2, [r7, #14]
 8015dd8:	429a      	cmp	r2, r3
 8015dda:	d908      	bls.n	8015dee <pbuf_remove_header+0x5a>
 8015ddc:	4b12      	ldr	r3, [pc, #72]	@ (8015e28 <pbuf_remove_header+0x94>)
 8015dde:	f240 2255 	movw	r2, #597	@ 0x255
 8015de2:	4914      	ldr	r1, [pc, #80]	@ (8015e34 <pbuf_remove_header+0xa0>)
 8015de4:	4812      	ldr	r0, [pc, #72]	@ (8015e30 <pbuf_remove_header+0x9c>)
 8015de6:	f009 f82b 	bl	801ee40 <iprintf>
 8015dea:	2301      	movs	r3, #1
 8015dec:	e017      	b.n	8015e1e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	685b      	ldr	r3, [r3, #4]
 8015df2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	685a      	ldr	r2, [r3, #4]
 8015df8:	683b      	ldr	r3, [r7, #0]
 8015dfa:	441a      	add	r2, r3
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	895a      	ldrh	r2, [r3, #10]
 8015e04:	89fb      	ldrh	r3, [r7, #14]
 8015e06:	1ad3      	subs	r3, r2, r3
 8015e08:	b29a      	uxth	r2, r3
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	891a      	ldrh	r2, [r3, #8]
 8015e12:	89fb      	ldrh	r3, [r7, #14]
 8015e14:	1ad3      	subs	r3, r2, r3
 8015e16:	b29a      	uxth	r2, r3
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8015e1c:	2300      	movs	r3, #0
}
 8015e1e:	4618      	mov	r0, r3
 8015e20:	3710      	adds	r7, #16
 8015e22:	46bd      	mov	sp, r7
 8015e24:	bd80      	pop	{r7, pc}
 8015e26:	bf00      	nop
 8015e28:	08020cb0 	.word	0x08020cb0
 8015e2c:	08020e14 	.word	0x08020e14
 8015e30:	08020d10 	.word	0x08020d10
 8015e34:	08020e20 	.word	0x08020e20

08015e38 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8015e38:	b580      	push	{r7, lr}
 8015e3a:	b082      	sub	sp, #8
 8015e3c:	af00      	add	r7, sp, #0
 8015e3e:	6078      	str	r0, [r7, #4]
 8015e40:	460b      	mov	r3, r1
 8015e42:	807b      	strh	r3, [r7, #2]
 8015e44:	4613      	mov	r3, r2
 8015e46:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8015e48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	da08      	bge.n	8015e62 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8015e50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015e54:	425b      	negs	r3, r3
 8015e56:	4619      	mov	r1, r3
 8015e58:	6878      	ldr	r0, [r7, #4]
 8015e5a:	f7ff ff9b 	bl	8015d94 <pbuf_remove_header>
 8015e5e:	4603      	mov	r3, r0
 8015e60:	e007      	b.n	8015e72 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8015e62:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015e66:	787a      	ldrb	r2, [r7, #1]
 8015e68:	4619      	mov	r1, r3
 8015e6a:	6878      	ldr	r0, [r7, #4]
 8015e6c:	f7ff ff1a 	bl	8015ca4 <pbuf_add_header_impl>
 8015e70:	4603      	mov	r3, r0
  }
}
 8015e72:	4618      	mov	r0, r3
 8015e74:	3708      	adds	r7, #8
 8015e76:	46bd      	mov	sp, r7
 8015e78:	bd80      	pop	{r7, pc}

08015e7a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8015e7a:	b580      	push	{r7, lr}
 8015e7c:	b082      	sub	sp, #8
 8015e7e:	af00      	add	r7, sp, #0
 8015e80:	6078      	str	r0, [r7, #4]
 8015e82:	460b      	mov	r3, r1
 8015e84:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8015e86:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8015e8a:	2201      	movs	r2, #1
 8015e8c:	4619      	mov	r1, r3
 8015e8e:	6878      	ldr	r0, [r7, #4]
 8015e90:	f7ff ffd2 	bl	8015e38 <pbuf_header_impl>
 8015e94:	4603      	mov	r3, r0
}
 8015e96:	4618      	mov	r0, r3
 8015e98:	3708      	adds	r7, #8
 8015e9a:	46bd      	mov	sp, r7
 8015e9c:	bd80      	pop	{r7, pc}
	...

08015ea0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8015ea0:	b580      	push	{r7, lr}
 8015ea2:	b088      	sub	sp, #32
 8015ea4:	af00      	add	r7, sp, #0
 8015ea6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d10b      	bne.n	8015ec6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	d106      	bne.n	8015ec2 <pbuf_free+0x22>
 8015eb4:	4b3b      	ldr	r3, [pc, #236]	@ (8015fa4 <pbuf_free+0x104>)
 8015eb6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8015eba:	493b      	ldr	r1, [pc, #236]	@ (8015fa8 <pbuf_free+0x108>)
 8015ebc:	483b      	ldr	r0, [pc, #236]	@ (8015fac <pbuf_free+0x10c>)
 8015ebe:	f008 ffbf 	bl	801ee40 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8015ec2:	2300      	movs	r3, #0
 8015ec4:	e069      	b.n	8015f9a <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8015ec6:	2300      	movs	r3, #0
 8015ec8:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8015eca:	e062      	b.n	8015f92 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8015ecc:	f008 fe9a 	bl	801ec04 <sys_arch_protect>
 8015ed0:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8015ed2:	687b      	ldr	r3, [r7, #4]
 8015ed4:	7b9b      	ldrb	r3, [r3, #14]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d106      	bne.n	8015ee8 <pbuf_free+0x48>
 8015eda:	4b32      	ldr	r3, [pc, #200]	@ (8015fa4 <pbuf_free+0x104>)
 8015edc:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8015ee0:	4933      	ldr	r1, [pc, #204]	@ (8015fb0 <pbuf_free+0x110>)
 8015ee2:	4832      	ldr	r0, [pc, #200]	@ (8015fac <pbuf_free+0x10c>)
 8015ee4:	f008 ffac 	bl	801ee40 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	7b9b      	ldrb	r3, [r3, #14]
 8015eec:	3b01      	subs	r3, #1
 8015eee:	b2da      	uxtb	r2, r3
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	739a      	strb	r2, [r3, #14]
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	7b9b      	ldrb	r3, [r3, #14]
 8015ef8:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8015efa:	69b8      	ldr	r0, [r7, #24]
 8015efc:	f008 fe90 	bl	801ec20 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8015f00:	7dfb      	ldrb	r3, [r7, #23]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d143      	bne.n	8015f8e <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8015f06:	687b      	ldr	r3, [r7, #4]
 8015f08:	681b      	ldr	r3, [r3, #0]
 8015f0a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	7b1b      	ldrb	r3, [r3, #12]
 8015f10:	f003 030f 	and.w	r3, r3, #15
 8015f14:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	7b5b      	ldrb	r3, [r3, #13]
 8015f1a:	f003 0302 	and.w	r3, r3, #2
 8015f1e:	2b00      	cmp	r3, #0
 8015f20:	d011      	beq.n	8015f46 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8015f26:	68bb      	ldr	r3, [r7, #8]
 8015f28:	691b      	ldr	r3, [r3, #16]
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d106      	bne.n	8015f3c <pbuf_free+0x9c>
 8015f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8015fa4 <pbuf_free+0x104>)
 8015f30:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8015f34:	491f      	ldr	r1, [pc, #124]	@ (8015fb4 <pbuf_free+0x114>)
 8015f36:	481d      	ldr	r0, [pc, #116]	@ (8015fac <pbuf_free+0x10c>)
 8015f38:	f008 ff82 	bl	801ee40 <iprintf>
        pc->custom_free_function(p);
 8015f3c:	68bb      	ldr	r3, [r7, #8]
 8015f3e:	691b      	ldr	r3, [r3, #16]
 8015f40:	6878      	ldr	r0, [r7, #4]
 8015f42:	4798      	blx	r3
 8015f44:	e01d      	b.n	8015f82 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8015f46:	7bfb      	ldrb	r3, [r7, #15]
 8015f48:	2b02      	cmp	r3, #2
 8015f4a:	d104      	bne.n	8015f56 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8015f4c:	6879      	ldr	r1, [r7, #4]
 8015f4e:	200c      	movs	r0, #12
 8015f50:	f7ff f902 	bl	8015158 <memp_free>
 8015f54:	e015      	b.n	8015f82 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8015f56:	7bfb      	ldrb	r3, [r7, #15]
 8015f58:	2b01      	cmp	r3, #1
 8015f5a:	d104      	bne.n	8015f66 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8015f5c:	6879      	ldr	r1, [r7, #4]
 8015f5e:	200b      	movs	r0, #11
 8015f60:	f7ff f8fa 	bl	8015158 <memp_free>
 8015f64:	e00d      	b.n	8015f82 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8015f66:	7bfb      	ldrb	r3, [r7, #15]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d103      	bne.n	8015f74 <pbuf_free+0xd4>
          mem_free(p);
 8015f6c:	6878      	ldr	r0, [r7, #4]
 8015f6e:	f7fe fd3f 	bl	80149f0 <mem_free>
 8015f72:	e006      	b.n	8015f82 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8015f74:	4b0b      	ldr	r3, [pc, #44]	@ (8015fa4 <pbuf_free+0x104>)
 8015f76:	f240 320f 	movw	r2, #783	@ 0x30f
 8015f7a:	490f      	ldr	r1, [pc, #60]	@ (8015fb8 <pbuf_free+0x118>)
 8015f7c:	480b      	ldr	r0, [pc, #44]	@ (8015fac <pbuf_free+0x10c>)
 8015f7e:	f008 ff5f 	bl	801ee40 <iprintf>
        }
      }
      count++;
 8015f82:	7ffb      	ldrb	r3, [r7, #31]
 8015f84:	3301      	adds	r3, #1
 8015f86:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8015f88:	693b      	ldr	r3, [r7, #16]
 8015f8a:	607b      	str	r3, [r7, #4]
 8015f8c:	e001      	b.n	8015f92 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8015f8e:	2300      	movs	r3, #0
 8015f90:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d199      	bne.n	8015ecc <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8015f98:	7ffb      	ldrb	r3, [r7, #31]
}
 8015f9a:	4618      	mov	r0, r3
 8015f9c:	3720      	adds	r7, #32
 8015f9e:	46bd      	mov	sp, r7
 8015fa0:	bd80      	pop	{r7, pc}
 8015fa2:	bf00      	nop
 8015fa4:	08020cb0 	.word	0x08020cb0
 8015fa8:	08020e14 	.word	0x08020e14
 8015fac:	08020d10 	.word	0x08020d10
 8015fb0:	08020e40 	.word	0x08020e40
 8015fb4:	08020e58 	.word	0x08020e58
 8015fb8:	08020e7c 	.word	0x08020e7c

08015fbc <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8015fbc:	b480      	push	{r7}
 8015fbe:	b085      	sub	sp, #20
 8015fc0:	af00      	add	r7, sp, #0
 8015fc2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8015fc4:	2300      	movs	r3, #0
 8015fc6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8015fc8:	e005      	b.n	8015fd6 <pbuf_clen+0x1a>
    ++len;
 8015fca:	89fb      	ldrh	r3, [r7, #14]
 8015fcc:	3301      	adds	r3, #1
 8015fce:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8015fd0:	687b      	ldr	r3, [r7, #4]
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d1f6      	bne.n	8015fca <pbuf_clen+0xe>
  }
  return len;
 8015fdc:	89fb      	ldrh	r3, [r7, #14]
}
 8015fde:	4618      	mov	r0, r3
 8015fe0:	3714      	adds	r7, #20
 8015fe2:	46bd      	mov	sp, r7
 8015fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fe8:	4770      	bx	lr
	...

08015fec <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8015fec:	b580      	push	{r7, lr}
 8015fee:	b084      	sub	sp, #16
 8015ff0:	af00      	add	r7, sp, #0
 8015ff2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d016      	beq.n	8016028 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8015ffa:	f008 fe03 	bl	801ec04 <sys_arch_protect>
 8015ffe:	60f8      	str	r0, [r7, #12]
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	7b9b      	ldrb	r3, [r3, #14]
 8016004:	3301      	adds	r3, #1
 8016006:	b2da      	uxtb	r2, r3
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	739a      	strb	r2, [r3, #14]
 801600c:	68f8      	ldr	r0, [r7, #12]
 801600e:	f008 fe07 	bl	801ec20 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	7b9b      	ldrb	r3, [r3, #14]
 8016016:	2b00      	cmp	r3, #0
 8016018:	d106      	bne.n	8016028 <pbuf_ref+0x3c>
 801601a:	4b05      	ldr	r3, [pc, #20]	@ (8016030 <pbuf_ref+0x44>)
 801601c:	f240 3242 	movw	r2, #834	@ 0x342
 8016020:	4904      	ldr	r1, [pc, #16]	@ (8016034 <pbuf_ref+0x48>)
 8016022:	4805      	ldr	r0, [pc, #20]	@ (8016038 <pbuf_ref+0x4c>)
 8016024:	f008 ff0c 	bl	801ee40 <iprintf>
  }
}
 8016028:	bf00      	nop
 801602a:	3710      	adds	r7, #16
 801602c:	46bd      	mov	sp, r7
 801602e:	bd80      	pop	{r7, pc}
 8016030:	08020cb0 	.word	0x08020cb0
 8016034:	08020e90 	.word	0x08020e90
 8016038:	08020d10 	.word	0x08020d10

0801603c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801603c:	b580      	push	{r7, lr}
 801603e:	b084      	sub	sp, #16
 8016040:	af00      	add	r7, sp, #0
 8016042:	6078      	str	r0, [r7, #4]
 8016044:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8016046:	687b      	ldr	r3, [r7, #4]
 8016048:	2b00      	cmp	r3, #0
 801604a:	d002      	beq.n	8016052 <pbuf_cat+0x16>
 801604c:	683b      	ldr	r3, [r7, #0]
 801604e:	2b00      	cmp	r3, #0
 8016050:	d107      	bne.n	8016062 <pbuf_cat+0x26>
 8016052:	4b20      	ldr	r3, [pc, #128]	@ (80160d4 <pbuf_cat+0x98>)
 8016054:	f240 3259 	movw	r2, #857	@ 0x359
 8016058:	491f      	ldr	r1, [pc, #124]	@ (80160d8 <pbuf_cat+0x9c>)
 801605a:	4820      	ldr	r0, [pc, #128]	@ (80160dc <pbuf_cat+0xa0>)
 801605c:	f008 fef0 	bl	801ee40 <iprintf>
 8016060:	e034      	b.n	80160cc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	60fb      	str	r3, [r7, #12]
 8016066:	e00a      	b.n	801607e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016068:	68fb      	ldr	r3, [r7, #12]
 801606a:	891a      	ldrh	r2, [r3, #8]
 801606c:	683b      	ldr	r3, [r7, #0]
 801606e:	891b      	ldrh	r3, [r3, #8]
 8016070:	4413      	add	r3, r2
 8016072:	b29a      	uxth	r2, r3
 8016074:	68fb      	ldr	r3, [r7, #12]
 8016076:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8016078:	68fb      	ldr	r3, [r7, #12]
 801607a:	681b      	ldr	r3, [r3, #0]
 801607c:	60fb      	str	r3, [r7, #12]
 801607e:	68fb      	ldr	r3, [r7, #12]
 8016080:	681b      	ldr	r3, [r3, #0]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d1f0      	bne.n	8016068 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8016086:	68fb      	ldr	r3, [r7, #12]
 8016088:	891a      	ldrh	r2, [r3, #8]
 801608a:	68fb      	ldr	r3, [r7, #12]
 801608c:	895b      	ldrh	r3, [r3, #10]
 801608e:	429a      	cmp	r2, r3
 8016090:	d006      	beq.n	80160a0 <pbuf_cat+0x64>
 8016092:	4b10      	ldr	r3, [pc, #64]	@ (80160d4 <pbuf_cat+0x98>)
 8016094:	f240 3262 	movw	r2, #866	@ 0x362
 8016098:	4911      	ldr	r1, [pc, #68]	@ (80160e0 <pbuf_cat+0xa4>)
 801609a:	4810      	ldr	r0, [pc, #64]	@ (80160dc <pbuf_cat+0xa0>)
 801609c:	f008 fed0 	bl	801ee40 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80160a0:	68fb      	ldr	r3, [r7, #12]
 80160a2:	681b      	ldr	r3, [r3, #0]
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	d006      	beq.n	80160b6 <pbuf_cat+0x7a>
 80160a8:	4b0a      	ldr	r3, [pc, #40]	@ (80160d4 <pbuf_cat+0x98>)
 80160aa:	f240 3263 	movw	r2, #867	@ 0x363
 80160ae:	490d      	ldr	r1, [pc, #52]	@ (80160e4 <pbuf_cat+0xa8>)
 80160b0:	480a      	ldr	r0, [pc, #40]	@ (80160dc <pbuf_cat+0xa0>)
 80160b2:	f008 fec5 	bl	801ee40 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80160b6:	68fb      	ldr	r3, [r7, #12]
 80160b8:	891a      	ldrh	r2, [r3, #8]
 80160ba:	683b      	ldr	r3, [r7, #0]
 80160bc:	891b      	ldrh	r3, [r3, #8]
 80160be:	4413      	add	r3, r2
 80160c0:	b29a      	uxth	r2, r3
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80160c6:	68fb      	ldr	r3, [r7, #12]
 80160c8:	683a      	ldr	r2, [r7, #0]
 80160ca:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80160cc:	3710      	adds	r7, #16
 80160ce:	46bd      	mov	sp, r7
 80160d0:	bd80      	pop	{r7, pc}
 80160d2:	bf00      	nop
 80160d4:	08020cb0 	.word	0x08020cb0
 80160d8:	08020ea4 	.word	0x08020ea4
 80160dc:	08020d10 	.word	0x08020d10
 80160e0:	08020edc 	.word	0x08020edc
 80160e4:	08020f0c 	.word	0x08020f0c

080160e8 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 80160e8:	b580      	push	{r7, lr}
 80160ea:	b082      	sub	sp, #8
 80160ec:	af00      	add	r7, sp, #0
 80160ee:	6078      	str	r0, [r7, #4]
 80160f0:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 80160f2:	6839      	ldr	r1, [r7, #0]
 80160f4:	6878      	ldr	r0, [r7, #4]
 80160f6:	f7ff ffa1 	bl	801603c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 80160fa:	6838      	ldr	r0, [r7, #0]
 80160fc:	f7ff ff76 	bl	8015fec <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8016100:	bf00      	nop
 8016102:	3708      	adds	r7, #8
 8016104:	46bd      	mov	sp, r7
 8016106:	bd80      	pop	{r7, pc}

08016108 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8016108:	b580      	push	{r7, lr}
 801610a:	b086      	sub	sp, #24
 801610c:	af00      	add	r7, sp, #0
 801610e:	6078      	str	r0, [r7, #4]
 8016110:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8016112:	2300      	movs	r3, #0
 8016114:	617b      	str	r3, [r7, #20]
 8016116:	2300      	movs	r3, #0
 8016118:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	2b00      	cmp	r3, #0
 801611e:	d008      	beq.n	8016132 <pbuf_copy+0x2a>
 8016120:	683b      	ldr	r3, [r7, #0]
 8016122:	2b00      	cmp	r3, #0
 8016124:	d005      	beq.n	8016132 <pbuf_copy+0x2a>
 8016126:	687b      	ldr	r3, [r7, #4]
 8016128:	891a      	ldrh	r2, [r3, #8]
 801612a:	683b      	ldr	r3, [r7, #0]
 801612c:	891b      	ldrh	r3, [r3, #8]
 801612e:	429a      	cmp	r2, r3
 8016130:	d209      	bcs.n	8016146 <pbuf_copy+0x3e>
 8016132:	4b57      	ldr	r3, [pc, #348]	@ (8016290 <pbuf_copy+0x188>)
 8016134:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8016138:	4956      	ldr	r1, [pc, #344]	@ (8016294 <pbuf_copy+0x18c>)
 801613a:	4857      	ldr	r0, [pc, #348]	@ (8016298 <pbuf_copy+0x190>)
 801613c:	f008 fe80 	bl	801ee40 <iprintf>
 8016140:	f06f 030f 	mvn.w	r3, #15
 8016144:	e09f      	b.n	8016286 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	895b      	ldrh	r3, [r3, #10]
 801614a:	461a      	mov	r2, r3
 801614c:	697b      	ldr	r3, [r7, #20]
 801614e:	1ad2      	subs	r2, r2, r3
 8016150:	683b      	ldr	r3, [r7, #0]
 8016152:	895b      	ldrh	r3, [r3, #10]
 8016154:	4619      	mov	r1, r3
 8016156:	693b      	ldr	r3, [r7, #16]
 8016158:	1acb      	subs	r3, r1, r3
 801615a:	429a      	cmp	r2, r3
 801615c:	d306      	bcc.n	801616c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801615e:	683b      	ldr	r3, [r7, #0]
 8016160:	895b      	ldrh	r3, [r3, #10]
 8016162:	461a      	mov	r2, r3
 8016164:	693b      	ldr	r3, [r7, #16]
 8016166:	1ad3      	subs	r3, r2, r3
 8016168:	60fb      	str	r3, [r7, #12]
 801616a:	e005      	b.n	8016178 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	895b      	ldrh	r3, [r3, #10]
 8016170:	461a      	mov	r2, r3
 8016172:	697b      	ldr	r3, [r7, #20]
 8016174:	1ad3      	subs	r3, r2, r3
 8016176:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8016178:	687b      	ldr	r3, [r7, #4]
 801617a:	685a      	ldr	r2, [r3, #4]
 801617c:	697b      	ldr	r3, [r7, #20]
 801617e:	18d0      	adds	r0, r2, r3
 8016180:	683b      	ldr	r3, [r7, #0]
 8016182:	685a      	ldr	r2, [r3, #4]
 8016184:	693b      	ldr	r3, [r7, #16]
 8016186:	4413      	add	r3, r2
 8016188:	68fa      	ldr	r2, [r7, #12]
 801618a:	4619      	mov	r1, r3
 801618c:	f009 f9eb 	bl	801f566 <memcpy>
    offset_to += len;
 8016190:	697a      	ldr	r2, [r7, #20]
 8016192:	68fb      	ldr	r3, [r7, #12]
 8016194:	4413      	add	r3, r2
 8016196:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8016198:	693a      	ldr	r2, [r7, #16]
 801619a:	68fb      	ldr	r3, [r7, #12]
 801619c:	4413      	add	r3, r2
 801619e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	895b      	ldrh	r3, [r3, #10]
 80161a4:	461a      	mov	r2, r3
 80161a6:	697b      	ldr	r3, [r7, #20]
 80161a8:	4293      	cmp	r3, r2
 80161aa:	d906      	bls.n	80161ba <pbuf_copy+0xb2>
 80161ac:	4b38      	ldr	r3, [pc, #224]	@ (8016290 <pbuf_copy+0x188>)
 80161ae:	f240 32d9 	movw	r2, #985	@ 0x3d9
 80161b2:	493a      	ldr	r1, [pc, #232]	@ (801629c <pbuf_copy+0x194>)
 80161b4:	4838      	ldr	r0, [pc, #224]	@ (8016298 <pbuf_copy+0x190>)
 80161b6:	f008 fe43 	bl	801ee40 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80161ba:	683b      	ldr	r3, [r7, #0]
 80161bc:	895b      	ldrh	r3, [r3, #10]
 80161be:	461a      	mov	r2, r3
 80161c0:	693b      	ldr	r3, [r7, #16]
 80161c2:	4293      	cmp	r3, r2
 80161c4:	d906      	bls.n	80161d4 <pbuf_copy+0xcc>
 80161c6:	4b32      	ldr	r3, [pc, #200]	@ (8016290 <pbuf_copy+0x188>)
 80161c8:	f240 32da 	movw	r2, #986	@ 0x3da
 80161cc:	4934      	ldr	r1, [pc, #208]	@ (80162a0 <pbuf_copy+0x198>)
 80161ce:	4832      	ldr	r0, [pc, #200]	@ (8016298 <pbuf_copy+0x190>)
 80161d0:	f008 fe36 	bl	801ee40 <iprintf>
    if (offset_from >= p_from->len) {
 80161d4:	683b      	ldr	r3, [r7, #0]
 80161d6:	895b      	ldrh	r3, [r3, #10]
 80161d8:	461a      	mov	r2, r3
 80161da:	693b      	ldr	r3, [r7, #16]
 80161dc:	4293      	cmp	r3, r2
 80161de:	d304      	bcc.n	80161ea <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 80161e0:	2300      	movs	r3, #0
 80161e2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 80161e4:	683b      	ldr	r3, [r7, #0]
 80161e6:	681b      	ldr	r3, [r3, #0]
 80161e8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 80161ea:	687b      	ldr	r3, [r7, #4]
 80161ec:	895b      	ldrh	r3, [r3, #10]
 80161ee:	461a      	mov	r2, r3
 80161f0:	697b      	ldr	r3, [r7, #20]
 80161f2:	4293      	cmp	r3, r2
 80161f4:	d114      	bne.n	8016220 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 80161f6:	2300      	movs	r3, #0
 80161f8:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80161fa:	687b      	ldr	r3, [r7, #4]
 80161fc:	681b      	ldr	r3, [r3, #0]
 80161fe:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	2b00      	cmp	r3, #0
 8016204:	d10c      	bne.n	8016220 <pbuf_copy+0x118>
 8016206:	683b      	ldr	r3, [r7, #0]
 8016208:	2b00      	cmp	r3, #0
 801620a:	d009      	beq.n	8016220 <pbuf_copy+0x118>
 801620c:	4b20      	ldr	r3, [pc, #128]	@ (8016290 <pbuf_copy+0x188>)
 801620e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8016212:	4924      	ldr	r1, [pc, #144]	@ (80162a4 <pbuf_copy+0x19c>)
 8016214:	4820      	ldr	r0, [pc, #128]	@ (8016298 <pbuf_copy+0x190>)
 8016216:	f008 fe13 	bl	801ee40 <iprintf>
 801621a:	f06f 030f 	mvn.w	r3, #15
 801621e:	e032      	b.n	8016286 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016220:	683b      	ldr	r3, [r7, #0]
 8016222:	2b00      	cmp	r3, #0
 8016224:	d013      	beq.n	801624e <pbuf_copy+0x146>
 8016226:	683b      	ldr	r3, [r7, #0]
 8016228:	895a      	ldrh	r2, [r3, #10]
 801622a:	683b      	ldr	r3, [r7, #0]
 801622c:	891b      	ldrh	r3, [r3, #8]
 801622e:	429a      	cmp	r2, r3
 8016230:	d10d      	bne.n	801624e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016232:	683b      	ldr	r3, [r7, #0]
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d009      	beq.n	801624e <pbuf_copy+0x146>
 801623a:	4b15      	ldr	r3, [pc, #84]	@ (8016290 <pbuf_copy+0x188>)
 801623c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8016240:	4919      	ldr	r1, [pc, #100]	@ (80162a8 <pbuf_copy+0x1a0>)
 8016242:	4815      	ldr	r0, [pc, #84]	@ (8016298 <pbuf_copy+0x190>)
 8016244:	f008 fdfc 	bl	801ee40 <iprintf>
 8016248:	f06f 0305 	mvn.w	r3, #5
 801624c:	e01b      	b.n	8016286 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	2b00      	cmp	r3, #0
 8016252:	d013      	beq.n	801627c <pbuf_copy+0x174>
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	895a      	ldrh	r2, [r3, #10]
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	891b      	ldrh	r3, [r3, #8]
 801625c:	429a      	cmp	r2, r3
 801625e:	d10d      	bne.n	801627c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	681b      	ldr	r3, [r3, #0]
 8016264:	2b00      	cmp	r3, #0
 8016266:	d009      	beq.n	801627c <pbuf_copy+0x174>
 8016268:	4b09      	ldr	r3, [pc, #36]	@ (8016290 <pbuf_copy+0x188>)
 801626a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801626e:	490e      	ldr	r1, [pc, #56]	@ (80162a8 <pbuf_copy+0x1a0>)
 8016270:	4809      	ldr	r0, [pc, #36]	@ (8016298 <pbuf_copy+0x190>)
 8016272:	f008 fde5 	bl	801ee40 <iprintf>
 8016276:	f06f 0305 	mvn.w	r3, #5
 801627a:	e004      	b.n	8016286 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 801627c:	683b      	ldr	r3, [r7, #0]
 801627e:	2b00      	cmp	r3, #0
 8016280:	f47f af61 	bne.w	8016146 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8016284:	2300      	movs	r3, #0
}
 8016286:	4618      	mov	r0, r3
 8016288:	3718      	adds	r7, #24
 801628a:	46bd      	mov	sp, r7
 801628c:	bd80      	pop	{r7, pc}
 801628e:	bf00      	nop
 8016290:	08020cb0 	.word	0x08020cb0
 8016294:	08020f58 	.word	0x08020f58
 8016298:	08020d10 	.word	0x08020d10
 801629c:	08020f88 	.word	0x08020f88
 80162a0:	08020fa0 	.word	0x08020fa0
 80162a4:	08020fbc 	.word	0x08020fbc
 80162a8:	08020fcc 	.word	0x08020fcc

080162ac <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80162ac:	b580      	push	{r7, lr}
 80162ae:	b088      	sub	sp, #32
 80162b0:	af00      	add	r7, sp, #0
 80162b2:	60f8      	str	r0, [r7, #12]
 80162b4:	60b9      	str	r1, [r7, #8]
 80162b6:	4611      	mov	r1, r2
 80162b8:	461a      	mov	r2, r3
 80162ba:	460b      	mov	r3, r1
 80162bc:	80fb      	strh	r3, [r7, #6]
 80162be:	4613      	mov	r3, r2
 80162c0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80162c2:	2300      	movs	r3, #0
 80162c4:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80162c6:	2300      	movs	r3, #0
 80162c8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80162ca:	68fb      	ldr	r3, [r7, #12]
 80162cc:	2b00      	cmp	r3, #0
 80162ce:	d108      	bne.n	80162e2 <pbuf_copy_partial+0x36>
 80162d0:	4b2b      	ldr	r3, [pc, #172]	@ (8016380 <pbuf_copy_partial+0xd4>)
 80162d2:	f240 420a 	movw	r2, #1034	@ 0x40a
 80162d6:	492b      	ldr	r1, [pc, #172]	@ (8016384 <pbuf_copy_partial+0xd8>)
 80162d8:	482b      	ldr	r0, [pc, #172]	@ (8016388 <pbuf_copy_partial+0xdc>)
 80162da:	f008 fdb1 	bl	801ee40 <iprintf>
 80162de:	2300      	movs	r3, #0
 80162e0:	e04a      	b.n	8016378 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80162e2:	68bb      	ldr	r3, [r7, #8]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d108      	bne.n	80162fa <pbuf_copy_partial+0x4e>
 80162e8:	4b25      	ldr	r3, [pc, #148]	@ (8016380 <pbuf_copy_partial+0xd4>)
 80162ea:	f240 420b 	movw	r2, #1035	@ 0x40b
 80162ee:	4927      	ldr	r1, [pc, #156]	@ (801638c <pbuf_copy_partial+0xe0>)
 80162f0:	4825      	ldr	r0, [pc, #148]	@ (8016388 <pbuf_copy_partial+0xdc>)
 80162f2:	f008 fda5 	bl	801ee40 <iprintf>
 80162f6:	2300      	movs	r3, #0
 80162f8:	e03e      	b.n	8016378 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80162fa:	68fb      	ldr	r3, [r7, #12]
 80162fc:	61fb      	str	r3, [r7, #28]
 80162fe:	e034      	b.n	801636a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8016300:	88bb      	ldrh	r3, [r7, #4]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d00a      	beq.n	801631c <pbuf_copy_partial+0x70>
 8016306:	69fb      	ldr	r3, [r7, #28]
 8016308:	895b      	ldrh	r3, [r3, #10]
 801630a:	88ba      	ldrh	r2, [r7, #4]
 801630c:	429a      	cmp	r2, r3
 801630e:	d305      	bcc.n	801631c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8016310:	69fb      	ldr	r3, [r7, #28]
 8016312:	895b      	ldrh	r3, [r3, #10]
 8016314:	88ba      	ldrh	r2, [r7, #4]
 8016316:	1ad3      	subs	r3, r2, r3
 8016318:	80bb      	strh	r3, [r7, #4]
 801631a:	e023      	b.n	8016364 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 801631c:	69fb      	ldr	r3, [r7, #28]
 801631e:	895a      	ldrh	r2, [r3, #10]
 8016320:	88bb      	ldrh	r3, [r7, #4]
 8016322:	1ad3      	subs	r3, r2, r3
 8016324:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8016326:	8b3a      	ldrh	r2, [r7, #24]
 8016328:	88fb      	ldrh	r3, [r7, #6]
 801632a:	429a      	cmp	r2, r3
 801632c:	d901      	bls.n	8016332 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 801632e:	88fb      	ldrh	r3, [r7, #6]
 8016330:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016332:	8b7b      	ldrh	r3, [r7, #26]
 8016334:	68ba      	ldr	r2, [r7, #8]
 8016336:	18d0      	adds	r0, r2, r3
 8016338:	69fb      	ldr	r3, [r7, #28]
 801633a:	685a      	ldr	r2, [r3, #4]
 801633c:	88bb      	ldrh	r3, [r7, #4]
 801633e:	4413      	add	r3, r2
 8016340:	8b3a      	ldrh	r2, [r7, #24]
 8016342:	4619      	mov	r1, r3
 8016344:	f009 f90f 	bl	801f566 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8016348:	8afa      	ldrh	r2, [r7, #22]
 801634a:	8b3b      	ldrh	r3, [r7, #24]
 801634c:	4413      	add	r3, r2
 801634e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8016350:	8b7a      	ldrh	r2, [r7, #26]
 8016352:	8b3b      	ldrh	r3, [r7, #24]
 8016354:	4413      	add	r3, r2
 8016356:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8016358:	88fa      	ldrh	r2, [r7, #6]
 801635a:	8b3b      	ldrh	r3, [r7, #24]
 801635c:	1ad3      	subs	r3, r2, r3
 801635e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8016360:	2300      	movs	r3, #0
 8016362:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016364:	69fb      	ldr	r3, [r7, #28]
 8016366:	681b      	ldr	r3, [r3, #0]
 8016368:	61fb      	str	r3, [r7, #28]
 801636a:	88fb      	ldrh	r3, [r7, #6]
 801636c:	2b00      	cmp	r3, #0
 801636e:	d002      	beq.n	8016376 <pbuf_copy_partial+0xca>
 8016370:	69fb      	ldr	r3, [r7, #28]
 8016372:	2b00      	cmp	r3, #0
 8016374:	d1c4      	bne.n	8016300 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8016376:	8afb      	ldrh	r3, [r7, #22]
}
 8016378:	4618      	mov	r0, r3
 801637a:	3720      	adds	r7, #32
 801637c:	46bd      	mov	sp, r7
 801637e:	bd80      	pop	{r7, pc}
 8016380:	08020cb0 	.word	0x08020cb0
 8016384:	08020ff8 	.word	0x08020ff8
 8016388:	08020d10 	.word	0x08020d10
 801638c:	08021018 	.word	0x08021018

08016390 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 8016390:	b580      	push	{r7, lr}
 8016392:	b088      	sub	sp, #32
 8016394:	af00      	add	r7, sp, #0
 8016396:	60f8      	str	r0, [r7, #12]
 8016398:	60b9      	str	r1, [r7, #8]
 801639a:	4613      	mov	r3, r2
 801639c:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 801639e:	88fb      	ldrh	r3, [r7, #6]
 80163a0:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 80163a2:	2300      	movs	r3, #0
 80163a4:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 80163a6:	68fb      	ldr	r3, [r7, #12]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d109      	bne.n	80163c0 <pbuf_take+0x30>
 80163ac:	4b3a      	ldr	r3, [pc, #232]	@ (8016498 <pbuf_take+0x108>)
 80163ae:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 80163b2:	493a      	ldr	r1, [pc, #232]	@ (801649c <pbuf_take+0x10c>)
 80163b4:	483a      	ldr	r0, [pc, #232]	@ (80164a0 <pbuf_take+0x110>)
 80163b6:	f008 fd43 	bl	801ee40 <iprintf>
 80163ba:	f06f 030f 	mvn.w	r3, #15
 80163be:	e067      	b.n	8016490 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80163c0:	68bb      	ldr	r3, [r7, #8]
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d109      	bne.n	80163da <pbuf_take+0x4a>
 80163c6:	4b34      	ldr	r3, [pc, #208]	@ (8016498 <pbuf_take+0x108>)
 80163c8:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 80163cc:	4935      	ldr	r1, [pc, #212]	@ (80164a4 <pbuf_take+0x114>)
 80163ce:	4834      	ldr	r0, [pc, #208]	@ (80164a0 <pbuf_take+0x110>)
 80163d0:	f008 fd36 	bl	801ee40 <iprintf>
 80163d4:	f06f 030f 	mvn.w	r3, #15
 80163d8:	e05a      	b.n	8016490 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 80163da:	68fb      	ldr	r3, [r7, #12]
 80163dc:	891b      	ldrh	r3, [r3, #8]
 80163de:	88fa      	ldrh	r2, [r7, #6]
 80163e0:	429a      	cmp	r2, r3
 80163e2:	d909      	bls.n	80163f8 <pbuf_take+0x68>
 80163e4:	4b2c      	ldr	r3, [pc, #176]	@ (8016498 <pbuf_take+0x108>)
 80163e6:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 80163ea:	492f      	ldr	r1, [pc, #188]	@ (80164a8 <pbuf_take+0x118>)
 80163ec:	482c      	ldr	r0, [pc, #176]	@ (80164a0 <pbuf_take+0x110>)
 80163ee:	f008 fd27 	bl	801ee40 <iprintf>
 80163f2:	f04f 33ff 	mov.w	r3, #4294967295
 80163f6:	e04b      	b.n	8016490 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 80163f8:	68fb      	ldr	r3, [r7, #12]
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d007      	beq.n	801640e <pbuf_take+0x7e>
 80163fe:	68bb      	ldr	r3, [r7, #8]
 8016400:	2b00      	cmp	r3, #0
 8016402:	d004      	beq.n	801640e <pbuf_take+0x7e>
 8016404:	68fb      	ldr	r3, [r7, #12]
 8016406:	891b      	ldrh	r3, [r3, #8]
 8016408:	88fa      	ldrh	r2, [r7, #6]
 801640a:	429a      	cmp	r2, r3
 801640c:	d902      	bls.n	8016414 <pbuf_take+0x84>
    return ERR_ARG;
 801640e:	f06f 030f 	mvn.w	r3, #15
 8016412:	e03d      	b.n	8016490 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8016414:	68fb      	ldr	r3, [r7, #12]
 8016416:	61fb      	str	r3, [r7, #28]
 8016418:	e028      	b.n	801646c <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 801641a:	69fb      	ldr	r3, [r7, #28]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d106      	bne.n	801642e <pbuf_take+0x9e>
 8016420:	4b1d      	ldr	r3, [pc, #116]	@ (8016498 <pbuf_take+0x108>)
 8016422:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 8016426:	4921      	ldr	r1, [pc, #132]	@ (80164ac <pbuf_take+0x11c>)
 8016428:	481d      	ldr	r0, [pc, #116]	@ (80164a0 <pbuf_take+0x110>)
 801642a:	f008 fd09 	bl	801ee40 <iprintf>
    buf_copy_len = total_copy_len;
 801642e:	697b      	ldr	r3, [r7, #20]
 8016430:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 8016432:	69fb      	ldr	r3, [r7, #28]
 8016434:	895b      	ldrh	r3, [r3, #10]
 8016436:	461a      	mov	r2, r3
 8016438:	69bb      	ldr	r3, [r7, #24]
 801643a:	4293      	cmp	r3, r2
 801643c:	d902      	bls.n	8016444 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 801643e:	69fb      	ldr	r3, [r7, #28]
 8016440:	895b      	ldrh	r3, [r3, #10]
 8016442:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8016444:	69fb      	ldr	r3, [r7, #28]
 8016446:	6858      	ldr	r0, [r3, #4]
 8016448:	68ba      	ldr	r2, [r7, #8]
 801644a:	693b      	ldr	r3, [r7, #16]
 801644c:	4413      	add	r3, r2
 801644e:	69ba      	ldr	r2, [r7, #24]
 8016450:	4619      	mov	r1, r3
 8016452:	f009 f888 	bl	801f566 <memcpy>
    total_copy_len -= buf_copy_len;
 8016456:	697a      	ldr	r2, [r7, #20]
 8016458:	69bb      	ldr	r3, [r7, #24]
 801645a:	1ad3      	subs	r3, r2, r3
 801645c:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 801645e:	693a      	ldr	r2, [r7, #16]
 8016460:	69bb      	ldr	r3, [r7, #24]
 8016462:	4413      	add	r3, r2
 8016464:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 8016466:	69fb      	ldr	r3, [r7, #28]
 8016468:	681b      	ldr	r3, [r3, #0]
 801646a:	61fb      	str	r3, [r7, #28]
 801646c:	697b      	ldr	r3, [r7, #20]
 801646e:	2b00      	cmp	r3, #0
 8016470:	d1d3      	bne.n	801641a <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 8016472:	697b      	ldr	r3, [r7, #20]
 8016474:	2b00      	cmp	r3, #0
 8016476:	d103      	bne.n	8016480 <pbuf_take+0xf0>
 8016478:	88fb      	ldrh	r3, [r7, #6]
 801647a:	693a      	ldr	r2, [r7, #16]
 801647c:	429a      	cmp	r2, r3
 801647e:	d006      	beq.n	801648e <pbuf_take+0xfe>
 8016480:	4b05      	ldr	r3, [pc, #20]	@ (8016498 <pbuf_take+0x108>)
 8016482:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 8016486:	490a      	ldr	r1, [pc, #40]	@ (80164b0 <pbuf_take+0x120>)
 8016488:	4805      	ldr	r0, [pc, #20]	@ (80164a0 <pbuf_take+0x110>)
 801648a:	f008 fcd9 	bl	801ee40 <iprintf>
  return ERR_OK;
 801648e:	2300      	movs	r3, #0
}
 8016490:	4618      	mov	r0, r3
 8016492:	3720      	adds	r7, #32
 8016494:	46bd      	mov	sp, r7
 8016496:	bd80      	pop	{r7, pc}
 8016498:	08020cb0 	.word	0x08020cb0
 801649c:	08021088 	.word	0x08021088
 80164a0:	08020d10 	.word	0x08020d10
 80164a4:	080210a0 	.word	0x080210a0
 80164a8:	080210bc 	.word	0x080210bc
 80164ac:	080210dc 	.word	0x080210dc
 80164b0:	080210f4 	.word	0x080210f4

080164b4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80164b4:	b580      	push	{r7, lr}
 80164b6:	b084      	sub	sp, #16
 80164b8:	af00      	add	r7, sp, #0
 80164ba:	4603      	mov	r3, r0
 80164bc:	603a      	str	r2, [r7, #0]
 80164be:	71fb      	strb	r3, [r7, #7]
 80164c0:	460b      	mov	r3, r1
 80164c2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80164c4:	683b      	ldr	r3, [r7, #0]
 80164c6:	8919      	ldrh	r1, [r3, #8]
 80164c8:	88ba      	ldrh	r2, [r7, #4]
 80164ca:	79fb      	ldrb	r3, [r7, #7]
 80164cc:	4618      	mov	r0, r3
 80164ce:	f7ff fa03 	bl	80158d8 <pbuf_alloc>
 80164d2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d101      	bne.n	80164de <pbuf_clone+0x2a>
    return NULL;
 80164da:	2300      	movs	r3, #0
 80164dc:	e011      	b.n	8016502 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80164de:	6839      	ldr	r1, [r7, #0]
 80164e0:	68f8      	ldr	r0, [r7, #12]
 80164e2:	f7ff fe11 	bl	8016108 <pbuf_copy>
 80164e6:	4603      	mov	r3, r0
 80164e8:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80164ea:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d006      	beq.n	8016500 <pbuf_clone+0x4c>
 80164f2:	4b06      	ldr	r3, [pc, #24]	@ (801650c <pbuf_clone+0x58>)
 80164f4:	f240 5224 	movw	r2, #1316	@ 0x524
 80164f8:	4905      	ldr	r1, [pc, #20]	@ (8016510 <pbuf_clone+0x5c>)
 80164fa:	4806      	ldr	r0, [pc, #24]	@ (8016514 <pbuf_clone+0x60>)
 80164fc:	f008 fca0 	bl	801ee40 <iprintf>
  return q;
 8016500:	68fb      	ldr	r3, [r7, #12]
}
 8016502:	4618      	mov	r0, r3
 8016504:	3710      	adds	r7, #16
 8016506:	46bd      	mov	sp, r7
 8016508:	bd80      	pop	{r7, pc}
 801650a:	bf00      	nop
 801650c:	08020cb0 	.word	0x08020cb0
 8016510:	08021124 	.word	0x08021124
 8016514:	08020d10 	.word	0x08020d10

08016518 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8016518:	b580      	push	{r7, lr}
 801651a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801651c:	f008 fb90 	bl	801ec40 <rand>
 8016520:	4603      	mov	r3, r0
 8016522:	b29b      	uxth	r3, r3
 8016524:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016528:	b29b      	uxth	r3, r3
 801652a:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801652e:	b29a      	uxth	r2, r3
 8016530:	4b01      	ldr	r3, [pc, #4]	@ (8016538 <tcp_init+0x20>)
 8016532:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016534:	bf00      	nop
 8016536:	bd80      	pop	{r7, pc}
 8016538:	2000002c 	.word	0x2000002c

0801653c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 801653c:	b580      	push	{r7, lr}
 801653e:	b082      	sub	sp, #8
 8016540:	af00      	add	r7, sp, #0
 8016542:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	7d1b      	ldrb	r3, [r3, #20]
 8016548:	2b01      	cmp	r3, #1
 801654a:	d105      	bne.n	8016558 <tcp_free+0x1c>
 801654c:	4b06      	ldr	r3, [pc, #24]	@ (8016568 <tcp_free+0x2c>)
 801654e:	22d4      	movs	r2, #212	@ 0xd4
 8016550:	4906      	ldr	r1, [pc, #24]	@ (801656c <tcp_free+0x30>)
 8016552:	4807      	ldr	r0, [pc, #28]	@ (8016570 <tcp_free+0x34>)
 8016554:	f008 fc74 	bl	801ee40 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8016558:	6879      	ldr	r1, [r7, #4]
 801655a:	2001      	movs	r0, #1
 801655c:	f7fe fdfc 	bl	8015158 <memp_free>
}
 8016560:	bf00      	nop
 8016562:	3708      	adds	r7, #8
 8016564:	46bd      	mov	sp, r7
 8016566:	bd80      	pop	{r7, pc}
 8016568:	080211b0 	.word	0x080211b0
 801656c:	080211e0 	.word	0x080211e0
 8016570:	080211f4 	.word	0x080211f4

08016574 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8016574:	b580      	push	{r7, lr}
 8016576:	b082      	sub	sp, #8
 8016578:	af00      	add	r7, sp, #0
 801657a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	7d1b      	ldrb	r3, [r3, #20]
 8016580:	2b01      	cmp	r3, #1
 8016582:	d105      	bne.n	8016590 <tcp_free_listen+0x1c>
 8016584:	4b06      	ldr	r3, [pc, #24]	@ (80165a0 <tcp_free_listen+0x2c>)
 8016586:	22df      	movs	r2, #223	@ 0xdf
 8016588:	4906      	ldr	r1, [pc, #24]	@ (80165a4 <tcp_free_listen+0x30>)
 801658a:	4807      	ldr	r0, [pc, #28]	@ (80165a8 <tcp_free_listen+0x34>)
 801658c:	f008 fc58 	bl	801ee40 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8016590:	6879      	ldr	r1, [r7, #4]
 8016592:	2002      	movs	r0, #2
 8016594:	f7fe fde0 	bl	8015158 <memp_free>
}
 8016598:	bf00      	nop
 801659a:	3708      	adds	r7, #8
 801659c:	46bd      	mov	sp, r7
 801659e:	bd80      	pop	{r7, pc}
 80165a0:	080211b0 	.word	0x080211b0
 80165a4:	0802121c 	.word	0x0802121c
 80165a8:	080211f4 	.word	0x080211f4

080165ac <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 80165ac:	b580      	push	{r7, lr}
 80165ae:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80165b0:	f000 fea4 	bl	80172fc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80165b4:	4b07      	ldr	r3, [pc, #28]	@ (80165d4 <tcp_tmr+0x28>)
 80165b6:	781b      	ldrb	r3, [r3, #0]
 80165b8:	3301      	adds	r3, #1
 80165ba:	b2da      	uxtb	r2, r3
 80165bc:	4b05      	ldr	r3, [pc, #20]	@ (80165d4 <tcp_tmr+0x28>)
 80165be:	701a      	strb	r2, [r3, #0]
 80165c0:	4b04      	ldr	r3, [pc, #16]	@ (80165d4 <tcp_tmr+0x28>)
 80165c2:	781b      	ldrb	r3, [r3, #0]
 80165c4:	f003 0301 	and.w	r3, r3, #1
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	d001      	beq.n	80165d0 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80165cc:	f000 fb54 	bl	8016c78 <tcp_slowtmr>
  }
}
 80165d0:	bf00      	nop
 80165d2:	bd80      	pop	{r7, pc}
 80165d4:	20013161 	.word	0x20013161

080165d8 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80165d8:	b580      	push	{r7, lr}
 80165da:	b084      	sub	sp, #16
 80165dc:	af00      	add	r7, sp, #0
 80165de:	6078      	str	r0, [r7, #4]
 80165e0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80165e2:	683b      	ldr	r3, [r7, #0]
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d105      	bne.n	80165f4 <tcp_remove_listener+0x1c>
 80165e8:	4b0d      	ldr	r3, [pc, #52]	@ (8016620 <tcp_remove_listener+0x48>)
 80165ea:	22ff      	movs	r2, #255	@ 0xff
 80165ec:	490d      	ldr	r1, [pc, #52]	@ (8016624 <tcp_remove_listener+0x4c>)
 80165ee:	480e      	ldr	r0, [pc, #56]	@ (8016628 <tcp_remove_listener+0x50>)
 80165f0:	f008 fc26 	bl	801ee40 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	60fb      	str	r3, [r7, #12]
 80165f8:	e00a      	b.n	8016610 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80165fa:	68fb      	ldr	r3, [r7, #12]
 80165fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80165fe:	683a      	ldr	r2, [r7, #0]
 8016600:	429a      	cmp	r2, r3
 8016602:	d102      	bne.n	801660a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8016604:	68fb      	ldr	r3, [r7, #12]
 8016606:	2200      	movs	r2, #0
 8016608:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801660a:	68fb      	ldr	r3, [r7, #12]
 801660c:	68db      	ldr	r3, [r3, #12]
 801660e:	60fb      	str	r3, [r7, #12]
 8016610:	68fb      	ldr	r3, [r7, #12]
 8016612:	2b00      	cmp	r3, #0
 8016614:	d1f1      	bne.n	80165fa <tcp_remove_listener+0x22>
    }
  }
}
 8016616:	bf00      	nop
 8016618:	bf00      	nop
 801661a:	3710      	adds	r7, #16
 801661c:	46bd      	mov	sp, r7
 801661e:	bd80      	pop	{r7, pc}
 8016620:	080211b0 	.word	0x080211b0
 8016624:	08021238 	.word	0x08021238
 8016628:	080211f4 	.word	0x080211f4

0801662c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 801662c:	b580      	push	{r7, lr}
 801662e:	b084      	sub	sp, #16
 8016630:	af00      	add	r7, sp, #0
 8016632:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	2b00      	cmp	r3, #0
 8016638:	d106      	bne.n	8016648 <tcp_listen_closed+0x1c>
 801663a:	4b14      	ldr	r3, [pc, #80]	@ (801668c <tcp_listen_closed+0x60>)
 801663c:	f240 1211 	movw	r2, #273	@ 0x111
 8016640:	4913      	ldr	r1, [pc, #76]	@ (8016690 <tcp_listen_closed+0x64>)
 8016642:	4814      	ldr	r0, [pc, #80]	@ (8016694 <tcp_listen_closed+0x68>)
 8016644:	f008 fbfc 	bl	801ee40 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	7d1b      	ldrb	r3, [r3, #20]
 801664c:	2b01      	cmp	r3, #1
 801664e:	d006      	beq.n	801665e <tcp_listen_closed+0x32>
 8016650:	4b0e      	ldr	r3, [pc, #56]	@ (801668c <tcp_listen_closed+0x60>)
 8016652:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8016656:	4910      	ldr	r1, [pc, #64]	@ (8016698 <tcp_listen_closed+0x6c>)
 8016658:	480e      	ldr	r0, [pc, #56]	@ (8016694 <tcp_listen_closed+0x68>)
 801665a:	f008 fbf1 	bl	801ee40 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801665e:	2301      	movs	r3, #1
 8016660:	60fb      	str	r3, [r7, #12]
 8016662:	e00b      	b.n	801667c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8016664:	4a0d      	ldr	r2, [pc, #52]	@ (801669c <tcp_listen_closed+0x70>)
 8016666:	68fb      	ldr	r3, [r7, #12]
 8016668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801666c:	681b      	ldr	r3, [r3, #0]
 801666e:	6879      	ldr	r1, [r7, #4]
 8016670:	4618      	mov	r0, r3
 8016672:	f7ff ffb1 	bl	80165d8 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8016676:	68fb      	ldr	r3, [r7, #12]
 8016678:	3301      	adds	r3, #1
 801667a:	60fb      	str	r3, [r7, #12]
 801667c:	68fb      	ldr	r3, [r7, #12]
 801667e:	2b03      	cmp	r3, #3
 8016680:	d9f0      	bls.n	8016664 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8016682:	bf00      	nop
 8016684:	bf00      	nop
 8016686:	3710      	adds	r7, #16
 8016688:	46bd      	mov	sp, r7
 801668a:	bd80      	pop	{r7, pc}
 801668c:	080211b0 	.word	0x080211b0
 8016690:	08021260 	.word	0x08021260
 8016694:	080211f4 	.word	0x080211f4
 8016698:	0802126c 	.word	0x0802126c
 801669c:	080237fc 	.word	0x080237fc

080166a0 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80166a0:	b5b0      	push	{r4, r5, r7, lr}
 80166a2:	b088      	sub	sp, #32
 80166a4:	af04      	add	r7, sp, #16
 80166a6:	6078      	str	r0, [r7, #4]
 80166a8:	460b      	mov	r3, r1
 80166aa:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80166ac:	687b      	ldr	r3, [r7, #4]
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d106      	bne.n	80166c0 <tcp_close_shutdown+0x20>
 80166b2:	4b63      	ldr	r3, [pc, #396]	@ (8016840 <tcp_close_shutdown+0x1a0>)
 80166b4:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80166b8:	4962      	ldr	r1, [pc, #392]	@ (8016844 <tcp_close_shutdown+0x1a4>)
 80166ba:	4863      	ldr	r0, [pc, #396]	@ (8016848 <tcp_close_shutdown+0x1a8>)
 80166bc:	f008 fbc0 	bl	801ee40 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80166c0:	78fb      	ldrb	r3, [r7, #3]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d066      	beq.n	8016794 <tcp_close_shutdown+0xf4>
 80166c6:	687b      	ldr	r3, [r7, #4]
 80166c8:	7d1b      	ldrb	r3, [r3, #20]
 80166ca:	2b04      	cmp	r3, #4
 80166cc:	d003      	beq.n	80166d6 <tcp_close_shutdown+0x36>
 80166ce:	687b      	ldr	r3, [r7, #4]
 80166d0:	7d1b      	ldrb	r3, [r3, #20]
 80166d2:	2b07      	cmp	r3, #7
 80166d4:	d15e      	bne.n	8016794 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80166d6:	687b      	ldr	r3, [r7, #4]
 80166d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80166da:	2b00      	cmp	r3, #0
 80166dc:	d104      	bne.n	80166e8 <tcp_close_shutdown+0x48>
 80166de:	687b      	ldr	r3, [r7, #4]
 80166e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80166e2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80166e6:	d055      	beq.n	8016794 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	8b5b      	ldrh	r3, [r3, #26]
 80166ec:	f003 0310 	and.w	r3, r3, #16
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d106      	bne.n	8016702 <tcp_close_shutdown+0x62>
 80166f4:	4b52      	ldr	r3, [pc, #328]	@ (8016840 <tcp_close_shutdown+0x1a0>)
 80166f6:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 80166fa:	4954      	ldr	r1, [pc, #336]	@ (801684c <tcp_close_shutdown+0x1ac>)
 80166fc:	4852      	ldr	r0, [pc, #328]	@ (8016848 <tcp_close_shutdown+0x1a8>)
 80166fe:	f008 fb9f 	bl	801ee40 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801670a:	687d      	ldr	r5, [r7, #4]
 801670c:	687b      	ldr	r3, [r7, #4]
 801670e:	3304      	adds	r3, #4
 8016710:	687a      	ldr	r2, [r7, #4]
 8016712:	8ad2      	ldrh	r2, [r2, #22]
 8016714:	6879      	ldr	r1, [r7, #4]
 8016716:	8b09      	ldrh	r1, [r1, #24]
 8016718:	9102      	str	r1, [sp, #8]
 801671a:	9201      	str	r2, [sp, #4]
 801671c:	9300      	str	r3, [sp, #0]
 801671e:	462b      	mov	r3, r5
 8016720:	4622      	mov	r2, r4
 8016722:	4601      	mov	r1, r0
 8016724:	6878      	ldr	r0, [r7, #4]
 8016726:	f004 fe8d 	bl	801b444 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801672a:	6878      	ldr	r0, [r7, #4]
 801672c:	f001 f8c8 	bl	80178c0 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8016730:	4b47      	ldr	r3, [pc, #284]	@ (8016850 <tcp_close_shutdown+0x1b0>)
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	687a      	ldr	r2, [r7, #4]
 8016736:	429a      	cmp	r2, r3
 8016738:	d105      	bne.n	8016746 <tcp_close_shutdown+0xa6>
 801673a:	4b45      	ldr	r3, [pc, #276]	@ (8016850 <tcp_close_shutdown+0x1b0>)
 801673c:	681b      	ldr	r3, [r3, #0]
 801673e:	68db      	ldr	r3, [r3, #12]
 8016740:	4a43      	ldr	r2, [pc, #268]	@ (8016850 <tcp_close_shutdown+0x1b0>)
 8016742:	6013      	str	r3, [r2, #0]
 8016744:	e013      	b.n	801676e <tcp_close_shutdown+0xce>
 8016746:	4b42      	ldr	r3, [pc, #264]	@ (8016850 <tcp_close_shutdown+0x1b0>)
 8016748:	681b      	ldr	r3, [r3, #0]
 801674a:	60fb      	str	r3, [r7, #12]
 801674c:	e00c      	b.n	8016768 <tcp_close_shutdown+0xc8>
 801674e:	68fb      	ldr	r3, [r7, #12]
 8016750:	68db      	ldr	r3, [r3, #12]
 8016752:	687a      	ldr	r2, [r7, #4]
 8016754:	429a      	cmp	r2, r3
 8016756:	d104      	bne.n	8016762 <tcp_close_shutdown+0xc2>
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	68da      	ldr	r2, [r3, #12]
 801675c:	68fb      	ldr	r3, [r7, #12]
 801675e:	60da      	str	r2, [r3, #12]
 8016760:	e005      	b.n	801676e <tcp_close_shutdown+0xce>
 8016762:	68fb      	ldr	r3, [r7, #12]
 8016764:	68db      	ldr	r3, [r3, #12]
 8016766:	60fb      	str	r3, [r7, #12]
 8016768:	68fb      	ldr	r3, [r7, #12]
 801676a:	2b00      	cmp	r3, #0
 801676c:	d1ef      	bne.n	801674e <tcp_close_shutdown+0xae>
 801676e:	687b      	ldr	r3, [r7, #4]
 8016770:	2200      	movs	r2, #0
 8016772:	60da      	str	r2, [r3, #12]
 8016774:	4b37      	ldr	r3, [pc, #220]	@ (8016854 <tcp_close_shutdown+0x1b4>)
 8016776:	2201      	movs	r2, #1
 8016778:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801677a:	4b37      	ldr	r3, [pc, #220]	@ (8016858 <tcp_close_shutdown+0x1b8>)
 801677c:	681b      	ldr	r3, [r3, #0]
 801677e:	687a      	ldr	r2, [r7, #4]
 8016780:	429a      	cmp	r2, r3
 8016782:	d102      	bne.n	801678a <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8016784:	f003 fd5c 	bl	801a240 <tcp_trigger_input_pcb_close>
 8016788:	e002      	b.n	8016790 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801678a:	6878      	ldr	r0, [r7, #4]
 801678c:	f7ff fed6 	bl	801653c <tcp_free>
      }
      return ERR_OK;
 8016790:	2300      	movs	r3, #0
 8016792:	e050      	b.n	8016836 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	7d1b      	ldrb	r3, [r3, #20]
 8016798:	2b02      	cmp	r3, #2
 801679a:	d03b      	beq.n	8016814 <tcp_close_shutdown+0x174>
 801679c:	2b02      	cmp	r3, #2
 801679e:	dc44      	bgt.n	801682a <tcp_close_shutdown+0x18a>
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	d002      	beq.n	80167aa <tcp_close_shutdown+0x10a>
 80167a4:	2b01      	cmp	r3, #1
 80167a6:	d02a      	beq.n	80167fe <tcp_close_shutdown+0x15e>
 80167a8:	e03f      	b.n	801682a <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80167aa:	687b      	ldr	r3, [r7, #4]
 80167ac:	8adb      	ldrh	r3, [r3, #22]
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	d021      	beq.n	80167f6 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80167b2:	4b2a      	ldr	r3, [pc, #168]	@ (801685c <tcp_close_shutdown+0x1bc>)
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	687a      	ldr	r2, [r7, #4]
 80167b8:	429a      	cmp	r2, r3
 80167ba:	d105      	bne.n	80167c8 <tcp_close_shutdown+0x128>
 80167bc:	4b27      	ldr	r3, [pc, #156]	@ (801685c <tcp_close_shutdown+0x1bc>)
 80167be:	681b      	ldr	r3, [r3, #0]
 80167c0:	68db      	ldr	r3, [r3, #12]
 80167c2:	4a26      	ldr	r2, [pc, #152]	@ (801685c <tcp_close_shutdown+0x1bc>)
 80167c4:	6013      	str	r3, [r2, #0]
 80167c6:	e013      	b.n	80167f0 <tcp_close_shutdown+0x150>
 80167c8:	4b24      	ldr	r3, [pc, #144]	@ (801685c <tcp_close_shutdown+0x1bc>)
 80167ca:	681b      	ldr	r3, [r3, #0]
 80167cc:	60bb      	str	r3, [r7, #8]
 80167ce:	e00c      	b.n	80167ea <tcp_close_shutdown+0x14a>
 80167d0:	68bb      	ldr	r3, [r7, #8]
 80167d2:	68db      	ldr	r3, [r3, #12]
 80167d4:	687a      	ldr	r2, [r7, #4]
 80167d6:	429a      	cmp	r2, r3
 80167d8:	d104      	bne.n	80167e4 <tcp_close_shutdown+0x144>
 80167da:	687b      	ldr	r3, [r7, #4]
 80167dc:	68da      	ldr	r2, [r3, #12]
 80167de:	68bb      	ldr	r3, [r7, #8]
 80167e0:	60da      	str	r2, [r3, #12]
 80167e2:	e005      	b.n	80167f0 <tcp_close_shutdown+0x150>
 80167e4:	68bb      	ldr	r3, [r7, #8]
 80167e6:	68db      	ldr	r3, [r3, #12]
 80167e8:	60bb      	str	r3, [r7, #8]
 80167ea:	68bb      	ldr	r3, [r7, #8]
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d1ef      	bne.n	80167d0 <tcp_close_shutdown+0x130>
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	2200      	movs	r2, #0
 80167f4:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80167f6:	6878      	ldr	r0, [r7, #4]
 80167f8:	f7ff fea0 	bl	801653c <tcp_free>
      break;
 80167fc:	e01a      	b.n	8016834 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 80167fe:	6878      	ldr	r0, [r7, #4]
 8016800:	f7ff ff14 	bl	801662c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8016804:	6879      	ldr	r1, [r7, #4]
 8016806:	4816      	ldr	r0, [pc, #88]	@ (8016860 <tcp_close_shutdown+0x1c0>)
 8016808:	f001 f8aa 	bl	8017960 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801680c:	6878      	ldr	r0, [r7, #4]
 801680e:	f7ff feb1 	bl	8016574 <tcp_free_listen>
      break;
 8016812:	e00f      	b.n	8016834 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8016814:	6879      	ldr	r1, [r7, #4]
 8016816:	480e      	ldr	r0, [pc, #56]	@ (8016850 <tcp_close_shutdown+0x1b0>)
 8016818:	f001 f8a2 	bl	8017960 <tcp_pcb_remove>
 801681c:	4b0d      	ldr	r3, [pc, #52]	@ (8016854 <tcp_close_shutdown+0x1b4>)
 801681e:	2201      	movs	r2, #1
 8016820:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8016822:	6878      	ldr	r0, [r7, #4]
 8016824:	f7ff fe8a 	bl	801653c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8016828:	e004      	b.n	8016834 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 801682a:	6878      	ldr	r0, [r7, #4]
 801682c:	f000 f81a 	bl	8016864 <tcp_close_shutdown_fin>
 8016830:	4603      	mov	r3, r0
 8016832:	e000      	b.n	8016836 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8016834:	2300      	movs	r3, #0
}
 8016836:	4618      	mov	r0, r3
 8016838:	3710      	adds	r7, #16
 801683a:	46bd      	mov	sp, r7
 801683c:	bdb0      	pop	{r4, r5, r7, pc}
 801683e:	bf00      	nop
 8016840:	080211b0 	.word	0x080211b0
 8016844:	08021284 	.word	0x08021284
 8016848:	080211f4 	.word	0x080211f4
 801684c:	080212a4 	.word	0x080212a4
 8016850:	20013158 	.word	0x20013158
 8016854:	20013160 	.word	0x20013160
 8016858:	20013198 	.word	0x20013198
 801685c:	20013150 	.word	0x20013150
 8016860:	20013154 	.word	0x20013154

08016864 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8016864:	b580      	push	{r7, lr}
 8016866:	b084      	sub	sp, #16
 8016868:	af00      	add	r7, sp, #0
 801686a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	2b00      	cmp	r3, #0
 8016870:	d106      	bne.n	8016880 <tcp_close_shutdown_fin+0x1c>
 8016872:	4b2e      	ldr	r3, [pc, #184]	@ (801692c <tcp_close_shutdown_fin+0xc8>)
 8016874:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8016878:	492d      	ldr	r1, [pc, #180]	@ (8016930 <tcp_close_shutdown_fin+0xcc>)
 801687a:	482e      	ldr	r0, [pc, #184]	@ (8016934 <tcp_close_shutdown_fin+0xd0>)
 801687c:	f008 fae0 	bl	801ee40 <iprintf>

  switch (pcb->state) {
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	7d1b      	ldrb	r3, [r3, #20]
 8016884:	2b07      	cmp	r3, #7
 8016886:	d020      	beq.n	80168ca <tcp_close_shutdown_fin+0x66>
 8016888:	2b07      	cmp	r3, #7
 801688a:	dc2b      	bgt.n	80168e4 <tcp_close_shutdown_fin+0x80>
 801688c:	2b03      	cmp	r3, #3
 801688e:	d002      	beq.n	8016896 <tcp_close_shutdown_fin+0x32>
 8016890:	2b04      	cmp	r3, #4
 8016892:	d00d      	beq.n	80168b0 <tcp_close_shutdown_fin+0x4c>
 8016894:	e026      	b.n	80168e4 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8016896:	6878      	ldr	r0, [r7, #4]
 8016898:	f003 fee2 	bl	801a660 <tcp_send_fin>
 801689c:	4603      	mov	r3, r0
 801689e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80168a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80168a4:	2b00      	cmp	r3, #0
 80168a6:	d11f      	bne.n	80168e8 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	2205      	movs	r2, #5
 80168ac:	751a      	strb	r2, [r3, #20]
      }
      break;
 80168ae:	e01b      	b.n	80168e8 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80168b0:	6878      	ldr	r0, [r7, #4]
 80168b2:	f003 fed5 	bl	801a660 <tcp_send_fin>
 80168b6:	4603      	mov	r3, r0
 80168b8:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80168ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80168be:	2b00      	cmp	r3, #0
 80168c0:	d114      	bne.n	80168ec <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	2205      	movs	r2, #5
 80168c6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80168c8:	e010      	b.n	80168ec <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80168ca:	6878      	ldr	r0, [r7, #4]
 80168cc:	f003 fec8 	bl	801a660 <tcp_send_fin>
 80168d0:	4603      	mov	r3, r0
 80168d2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80168d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d109      	bne.n	80168f0 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	2209      	movs	r2, #9
 80168e0:	751a      	strb	r2, [r3, #20]
      }
      break;
 80168e2:	e005      	b.n	80168f0 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80168e4:	2300      	movs	r3, #0
 80168e6:	e01c      	b.n	8016922 <tcp_close_shutdown_fin+0xbe>
      break;
 80168e8:	bf00      	nop
 80168ea:	e002      	b.n	80168f2 <tcp_close_shutdown_fin+0x8e>
      break;
 80168ec:	bf00      	nop
 80168ee:	e000      	b.n	80168f2 <tcp_close_shutdown_fin+0x8e>
      break;
 80168f0:	bf00      	nop
  }

  if (err == ERR_OK) {
 80168f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d103      	bne.n	8016902 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80168fa:	6878      	ldr	r0, [r7, #4]
 80168fc:	f003 ffee 	bl	801a8dc <tcp_output>
 8016900:	e00d      	b.n	801691e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8016902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016906:	f1b3 3fff 	cmp.w	r3, #4294967295
 801690a:	d108      	bne.n	801691e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801690c:	687b      	ldr	r3, [r7, #4]
 801690e:	8b5b      	ldrh	r3, [r3, #26]
 8016910:	f043 0308 	orr.w	r3, r3, #8
 8016914:	b29a      	uxth	r2, r3
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801691a:	2300      	movs	r3, #0
 801691c:	e001      	b.n	8016922 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801691e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016922:	4618      	mov	r0, r3
 8016924:	3710      	adds	r7, #16
 8016926:	46bd      	mov	sp, r7
 8016928:	bd80      	pop	{r7, pc}
 801692a:	bf00      	nop
 801692c:	080211b0 	.word	0x080211b0
 8016930:	08021260 	.word	0x08021260
 8016934:	080211f4 	.word	0x080211f4

08016938 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8016938:	b580      	push	{r7, lr}
 801693a:	b082      	sub	sp, #8
 801693c:	af00      	add	r7, sp, #0
 801693e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	2b00      	cmp	r3, #0
 8016944:	d109      	bne.n	801695a <tcp_close+0x22>
 8016946:	4b0f      	ldr	r3, [pc, #60]	@ (8016984 <tcp_close+0x4c>)
 8016948:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 801694c:	490e      	ldr	r1, [pc, #56]	@ (8016988 <tcp_close+0x50>)
 801694e:	480f      	ldr	r0, [pc, #60]	@ (801698c <tcp_close+0x54>)
 8016950:	f008 fa76 	bl	801ee40 <iprintf>
 8016954:	f06f 030f 	mvn.w	r3, #15
 8016958:	e00f      	b.n	801697a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801695a:	687b      	ldr	r3, [r7, #4]
 801695c:	7d1b      	ldrb	r3, [r3, #20]
 801695e:	2b01      	cmp	r3, #1
 8016960:	d006      	beq.n	8016970 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	8b5b      	ldrh	r3, [r3, #26]
 8016966:	f043 0310 	orr.w	r3, r3, #16
 801696a:	b29a      	uxth	r2, r3
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8016970:	2101      	movs	r1, #1
 8016972:	6878      	ldr	r0, [r7, #4]
 8016974:	f7ff fe94 	bl	80166a0 <tcp_close_shutdown>
 8016978:	4603      	mov	r3, r0
}
 801697a:	4618      	mov	r0, r3
 801697c:	3708      	adds	r7, #8
 801697e:	46bd      	mov	sp, r7
 8016980:	bd80      	pop	{r7, pc}
 8016982:	bf00      	nop
 8016984:	080211b0 	.word	0x080211b0
 8016988:	080212c0 	.word	0x080212c0
 801698c:	080211f4 	.word	0x080211f4

08016990 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8016990:	b580      	push	{r7, lr}
 8016992:	b08e      	sub	sp, #56	@ 0x38
 8016994:	af04      	add	r7, sp, #16
 8016996:	6078      	str	r0, [r7, #4]
 8016998:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801699a:	687b      	ldr	r3, [r7, #4]
 801699c:	2b00      	cmp	r3, #0
 801699e:	d107      	bne.n	80169b0 <tcp_abandon+0x20>
 80169a0:	4b52      	ldr	r3, [pc, #328]	@ (8016aec <tcp_abandon+0x15c>)
 80169a2:	f240 223d 	movw	r2, #573	@ 0x23d
 80169a6:	4952      	ldr	r1, [pc, #328]	@ (8016af0 <tcp_abandon+0x160>)
 80169a8:	4852      	ldr	r0, [pc, #328]	@ (8016af4 <tcp_abandon+0x164>)
 80169aa:	f008 fa49 	bl	801ee40 <iprintf>
 80169ae:	e099      	b.n	8016ae4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	7d1b      	ldrb	r3, [r3, #20]
 80169b4:	2b01      	cmp	r3, #1
 80169b6:	d106      	bne.n	80169c6 <tcp_abandon+0x36>
 80169b8:	4b4c      	ldr	r3, [pc, #304]	@ (8016aec <tcp_abandon+0x15c>)
 80169ba:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80169be:	494e      	ldr	r1, [pc, #312]	@ (8016af8 <tcp_abandon+0x168>)
 80169c0:	484c      	ldr	r0, [pc, #304]	@ (8016af4 <tcp_abandon+0x164>)
 80169c2:	f008 fa3d 	bl	801ee40 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80169c6:	687b      	ldr	r3, [r7, #4]
 80169c8:	7d1b      	ldrb	r3, [r3, #20]
 80169ca:	2b0a      	cmp	r3, #10
 80169cc:	d107      	bne.n	80169de <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 80169ce:	6879      	ldr	r1, [r7, #4]
 80169d0:	484a      	ldr	r0, [pc, #296]	@ (8016afc <tcp_abandon+0x16c>)
 80169d2:	f000 ffc5 	bl	8017960 <tcp_pcb_remove>
    tcp_free(pcb);
 80169d6:	6878      	ldr	r0, [r7, #4]
 80169d8:	f7ff fdb0 	bl	801653c <tcp_free>
 80169dc:	e082      	b.n	8016ae4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80169de:	2300      	movs	r3, #0
 80169e0:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 80169e2:	2300      	movs	r3, #0
 80169e4:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80169ea:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80169f0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80169f2:	687b      	ldr	r3, [r7, #4]
 80169f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80169f8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80169fa:	687b      	ldr	r3, [r7, #4]
 80169fc:	691b      	ldr	r3, [r3, #16]
 80169fe:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	7d1b      	ldrb	r3, [r3, #20]
 8016a04:	2b00      	cmp	r3, #0
 8016a06:	d126      	bne.n	8016a56 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8016a08:	687b      	ldr	r3, [r7, #4]
 8016a0a:	8adb      	ldrh	r3, [r3, #22]
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	d02e      	beq.n	8016a6e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8016a10:	4b3b      	ldr	r3, [pc, #236]	@ (8016b00 <tcp_abandon+0x170>)
 8016a12:	681b      	ldr	r3, [r3, #0]
 8016a14:	687a      	ldr	r2, [r7, #4]
 8016a16:	429a      	cmp	r2, r3
 8016a18:	d105      	bne.n	8016a26 <tcp_abandon+0x96>
 8016a1a:	4b39      	ldr	r3, [pc, #228]	@ (8016b00 <tcp_abandon+0x170>)
 8016a1c:	681b      	ldr	r3, [r3, #0]
 8016a1e:	68db      	ldr	r3, [r3, #12]
 8016a20:	4a37      	ldr	r2, [pc, #220]	@ (8016b00 <tcp_abandon+0x170>)
 8016a22:	6013      	str	r3, [r2, #0]
 8016a24:	e013      	b.n	8016a4e <tcp_abandon+0xbe>
 8016a26:	4b36      	ldr	r3, [pc, #216]	@ (8016b00 <tcp_abandon+0x170>)
 8016a28:	681b      	ldr	r3, [r3, #0]
 8016a2a:	61fb      	str	r3, [r7, #28]
 8016a2c:	e00c      	b.n	8016a48 <tcp_abandon+0xb8>
 8016a2e:	69fb      	ldr	r3, [r7, #28]
 8016a30:	68db      	ldr	r3, [r3, #12]
 8016a32:	687a      	ldr	r2, [r7, #4]
 8016a34:	429a      	cmp	r2, r3
 8016a36:	d104      	bne.n	8016a42 <tcp_abandon+0xb2>
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	68da      	ldr	r2, [r3, #12]
 8016a3c:	69fb      	ldr	r3, [r7, #28]
 8016a3e:	60da      	str	r2, [r3, #12]
 8016a40:	e005      	b.n	8016a4e <tcp_abandon+0xbe>
 8016a42:	69fb      	ldr	r3, [r7, #28]
 8016a44:	68db      	ldr	r3, [r3, #12]
 8016a46:	61fb      	str	r3, [r7, #28]
 8016a48:	69fb      	ldr	r3, [r7, #28]
 8016a4a:	2b00      	cmp	r3, #0
 8016a4c:	d1ef      	bne.n	8016a2e <tcp_abandon+0x9e>
 8016a4e:	687b      	ldr	r3, [r7, #4]
 8016a50:	2200      	movs	r2, #0
 8016a52:	60da      	str	r2, [r3, #12]
 8016a54:	e00b      	b.n	8016a6e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8016a56:	683b      	ldr	r3, [r7, #0]
 8016a58:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	8adb      	ldrh	r3, [r3, #22]
 8016a5e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8016a60:	6879      	ldr	r1, [r7, #4]
 8016a62:	4828      	ldr	r0, [pc, #160]	@ (8016b04 <tcp_abandon+0x174>)
 8016a64:	f000 ff7c 	bl	8017960 <tcp_pcb_remove>
 8016a68:	4b27      	ldr	r3, [pc, #156]	@ (8016b08 <tcp_abandon+0x178>)
 8016a6a:	2201      	movs	r2, #1
 8016a6c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8016a6e:	687b      	ldr	r3, [r7, #4]
 8016a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016a72:	2b00      	cmp	r3, #0
 8016a74:	d004      	beq.n	8016a80 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016a7a:	4618      	mov	r0, r3
 8016a7c:	f000 fd1e 	bl	80174bc <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8016a80:	687b      	ldr	r3, [r7, #4]
 8016a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d004      	beq.n	8016a92 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8016a88:	687b      	ldr	r3, [r7, #4]
 8016a8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016a8c:	4618      	mov	r0, r3
 8016a8e:	f000 fd15 	bl	80174bc <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016a92:	687b      	ldr	r3, [r7, #4]
 8016a94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	d004      	beq.n	8016aa4 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8016a9a:	687b      	ldr	r3, [r7, #4]
 8016a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016a9e:	4618      	mov	r0, r3
 8016aa0:	f000 fd0c 	bl	80174bc <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8016aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d00e      	beq.n	8016ac8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8016aaa:	6879      	ldr	r1, [r7, #4]
 8016aac:	687b      	ldr	r3, [r7, #4]
 8016aae:	3304      	adds	r3, #4
 8016ab0:	687a      	ldr	r2, [r7, #4]
 8016ab2:	8b12      	ldrh	r2, [r2, #24]
 8016ab4:	9202      	str	r2, [sp, #8]
 8016ab6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8016ab8:	9201      	str	r2, [sp, #4]
 8016aba:	9300      	str	r3, [sp, #0]
 8016abc:	460b      	mov	r3, r1
 8016abe:	697a      	ldr	r2, [r7, #20]
 8016ac0:	69b9      	ldr	r1, [r7, #24]
 8016ac2:	6878      	ldr	r0, [r7, #4]
 8016ac4:	f004 fcbe 	bl	801b444 <tcp_rst>
    }
    last_state = pcb->state;
 8016ac8:	687b      	ldr	r3, [r7, #4]
 8016aca:	7d1b      	ldrb	r3, [r3, #20]
 8016acc:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8016ace:	6878      	ldr	r0, [r7, #4]
 8016ad0:	f7ff fd34 	bl	801653c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8016ad4:	693b      	ldr	r3, [r7, #16]
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d004      	beq.n	8016ae4 <tcp_abandon+0x154>
 8016ada:	693b      	ldr	r3, [r7, #16]
 8016adc:	f06f 010c 	mvn.w	r1, #12
 8016ae0:	68f8      	ldr	r0, [r7, #12]
 8016ae2:	4798      	blx	r3
  }
}
 8016ae4:	3728      	adds	r7, #40	@ 0x28
 8016ae6:	46bd      	mov	sp, r7
 8016ae8:	bd80      	pop	{r7, pc}
 8016aea:	bf00      	nop
 8016aec:	080211b0 	.word	0x080211b0
 8016af0:	080212f4 	.word	0x080212f4
 8016af4:	080211f4 	.word	0x080211f4
 8016af8:	08021310 	.word	0x08021310
 8016afc:	2001315c 	.word	0x2001315c
 8016b00:	20013150 	.word	0x20013150
 8016b04:	20013158 	.word	0x20013158
 8016b08:	20013160 	.word	0x20013160

08016b0c <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8016b0c:	b580      	push	{r7, lr}
 8016b0e:	b082      	sub	sp, #8
 8016b10:	af00      	add	r7, sp, #0
 8016b12:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8016b14:	2101      	movs	r1, #1
 8016b16:	6878      	ldr	r0, [r7, #4]
 8016b18:	f7ff ff3a 	bl	8016990 <tcp_abandon>
}
 8016b1c:	bf00      	nop
 8016b1e:	3708      	adds	r7, #8
 8016b20:	46bd      	mov	sp, r7
 8016b22:	bd80      	pop	{r7, pc}

08016b24 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8016b24:	b580      	push	{r7, lr}
 8016b26:	b084      	sub	sp, #16
 8016b28:	af00      	add	r7, sp, #0
 8016b2a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8016b2c:	687b      	ldr	r3, [r7, #4]
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d106      	bne.n	8016b40 <tcp_update_rcv_ann_wnd+0x1c>
 8016b32:	4b25      	ldr	r3, [pc, #148]	@ (8016bc8 <tcp_update_rcv_ann_wnd+0xa4>)
 8016b34:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8016b38:	4924      	ldr	r1, [pc, #144]	@ (8016bcc <tcp_update_rcv_ann_wnd+0xa8>)
 8016b3a:	4825      	ldr	r0, [pc, #148]	@ (8016bd0 <tcp_update_rcv_ann_wnd+0xac>)
 8016b3c:	f008 f980 	bl	801ee40 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016b44:	687a      	ldr	r2, [r7, #4]
 8016b46:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8016b48:	4413      	add	r3, r2
 8016b4a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b50:	687a      	ldr	r2, [r7, #4]
 8016b52:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8016b54:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8016b58:	bf28      	it	cs
 8016b5a:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8016b5e:	b292      	uxth	r2, r2
 8016b60:	4413      	add	r3, r2
 8016b62:	68fa      	ldr	r2, [r7, #12]
 8016b64:	1ad3      	subs	r3, r2, r3
 8016b66:	2b00      	cmp	r3, #0
 8016b68:	db08      	blt.n	8016b7c <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b76:	68fa      	ldr	r2, [r7, #12]
 8016b78:	1ad3      	subs	r3, r2, r3
 8016b7a:	e020      	b.n	8016bbe <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8016b7c:	687b      	ldr	r3, [r7, #4]
 8016b7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b84:	1ad3      	subs	r3, r2, r3
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	dd03      	ble.n	8016b92 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	2200      	movs	r2, #0
 8016b8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8016b90:	e014      	b.n	8016bbc <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016b9a:	1ad3      	subs	r3, r2, r3
 8016b9c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8016b9e:	68bb      	ldr	r3, [r7, #8]
 8016ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016ba4:	d306      	bcc.n	8016bb4 <tcp_update_rcv_ann_wnd+0x90>
 8016ba6:	4b08      	ldr	r3, [pc, #32]	@ (8016bc8 <tcp_update_rcv_ann_wnd+0xa4>)
 8016ba8:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8016bac:	4909      	ldr	r1, [pc, #36]	@ (8016bd4 <tcp_update_rcv_ann_wnd+0xb0>)
 8016bae:	4808      	ldr	r0, [pc, #32]	@ (8016bd0 <tcp_update_rcv_ann_wnd+0xac>)
 8016bb0:	f008 f946 	bl	801ee40 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8016bb4:	68bb      	ldr	r3, [r7, #8]
 8016bb6:	b29a      	uxth	r2, r3
 8016bb8:	687b      	ldr	r3, [r7, #4]
 8016bba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8016bbc:	2300      	movs	r3, #0
  }
}
 8016bbe:	4618      	mov	r0, r3
 8016bc0:	3710      	adds	r7, #16
 8016bc2:	46bd      	mov	sp, r7
 8016bc4:	bd80      	pop	{r7, pc}
 8016bc6:	bf00      	nop
 8016bc8:	080211b0 	.word	0x080211b0
 8016bcc:	0802140c 	.word	0x0802140c
 8016bd0:	080211f4 	.word	0x080211f4
 8016bd4:	08021430 	.word	0x08021430

08016bd8 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8016bd8:	b580      	push	{r7, lr}
 8016bda:	b084      	sub	sp, #16
 8016bdc:	af00      	add	r7, sp, #0
 8016bde:	6078      	str	r0, [r7, #4]
 8016be0:	460b      	mov	r3, r1
 8016be2:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	2b00      	cmp	r3, #0
 8016be8:	d107      	bne.n	8016bfa <tcp_recved+0x22>
 8016bea:	4b1f      	ldr	r3, [pc, #124]	@ (8016c68 <tcp_recved+0x90>)
 8016bec:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8016bf0:	491e      	ldr	r1, [pc, #120]	@ (8016c6c <tcp_recved+0x94>)
 8016bf2:	481f      	ldr	r0, [pc, #124]	@ (8016c70 <tcp_recved+0x98>)
 8016bf4:	f008 f924 	bl	801ee40 <iprintf>
 8016bf8:	e032      	b.n	8016c60 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8016bfa:	687b      	ldr	r3, [r7, #4]
 8016bfc:	7d1b      	ldrb	r3, [r3, #20]
 8016bfe:	2b01      	cmp	r3, #1
 8016c00:	d106      	bne.n	8016c10 <tcp_recved+0x38>
 8016c02:	4b19      	ldr	r3, [pc, #100]	@ (8016c68 <tcp_recved+0x90>)
 8016c04:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8016c08:	491a      	ldr	r1, [pc, #104]	@ (8016c74 <tcp_recved+0x9c>)
 8016c0a:	4819      	ldr	r0, [pc, #100]	@ (8016c70 <tcp_recved+0x98>)
 8016c0c:	f008 f918 	bl	801ee40 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8016c14:	887b      	ldrh	r3, [r7, #2]
 8016c16:	4413      	add	r3, r2
 8016c18:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8016c1a:	89fb      	ldrh	r3, [r7, #14]
 8016c1c:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8016c20:	d804      	bhi.n	8016c2c <tcp_recved+0x54>
 8016c22:	687b      	ldr	r3, [r7, #4]
 8016c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8016c26:	89fa      	ldrh	r2, [r7, #14]
 8016c28:	429a      	cmp	r2, r3
 8016c2a:	d204      	bcs.n	8016c36 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8016c32:	851a      	strh	r2, [r3, #40]	@ 0x28
 8016c34:	e002      	b.n	8016c3c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	89fa      	ldrh	r2, [r7, #14]
 8016c3a:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8016c3c:	6878      	ldr	r0, [r7, #4]
 8016c3e:	f7ff ff71 	bl	8016b24 <tcp_update_rcv_ann_wnd>
 8016c42:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8016c44:	68bb      	ldr	r3, [r7, #8]
 8016c46:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8016c4a:	d309      	bcc.n	8016c60 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8016c4c:	687b      	ldr	r3, [r7, #4]
 8016c4e:	8b5b      	ldrh	r3, [r3, #26]
 8016c50:	f043 0302 	orr.w	r3, r3, #2
 8016c54:	b29a      	uxth	r2, r3
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016c5a:	6878      	ldr	r0, [r7, #4]
 8016c5c:	f003 fe3e 	bl	801a8dc <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8016c60:	3710      	adds	r7, #16
 8016c62:	46bd      	mov	sp, r7
 8016c64:	bd80      	pop	{r7, pc}
 8016c66:	bf00      	nop
 8016c68:	080211b0 	.word	0x080211b0
 8016c6c:	0802144c 	.word	0x0802144c
 8016c70:	080211f4 	.word	0x080211f4
 8016c74:	08021464 	.word	0x08021464

08016c78 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8016c78:	b5b0      	push	{r4, r5, r7, lr}
 8016c7a:	b090      	sub	sp, #64	@ 0x40
 8016c7c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8016c7e:	2300      	movs	r3, #0
 8016c80:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8016c84:	4b95      	ldr	r3, [pc, #596]	@ (8016edc <tcp_slowtmr+0x264>)
 8016c86:	681b      	ldr	r3, [r3, #0]
 8016c88:	3301      	adds	r3, #1
 8016c8a:	4a94      	ldr	r2, [pc, #592]	@ (8016edc <tcp_slowtmr+0x264>)
 8016c8c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8016c8e:	4b94      	ldr	r3, [pc, #592]	@ (8016ee0 <tcp_slowtmr+0x268>)
 8016c90:	781b      	ldrb	r3, [r3, #0]
 8016c92:	3301      	adds	r3, #1
 8016c94:	b2da      	uxtb	r2, r3
 8016c96:	4b92      	ldr	r3, [pc, #584]	@ (8016ee0 <tcp_slowtmr+0x268>)
 8016c98:	701a      	strb	r2, [r3, #0]
 8016c9a:	e000      	b.n	8016c9e <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8016c9c:	bf00      	nop
  prev = NULL;
 8016c9e:	2300      	movs	r3, #0
 8016ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8016ca2:	4b90      	ldr	r3, [pc, #576]	@ (8016ee4 <tcp_slowtmr+0x26c>)
 8016ca4:	681b      	ldr	r3, [r3, #0]
 8016ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8016ca8:	e29f      	b.n	80171ea <tcp_slowtmr+0x572>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8016caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cac:	7d1b      	ldrb	r3, [r3, #20]
 8016cae:	2b00      	cmp	r3, #0
 8016cb0:	d106      	bne.n	8016cc0 <tcp_slowtmr+0x48>
 8016cb2:	4b8d      	ldr	r3, [pc, #564]	@ (8016ee8 <tcp_slowtmr+0x270>)
 8016cb4:	f240 42be 	movw	r2, #1214	@ 0x4be
 8016cb8:	498c      	ldr	r1, [pc, #560]	@ (8016eec <tcp_slowtmr+0x274>)
 8016cba:	488d      	ldr	r0, [pc, #564]	@ (8016ef0 <tcp_slowtmr+0x278>)
 8016cbc:	f008 f8c0 	bl	801ee40 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8016cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cc2:	7d1b      	ldrb	r3, [r3, #20]
 8016cc4:	2b01      	cmp	r3, #1
 8016cc6:	d106      	bne.n	8016cd6 <tcp_slowtmr+0x5e>
 8016cc8:	4b87      	ldr	r3, [pc, #540]	@ (8016ee8 <tcp_slowtmr+0x270>)
 8016cca:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8016cce:	4989      	ldr	r1, [pc, #548]	@ (8016ef4 <tcp_slowtmr+0x27c>)
 8016cd0:	4887      	ldr	r0, [pc, #540]	@ (8016ef0 <tcp_slowtmr+0x278>)
 8016cd2:	f008 f8b5 	bl	801ee40 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8016cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cd8:	7d1b      	ldrb	r3, [r3, #20]
 8016cda:	2b0a      	cmp	r3, #10
 8016cdc:	d106      	bne.n	8016cec <tcp_slowtmr+0x74>
 8016cde:	4b82      	ldr	r3, [pc, #520]	@ (8016ee8 <tcp_slowtmr+0x270>)
 8016ce0:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8016ce4:	4984      	ldr	r1, [pc, #528]	@ (8016ef8 <tcp_slowtmr+0x280>)
 8016ce6:	4882      	ldr	r0, [pc, #520]	@ (8016ef0 <tcp_slowtmr+0x278>)
 8016ce8:	f008 f8aa 	bl	801ee40 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8016cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cee:	7f9a      	ldrb	r2, [r3, #30]
 8016cf0:	4b7b      	ldr	r3, [pc, #492]	@ (8016ee0 <tcp_slowtmr+0x268>)
 8016cf2:	781b      	ldrb	r3, [r3, #0]
 8016cf4:	429a      	cmp	r2, r3
 8016cf6:	d105      	bne.n	8016d04 <tcp_slowtmr+0x8c>
      prev = pcb;
 8016cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8016cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cfe:	68db      	ldr	r3, [r3, #12]
 8016d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8016d02:	e272      	b.n	80171ea <tcp_slowtmr+0x572>
    pcb->last_timer = tcp_timer_ctr;
 8016d04:	4b76      	ldr	r3, [pc, #472]	@ (8016ee0 <tcp_slowtmr+0x268>)
 8016d06:	781a      	ldrb	r2, [r3, #0]
 8016d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d0a:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8016d0c:	2300      	movs	r3, #0
 8016d0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8016d12:	2300      	movs	r3, #0
 8016d14:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8016d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d1a:	7d1b      	ldrb	r3, [r3, #20]
 8016d1c:	2b02      	cmp	r3, #2
 8016d1e:	d10a      	bne.n	8016d36 <tcp_slowtmr+0xbe>
 8016d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016d26:	2b05      	cmp	r3, #5
 8016d28:	d905      	bls.n	8016d36 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8016d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d2e:	3301      	adds	r3, #1
 8016d30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016d34:	e11e      	b.n	8016f74 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8016d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016d3c:	2b0b      	cmp	r3, #11
 8016d3e:	d905      	bls.n	8016d4c <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8016d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d44:	3301      	adds	r3, #1
 8016d46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016d4a:	e113      	b.n	8016f74 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8016d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d4e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016d52:	2b00      	cmp	r3, #0
 8016d54:	d075      	beq.n	8016e42 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8016d56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	d006      	beq.n	8016d6c <tcp_slowtmr+0xf4>
 8016d5e:	4b62      	ldr	r3, [pc, #392]	@ (8016ee8 <tcp_slowtmr+0x270>)
 8016d60:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8016d64:	4965      	ldr	r1, [pc, #404]	@ (8016efc <tcp_slowtmr+0x284>)
 8016d66:	4862      	ldr	r0, [pc, #392]	@ (8016ef0 <tcp_slowtmr+0x278>)
 8016d68:	f008 f86a 	bl	801ee40 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8016d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016d70:	2b00      	cmp	r3, #0
 8016d72:	d106      	bne.n	8016d82 <tcp_slowtmr+0x10a>
 8016d74:	4b5c      	ldr	r3, [pc, #368]	@ (8016ee8 <tcp_slowtmr+0x270>)
 8016d76:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8016d7a:	4961      	ldr	r1, [pc, #388]	@ (8016f00 <tcp_slowtmr+0x288>)
 8016d7c:	485c      	ldr	r0, [pc, #368]	@ (8016ef0 <tcp_slowtmr+0x278>)
 8016d7e:	f008 f85f 	bl	801ee40 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8016d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d84:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8016d88:	2b0b      	cmp	r3, #11
 8016d8a:	d905      	bls.n	8016d98 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8016d8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d90:	3301      	adds	r3, #1
 8016d92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016d96:	e0ed      	b.n	8016f74 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8016d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016d9a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016d9e:	3b01      	subs	r3, #1
 8016da0:	4a58      	ldr	r2, [pc, #352]	@ (8016f04 <tcp_slowtmr+0x28c>)
 8016da2:	5cd3      	ldrb	r3, [r2, r3]
 8016da4:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8016da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016da8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8016dac:	7c7a      	ldrb	r2, [r7, #17]
 8016dae:	429a      	cmp	r2, r3
 8016db0:	d907      	bls.n	8016dc2 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8016db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016db4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8016db8:	3301      	adds	r3, #1
 8016dba:	b2da      	uxtb	r2, r3
 8016dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016dbe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8016dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016dc4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8016dc8:	7c7a      	ldrb	r2, [r7, #17]
 8016dca:	429a      	cmp	r2, r3
 8016dcc:	f200 80d2 	bhi.w	8016f74 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8016dd0:	2301      	movs	r3, #1
 8016dd2:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8016dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016dd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d108      	bne.n	8016df0 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8016dde:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016de0:	f004 fc24 	bl	801b62c <tcp_zero_window_probe>
 8016de4:	4603      	mov	r3, r0
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	d014      	beq.n	8016e14 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8016dea:	2300      	movs	r3, #0
 8016dec:	623b      	str	r3, [r7, #32]
 8016dee:	e011      	b.n	8016e14 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8016df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016df2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8016df6:	4619      	mov	r1, r3
 8016df8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016dfa:	f003 fae9 	bl	801a3d0 <tcp_split_unsent_seg>
 8016dfe:	4603      	mov	r3, r0
 8016e00:	2b00      	cmp	r3, #0
 8016e02:	d107      	bne.n	8016e14 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8016e04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016e06:	f003 fd69 	bl	801a8dc <tcp_output>
 8016e0a:	4603      	mov	r3, r0
 8016e0c:	2b00      	cmp	r3, #0
 8016e0e:	d101      	bne.n	8016e14 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8016e10:	2300      	movs	r3, #0
 8016e12:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8016e14:	6a3b      	ldr	r3, [r7, #32]
 8016e16:	2b00      	cmp	r3, #0
 8016e18:	f000 80ac 	beq.w	8016f74 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8016e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e1e:	2200      	movs	r2, #0
 8016e20:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8016e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e26:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016e2a:	2b06      	cmp	r3, #6
 8016e2c:	f200 80a2 	bhi.w	8016f74 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8016e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e32:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8016e36:	3301      	adds	r3, #1
 8016e38:	b2da      	uxtb	r2, r3
 8016e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e3c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8016e40:	e098      	b.n	8016f74 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8016e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e44:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	db0f      	blt.n	8016e6c <tcp_slowtmr+0x1f4>
 8016e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e4e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016e52:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8016e56:	4293      	cmp	r3, r2
 8016e58:	d008      	beq.n	8016e6c <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8016e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e5c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8016e60:	b29b      	uxth	r3, r3
 8016e62:	3301      	adds	r3, #1
 8016e64:	b29b      	uxth	r3, r3
 8016e66:	b21a      	sxth	r2, r3
 8016e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e6a:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8016e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e6e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8016e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e74:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8016e78:	429a      	cmp	r2, r3
 8016e7a:	db7b      	blt.n	8016f74 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8016e7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016e7e:	f004 f821 	bl	801aec4 <tcp_rexmit_rto_prepare>
 8016e82:	4603      	mov	r3, r0
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d007      	beq.n	8016e98 <tcp_slowtmr+0x220>
 8016e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016e8c:	2b00      	cmp	r3, #0
 8016e8e:	d171      	bne.n	8016f74 <tcp_slowtmr+0x2fc>
 8016e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016e94:	2b00      	cmp	r3, #0
 8016e96:	d06d      	beq.n	8016f74 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8016e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e9a:	7d1b      	ldrb	r3, [r3, #20]
 8016e9c:	2b02      	cmp	r3, #2
 8016e9e:	d03a      	beq.n	8016f16 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8016ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016ea2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016ea6:	2b0c      	cmp	r3, #12
 8016ea8:	bf28      	it	cs
 8016eaa:	230c      	movcs	r3, #12
 8016eac:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8016eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016eb0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8016eb4:	10db      	asrs	r3, r3, #3
 8016eb6:	b21b      	sxth	r3, r3
 8016eb8:	461a      	mov	r2, r3
 8016eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016ebc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8016ec0:	4413      	add	r3, r2
 8016ec2:	7efa      	ldrb	r2, [r7, #27]
 8016ec4:	4910      	ldr	r1, [pc, #64]	@ (8016f08 <tcp_slowtmr+0x290>)
 8016ec6:	5c8a      	ldrb	r2, [r1, r2]
 8016ec8:	4093      	lsls	r3, r2
 8016eca:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8016ecc:	697b      	ldr	r3, [r7, #20]
 8016ece:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8016ed2:	4293      	cmp	r3, r2
 8016ed4:	dc1a      	bgt.n	8016f0c <tcp_slowtmr+0x294>
 8016ed6:	697b      	ldr	r3, [r7, #20]
 8016ed8:	b21a      	sxth	r2, r3
 8016eda:	e019      	b.n	8016f10 <tcp_slowtmr+0x298>
 8016edc:	2001314c 	.word	0x2001314c
 8016ee0:	20013162 	.word	0x20013162
 8016ee4:	20013158 	.word	0x20013158
 8016ee8:	080211b0 	.word	0x080211b0
 8016eec:	080214f4 	.word	0x080214f4
 8016ef0:	080211f4 	.word	0x080211f4
 8016ef4:	08021520 	.word	0x08021520
 8016ef8:	0802154c 	.word	0x0802154c
 8016efc:	0802157c 	.word	0x0802157c
 8016f00:	080215b0 	.word	0x080215b0
 8016f04:	080237f4 	.word	0x080237f4
 8016f08:	080237e4 	.word	0x080237e4
 8016f0c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8016f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f12:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8016f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f18:	2200      	movs	r2, #0
 8016f1a:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8016f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f1e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f24:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016f28:	4293      	cmp	r3, r2
 8016f2a:	bf28      	it	cs
 8016f2c:	4613      	movcs	r3, r2
 8016f2e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8016f30:	8a7b      	ldrh	r3, [r7, #18]
 8016f32:	085b      	lsrs	r3, r3, #1
 8016f34:	b29a      	uxth	r2, r3
 8016f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f38:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8016f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f3e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8016f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f44:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f46:	005b      	lsls	r3, r3, #1
 8016f48:	b29b      	uxth	r3, r3
 8016f4a:	429a      	cmp	r2, r3
 8016f4c:	d206      	bcs.n	8016f5c <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8016f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f50:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016f52:	005b      	lsls	r3, r3, #1
 8016f54:	b29a      	uxth	r2, r3
 8016f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f58:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8016f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f5e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8016f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f62:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8016f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f68:	2200      	movs	r2, #0
 8016f6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8016f6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016f70:	f004 f818 	bl	801afa4 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8016f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f76:	7d1b      	ldrb	r3, [r3, #20]
 8016f78:	2b06      	cmp	r3, #6
 8016f7a:	d111      	bne.n	8016fa0 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8016f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f7e:	8b5b      	ldrh	r3, [r3, #26]
 8016f80:	f003 0310 	and.w	r3, r3, #16
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d00b      	beq.n	8016fa0 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016f88:	4b9d      	ldr	r3, [pc, #628]	@ (8017200 <tcp_slowtmr+0x588>)
 8016f8a:	681a      	ldr	r2, [r3, #0]
 8016f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016f8e:	6a1b      	ldr	r3, [r3, #32]
 8016f90:	1ad3      	subs	r3, r2, r3
 8016f92:	2b28      	cmp	r3, #40	@ 0x28
 8016f94:	d904      	bls.n	8016fa0 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8016f96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016f9a:	3301      	adds	r3, #1
 8016f9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8016fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016fa2:	7a5b      	ldrb	r3, [r3, #9]
 8016fa4:	f003 0308 	and.w	r3, r3, #8
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d04c      	beq.n	8017046 <tcp_slowtmr+0x3ce>
        ((pcb->state == ESTABLISHED) ||
 8016fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016fae:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8016fb0:	2b04      	cmp	r3, #4
 8016fb2:	d003      	beq.n	8016fbc <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8016fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016fb6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8016fb8:	2b07      	cmp	r3, #7
 8016fba:	d144      	bne.n	8017046 <tcp_slowtmr+0x3ce>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016fbc:	4b90      	ldr	r3, [pc, #576]	@ (8017200 <tcp_slowtmr+0x588>)
 8016fbe:	681a      	ldr	r2, [r3, #0]
 8016fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016fc2:	6a1b      	ldr	r3, [r3, #32]
 8016fc4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8016fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8016fcc:	f503 2324 	add.w	r3, r3, #671744	@ 0xa4000
 8016fd0:	f603 43b8 	addw	r3, r3, #3256	@ 0xcb8
 8016fd4:	498b      	ldr	r1, [pc, #556]	@ (8017204 <tcp_slowtmr+0x58c>)
 8016fd6:	fba1 1303 	umull	r1, r3, r1, r3
 8016fda:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016fdc:	429a      	cmp	r2, r3
 8016fde:	d90a      	bls.n	8016ff6 <tcp_slowtmr+0x37e>
        ++pcb_remove;
 8016fe0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016fe4:	3301      	adds	r3, #1
 8016fe6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8016fea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016fee:	3301      	adds	r3, #1
 8016ff0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016ff4:	e027      	b.n	8017046 <tcp_slowtmr+0x3ce>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8016ff6:	4b82      	ldr	r3, [pc, #520]	@ (8017200 <tcp_slowtmr+0x588>)
 8016ff8:	681a      	ldr	r2, [r3, #0]
 8016ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016ffc:	6a1b      	ldr	r3, [r3, #32]
 8016ffe:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8017000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017002:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8017006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017008:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801700c:	4618      	mov	r0, r3
 801700e:	4b7e      	ldr	r3, [pc, #504]	@ (8017208 <tcp_slowtmr+0x590>)
 8017010:	fb00 f303 	mul.w	r3, r0, r3
 8017014:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8017016:	497b      	ldr	r1, [pc, #492]	@ (8017204 <tcp_slowtmr+0x58c>)
 8017018:	fba1 1303 	umull	r1, r3, r1, r3
 801701c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801701e:	429a      	cmp	r2, r3
 8017020:	d911      	bls.n	8017046 <tcp_slowtmr+0x3ce>
        err = tcp_keepalive(pcb);
 8017022:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017024:	f004 fac2 	bl	801b5ac <tcp_keepalive>
 8017028:	4603      	mov	r3, r0
 801702a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 801702e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8017032:	2b00      	cmp	r3, #0
 8017034:	d107      	bne.n	8017046 <tcp_slowtmr+0x3ce>
          pcb->keep_cnt_sent++;
 8017036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017038:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 801703c:	3301      	adds	r3, #1
 801703e:	b2da      	uxtb	r2, r3
 8017040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017042:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8017046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017048:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801704a:	2b00      	cmp	r3, #0
 801704c:	d011      	beq.n	8017072 <tcp_slowtmr+0x3fa>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801704e:	4b6c      	ldr	r3, [pc, #432]	@ (8017200 <tcp_slowtmr+0x588>)
 8017050:	681a      	ldr	r2, [r3, #0]
 8017052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017054:	6a1b      	ldr	r3, [r3, #32]
 8017056:	1ad2      	subs	r2, r2, r3
 8017058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801705a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 801705e:	4619      	mov	r1, r3
 8017060:	460b      	mov	r3, r1
 8017062:	005b      	lsls	r3, r3, #1
 8017064:	440b      	add	r3, r1
 8017066:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8017068:	429a      	cmp	r2, r3
 801706a:	d302      	bcc.n	8017072 <tcp_slowtmr+0x3fa>
      tcp_free_ooseq(pcb);
 801706c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801706e:	f000 fddb 	bl	8017c28 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8017072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017074:	7d1b      	ldrb	r3, [r3, #20]
 8017076:	2b03      	cmp	r3, #3
 8017078:	d10b      	bne.n	8017092 <tcp_slowtmr+0x41a>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801707a:	4b61      	ldr	r3, [pc, #388]	@ (8017200 <tcp_slowtmr+0x588>)
 801707c:	681a      	ldr	r2, [r3, #0]
 801707e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017080:	6a1b      	ldr	r3, [r3, #32]
 8017082:	1ad3      	subs	r3, r2, r3
 8017084:	2b28      	cmp	r3, #40	@ 0x28
 8017086:	d904      	bls.n	8017092 <tcp_slowtmr+0x41a>
        ++pcb_remove;
 8017088:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801708c:	3301      	adds	r3, #1
 801708e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8017092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017094:	7d1b      	ldrb	r3, [r3, #20]
 8017096:	2b09      	cmp	r3, #9
 8017098:	d10b      	bne.n	80170b2 <tcp_slowtmr+0x43a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801709a:	4b59      	ldr	r3, [pc, #356]	@ (8017200 <tcp_slowtmr+0x588>)
 801709c:	681a      	ldr	r2, [r3, #0]
 801709e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170a0:	6a1b      	ldr	r3, [r3, #32]
 80170a2:	1ad3      	subs	r3, r2, r3
 80170a4:	2bf0      	cmp	r3, #240	@ 0xf0
 80170a6:	d904      	bls.n	80170b2 <tcp_slowtmr+0x43a>
        ++pcb_remove;
 80170a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80170ac:	3301      	adds	r3, #1
 80170ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 80170b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80170b6:	2b00      	cmp	r3, #0
 80170b8:	d060      	beq.n	801717c <tcp_slowtmr+0x504>
      tcp_err_fn err_fn = pcb->errf;
 80170ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80170c0:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 80170c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80170c4:	f000 fbfc 	bl	80178c0 <tcp_pcb_purge>
      if (prev != NULL) {
 80170c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170ca:	2b00      	cmp	r3, #0
 80170cc:	d010      	beq.n	80170f0 <tcp_slowtmr+0x478>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80170ce:	4b4f      	ldr	r3, [pc, #316]	@ (801720c <tcp_slowtmr+0x594>)
 80170d0:	681b      	ldr	r3, [r3, #0]
 80170d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80170d4:	429a      	cmp	r2, r3
 80170d6:	d106      	bne.n	80170e6 <tcp_slowtmr+0x46e>
 80170d8:	4b4d      	ldr	r3, [pc, #308]	@ (8017210 <tcp_slowtmr+0x598>)
 80170da:	f240 526d 	movw	r2, #1389	@ 0x56d
 80170de:	494d      	ldr	r1, [pc, #308]	@ (8017214 <tcp_slowtmr+0x59c>)
 80170e0:	484d      	ldr	r0, [pc, #308]	@ (8017218 <tcp_slowtmr+0x5a0>)
 80170e2:	f007 fead 	bl	801ee40 <iprintf>
        prev->next = pcb->next;
 80170e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80170e8:	68da      	ldr	r2, [r3, #12]
 80170ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170ec:	60da      	str	r2, [r3, #12]
 80170ee:	e00f      	b.n	8017110 <tcp_slowtmr+0x498>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80170f0:	4b46      	ldr	r3, [pc, #280]	@ (801720c <tcp_slowtmr+0x594>)
 80170f2:	681b      	ldr	r3, [r3, #0]
 80170f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80170f6:	429a      	cmp	r2, r3
 80170f8:	d006      	beq.n	8017108 <tcp_slowtmr+0x490>
 80170fa:	4b45      	ldr	r3, [pc, #276]	@ (8017210 <tcp_slowtmr+0x598>)
 80170fc:	f240 5271 	movw	r2, #1393	@ 0x571
 8017100:	4946      	ldr	r1, [pc, #280]	@ (801721c <tcp_slowtmr+0x5a4>)
 8017102:	4845      	ldr	r0, [pc, #276]	@ (8017218 <tcp_slowtmr+0x5a0>)
 8017104:	f007 fe9c 	bl	801ee40 <iprintf>
        tcp_active_pcbs = pcb->next;
 8017108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801710a:	68db      	ldr	r3, [r3, #12]
 801710c:	4a3f      	ldr	r2, [pc, #252]	@ (801720c <tcp_slowtmr+0x594>)
 801710e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8017110:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8017114:	2b00      	cmp	r3, #0
 8017116:	d013      	beq.n	8017140 <tcp_slowtmr+0x4c8>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8017118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801711a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801711c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801711e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8017120:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8017122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017124:	3304      	adds	r3, #4
 8017126:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017128:	8ad2      	ldrh	r2, [r2, #22]
 801712a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801712c:	8b09      	ldrh	r1, [r1, #24]
 801712e:	9102      	str	r1, [sp, #8]
 8017130:	9201      	str	r2, [sp, #4]
 8017132:	9300      	str	r3, [sp, #0]
 8017134:	462b      	mov	r3, r5
 8017136:	4622      	mov	r2, r4
 8017138:	4601      	mov	r1, r0
 801713a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801713c:	f004 f982 	bl	801b444 <tcp_rst>
      err_arg = pcb->callback_arg;
 8017140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017142:	691b      	ldr	r3, [r3, #16]
 8017144:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8017146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017148:	7d1b      	ldrb	r3, [r3, #20]
 801714a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801714c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801714e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8017150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017152:	68db      	ldr	r3, [r3, #12]
 8017154:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8017156:	6838      	ldr	r0, [r7, #0]
 8017158:	f7ff f9f0 	bl	801653c <tcp_free>
      tcp_active_pcbs_changed = 0;
 801715c:	4b30      	ldr	r3, [pc, #192]	@ (8017220 <tcp_slowtmr+0x5a8>)
 801715e:	2200      	movs	r2, #0
 8017160:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8017162:	68fb      	ldr	r3, [r7, #12]
 8017164:	2b00      	cmp	r3, #0
 8017166:	d004      	beq.n	8017172 <tcp_slowtmr+0x4fa>
 8017168:	68fb      	ldr	r3, [r7, #12]
 801716a:	f06f 010c 	mvn.w	r1, #12
 801716e:	68b8      	ldr	r0, [r7, #8]
 8017170:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8017172:	4b2b      	ldr	r3, [pc, #172]	@ (8017220 <tcp_slowtmr+0x5a8>)
 8017174:	781b      	ldrb	r3, [r3, #0]
 8017176:	2b00      	cmp	r3, #0
 8017178:	d037      	beq.n	80171ea <tcp_slowtmr+0x572>
        goto tcp_slowtmr_start;
 801717a:	e590      	b.n	8016c9e <tcp_slowtmr+0x26>
      prev = pcb;
 801717c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801717e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8017180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017182:	68db      	ldr	r3, [r3, #12]
 8017184:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8017186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017188:	7f1b      	ldrb	r3, [r3, #28]
 801718a:	3301      	adds	r3, #1
 801718c:	b2da      	uxtb	r2, r3
 801718e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017190:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8017192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017194:	7f1a      	ldrb	r2, [r3, #28]
 8017196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017198:	7f5b      	ldrb	r3, [r3, #29]
 801719a:	429a      	cmp	r2, r3
 801719c:	d325      	bcc.n	80171ea <tcp_slowtmr+0x572>
        prev->polltmr = 0;
 801719e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171a0:	2200      	movs	r2, #0
 80171a2:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 80171a4:	4b1e      	ldr	r3, [pc, #120]	@ (8017220 <tcp_slowtmr+0x5a8>)
 80171a6:	2200      	movs	r2, #0
 80171a8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80171aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	d00b      	beq.n	80171cc <tcp_slowtmr+0x554>
 80171b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80171ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80171bc:	6912      	ldr	r2, [r2, #16]
 80171be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80171c0:	4610      	mov	r0, r2
 80171c2:	4798      	blx	r3
 80171c4:	4603      	mov	r3, r0
 80171c6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80171ca:	e002      	b.n	80171d2 <tcp_slowtmr+0x55a>
 80171cc:	2300      	movs	r3, #0
 80171ce:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 80171d2:	4b13      	ldr	r3, [pc, #76]	@ (8017220 <tcp_slowtmr+0x5a8>)
 80171d4:	781b      	ldrb	r3, [r3, #0]
 80171d6:	2b00      	cmp	r3, #0
 80171d8:	f47f ad60 	bne.w	8016c9c <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80171dc:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d102      	bne.n	80171ea <tcp_slowtmr+0x572>
          tcp_output(prev);
 80171e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80171e6:	f003 fb79 	bl	801a8dc <tcp_output>
  while (pcb != NULL) {
 80171ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	f47f ad5c 	bne.w	8016caa <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80171f2:	2300      	movs	r3, #0
 80171f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 80171f6:	4b0b      	ldr	r3, [pc, #44]	@ (8017224 <tcp_slowtmr+0x5ac>)
 80171f8:	681b      	ldr	r3, [r3, #0]
 80171fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80171fc:	e067      	b.n	80172ce <tcp_slowtmr+0x656>
 80171fe:	bf00      	nop
 8017200:	2001314c 	.word	0x2001314c
 8017204:	10624dd3 	.word	0x10624dd3
 8017208:	000124f8 	.word	0x000124f8
 801720c:	20013158 	.word	0x20013158
 8017210:	080211b0 	.word	0x080211b0
 8017214:	080215e8 	.word	0x080215e8
 8017218:	080211f4 	.word	0x080211f4
 801721c:	08021614 	.word	0x08021614
 8017220:	20013160 	.word	0x20013160
 8017224:	2001315c 	.word	0x2001315c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8017228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801722a:	7d1b      	ldrb	r3, [r3, #20]
 801722c:	2b0a      	cmp	r3, #10
 801722e:	d006      	beq.n	801723e <tcp_slowtmr+0x5c6>
 8017230:	4b2b      	ldr	r3, [pc, #172]	@ (80172e0 <tcp_slowtmr+0x668>)
 8017232:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8017236:	492b      	ldr	r1, [pc, #172]	@ (80172e4 <tcp_slowtmr+0x66c>)
 8017238:	482b      	ldr	r0, [pc, #172]	@ (80172e8 <tcp_slowtmr+0x670>)
 801723a:	f007 fe01 	bl	801ee40 <iprintf>
    pcb_remove = 0;
 801723e:	2300      	movs	r3, #0
 8017240:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8017244:	4b29      	ldr	r3, [pc, #164]	@ (80172ec <tcp_slowtmr+0x674>)
 8017246:	681a      	ldr	r2, [r3, #0]
 8017248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801724a:	6a1b      	ldr	r3, [r3, #32]
 801724c:	1ad3      	subs	r3, r2, r3
 801724e:	2bf0      	cmp	r3, #240	@ 0xf0
 8017250:	d904      	bls.n	801725c <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8017252:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017256:	3301      	adds	r3, #1
 8017258:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801725c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017260:	2b00      	cmp	r3, #0
 8017262:	d02f      	beq.n	80172c4 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8017264:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017266:	f000 fb2b 	bl	80178c0 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801726a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801726c:	2b00      	cmp	r3, #0
 801726e:	d010      	beq.n	8017292 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8017270:	4b1f      	ldr	r3, [pc, #124]	@ (80172f0 <tcp_slowtmr+0x678>)
 8017272:	681b      	ldr	r3, [r3, #0]
 8017274:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017276:	429a      	cmp	r2, r3
 8017278:	d106      	bne.n	8017288 <tcp_slowtmr+0x610>
 801727a:	4b19      	ldr	r3, [pc, #100]	@ (80172e0 <tcp_slowtmr+0x668>)
 801727c:	f240 52af 	movw	r2, #1455	@ 0x5af
 8017280:	491c      	ldr	r1, [pc, #112]	@ (80172f4 <tcp_slowtmr+0x67c>)
 8017282:	4819      	ldr	r0, [pc, #100]	@ (80172e8 <tcp_slowtmr+0x670>)
 8017284:	f007 fddc 	bl	801ee40 <iprintf>
        prev->next = pcb->next;
 8017288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801728a:	68da      	ldr	r2, [r3, #12]
 801728c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801728e:	60da      	str	r2, [r3, #12]
 8017290:	e00f      	b.n	80172b2 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8017292:	4b17      	ldr	r3, [pc, #92]	@ (80172f0 <tcp_slowtmr+0x678>)
 8017294:	681b      	ldr	r3, [r3, #0]
 8017296:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017298:	429a      	cmp	r2, r3
 801729a:	d006      	beq.n	80172aa <tcp_slowtmr+0x632>
 801729c:	4b10      	ldr	r3, [pc, #64]	@ (80172e0 <tcp_slowtmr+0x668>)
 801729e:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80172a2:	4915      	ldr	r1, [pc, #84]	@ (80172f8 <tcp_slowtmr+0x680>)
 80172a4:	4810      	ldr	r0, [pc, #64]	@ (80172e8 <tcp_slowtmr+0x670>)
 80172a6:	f007 fdcb 	bl	801ee40 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80172aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172ac:	68db      	ldr	r3, [r3, #12]
 80172ae:	4a10      	ldr	r2, [pc, #64]	@ (80172f0 <tcp_slowtmr+0x678>)
 80172b0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80172b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172b4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80172b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172b8:	68db      	ldr	r3, [r3, #12]
 80172ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80172bc:	69f8      	ldr	r0, [r7, #28]
 80172be:	f7ff f93d 	bl	801653c <tcp_free>
 80172c2:	e004      	b.n	80172ce <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80172c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172c6:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80172c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172ca:	68db      	ldr	r3, [r3, #12]
 80172cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80172ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	d1a9      	bne.n	8017228 <tcp_slowtmr+0x5b0>
    }
  }
}
 80172d4:	bf00      	nop
 80172d6:	bf00      	nop
 80172d8:	3730      	adds	r7, #48	@ 0x30
 80172da:	46bd      	mov	sp, r7
 80172dc:	bdb0      	pop	{r4, r5, r7, pc}
 80172de:	bf00      	nop
 80172e0:	080211b0 	.word	0x080211b0
 80172e4:	08021640 	.word	0x08021640
 80172e8:	080211f4 	.word	0x080211f4
 80172ec:	2001314c 	.word	0x2001314c
 80172f0:	2001315c 	.word	0x2001315c
 80172f4:	08021670 	.word	0x08021670
 80172f8:	08021698 	.word	0x08021698

080172fc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80172fc:	b580      	push	{r7, lr}
 80172fe:	b082      	sub	sp, #8
 8017300:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8017302:	4b2d      	ldr	r3, [pc, #180]	@ (80173b8 <tcp_fasttmr+0xbc>)
 8017304:	781b      	ldrb	r3, [r3, #0]
 8017306:	3301      	adds	r3, #1
 8017308:	b2da      	uxtb	r2, r3
 801730a:	4b2b      	ldr	r3, [pc, #172]	@ (80173b8 <tcp_fasttmr+0xbc>)
 801730c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801730e:	4b2b      	ldr	r3, [pc, #172]	@ (80173bc <tcp_fasttmr+0xc0>)
 8017310:	681b      	ldr	r3, [r3, #0]
 8017312:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8017314:	e048      	b.n	80173a8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	7f9a      	ldrb	r2, [r3, #30]
 801731a:	4b27      	ldr	r3, [pc, #156]	@ (80173b8 <tcp_fasttmr+0xbc>)
 801731c:	781b      	ldrb	r3, [r3, #0]
 801731e:	429a      	cmp	r2, r3
 8017320:	d03f      	beq.n	80173a2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8017322:	4b25      	ldr	r3, [pc, #148]	@ (80173b8 <tcp_fasttmr+0xbc>)
 8017324:	781a      	ldrb	r2, [r3, #0]
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	8b5b      	ldrh	r3, [r3, #26]
 801732e:	f003 0301 	and.w	r3, r3, #1
 8017332:	2b00      	cmp	r3, #0
 8017334:	d010      	beq.n	8017358 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	8b5b      	ldrh	r3, [r3, #26]
 801733a:	f043 0302 	orr.w	r3, r3, #2
 801733e:	b29a      	uxth	r2, r3
 8017340:	687b      	ldr	r3, [r7, #4]
 8017342:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8017344:	6878      	ldr	r0, [r7, #4]
 8017346:	f003 fac9 	bl	801a8dc <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	8b5b      	ldrh	r3, [r3, #26]
 801734e:	f023 0303 	bic.w	r3, r3, #3
 8017352:	b29a      	uxth	r2, r3
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	8b5b      	ldrh	r3, [r3, #26]
 801735c:	f003 0308 	and.w	r3, r3, #8
 8017360:	2b00      	cmp	r3, #0
 8017362:	d009      	beq.n	8017378 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	8b5b      	ldrh	r3, [r3, #26]
 8017368:	f023 0308 	bic.w	r3, r3, #8
 801736c:	b29a      	uxth	r2, r3
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8017372:	6878      	ldr	r0, [r7, #4]
 8017374:	f7ff fa76 	bl	8016864 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	68db      	ldr	r3, [r3, #12]
 801737c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801737e:	687b      	ldr	r3, [r7, #4]
 8017380:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017382:	2b00      	cmp	r3, #0
 8017384:	d00a      	beq.n	801739c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8017386:	4b0e      	ldr	r3, [pc, #56]	@ (80173c0 <tcp_fasttmr+0xc4>)
 8017388:	2200      	movs	r2, #0
 801738a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801738c:	6878      	ldr	r0, [r7, #4]
 801738e:	f000 f819 	bl	80173c4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8017392:	4b0b      	ldr	r3, [pc, #44]	@ (80173c0 <tcp_fasttmr+0xc4>)
 8017394:	781b      	ldrb	r3, [r3, #0]
 8017396:	2b00      	cmp	r3, #0
 8017398:	d000      	beq.n	801739c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801739a:	e7b8      	b.n	801730e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801739c:	683b      	ldr	r3, [r7, #0]
 801739e:	607b      	str	r3, [r7, #4]
 80173a0:	e002      	b.n	80173a8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	68db      	ldr	r3, [r3, #12]
 80173a6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	2b00      	cmp	r3, #0
 80173ac:	d1b3      	bne.n	8017316 <tcp_fasttmr+0x1a>
    }
  }
}
 80173ae:	bf00      	nop
 80173b0:	bf00      	nop
 80173b2:	3708      	adds	r7, #8
 80173b4:	46bd      	mov	sp, r7
 80173b6:	bd80      	pop	{r7, pc}
 80173b8:	20013162 	.word	0x20013162
 80173bc:	20013158 	.word	0x20013158
 80173c0:	20013160 	.word	0x20013160

080173c4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80173c4:	b590      	push	{r4, r7, lr}
 80173c6:	b085      	sub	sp, #20
 80173c8:	af00      	add	r7, sp, #0
 80173ca:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80173cc:	687b      	ldr	r3, [r7, #4]
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d109      	bne.n	80173e6 <tcp_process_refused_data+0x22>
 80173d2:	4b37      	ldr	r3, [pc, #220]	@ (80174b0 <tcp_process_refused_data+0xec>)
 80173d4:	f240 6209 	movw	r2, #1545	@ 0x609
 80173d8:	4936      	ldr	r1, [pc, #216]	@ (80174b4 <tcp_process_refused_data+0xf0>)
 80173da:	4837      	ldr	r0, [pc, #220]	@ (80174b8 <tcp_process_refused_data+0xf4>)
 80173dc:	f007 fd30 	bl	801ee40 <iprintf>
 80173e0:	f06f 030f 	mvn.w	r3, #15
 80173e4:	e060      	b.n	80174a8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80173ea:	7b5b      	ldrb	r3, [r3, #13]
 80173ec:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80173ee:	687b      	ldr	r3, [r7, #4]
 80173f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80173f2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	2200      	movs	r2, #0
 80173f8:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80173fa:	687b      	ldr	r3, [r7, #4]
 80173fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017400:	2b00      	cmp	r3, #0
 8017402:	d00b      	beq.n	801741c <tcp_process_refused_data+0x58>
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	6918      	ldr	r0, [r3, #16]
 801740e:	2300      	movs	r3, #0
 8017410:	68ba      	ldr	r2, [r7, #8]
 8017412:	6879      	ldr	r1, [r7, #4]
 8017414:	47a0      	blx	r4
 8017416:	4603      	mov	r3, r0
 8017418:	73fb      	strb	r3, [r7, #15]
 801741a:	e007      	b.n	801742c <tcp_process_refused_data+0x68>
 801741c:	2300      	movs	r3, #0
 801741e:	68ba      	ldr	r2, [r7, #8]
 8017420:	6879      	ldr	r1, [r7, #4]
 8017422:	2000      	movs	r0, #0
 8017424:	f000 f8a4 	bl	8017570 <tcp_recv_null>
 8017428:	4603      	mov	r3, r0
 801742a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801742c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017430:	2b00      	cmp	r3, #0
 8017432:	d12a      	bne.n	801748a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8017434:	7bbb      	ldrb	r3, [r7, #14]
 8017436:	f003 0320 	and.w	r3, r3, #32
 801743a:	2b00      	cmp	r3, #0
 801743c:	d033      	beq.n	80174a6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017442:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8017446:	d005      	beq.n	8017454 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801744c:	3301      	adds	r3, #1
 801744e:	b29a      	uxth	r2, r3
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801745a:	2b00      	cmp	r3, #0
 801745c:	d00b      	beq.n	8017476 <tcp_process_refused_data+0xb2>
 801745e:	687b      	ldr	r3, [r7, #4]
 8017460:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	6918      	ldr	r0, [r3, #16]
 8017468:	2300      	movs	r3, #0
 801746a:	2200      	movs	r2, #0
 801746c:	6879      	ldr	r1, [r7, #4]
 801746e:	47a0      	blx	r4
 8017470:	4603      	mov	r3, r0
 8017472:	73fb      	strb	r3, [r7, #15]
 8017474:	e001      	b.n	801747a <tcp_process_refused_data+0xb6>
 8017476:	2300      	movs	r3, #0
 8017478:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801747a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801747e:	f113 0f0d 	cmn.w	r3, #13
 8017482:	d110      	bne.n	80174a6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8017484:	f06f 030c 	mvn.w	r3, #12
 8017488:	e00e      	b.n	80174a8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801748a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801748e:	f113 0f0d 	cmn.w	r3, #13
 8017492:	d102      	bne.n	801749a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8017494:	f06f 030c 	mvn.w	r3, #12
 8017498:	e006      	b.n	80174a8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	68ba      	ldr	r2, [r7, #8]
 801749e:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80174a0:	f06f 0304 	mvn.w	r3, #4
 80174a4:	e000      	b.n	80174a8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80174a6:	2300      	movs	r3, #0
}
 80174a8:	4618      	mov	r0, r3
 80174aa:	3714      	adds	r7, #20
 80174ac:	46bd      	mov	sp, r7
 80174ae:	bd90      	pop	{r4, r7, pc}
 80174b0:	080211b0 	.word	0x080211b0
 80174b4:	080216c0 	.word	0x080216c0
 80174b8:	080211f4 	.word	0x080211f4

080174bc <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80174bc:	b580      	push	{r7, lr}
 80174be:	b084      	sub	sp, #16
 80174c0:	af00      	add	r7, sp, #0
 80174c2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80174c4:	e007      	b.n	80174d6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80174c6:	687b      	ldr	r3, [r7, #4]
 80174c8:	681b      	ldr	r3, [r3, #0]
 80174ca:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80174cc:	6878      	ldr	r0, [r7, #4]
 80174ce:	f000 f80a 	bl	80174e6 <tcp_seg_free>
    seg = next;
 80174d2:	68fb      	ldr	r3, [r7, #12]
 80174d4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d1f4      	bne.n	80174c6 <tcp_segs_free+0xa>
  }
}
 80174dc:	bf00      	nop
 80174de:	bf00      	nop
 80174e0:	3710      	adds	r7, #16
 80174e2:	46bd      	mov	sp, r7
 80174e4:	bd80      	pop	{r7, pc}

080174e6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80174e6:	b580      	push	{r7, lr}
 80174e8:	b082      	sub	sp, #8
 80174ea:	af00      	add	r7, sp, #0
 80174ec:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80174ee:	687b      	ldr	r3, [r7, #4]
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	d00c      	beq.n	801750e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	685b      	ldr	r3, [r3, #4]
 80174f8:	2b00      	cmp	r3, #0
 80174fa:	d004      	beq.n	8017506 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	685b      	ldr	r3, [r3, #4]
 8017500:	4618      	mov	r0, r3
 8017502:	f7fe fccd 	bl	8015ea0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8017506:	6879      	ldr	r1, [r7, #4]
 8017508:	2003      	movs	r0, #3
 801750a:	f7fd fe25 	bl	8015158 <memp_free>
  }
}
 801750e:	bf00      	nop
 8017510:	3708      	adds	r7, #8
 8017512:	46bd      	mov	sp, r7
 8017514:	bd80      	pop	{r7, pc}
	...

08017518 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8017518:	b580      	push	{r7, lr}
 801751a:	b084      	sub	sp, #16
 801751c:	af00      	add	r7, sp, #0
 801751e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	2b00      	cmp	r3, #0
 8017524:	d106      	bne.n	8017534 <tcp_seg_copy+0x1c>
 8017526:	4b0f      	ldr	r3, [pc, #60]	@ (8017564 <tcp_seg_copy+0x4c>)
 8017528:	f240 6282 	movw	r2, #1666	@ 0x682
 801752c:	490e      	ldr	r1, [pc, #56]	@ (8017568 <tcp_seg_copy+0x50>)
 801752e:	480f      	ldr	r0, [pc, #60]	@ (801756c <tcp_seg_copy+0x54>)
 8017530:	f007 fc86 	bl	801ee40 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8017534:	2003      	movs	r0, #3
 8017536:	f7fd fd99 	bl	801506c <memp_malloc>
 801753a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801753c:	68fb      	ldr	r3, [r7, #12]
 801753e:	2b00      	cmp	r3, #0
 8017540:	d101      	bne.n	8017546 <tcp_seg_copy+0x2e>
    return NULL;
 8017542:	2300      	movs	r3, #0
 8017544:	e00a      	b.n	801755c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8017546:	2210      	movs	r2, #16
 8017548:	6879      	ldr	r1, [r7, #4]
 801754a:	68f8      	ldr	r0, [r7, #12]
 801754c:	f008 f80b 	bl	801f566 <memcpy>
  pbuf_ref(cseg->p);
 8017550:	68fb      	ldr	r3, [r7, #12]
 8017552:	685b      	ldr	r3, [r3, #4]
 8017554:	4618      	mov	r0, r3
 8017556:	f7fe fd49 	bl	8015fec <pbuf_ref>
  return cseg;
 801755a:	68fb      	ldr	r3, [r7, #12]
}
 801755c:	4618      	mov	r0, r3
 801755e:	3710      	adds	r7, #16
 8017560:	46bd      	mov	sp, r7
 8017562:	bd80      	pop	{r7, pc}
 8017564:	080211b0 	.word	0x080211b0
 8017568:	08021704 	.word	0x08021704
 801756c:	080211f4 	.word	0x080211f4

08017570 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8017570:	b580      	push	{r7, lr}
 8017572:	b084      	sub	sp, #16
 8017574:	af00      	add	r7, sp, #0
 8017576:	60f8      	str	r0, [r7, #12]
 8017578:	60b9      	str	r1, [r7, #8]
 801757a:	607a      	str	r2, [r7, #4]
 801757c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801757e:	68bb      	ldr	r3, [r7, #8]
 8017580:	2b00      	cmp	r3, #0
 8017582:	d109      	bne.n	8017598 <tcp_recv_null+0x28>
 8017584:	4b12      	ldr	r3, [pc, #72]	@ (80175d0 <tcp_recv_null+0x60>)
 8017586:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801758a:	4912      	ldr	r1, [pc, #72]	@ (80175d4 <tcp_recv_null+0x64>)
 801758c:	4812      	ldr	r0, [pc, #72]	@ (80175d8 <tcp_recv_null+0x68>)
 801758e:	f007 fc57 	bl	801ee40 <iprintf>
 8017592:	f06f 030f 	mvn.w	r3, #15
 8017596:	e016      	b.n	80175c6 <tcp_recv_null+0x56>

  if (p != NULL) {
 8017598:	687b      	ldr	r3, [r7, #4]
 801759a:	2b00      	cmp	r3, #0
 801759c:	d009      	beq.n	80175b2 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801759e:	687b      	ldr	r3, [r7, #4]
 80175a0:	891b      	ldrh	r3, [r3, #8]
 80175a2:	4619      	mov	r1, r3
 80175a4:	68b8      	ldr	r0, [r7, #8]
 80175a6:	f7ff fb17 	bl	8016bd8 <tcp_recved>
    pbuf_free(p);
 80175aa:	6878      	ldr	r0, [r7, #4]
 80175ac:	f7fe fc78 	bl	8015ea0 <pbuf_free>
 80175b0:	e008      	b.n	80175c4 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80175b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d104      	bne.n	80175c4 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80175ba:	68b8      	ldr	r0, [r7, #8]
 80175bc:	f7ff f9bc 	bl	8016938 <tcp_close>
 80175c0:	4603      	mov	r3, r0
 80175c2:	e000      	b.n	80175c6 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80175c4:	2300      	movs	r3, #0
}
 80175c6:	4618      	mov	r0, r3
 80175c8:	3710      	adds	r7, #16
 80175ca:	46bd      	mov	sp, r7
 80175cc:	bd80      	pop	{r7, pc}
 80175ce:	bf00      	nop
 80175d0:	080211b0 	.word	0x080211b0
 80175d4:	08021720 	.word	0x08021720
 80175d8:	080211f4 	.word	0x080211f4

080175dc <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80175dc:	b580      	push	{r7, lr}
 80175de:	b086      	sub	sp, #24
 80175e0:	af00      	add	r7, sp, #0
 80175e2:	4603      	mov	r3, r0
 80175e4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80175e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	db01      	blt.n	80175f2 <tcp_kill_prio+0x16>
 80175ee:	79fb      	ldrb	r3, [r7, #7]
 80175f0:	e000      	b.n	80175f4 <tcp_kill_prio+0x18>
 80175f2:	237f      	movs	r3, #127	@ 0x7f
 80175f4:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80175f6:	7afb      	ldrb	r3, [r7, #11]
 80175f8:	2b00      	cmp	r3, #0
 80175fa:	d034      	beq.n	8017666 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80175fc:	7afb      	ldrb	r3, [r7, #11]
 80175fe:	3b01      	subs	r3, #1
 8017600:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8017602:	2300      	movs	r3, #0
 8017604:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8017606:	2300      	movs	r3, #0
 8017608:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801760a:	4b19      	ldr	r3, [pc, #100]	@ (8017670 <tcp_kill_prio+0x94>)
 801760c:	681b      	ldr	r3, [r3, #0]
 801760e:	617b      	str	r3, [r7, #20]
 8017610:	e01f      	b.n	8017652 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8017612:	697b      	ldr	r3, [r7, #20]
 8017614:	7d5b      	ldrb	r3, [r3, #21]
 8017616:	7afa      	ldrb	r2, [r7, #11]
 8017618:	429a      	cmp	r2, r3
 801761a:	d80c      	bhi.n	8017636 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801761c:	697b      	ldr	r3, [r7, #20]
 801761e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8017620:	7afa      	ldrb	r2, [r7, #11]
 8017622:	429a      	cmp	r2, r3
 8017624:	d112      	bne.n	801764c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8017626:	4b13      	ldr	r3, [pc, #76]	@ (8017674 <tcp_kill_prio+0x98>)
 8017628:	681a      	ldr	r2, [r3, #0]
 801762a:	697b      	ldr	r3, [r7, #20]
 801762c:	6a1b      	ldr	r3, [r3, #32]
 801762e:	1ad3      	subs	r3, r2, r3
 8017630:	68fa      	ldr	r2, [r7, #12]
 8017632:	429a      	cmp	r2, r3
 8017634:	d80a      	bhi.n	801764c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8017636:	4b0f      	ldr	r3, [pc, #60]	@ (8017674 <tcp_kill_prio+0x98>)
 8017638:	681a      	ldr	r2, [r3, #0]
 801763a:	697b      	ldr	r3, [r7, #20]
 801763c:	6a1b      	ldr	r3, [r3, #32]
 801763e:	1ad3      	subs	r3, r2, r3
 8017640:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8017642:	697b      	ldr	r3, [r7, #20]
 8017644:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8017646:	697b      	ldr	r3, [r7, #20]
 8017648:	7d5b      	ldrb	r3, [r3, #21]
 801764a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801764c:	697b      	ldr	r3, [r7, #20]
 801764e:	68db      	ldr	r3, [r3, #12]
 8017650:	617b      	str	r3, [r7, #20]
 8017652:	697b      	ldr	r3, [r7, #20]
 8017654:	2b00      	cmp	r3, #0
 8017656:	d1dc      	bne.n	8017612 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8017658:	693b      	ldr	r3, [r7, #16]
 801765a:	2b00      	cmp	r3, #0
 801765c:	d004      	beq.n	8017668 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801765e:	6938      	ldr	r0, [r7, #16]
 8017660:	f7ff fa54 	bl	8016b0c <tcp_abort>
 8017664:	e000      	b.n	8017668 <tcp_kill_prio+0x8c>
    return;
 8017666:	bf00      	nop
  }
}
 8017668:	3718      	adds	r7, #24
 801766a:	46bd      	mov	sp, r7
 801766c:	bd80      	pop	{r7, pc}
 801766e:	bf00      	nop
 8017670:	20013158 	.word	0x20013158
 8017674:	2001314c 	.word	0x2001314c

08017678 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8017678:	b580      	push	{r7, lr}
 801767a:	b086      	sub	sp, #24
 801767c:	af00      	add	r7, sp, #0
 801767e:	4603      	mov	r3, r0
 8017680:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8017682:	79fb      	ldrb	r3, [r7, #7]
 8017684:	2b08      	cmp	r3, #8
 8017686:	d009      	beq.n	801769c <tcp_kill_state+0x24>
 8017688:	79fb      	ldrb	r3, [r7, #7]
 801768a:	2b09      	cmp	r3, #9
 801768c:	d006      	beq.n	801769c <tcp_kill_state+0x24>
 801768e:	4b1a      	ldr	r3, [pc, #104]	@ (80176f8 <tcp_kill_state+0x80>)
 8017690:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8017694:	4919      	ldr	r1, [pc, #100]	@ (80176fc <tcp_kill_state+0x84>)
 8017696:	481a      	ldr	r0, [pc, #104]	@ (8017700 <tcp_kill_state+0x88>)
 8017698:	f007 fbd2 	bl	801ee40 <iprintf>

  inactivity = 0;
 801769c:	2300      	movs	r3, #0
 801769e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80176a0:	2300      	movs	r3, #0
 80176a2:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80176a4:	4b17      	ldr	r3, [pc, #92]	@ (8017704 <tcp_kill_state+0x8c>)
 80176a6:	681b      	ldr	r3, [r3, #0]
 80176a8:	617b      	str	r3, [r7, #20]
 80176aa:	e017      	b.n	80176dc <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80176ac:	697b      	ldr	r3, [r7, #20]
 80176ae:	7d1b      	ldrb	r3, [r3, #20]
 80176b0:	79fa      	ldrb	r2, [r7, #7]
 80176b2:	429a      	cmp	r2, r3
 80176b4:	d10f      	bne.n	80176d6 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80176b6:	4b14      	ldr	r3, [pc, #80]	@ (8017708 <tcp_kill_state+0x90>)
 80176b8:	681a      	ldr	r2, [r3, #0]
 80176ba:	697b      	ldr	r3, [r7, #20]
 80176bc:	6a1b      	ldr	r3, [r3, #32]
 80176be:	1ad3      	subs	r3, r2, r3
 80176c0:	68fa      	ldr	r2, [r7, #12]
 80176c2:	429a      	cmp	r2, r3
 80176c4:	d807      	bhi.n	80176d6 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80176c6:	4b10      	ldr	r3, [pc, #64]	@ (8017708 <tcp_kill_state+0x90>)
 80176c8:	681a      	ldr	r2, [r3, #0]
 80176ca:	697b      	ldr	r3, [r7, #20]
 80176cc:	6a1b      	ldr	r3, [r3, #32]
 80176ce:	1ad3      	subs	r3, r2, r3
 80176d0:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80176d2:	697b      	ldr	r3, [r7, #20]
 80176d4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80176d6:	697b      	ldr	r3, [r7, #20]
 80176d8:	68db      	ldr	r3, [r3, #12]
 80176da:	617b      	str	r3, [r7, #20]
 80176dc:	697b      	ldr	r3, [r7, #20]
 80176de:	2b00      	cmp	r3, #0
 80176e0:	d1e4      	bne.n	80176ac <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80176e2:	693b      	ldr	r3, [r7, #16]
 80176e4:	2b00      	cmp	r3, #0
 80176e6:	d003      	beq.n	80176f0 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80176e8:	2100      	movs	r1, #0
 80176ea:	6938      	ldr	r0, [r7, #16]
 80176ec:	f7ff f950 	bl	8016990 <tcp_abandon>
  }
}
 80176f0:	bf00      	nop
 80176f2:	3718      	adds	r7, #24
 80176f4:	46bd      	mov	sp, r7
 80176f6:	bd80      	pop	{r7, pc}
 80176f8:	080211b0 	.word	0x080211b0
 80176fc:	0802173c 	.word	0x0802173c
 8017700:	080211f4 	.word	0x080211f4
 8017704:	20013158 	.word	0x20013158
 8017708:	2001314c 	.word	0x2001314c

0801770c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801770c:	b580      	push	{r7, lr}
 801770e:	b084      	sub	sp, #16
 8017710:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8017712:	2300      	movs	r3, #0
 8017714:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8017716:	2300      	movs	r3, #0
 8017718:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801771a:	4b12      	ldr	r3, [pc, #72]	@ (8017764 <tcp_kill_timewait+0x58>)
 801771c:	681b      	ldr	r3, [r3, #0]
 801771e:	60fb      	str	r3, [r7, #12]
 8017720:	e012      	b.n	8017748 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8017722:	4b11      	ldr	r3, [pc, #68]	@ (8017768 <tcp_kill_timewait+0x5c>)
 8017724:	681a      	ldr	r2, [r3, #0]
 8017726:	68fb      	ldr	r3, [r7, #12]
 8017728:	6a1b      	ldr	r3, [r3, #32]
 801772a:	1ad3      	subs	r3, r2, r3
 801772c:	687a      	ldr	r2, [r7, #4]
 801772e:	429a      	cmp	r2, r3
 8017730:	d807      	bhi.n	8017742 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8017732:	4b0d      	ldr	r3, [pc, #52]	@ (8017768 <tcp_kill_timewait+0x5c>)
 8017734:	681a      	ldr	r2, [r3, #0]
 8017736:	68fb      	ldr	r3, [r7, #12]
 8017738:	6a1b      	ldr	r3, [r3, #32]
 801773a:	1ad3      	subs	r3, r2, r3
 801773c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801773e:	68fb      	ldr	r3, [r7, #12]
 8017740:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	68db      	ldr	r3, [r3, #12]
 8017746:	60fb      	str	r3, [r7, #12]
 8017748:	68fb      	ldr	r3, [r7, #12]
 801774a:	2b00      	cmp	r3, #0
 801774c:	d1e9      	bne.n	8017722 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801774e:	68bb      	ldr	r3, [r7, #8]
 8017750:	2b00      	cmp	r3, #0
 8017752:	d002      	beq.n	801775a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8017754:	68b8      	ldr	r0, [r7, #8]
 8017756:	f7ff f9d9 	bl	8016b0c <tcp_abort>
  }
}
 801775a:	bf00      	nop
 801775c:	3710      	adds	r7, #16
 801775e:	46bd      	mov	sp, r7
 8017760:	bd80      	pop	{r7, pc}
 8017762:	bf00      	nop
 8017764:	2001315c 	.word	0x2001315c
 8017768:	2001314c 	.word	0x2001314c

0801776c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 801776c:	b580      	push	{r7, lr}
 801776e:	b082      	sub	sp, #8
 8017770:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8017772:	4b10      	ldr	r3, [pc, #64]	@ (80177b4 <tcp_handle_closepend+0x48>)
 8017774:	681b      	ldr	r3, [r3, #0]
 8017776:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8017778:	e014      	b.n	80177a4 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 801777a:	687b      	ldr	r3, [r7, #4]
 801777c:	68db      	ldr	r3, [r3, #12]
 801777e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	8b5b      	ldrh	r3, [r3, #26]
 8017784:	f003 0308 	and.w	r3, r3, #8
 8017788:	2b00      	cmp	r3, #0
 801778a:	d009      	beq.n	80177a0 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801778c:	687b      	ldr	r3, [r7, #4]
 801778e:	8b5b      	ldrh	r3, [r3, #26]
 8017790:	f023 0308 	bic.w	r3, r3, #8
 8017794:	b29a      	uxth	r2, r3
 8017796:	687b      	ldr	r3, [r7, #4]
 8017798:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801779a:	6878      	ldr	r0, [r7, #4]
 801779c:	f7ff f862 	bl	8016864 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80177a0:	683b      	ldr	r3, [r7, #0]
 80177a2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80177a4:	687b      	ldr	r3, [r7, #4]
 80177a6:	2b00      	cmp	r3, #0
 80177a8:	d1e7      	bne.n	801777a <tcp_handle_closepend+0xe>
  }
}
 80177aa:	bf00      	nop
 80177ac:	bf00      	nop
 80177ae:	3708      	adds	r7, #8
 80177b0:	46bd      	mov	sp, r7
 80177b2:	bd80      	pop	{r7, pc}
 80177b4:	20013158 	.word	0x20013158

080177b8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80177b8:	b580      	push	{r7, lr}
 80177ba:	b084      	sub	sp, #16
 80177bc:	af00      	add	r7, sp, #0
 80177be:	4603      	mov	r3, r0
 80177c0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80177c2:	2001      	movs	r0, #1
 80177c4:	f7fd fc52 	bl	801506c <memp_malloc>
 80177c8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80177ca:	68fb      	ldr	r3, [r7, #12]
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d126      	bne.n	801781e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80177d0:	f7ff ffcc 	bl	801776c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80177d4:	f7ff ff9a 	bl	801770c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80177d8:	2001      	movs	r0, #1
 80177da:	f7fd fc47 	bl	801506c <memp_malloc>
 80177de:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80177e0:	68fb      	ldr	r3, [r7, #12]
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	d11b      	bne.n	801781e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80177e6:	2009      	movs	r0, #9
 80177e8:	f7ff ff46 	bl	8017678 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80177ec:	2001      	movs	r0, #1
 80177ee:	f7fd fc3d 	bl	801506c <memp_malloc>
 80177f2:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80177f4:	68fb      	ldr	r3, [r7, #12]
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	d111      	bne.n	801781e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80177fa:	2008      	movs	r0, #8
 80177fc:	f7ff ff3c 	bl	8017678 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017800:	2001      	movs	r0, #1
 8017802:	f7fd fc33 	bl	801506c <memp_malloc>
 8017806:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8017808:	68fb      	ldr	r3, [r7, #12]
 801780a:	2b00      	cmp	r3, #0
 801780c:	d107      	bne.n	801781e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801780e:	79fb      	ldrb	r3, [r7, #7]
 8017810:	4618      	mov	r0, r3
 8017812:	f7ff fee3 	bl	80175dc <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8017816:	2001      	movs	r0, #1
 8017818:	f7fd fc28 	bl	801506c <memp_malloc>
 801781c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801781e:	68fb      	ldr	r3, [r7, #12]
 8017820:	2b00      	cmp	r3, #0
 8017822:	d03f      	beq.n	80178a4 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8017824:	229c      	movs	r2, #156	@ 0x9c
 8017826:	2100      	movs	r1, #0
 8017828:	68f8      	ldr	r0, [r7, #12]
 801782a:	f007 fcd3 	bl	801f1d4 <memset>
    pcb->prio = prio;
 801782e:	68fb      	ldr	r3, [r7, #12]
 8017830:	79fa      	ldrb	r2, [r7, #7]
 8017832:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8017834:	68fb      	ldr	r3, [r7, #12]
 8017836:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801783a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801783e:	68fb      	ldr	r3, [r7, #12]
 8017840:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8017844:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8017846:	68fb      	ldr	r3, [r7, #12]
 8017848:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801784a:	68fb      	ldr	r3, [r7, #12]
 801784c:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 801784e:	68fb      	ldr	r3, [r7, #12]
 8017850:	22ff      	movs	r2, #255	@ 0xff
 8017852:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8017854:	68fb      	ldr	r3, [r7, #12]
 8017856:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801785a:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801785c:	68fb      	ldr	r3, [r7, #12]
 801785e:	2206      	movs	r2, #6
 8017860:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8017864:	68fb      	ldr	r3, [r7, #12]
 8017866:	2206      	movs	r2, #6
 8017868:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 801786a:	68fb      	ldr	r3, [r7, #12]
 801786c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017870:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8017872:	68fb      	ldr	r3, [r7, #12]
 8017874:	2201      	movs	r2, #1
 8017876:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 801787a:	4b0d      	ldr	r3, [pc, #52]	@ (80178b0 <tcp_alloc+0xf8>)
 801787c:	681a      	ldr	r2, [r3, #0]
 801787e:	68fb      	ldr	r3, [r7, #12]
 8017880:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8017882:	4b0c      	ldr	r3, [pc, #48]	@ (80178b4 <tcp_alloc+0xfc>)
 8017884:	781a      	ldrb	r2, [r3, #0]
 8017886:	68fb      	ldr	r3, [r7, #12]
 8017888:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801788a:	68fb      	ldr	r3, [r7, #12]
 801788c:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8017890:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8017894:	68fb      	ldr	r3, [r7, #12]
 8017896:	4a08      	ldr	r2, [pc, #32]	@ (80178b8 <tcp_alloc+0x100>)
 8017898:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801789c:	68fb      	ldr	r3, [r7, #12]
 801789e:	4a07      	ldr	r2, [pc, #28]	@ (80178bc <tcp_alloc+0x104>)
 80178a0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80178a4:	68fb      	ldr	r3, [r7, #12]
}
 80178a6:	4618      	mov	r0, r3
 80178a8:	3710      	adds	r7, #16
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd80      	pop	{r7, pc}
 80178ae:	bf00      	nop
 80178b0:	2001314c 	.word	0x2001314c
 80178b4:	20013162 	.word	0x20013162
 80178b8:	08017571 	.word	0x08017571
 80178bc:	006ddd00 	.word	0x006ddd00

080178c0 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80178c0:	b580      	push	{r7, lr}
 80178c2:	b082      	sub	sp, #8
 80178c4:	af00      	add	r7, sp, #0
 80178c6:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80178c8:	687b      	ldr	r3, [r7, #4]
 80178ca:	2b00      	cmp	r3, #0
 80178cc:	d107      	bne.n	80178de <tcp_pcb_purge+0x1e>
 80178ce:	4b21      	ldr	r3, [pc, #132]	@ (8017954 <tcp_pcb_purge+0x94>)
 80178d0:	f640 0251 	movw	r2, #2129	@ 0x851
 80178d4:	4920      	ldr	r1, [pc, #128]	@ (8017958 <tcp_pcb_purge+0x98>)
 80178d6:	4821      	ldr	r0, [pc, #132]	@ (801795c <tcp_pcb_purge+0x9c>)
 80178d8:	f007 fab2 	bl	801ee40 <iprintf>
 80178dc:	e037      	b.n	801794e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80178de:	687b      	ldr	r3, [r7, #4]
 80178e0:	7d1b      	ldrb	r3, [r3, #20]
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	d033      	beq.n	801794e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80178ea:	2b0a      	cmp	r3, #10
 80178ec:	d02f      	beq.n	801794e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80178ee:	687b      	ldr	r3, [r7, #4]
 80178f0:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80178f2:	2b01      	cmp	r3, #1
 80178f4:	d02b      	beq.n	801794e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	d007      	beq.n	801790e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017902:	4618      	mov	r0, r3
 8017904:	f7fe facc 	bl	8015ea0 <pbuf_free>
      pcb->refused_data = NULL;
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	2200      	movs	r2, #0
 801790c:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017912:	2b00      	cmp	r3, #0
 8017914:	d002      	beq.n	801791c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8017916:	6878      	ldr	r0, [r7, #4]
 8017918:	f000 f986 	bl	8017c28 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017922:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8017924:	687b      	ldr	r3, [r7, #4]
 8017926:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017928:	4618      	mov	r0, r3
 801792a:	f7ff fdc7 	bl	80174bc <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017932:	4618      	mov	r0, r3
 8017934:	f7ff fdc2 	bl	80174bc <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8017938:	687b      	ldr	r3, [r7, #4]
 801793a:	2200      	movs	r2, #0
 801793c:	66da      	str	r2, [r3, #108]	@ 0x6c
 801793e:	687b      	ldr	r3, [r7, #4]
 8017940:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8017942:	687b      	ldr	r3, [r7, #4]
 8017944:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8017946:	687b      	ldr	r3, [r7, #4]
 8017948:	2200      	movs	r2, #0
 801794a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801794e:	3708      	adds	r7, #8
 8017950:	46bd      	mov	sp, r7
 8017952:	bd80      	pop	{r7, pc}
 8017954:	080211b0 	.word	0x080211b0
 8017958:	080217fc 	.word	0x080217fc
 801795c:	080211f4 	.word	0x080211f4

08017960 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8017960:	b580      	push	{r7, lr}
 8017962:	b084      	sub	sp, #16
 8017964:	af00      	add	r7, sp, #0
 8017966:	6078      	str	r0, [r7, #4]
 8017968:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801796a:	683b      	ldr	r3, [r7, #0]
 801796c:	2b00      	cmp	r3, #0
 801796e:	d106      	bne.n	801797e <tcp_pcb_remove+0x1e>
 8017970:	4b3e      	ldr	r3, [pc, #248]	@ (8017a6c <tcp_pcb_remove+0x10c>)
 8017972:	f640 0283 	movw	r2, #2179	@ 0x883
 8017976:	493e      	ldr	r1, [pc, #248]	@ (8017a70 <tcp_pcb_remove+0x110>)
 8017978:	483e      	ldr	r0, [pc, #248]	@ (8017a74 <tcp_pcb_remove+0x114>)
 801797a:	f007 fa61 	bl	801ee40 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801797e:	687b      	ldr	r3, [r7, #4]
 8017980:	2b00      	cmp	r3, #0
 8017982:	d106      	bne.n	8017992 <tcp_pcb_remove+0x32>
 8017984:	4b39      	ldr	r3, [pc, #228]	@ (8017a6c <tcp_pcb_remove+0x10c>)
 8017986:	f640 0284 	movw	r2, #2180	@ 0x884
 801798a:	493b      	ldr	r1, [pc, #236]	@ (8017a78 <tcp_pcb_remove+0x118>)
 801798c:	4839      	ldr	r0, [pc, #228]	@ (8017a74 <tcp_pcb_remove+0x114>)
 801798e:	f007 fa57 	bl	801ee40 <iprintf>

  TCP_RMV(pcblist, pcb);
 8017992:	687b      	ldr	r3, [r7, #4]
 8017994:	681b      	ldr	r3, [r3, #0]
 8017996:	683a      	ldr	r2, [r7, #0]
 8017998:	429a      	cmp	r2, r3
 801799a:	d105      	bne.n	80179a8 <tcp_pcb_remove+0x48>
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	681b      	ldr	r3, [r3, #0]
 80179a0:	68da      	ldr	r2, [r3, #12]
 80179a2:	687b      	ldr	r3, [r7, #4]
 80179a4:	601a      	str	r2, [r3, #0]
 80179a6:	e013      	b.n	80179d0 <tcp_pcb_remove+0x70>
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	681b      	ldr	r3, [r3, #0]
 80179ac:	60fb      	str	r3, [r7, #12]
 80179ae:	e00c      	b.n	80179ca <tcp_pcb_remove+0x6a>
 80179b0:	68fb      	ldr	r3, [r7, #12]
 80179b2:	68db      	ldr	r3, [r3, #12]
 80179b4:	683a      	ldr	r2, [r7, #0]
 80179b6:	429a      	cmp	r2, r3
 80179b8:	d104      	bne.n	80179c4 <tcp_pcb_remove+0x64>
 80179ba:	683b      	ldr	r3, [r7, #0]
 80179bc:	68da      	ldr	r2, [r3, #12]
 80179be:	68fb      	ldr	r3, [r7, #12]
 80179c0:	60da      	str	r2, [r3, #12]
 80179c2:	e005      	b.n	80179d0 <tcp_pcb_remove+0x70>
 80179c4:	68fb      	ldr	r3, [r7, #12]
 80179c6:	68db      	ldr	r3, [r3, #12]
 80179c8:	60fb      	str	r3, [r7, #12]
 80179ca:	68fb      	ldr	r3, [r7, #12]
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d1ef      	bne.n	80179b0 <tcp_pcb_remove+0x50>
 80179d0:	683b      	ldr	r3, [r7, #0]
 80179d2:	2200      	movs	r2, #0
 80179d4:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80179d6:	6838      	ldr	r0, [r7, #0]
 80179d8:	f7ff ff72 	bl	80178c0 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80179dc:	683b      	ldr	r3, [r7, #0]
 80179de:	7d1b      	ldrb	r3, [r3, #20]
 80179e0:	2b0a      	cmp	r3, #10
 80179e2:	d013      	beq.n	8017a0c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80179e4:	683b      	ldr	r3, [r7, #0]
 80179e6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80179e8:	2b01      	cmp	r3, #1
 80179ea:	d00f      	beq.n	8017a0c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80179ec:	683b      	ldr	r3, [r7, #0]
 80179ee:	8b5b      	ldrh	r3, [r3, #26]
 80179f0:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d009      	beq.n	8017a0c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80179f8:	683b      	ldr	r3, [r7, #0]
 80179fa:	8b5b      	ldrh	r3, [r3, #26]
 80179fc:	f043 0302 	orr.w	r3, r3, #2
 8017a00:	b29a      	uxth	r2, r3
 8017a02:	683b      	ldr	r3, [r7, #0]
 8017a04:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017a06:	6838      	ldr	r0, [r7, #0]
 8017a08:	f002 ff68 	bl	801a8dc <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8017a0c:	683b      	ldr	r3, [r7, #0]
 8017a0e:	7d1b      	ldrb	r3, [r3, #20]
 8017a10:	2b01      	cmp	r3, #1
 8017a12:	d020      	beq.n	8017a56 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8017a14:	683b      	ldr	r3, [r7, #0]
 8017a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017a18:	2b00      	cmp	r3, #0
 8017a1a:	d006      	beq.n	8017a2a <tcp_pcb_remove+0xca>
 8017a1c:	4b13      	ldr	r3, [pc, #76]	@ (8017a6c <tcp_pcb_remove+0x10c>)
 8017a1e:	f640 0293 	movw	r2, #2195	@ 0x893
 8017a22:	4916      	ldr	r1, [pc, #88]	@ (8017a7c <tcp_pcb_remove+0x11c>)
 8017a24:	4813      	ldr	r0, [pc, #76]	@ (8017a74 <tcp_pcb_remove+0x114>)
 8017a26:	f007 fa0b 	bl	801ee40 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8017a2a:	683b      	ldr	r3, [r7, #0]
 8017a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d006      	beq.n	8017a40 <tcp_pcb_remove+0xe0>
 8017a32:	4b0e      	ldr	r3, [pc, #56]	@ (8017a6c <tcp_pcb_remove+0x10c>)
 8017a34:	f640 0294 	movw	r2, #2196	@ 0x894
 8017a38:	4911      	ldr	r1, [pc, #68]	@ (8017a80 <tcp_pcb_remove+0x120>)
 8017a3a:	480e      	ldr	r0, [pc, #56]	@ (8017a74 <tcp_pcb_remove+0x114>)
 8017a3c:	f007 fa00 	bl	801ee40 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8017a40:	683b      	ldr	r3, [r7, #0]
 8017a42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017a44:	2b00      	cmp	r3, #0
 8017a46:	d006      	beq.n	8017a56 <tcp_pcb_remove+0xf6>
 8017a48:	4b08      	ldr	r3, [pc, #32]	@ (8017a6c <tcp_pcb_remove+0x10c>)
 8017a4a:	f640 0296 	movw	r2, #2198	@ 0x896
 8017a4e:	490d      	ldr	r1, [pc, #52]	@ (8017a84 <tcp_pcb_remove+0x124>)
 8017a50:	4808      	ldr	r0, [pc, #32]	@ (8017a74 <tcp_pcb_remove+0x114>)
 8017a52:	f007 f9f5 	bl	801ee40 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8017a56:	683b      	ldr	r3, [r7, #0]
 8017a58:	2200      	movs	r2, #0
 8017a5a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8017a5c:	683b      	ldr	r3, [r7, #0]
 8017a5e:	2200      	movs	r2, #0
 8017a60:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8017a62:	bf00      	nop
 8017a64:	3710      	adds	r7, #16
 8017a66:	46bd      	mov	sp, r7
 8017a68:	bd80      	pop	{r7, pc}
 8017a6a:	bf00      	nop
 8017a6c:	080211b0 	.word	0x080211b0
 8017a70:	08021818 	.word	0x08021818
 8017a74:	080211f4 	.word	0x080211f4
 8017a78:	08021834 	.word	0x08021834
 8017a7c:	08021854 	.word	0x08021854
 8017a80:	0802186c 	.word	0x0802186c
 8017a84:	08021888 	.word	0x08021888

08017a88 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8017a88:	b580      	push	{r7, lr}
 8017a8a:	b082      	sub	sp, #8
 8017a8c:	af00      	add	r7, sp, #0
 8017a8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	2b00      	cmp	r3, #0
 8017a94:	d106      	bne.n	8017aa4 <tcp_next_iss+0x1c>
 8017a96:	4b0a      	ldr	r3, [pc, #40]	@ (8017ac0 <tcp_next_iss+0x38>)
 8017a98:	f640 02af 	movw	r2, #2223	@ 0x8af
 8017a9c:	4909      	ldr	r1, [pc, #36]	@ (8017ac4 <tcp_next_iss+0x3c>)
 8017a9e:	480a      	ldr	r0, [pc, #40]	@ (8017ac8 <tcp_next_iss+0x40>)
 8017aa0:	f007 f9ce 	bl	801ee40 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8017aa4:	4b09      	ldr	r3, [pc, #36]	@ (8017acc <tcp_next_iss+0x44>)
 8017aa6:	681a      	ldr	r2, [r3, #0]
 8017aa8:	4b09      	ldr	r3, [pc, #36]	@ (8017ad0 <tcp_next_iss+0x48>)
 8017aaa:	681b      	ldr	r3, [r3, #0]
 8017aac:	4413      	add	r3, r2
 8017aae:	4a07      	ldr	r2, [pc, #28]	@ (8017acc <tcp_next_iss+0x44>)
 8017ab0:	6013      	str	r3, [r2, #0]
  return iss;
 8017ab2:	4b06      	ldr	r3, [pc, #24]	@ (8017acc <tcp_next_iss+0x44>)
 8017ab4:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8017ab6:	4618      	mov	r0, r3
 8017ab8:	3708      	adds	r7, #8
 8017aba:	46bd      	mov	sp, r7
 8017abc:	bd80      	pop	{r7, pc}
 8017abe:	bf00      	nop
 8017ac0:	080211b0 	.word	0x080211b0
 8017ac4:	080218a0 	.word	0x080218a0
 8017ac8:	080211f4 	.word	0x080211f4
 8017acc:	20000030 	.word	0x20000030
 8017ad0:	2001314c 	.word	0x2001314c

08017ad4 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8017ad4:	b580      	push	{r7, lr}
 8017ad6:	b086      	sub	sp, #24
 8017ad8:	af00      	add	r7, sp, #0
 8017ada:	4603      	mov	r3, r0
 8017adc:	60b9      	str	r1, [r7, #8]
 8017ade:	607a      	str	r2, [r7, #4]
 8017ae0:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8017ae2:	687b      	ldr	r3, [r7, #4]
 8017ae4:	2b00      	cmp	r3, #0
 8017ae6:	d106      	bne.n	8017af6 <tcp_eff_send_mss_netif+0x22>
 8017ae8:	4b14      	ldr	r3, [pc, #80]	@ (8017b3c <tcp_eff_send_mss_netif+0x68>)
 8017aea:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8017aee:	4914      	ldr	r1, [pc, #80]	@ (8017b40 <tcp_eff_send_mss_netif+0x6c>)
 8017af0:	4814      	ldr	r0, [pc, #80]	@ (8017b44 <tcp_eff_send_mss_netif+0x70>)
 8017af2:	f007 f9a5 	bl	801ee40 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8017af6:	68bb      	ldr	r3, [r7, #8]
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	d101      	bne.n	8017b00 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8017afc:	89fb      	ldrh	r3, [r7, #14]
 8017afe:	e019      	b.n	8017b34 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8017b00:	68bb      	ldr	r3, [r7, #8]
 8017b02:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8017b04:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8017b06:	8afb      	ldrh	r3, [r7, #22]
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d012      	beq.n	8017b32 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8017b0c:	2328      	movs	r3, #40	@ 0x28
 8017b0e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8017b10:	8afa      	ldrh	r2, [r7, #22]
 8017b12:	8abb      	ldrh	r3, [r7, #20]
 8017b14:	429a      	cmp	r2, r3
 8017b16:	d904      	bls.n	8017b22 <tcp_eff_send_mss_netif+0x4e>
 8017b18:	8afa      	ldrh	r2, [r7, #22]
 8017b1a:	8abb      	ldrh	r3, [r7, #20]
 8017b1c:	1ad3      	subs	r3, r2, r3
 8017b1e:	b29b      	uxth	r3, r3
 8017b20:	e000      	b.n	8017b24 <tcp_eff_send_mss_netif+0x50>
 8017b22:	2300      	movs	r3, #0
 8017b24:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8017b26:	8a7a      	ldrh	r2, [r7, #18]
 8017b28:	89fb      	ldrh	r3, [r7, #14]
 8017b2a:	4293      	cmp	r3, r2
 8017b2c:	bf28      	it	cs
 8017b2e:	4613      	movcs	r3, r2
 8017b30:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8017b32:	89fb      	ldrh	r3, [r7, #14]
}
 8017b34:	4618      	mov	r0, r3
 8017b36:	3718      	adds	r7, #24
 8017b38:	46bd      	mov	sp, r7
 8017b3a:	bd80      	pop	{r7, pc}
 8017b3c:	080211b0 	.word	0x080211b0
 8017b40:	080218bc 	.word	0x080218bc
 8017b44:	080211f4 	.word	0x080211f4

08017b48 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8017b48:	b580      	push	{r7, lr}
 8017b4a:	b084      	sub	sp, #16
 8017b4c:	af00      	add	r7, sp, #0
 8017b4e:	6078      	str	r0, [r7, #4]
 8017b50:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8017b52:	683b      	ldr	r3, [r7, #0]
 8017b54:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8017b56:	687b      	ldr	r3, [r7, #4]
 8017b58:	2b00      	cmp	r3, #0
 8017b5a:	d119      	bne.n	8017b90 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8017b5c:	4b10      	ldr	r3, [pc, #64]	@ (8017ba0 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8017b5e:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8017b62:	4910      	ldr	r1, [pc, #64]	@ (8017ba4 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8017b64:	4810      	ldr	r0, [pc, #64]	@ (8017ba8 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8017b66:	f007 f96b 	bl	801ee40 <iprintf>

  while (pcb != NULL) {
 8017b6a:	e011      	b.n	8017b90 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8017b6c:	68fb      	ldr	r3, [r7, #12]
 8017b6e:	681a      	ldr	r2, [r3, #0]
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	681b      	ldr	r3, [r3, #0]
 8017b74:	429a      	cmp	r2, r3
 8017b76:	d108      	bne.n	8017b8a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8017b78:	68fb      	ldr	r3, [r7, #12]
 8017b7a:	68db      	ldr	r3, [r3, #12]
 8017b7c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8017b7e:	68f8      	ldr	r0, [r7, #12]
 8017b80:	f7fe ffc4 	bl	8016b0c <tcp_abort>
      pcb = next;
 8017b84:	68bb      	ldr	r3, [r7, #8]
 8017b86:	60fb      	str	r3, [r7, #12]
 8017b88:	e002      	b.n	8017b90 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8017b8a:	68fb      	ldr	r3, [r7, #12]
 8017b8c:	68db      	ldr	r3, [r3, #12]
 8017b8e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8017b90:	68fb      	ldr	r3, [r7, #12]
 8017b92:	2b00      	cmp	r3, #0
 8017b94:	d1ea      	bne.n	8017b6c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8017b96:	bf00      	nop
 8017b98:	bf00      	nop
 8017b9a:	3710      	adds	r7, #16
 8017b9c:	46bd      	mov	sp, r7
 8017b9e:	bd80      	pop	{r7, pc}
 8017ba0:	080211b0 	.word	0x080211b0
 8017ba4:	080218e4 	.word	0x080218e4
 8017ba8:	080211f4 	.word	0x080211f4

08017bac <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017bac:	b580      	push	{r7, lr}
 8017bae:	b084      	sub	sp, #16
 8017bb0:	af00      	add	r7, sp, #0
 8017bb2:	6078      	str	r0, [r7, #4]
 8017bb4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d02a      	beq.n	8017c12 <tcp_netif_ip_addr_changed+0x66>
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	681b      	ldr	r3, [r3, #0]
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d026      	beq.n	8017c12 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8017bc4:	4b15      	ldr	r3, [pc, #84]	@ (8017c1c <tcp_netif_ip_addr_changed+0x70>)
 8017bc6:	681b      	ldr	r3, [r3, #0]
 8017bc8:	4619      	mov	r1, r3
 8017bca:	6878      	ldr	r0, [r7, #4]
 8017bcc:	f7ff ffbc 	bl	8017b48 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8017bd0:	4b13      	ldr	r3, [pc, #76]	@ (8017c20 <tcp_netif_ip_addr_changed+0x74>)
 8017bd2:	681b      	ldr	r3, [r3, #0]
 8017bd4:	4619      	mov	r1, r3
 8017bd6:	6878      	ldr	r0, [r7, #4]
 8017bd8:	f7ff ffb6 	bl	8017b48 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8017bdc:	683b      	ldr	r3, [r7, #0]
 8017bde:	2b00      	cmp	r3, #0
 8017be0:	d017      	beq.n	8017c12 <tcp_netif_ip_addr_changed+0x66>
 8017be2:	683b      	ldr	r3, [r7, #0]
 8017be4:	681b      	ldr	r3, [r3, #0]
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d013      	beq.n	8017c12 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017bea:	4b0e      	ldr	r3, [pc, #56]	@ (8017c24 <tcp_netif_ip_addr_changed+0x78>)
 8017bec:	681b      	ldr	r3, [r3, #0]
 8017bee:	60fb      	str	r3, [r7, #12]
 8017bf0:	e00c      	b.n	8017c0c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8017bf2:	68fb      	ldr	r3, [r7, #12]
 8017bf4:	681a      	ldr	r2, [r3, #0]
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	681b      	ldr	r3, [r3, #0]
 8017bfa:	429a      	cmp	r2, r3
 8017bfc:	d103      	bne.n	8017c06 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8017bfe:	683b      	ldr	r3, [r7, #0]
 8017c00:	681a      	ldr	r2, [r3, #0]
 8017c02:	68fb      	ldr	r3, [r7, #12]
 8017c04:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017c06:	68fb      	ldr	r3, [r7, #12]
 8017c08:	68db      	ldr	r3, [r3, #12]
 8017c0a:	60fb      	str	r3, [r7, #12]
 8017c0c:	68fb      	ldr	r3, [r7, #12]
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d1ef      	bne.n	8017bf2 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8017c12:	bf00      	nop
 8017c14:	3710      	adds	r7, #16
 8017c16:	46bd      	mov	sp, r7
 8017c18:	bd80      	pop	{r7, pc}
 8017c1a:	bf00      	nop
 8017c1c:	20013158 	.word	0x20013158
 8017c20:	20013150 	.word	0x20013150
 8017c24:	20013154 	.word	0x20013154

08017c28 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8017c28:	b580      	push	{r7, lr}
 8017c2a:	b082      	sub	sp, #8
 8017c2c:	af00      	add	r7, sp, #0
 8017c2e:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017c34:	2b00      	cmp	r3, #0
 8017c36:	d007      	beq.n	8017c48 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017c3c:	4618      	mov	r0, r3
 8017c3e:	f7ff fc3d 	bl	80174bc <tcp_segs_free>
    pcb->ooseq = NULL;
 8017c42:	687b      	ldr	r3, [r7, #4]
 8017c44:	2200      	movs	r2, #0
 8017c46:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8017c48:	bf00      	nop
 8017c4a:	3708      	adds	r7, #8
 8017c4c:	46bd      	mov	sp, r7
 8017c4e:	bd80      	pop	{r7, pc}

08017c50 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8017c50:	b590      	push	{r4, r7, lr}
 8017c52:	b08d      	sub	sp, #52	@ 0x34
 8017c54:	af04      	add	r7, sp, #16
 8017c56:	6078      	str	r0, [r7, #4]
 8017c58:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	d105      	bne.n	8017c6c <tcp_input+0x1c>
 8017c60:	4b9b      	ldr	r3, [pc, #620]	@ (8017ed0 <tcp_input+0x280>)
 8017c62:	2283      	movs	r2, #131	@ 0x83
 8017c64:	499b      	ldr	r1, [pc, #620]	@ (8017ed4 <tcp_input+0x284>)
 8017c66:	489c      	ldr	r0, [pc, #624]	@ (8017ed8 <tcp_input+0x288>)
 8017c68:	f007 f8ea 	bl	801ee40 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8017c6c:	687b      	ldr	r3, [r7, #4]
 8017c6e:	685b      	ldr	r3, [r3, #4]
 8017c70:	4a9a      	ldr	r2, [pc, #616]	@ (8017edc <tcp_input+0x28c>)
 8017c72:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	895b      	ldrh	r3, [r3, #10]
 8017c78:	2b13      	cmp	r3, #19
 8017c7a:	f240 83d1 	bls.w	8018420 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8017c7e:	4b98      	ldr	r3, [pc, #608]	@ (8017ee0 <tcp_input+0x290>)
 8017c80:	695b      	ldr	r3, [r3, #20]
 8017c82:	4a97      	ldr	r2, [pc, #604]	@ (8017ee0 <tcp_input+0x290>)
 8017c84:	6812      	ldr	r2, [r2, #0]
 8017c86:	4611      	mov	r1, r2
 8017c88:	4618      	mov	r0, r3
 8017c8a:	f005 ff91 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 8017c8e:	4603      	mov	r3, r0
 8017c90:	2b00      	cmp	r3, #0
 8017c92:	f040 83c7 	bne.w	8018424 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8017c96:	4b92      	ldr	r3, [pc, #584]	@ (8017ee0 <tcp_input+0x290>)
 8017c98:	695b      	ldr	r3, [r3, #20]
 8017c9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8017c9e:	2be0      	cmp	r3, #224	@ 0xe0
 8017ca0:	f000 83c0 	beq.w	8018424 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8017ca4:	4b8d      	ldr	r3, [pc, #564]	@ (8017edc <tcp_input+0x28c>)
 8017ca6:	681b      	ldr	r3, [r3, #0]
 8017ca8:	899b      	ldrh	r3, [r3, #12]
 8017caa:	b29b      	uxth	r3, r3
 8017cac:	4618      	mov	r0, r3
 8017cae:	f7fc fd05 	bl	80146bc <lwip_htons>
 8017cb2:	4603      	mov	r3, r0
 8017cb4:	0b1b      	lsrs	r3, r3, #12
 8017cb6:	b29b      	uxth	r3, r3
 8017cb8:	b2db      	uxtb	r3, r3
 8017cba:	009b      	lsls	r3, r3, #2
 8017cbc:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8017cbe:	7cbb      	ldrb	r3, [r7, #18]
 8017cc0:	2b13      	cmp	r3, #19
 8017cc2:	f240 83b1 	bls.w	8018428 <tcp_input+0x7d8>
 8017cc6:	7cbb      	ldrb	r3, [r7, #18]
 8017cc8:	b29a      	uxth	r2, r3
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	891b      	ldrh	r3, [r3, #8]
 8017cce:	429a      	cmp	r2, r3
 8017cd0:	f200 83aa 	bhi.w	8018428 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8017cd4:	7cbb      	ldrb	r3, [r7, #18]
 8017cd6:	b29b      	uxth	r3, r3
 8017cd8:	3b14      	subs	r3, #20
 8017cda:	b29a      	uxth	r2, r3
 8017cdc:	4b81      	ldr	r3, [pc, #516]	@ (8017ee4 <tcp_input+0x294>)
 8017cde:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8017ce0:	4b81      	ldr	r3, [pc, #516]	@ (8017ee8 <tcp_input+0x298>)
 8017ce2:	2200      	movs	r2, #0
 8017ce4:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	895a      	ldrh	r2, [r3, #10]
 8017cea:	7cbb      	ldrb	r3, [r7, #18]
 8017cec:	b29b      	uxth	r3, r3
 8017cee:	429a      	cmp	r2, r3
 8017cf0:	d309      	bcc.n	8017d06 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8017cf2:	4b7c      	ldr	r3, [pc, #496]	@ (8017ee4 <tcp_input+0x294>)
 8017cf4:	881a      	ldrh	r2, [r3, #0]
 8017cf6:	4b7d      	ldr	r3, [pc, #500]	@ (8017eec <tcp_input+0x29c>)
 8017cf8:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8017cfa:	7cbb      	ldrb	r3, [r7, #18]
 8017cfc:	4619      	mov	r1, r3
 8017cfe:	6878      	ldr	r0, [r7, #4]
 8017d00:	f7fe f848 	bl	8015d94 <pbuf_remove_header>
 8017d04:	e04e      	b.n	8017da4 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8017d06:	687b      	ldr	r3, [r7, #4]
 8017d08:	681b      	ldr	r3, [r3, #0]
 8017d0a:	2b00      	cmp	r3, #0
 8017d0c:	d105      	bne.n	8017d1a <tcp_input+0xca>
 8017d0e:	4b70      	ldr	r3, [pc, #448]	@ (8017ed0 <tcp_input+0x280>)
 8017d10:	22c2      	movs	r2, #194	@ 0xc2
 8017d12:	4977      	ldr	r1, [pc, #476]	@ (8017ef0 <tcp_input+0x2a0>)
 8017d14:	4870      	ldr	r0, [pc, #448]	@ (8017ed8 <tcp_input+0x288>)
 8017d16:	f007 f893 	bl	801ee40 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8017d1a:	2114      	movs	r1, #20
 8017d1c:	6878      	ldr	r0, [r7, #4]
 8017d1e:	f7fe f839 	bl	8015d94 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	895a      	ldrh	r2, [r3, #10]
 8017d26:	4b71      	ldr	r3, [pc, #452]	@ (8017eec <tcp_input+0x29c>)
 8017d28:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8017d2a:	4b6e      	ldr	r3, [pc, #440]	@ (8017ee4 <tcp_input+0x294>)
 8017d2c:	881a      	ldrh	r2, [r3, #0]
 8017d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8017eec <tcp_input+0x29c>)
 8017d30:	881b      	ldrh	r3, [r3, #0]
 8017d32:	1ad3      	subs	r3, r2, r3
 8017d34:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8017d36:	4b6d      	ldr	r3, [pc, #436]	@ (8017eec <tcp_input+0x29c>)
 8017d38:	881b      	ldrh	r3, [r3, #0]
 8017d3a:	4619      	mov	r1, r3
 8017d3c:	6878      	ldr	r0, [r7, #4]
 8017d3e:	f7fe f829 	bl	8015d94 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	681b      	ldr	r3, [r3, #0]
 8017d46:	895b      	ldrh	r3, [r3, #10]
 8017d48:	8a3a      	ldrh	r2, [r7, #16]
 8017d4a:	429a      	cmp	r2, r3
 8017d4c:	f200 836e 	bhi.w	801842c <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	681b      	ldr	r3, [r3, #0]
 8017d54:	685b      	ldr	r3, [r3, #4]
 8017d56:	4a64      	ldr	r2, [pc, #400]	@ (8017ee8 <tcp_input+0x298>)
 8017d58:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	681b      	ldr	r3, [r3, #0]
 8017d5e:	8a3a      	ldrh	r2, [r7, #16]
 8017d60:	4611      	mov	r1, r2
 8017d62:	4618      	mov	r0, r3
 8017d64:	f7fe f816 	bl	8015d94 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8017d68:	687b      	ldr	r3, [r7, #4]
 8017d6a:	891a      	ldrh	r2, [r3, #8]
 8017d6c:	8a3b      	ldrh	r3, [r7, #16]
 8017d6e:	1ad3      	subs	r3, r2, r3
 8017d70:	b29a      	uxth	r2, r3
 8017d72:	687b      	ldr	r3, [r7, #4]
 8017d74:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8017d76:	687b      	ldr	r3, [r7, #4]
 8017d78:	895b      	ldrh	r3, [r3, #10]
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	d005      	beq.n	8017d8a <tcp_input+0x13a>
 8017d7e:	4b54      	ldr	r3, [pc, #336]	@ (8017ed0 <tcp_input+0x280>)
 8017d80:	22df      	movs	r2, #223	@ 0xdf
 8017d82:	495c      	ldr	r1, [pc, #368]	@ (8017ef4 <tcp_input+0x2a4>)
 8017d84:	4854      	ldr	r0, [pc, #336]	@ (8017ed8 <tcp_input+0x288>)
 8017d86:	f007 f85b 	bl	801ee40 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8017d8a:	687b      	ldr	r3, [r7, #4]
 8017d8c:	891a      	ldrh	r2, [r3, #8]
 8017d8e:	687b      	ldr	r3, [r7, #4]
 8017d90:	681b      	ldr	r3, [r3, #0]
 8017d92:	891b      	ldrh	r3, [r3, #8]
 8017d94:	429a      	cmp	r2, r3
 8017d96:	d005      	beq.n	8017da4 <tcp_input+0x154>
 8017d98:	4b4d      	ldr	r3, [pc, #308]	@ (8017ed0 <tcp_input+0x280>)
 8017d9a:	22e0      	movs	r2, #224	@ 0xe0
 8017d9c:	4956      	ldr	r1, [pc, #344]	@ (8017ef8 <tcp_input+0x2a8>)
 8017d9e:	484e      	ldr	r0, [pc, #312]	@ (8017ed8 <tcp_input+0x288>)
 8017da0:	f007 f84e 	bl	801ee40 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8017da4:	4b4d      	ldr	r3, [pc, #308]	@ (8017edc <tcp_input+0x28c>)
 8017da6:	681b      	ldr	r3, [r3, #0]
 8017da8:	881b      	ldrh	r3, [r3, #0]
 8017daa:	b29b      	uxth	r3, r3
 8017dac:	4a4b      	ldr	r2, [pc, #300]	@ (8017edc <tcp_input+0x28c>)
 8017dae:	6814      	ldr	r4, [r2, #0]
 8017db0:	4618      	mov	r0, r3
 8017db2:	f7fc fc83 	bl	80146bc <lwip_htons>
 8017db6:	4603      	mov	r3, r0
 8017db8:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8017dba:	4b48      	ldr	r3, [pc, #288]	@ (8017edc <tcp_input+0x28c>)
 8017dbc:	681b      	ldr	r3, [r3, #0]
 8017dbe:	885b      	ldrh	r3, [r3, #2]
 8017dc0:	b29b      	uxth	r3, r3
 8017dc2:	4a46      	ldr	r2, [pc, #280]	@ (8017edc <tcp_input+0x28c>)
 8017dc4:	6814      	ldr	r4, [r2, #0]
 8017dc6:	4618      	mov	r0, r3
 8017dc8:	f7fc fc78 	bl	80146bc <lwip_htons>
 8017dcc:	4603      	mov	r3, r0
 8017dce:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8017dd0:	4b42      	ldr	r3, [pc, #264]	@ (8017edc <tcp_input+0x28c>)
 8017dd2:	681b      	ldr	r3, [r3, #0]
 8017dd4:	685b      	ldr	r3, [r3, #4]
 8017dd6:	4a41      	ldr	r2, [pc, #260]	@ (8017edc <tcp_input+0x28c>)
 8017dd8:	6814      	ldr	r4, [r2, #0]
 8017dda:	4618      	mov	r0, r3
 8017ddc:	f7fc fc84 	bl	80146e8 <lwip_htonl>
 8017de0:	4603      	mov	r3, r0
 8017de2:	6063      	str	r3, [r4, #4]
 8017de4:	6863      	ldr	r3, [r4, #4]
 8017de6:	4a45      	ldr	r2, [pc, #276]	@ (8017efc <tcp_input+0x2ac>)
 8017de8:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8017dea:	4b3c      	ldr	r3, [pc, #240]	@ (8017edc <tcp_input+0x28c>)
 8017dec:	681b      	ldr	r3, [r3, #0]
 8017dee:	689b      	ldr	r3, [r3, #8]
 8017df0:	4a3a      	ldr	r2, [pc, #232]	@ (8017edc <tcp_input+0x28c>)
 8017df2:	6814      	ldr	r4, [r2, #0]
 8017df4:	4618      	mov	r0, r3
 8017df6:	f7fc fc77 	bl	80146e8 <lwip_htonl>
 8017dfa:	4603      	mov	r3, r0
 8017dfc:	60a3      	str	r3, [r4, #8]
 8017dfe:	68a3      	ldr	r3, [r4, #8]
 8017e00:	4a3f      	ldr	r2, [pc, #252]	@ (8017f00 <tcp_input+0x2b0>)
 8017e02:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8017e04:	4b35      	ldr	r3, [pc, #212]	@ (8017edc <tcp_input+0x28c>)
 8017e06:	681b      	ldr	r3, [r3, #0]
 8017e08:	89db      	ldrh	r3, [r3, #14]
 8017e0a:	b29b      	uxth	r3, r3
 8017e0c:	4a33      	ldr	r2, [pc, #204]	@ (8017edc <tcp_input+0x28c>)
 8017e0e:	6814      	ldr	r4, [r2, #0]
 8017e10:	4618      	mov	r0, r3
 8017e12:	f7fc fc53 	bl	80146bc <lwip_htons>
 8017e16:	4603      	mov	r3, r0
 8017e18:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8017e1a:	4b30      	ldr	r3, [pc, #192]	@ (8017edc <tcp_input+0x28c>)
 8017e1c:	681b      	ldr	r3, [r3, #0]
 8017e1e:	899b      	ldrh	r3, [r3, #12]
 8017e20:	b29b      	uxth	r3, r3
 8017e22:	4618      	mov	r0, r3
 8017e24:	f7fc fc4a 	bl	80146bc <lwip_htons>
 8017e28:	4603      	mov	r3, r0
 8017e2a:	b2db      	uxtb	r3, r3
 8017e2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8017e30:	b2da      	uxtb	r2, r3
 8017e32:	4b34      	ldr	r3, [pc, #208]	@ (8017f04 <tcp_input+0x2b4>)
 8017e34:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8017e36:	687b      	ldr	r3, [r7, #4]
 8017e38:	891a      	ldrh	r2, [r3, #8]
 8017e3a:	4b33      	ldr	r3, [pc, #204]	@ (8017f08 <tcp_input+0x2b8>)
 8017e3c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8017e3e:	4b31      	ldr	r3, [pc, #196]	@ (8017f04 <tcp_input+0x2b4>)
 8017e40:	781b      	ldrb	r3, [r3, #0]
 8017e42:	f003 0303 	and.w	r3, r3, #3
 8017e46:	2b00      	cmp	r3, #0
 8017e48:	d00c      	beq.n	8017e64 <tcp_input+0x214>
    tcplen++;
 8017e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8017f08 <tcp_input+0x2b8>)
 8017e4c:	881b      	ldrh	r3, [r3, #0]
 8017e4e:	3301      	adds	r3, #1
 8017e50:	b29a      	uxth	r2, r3
 8017e52:	4b2d      	ldr	r3, [pc, #180]	@ (8017f08 <tcp_input+0x2b8>)
 8017e54:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	891a      	ldrh	r2, [r3, #8]
 8017e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8017f08 <tcp_input+0x2b8>)
 8017e5c:	881b      	ldrh	r3, [r3, #0]
 8017e5e:	429a      	cmp	r2, r3
 8017e60:	f200 82e6 	bhi.w	8018430 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8017e64:	2300      	movs	r3, #0
 8017e66:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017e68:	4b28      	ldr	r3, [pc, #160]	@ (8017f0c <tcp_input+0x2bc>)
 8017e6a:	681b      	ldr	r3, [r3, #0]
 8017e6c:	61fb      	str	r3, [r7, #28]
 8017e6e:	e09d      	b.n	8017fac <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8017e70:	69fb      	ldr	r3, [r7, #28]
 8017e72:	7d1b      	ldrb	r3, [r3, #20]
 8017e74:	2b00      	cmp	r3, #0
 8017e76:	d105      	bne.n	8017e84 <tcp_input+0x234>
 8017e78:	4b15      	ldr	r3, [pc, #84]	@ (8017ed0 <tcp_input+0x280>)
 8017e7a:	22fb      	movs	r2, #251	@ 0xfb
 8017e7c:	4924      	ldr	r1, [pc, #144]	@ (8017f10 <tcp_input+0x2c0>)
 8017e7e:	4816      	ldr	r0, [pc, #88]	@ (8017ed8 <tcp_input+0x288>)
 8017e80:	f006 ffde 	bl	801ee40 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8017e84:	69fb      	ldr	r3, [r7, #28]
 8017e86:	7d1b      	ldrb	r3, [r3, #20]
 8017e88:	2b0a      	cmp	r3, #10
 8017e8a:	d105      	bne.n	8017e98 <tcp_input+0x248>
 8017e8c:	4b10      	ldr	r3, [pc, #64]	@ (8017ed0 <tcp_input+0x280>)
 8017e8e:	22fc      	movs	r2, #252	@ 0xfc
 8017e90:	4920      	ldr	r1, [pc, #128]	@ (8017f14 <tcp_input+0x2c4>)
 8017e92:	4811      	ldr	r0, [pc, #68]	@ (8017ed8 <tcp_input+0x288>)
 8017e94:	f006 ffd4 	bl	801ee40 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8017e98:	69fb      	ldr	r3, [r7, #28]
 8017e9a:	7d1b      	ldrb	r3, [r3, #20]
 8017e9c:	2b01      	cmp	r3, #1
 8017e9e:	d105      	bne.n	8017eac <tcp_input+0x25c>
 8017ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8017ed0 <tcp_input+0x280>)
 8017ea2:	22fd      	movs	r2, #253	@ 0xfd
 8017ea4:	491c      	ldr	r1, [pc, #112]	@ (8017f18 <tcp_input+0x2c8>)
 8017ea6:	480c      	ldr	r0, [pc, #48]	@ (8017ed8 <tcp_input+0x288>)
 8017ea8:	f006 ffca 	bl	801ee40 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017eac:	69fb      	ldr	r3, [r7, #28]
 8017eae:	7a1b      	ldrb	r3, [r3, #8]
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	d033      	beq.n	8017f1c <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017eb4:	69fb      	ldr	r3, [r7, #28]
 8017eb6:	7a1a      	ldrb	r2, [r3, #8]
 8017eb8:	4b09      	ldr	r3, [pc, #36]	@ (8017ee0 <tcp_input+0x290>)
 8017eba:	685b      	ldr	r3, [r3, #4]
 8017ebc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017ec0:	3301      	adds	r3, #1
 8017ec2:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017ec4:	429a      	cmp	r2, r3
 8017ec6:	d029      	beq.n	8017f1c <tcp_input+0x2cc>
      prev = pcb;
 8017ec8:	69fb      	ldr	r3, [r7, #28]
 8017eca:	61bb      	str	r3, [r7, #24]
      continue;
 8017ecc:	e06b      	b.n	8017fa6 <tcp_input+0x356>
 8017ece:	bf00      	nop
 8017ed0:	08021918 	.word	0x08021918
 8017ed4:	0802194c 	.word	0x0802194c
 8017ed8:	08021964 	.word	0x08021964
 8017edc:	20013174 	.word	0x20013174
 8017ee0:	2000f9f8 	.word	0x2000f9f8
 8017ee4:	20013178 	.word	0x20013178
 8017ee8:	2001317c 	.word	0x2001317c
 8017eec:	2001317a 	.word	0x2001317a
 8017ef0:	0802198c 	.word	0x0802198c
 8017ef4:	0802199c 	.word	0x0802199c
 8017ef8:	080219a8 	.word	0x080219a8
 8017efc:	20013184 	.word	0x20013184
 8017f00:	20013188 	.word	0x20013188
 8017f04:	20013190 	.word	0x20013190
 8017f08:	2001318e 	.word	0x2001318e
 8017f0c:	20013158 	.word	0x20013158
 8017f10:	080219c8 	.word	0x080219c8
 8017f14:	080219f0 	.word	0x080219f0
 8017f18:	08021a1c 	.word	0x08021a1c
    }

    if (pcb->remote_port == tcphdr->src &&
 8017f1c:	69fb      	ldr	r3, [r7, #28]
 8017f1e:	8b1a      	ldrh	r2, [r3, #24]
 8017f20:	4b72      	ldr	r3, [pc, #456]	@ (80180ec <tcp_input+0x49c>)
 8017f22:	681b      	ldr	r3, [r3, #0]
 8017f24:	881b      	ldrh	r3, [r3, #0]
 8017f26:	b29b      	uxth	r3, r3
 8017f28:	429a      	cmp	r2, r3
 8017f2a:	d13a      	bne.n	8017fa2 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8017f2c:	69fb      	ldr	r3, [r7, #28]
 8017f2e:	8ada      	ldrh	r2, [r3, #22]
 8017f30:	4b6e      	ldr	r3, [pc, #440]	@ (80180ec <tcp_input+0x49c>)
 8017f32:	681b      	ldr	r3, [r3, #0]
 8017f34:	885b      	ldrh	r3, [r3, #2]
 8017f36:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8017f38:	429a      	cmp	r2, r3
 8017f3a:	d132      	bne.n	8017fa2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017f3c:	69fb      	ldr	r3, [r7, #28]
 8017f3e:	685a      	ldr	r2, [r3, #4]
 8017f40:	4b6b      	ldr	r3, [pc, #428]	@ (80180f0 <tcp_input+0x4a0>)
 8017f42:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8017f44:	429a      	cmp	r2, r3
 8017f46:	d12c      	bne.n	8017fa2 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8017f48:	69fb      	ldr	r3, [r7, #28]
 8017f4a:	681a      	ldr	r2, [r3, #0]
 8017f4c:	4b68      	ldr	r3, [pc, #416]	@ (80180f0 <tcp_input+0x4a0>)
 8017f4e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017f50:	429a      	cmp	r2, r3
 8017f52:	d126      	bne.n	8017fa2 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8017f54:	69fb      	ldr	r3, [r7, #28]
 8017f56:	68db      	ldr	r3, [r3, #12]
 8017f58:	69fa      	ldr	r2, [r7, #28]
 8017f5a:	429a      	cmp	r2, r3
 8017f5c:	d106      	bne.n	8017f6c <tcp_input+0x31c>
 8017f5e:	4b65      	ldr	r3, [pc, #404]	@ (80180f4 <tcp_input+0x4a4>)
 8017f60:	f240 120d 	movw	r2, #269	@ 0x10d
 8017f64:	4964      	ldr	r1, [pc, #400]	@ (80180f8 <tcp_input+0x4a8>)
 8017f66:	4865      	ldr	r0, [pc, #404]	@ (80180fc <tcp_input+0x4ac>)
 8017f68:	f006 ff6a 	bl	801ee40 <iprintf>
      if (prev != NULL) {
 8017f6c:	69bb      	ldr	r3, [r7, #24]
 8017f6e:	2b00      	cmp	r3, #0
 8017f70:	d00a      	beq.n	8017f88 <tcp_input+0x338>
        prev->next = pcb->next;
 8017f72:	69fb      	ldr	r3, [r7, #28]
 8017f74:	68da      	ldr	r2, [r3, #12]
 8017f76:	69bb      	ldr	r3, [r7, #24]
 8017f78:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8017f7a:	4b61      	ldr	r3, [pc, #388]	@ (8018100 <tcp_input+0x4b0>)
 8017f7c:	681a      	ldr	r2, [r3, #0]
 8017f7e:	69fb      	ldr	r3, [r7, #28]
 8017f80:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8017f82:	4a5f      	ldr	r2, [pc, #380]	@ (8018100 <tcp_input+0x4b0>)
 8017f84:	69fb      	ldr	r3, [r7, #28]
 8017f86:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8017f88:	69fb      	ldr	r3, [r7, #28]
 8017f8a:	68db      	ldr	r3, [r3, #12]
 8017f8c:	69fa      	ldr	r2, [r7, #28]
 8017f8e:	429a      	cmp	r2, r3
 8017f90:	d111      	bne.n	8017fb6 <tcp_input+0x366>
 8017f92:	4b58      	ldr	r3, [pc, #352]	@ (80180f4 <tcp_input+0x4a4>)
 8017f94:	f240 1215 	movw	r2, #277	@ 0x115
 8017f98:	495a      	ldr	r1, [pc, #360]	@ (8018104 <tcp_input+0x4b4>)
 8017f9a:	4858      	ldr	r0, [pc, #352]	@ (80180fc <tcp_input+0x4ac>)
 8017f9c:	f006 ff50 	bl	801ee40 <iprintf>
      break;
 8017fa0:	e009      	b.n	8017fb6 <tcp_input+0x366>
    }
    prev = pcb;
 8017fa2:	69fb      	ldr	r3, [r7, #28]
 8017fa4:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8017fa6:	69fb      	ldr	r3, [r7, #28]
 8017fa8:	68db      	ldr	r3, [r3, #12]
 8017faa:	61fb      	str	r3, [r7, #28]
 8017fac:	69fb      	ldr	r3, [r7, #28]
 8017fae:	2b00      	cmp	r3, #0
 8017fb0:	f47f af5e 	bne.w	8017e70 <tcp_input+0x220>
 8017fb4:	e000      	b.n	8017fb8 <tcp_input+0x368>
      break;
 8017fb6:	bf00      	nop
  }

  if (pcb == NULL) {
 8017fb8:	69fb      	ldr	r3, [r7, #28]
 8017fba:	2b00      	cmp	r3, #0
 8017fbc:	f040 80aa 	bne.w	8018114 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017fc0:	4b51      	ldr	r3, [pc, #324]	@ (8018108 <tcp_input+0x4b8>)
 8017fc2:	681b      	ldr	r3, [r3, #0]
 8017fc4:	61fb      	str	r3, [r7, #28]
 8017fc6:	e03f      	b.n	8018048 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8017fc8:	69fb      	ldr	r3, [r7, #28]
 8017fca:	7d1b      	ldrb	r3, [r3, #20]
 8017fcc:	2b0a      	cmp	r3, #10
 8017fce:	d006      	beq.n	8017fde <tcp_input+0x38e>
 8017fd0:	4b48      	ldr	r3, [pc, #288]	@ (80180f4 <tcp_input+0x4a4>)
 8017fd2:	f240 121f 	movw	r2, #287	@ 0x11f
 8017fd6:	494d      	ldr	r1, [pc, #308]	@ (801810c <tcp_input+0x4bc>)
 8017fd8:	4848      	ldr	r0, [pc, #288]	@ (80180fc <tcp_input+0x4ac>)
 8017fda:	f006 ff31 	bl	801ee40 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017fde:	69fb      	ldr	r3, [r7, #28]
 8017fe0:	7a1b      	ldrb	r3, [r3, #8]
 8017fe2:	2b00      	cmp	r3, #0
 8017fe4:	d009      	beq.n	8017ffa <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017fe6:	69fb      	ldr	r3, [r7, #28]
 8017fe8:	7a1a      	ldrb	r2, [r3, #8]
 8017fea:	4b41      	ldr	r3, [pc, #260]	@ (80180f0 <tcp_input+0x4a0>)
 8017fec:	685b      	ldr	r3, [r3, #4]
 8017fee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017ff2:	3301      	adds	r3, #1
 8017ff4:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017ff6:	429a      	cmp	r2, r3
 8017ff8:	d122      	bne.n	8018040 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8017ffa:	69fb      	ldr	r3, [r7, #28]
 8017ffc:	8b1a      	ldrh	r2, [r3, #24]
 8017ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80180ec <tcp_input+0x49c>)
 8018000:	681b      	ldr	r3, [r3, #0]
 8018002:	881b      	ldrh	r3, [r3, #0]
 8018004:	b29b      	uxth	r3, r3
 8018006:	429a      	cmp	r2, r3
 8018008:	d11b      	bne.n	8018042 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801800a:	69fb      	ldr	r3, [r7, #28]
 801800c:	8ada      	ldrh	r2, [r3, #22]
 801800e:	4b37      	ldr	r3, [pc, #220]	@ (80180ec <tcp_input+0x49c>)
 8018010:	681b      	ldr	r3, [r3, #0]
 8018012:	885b      	ldrh	r3, [r3, #2]
 8018014:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8018016:	429a      	cmp	r2, r3
 8018018:	d113      	bne.n	8018042 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801801a:	69fb      	ldr	r3, [r7, #28]
 801801c:	685a      	ldr	r2, [r3, #4]
 801801e:	4b34      	ldr	r3, [pc, #208]	@ (80180f0 <tcp_input+0x4a0>)
 8018020:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8018022:	429a      	cmp	r2, r3
 8018024:	d10d      	bne.n	8018042 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8018026:	69fb      	ldr	r3, [r7, #28]
 8018028:	681a      	ldr	r2, [r3, #0]
 801802a:	4b31      	ldr	r3, [pc, #196]	@ (80180f0 <tcp_input+0x4a0>)
 801802c:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801802e:	429a      	cmp	r2, r3
 8018030:	d107      	bne.n	8018042 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8018032:	69f8      	ldr	r0, [r7, #28]
 8018034:	f000 fb56 	bl	80186e4 <tcp_timewait_input>
        }
        pbuf_free(p);
 8018038:	6878      	ldr	r0, [r7, #4]
 801803a:	f7fd ff31 	bl	8015ea0 <pbuf_free>
        return;
 801803e:	e1fd      	b.n	801843c <tcp_input+0x7ec>
        continue;
 8018040:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018042:	69fb      	ldr	r3, [r7, #28]
 8018044:	68db      	ldr	r3, [r3, #12]
 8018046:	61fb      	str	r3, [r7, #28]
 8018048:	69fb      	ldr	r3, [r7, #28]
 801804a:	2b00      	cmp	r3, #0
 801804c:	d1bc      	bne.n	8017fc8 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801804e:	2300      	movs	r3, #0
 8018050:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018052:	4b2f      	ldr	r3, [pc, #188]	@ (8018110 <tcp_input+0x4c0>)
 8018054:	681b      	ldr	r3, [r3, #0]
 8018056:	617b      	str	r3, [r7, #20]
 8018058:	e02a      	b.n	80180b0 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801805a:	697b      	ldr	r3, [r7, #20]
 801805c:	7a1b      	ldrb	r3, [r3, #8]
 801805e:	2b00      	cmp	r3, #0
 8018060:	d00c      	beq.n	801807c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018062:	697b      	ldr	r3, [r7, #20]
 8018064:	7a1a      	ldrb	r2, [r3, #8]
 8018066:	4b22      	ldr	r3, [pc, #136]	@ (80180f0 <tcp_input+0x4a0>)
 8018068:	685b      	ldr	r3, [r3, #4]
 801806a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801806e:	3301      	adds	r3, #1
 8018070:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8018072:	429a      	cmp	r2, r3
 8018074:	d002      	beq.n	801807c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8018076:	697b      	ldr	r3, [r7, #20]
 8018078:	61bb      	str	r3, [r7, #24]
        continue;
 801807a:	e016      	b.n	80180aa <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801807c:	697b      	ldr	r3, [r7, #20]
 801807e:	8ada      	ldrh	r2, [r3, #22]
 8018080:	4b1a      	ldr	r3, [pc, #104]	@ (80180ec <tcp_input+0x49c>)
 8018082:	681b      	ldr	r3, [r3, #0]
 8018084:	885b      	ldrh	r3, [r3, #2]
 8018086:	b29b      	uxth	r3, r3
 8018088:	429a      	cmp	r2, r3
 801808a:	d10c      	bne.n	80180a6 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801808c:	697b      	ldr	r3, [r7, #20]
 801808e:	681a      	ldr	r2, [r3, #0]
 8018090:	4b17      	ldr	r3, [pc, #92]	@ (80180f0 <tcp_input+0x4a0>)
 8018092:	695b      	ldr	r3, [r3, #20]
 8018094:	429a      	cmp	r2, r3
 8018096:	d00f      	beq.n	80180b8 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8018098:	697b      	ldr	r3, [r7, #20]
 801809a:	2b00      	cmp	r3, #0
 801809c:	d00d      	beq.n	80180ba <tcp_input+0x46a>
 801809e:	697b      	ldr	r3, [r7, #20]
 80180a0:	681b      	ldr	r3, [r3, #0]
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	d009      	beq.n	80180ba <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80180a6:	697b      	ldr	r3, [r7, #20]
 80180a8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80180aa:	697b      	ldr	r3, [r7, #20]
 80180ac:	68db      	ldr	r3, [r3, #12]
 80180ae:	617b      	str	r3, [r7, #20]
 80180b0:	697b      	ldr	r3, [r7, #20]
 80180b2:	2b00      	cmp	r3, #0
 80180b4:	d1d1      	bne.n	801805a <tcp_input+0x40a>
 80180b6:	e000      	b.n	80180ba <tcp_input+0x46a>
            break;
 80180b8:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80180ba:	697b      	ldr	r3, [r7, #20]
 80180bc:	2b00      	cmp	r3, #0
 80180be:	d029      	beq.n	8018114 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80180c0:	69bb      	ldr	r3, [r7, #24]
 80180c2:	2b00      	cmp	r3, #0
 80180c4:	d00a      	beq.n	80180dc <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80180c6:	697b      	ldr	r3, [r7, #20]
 80180c8:	68da      	ldr	r2, [r3, #12]
 80180ca:	69bb      	ldr	r3, [r7, #24]
 80180cc:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80180ce:	4b10      	ldr	r3, [pc, #64]	@ (8018110 <tcp_input+0x4c0>)
 80180d0:	681a      	ldr	r2, [r3, #0]
 80180d2:	697b      	ldr	r3, [r7, #20]
 80180d4:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80180d6:	4a0e      	ldr	r2, [pc, #56]	@ (8018110 <tcp_input+0x4c0>)
 80180d8:	697b      	ldr	r3, [r7, #20]
 80180da:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80180dc:	6978      	ldr	r0, [r7, #20]
 80180de:	f000 fa03 	bl	80184e8 <tcp_listen_input>
      }
      pbuf_free(p);
 80180e2:	6878      	ldr	r0, [r7, #4]
 80180e4:	f7fd fedc 	bl	8015ea0 <pbuf_free>
      return;
 80180e8:	e1a8      	b.n	801843c <tcp_input+0x7ec>
 80180ea:	bf00      	nop
 80180ec:	20013174 	.word	0x20013174
 80180f0:	2000f9f8 	.word	0x2000f9f8
 80180f4:	08021918 	.word	0x08021918
 80180f8:	08021a44 	.word	0x08021a44
 80180fc:	08021964 	.word	0x08021964
 8018100:	20013158 	.word	0x20013158
 8018104:	08021a70 	.word	0x08021a70
 8018108:	2001315c 	.word	0x2001315c
 801810c:	08021a9c 	.word	0x08021a9c
 8018110:	20013154 	.word	0x20013154
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8018114:	69fb      	ldr	r3, [r7, #28]
 8018116:	2b00      	cmp	r3, #0
 8018118:	f000 8158 	beq.w	80183cc <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801811c:	4b95      	ldr	r3, [pc, #596]	@ (8018374 <tcp_input+0x724>)
 801811e:	2200      	movs	r2, #0
 8018120:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8018122:	687b      	ldr	r3, [r7, #4]
 8018124:	891a      	ldrh	r2, [r3, #8]
 8018126:	4b93      	ldr	r3, [pc, #588]	@ (8018374 <tcp_input+0x724>)
 8018128:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801812a:	4a92      	ldr	r2, [pc, #584]	@ (8018374 <tcp_input+0x724>)
 801812c:	687b      	ldr	r3, [r7, #4]
 801812e:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8018130:	4b91      	ldr	r3, [pc, #580]	@ (8018378 <tcp_input+0x728>)
 8018132:	681b      	ldr	r3, [r3, #0]
 8018134:	4a8f      	ldr	r2, [pc, #572]	@ (8018374 <tcp_input+0x724>)
 8018136:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8018138:	4b90      	ldr	r3, [pc, #576]	@ (801837c <tcp_input+0x72c>)
 801813a:	2200      	movs	r2, #0
 801813c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801813e:	4b90      	ldr	r3, [pc, #576]	@ (8018380 <tcp_input+0x730>)
 8018140:	2200      	movs	r2, #0
 8018142:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8018144:	4b8f      	ldr	r3, [pc, #572]	@ (8018384 <tcp_input+0x734>)
 8018146:	2200      	movs	r2, #0
 8018148:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801814a:	4b8f      	ldr	r3, [pc, #572]	@ (8018388 <tcp_input+0x738>)
 801814c:	781b      	ldrb	r3, [r3, #0]
 801814e:	f003 0308 	and.w	r3, r3, #8
 8018152:	2b00      	cmp	r3, #0
 8018154:	d006      	beq.n	8018164 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8018156:	687b      	ldr	r3, [r7, #4]
 8018158:	7b5b      	ldrb	r3, [r3, #13]
 801815a:	f043 0301 	orr.w	r3, r3, #1
 801815e:	b2da      	uxtb	r2, r3
 8018160:	687b      	ldr	r3, [r7, #4]
 8018162:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8018164:	69fb      	ldr	r3, [r7, #28]
 8018166:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018168:	2b00      	cmp	r3, #0
 801816a:	d017      	beq.n	801819c <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801816c:	69f8      	ldr	r0, [r7, #28]
 801816e:	f7ff f929 	bl	80173c4 <tcp_process_refused_data>
 8018172:	4603      	mov	r3, r0
 8018174:	f113 0f0d 	cmn.w	r3, #13
 8018178:	d007      	beq.n	801818a <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801817a:	69fb      	ldr	r3, [r7, #28]
 801817c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801817e:	2b00      	cmp	r3, #0
 8018180:	d00c      	beq.n	801819c <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8018182:	4b82      	ldr	r3, [pc, #520]	@ (801838c <tcp_input+0x73c>)
 8018184:	881b      	ldrh	r3, [r3, #0]
 8018186:	2b00      	cmp	r3, #0
 8018188:	d008      	beq.n	801819c <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801818a:	69fb      	ldr	r3, [r7, #28]
 801818c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801818e:	2b00      	cmp	r3, #0
 8018190:	f040 80e3 	bne.w	801835a <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8018194:	69f8      	ldr	r0, [r7, #28]
 8018196:	f003 f9a7 	bl	801b4e8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801819a:	e0de      	b.n	801835a <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 801819c:	4a7c      	ldr	r2, [pc, #496]	@ (8018390 <tcp_input+0x740>)
 801819e:	69fb      	ldr	r3, [r7, #28]
 80181a0:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80181a2:	69f8      	ldr	r0, [r7, #28]
 80181a4:	f000 fb18 	bl	80187d8 <tcp_process>
 80181a8:	4603      	mov	r3, r0
 80181aa:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80181ac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80181b0:	f113 0f0d 	cmn.w	r3, #13
 80181b4:	f000 80d3 	beq.w	801835e <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 80181b8:	4b71      	ldr	r3, [pc, #452]	@ (8018380 <tcp_input+0x730>)
 80181ba:	781b      	ldrb	r3, [r3, #0]
 80181bc:	f003 0308 	and.w	r3, r3, #8
 80181c0:	2b00      	cmp	r3, #0
 80181c2:	d015      	beq.n	80181f0 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80181c4:	69fb      	ldr	r3, [r7, #28]
 80181c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80181ca:	2b00      	cmp	r3, #0
 80181cc:	d008      	beq.n	80181e0 <tcp_input+0x590>
 80181ce:	69fb      	ldr	r3, [r7, #28]
 80181d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80181d4:	69fa      	ldr	r2, [r7, #28]
 80181d6:	6912      	ldr	r2, [r2, #16]
 80181d8:	f06f 010d 	mvn.w	r1, #13
 80181dc:	4610      	mov	r0, r2
 80181de:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80181e0:	69f9      	ldr	r1, [r7, #28]
 80181e2:	486c      	ldr	r0, [pc, #432]	@ (8018394 <tcp_input+0x744>)
 80181e4:	f7ff fbbc 	bl	8017960 <tcp_pcb_remove>
        tcp_free(pcb);
 80181e8:	69f8      	ldr	r0, [r7, #28]
 80181ea:	f7fe f9a7 	bl	801653c <tcp_free>
 80181ee:	e0da      	b.n	80183a6 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80181f0:	2300      	movs	r3, #0
 80181f2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80181f4:	4b63      	ldr	r3, [pc, #396]	@ (8018384 <tcp_input+0x734>)
 80181f6:	881b      	ldrh	r3, [r3, #0]
 80181f8:	2b00      	cmp	r3, #0
 80181fa:	d01d      	beq.n	8018238 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80181fc:	4b61      	ldr	r3, [pc, #388]	@ (8018384 <tcp_input+0x734>)
 80181fe:	881b      	ldrh	r3, [r3, #0]
 8018200:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8018202:	69fb      	ldr	r3, [r7, #28]
 8018204:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018208:	2b00      	cmp	r3, #0
 801820a:	d00a      	beq.n	8018222 <tcp_input+0x5d2>
 801820c:	69fb      	ldr	r3, [r7, #28]
 801820e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018212:	69fa      	ldr	r2, [r7, #28]
 8018214:	6910      	ldr	r0, [r2, #16]
 8018216:	89fa      	ldrh	r2, [r7, #14]
 8018218:	69f9      	ldr	r1, [r7, #28]
 801821a:	4798      	blx	r3
 801821c:	4603      	mov	r3, r0
 801821e:	74fb      	strb	r3, [r7, #19]
 8018220:	e001      	b.n	8018226 <tcp_input+0x5d6>
 8018222:	2300      	movs	r3, #0
 8018224:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8018226:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801822a:	f113 0f0d 	cmn.w	r3, #13
 801822e:	f000 8098 	beq.w	8018362 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8018232:	4b54      	ldr	r3, [pc, #336]	@ (8018384 <tcp_input+0x734>)
 8018234:	2200      	movs	r2, #0
 8018236:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8018238:	69f8      	ldr	r0, [r7, #28]
 801823a:	f000 f915 	bl	8018468 <tcp_input_delayed_close>
 801823e:	4603      	mov	r3, r0
 8018240:	2b00      	cmp	r3, #0
 8018242:	f040 8090 	bne.w	8018366 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8018246:	4b4d      	ldr	r3, [pc, #308]	@ (801837c <tcp_input+0x72c>)
 8018248:	681b      	ldr	r3, [r3, #0]
 801824a:	2b00      	cmp	r3, #0
 801824c:	d041      	beq.n	80182d2 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801824e:	69fb      	ldr	r3, [r7, #28]
 8018250:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018252:	2b00      	cmp	r3, #0
 8018254:	d006      	beq.n	8018264 <tcp_input+0x614>
 8018256:	4b50      	ldr	r3, [pc, #320]	@ (8018398 <tcp_input+0x748>)
 8018258:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 801825c:	494f      	ldr	r1, [pc, #316]	@ (801839c <tcp_input+0x74c>)
 801825e:	4850      	ldr	r0, [pc, #320]	@ (80183a0 <tcp_input+0x750>)
 8018260:	f006 fdee 	bl	801ee40 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8018264:	69fb      	ldr	r3, [r7, #28]
 8018266:	8b5b      	ldrh	r3, [r3, #26]
 8018268:	f003 0310 	and.w	r3, r3, #16
 801826c:	2b00      	cmp	r3, #0
 801826e:	d008      	beq.n	8018282 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8018270:	4b42      	ldr	r3, [pc, #264]	@ (801837c <tcp_input+0x72c>)
 8018272:	681b      	ldr	r3, [r3, #0]
 8018274:	4618      	mov	r0, r3
 8018276:	f7fd fe13 	bl	8015ea0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801827a:	69f8      	ldr	r0, [r7, #28]
 801827c:	f7fe fc46 	bl	8016b0c <tcp_abort>
            goto aborted;
 8018280:	e091      	b.n	80183a6 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8018282:	69fb      	ldr	r3, [r7, #28]
 8018284:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018288:	2b00      	cmp	r3, #0
 801828a:	d00c      	beq.n	80182a6 <tcp_input+0x656>
 801828c:	69fb      	ldr	r3, [r7, #28]
 801828e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8018292:	69fb      	ldr	r3, [r7, #28]
 8018294:	6918      	ldr	r0, [r3, #16]
 8018296:	4b39      	ldr	r3, [pc, #228]	@ (801837c <tcp_input+0x72c>)
 8018298:	681a      	ldr	r2, [r3, #0]
 801829a:	2300      	movs	r3, #0
 801829c:	69f9      	ldr	r1, [r7, #28]
 801829e:	47a0      	blx	r4
 80182a0:	4603      	mov	r3, r0
 80182a2:	74fb      	strb	r3, [r7, #19]
 80182a4:	e008      	b.n	80182b8 <tcp_input+0x668>
 80182a6:	4b35      	ldr	r3, [pc, #212]	@ (801837c <tcp_input+0x72c>)
 80182a8:	681a      	ldr	r2, [r3, #0]
 80182aa:	2300      	movs	r3, #0
 80182ac:	69f9      	ldr	r1, [r7, #28]
 80182ae:	2000      	movs	r0, #0
 80182b0:	f7ff f95e 	bl	8017570 <tcp_recv_null>
 80182b4:	4603      	mov	r3, r0
 80182b6:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80182b8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80182bc:	f113 0f0d 	cmn.w	r3, #13
 80182c0:	d053      	beq.n	801836a <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80182c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80182c6:	2b00      	cmp	r3, #0
 80182c8:	d003      	beq.n	80182d2 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80182ca:	4b2c      	ldr	r3, [pc, #176]	@ (801837c <tcp_input+0x72c>)
 80182cc:	681a      	ldr	r2, [r3, #0]
 80182ce:	69fb      	ldr	r3, [r7, #28]
 80182d0:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80182d2:	4b2b      	ldr	r3, [pc, #172]	@ (8018380 <tcp_input+0x730>)
 80182d4:	781b      	ldrb	r3, [r3, #0]
 80182d6:	f003 0320 	and.w	r3, r3, #32
 80182da:	2b00      	cmp	r3, #0
 80182dc:	d030      	beq.n	8018340 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 80182de:	69fb      	ldr	r3, [r7, #28]
 80182e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d009      	beq.n	80182fa <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80182e6:	69fb      	ldr	r3, [r7, #28]
 80182e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80182ea:	7b5a      	ldrb	r2, [r3, #13]
 80182ec:	69fb      	ldr	r3, [r7, #28]
 80182ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80182f0:	f042 0220 	orr.w	r2, r2, #32
 80182f4:	b2d2      	uxtb	r2, r2
 80182f6:	735a      	strb	r2, [r3, #13]
 80182f8:	e022      	b.n	8018340 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80182fa:	69fb      	ldr	r3, [r7, #28]
 80182fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80182fe:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8018302:	d005      	beq.n	8018310 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8018304:	69fb      	ldr	r3, [r7, #28]
 8018306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018308:	3301      	adds	r3, #1
 801830a:	b29a      	uxth	r2, r3
 801830c:	69fb      	ldr	r3, [r7, #28]
 801830e:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8018310:	69fb      	ldr	r3, [r7, #28]
 8018312:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018316:	2b00      	cmp	r3, #0
 8018318:	d00b      	beq.n	8018332 <tcp_input+0x6e2>
 801831a:	69fb      	ldr	r3, [r7, #28]
 801831c:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8018320:	69fb      	ldr	r3, [r7, #28]
 8018322:	6918      	ldr	r0, [r3, #16]
 8018324:	2300      	movs	r3, #0
 8018326:	2200      	movs	r2, #0
 8018328:	69f9      	ldr	r1, [r7, #28]
 801832a:	47a0      	blx	r4
 801832c:	4603      	mov	r3, r0
 801832e:	74fb      	strb	r3, [r7, #19]
 8018330:	e001      	b.n	8018336 <tcp_input+0x6e6>
 8018332:	2300      	movs	r3, #0
 8018334:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8018336:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801833a:	f113 0f0d 	cmn.w	r3, #13
 801833e:	d016      	beq.n	801836e <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8018340:	4b13      	ldr	r3, [pc, #76]	@ (8018390 <tcp_input+0x740>)
 8018342:	2200      	movs	r2, #0
 8018344:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8018346:	69f8      	ldr	r0, [r7, #28]
 8018348:	f000 f88e 	bl	8018468 <tcp_input_delayed_close>
 801834c:	4603      	mov	r3, r0
 801834e:	2b00      	cmp	r3, #0
 8018350:	d128      	bne.n	80183a4 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8018352:	69f8      	ldr	r0, [r7, #28]
 8018354:	f002 fac2 	bl	801a8dc <tcp_output>
 8018358:	e025      	b.n	80183a6 <tcp_input+0x756>
        goto aborted;
 801835a:	bf00      	nop
 801835c:	e023      	b.n	80183a6 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801835e:	bf00      	nop
 8018360:	e021      	b.n	80183a6 <tcp_input+0x756>
              goto aborted;
 8018362:	bf00      	nop
 8018364:	e01f      	b.n	80183a6 <tcp_input+0x756>
          goto aborted;
 8018366:	bf00      	nop
 8018368:	e01d      	b.n	80183a6 <tcp_input+0x756>
            goto aborted;
 801836a:	bf00      	nop
 801836c:	e01b      	b.n	80183a6 <tcp_input+0x756>
              goto aborted;
 801836e:	bf00      	nop
 8018370:	e019      	b.n	80183a6 <tcp_input+0x756>
 8018372:	bf00      	nop
 8018374:	20013164 	.word	0x20013164
 8018378:	20013174 	.word	0x20013174
 801837c:	20013194 	.word	0x20013194
 8018380:	20013191 	.word	0x20013191
 8018384:	2001318c 	.word	0x2001318c
 8018388:	20013190 	.word	0x20013190
 801838c:	2001318e 	.word	0x2001318e
 8018390:	20013198 	.word	0x20013198
 8018394:	20013158 	.word	0x20013158
 8018398:	08021918 	.word	0x08021918
 801839c:	08021acc 	.word	0x08021acc
 80183a0:	08021964 	.word	0x08021964
          goto aborted;
 80183a4:	bf00      	nop
    tcp_input_pcb = NULL;
 80183a6:	4b27      	ldr	r3, [pc, #156]	@ (8018444 <tcp_input+0x7f4>)
 80183a8:	2200      	movs	r2, #0
 80183aa:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80183ac:	4b26      	ldr	r3, [pc, #152]	@ (8018448 <tcp_input+0x7f8>)
 80183ae:	2200      	movs	r2, #0
 80183b0:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80183b2:	4b26      	ldr	r3, [pc, #152]	@ (801844c <tcp_input+0x7fc>)
 80183b4:	685b      	ldr	r3, [r3, #4]
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	d03f      	beq.n	801843a <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80183ba:	4b24      	ldr	r3, [pc, #144]	@ (801844c <tcp_input+0x7fc>)
 80183bc:	685b      	ldr	r3, [r3, #4]
 80183be:	4618      	mov	r0, r3
 80183c0:	f7fd fd6e 	bl	8015ea0 <pbuf_free>
      inseg.p = NULL;
 80183c4:	4b21      	ldr	r3, [pc, #132]	@ (801844c <tcp_input+0x7fc>)
 80183c6:	2200      	movs	r2, #0
 80183c8:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80183ca:	e036      	b.n	801843a <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80183cc:	4b20      	ldr	r3, [pc, #128]	@ (8018450 <tcp_input+0x800>)
 80183ce:	681b      	ldr	r3, [r3, #0]
 80183d0:	899b      	ldrh	r3, [r3, #12]
 80183d2:	b29b      	uxth	r3, r3
 80183d4:	4618      	mov	r0, r3
 80183d6:	f7fc f971 	bl	80146bc <lwip_htons>
 80183da:	4603      	mov	r3, r0
 80183dc:	b2db      	uxtb	r3, r3
 80183de:	f003 0304 	and.w	r3, r3, #4
 80183e2:	2b00      	cmp	r3, #0
 80183e4:	d118      	bne.n	8018418 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80183e6:	4b1b      	ldr	r3, [pc, #108]	@ (8018454 <tcp_input+0x804>)
 80183e8:	6819      	ldr	r1, [r3, #0]
 80183ea:	4b1b      	ldr	r3, [pc, #108]	@ (8018458 <tcp_input+0x808>)
 80183ec:	881b      	ldrh	r3, [r3, #0]
 80183ee:	461a      	mov	r2, r3
 80183f0:	4b1a      	ldr	r3, [pc, #104]	@ (801845c <tcp_input+0x80c>)
 80183f2:	681b      	ldr	r3, [r3, #0]
 80183f4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80183f6:	4b16      	ldr	r3, [pc, #88]	@ (8018450 <tcp_input+0x800>)
 80183f8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80183fa:	885b      	ldrh	r3, [r3, #2]
 80183fc:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80183fe:	4a14      	ldr	r2, [pc, #80]	@ (8018450 <tcp_input+0x800>)
 8018400:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018402:	8812      	ldrh	r2, [r2, #0]
 8018404:	b292      	uxth	r2, r2
 8018406:	9202      	str	r2, [sp, #8]
 8018408:	9301      	str	r3, [sp, #4]
 801840a:	4b15      	ldr	r3, [pc, #84]	@ (8018460 <tcp_input+0x810>)
 801840c:	9300      	str	r3, [sp, #0]
 801840e:	4b15      	ldr	r3, [pc, #84]	@ (8018464 <tcp_input+0x814>)
 8018410:	4602      	mov	r2, r0
 8018412:	2000      	movs	r0, #0
 8018414:	f003 f816 	bl	801b444 <tcp_rst>
    pbuf_free(p);
 8018418:	6878      	ldr	r0, [r7, #4]
 801841a:	f7fd fd41 	bl	8015ea0 <pbuf_free>
  return;
 801841e:	e00c      	b.n	801843a <tcp_input+0x7ea>
    goto dropped;
 8018420:	bf00      	nop
 8018422:	e006      	b.n	8018432 <tcp_input+0x7e2>
    goto dropped;
 8018424:	bf00      	nop
 8018426:	e004      	b.n	8018432 <tcp_input+0x7e2>
    goto dropped;
 8018428:	bf00      	nop
 801842a:	e002      	b.n	8018432 <tcp_input+0x7e2>
      goto dropped;
 801842c:	bf00      	nop
 801842e:	e000      	b.n	8018432 <tcp_input+0x7e2>
      goto dropped;
 8018430:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8018432:	6878      	ldr	r0, [r7, #4]
 8018434:	f7fd fd34 	bl	8015ea0 <pbuf_free>
 8018438:	e000      	b.n	801843c <tcp_input+0x7ec>
  return;
 801843a:	bf00      	nop
}
 801843c:	3724      	adds	r7, #36	@ 0x24
 801843e:	46bd      	mov	sp, r7
 8018440:	bd90      	pop	{r4, r7, pc}
 8018442:	bf00      	nop
 8018444:	20013198 	.word	0x20013198
 8018448:	20013194 	.word	0x20013194
 801844c:	20013164 	.word	0x20013164
 8018450:	20013174 	.word	0x20013174
 8018454:	20013188 	.word	0x20013188
 8018458:	2001318e 	.word	0x2001318e
 801845c:	20013184 	.word	0x20013184
 8018460:	2000fa08 	.word	0x2000fa08
 8018464:	2000fa0c 	.word	0x2000fa0c

08018468 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8018468:	b580      	push	{r7, lr}
 801846a:	b082      	sub	sp, #8
 801846c:	af00      	add	r7, sp, #0
 801846e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8018470:	687b      	ldr	r3, [r7, #4]
 8018472:	2b00      	cmp	r3, #0
 8018474:	d106      	bne.n	8018484 <tcp_input_delayed_close+0x1c>
 8018476:	4b17      	ldr	r3, [pc, #92]	@ (80184d4 <tcp_input_delayed_close+0x6c>)
 8018478:	f240 225a 	movw	r2, #602	@ 0x25a
 801847c:	4916      	ldr	r1, [pc, #88]	@ (80184d8 <tcp_input_delayed_close+0x70>)
 801847e:	4817      	ldr	r0, [pc, #92]	@ (80184dc <tcp_input_delayed_close+0x74>)
 8018480:	f006 fcde 	bl	801ee40 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8018484:	4b16      	ldr	r3, [pc, #88]	@ (80184e0 <tcp_input_delayed_close+0x78>)
 8018486:	781b      	ldrb	r3, [r3, #0]
 8018488:	f003 0310 	and.w	r3, r3, #16
 801848c:	2b00      	cmp	r3, #0
 801848e:	d01c      	beq.n	80184ca <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8018490:	687b      	ldr	r3, [r7, #4]
 8018492:	8b5b      	ldrh	r3, [r3, #26]
 8018494:	f003 0310 	and.w	r3, r3, #16
 8018498:	2b00      	cmp	r3, #0
 801849a:	d10d      	bne.n	80184b8 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80184a2:	2b00      	cmp	r3, #0
 80184a4:	d008      	beq.n	80184b8 <tcp_input_delayed_close+0x50>
 80184a6:	687b      	ldr	r3, [r7, #4]
 80184a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80184ac:	687a      	ldr	r2, [r7, #4]
 80184ae:	6912      	ldr	r2, [r2, #16]
 80184b0:	f06f 010e 	mvn.w	r1, #14
 80184b4:	4610      	mov	r0, r2
 80184b6:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80184b8:	6879      	ldr	r1, [r7, #4]
 80184ba:	480a      	ldr	r0, [pc, #40]	@ (80184e4 <tcp_input_delayed_close+0x7c>)
 80184bc:	f7ff fa50 	bl	8017960 <tcp_pcb_remove>
    tcp_free(pcb);
 80184c0:	6878      	ldr	r0, [r7, #4]
 80184c2:	f7fe f83b 	bl	801653c <tcp_free>
    return 1;
 80184c6:	2301      	movs	r3, #1
 80184c8:	e000      	b.n	80184cc <tcp_input_delayed_close+0x64>
  }
  return 0;
 80184ca:	2300      	movs	r3, #0
}
 80184cc:	4618      	mov	r0, r3
 80184ce:	3708      	adds	r7, #8
 80184d0:	46bd      	mov	sp, r7
 80184d2:	bd80      	pop	{r7, pc}
 80184d4:	08021918 	.word	0x08021918
 80184d8:	08021ae8 	.word	0x08021ae8
 80184dc:	08021964 	.word	0x08021964
 80184e0:	20013191 	.word	0x20013191
 80184e4:	20013158 	.word	0x20013158

080184e8 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80184e8:	b590      	push	{r4, r7, lr}
 80184ea:	b08b      	sub	sp, #44	@ 0x2c
 80184ec:	af04      	add	r7, sp, #16
 80184ee:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80184f0:	4b6f      	ldr	r3, [pc, #444]	@ (80186b0 <tcp_listen_input+0x1c8>)
 80184f2:	781b      	ldrb	r3, [r3, #0]
 80184f4:	f003 0304 	and.w	r3, r3, #4
 80184f8:	2b00      	cmp	r3, #0
 80184fa:	f040 80d2 	bne.w	80186a2 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80184fe:	687b      	ldr	r3, [r7, #4]
 8018500:	2b00      	cmp	r3, #0
 8018502:	d106      	bne.n	8018512 <tcp_listen_input+0x2a>
 8018504:	4b6b      	ldr	r3, [pc, #428]	@ (80186b4 <tcp_listen_input+0x1cc>)
 8018506:	f240 2281 	movw	r2, #641	@ 0x281
 801850a:	496b      	ldr	r1, [pc, #428]	@ (80186b8 <tcp_listen_input+0x1d0>)
 801850c:	486b      	ldr	r0, [pc, #428]	@ (80186bc <tcp_listen_input+0x1d4>)
 801850e:	f006 fc97 	bl	801ee40 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8018512:	4b67      	ldr	r3, [pc, #412]	@ (80186b0 <tcp_listen_input+0x1c8>)
 8018514:	781b      	ldrb	r3, [r3, #0]
 8018516:	f003 0310 	and.w	r3, r3, #16
 801851a:	2b00      	cmp	r3, #0
 801851c:	d019      	beq.n	8018552 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801851e:	4b68      	ldr	r3, [pc, #416]	@ (80186c0 <tcp_listen_input+0x1d8>)
 8018520:	6819      	ldr	r1, [r3, #0]
 8018522:	4b68      	ldr	r3, [pc, #416]	@ (80186c4 <tcp_listen_input+0x1dc>)
 8018524:	881b      	ldrh	r3, [r3, #0]
 8018526:	461a      	mov	r2, r3
 8018528:	4b67      	ldr	r3, [pc, #412]	@ (80186c8 <tcp_listen_input+0x1e0>)
 801852a:	681b      	ldr	r3, [r3, #0]
 801852c:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801852e:	4b67      	ldr	r3, [pc, #412]	@ (80186cc <tcp_listen_input+0x1e4>)
 8018530:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018532:	885b      	ldrh	r3, [r3, #2]
 8018534:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018536:	4a65      	ldr	r2, [pc, #404]	@ (80186cc <tcp_listen_input+0x1e4>)
 8018538:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801853a:	8812      	ldrh	r2, [r2, #0]
 801853c:	b292      	uxth	r2, r2
 801853e:	9202      	str	r2, [sp, #8]
 8018540:	9301      	str	r3, [sp, #4]
 8018542:	4b63      	ldr	r3, [pc, #396]	@ (80186d0 <tcp_listen_input+0x1e8>)
 8018544:	9300      	str	r3, [sp, #0]
 8018546:	4b63      	ldr	r3, [pc, #396]	@ (80186d4 <tcp_listen_input+0x1ec>)
 8018548:	4602      	mov	r2, r0
 801854a:	6878      	ldr	r0, [r7, #4]
 801854c:	f002 ff7a 	bl	801b444 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8018550:	e0a9      	b.n	80186a6 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8018552:	4b57      	ldr	r3, [pc, #348]	@ (80186b0 <tcp_listen_input+0x1c8>)
 8018554:	781b      	ldrb	r3, [r3, #0]
 8018556:	f003 0302 	and.w	r3, r3, #2
 801855a:	2b00      	cmp	r3, #0
 801855c:	f000 80a3 	beq.w	80186a6 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8018560:	687b      	ldr	r3, [r7, #4]
 8018562:	7d5b      	ldrb	r3, [r3, #21]
 8018564:	4618      	mov	r0, r3
 8018566:	f7ff f927 	bl	80177b8 <tcp_alloc>
 801856a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801856c:	697b      	ldr	r3, [r7, #20]
 801856e:	2b00      	cmp	r3, #0
 8018570:	d111      	bne.n	8018596 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	699b      	ldr	r3, [r3, #24]
 8018576:	2b00      	cmp	r3, #0
 8018578:	d00a      	beq.n	8018590 <tcp_listen_input+0xa8>
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	699b      	ldr	r3, [r3, #24]
 801857e:	687a      	ldr	r2, [r7, #4]
 8018580:	6910      	ldr	r0, [r2, #16]
 8018582:	f04f 32ff 	mov.w	r2, #4294967295
 8018586:	2100      	movs	r1, #0
 8018588:	4798      	blx	r3
 801858a:	4603      	mov	r3, r0
 801858c:	73bb      	strb	r3, [r7, #14]
      return;
 801858e:	e08b      	b.n	80186a8 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8018590:	23f0      	movs	r3, #240	@ 0xf0
 8018592:	73bb      	strb	r3, [r7, #14]
      return;
 8018594:	e088      	b.n	80186a8 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8018596:	4b50      	ldr	r3, [pc, #320]	@ (80186d8 <tcp_listen_input+0x1f0>)
 8018598:	695a      	ldr	r2, [r3, #20]
 801859a:	697b      	ldr	r3, [r7, #20]
 801859c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801859e:	4b4e      	ldr	r3, [pc, #312]	@ (80186d8 <tcp_listen_input+0x1f0>)
 80185a0:	691a      	ldr	r2, [r3, #16]
 80185a2:	697b      	ldr	r3, [r7, #20]
 80185a4:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80185a6:	687b      	ldr	r3, [r7, #4]
 80185a8:	8ada      	ldrh	r2, [r3, #22]
 80185aa:	697b      	ldr	r3, [r7, #20]
 80185ac:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80185ae:	4b47      	ldr	r3, [pc, #284]	@ (80186cc <tcp_listen_input+0x1e4>)
 80185b0:	681b      	ldr	r3, [r3, #0]
 80185b2:	881b      	ldrh	r3, [r3, #0]
 80185b4:	b29a      	uxth	r2, r3
 80185b6:	697b      	ldr	r3, [r7, #20]
 80185b8:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80185ba:	697b      	ldr	r3, [r7, #20]
 80185bc:	2203      	movs	r2, #3
 80185be:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80185c0:	4b41      	ldr	r3, [pc, #260]	@ (80186c8 <tcp_listen_input+0x1e0>)
 80185c2:	681b      	ldr	r3, [r3, #0]
 80185c4:	1c5a      	adds	r2, r3, #1
 80185c6:	697b      	ldr	r3, [r7, #20]
 80185c8:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80185ca:	697b      	ldr	r3, [r7, #20]
 80185cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80185ce:	697b      	ldr	r3, [r7, #20]
 80185d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 80185d2:	6978      	ldr	r0, [r7, #20]
 80185d4:	f7ff fa58 	bl	8017a88 <tcp_next_iss>
 80185d8:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80185da:	697b      	ldr	r3, [r7, #20]
 80185dc:	693a      	ldr	r2, [r7, #16]
 80185de:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 80185e0:	697b      	ldr	r3, [r7, #20]
 80185e2:	693a      	ldr	r2, [r7, #16]
 80185e4:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 80185e6:	697b      	ldr	r3, [r7, #20]
 80185e8:	693a      	ldr	r2, [r7, #16]
 80185ea:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 80185ec:	697b      	ldr	r3, [r7, #20]
 80185ee:	693a      	ldr	r2, [r7, #16]
 80185f0:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80185f2:	4b35      	ldr	r3, [pc, #212]	@ (80186c8 <tcp_listen_input+0x1e0>)
 80185f4:	681b      	ldr	r3, [r3, #0]
 80185f6:	1e5a      	subs	r2, r3, #1
 80185f8:	697b      	ldr	r3, [r7, #20]
 80185fa:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 80185fc:	687b      	ldr	r3, [r7, #4]
 80185fe:	691a      	ldr	r2, [r3, #16]
 8018600:	697b      	ldr	r3, [r7, #20]
 8018602:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8018604:	697b      	ldr	r3, [r7, #20]
 8018606:	687a      	ldr	r2, [r7, #4]
 8018608:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801860a:	687b      	ldr	r3, [r7, #4]
 801860c:	7a5b      	ldrb	r3, [r3, #9]
 801860e:	f003 030c 	and.w	r3, r3, #12
 8018612:	b2da      	uxtb	r2, r3
 8018614:	697b      	ldr	r3, [r7, #20]
 8018616:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	7a1a      	ldrb	r2, [r3, #8]
 801861c:	697b      	ldr	r3, [r7, #20]
 801861e:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8018620:	4b2e      	ldr	r3, [pc, #184]	@ (80186dc <tcp_listen_input+0x1f4>)
 8018622:	681a      	ldr	r2, [r3, #0]
 8018624:	697b      	ldr	r3, [r7, #20]
 8018626:	60da      	str	r2, [r3, #12]
 8018628:	4a2c      	ldr	r2, [pc, #176]	@ (80186dc <tcp_listen_input+0x1f4>)
 801862a:	697b      	ldr	r3, [r7, #20]
 801862c:	6013      	str	r3, [r2, #0]
 801862e:	f003 f8cb 	bl	801b7c8 <tcp_timer_needed>
 8018632:	4b2b      	ldr	r3, [pc, #172]	@ (80186e0 <tcp_listen_input+0x1f8>)
 8018634:	2201      	movs	r2, #1
 8018636:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8018638:	6978      	ldr	r0, [r7, #20]
 801863a:	f001 fd8b 	bl	801a154 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801863e:	4b23      	ldr	r3, [pc, #140]	@ (80186cc <tcp_listen_input+0x1e4>)
 8018640:	681b      	ldr	r3, [r3, #0]
 8018642:	89db      	ldrh	r3, [r3, #14]
 8018644:	b29a      	uxth	r2, r3
 8018646:	697b      	ldr	r3, [r7, #20]
 8018648:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801864c:	697b      	ldr	r3, [r7, #20]
 801864e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8018652:	697b      	ldr	r3, [r7, #20]
 8018654:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8018658:	697b      	ldr	r3, [r7, #20]
 801865a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 801865c:	697b      	ldr	r3, [r7, #20]
 801865e:	3304      	adds	r3, #4
 8018660:	4618      	mov	r0, r3
 8018662:	f005 f80f 	bl	801d684 <ip4_route>
 8018666:	4601      	mov	r1, r0
 8018668:	697b      	ldr	r3, [r7, #20]
 801866a:	3304      	adds	r3, #4
 801866c:	461a      	mov	r2, r3
 801866e:	4620      	mov	r0, r4
 8018670:	f7ff fa30 	bl	8017ad4 <tcp_eff_send_mss_netif>
 8018674:	4603      	mov	r3, r0
 8018676:	461a      	mov	r2, r3
 8018678:	697b      	ldr	r3, [r7, #20]
 801867a:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801867c:	2112      	movs	r1, #18
 801867e:	6978      	ldr	r0, [r7, #20]
 8018680:	f002 f83e 	bl	801a700 <tcp_enqueue_flags>
 8018684:	4603      	mov	r3, r0
 8018686:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8018688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801868c:	2b00      	cmp	r3, #0
 801868e:	d004      	beq.n	801869a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8018690:	2100      	movs	r1, #0
 8018692:	6978      	ldr	r0, [r7, #20]
 8018694:	f7fe f97c 	bl	8016990 <tcp_abandon>
      return;
 8018698:	e006      	b.n	80186a8 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801869a:	6978      	ldr	r0, [r7, #20]
 801869c:	f002 f91e 	bl	801a8dc <tcp_output>
  return;
 80186a0:	e001      	b.n	80186a6 <tcp_listen_input+0x1be>
    return;
 80186a2:	bf00      	nop
 80186a4:	e000      	b.n	80186a8 <tcp_listen_input+0x1c0>
  return;
 80186a6:	bf00      	nop
}
 80186a8:	371c      	adds	r7, #28
 80186aa:	46bd      	mov	sp, r7
 80186ac:	bd90      	pop	{r4, r7, pc}
 80186ae:	bf00      	nop
 80186b0:	20013190 	.word	0x20013190
 80186b4:	08021918 	.word	0x08021918
 80186b8:	08021b10 	.word	0x08021b10
 80186bc:	08021964 	.word	0x08021964
 80186c0:	20013188 	.word	0x20013188
 80186c4:	2001318e 	.word	0x2001318e
 80186c8:	20013184 	.word	0x20013184
 80186cc:	20013174 	.word	0x20013174
 80186d0:	2000fa08 	.word	0x2000fa08
 80186d4:	2000fa0c 	.word	0x2000fa0c
 80186d8:	2000f9f8 	.word	0x2000f9f8
 80186dc:	20013158 	.word	0x20013158
 80186e0:	20013160 	.word	0x20013160

080186e4 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80186e4:	b580      	push	{r7, lr}
 80186e6:	b086      	sub	sp, #24
 80186e8:	af04      	add	r7, sp, #16
 80186ea:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80186ec:	4b2f      	ldr	r3, [pc, #188]	@ (80187ac <tcp_timewait_input+0xc8>)
 80186ee:	781b      	ldrb	r3, [r3, #0]
 80186f0:	f003 0304 	and.w	r3, r3, #4
 80186f4:	2b00      	cmp	r3, #0
 80186f6:	d153      	bne.n	80187a0 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80186f8:	687b      	ldr	r3, [r7, #4]
 80186fa:	2b00      	cmp	r3, #0
 80186fc:	d106      	bne.n	801870c <tcp_timewait_input+0x28>
 80186fe:	4b2c      	ldr	r3, [pc, #176]	@ (80187b0 <tcp_timewait_input+0xcc>)
 8018700:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8018704:	492b      	ldr	r1, [pc, #172]	@ (80187b4 <tcp_timewait_input+0xd0>)
 8018706:	482c      	ldr	r0, [pc, #176]	@ (80187b8 <tcp_timewait_input+0xd4>)
 8018708:	f006 fb9a 	bl	801ee40 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 801870c:	4b27      	ldr	r3, [pc, #156]	@ (80187ac <tcp_timewait_input+0xc8>)
 801870e:	781b      	ldrb	r3, [r3, #0]
 8018710:	f003 0302 	and.w	r3, r3, #2
 8018714:	2b00      	cmp	r3, #0
 8018716:	d02a      	beq.n	801876e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8018718:	4b28      	ldr	r3, [pc, #160]	@ (80187bc <tcp_timewait_input+0xd8>)
 801871a:	681a      	ldr	r2, [r3, #0]
 801871c:	687b      	ldr	r3, [r7, #4]
 801871e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018720:	1ad3      	subs	r3, r2, r3
 8018722:	2b00      	cmp	r3, #0
 8018724:	db2d      	blt.n	8018782 <tcp_timewait_input+0x9e>
 8018726:	4b25      	ldr	r3, [pc, #148]	@ (80187bc <tcp_timewait_input+0xd8>)
 8018728:	681a      	ldr	r2, [r3, #0]
 801872a:	687b      	ldr	r3, [r7, #4]
 801872c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801872e:	6879      	ldr	r1, [r7, #4]
 8018730:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018732:	440b      	add	r3, r1
 8018734:	1ad3      	subs	r3, r2, r3
 8018736:	2b00      	cmp	r3, #0
 8018738:	dc23      	bgt.n	8018782 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801873a:	4b21      	ldr	r3, [pc, #132]	@ (80187c0 <tcp_timewait_input+0xdc>)
 801873c:	6819      	ldr	r1, [r3, #0]
 801873e:	4b21      	ldr	r3, [pc, #132]	@ (80187c4 <tcp_timewait_input+0xe0>)
 8018740:	881b      	ldrh	r3, [r3, #0]
 8018742:	461a      	mov	r2, r3
 8018744:	4b1d      	ldr	r3, [pc, #116]	@ (80187bc <tcp_timewait_input+0xd8>)
 8018746:	681b      	ldr	r3, [r3, #0]
 8018748:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801874a:	4b1f      	ldr	r3, [pc, #124]	@ (80187c8 <tcp_timewait_input+0xe4>)
 801874c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801874e:	885b      	ldrh	r3, [r3, #2]
 8018750:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018752:	4a1d      	ldr	r2, [pc, #116]	@ (80187c8 <tcp_timewait_input+0xe4>)
 8018754:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018756:	8812      	ldrh	r2, [r2, #0]
 8018758:	b292      	uxth	r2, r2
 801875a:	9202      	str	r2, [sp, #8]
 801875c:	9301      	str	r3, [sp, #4]
 801875e:	4b1b      	ldr	r3, [pc, #108]	@ (80187cc <tcp_timewait_input+0xe8>)
 8018760:	9300      	str	r3, [sp, #0]
 8018762:	4b1b      	ldr	r3, [pc, #108]	@ (80187d0 <tcp_timewait_input+0xec>)
 8018764:	4602      	mov	r2, r0
 8018766:	6878      	ldr	r0, [r7, #4]
 8018768:	f002 fe6c 	bl	801b444 <tcp_rst>
      return;
 801876c:	e01b      	b.n	80187a6 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801876e:	4b0f      	ldr	r3, [pc, #60]	@ (80187ac <tcp_timewait_input+0xc8>)
 8018770:	781b      	ldrb	r3, [r3, #0]
 8018772:	f003 0301 	and.w	r3, r3, #1
 8018776:	2b00      	cmp	r3, #0
 8018778:	d003      	beq.n	8018782 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801877a:	4b16      	ldr	r3, [pc, #88]	@ (80187d4 <tcp_timewait_input+0xf0>)
 801877c:	681a      	ldr	r2, [r3, #0]
 801877e:	687b      	ldr	r3, [r7, #4]
 8018780:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8018782:	4b10      	ldr	r3, [pc, #64]	@ (80187c4 <tcp_timewait_input+0xe0>)
 8018784:	881b      	ldrh	r3, [r3, #0]
 8018786:	2b00      	cmp	r3, #0
 8018788:	d00c      	beq.n	80187a4 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801878a:	687b      	ldr	r3, [r7, #4]
 801878c:	8b5b      	ldrh	r3, [r3, #26]
 801878e:	f043 0302 	orr.w	r3, r3, #2
 8018792:	b29a      	uxth	r2, r3
 8018794:	687b      	ldr	r3, [r7, #4]
 8018796:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8018798:	6878      	ldr	r0, [r7, #4]
 801879a:	f002 f89f 	bl	801a8dc <tcp_output>
  }
  return;
 801879e:	e001      	b.n	80187a4 <tcp_timewait_input+0xc0>
    return;
 80187a0:	bf00      	nop
 80187a2:	e000      	b.n	80187a6 <tcp_timewait_input+0xc2>
  return;
 80187a4:	bf00      	nop
}
 80187a6:	3708      	adds	r7, #8
 80187a8:	46bd      	mov	sp, r7
 80187aa:	bd80      	pop	{r7, pc}
 80187ac:	20013190 	.word	0x20013190
 80187b0:	08021918 	.word	0x08021918
 80187b4:	08021b30 	.word	0x08021b30
 80187b8:	08021964 	.word	0x08021964
 80187bc:	20013184 	.word	0x20013184
 80187c0:	20013188 	.word	0x20013188
 80187c4:	2001318e 	.word	0x2001318e
 80187c8:	20013174 	.word	0x20013174
 80187cc:	2000fa08 	.word	0x2000fa08
 80187d0:	2000fa0c 	.word	0x2000fa0c
 80187d4:	2001314c 	.word	0x2001314c

080187d8 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80187d8:	b590      	push	{r4, r7, lr}
 80187da:	b08d      	sub	sp, #52	@ 0x34
 80187dc:	af04      	add	r7, sp, #16
 80187de:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80187e0:	2300      	movs	r3, #0
 80187e2:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80187e4:	2300      	movs	r3, #0
 80187e6:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80187e8:	687b      	ldr	r3, [r7, #4]
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	d106      	bne.n	80187fc <tcp_process+0x24>
 80187ee:	4b9d      	ldr	r3, [pc, #628]	@ (8018a64 <tcp_process+0x28c>)
 80187f0:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80187f4:	499c      	ldr	r1, [pc, #624]	@ (8018a68 <tcp_process+0x290>)
 80187f6:	489d      	ldr	r0, [pc, #628]	@ (8018a6c <tcp_process+0x294>)
 80187f8:	f006 fb22 	bl	801ee40 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80187fc:	4b9c      	ldr	r3, [pc, #624]	@ (8018a70 <tcp_process+0x298>)
 80187fe:	781b      	ldrb	r3, [r3, #0]
 8018800:	f003 0304 	and.w	r3, r3, #4
 8018804:	2b00      	cmp	r3, #0
 8018806:	d04e      	beq.n	80188a6 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8018808:	687b      	ldr	r3, [r7, #4]
 801880a:	7d1b      	ldrb	r3, [r3, #20]
 801880c:	2b02      	cmp	r3, #2
 801880e:	d108      	bne.n	8018822 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8018810:	687b      	ldr	r3, [r7, #4]
 8018812:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018814:	4b97      	ldr	r3, [pc, #604]	@ (8018a74 <tcp_process+0x29c>)
 8018816:	681b      	ldr	r3, [r3, #0]
 8018818:	429a      	cmp	r2, r3
 801881a:	d123      	bne.n	8018864 <tcp_process+0x8c>
        acceptable = 1;
 801881c:	2301      	movs	r3, #1
 801881e:	76fb      	strb	r3, [r7, #27]
 8018820:	e020      	b.n	8018864 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8018822:	687b      	ldr	r3, [r7, #4]
 8018824:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018826:	4b94      	ldr	r3, [pc, #592]	@ (8018a78 <tcp_process+0x2a0>)
 8018828:	681b      	ldr	r3, [r3, #0]
 801882a:	429a      	cmp	r2, r3
 801882c:	d102      	bne.n	8018834 <tcp_process+0x5c>
        acceptable = 1;
 801882e:	2301      	movs	r3, #1
 8018830:	76fb      	strb	r3, [r7, #27]
 8018832:	e017      	b.n	8018864 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018834:	4b90      	ldr	r3, [pc, #576]	@ (8018a78 <tcp_process+0x2a0>)
 8018836:	681a      	ldr	r2, [r3, #0]
 8018838:	687b      	ldr	r3, [r7, #4]
 801883a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801883c:	1ad3      	subs	r3, r2, r3
 801883e:	2b00      	cmp	r3, #0
 8018840:	db10      	blt.n	8018864 <tcp_process+0x8c>
 8018842:	4b8d      	ldr	r3, [pc, #564]	@ (8018a78 <tcp_process+0x2a0>)
 8018844:	681a      	ldr	r2, [r3, #0]
 8018846:	687b      	ldr	r3, [r7, #4]
 8018848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801884a:	6879      	ldr	r1, [r7, #4]
 801884c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801884e:	440b      	add	r3, r1
 8018850:	1ad3      	subs	r3, r2, r3
 8018852:	2b00      	cmp	r3, #0
 8018854:	dc06      	bgt.n	8018864 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8018856:	687b      	ldr	r3, [r7, #4]
 8018858:	8b5b      	ldrh	r3, [r3, #26]
 801885a:	f043 0302 	orr.w	r3, r3, #2
 801885e:	b29a      	uxth	r2, r3
 8018860:	687b      	ldr	r3, [r7, #4]
 8018862:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8018864:	7efb      	ldrb	r3, [r7, #27]
 8018866:	2b00      	cmp	r3, #0
 8018868:	d01b      	beq.n	80188a2 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	7d1b      	ldrb	r3, [r3, #20]
 801886e:	2b00      	cmp	r3, #0
 8018870:	d106      	bne.n	8018880 <tcp_process+0xa8>
 8018872:	4b7c      	ldr	r3, [pc, #496]	@ (8018a64 <tcp_process+0x28c>)
 8018874:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8018878:	4980      	ldr	r1, [pc, #512]	@ (8018a7c <tcp_process+0x2a4>)
 801887a:	487c      	ldr	r0, [pc, #496]	@ (8018a6c <tcp_process+0x294>)
 801887c:	f006 fae0 	bl	801ee40 <iprintf>
      recv_flags |= TF_RESET;
 8018880:	4b7f      	ldr	r3, [pc, #508]	@ (8018a80 <tcp_process+0x2a8>)
 8018882:	781b      	ldrb	r3, [r3, #0]
 8018884:	f043 0308 	orr.w	r3, r3, #8
 8018888:	b2da      	uxtb	r2, r3
 801888a:	4b7d      	ldr	r3, [pc, #500]	@ (8018a80 <tcp_process+0x2a8>)
 801888c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801888e:	687b      	ldr	r3, [r7, #4]
 8018890:	8b5b      	ldrh	r3, [r3, #26]
 8018892:	f023 0301 	bic.w	r3, r3, #1
 8018896:	b29a      	uxth	r2, r3
 8018898:	687b      	ldr	r3, [r7, #4]
 801889a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 801889c:	f06f 030d 	mvn.w	r3, #13
 80188a0:	e37a      	b.n	8018f98 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80188a2:	2300      	movs	r3, #0
 80188a4:	e378      	b.n	8018f98 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80188a6:	4b72      	ldr	r3, [pc, #456]	@ (8018a70 <tcp_process+0x298>)
 80188a8:	781b      	ldrb	r3, [r3, #0]
 80188aa:	f003 0302 	and.w	r3, r3, #2
 80188ae:	2b00      	cmp	r3, #0
 80188b0:	d010      	beq.n	80188d4 <tcp_process+0xfc>
 80188b2:	687b      	ldr	r3, [r7, #4]
 80188b4:	7d1b      	ldrb	r3, [r3, #20]
 80188b6:	2b02      	cmp	r3, #2
 80188b8:	d00c      	beq.n	80188d4 <tcp_process+0xfc>
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	7d1b      	ldrb	r3, [r3, #20]
 80188be:	2b03      	cmp	r3, #3
 80188c0:	d008      	beq.n	80188d4 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80188c2:	687b      	ldr	r3, [r7, #4]
 80188c4:	8b5b      	ldrh	r3, [r3, #26]
 80188c6:	f043 0302 	orr.w	r3, r3, #2
 80188ca:	b29a      	uxth	r2, r3
 80188cc:	687b      	ldr	r3, [r7, #4]
 80188ce:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80188d0:	2300      	movs	r3, #0
 80188d2:	e361      	b.n	8018f98 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	8b5b      	ldrh	r3, [r3, #26]
 80188d8:	f003 0310 	and.w	r3, r3, #16
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d103      	bne.n	80188e8 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80188e0:	4b68      	ldr	r3, [pc, #416]	@ (8018a84 <tcp_process+0x2ac>)
 80188e2:	681a      	ldr	r2, [r3, #0]
 80188e4:	687b      	ldr	r3, [r7, #4]
 80188e6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80188e8:	687b      	ldr	r3, [r7, #4]
 80188ea:	2200      	movs	r2, #0
 80188ec:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80188f0:	687b      	ldr	r3, [r7, #4]
 80188f2:	2200      	movs	r2, #0
 80188f4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80188f8:	6878      	ldr	r0, [r7, #4]
 80188fa:	f001 fc2b 	bl	801a154 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80188fe:	687b      	ldr	r3, [r7, #4]
 8018900:	7d1b      	ldrb	r3, [r3, #20]
 8018902:	3b02      	subs	r3, #2
 8018904:	2b07      	cmp	r3, #7
 8018906:	f200 8337 	bhi.w	8018f78 <tcp_process+0x7a0>
 801890a:	a201      	add	r2, pc, #4	@ (adr r2, 8018910 <tcp_process+0x138>)
 801890c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018910:	08018931 	.word	0x08018931
 8018914:	08018b61 	.word	0x08018b61
 8018918:	08018cd9 	.word	0x08018cd9
 801891c:	08018d03 	.word	0x08018d03
 8018920:	08018e27 	.word	0x08018e27
 8018924:	08018cd9 	.word	0x08018cd9
 8018928:	08018eb3 	.word	0x08018eb3
 801892c:	08018f43 	.word	0x08018f43
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8018930:	4b4f      	ldr	r3, [pc, #316]	@ (8018a70 <tcp_process+0x298>)
 8018932:	781b      	ldrb	r3, [r3, #0]
 8018934:	f003 0310 	and.w	r3, r3, #16
 8018938:	2b00      	cmp	r3, #0
 801893a:	f000 80e4 	beq.w	8018b06 <tcp_process+0x32e>
 801893e:	4b4c      	ldr	r3, [pc, #304]	@ (8018a70 <tcp_process+0x298>)
 8018940:	781b      	ldrb	r3, [r3, #0]
 8018942:	f003 0302 	and.w	r3, r3, #2
 8018946:	2b00      	cmp	r3, #0
 8018948:	f000 80dd 	beq.w	8018b06 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 801894c:	687b      	ldr	r3, [r7, #4]
 801894e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018950:	1c5a      	adds	r2, r3, #1
 8018952:	4b48      	ldr	r3, [pc, #288]	@ (8018a74 <tcp_process+0x29c>)
 8018954:	681b      	ldr	r3, [r3, #0]
 8018956:	429a      	cmp	r2, r3
 8018958:	f040 80d5 	bne.w	8018b06 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 801895c:	4b46      	ldr	r3, [pc, #280]	@ (8018a78 <tcp_process+0x2a0>)
 801895e:	681b      	ldr	r3, [r3, #0]
 8018960:	1c5a      	adds	r2, r3, #1
 8018962:	687b      	ldr	r3, [r7, #4]
 8018964:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801896a:	687b      	ldr	r3, [r7, #4]
 801896c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 801896e:	4b41      	ldr	r3, [pc, #260]	@ (8018a74 <tcp_process+0x29c>)
 8018970:	681a      	ldr	r2, [r3, #0]
 8018972:	687b      	ldr	r3, [r7, #4]
 8018974:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8018976:	4b44      	ldr	r3, [pc, #272]	@ (8018a88 <tcp_process+0x2b0>)
 8018978:	681b      	ldr	r3, [r3, #0]
 801897a:	89db      	ldrh	r3, [r3, #14]
 801897c:	b29a      	uxth	r2, r3
 801897e:	687b      	ldr	r3, [r7, #4]
 8018980:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8018984:	687b      	ldr	r3, [r7, #4]
 8018986:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801898a:	687b      	ldr	r3, [r7, #4]
 801898c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8018990:	4b39      	ldr	r3, [pc, #228]	@ (8018a78 <tcp_process+0x2a0>)
 8018992:	681b      	ldr	r3, [r3, #0]
 8018994:	1e5a      	subs	r2, r3, #1
 8018996:	687b      	ldr	r3, [r7, #4]
 8018998:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 801899a:	687b      	ldr	r3, [r7, #4]
 801899c:	2204      	movs	r2, #4
 801899e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 80189a4:	687b      	ldr	r3, [r7, #4]
 80189a6:	3304      	adds	r3, #4
 80189a8:	4618      	mov	r0, r3
 80189aa:	f004 fe6b 	bl	801d684 <ip4_route>
 80189ae:	4601      	mov	r1, r0
 80189b0:	687b      	ldr	r3, [r7, #4]
 80189b2:	3304      	adds	r3, #4
 80189b4:	461a      	mov	r2, r3
 80189b6:	4620      	mov	r0, r4
 80189b8:	f7ff f88c 	bl	8017ad4 <tcp_eff_send_mss_netif>
 80189bc:	4603      	mov	r3, r0
 80189be:	461a      	mov	r2, r3
 80189c0:	687b      	ldr	r3, [r7, #4]
 80189c2:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80189c8:	009a      	lsls	r2, r3, #2
 80189ca:	687b      	ldr	r3, [r7, #4]
 80189cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80189ce:	005b      	lsls	r3, r3, #1
 80189d0:	f241 111c 	movw	r1, #4380	@ 0x111c
 80189d4:	428b      	cmp	r3, r1
 80189d6:	bf38      	it	cc
 80189d8:	460b      	movcc	r3, r1
 80189da:	429a      	cmp	r2, r3
 80189dc:	d204      	bcs.n	80189e8 <tcp_process+0x210>
 80189de:	687b      	ldr	r3, [r7, #4]
 80189e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80189e2:	009b      	lsls	r3, r3, #2
 80189e4:	b29b      	uxth	r3, r3
 80189e6:	e00d      	b.n	8018a04 <tcp_process+0x22c>
 80189e8:	687b      	ldr	r3, [r7, #4]
 80189ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80189ec:	005b      	lsls	r3, r3, #1
 80189ee:	f241 121c 	movw	r2, #4380	@ 0x111c
 80189f2:	4293      	cmp	r3, r2
 80189f4:	d904      	bls.n	8018a00 <tcp_process+0x228>
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80189fa:	005b      	lsls	r3, r3, #1
 80189fc:	b29b      	uxth	r3, r3
 80189fe:	e001      	b.n	8018a04 <tcp_process+0x22c>
 8018a00:	f241 131c 	movw	r3, #4380	@ 0x111c
 8018a04:	687a      	ldr	r2, [r7, #4]
 8018a06:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8018a0a:	687b      	ldr	r3, [r7, #4]
 8018a0c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018a10:	2b00      	cmp	r3, #0
 8018a12:	d106      	bne.n	8018a22 <tcp_process+0x24a>
 8018a14:	4b13      	ldr	r3, [pc, #76]	@ (8018a64 <tcp_process+0x28c>)
 8018a16:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8018a1a:	491c      	ldr	r1, [pc, #112]	@ (8018a8c <tcp_process+0x2b4>)
 8018a1c:	4813      	ldr	r0, [pc, #76]	@ (8018a6c <tcp_process+0x294>)
 8018a1e:	f006 fa0f 	bl	801ee40 <iprintf>
        --pcb->snd_queuelen;
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018a28:	3b01      	subs	r3, #1
 8018a2a:	b29a      	uxth	r2, r3
 8018a2c:	687b      	ldr	r3, [r7, #4]
 8018a2e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8018a32:	687b      	ldr	r3, [r7, #4]
 8018a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018a36:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8018a38:	69fb      	ldr	r3, [r7, #28]
 8018a3a:	2b00      	cmp	r3, #0
 8018a3c:	d12a      	bne.n	8018a94 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018a42:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8018a44:	69fb      	ldr	r3, [r7, #28]
 8018a46:	2b00      	cmp	r3, #0
 8018a48:	d106      	bne.n	8018a58 <tcp_process+0x280>
 8018a4a:	4b06      	ldr	r3, [pc, #24]	@ (8018a64 <tcp_process+0x28c>)
 8018a4c:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8018a50:	490f      	ldr	r1, [pc, #60]	@ (8018a90 <tcp_process+0x2b8>)
 8018a52:	4806      	ldr	r0, [pc, #24]	@ (8018a6c <tcp_process+0x294>)
 8018a54:	f006 f9f4 	bl	801ee40 <iprintf>
          pcb->unsent = rseg->next;
 8018a58:	69fb      	ldr	r3, [r7, #28]
 8018a5a:	681a      	ldr	r2, [r3, #0]
 8018a5c:	687b      	ldr	r3, [r7, #4]
 8018a5e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018a60:	e01c      	b.n	8018a9c <tcp_process+0x2c4>
 8018a62:	bf00      	nop
 8018a64:	08021918 	.word	0x08021918
 8018a68:	08021b50 	.word	0x08021b50
 8018a6c:	08021964 	.word	0x08021964
 8018a70:	20013190 	.word	0x20013190
 8018a74:	20013188 	.word	0x20013188
 8018a78:	20013184 	.word	0x20013184
 8018a7c:	08021b6c 	.word	0x08021b6c
 8018a80:	20013191 	.word	0x20013191
 8018a84:	2001314c 	.word	0x2001314c
 8018a88:	20013174 	.word	0x20013174
 8018a8c:	08021b8c 	.word	0x08021b8c
 8018a90:	08021ba4 	.word	0x08021ba4
        } else {
          pcb->unacked = rseg->next;
 8018a94:	69fb      	ldr	r3, [r7, #28]
 8018a96:	681a      	ldr	r2, [r3, #0]
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8018a9c:	69f8      	ldr	r0, [r7, #28]
 8018a9e:	f7fe fd22 	bl	80174e6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8018aa2:	687b      	ldr	r3, [r7, #4]
 8018aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018aa6:	2b00      	cmp	r3, #0
 8018aa8:	d104      	bne.n	8018ab4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018ab0:	861a      	strh	r2, [r3, #48]	@ 0x30
 8018ab2:	e006      	b.n	8018ac2 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8018ab4:	687b      	ldr	r3, [r7, #4]
 8018ab6:	2200      	movs	r2, #0
 8018ab8:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	2200      	movs	r2, #0
 8018abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8018ac2:	687b      	ldr	r3, [r7, #4]
 8018ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d00a      	beq.n	8018ae2 <tcp_process+0x30a>
 8018acc:	687b      	ldr	r3, [r7, #4]
 8018ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018ad2:	687a      	ldr	r2, [r7, #4]
 8018ad4:	6910      	ldr	r0, [r2, #16]
 8018ad6:	2200      	movs	r2, #0
 8018ad8:	6879      	ldr	r1, [r7, #4]
 8018ada:	4798      	blx	r3
 8018adc:	4603      	mov	r3, r0
 8018ade:	76bb      	strb	r3, [r7, #26]
 8018ae0:	e001      	b.n	8018ae6 <tcp_process+0x30e>
 8018ae2:	2300      	movs	r3, #0
 8018ae4:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8018ae6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018aea:	f113 0f0d 	cmn.w	r3, #13
 8018aee:	d102      	bne.n	8018af6 <tcp_process+0x31e>
          return ERR_ABRT;
 8018af0:	f06f 030c 	mvn.w	r3, #12
 8018af4:	e250      	b.n	8018f98 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8018af6:	687b      	ldr	r3, [r7, #4]
 8018af8:	8b5b      	ldrh	r3, [r3, #26]
 8018afa:	f043 0302 	orr.w	r3, r3, #2
 8018afe:	b29a      	uxth	r2, r3
 8018b00:	687b      	ldr	r3, [r7, #4]
 8018b02:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8018b04:	e23a      	b.n	8018f7c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8018b06:	4b98      	ldr	r3, [pc, #608]	@ (8018d68 <tcp_process+0x590>)
 8018b08:	781b      	ldrb	r3, [r3, #0]
 8018b0a:	f003 0310 	and.w	r3, r3, #16
 8018b0e:	2b00      	cmp	r3, #0
 8018b10:	f000 8234 	beq.w	8018f7c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018b14:	4b95      	ldr	r3, [pc, #596]	@ (8018d6c <tcp_process+0x594>)
 8018b16:	6819      	ldr	r1, [r3, #0]
 8018b18:	4b95      	ldr	r3, [pc, #596]	@ (8018d70 <tcp_process+0x598>)
 8018b1a:	881b      	ldrh	r3, [r3, #0]
 8018b1c:	461a      	mov	r2, r3
 8018b1e:	4b95      	ldr	r3, [pc, #596]	@ (8018d74 <tcp_process+0x59c>)
 8018b20:	681b      	ldr	r3, [r3, #0]
 8018b22:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018b24:	4b94      	ldr	r3, [pc, #592]	@ (8018d78 <tcp_process+0x5a0>)
 8018b26:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018b28:	885b      	ldrh	r3, [r3, #2]
 8018b2a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018b2c:	4a92      	ldr	r2, [pc, #584]	@ (8018d78 <tcp_process+0x5a0>)
 8018b2e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018b30:	8812      	ldrh	r2, [r2, #0]
 8018b32:	b292      	uxth	r2, r2
 8018b34:	9202      	str	r2, [sp, #8]
 8018b36:	9301      	str	r3, [sp, #4]
 8018b38:	4b90      	ldr	r3, [pc, #576]	@ (8018d7c <tcp_process+0x5a4>)
 8018b3a:	9300      	str	r3, [sp, #0]
 8018b3c:	4b90      	ldr	r3, [pc, #576]	@ (8018d80 <tcp_process+0x5a8>)
 8018b3e:	4602      	mov	r2, r0
 8018b40:	6878      	ldr	r0, [r7, #4]
 8018b42:	f002 fc7f 	bl	801b444 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8018b46:	687b      	ldr	r3, [r7, #4]
 8018b48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018b4c:	2b05      	cmp	r3, #5
 8018b4e:	f200 8215 	bhi.w	8018f7c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8018b52:	687b      	ldr	r3, [r7, #4]
 8018b54:	2200      	movs	r2, #0
 8018b56:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8018b58:	6878      	ldr	r0, [r7, #4]
 8018b5a:	f002 fa4b 	bl	801aff4 <tcp_rexmit_rto>
      break;
 8018b5e:	e20d      	b.n	8018f7c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8018b60:	4b81      	ldr	r3, [pc, #516]	@ (8018d68 <tcp_process+0x590>)
 8018b62:	781b      	ldrb	r3, [r3, #0]
 8018b64:	f003 0310 	and.w	r3, r3, #16
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	f000 80a1 	beq.w	8018cb0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018b6e:	4b7f      	ldr	r3, [pc, #508]	@ (8018d6c <tcp_process+0x594>)
 8018b70:	681a      	ldr	r2, [r3, #0]
 8018b72:	687b      	ldr	r3, [r7, #4]
 8018b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018b76:	1ad3      	subs	r3, r2, r3
 8018b78:	3b01      	subs	r3, #1
 8018b7a:	2b00      	cmp	r3, #0
 8018b7c:	db7e      	blt.n	8018c7c <tcp_process+0x4a4>
 8018b7e:	4b7b      	ldr	r3, [pc, #492]	@ (8018d6c <tcp_process+0x594>)
 8018b80:	681a      	ldr	r2, [r3, #0]
 8018b82:	687b      	ldr	r3, [r7, #4]
 8018b84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018b86:	1ad3      	subs	r3, r2, r3
 8018b88:	2b00      	cmp	r3, #0
 8018b8a:	dc77      	bgt.n	8018c7c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8018b8c:	687b      	ldr	r3, [r7, #4]
 8018b8e:	2204      	movs	r2, #4
 8018b90:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8018b92:	687b      	ldr	r3, [r7, #4]
 8018b94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	d102      	bne.n	8018ba0 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8018b9a:	23fa      	movs	r3, #250	@ 0xfa
 8018b9c:	76bb      	strb	r3, [r7, #26]
 8018b9e:	e01d      	b.n	8018bdc <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8018ba0:	687b      	ldr	r3, [r7, #4]
 8018ba2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018ba4:	699b      	ldr	r3, [r3, #24]
 8018ba6:	2b00      	cmp	r3, #0
 8018ba8:	d106      	bne.n	8018bb8 <tcp_process+0x3e0>
 8018baa:	4b76      	ldr	r3, [pc, #472]	@ (8018d84 <tcp_process+0x5ac>)
 8018bac:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8018bb0:	4975      	ldr	r1, [pc, #468]	@ (8018d88 <tcp_process+0x5b0>)
 8018bb2:	4876      	ldr	r0, [pc, #472]	@ (8018d8c <tcp_process+0x5b4>)
 8018bb4:	f006 f944 	bl	801ee40 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8018bb8:	687b      	ldr	r3, [r7, #4]
 8018bba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018bbc:	699b      	ldr	r3, [r3, #24]
 8018bbe:	2b00      	cmp	r3, #0
 8018bc0:	d00a      	beq.n	8018bd8 <tcp_process+0x400>
 8018bc2:	687b      	ldr	r3, [r7, #4]
 8018bc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018bc6:	699b      	ldr	r3, [r3, #24]
 8018bc8:	687a      	ldr	r2, [r7, #4]
 8018bca:	6910      	ldr	r0, [r2, #16]
 8018bcc:	2200      	movs	r2, #0
 8018bce:	6879      	ldr	r1, [r7, #4]
 8018bd0:	4798      	blx	r3
 8018bd2:	4603      	mov	r3, r0
 8018bd4:	76bb      	strb	r3, [r7, #26]
 8018bd6:	e001      	b.n	8018bdc <tcp_process+0x404>
 8018bd8:	23f0      	movs	r3, #240	@ 0xf0
 8018bda:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8018bdc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018be0:	2b00      	cmp	r3, #0
 8018be2:	d00a      	beq.n	8018bfa <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8018be4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8018be8:	f113 0f0d 	cmn.w	r3, #13
 8018bec:	d002      	beq.n	8018bf4 <tcp_process+0x41c>
              tcp_abort(pcb);
 8018bee:	6878      	ldr	r0, [r7, #4]
 8018bf0:	f7fd ff8c 	bl	8016b0c <tcp_abort>
            }
            return ERR_ABRT;
 8018bf4:	f06f 030c 	mvn.w	r3, #12
 8018bf8:	e1ce      	b.n	8018f98 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8018bfa:	6878      	ldr	r0, [r7, #4]
 8018bfc:	f000 fae0 	bl	80191c0 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8018c00:	4b63      	ldr	r3, [pc, #396]	@ (8018d90 <tcp_process+0x5b8>)
 8018c02:	881b      	ldrh	r3, [r3, #0]
 8018c04:	2b00      	cmp	r3, #0
 8018c06:	d005      	beq.n	8018c14 <tcp_process+0x43c>
            recv_acked--;
 8018c08:	4b61      	ldr	r3, [pc, #388]	@ (8018d90 <tcp_process+0x5b8>)
 8018c0a:	881b      	ldrh	r3, [r3, #0]
 8018c0c:	3b01      	subs	r3, #1
 8018c0e:	b29a      	uxth	r2, r3
 8018c10:	4b5f      	ldr	r3, [pc, #380]	@ (8018d90 <tcp_process+0x5b8>)
 8018c12:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8018c14:	687b      	ldr	r3, [r7, #4]
 8018c16:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018c18:	009a      	lsls	r2, r3, #2
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018c1e:	005b      	lsls	r3, r3, #1
 8018c20:	f241 111c 	movw	r1, #4380	@ 0x111c
 8018c24:	428b      	cmp	r3, r1
 8018c26:	bf38      	it	cc
 8018c28:	460b      	movcc	r3, r1
 8018c2a:	429a      	cmp	r2, r3
 8018c2c:	d204      	bcs.n	8018c38 <tcp_process+0x460>
 8018c2e:	687b      	ldr	r3, [r7, #4]
 8018c30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018c32:	009b      	lsls	r3, r3, #2
 8018c34:	b29b      	uxth	r3, r3
 8018c36:	e00d      	b.n	8018c54 <tcp_process+0x47c>
 8018c38:	687b      	ldr	r3, [r7, #4]
 8018c3a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018c3c:	005b      	lsls	r3, r3, #1
 8018c3e:	f241 121c 	movw	r2, #4380	@ 0x111c
 8018c42:	4293      	cmp	r3, r2
 8018c44:	d904      	bls.n	8018c50 <tcp_process+0x478>
 8018c46:	687b      	ldr	r3, [r7, #4]
 8018c48:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018c4a:	005b      	lsls	r3, r3, #1
 8018c4c:	b29b      	uxth	r3, r3
 8018c4e:	e001      	b.n	8018c54 <tcp_process+0x47c>
 8018c50:	f241 131c 	movw	r3, #4380	@ 0x111c
 8018c54:	687a      	ldr	r2, [r7, #4]
 8018c56:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8018c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8018d94 <tcp_process+0x5bc>)
 8018c5c:	781b      	ldrb	r3, [r3, #0]
 8018c5e:	f003 0320 	and.w	r3, r3, #32
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d037      	beq.n	8018cd6 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8018c66:	687b      	ldr	r3, [r7, #4]
 8018c68:	8b5b      	ldrh	r3, [r3, #26]
 8018c6a:	f043 0302 	orr.w	r3, r3, #2
 8018c6e:	b29a      	uxth	r2, r3
 8018c70:	687b      	ldr	r3, [r7, #4]
 8018c72:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8018c74:	687b      	ldr	r3, [r7, #4]
 8018c76:	2207      	movs	r2, #7
 8018c78:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8018c7a:	e02c      	b.n	8018cd6 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018c7c:	4b3b      	ldr	r3, [pc, #236]	@ (8018d6c <tcp_process+0x594>)
 8018c7e:	6819      	ldr	r1, [r3, #0]
 8018c80:	4b3b      	ldr	r3, [pc, #236]	@ (8018d70 <tcp_process+0x598>)
 8018c82:	881b      	ldrh	r3, [r3, #0]
 8018c84:	461a      	mov	r2, r3
 8018c86:	4b3b      	ldr	r3, [pc, #236]	@ (8018d74 <tcp_process+0x59c>)
 8018c88:	681b      	ldr	r3, [r3, #0]
 8018c8a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018c8c:	4b3a      	ldr	r3, [pc, #232]	@ (8018d78 <tcp_process+0x5a0>)
 8018c8e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018c90:	885b      	ldrh	r3, [r3, #2]
 8018c92:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018c94:	4a38      	ldr	r2, [pc, #224]	@ (8018d78 <tcp_process+0x5a0>)
 8018c96:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018c98:	8812      	ldrh	r2, [r2, #0]
 8018c9a:	b292      	uxth	r2, r2
 8018c9c:	9202      	str	r2, [sp, #8]
 8018c9e:	9301      	str	r3, [sp, #4]
 8018ca0:	4b36      	ldr	r3, [pc, #216]	@ (8018d7c <tcp_process+0x5a4>)
 8018ca2:	9300      	str	r3, [sp, #0]
 8018ca4:	4b36      	ldr	r3, [pc, #216]	@ (8018d80 <tcp_process+0x5a8>)
 8018ca6:	4602      	mov	r2, r0
 8018ca8:	6878      	ldr	r0, [r7, #4]
 8018caa:	f002 fbcb 	bl	801b444 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8018cae:	e167      	b.n	8018f80 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8018cb0:	4b2d      	ldr	r3, [pc, #180]	@ (8018d68 <tcp_process+0x590>)
 8018cb2:	781b      	ldrb	r3, [r3, #0]
 8018cb4:	f003 0302 	and.w	r3, r3, #2
 8018cb8:	2b00      	cmp	r3, #0
 8018cba:	f000 8161 	beq.w	8018f80 <tcp_process+0x7a8>
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018cc2:	1e5a      	subs	r2, r3, #1
 8018cc4:	4b2b      	ldr	r3, [pc, #172]	@ (8018d74 <tcp_process+0x59c>)
 8018cc6:	681b      	ldr	r3, [r3, #0]
 8018cc8:	429a      	cmp	r2, r3
 8018cca:	f040 8159 	bne.w	8018f80 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8018cce:	6878      	ldr	r0, [r7, #4]
 8018cd0:	f002 f9b2 	bl	801b038 <tcp_rexmit>
      break;
 8018cd4:	e154      	b.n	8018f80 <tcp_process+0x7a8>
 8018cd6:	e153      	b.n	8018f80 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8018cd8:	6878      	ldr	r0, [r7, #4]
 8018cda:	f000 fa71 	bl	80191c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8018cde:	4b2d      	ldr	r3, [pc, #180]	@ (8018d94 <tcp_process+0x5bc>)
 8018ce0:	781b      	ldrb	r3, [r3, #0]
 8018ce2:	f003 0320 	and.w	r3, r3, #32
 8018ce6:	2b00      	cmp	r3, #0
 8018ce8:	f000 814c 	beq.w	8018f84 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8018cec:	687b      	ldr	r3, [r7, #4]
 8018cee:	8b5b      	ldrh	r3, [r3, #26]
 8018cf0:	f043 0302 	orr.w	r3, r3, #2
 8018cf4:	b29a      	uxth	r2, r3
 8018cf6:	687b      	ldr	r3, [r7, #4]
 8018cf8:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8018cfa:	687b      	ldr	r3, [r7, #4]
 8018cfc:	2207      	movs	r2, #7
 8018cfe:	751a      	strb	r2, [r3, #20]
      }
      break;
 8018d00:	e140      	b.n	8018f84 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8018d02:	6878      	ldr	r0, [r7, #4]
 8018d04:	f000 fa5c 	bl	80191c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018d08:	4b22      	ldr	r3, [pc, #136]	@ (8018d94 <tcp_process+0x5bc>)
 8018d0a:	781b      	ldrb	r3, [r3, #0]
 8018d0c:	f003 0320 	and.w	r3, r3, #32
 8018d10:	2b00      	cmp	r3, #0
 8018d12:	d071      	beq.n	8018df8 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018d14:	4b14      	ldr	r3, [pc, #80]	@ (8018d68 <tcp_process+0x590>)
 8018d16:	781b      	ldrb	r3, [r3, #0]
 8018d18:	f003 0310 	and.w	r3, r3, #16
 8018d1c:	2b00      	cmp	r3, #0
 8018d1e:	d060      	beq.n	8018de2 <tcp_process+0x60a>
 8018d20:	687b      	ldr	r3, [r7, #4]
 8018d22:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018d24:	4b11      	ldr	r3, [pc, #68]	@ (8018d6c <tcp_process+0x594>)
 8018d26:	681b      	ldr	r3, [r3, #0]
 8018d28:	429a      	cmp	r2, r3
 8018d2a:	d15a      	bne.n	8018de2 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8018d2c:	687b      	ldr	r3, [r7, #4]
 8018d2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018d30:	2b00      	cmp	r3, #0
 8018d32:	d156      	bne.n	8018de2 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	8b5b      	ldrh	r3, [r3, #26]
 8018d38:	f043 0302 	orr.w	r3, r3, #2
 8018d3c:	b29a      	uxth	r2, r3
 8018d3e:	687b      	ldr	r3, [r7, #4]
 8018d40:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8018d42:	6878      	ldr	r0, [r7, #4]
 8018d44:	f7fe fdbc 	bl	80178c0 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8018d48:	4b13      	ldr	r3, [pc, #76]	@ (8018d98 <tcp_process+0x5c0>)
 8018d4a:	681b      	ldr	r3, [r3, #0]
 8018d4c:	687a      	ldr	r2, [r7, #4]
 8018d4e:	429a      	cmp	r2, r3
 8018d50:	d105      	bne.n	8018d5e <tcp_process+0x586>
 8018d52:	4b11      	ldr	r3, [pc, #68]	@ (8018d98 <tcp_process+0x5c0>)
 8018d54:	681b      	ldr	r3, [r3, #0]
 8018d56:	68db      	ldr	r3, [r3, #12]
 8018d58:	4a0f      	ldr	r2, [pc, #60]	@ (8018d98 <tcp_process+0x5c0>)
 8018d5a:	6013      	str	r3, [r2, #0]
 8018d5c:	e02e      	b.n	8018dbc <tcp_process+0x5e4>
 8018d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8018d98 <tcp_process+0x5c0>)
 8018d60:	681b      	ldr	r3, [r3, #0]
 8018d62:	617b      	str	r3, [r7, #20]
 8018d64:	e027      	b.n	8018db6 <tcp_process+0x5de>
 8018d66:	bf00      	nop
 8018d68:	20013190 	.word	0x20013190
 8018d6c:	20013188 	.word	0x20013188
 8018d70:	2001318e 	.word	0x2001318e
 8018d74:	20013184 	.word	0x20013184
 8018d78:	20013174 	.word	0x20013174
 8018d7c:	2000fa08 	.word	0x2000fa08
 8018d80:	2000fa0c 	.word	0x2000fa0c
 8018d84:	08021918 	.word	0x08021918
 8018d88:	08021bb8 	.word	0x08021bb8
 8018d8c:	08021964 	.word	0x08021964
 8018d90:	2001318c 	.word	0x2001318c
 8018d94:	20013191 	.word	0x20013191
 8018d98:	20013158 	.word	0x20013158
 8018d9c:	697b      	ldr	r3, [r7, #20]
 8018d9e:	68db      	ldr	r3, [r3, #12]
 8018da0:	687a      	ldr	r2, [r7, #4]
 8018da2:	429a      	cmp	r2, r3
 8018da4:	d104      	bne.n	8018db0 <tcp_process+0x5d8>
 8018da6:	687b      	ldr	r3, [r7, #4]
 8018da8:	68da      	ldr	r2, [r3, #12]
 8018daa:	697b      	ldr	r3, [r7, #20]
 8018dac:	60da      	str	r2, [r3, #12]
 8018dae:	e005      	b.n	8018dbc <tcp_process+0x5e4>
 8018db0:	697b      	ldr	r3, [r7, #20]
 8018db2:	68db      	ldr	r3, [r3, #12]
 8018db4:	617b      	str	r3, [r7, #20]
 8018db6:	697b      	ldr	r3, [r7, #20]
 8018db8:	2b00      	cmp	r3, #0
 8018dba:	d1ef      	bne.n	8018d9c <tcp_process+0x5c4>
 8018dbc:	687b      	ldr	r3, [r7, #4]
 8018dbe:	2200      	movs	r2, #0
 8018dc0:	60da      	str	r2, [r3, #12]
 8018dc2:	4b77      	ldr	r3, [pc, #476]	@ (8018fa0 <tcp_process+0x7c8>)
 8018dc4:	2201      	movs	r2, #1
 8018dc6:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8018dc8:	687b      	ldr	r3, [r7, #4]
 8018dca:	220a      	movs	r2, #10
 8018dcc:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8018dce:	4b75      	ldr	r3, [pc, #468]	@ (8018fa4 <tcp_process+0x7cc>)
 8018dd0:	681a      	ldr	r2, [r3, #0]
 8018dd2:	687b      	ldr	r3, [r7, #4]
 8018dd4:	60da      	str	r2, [r3, #12]
 8018dd6:	4a73      	ldr	r2, [pc, #460]	@ (8018fa4 <tcp_process+0x7cc>)
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	6013      	str	r3, [r2, #0]
 8018ddc:	f002 fcf4 	bl	801b7c8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8018de0:	e0d2      	b.n	8018f88 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8018de2:	687b      	ldr	r3, [r7, #4]
 8018de4:	8b5b      	ldrh	r3, [r3, #26]
 8018de6:	f043 0302 	orr.w	r3, r3, #2
 8018dea:	b29a      	uxth	r2, r3
 8018dec:	687b      	ldr	r3, [r7, #4]
 8018dee:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8018df0:	687b      	ldr	r3, [r7, #4]
 8018df2:	2208      	movs	r2, #8
 8018df4:	751a      	strb	r2, [r3, #20]
      break;
 8018df6:	e0c7      	b.n	8018f88 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018df8:	4b6b      	ldr	r3, [pc, #428]	@ (8018fa8 <tcp_process+0x7d0>)
 8018dfa:	781b      	ldrb	r3, [r3, #0]
 8018dfc:	f003 0310 	and.w	r3, r3, #16
 8018e00:	2b00      	cmp	r3, #0
 8018e02:	f000 80c1 	beq.w	8018f88 <tcp_process+0x7b0>
 8018e06:	687b      	ldr	r3, [r7, #4]
 8018e08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018e0a:	4b68      	ldr	r3, [pc, #416]	@ (8018fac <tcp_process+0x7d4>)
 8018e0c:	681b      	ldr	r3, [r3, #0]
 8018e0e:	429a      	cmp	r2, r3
 8018e10:	f040 80ba 	bne.w	8018f88 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8018e14:	687b      	ldr	r3, [r7, #4]
 8018e16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8018e18:	2b00      	cmp	r3, #0
 8018e1a:	f040 80b5 	bne.w	8018f88 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	2206      	movs	r2, #6
 8018e22:	751a      	strb	r2, [r3, #20]
      break;
 8018e24:	e0b0      	b.n	8018f88 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8018e26:	6878      	ldr	r0, [r7, #4]
 8018e28:	f000 f9ca 	bl	80191c0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8018e2c:	4b60      	ldr	r3, [pc, #384]	@ (8018fb0 <tcp_process+0x7d8>)
 8018e2e:	781b      	ldrb	r3, [r3, #0]
 8018e30:	f003 0320 	and.w	r3, r3, #32
 8018e34:	2b00      	cmp	r3, #0
 8018e36:	f000 80a9 	beq.w	8018f8c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8018e3a:	687b      	ldr	r3, [r7, #4]
 8018e3c:	8b5b      	ldrh	r3, [r3, #26]
 8018e3e:	f043 0302 	orr.w	r3, r3, #2
 8018e42:	b29a      	uxth	r2, r3
 8018e44:	687b      	ldr	r3, [r7, #4]
 8018e46:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8018e48:	6878      	ldr	r0, [r7, #4]
 8018e4a:	f7fe fd39 	bl	80178c0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8018e4e:	4b59      	ldr	r3, [pc, #356]	@ (8018fb4 <tcp_process+0x7dc>)
 8018e50:	681b      	ldr	r3, [r3, #0]
 8018e52:	687a      	ldr	r2, [r7, #4]
 8018e54:	429a      	cmp	r2, r3
 8018e56:	d105      	bne.n	8018e64 <tcp_process+0x68c>
 8018e58:	4b56      	ldr	r3, [pc, #344]	@ (8018fb4 <tcp_process+0x7dc>)
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	68db      	ldr	r3, [r3, #12]
 8018e5e:	4a55      	ldr	r2, [pc, #340]	@ (8018fb4 <tcp_process+0x7dc>)
 8018e60:	6013      	str	r3, [r2, #0]
 8018e62:	e013      	b.n	8018e8c <tcp_process+0x6b4>
 8018e64:	4b53      	ldr	r3, [pc, #332]	@ (8018fb4 <tcp_process+0x7dc>)
 8018e66:	681b      	ldr	r3, [r3, #0]
 8018e68:	613b      	str	r3, [r7, #16]
 8018e6a:	e00c      	b.n	8018e86 <tcp_process+0x6ae>
 8018e6c:	693b      	ldr	r3, [r7, #16]
 8018e6e:	68db      	ldr	r3, [r3, #12]
 8018e70:	687a      	ldr	r2, [r7, #4]
 8018e72:	429a      	cmp	r2, r3
 8018e74:	d104      	bne.n	8018e80 <tcp_process+0x6a8>
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	68da      	ldr	r2, [r3, #12]
 8018e7a:	693b      	ldr	r3, [r7, #16]
 8018e7c:	60da      	str	r2, [r3, #12]
 8018e7e:	e005      	b.n	8018e8c <tcp_process+0x6b4>
 8018e80:	693b      	ldr	r3, [r7, #16]
 8018e82:	68db      	ldr	r3, [r3, #12]
 8018e84:	613b      	str	r3, [r7, #16]
 8018e86:	693b      	ldr	r3, [r7, #16]
 8018e88:	2b00      	cmp	r3, #0
 8018e8a:	d1ef      	bne.n	8018e6c <tcp_process+0x694>
 8018e8c:	687b      	ldr	r3, [r7, #4]
 8018e8e:	2200      	movs	r2, #0
 8018e90:	60da      	str	r2, [r3, #12]
 8018e92:	4b43      	ldr	r3, [pc, #268]	@ (8018fa0 <tcp_process+0x7c8>)
 8018e94:	2201      	movs	r2, #1
 8018e96:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018e98:	687b      	ldr	r3, [r7, #4]
 8018e9a:	220a      	movs	r2, #10
 8018e9c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018e9e:	4b41      	ldr	r3, [pc, #260]	@ (8018fa4 <tcp_process+0x7cc>)
 8018ea0:	681a      	ldr	r2, [r3, #0]
 8018ea2:	687b      	ldr	r3, [r7, #4]
 8018ea4:	60da      	str	r2, [r3, #12]
 8018ea6:	4a3f      	ldr	r2, [pc, #252]	@ (8018fa4 <tcp_process+0x7cc>)
 8018ea8:	687b      	ldr	r3, [r7, #4]
 8018eaa:	6013      	str	r3, [r2, #0]
 8018eac:	f002 fc8c 	bl	801b7c8 <tcp_timer_needed>
      }
      break;
 8018eb0:	e06c      	b.n	8018f8c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8018eb2:	6878      	ldr	r0, [r7, #4]
 8018eb4:	f000 f984 	bl	80191c0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8018fa8 <tcp_process+0x7d0>)
 8018eba:	781b      	ldrb	r3, [r3, #0]
 8018ebc:	f003 0310 	and.w	r3, r3, #16
 8018ec0:	2b00      	cmp	r3, #0
 8018ec2:	d065      	beq.n	8018f90 <tcp_process+0x7b8>
 8018ec4:	687b      	ldr	r3, [r7, #4]
 8018ec6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018ec8:	4b38      	ldr	r3, [pc, #224]	@ (8018fac <tcp_process+0x7d4>)
 8018eca:	681b      	ldr	r3, [r3, #0]
 8018ecc:	429a      	cmp	r2, r3
 8018ece:	d15f      	bne.n	8018f90 <tcp_process+0x7b8>
 8018ed0:	687b      	ldr	r3, [r7, #4]
 8018ed2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ed4:	2b00      	cmp	r3, #0
 8018ed6:	d15b      	bne.n	8018f90 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8018ed8:	6878      	ldr	r0, [r7, #4]
 8018eda:	f7fe fcf1 	bl	80178c0 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8018ede:	4b35      	ldr	r3, [pc, #212]	@ (8018fb4 <tcp_process+0x7dc>)
 8018ee0:	681b      	ldr	r3, [r3, #0]
 8018ee2:	687a      	ldr	r2, [r7, #4]
 8018ee4:	429a      	cmp	r2, r3
 8018ee6:	d105      	bne.n	8018ef4 <tcp_process+0x71c>
 8018ee8:	4b32      	ldr	r3, [pc, #200]	@ (8018fb4 <tcp_process+0x7dc>)
 8018eea:	681b      	ldr	r3, [r3, #0]
 8018eec:	68db      	ldr	r3, [r3, #12]
 8018eee:	4a31      	ldr	r2, [pc, #196]	@ (8018fb4 <tcp_process+0x7dc>)
 8018ef0:	6013      	str	r3, [r2, #0]
 8018ef2:	e013      	b.n	8018f1c <tcp_process+0x744>
 8018ef4:	4b2f      	ldr	r3, [pc, #188]	@ (8018fb4 <tcp_process+0x7dc>)
 8018ef6:	681b      	ldr	r3, [r3, #0]
 8018ef8:	60fb      	str	r3, [r7, #12]
 8018efa:	e00c      	b.n	8018f16 <tcp_process+0x73e>
 8018efc:	68fb      	ldr	r3, [r7, #12]
 8018efe:	68db      	ldr	r3, [r3, #12]
 8018f00:	687a      	ldr	r2, [r7, #4]
 8018f02:	429a      	cmp	r2, r3
 8018f04:	d104      	bne.n	8018f10 <tcp_process+0x738>
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	68da      	ldr	r2, [r3, #12]
 8018f0a:	68fb      	ldr	r3, [r7, #12]
 8018f0c:	60da      	str	r2, [r3, #12]
 8018f0e:	e005      	b.n	8018f1c <tcp_process+0x744>
 8018f10:	68fb      	ldr	r3, [r7, #12]
 8018f12:	68db      	ldr	r3, [r3, #12]
 8018f14:	60fb      	str	r3, [r7, #12]
 8018f16:	68fb      	ldr	r3, [r7, #12]
 8018f18:	2b00      	cmp	r3, #0
 8018f1a:	d1ef      	bne.n	8018efc <tcp_process+0x724>
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	2200      	movs	r2, #0
 8018f20:	60da      	str	r2, [r3, #12]
 8018f22:	4b1f      	ldr	r3, [pc, #124]	@ (8018fa0 <tcp_process+0x7c8>)
 8018f24:	2201      	movs	r2, #1
 8018f26:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	220a      	movs	r2, #10
 8018f2c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8018f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8018fa4 <tcp_process+0x7cc>)
 8018f30:	681a      	ldr	r2, [r3, #0]
 8018f32:	687b      	ldr	r3, [r7, #4]
 8018f34:	60da      	str	r2, [r3, #12]
 8018f36:	4a1b      	ldr	r2, [pc, #108]	@ (8018fa4 <tcp_process+0x7cc>)
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	6013      	str	r3, [r2, #0]
 8018f3c:	f002 fc44 	bl	801b7c8 <tcp_timer_needed>
      }
      break;
 8018f40:	e026      	b.n	8018f90 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8018f42:	6878      	ldr	r0, [r7, #4]
 8018f44:	f000 f93c 	bl	80191c0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018f48:	4b17      	ldr	r3, [pc, #92]	@ (8018fa8 <tcp_process+0x7d0>)
 8018f4a:	781b      	ldrb	r3, [r3, #0]
 8018f4c:	f003 0310 	and.w	r3, r3, #16
 8018f50:	2b00      	cmp	r3, #0
 8018f52:	d01f      	beq.n	8018f94 <tcp_process+0x7bc>
 8018f54:	687b      	ldr	r3, [r7, #4]
 8018f56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8018f58:	4b14      	ldr	r3, [pc, #80]	@ (8018fac <tcp_process+0x7d4>)
 8018f5a:	681b      	ldr	r3, [r3, #0]
 8018f5c:	429a      	cmp	r2, r3
 8018f5e:	d119      	bne.n	8018f94 <tcp_process+0x7bc>
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018f64:	2b00      	cmp	r3, #0
 8018f66:	d115      	bne.n	8018f94 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8018f68:	4b11      	ldr	r3, [pc, #68]	@ (8018fb0 <tcp_process+0x7d8>)
 8018f6a:	781b      	ldrb	r3, [r3, #0]
 8018f6c:	f043 0310 	orr.w	r3, r3, #16
 8018f70:	b2da      	uxtb	r2, r3
 8018f72:	4b0f      	ldr	r3, [pc, #60]	@ (8018fb0 <tcp_process+0x7d8>)
 8018f74:	701a      	strb	r2, [r3, #0]
      }
      break;
 8018f76:	e00d      	b.n	8018f94 <tcp_process+0x7bc>
    default:
      break;
 8018f78:	bf00      	nop
 8018f7a:	e00c      	b.n	8018f96 <tcp_process+0x7be>
      break;
 8018f7c:	bf00      	nop
 8018f7e:	e00a      	b.n	8018f96 <tcp_process+0x7be>
      break;
 8018f80:	bf00      	nop
 8018f82:	e008      	b.n	8018f96 <tcp_process+0x7be>
      break;
 8018f84:	bf00      	nop
 8018f86:	e006      	b.n	8018f96 <tcp_process+0x7be>
      break;
 8018f88:	bf00      	nop
 8018f8a:	e004      	b.n	8018f96 <tcp_process+0x7be>
      break;
 8018f8c:	bf00      	nop
 8018f8e:	e002      	b.n	8018f96 <tcp_process+0x7be>
      break;
 8018f90:	bf00      	nop
 8018f92:	e000      	b.n	8018f96 <tcp_process+0x7be>
      break;
 8018f94:	bf00      	nop
  }
  return ERR_OK;
 8018f96:	2300      	movs	r3, #0
}
 8018f98:	4618      	mov	r0, r3
 8018f9a:	3724      	adds	r7, #36	@ 0x24
 8018f9c:	46bd      	mov	sp, r7
 8018f9e:	bd90      	pop	{r4, r7, pc}
 8018fa0:	20013160 	.word	0x20013160
 8018fa4:	2001315c 	.word	0x2001315c
 8018fa8:	20013190 	.word	0x20013190
 8018fac:	20013188 	.word	0x20013188
 8018fb0:	20013191 	.word	0x20013191
 8018fb4:	20013158 	.word	0x20013158

08018fb8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8018fb8:	b590      	push	{r4, r7, lr}
 8018fba:	b085      	sub	sp, #20
 8018fbc:	af00      	add	r7, sp, #0
 8018fbe:	6078      	str	r0, [r7, #4]
 8018fc0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8018fc2:	687b      	ldr	r3, [r7, #4]
 8018fc4:	2b00      	cmp	r3, #0
 8018fc6:	d106      	bne.n	8018fd6 <tcp_oos_insert_segment+0x1e>
 8018fc8:	4b3b      	ldr	r3, [pc, #236]	@ (80190b8 <tcp_oos_insert_segment+0x100>)
 8018fca:	f240 421f 	movw	r2, #1055	@ 0x41f
 8018fce:	493b      	ldr	r1, [pc, #236]	@ (80190bc <tcp_oos_insert_segment+0x104>)
 8018fd0:	483b      	ldr	r0, [pc, #236]	@ (80190c0 <tcp_oos_insert_segment+0x108>)
 8018fd2:	f005 ff35 	bl	801ee40 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018fd6:	687b      	ldr	r3, [r7, #4]
 8018fd8:	68db      	ldr	r3, [r3, #12]
 8018fda:	899b      	ldrh	r3, [r3, #12]
 8018fdc:	b29b      	uxth	r3, r3
 8018fde:	4618      	mov	r0, r3
 8018fe0:	f7fb fb6c 	bl	80146bc <lwip_htons>
 8018fe4:	4603      	mov	r3, r0
 8018fe6:	b2db      	uxtb	r3, r3
 8018fe8:	f003 0301 	and.w	r3, r3, #1
 8018fec:	2b00      	cmp	r3, #0
 8018fee:	d028      	beq.n	8019042 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8018ff0:	6838      	ldr	r0, [r7, #0]
 8018ff2:	f7fe fa63 	bl	80174bc <tcp_segs_free>
    next = NULL;
 8018ff6:	2300      	movs	r3, #0
 8018ff8:	603b      	str	r3, [r7, #0]
 8018ffa:	e056      	b.n	80190aa <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8018ffc:	683b      	ldr	r3, [r7, #0]
 8018ffe:	68db      	ldr	r3, [r3, #12]
 8019000:	899b      	ldrh	r3, [r3, #12]
 8019002:	b29b      	uxth	r3, r3
 8019004:	4618      	mov	r0, r3
 8019006:	f7fb fb59 	bl	80146bc <lwip_htons>
 801900a:	4603      	mov	r3, r0
 801900c:	b2db      	uxtb	r3, r3
 801900e:	f003 0301 	and.w	r3, r3, #1
 8019012:	2b00      	cmp	r3, #0
 8019014:	d00d      	beq.n	8019032 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	68db      	ldr	r3, [r3, #12]
 801901a:	899b      	ldrh	r3, [r3, #12]
 801901c:	b29c      	uxth	r4, r3
 801901e:	2001      	movs	r0, #1
 8019020:	f7fb fb4c 	bl	80146bc <lwip_htons>
 8019024:	4603      	mov	r3, r0
 8019026:	461a      	mov	r2, r3
 8019028:	687b      	ldr	r3, [r7, #4]
 801902a:	68db      	ldr	r3, [r3, #12]
 801902c:	4322      	orrs	r2, r4
 801902e:	b292      	uxth	r2, r2
 8019030:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8019032:	683b      	ldr	r3, [r7, #0]
 8019034:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8019036:	683b      	ldr	r3, [r7, #0]
 8019038:	681b      	ldr	r3, [r3, #0]
 801903a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801903c:	68f8      	ldr	r0, [r7, #12]
 801903e:	f7fe fa52 	bl	80174e6 <tcp_seg_free>
    while (next &&
 8019042:	683b      	ldr	r3, [r7, #0]
 8019044:	2b00      	cmp	r3, #0
 8019046:	d00e      	beq.n	8019066 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8019048:	687b      	ldr	r3, [r7, #4]
 801904a:	891b      	ldrh	r3, [r3, #8]
 801904c:	461a      	mov	r2, r3
 801904e:	4b1d      	ldr	r3, [pc, #116]	@ (80190c4 <tcp_oos_insert_segment+0x10c>)
 8019050:	681b      	ldr	r3, [r3, #0]
 8019052:	441a      	add	r2, r3
 8019054:	683b      	ldr	r3, [r7, #0]
 8019056:	68db      	ldr	r3, [r3, #12]
 8019058:	685b      	ldr	r3, [r3, #4]
 801905a:	6839      	ldr	r1, [r7, #0]
 801905c:	8909      	ldrh	r1, [r1, #8]
 801905e:	440b      	add	r3, r1
 8019060:	1ad3      	subs	r3, r2, r3
    while (next &&
 8019062:	2b00      	cmp	r3, #0
 8019064:	daca      	bge.n	8018ffc <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8019066:	683b      	ldr	r3, [r7, #0]
 8019068:	2b00      	cmp	r3, #0
 801906a:	d01e      	beq.n	80190aa <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801906c:	687b      	ldr	r3, [r7, #4]
 801906e:	891b      	ldrh	r3, [r3, #8]
 8019070:	461a      	mov	r2, r3
 8019072:	4b14      	ldr	r3, [pc, #80]	@ (80190c4 <tcp_oos_insert_segment+0x10c>)
 8019074:	681b      	ldr	r3, [r3, #0]
 8019076:	441a      	add	r2, r3
 8019078:	683b      	ldr	r3, [r7, #0]
 801907a:	68db      	ldr	r3, [r3, #12]
 801907c:	685b      	ldr	r3, [r3, #4]
 801907e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8019080:	2b00      	cmp	r3, #0
 8019082:	dd12      	ble.n	80190aa <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8019084:	683b      	ldr	r3, [r7, #0]
 8019086:	68db      	ldr	r3, [r3, #12]
 8019088:	685b      	ldr	r3, [r3, #4]
 801908a:	b29a      	uxth	r2, r3
 801908c:	4b0d      	ldr	r3, [pc, #52]	@ (80190c4 <tcp_oos_insert_segment+0x10c>)
 801908e:	681b      	ldr	r3, [r3, #0]
 8019090:	b29b      	uxth	r3, r3
 8019092:	1ad3      	subs	r3, r2, r3
 8019094:	b29a      	uxth	r2, r3
 8019096:	687b      	ldr	r3, [r7, #4]
 8019098:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801909a:	687b      	ldr	r3, [r7, #4]
 801909c:	685a      	ldr	r2, [r3, #4]
 801909e:	687b      	ldr	r3, [r7, #4]
 80190a0:	891b      	ldrh	r3, [r3, #8]
 80190a2:	4619      	mov	r1, r3
 80190a4:	4610      	mov	r0, r2
 80190a6:	f7fc fd75 	bl	8015b94 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80190aa:	687b      	ldr	r3, [r7, #4]
 80190ac:	683a      	ldr	r2, [r7, #0]
 80190ae:	601a      	str	r2, [r3, #0]
}
 80190b0:	bf00      	nop
 80190b2:	3714      	adds	r7, #20
 80190b4:	46bd      	mov	sp, r7
 80190b6:	bd90      	pop	{r4, r7, pc}
 80190b8:	08021918 	.word	0x08021918
 80190bc:	08021bd8 	.word	0x08021bd8
 80190c0:	08021964 	.word	0x08021964
 80190c4:	20013184 	.word	0x20013184

080190c8 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80190c8:	b5b0      	push	{r4, r5, r7, lr}
 80190ca:	b086      	sub	sp, #24
 80190cc:	af00      	add	r7, sp, #0
 80190ce:	60f8      	str	r0, [r7, #12]
 80190d0:	60b9      	str	r1, [r7, #8]
 80190d2:	607a      	str	r2, [r7, #4]
 80190d4:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80190d6:	e03e      	b.n	8019156 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80190d8:	68bb      	ldr	r3, [r7, #8]
 80190da:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80190dc:	68bb      	ldr	r3, [r7, #8]
 80190de:	681b      	ldr	r3, [r3, #0]
 80190e0:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80190e2:	697b      	ldr	r3, [r7, #20]
 80190e4:	685b      	ldr	r3, [r3, #4]
 80190e6:	4618      	mov	r0, r3
 80190e8:	f7fc ff68 	bl	8015fbc <pbuf_clen>
 80190ec:	4603      	mov	r3, r0
 80190ee:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80190f0:	68fb      	ldr	r3, [r7, #12]
 80190f2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80190f6:	8a7a      	ldrh	r2, [r7, #18]
 80190f8:	429a      	cmp	r2, r3
 80190fa:	d906      	bls.n	801910a <tcp_free_acked_segments+0x42>
 80190fc:	4b2a      	ldr	r3, [pc, #168]	@ (80191a8 <tcp_free_acked_segments+0xe0>)
 80190fe:	f240 4257 	movw	r2, #1111	@ 0x457
 8019102:	492a      	ldr	r1, [pc, #168]	@ (80191ac <tcp_free_acked_segments+0xe4>)
 8019104:	482a      	ldr	r0, [pc, #168]	@ (80191b0 <tcp_free_acked_segments+0xe8>)
 8019106:	f005 fe9b 	bl	801ee40 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801910a:	68fb      	ldr	r3, [r7, #12]
 801910c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8019110:	8a7b      	ldrh	r3, [r7, #18]
 8019112:	1ad3      	subs	r3, r2, r3
 8019114:	b29a      	uxth	r2, r3
 8019116:	68fb      	ldr	r3, [r7, #12]
 8019118:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801911c:	697b      	ldr	r3, [r7, #20]
 801911e:	891a      	ldrh	r2, [r3, #8]
 8019120:	4b24      	ldr	r3, [pc, #144]	@ (80191b4 <tcp_free_acked_segments+0xec>)
 8019122:	881b      	ldrh	r3, [r3, #0]
 8019124:	4413      	add	r3, r2
 8019126:	b29a      	uxth	r2, r3
 8019128:	4b22      	ldr	r3, [pc, #136]	@ (80191b4 <tcp_free_acked_segments+0xec>)
 801912a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801912c:	6978      	ldr	r0, [r7, #20]
 801912e:	f7fe f9da 	bl	80174e6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8019132:	68fb      	ldr	r3, [r7, #12]
 8019134:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019138:	2b00      	cmp	r3, #0
 801913a:	d00c      	beq.n	8019156 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801913c:	68bb      	ldr	r3, [r7, #8]
 801913e:	2b00      	cmp	r3, #0
 8019140:	d109      	bne.n	8019156 <tcp_free_acked_segments+0x8e>
 8019142:	683b      	ldr	r3, [r7, #0]
 8019144:	2b00      	cmp	r3, #0
 8019146:	d106      	bne.n	8019156 <tcp_free_acked_segments+0x8e>
 8019148:	4b17      	ldr	r3, [pc, #92]	@ (80191a8 <tcp_free_acked_segments+0xe0>)
 801914a:	f240 4261 	movw	r2, #1121	@ 0x461
 801914e:	491a      	ldr	r1, [pc, #104]	@ (80191b8 <tcp_free_acked_segments+0xf0>)
 8019150:	4817      	ldr	r0, [pc, #92]	@ (80191b0 <tcp_free_acked_segments+0xe8>)
 8019152:	f005 fe75 	bl	801ee40 <iprintf>
  while (seg_list != NULL &&
 8019156:	68bb      	ldr	r3, [r7, #8]
 8019158:	2b00      	cmp	r3, #0
 801915a:	d020      	beq.n	801919e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801915c:	68bb      	ldr	r3, [r7, #8]
 801915e:	68db      	ldr	r3, [r3, #12]
 8019160:	685b      	ldr	r3, [r3, #4]
 8019162:	4618      	mov	r0, r3
 8019164:	f7fb fac0 	bl	80146e8 <lwip_htonl>
 8019168:	4604      	mov	r4, r0
 801916a:	68bb      	ldr	r3, [r7, #8]
 801916c:	891b      	ldrh	r3, [r3, #8]
 801916e:	461d      	mov	r5, r3
 8019170:	68bb      	ldr	r3, [r7, #8]
 8019172:	68db      	ldr	r3, [r3, #12]
 8019174:	899b      	ldrh	r3, [r3, #12]
 8019176:	b29b      	uxth	r3, r3
 8019178:	4618      	mov	r0, r3
 801917a:	f7fb fa9f 	bl	80146bc <lwip_htons>
 801917e:	4603      	mov	r3, r0
 8019180:	b2db      	uxtb	r3, r3
 8019182:	f003 0303 	and.w	r3, r3, #3
 8019186:	2b00      	cmp	r3, #0
 8019188:	d001      	beq.n	801918e <tcp_free_acked_segments+0xc6>
 801918a:	2301      	movs	r3, #1
 801918c:	e000      	b.n	8019190 <tcp_free_acked_segments+0xc8>
 801918e:	2300      	movs	r3, #0
 8019190:	442b      	add	r3, r5
 8019192:	18e2      	adds	r2, r4, r3
 8019194:	4b09      	ldr	r3, [pc, #36]	@ (80191bc <tcp_free_acked_segments+0xf4>)
 8019196:	681b      	ldr	r3, [r3, #0]
 8019198:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801919a:	2b00      	cmp	r3, #0
 801919c:	dd9c      	ble.n	80190d8 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801919e:	68bb      	ldr	r3, [r7, #8]
}
 80191a0:	4618      	mov	r0, r3
 80191a2:	3718      	adds	r7, #24
 80191a4:	46bd      	mov	sp, r7
 80191a6:	bdb0      	pop	{r4, r5, r7, pc}
 80191a8:	08021918 	.word	0x08021918
 80191ac:	08021c00 	.word	0x08021c00
 80191b0:	08021964 	.word	0x08021964
 80191b4:	2001318c 	.word	0x2001318c
 80191b8:	08021c28 	.word	0x08021c28
 80191bc:	20013188 	.word	0x20013188

080191c0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80191c0:	b5b0      	push	{r4, r5, r7, lr}
 80191c2:	b094      	sub	sp, #80	@ 0x50
 80191c4:	af00      	add	r7, sp, #0
 80191c6:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80191c8:	2300      	movs	r3, #0
 80191ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80191cc:	687b      	ldr	r3, [r7, #4]
 80191ce:	2b00      	cmp	r3, #0
 80191d0:	d106      	bne.n	80191e0 <tcp_receive+0x20>
 80191d2:	4b91      	ldr	r3, [pc, #580]	@ (8019418 <tcp_receive+0x258>)
 80191d4:	f240 427b 	movw	r2, #1147	@ 0x47b
 80191d8:	4990      	ldr	r1, [pc, #576]	@ (801941c <tcp_receive+0x25c>)
 80191da:	4891      	ldr	r0, [pc, #580]	@ (8019420 <tcp_receive+0x260>)
 80191dc:	f005 fe30 	bl	801ee40 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80191e0:	687b      	ldr	r3, [r7, #4]
 80191e2:	7d1b      	ldrb	r3, [r3, #20]
 80191e4:	2b03      	cmp	r3, #3
 80191e6:	d806      	bhi.n	80191f6 <tcp_receive+0x36>
 80191e8:	4b8b      	ldr	r3, [pc, #556]	@ (8019418 <tcp_receive+0x258>)
 80191ea:	f240 427c 	movw	r2, #1148	@ 0x47c
 80191ee:	498d      	ldr	r1, [pc, #564]	@ (8019424 <tcp_receive+0x264>)
 80191f0:	488b      	ldr	r0, [pc, #556]	@ (8019420 <tcp_receive+0x260>)
 80191f2:	f005 fe25 	bl	801ee40 <iprintf>

  if (flags & TCP_ACK) {
 80191f6:	4b8c      	ldr	r3, [pc, #560]	@ (8019428 <tcp_receive+0x268>)
 80191f8:	781b      	ldrb	r3, [r3, #0]
 80191fa:	f003 0310 	and.w	r3, r3, #16
 80191fe:	2b00      	cmp	r3, #0
 8019200:	f000 8264 	beq.w	80196cc <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8019204:	687b      	ldr	r3, [r7, #4]
 8019206:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801920a:	461a      	mov	r2, r3
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019210:	4413      	add	r3, r2
 8019212:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8019214:	687b      	ldr	r3, [r7, #4]
 8019216:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8019218:	4b84      	ldr	r3, [pc, #528]	@ (801942c <tcp_receive+0x26c>)
 801921a:	681b      	ldr	r3, [r3, #0]
 801921c:	1ad3      	subs	r3, r2, r3
 801921e:	2b00      	cmp	r3, #0
 8019220:	db1b      	blt.n	801925a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8019222:	687b      	ldr	r3, [r7, #4]
 8019224:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8019226:	4b81      	ldr	r3, [pc, #516]	@ (801942c <tcp_receive+0x26c>)
 8019228:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801922a:	429a      	cmp	r2, r3
 801922c:	d106      	bne.n	801923c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801922e:	687b      	ldr	r3, [r7, #4]
 8019230:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019232:	4b7f      	ldr	r3, [pc, #508]	@ (8019430 <tcp_receive+0x270>)
 8019234:	681b      	ldr	r3, [r3, #0]
 8019236:	1ad3      	subs	r3, r2, r3
 8019238:	2b00      	cmp	r3, #0
 801923a:	db0e      	blt.n	801925a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801923c:	687b      	ldr	r3, [r7, #4]
 801923e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019240:	4b7b      	ldr	r3, [pc, #492]	@ (8019430 <tcp_receive+0x270>)
 8019242:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8019244:	429a      	cmp	r2, r3
 8019246:	d125      	bne.n	8019294 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8019248:	4b7a      	ldr	r3, [pc, #488]	@ (8019434 <tcp_receive+0x274>)
 801924a:	681b      	ldr	r3, [r3, #0]
 801924c:	89db      	ldrh	r3, [r3, #14]
 801924e:	b29a      	uxth	r2, r3
 8019250:	687b      	ldr	r3, [r7, #4]
 8019252:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019256:	429a      	cmp	r2, r3
 8019258:	d91c      	bls.n	8019294 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801925a:	4b76      	ldr	r3, [pc, #472]	@ (8019434 <tcp_receive+0x274>)
 801925c:	681b      	ldr	r3, [r3, #0]
 801925e:	89db      	ldrh	r3, [r3, #14]
 8019260:	b29a      	uxth	r2, r3
 8019262:	687b      	ldr	r3, [r7, #4]
 8019264:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8019268:	687b      	ldr	r3, [r7, #4]
 801926a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801926e:	687b      	ldr	r3, [r7, #4]
 8019270:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019274:	429a      	cmp	r2, r3
 8019276:	d205      	bcs.n	8019284 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019278:	687b      	ldr	r3, [r7, #4]
 801927a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801927e:	687b      	ldr	r3, [r7, #4]
 8019280:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8019284:	4b69      	ldr	r3, [pc, #420]	@ (801942c <tcp_receive+0x26c>)
 8019286:	681a      	ldr	r2, [r3, #0]
 8019288:	687b      	ldr	r3, [r7, #4]
 801928a:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 801928c:	4b68      	ldr	r3, [pc, #416]	@ (8019430 <tcp_receive+0x270>)
 801928e:	681a      	ldr	r2, [r3, #0]
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8019294:	4b66      	ldr	r3, [pc, #408]	@ (8019430 <tcp_receive+0x270>)
 8019296:	681a      	ldr	r2, [r3, #0]
 8019298:	687b      	ldr	r3, [r7, #4]
 801929a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801929c:	1ad3      	subs	r3, r2, r3
 801929e:	2b00      	cmp	r3, #0
 80192a0:	dc58      	bgt.n	8019354 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80192a2:	4b65      	ldr	r3, [pc, #404]	@ (8019438 <tcp_receive+0x278>)
 80192a4:	881b      	ldrh	r3, [r3, #0]
 80192a6:	2b00      	cmp	r3, #0
 80192a8:	d14b      	bne.n	8019342 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80192aa:	687b      	ldr	r3, [r7, #4]
 80192ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80192ae:	687a      	ldr	r2, [r7, #4]
 80192b0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80192b4:	4413      	add	r3, r2
 80192b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80192b8:	429a      	cmp	r2, r3
 80192ba:	d142      	bne.n	8019342 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80192c2:	2b00      	cmp	r3, #0
 80192c4:	db3d      	blt.n	8019342 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80192c6:	687b      	ldr	r3, [r7, #4]
 80192c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80192ca:	4b59      	ldr	r3, [pc, #356]	@ (8019430 <tcp_receive+0x270>)
 80192cc:	681b      	ldr	r3, [r3, #0]
 80192ce:	429a      	cmp	r2, r3
 80192d0:	d137      	bne.n	8019342 <tcp_receive+0x182>
              found_dupack = 1;
 80192d2:	2301      	movs	r3, #1
 80192d4:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80192d6:	687b      	ldr	r3, [r7, #4]
 80192d8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80192dc:	2bff      	cmp	r3, #255	@ 0xff
 80192de:	d007      	beq.n	80192f0 <tcp_receive+0x130>
                ++pcb->dupacks;
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80192e6:	3301      	adds	r3, #1
 80192e8:	b2da      	uxtb	r2, r3
 80192ea:	687b      	ldr	r3, [r7, #4]
 80192ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 80192f0:	687b      	ldr	r3, [r7, #4]
 80192f2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80192f6:	2b03      	cmp	r3, #3
 80192f8:	d91b      	bls.n	8019332 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80192fa:	687b      	ldr	r3, [r7, #4]
 80192fc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019300:	687b      	ldr	r3, [r7, #4]
 8019302:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019304:	4413      	add	r3, r2
 8019306:	b29a      	uxth	r2, r3
 8019308:	687b      	ldr	r3, [r7, #4]
 801930a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801930e:	429a      	cmp	r2, r3
 8019310:	d30a      	bcc.n	8019328 <tcp_receive+0x168>
 8019312:	687b      	ldr	r3, [r7, #4]
 8019314:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019318:	687b      	ldr	r3, [r7, #4]
 801931a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801931c:	4413      	add	r3, r2
 801931e:	b29a      	uxth	r2, r3
 8019320:	687b      	ldr	r3, [r7, #4]
 8019322:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019326:	e004      	b.n	8019332 <tcp_receive+0x172>
 8019328:	687b      	ldr	r3, [r7, #4]
 801932a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801932e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8019332:	687b      	ldr	r3, [r7, #4]
 8019334:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019338:	2b02      	cmp	r3, #2
 801933a:	d902      	bls.n	8019342 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801933c:	6878      	ldr	r0, [r7, #4]
 801933e:	f001 fee7 	bl	801b110 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8019342:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019344:	2b00      	cmp	r3, #0
 8019346:	f040 8161 	bne.w	801960c <tcp_receive+0x44c>
        pcb->dupacks = 0;
 801934a:	687b      	ldr	r3, [r7, #4]
 801934c:	2200      	movs	r2, #0
 801934e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8019352:	e15b      	b.n	801960c <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019354:	4b36      	ldr	r3, [pc, #216]	@ (8019430 <tcp_receive+0x270>)
 8019356:	681a      	ldr	r2, [r3, #0]
 8019358:	687b      	ldr	r3, [r7, #4]
 801935a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801935c:	1ad3      	subs	r3, r2, r3
 801935e:	3b01      	subs	r3, #1
 8019360:	2b00      	cmp	r3, #0
 8019362:	f2c0 814e 	blt.w	8019602 <tcp_receive+0x442>
 8019366:	4b32      	ldr	r3, [pc, #200]	@ (8019430 <tcp_receive+0x270>)
 8019368:	681a      	ldr	r2, [r3, #0]
 801936a:	687b      	ldr	r3, [r7, #4]
 801936c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801936e:	1ad3      	subs	r3, r2, r3
 8019370:	2b00      	cmp	r3, #0
 8019372:	f300 8146 	bgt.w	8019602 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8019376:	687b      	ldr	r3, [r7, #4]
 8019378:	8b5b      	ldrh	r3, [r3, #26]
 801937a:	f003 0304 	and.w	r3, r3, #4
 801937e:	2b00      	cmp	r3, #0
 8019380:	d010      	beq.n	80193a4 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8019382:	687b      	ldr	r3, [r7, #4]
 8019384:	8b5b      	ldrh	r3, [r3, #26]
 8019386:	f023 0304 	bic.w	r3, r3, #4
 801938a:	b29a      	uxth	r2, r3
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8019390:	687b      	ldr	r3, [r7, #4]
 8019392:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8019396:	687b      	ldr	r3, [r7, #4]
 8019398:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 801939c:	687b      	ldr	r3, [r7, #4]
 801939e:	2200      	movs	r2, #0
 80193a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	2200      	movs	r2, #0
 80193a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80193ac:	687b      	ldr	r3, [r7, #4]
 80193ae:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80193b2:	10db      	asrs	r3, r3, #3
 80193b4:	b21b      	sxth	r3, r3
 80193b6:	b29a      	uxth	r2, r3
 80193b8:	687b      	ldr	r3, [r7, #4]
 80193ba:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80193be:	b29b      	uxth	r3, r3
 80193c0:	4413      	add	r3, r2
 80193c2:	b29b      	uxth	r3, r3
 80193c4:	b21a      	sxth	r2, r3
 80193c6:	687b      	ldr	r3, [r7, #4]
 80193c8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80193cc:	4b18      	ldr	r3, [pc, #96]	@ (8019430 <tcp_receive+0x270>)
 80193ce:	681b      	ldr	r3, [r3, #0]
 80193d0:	b29a      	uxth	r2, r3
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80193d6:	b29b      	uxth	r3, r3
 80193d8:	1ad3      	subs	r3, r2, r3
 80193da:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	2200      	movs	r2, #0
 80193e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 80193e4:	4b12      	ldr	r3, [pc, #72]	@ (8019430 <tcp_receive+0x270>)
 80193e6:	681a      	ldr	r2, [r3, #0]
 80193e8:	687b      	ldr	r3, [r7, #4]
 80193ea:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80193ec:	687b      	ldr	r3, [r7, #4]
 80193ee:	7d1b      	ldrb	r3, [r3, #20]
 80193f0:	2b03      	cmp	r3, #3
 80193f2:	f240 8097 	bls.w	8019524 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 80193f6:	687b      	ldr	r3, [r7, #4]
 80193f8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80193fc:	687b      	ldr	r3, [r7, #4]
 80193fe:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8019402:	429a      	cmp	r2, r3
 8019404:	d245      	bcs.n	8019492 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8019406:	687b      	ldr	r3, [r7, #4]
 8019408:	8b5b      	ldrh	r3, [r3, #26]
 801940a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801940e:	2b00      	cmp	r3, #0
 8019410:	d014      	beq.n	801943c <tcp_receive+0x27c>
 8019412:	2301      	movs	r3, #1
 8019414:	e013      	b.n	801943e <tcp_receive+0x27e>
 8019416:	bf00      	nop
 8019418:	08021918 	.word	0x08021918
 801941c:	08021c48 	.word	0x08021c48
 8019420:	08021964 	.word	0x08021964
 8019424:	08021c64 	.word	0x08021c64
 8019428:	20013190 	.word	0x20013190
 801942c:	20013184 	.word	0x20013184
 8019430:	20013188 	.word	0x20013188
 8019434:	20013174 	.word	0x20013174
 8019438:	2001318e 	.word	0x2001318e
 801943c:	2302      	movs	r3, #2
 801943e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8019442:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8019446:	b29a      	uxth	r2, r3
 8019448:	687b      	ldr	r3, [r7, #4]
 801944a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801944c:	fb12 f303 	smulbb	r3, r2, r3
 8019450:	b29b      	uxth	r3, r3
 8019452:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8019454:	4293      	cmp	r3, r2
 8019456:	bf28      	it	cs
 8019458:	4613      	movcs	r3, r2
 801945a:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019462:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019464:	4413      	add	r3, r2
 8019466:	b29a      	uxth	r2, r3
 8019468:	687b      	ldr	r3, [r7, #4]
 801946a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801946e:	429a      	cmp	r2, r3
 8019470:	d309      	bcc.n	8019486 <tcp_receive+0x2c6>
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019478:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801947a:	4413      	add	r3, r2
 801947c:	b29a      	uxth	r2, r3
 801947e:	687b      	ldr	r3, [r7, #4]
 8019480:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019484:	e04e      	b.n	8019524 <tcp_receive+0x364>
 8019486:	687b      	ldr	r3, [r7, #4]
 8019488:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801948c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019490:	e048      	b.n	8019524 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8019498:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801949a:	4413      	add	r3, r2
 801949c:	b29a      	uxth	r2, r3
 801949e:	687b      	ldr	r3, [r7, #4]
 80194a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80194a4:	429a      	cmp	r2, r3
 80194a6:	d309      	bcc.n	80194bc <tcp_receive+0x2fc>
 80194a8:	687b      	ldr	r3, [r7, #4]
 80194aa:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80194ae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80194b0:	4413      	add	r3, r2
 80194b2:	b29a      	uxth	r2, r3
 80194b4:	687b      	ldr	r3, [r7, #4]
 80194b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80194ba:	e004      	b.n	80194c6 <tcp_receive+0x306>
 80194bc:	687b      	ldr	r3, [r7, #4]
 80194be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80194c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80194c6:	687b      	ldr	r3, [r7, #4]
 80194c8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80194cc:	687b      	ldr	r3, [r7, #4]
 80194ce:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80194d2:	429a      	cmp	r2, r3
 80194d4:	d326      	bcc.n	8019524 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80194d6:	687b      	ldr	r3, [r7, #4]
 80194d8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80194dc:	687b      	ldr	r3, [r7, #4]
 80194de:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80194e2:	1ad3      	subs	r3, r2, r3
 80194e4:	b29a      	uxth	r2, r3
 80194e6:	687b      	ldr	r3, [r7, #4]
 80194e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80194ec:	687b      	ldr	r3, [r7, #4]
 80194ee:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80194f2:	687b      	ldr	r3, [r7, #4]
 80194f4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80194f6:	4413      	add	r3, r2
 80194f8:	b29a      	uxth	r2, r3
 80194fa:	687b      	ldr	r3, [r7, #4]
 80194fc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019500:	429a      	cmp	r2, r3
 8019502:	d30a      	bcc.n	801951a <tcp_receive+0x35a>
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801950a:	687b      	ldr	r3, [r7, #4]
 801950c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801950e:	4413      	add	r3, r2
 8019510:	b29a      	uxth	r2, r3
 8019512:	687b      	ldr	r3, [r7, #4]
 8019514:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019518:	e004      	b.n	8019524 <tcp_receive+0x364>
 801951a:	687b      	ldr	r3, [r7, #4]
 801951c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019520:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801952c:	4a98      	ldr	r2, [pc, #608]	@ (8019790 <tcp_receive+0x5d0>)
 801952e:	6878      	ldr	r0, [r7, #4]
 8019530:	f7ff fdca 	bl	80190c8 <tcp_free_acked_segments>
 8019534:	4602      	mov	r2, r0
 8019536:	687b      	ldr	r3, [r7, #4]
 8019538:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 801953e:	687b      	ldr	r3, [r7, #4]
 8019540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019542:	4a94      	ldr	r2, [pc, #592]	@ (8019794 <tcp_receive+0x5d4>)
 8019544:	6878      	ldr	r0, [r7, #4]
 8019546:	f7ff fdbf 	bl	80190c8 <tcp_free_acked_segments>
 801954a:	4602      	mov	r2, r0
 801954c:	687b      	ldr	r3, [r7, #4]
 801954e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8019550:	687b      	ldr	r3, [r7, #4]
 8019552:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019554:	2b00      	cmp	r3, #0
 8019556:	d104      	bne.n	8019562 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801955e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8019560:	e002      	b.n	8019568 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8019562:	687b      	ldr	r3, [r7, #4]
 8019564:	2200      	movs	r2, #0
 8019566:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8019568:	687b      	ldr	r3, [r7, #4]
 801956a:	2200      	movs	r2, #0
 801956c:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801956e:	687b      	ldr	r3, [r7, #4]
 8019570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019572:	2b00      	cmp	r3, #0
 8019574:	d103      	bne.n	801957e <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8019576:	687b      	ldr	r3, [r7, #4]
 8019578:	2200      	movs	r2, #0
 801957a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801957e:	687b      	ldr	r3, [r7, #4]
 8019580:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8019584:	4b84      	ldr	r3, [pc, #528]	@ (8019798 <tcp_receive+0x5d8>)
 8019586:	881b      	ldrh	r3, [r3, #0]
 8019588:	4413      	add	r3, r2
 801958a:	b29a      	uxth	r2, r3
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8019592:	687b      	ldr	r3, [r7, #4]
 8019594:	8b5b      	ldrh	r3, [r3, #26]
 8019596:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801959a:	2b00      	cmp	r3, #0
 801959c:	d035      	beq.n	801960a <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801959e:	687b      	ldr	r3, [r7, #4]
 80195a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	d118      	bne.n	80195d8 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 80195a6:	687b      	ldr	r3, [r7, #4]
 80195a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80195aa:	2b00      	cmp	r3, #0
 80195ac:	d00c      	beq.n	80195c8 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80195ae:	687b      	ldr	r3, [r7, #4]
 80195b0:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80195b6:	68db      	ldr	r3, [r3, #12]
 80195b8:	685b      	ldr	r3, [r3, #4]
 80195ba:	4618      	mov	r0, r3
 80195bc:	f7fb f894 	bl	80146e8 <lwip_htonl>
 80195c0:	4603      	mov	r3, r0
 80195c2:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80195c4:	2b00      	cmp	r3, #0
 80195c6:	dc20      	bgt.n	801960a <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 80195c8:	687b      	ldr	r3, [r7, #4]
 80195ca:	8b5b      	ldrh	r3, [r3, #26]
 80195cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80195d0:	b29a      	uxth	r2, r3
 80195d2:	687b      	ldr	r3, [r7, #4]
 80195d4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80195d6:	e018      	b.n	801960a <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80195d8:	687b      	ldr	r3, [r7, #4]
 80195da:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80195dc:	687b      	ldr	r3, [r7, #4]
 80195de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80195e0:	68db      	ldr	r3, [r3, #12]
 80195e2:	685b      	ldr	r3, [r3, #4]
 80195e4:	4618      	mov	r0, r3
 80195e6:	f7fb f87f 	bl	80146e8 <lwip_htonl>
 80195ea:	4603      	mov	r3, r0
 80195ec:	1ae3      	subs	r3, r4, r3
 80195ee:	2b00      	cmp	r3, #0
 80195f0:	dc0b      	bgt.n	801960a <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 80195f2:	687b      	ldr	r3, [r7, #4]
 80195f4:	8b5b      	ldrh	r3, [r3, #26]
 80195f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80195fa:	b29a      	uxth	r2, r3
 80195fc:	687b      	ldr	r3, [r7, #4]
 80195fe:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019600:	e003      	b.n	801960a <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8019602:	6878      	ldr	r0, [r7, #4]
 8019604:	f001 ff70 	bl	801b4e8 <tcp_send_empty_ack>
 8019608:	e000      	b.n	801960c <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801960a:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801960c:	687b      	ldr	r3, [r7, #4]
 801960e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019610:	2b00      	cmp	r3, #0
 8019612:	d05b      	beq.n	80196cc <tcp_receive+0x50c>
 8019614:	687b      	ldr	r3, [r7, #4]
 8019616:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8019618:	4b60      	ldr	r3, [pc, #384]	@ (801979c <tcp_receive+0x5dc>)
 801961a:	681b      	ldr	r3, [r3, #0]
 801961c:	1ad3      	subs	r3, r2, r3
 801961e:	2b00      	cmp	r3, #0
 8019620:	da54      	bge.n	80196cc <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8019622:	4b5f      	ldr	r3, [pc, #380]	@ (80197a0 <tcp_receive+0x5e0>)
 8019624:	681b      	ldr	r3, [r3, #0]
 8019626:	b29a      	uxth	r2, r3
 8019628:	687b      	ldr	r3, [r7, #4]
 801962a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801962c:	b29b      	uxth	r3, r3
 801962e:	1ad3      	subs	r3, r2, r3
 8019630:	b29b      	uxth	r3, r3
 8019632:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8019636:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8019640:	10db      	asrs	r3, r3, #3
 8019642:	b21b      	sxth	r3, r3
 8019644:	b29b      	uxth	r3, r3
 8019646:	1ad3      	subs	r3, r2, r3
 8019648:	b29b      	uxth	r3, r3
 801964a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801964e:	687b      	ldr	r3, [r7, #4]
 8019650:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8019654:	b29a      	uxth	r2, r3
 8019656:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801965a:	4413      	add	r3, r2
 801965c:	b29b      	uxth	r3, r3
 801965e:	b21a      	sxth	r2, r3
 8019660:	687b      	ldr	r3, [r7, #4]
 8019662:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8019664:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8019668:	2b00      	cmp	r3, #0
 801966a:	da05      	bge.n	8019678 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 801966c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8019670:	425b      	negs	r3, r3
 8019672:	b29b      	uxth	r3, r3
 8019674:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8019678:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8019682:	109b      	asrs	r3, r3, #2
 8019684:	b21b      	sxth	r3, r3
 8019686:	b29b      	uxth	r3, r3
 8019688:	1ad3      	subs	r3, r2, r3
 801968a:	b29b      	uxth	r3, r3
 801968c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8019690:	687b      	ldr	r3, [r7, #4]
 8019692:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8019696:	b29a      	uxth	r2, r3
 8019698:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801969c:	4413      	add	r3, r2
 801969e:	b29b      	uxth	r3, r3
 80196a0:	b21a      	sxth	r2, r3
 80196a2:	687b      	ldr	r3, [r7, #4]
 80196a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80196a6:	687b      	ldr	r3, [r7, #4]
 80196a8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80196ac:	10db      	asrs	r3, r3, #3
 80196ae:	b21b      	sxth	r3, r3
 80196b0:	b29a      	uxth	r2, r3
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80196b8:	b29b      	uxth	r3, r3
 80196ba:	4413      	add	r3, r2
 80196bc:	b29b      	uxth	r3, r3
 80196be:	b21a      	sxth	r2, r3
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80196c6:	687b      	ldr	r3, [r7, #4]
 80196c8:	2200      	movs	r2, #0
 80196ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80196cc:	4b35      	ldr	r3, [pc, #212]	@ (80197a4 <tcp_receive+0x5e4>)
 80196ce:	881b      	ldrh	r3, [r3, #0]
 80196d0:	2b00      	cmp	r3, #0
 80196d2:	f000 84df 	beq.w	801a094 <tcp_receive+0xed4>
 80196d6:	687b      	ldr	r3, [r7, #4]
 80196d8:	7d1b      	ldrb	r3, [r3, #20]
 80196da:	2b06      	cmp	r3, #6
 80196dc:	f200 84da 	bhi.w	801a094 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80196e0:	687b      	ldr	r3, [r7, #4]
 80196e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80196e4:	4b30      	ldr	r3, [pc, #192]	@ (80197a8 <tcp_receive+0x5e8>)
 80196e6:	681b      	ldr	r3, [r3, #0]
 80196e8:	1ad3      	subs	r3, r2, r3
 80196ea:	3b01      	subs	r3, #1
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	f2c0 808f 	blt.w	8019810 <tcp_receive+0x650>
 80196f2:	687b      	ldr	r3, [r7, #4]
 80196f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80196f6:	4b2b      	ldr	r3, [pc, #172]	@ (80197a4 <tcp_receive+0x5e4>)
 80196f8:	881b      	ldrh	r3, [r3, #0]
 80196fa:	4619      	mov	r1, r3
 80196fc:	4b2a      	ldr	r3, [pc, #168]	@ (80197a8 <tcp_receive+0x5e8>)
 80196fe:	681b      	ldr	r3, [r3, #0]
 8019700:	440b      	add	r3, r1
 8019702:	1ad3      	subs	r3, r2, r3
 8019704:	3301      	adds	r3, #1
 8019706:	2b00      	cmp	r3, #0
 8019708:	f300 8082 	bgt.w	8019810 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801970c:	4b27      	ldr	r3, [pc, #156]	@ (80197ac <tcp_receive+0x5ec>)
 801970e:	685b      	ldr	r3, [r3, #4]
 8019710:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019716:	4b24      	ldr	r3, [pc, #144]	@ (80197a8 <tcp_receive+0x5e8>)
 8019718:	681b      	ldr	r3, [r3, #0]
 801971a:	1ad3      	subs	r3, r2, r3
 801971c:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801971e:	4b23      	ldr	r3, [pc, #140]	@ (80197ac <tcp_receive+0x5ec>)
 8019720:	685b      	ldr	r3, [r3, #4]
 8019722:	2b00      	cmp	r3, #0
 8019724:	d106      	bne.n	8019734 <tcp_receive+0x574>
 8019726:	4b22      	ldr	r3, [pc, #136]	@ (80197b0 <tcp_receive+0x5f0>)
 8019728:	f240 5294 	movw	r2, #1428	@ 0x594
 801972c:	4921      	ldr	r1, [pc, #132]	@ (80197b4 <tcp_receive+0x5f4>)
 801972e:	4822      	ldr	r0, [pc, #136]	@ (80197b8 <tcp_receive+0x5f8>)
 8019730:	f005 fb86 	bl	801ee40 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8019734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019736:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801973a:	4293      	cmp	r3, r2
 801973c:	d906      	bls.n	801974c <tcp_receive+0x58c>
 801973e:	4b1c      	ldr	r3, [pc, #112]	@ (80197b0 <tcp_receive+0x5f0>)
 8019740:	f240 5295 	movw	r2, #1429	@ 0x595
 8019744:	491d      	ldr	r1, [pc, #116]	@ (80197bc <tcp_receive+0x5fc>)
 8019746:	481c      	ldr	r0, [pc, #112]	@ (80197b8 <tcp_receive+0x5f8>)
 8019748:	f005 fb7a 	bl	801ee40 <iprintf>
      off = (u16_t)off32;
 801974c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801974e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8019752:	4b16      	ldr	r3, [pc, #88]	@ (80197ac <tcp_receive+0x5ec>)
 8019754:	685b      	ldr	r3, [r3, #4]
 8019756:	891b      	ldrh	r3, [r3, #8]
 8019758:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801975c:	429a      	cmp	r2, r3
 801975e:	d906      	bls.n	801976e <tcp_receive+0x5ae>
 8019760:	4b13      	ldr	r3, [pc, #76]	@ (80197b0 <tcp_receive+0x5f0>)
 8019762:	f240 5297 	movw	r2, #1431	@ 0x597
 8019766:	4916      	ldr	r1, [pc, #88]	@ (80197c0 <tcp_receive+0x600>)
 8019768:	4813      	ldr	r0, [pc, #76]	@ (80197b8 <tcp_receive+0x5f8>)
 801976a:	f005 fb69 	bl	801ee40 <iprintf>
      inseg.len -= off;
 801976e:	4b0f      	ldr	r3, [pc, #60]	@ (80197ac <tcp_receive+0x5ec>)
 8019770:	891a      	ldrh	r2, [r3, #8]
 8019772:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019776:	1ad3      	subs	r3, r2, r3
 8019778:	b29a      	uxth	r2, r3
 801977a:	4b0c      	ldr	r3, [pc, #48]	@ (80197ac <tcp_receive+0x5ec>)
 801977c:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801977e:	4b0b      	ldr	r3, [pc, #44]	@ (80197ac <tcp_receive+0x5ec>)
 8019780:	685b      	ldr	r3, [r3, #4]
 8019782:	891a      	ldrh	r2, [r3, #8]
 8019784:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019788:	1ad3      	subs	r3, r2, r3
 801978a:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 801978c:	e02a      	b.n	80197e4 <tcp_receive+0x624>
 801978e:	bf00      	nop
 8019790:	08021c80 	.word	0x08021c80
 8019794:	08021c88 	.word	0x08021c88
 8019798:	2001318c 	.word	0x2001318c
 801979c:	20013188 	.word	0x20013188
 80197a0:	2001314c 	.word	0x2001314c
 80197a4:	2001318e 	.word	0x2001318e
 80197a8:	20013184 	.word	0x20013184
 80197ac:	20013164 	.word	0x20013164
 80197b0:	08021918 	.word	0x08021918
 80197b4:	08021c90 	.word	0x08021c90
 80197b8:	08021964 	.word	0x08021964
 80197bc:	08021ca0 	.word	0x08021ca0
 80197c0:	08021cb0 	.word	0x08021cb0
        off -= p->len;
 80197c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80197c6:	895b      	ldrh	r3, [r3, #10]
 80197c8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80197cc:	1ad3      	subs	r3, r2, r3
 80197ce:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80197d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80197d4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80197d6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80197d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80197da:	2200      	movs	r2, #0
 80197dc:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80197de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80197e0:	681b      	ldr	r3, [r3, #0]
 80197e2:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 80197e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80197e6:	895b      	ldrh	r3, [r3, #10]
 80197e8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80197ec:	429a      	cmp	r2, r3
 80197ee:	d8e9      	bhi.n	80197c4 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80197f0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80197f4:	4619      	mov	r1, r3
 80197f6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80197f8:	f7fc facc 	bl	8015d94 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80197fc:	687b      	ldr	r3, [r7, #4]
 80197fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019800:	4a90      	ldr	r2, [pc, #576]	@ (8019a44 <tcp_receive+0x884>)
 8019802:	6013      	str	r3, [r2, #0]
 8019804:	4b90      	ldr	r3, [pc, #576]	@ (8019a48 <tcp_receive+0x888>)
 8019806:	68db      	ldr	r3, [r3, #12]
 8019808:	4a8e      	ldr	r2, [pc, #568]	@ (8019a44 <tcp_receive+0x884>)
 801980a:	6812      	ldr	r2, [r2, #0]
 801980c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801980e:	e00d      	b.n	801982c <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8019810:	4b8c      	ldr	r3, [pc, #560]	@ (8019a44 <tcp_receive+0x884>)
 8019812:	681a      	ldr	r2, [r3, #0]
 8019814:	687b      	ldr	r3, [r7, #4]
 8019816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019818:	1ad3      	subs	r3, r2, r3
 801981a:	2b00      	cmp	r3, #0
 801981c:	da06      	bge.n	801982c <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801981e:	687b      	ldr	r3, [r7, #4]
 8019820:	8b5b      	ldrh	r3, [r3, #26]
 8019822:	f043 0302 	orr.w	r3, r3, #2
 8019826:	b29a      	uxth	r2, r3
 8019828:	687b      	ldr	r3, [r7, #4]
 801982a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801982c:	4b85      	ldr	r3, [pc, #532]	@ (8019a44 <tcp_receive+0x884>)
 801982e:	681a      	ldr	r2, [r3, #0]
 8019830:	687b      	ldr	r3, [r7, #4]
 8019832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019834:	1ad3      	subs	r3, r2, r3
 8019836:	2b00      	cmp	r3, #0
 8019838:	f2c0 8427 	blt.w	801a08a <tcp_receive+0xeca>
 801983c:	4b81      	ldr	r3, [pc, #516]	@ (8019a44 <tcp_receive+0x884>)
 801983e:	681a      	ldr	r2, [r3, #0]
 8019840:	687b      	ldr	r3, [r7, #4]
 8019842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019844:	6879      	ldr	r1, [r7, #4]
 8019846:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019848:	440b      	add	r3, r1
 801984a:	1ad3      	subs	r3, r2, r3
 801984c:	3301      	adds	r3, #1
 801984e:	2b00      	cmp	r3, #0
 8019850:	f300 841b 	bgt.w	801a08a <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8019854:	687b      	ldr	r3, [r7, #4]
 8019856:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019858:	4b7a      	ldr	r3, [pc, #488]	@ (8019a44 <tcp_receive+0x884>)
 801985a:	681b      	ldr	r3, [r3, #0]
 801985c:	429a      	cmp	r2, r3
 801985e:	f040 8298 	bne.w	8019d92 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8019862:	4b79      	ldr	r3, [pc, #484]	@ (8019a48 <tcp_receive+0x888>)
 8019864:	891c      	ldrh	r4, [r3, #8]
 8019866:	4b78      	ldr	r3, [pc, #480]	@ (8019a48 <tcp_receive+0x888>)
 8019868:	68db      	ldr	r3, [r3, #12]
 801986a:	899b      	ldrh	r3, [r3, #12]
 801986c:	b29b      	uxth	r3, r3
 801986e:	4618      	mov	r0, r3
 8019870:	f7fa ff24 	bl	80146bc <lwip_htons>
 8019874:	4603      	mov	r3, r0
 8019876:	b2db      	uxtb	r3, r3
 8019878:	f003 0303 	and.w	r3, r3, #3
 801987c:	2b00      	cmp	r3, #0
 801987e:	d001      	beq.n	8019884 <tcp_receive+0x6c4>
 8019880:	2301      	movs	r3, #1
 8019882:	e000      	b.n	8019886 <tcp_receive+0x6c6>
 8019884:	2300      	movs	r3, #0
 8019886:	4423      	add	r3, r4
 8019888:	b29a      	uxth	r2, r3
 801988a:	4b70      	ldr	r3, [pc, #448]	@ (8019a4c <tcp_receive+0x88c>)
 801988c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801988e:	687b      	ldr	r3, [r7, #4]
 8019890:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8019892:	4b6e      	ldr	r3, [pc, #440]	@ (8019a4c <tcp_receive+0x88c>)
 8019894:	881b      	ldrh	r3, [r3, #0]
 8019896:	429a      	cmp	r2, r3
 8019898:	d274      	bcs.n	8019984 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801989a:	4b6b      	ldr	r3, [pc, #428]	@ (8019a48 <tcp_receive+0x888>)
 801989c:	68db      	ldr	r3, [r3, #12]
 801989e:	899b      	ldrh	r3, [r3, #12]
 80198a0:	b29b      	uxth	r3, r3
 80198a2:	4618      	mov	r0, r3
 80198a4:	f7fa ff0a 	bl	80146bc <lwip_htons>
 80198a8:	4603      	mov	r3, r0
 80198aa:	b2db      	uxtb	r3, r3
 80198ac:	f003 0301 	and.w	r3, r3, #1
 80198b0:	2b00      	cmp	r3, #0
 80198b2:	d01e      	beq.n	80198f2 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80198b4:	4b64      	ldr	r3, [pc, #400]	@ (8019a48 <tcp_receive+0x888>)
 80198b6:	68db      	ldr	r3, [r3, #12]
 80198b8:	899b      	ldrh	r3, [r3, #12]
 80198ba:	b29b      	uxth	r3, r3
 80198bc:	b21b      	sxth	r3, r3
 80198be:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80198c2:	b21c      	sxth	r4, r3
 80198c4:	4b60      	ldr	r3, [pc, #384]	@ (8019a48 <tcp_receive+0x888>)
 80198c6:	68db      	ldr	r3, [r3, #12]
 80198c8:	899b      	ldrh	r3, [r3, #12]
 80198ca:	b29b      	uxth	r3, r3
 80198cc:	4618      	mov	r0, r3
 80198ce:	f7fa fef5 	bl	80146bc <lwip_htons>
 80198d2:	4603      	mov	r3, r0
 80198d4:	b2db      	uxtb	r3, r3
 80198d6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80198da:	b29b      	uxth	r3, r3
 80198dc:	4618      	mov	r0, r3
 80198de:	f7fa feed 	bl	80146bc <lwip_htons>
 80198e2:	4603      	mov	r3, r0
 80198e4:	b21b      	sxth	r3, r3
 80198e6:	4323      	orrs	r3, r4
 80198e8:	b21a      	sxth	r2, r3
 80198ea:	4b57      	ldr	r3, [pc, #348]	@ (8019a48 <tcp_receive+0x888>)
 80198ec:	68db      	ldr	r3, [r3, #12]
 80198ee:	b292      	uxth	r2, r2
 80198f0:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80198f2:	687b      	ldr	r3, [r7, #4]
 80198f4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80198f6:	4b54      	ldr	r3, [pc, #336]	@ (8019a48 <tcp_receive+0x888>)
 80198f8:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80198fa:	4b53      	ldr	r3, [pc, #332]	@ (8019a48 <tcp_receive+0x888>)
 80198fc:	68db      	ldr	r3, [r3, #12]
 80198fe:	899b      	ldrh	r3, [r3, #12]
 8019900:	b29b      	uxth	r3, r3
 8019902:	4618      	mov	r0, r3
 8019904:	f7fa feda 	bl	80146bc <lwip_htons>
 8019908:	4603      	mov	r3, r0
 801990a:	b2db      	uxtb	r3, r3
 801990c:	f003 0302 	and.w	r3, r3, #2
 8019910:	2b00      	cmp	r3, #0
 8019912:	d005      	beq.n	8019920 <tcp_receive+0x760>
            inseg.len -= 1;
 8019914:	4b4c      	ldr	r3, [pc, #304]	@ (8019a48 <tcp_receive+0x888>)
 8019916:	891b      	ldrh	r3, [r3, #8]
 8019918:	3b01      	subs	r3, #1
 801991a:	b29a      	uxth	r2, r3
 801991c:	4b4a      	ldr	r3, [pc, #296]	@ (8019a48 <tcp_receive+0x888>)
 801991e:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8019920:	4b49      	ldr	r3, [pc, #292]	@ (8019a48 <tcp_receive+0x888>)
 8019922:	685b      	ldr	r3, [r3, #4]
 8019924:	4a48      	ldr	r2, [pc, #288]	@ (8019a48 <tcp_receive+0x888>)
 8019926:	8912      	ldrh	r2, [r2, #8]
 8019928:	4611      	mov	r1, r2
 801992a:	4618      	mov	r0, r3
 801992c:	f7fc f932 	bl	8015b94 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8019930:	4b45      	ldr	r3, [pc, #276]	@ (8019a48 <tcp_receive+0x888>)
 8019932:	891c      	ldrh	r4, [r3, #8]
 8019934:	4b44      	ldr	r3, [pc, #272]	@ (8019a48 <tcp_receive+0x888>)
 8019936:	68db      	ldr	r3, [r3, #12]
 8019938:	899b      	ldrh	r3, [r3, #12]
 801993a:	b29b      	uxth	r3, r3
 801993c:	4618      	mov	r0, r3
 801993e:	f7fa febd 	bl	80146bc <lwip_htons>
 8019942:	4603      	mov	r3, r0
 8019944:	b2db      	uxtb	r3, r3
 8019946:	f003 0303 	and.w	r3, r3, #3
 801994a:	2b00      	cmp	r3, #0
 801994c:	d001      	beq.n	8019952 <tcp_receive+0x792>
 801994e:	2301      	movs	r3, #1
 8019950:	e000      	b.n	8019954 <tcp_receive+0x794>
 8019952:	2300      	movs	r3, #0
 8019954:	4423      	add	r3, r4
 8019956:	b29a      	uxth	r2, r3
 8019958:	4b3c      	ldr	r3, [pc, #240]	@ (8019a4c <tcp_receive+0x88c>)
 801995a:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801995c:	4b3b      	ldr	r3, [pc, #236]	@ (8019a4c <tcp_receive+0x88c>)
 801995e:	881b      	ldrh	r3, [r3, #0]
 8019960:	461a      	mov	r2, r3
 8019962:	4b38      	ldr	r3, [pc, #224]	@ (8019a44 <tcp_receive+0x884>)
 8019964:	681b      	ldr	r3, [r3, #0]
 8019966:	441a      	add	r2, r3
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801996c:	6879      	ldr	r1, [r7, #4]
 801996e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019970:	440b      	add	r3, r1
 8019972:	429a      	cmp	r2, r3
 8019974:	d006      	beq.n	8019984 <tcp_receive+0x7c4>
 8019976:	4b36      	ldr	r3, [pc, #216]	@ (8019a50 <tcp_receive+0x890>)
 8019978:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 801997c:	4935      	ldr	r1, [pc, #212]	@ (8019a54 <tcp_receive+0x894>)
 801997e:	4836      	ldr	r0, [pc, #216]	@ (8019a58 <tcp_receive+0x898>)
 8019980:	f005 fa5e 	bl	801ee40 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8019984:	687b      	ldr	r3, [r7, #4]
 8019986:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019988:	2b00      	cmp	r3, #0
 801998a:	f000 80e6 	beq.w	8019b5a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801998e:	4b2e      	ldr	r3, [pc, #184]	@ (8019a48 <tcp_receive+0x888>)
 8019990:	68db      	ldr	r3, [r3, #12]
 8019992:	899b      	ldrh	r3, [r3, #12]
 8019994:	b29b      	uxth	r3, r3
 8019996:	4618      	mov	r0, r3
 8019998:	f7fa fe90 	bl	80146bc <lwip_htons>
 801999c:	4603      	mov	r3, r0
 801999e:	b2db      	uxtb	r3, r3
 80199a0:	f003 0301 	and.w	r3, r3, #1
 80199a4:	2b00      	cmp	r3, #0
 80199a6:	d010      	beq.n	80199ca <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80199a8:	e00a      	b.n	80199c0 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80199ae:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80199b0:	687b      	ldr	r3, [r7, #4]
 80199b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80199b4:	681a      	ldr	r2, [r3, #0]
 80199b6:	687b      	ldr	r3, [r7, #4]
 80199b8:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 80199ba:	68f8      	ldr	r0, [r7, #12]
 80199bc:	f7fd fd93 	bl	80174e6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80199c0:	687b      	ldr	r3, [r7, #4]
 80199c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80199c4:	2b00      	cmp	r3, #0
 80199c6:	d1f0      	bne.n	80199aa <tcp_receive+0x7ea>
 80199c8:	e0c7      	b.n	8019b5a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80199ca:	687b      	ldr	r3, [r7, #4]
 80199cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80199ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80199d0:	e051      	b.n	8019a76 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80199d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80199d4:	68db      	ldr	r3, [r3, #12]
 80199d6:	899b      	ldrh	r3, [r3, #12]
 80199d8:	b29b      	uxth	r3, r3
 80199da:	4618      	mov	r0, r3
 80199dc:	f7fa fe6e 	bl	80146bc <lwip_htons>
 80199e0:	4603      	mov	r3, r0
 80199e2:	b2db      	uxtb	r3, r3
 80199e4:	f003 0301 	and.w	r3, r3, #1
 80199e8:	2b00      	cmp	r3, #0
 80199ea:	d03c      	beq.n	8019a66 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80199ec:	4b16      	ldr	r3, [pc, #88]	@ (8019a48 <tcp_receive+0x888>)
 80199ee:	68db      	ldr	r3, [r3, #12]
 80199f0:	899b      	ldrh	r3, [r3, #12]
 80199f2:	b29b      	uxth	r3, r3
 80199f4:	4618      	mov	r0, r3
 80199f6:	f7fa fe61 	bl	80146bc <lwip_htons>
 80199fa:	4603      	mov	r3, r0
 80199fc:	b2db      	uxtb	r3, r3
 80199fe:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8019a02:	2b00      	cmp	r3, #0
 8019a04:	d12f      	bne.n	8019a66 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8019a06:	4b10      	ldr	r3, [pc, #64]	@ (8019a48 <tcp_receive+0x888>)
 8019a08:	68db      	ldr	r3, [r3, #12]
 8019a0a:	899b      	ldrh	r3, [r3, #12]
 8019a0c:	b29c      	uxth	r4, r3
 8019a0e:	2001      	movs	r0, #1
 8019a10:	f7fa fe54 	bl	80146bc <lwip_htons>
 8019a14:	4603      	mov	r3, r0
 8019a16:	461a      	mov	r2, r3
 8019a18:	4b0b      	ldr	r3, [pc, #44]	@ (8019a48 <tcp_receive+0x888>)
 8019a1a:	68db      	ldr	r3, [r3, #12]
 8019a1c:	4322      	orrs	r2, r4
 8019a1e:	b292      	uxth	r2, r2
 8019a20:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8019a22:	4b09      	ldr	r3, [pc, #36]	@ (8019a48 <tcp_receive+0x888>)
 8019a24:	891c      	ldrh	r4, [r3, #8]
 8019a26:	4b08      	ldr	r3, [pc, #32]	@ (8019a48 <tcp_receive+0x888>)
 8019a28:	68db      	ldr	r3, [r3, #12]
 8019a2a:	899b      	ldrh	r3, [r3, #12]
 8019a2c:	b29b      	uxth	r3, r3
 8019a2e:	4618      	mov	r0, r3
 8019a30:	f7fa fe44 	bl	80146bc <lwip_htons>
 8019a34:	4603      	mov	r3, r0
 8019a36:	b2db      	uxtb	r3, r3
 8019a38:	f003 0303 	and.w	r3, r3, #3
 8019a3c:	2b00      	cmp	r3, #0
 8019a3e:	d00d      	beq.n	8019a5c <tcp_receive+0x89c>
 8019a40:	2301      	movs	r3, #1
 8019a42:	e00c      	b.n	8019a5e <tcp_receive+0x89e>
 8019a44:	20013184 	.word	0x20013184
 8019a48:	20013164 	.word	0x20013164
 8019a4c:	2001318e 	.word	0x2001318e
 8019a50:	08021918 	.word	0x08021918
 8019a54:	08021cc0 	.word	0x08021cc0
 8019a58:	08021964 	.word	0x08021964
 8019a5c:	2300      	movs	r3, #0
 8019a5e:	4423      	add	r3, r4
 8019a60:	b29a      	uxth	r2, r3
 8019a62:	4b98      	ldr	r3, [pc, #608]	@ (8019cc4 <tcp_receive+0xb04>)
 8019a64:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8019a66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019a68:	613b      	str	r3, [r7, #16]
              next = next->next;
 8019a6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019a6c:	681b      	ldr	r3, [r3, #0]
 8019a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8019a70:	6938      	ldr	r0, [r7, #16]
 8019a72:	f7fd fd38 	bl	80174e6 <tcp_seg_free>
            while (next &&
 8019a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019a78:	2b00      	cmp	r3, #0
 8019a7a:	d00e      	beq.n	8019a9a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8019a7c:	4b91      	ldr	r3, [pc, #580]	@ (8019cc4 <tcp_receive+0xb04>)
 8019a7e:	881b      	ldrh	r3, [r3, #0]
 8019a80:	461a      	mov	r2, r3
 8019a82:	4b91      	ldr	r3, [pc, #580]	@ (8019cc8 <tcp_receive+0xb08>)
 8019a84:	681b      	ldr	r3, [r3, #0]
 8019a86:	441a      	add	r2, r3
 8019a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019a8a:	68db      	ldr	r3, [r3, #12]
 8019a8c:	685b      	ldr	r3, [r3, #4]
 8019a8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8019a90:	8909      	ldrh	r1, [r1, #8]
 8019a92:	440b      	add	r3, r1
 8019a94:	1ad3      	subs	r3, r2, r3
            while (next &&
 8019a96:	2b00      	cmp	r3, #0
 8019a98:	da9b      	bge.n	80199d2 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8019a9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	d059      	beq.n	8019b54 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8019aa0:	4b88      	ldr	r3, [pc, #544]	@ (8019cc4 <tcp_receive+0xb04>)
 8019aa2:	881b      	ldrh	r3, [r3, #0]
 8019aa4:	461a      	mov	r2, r3
 8019aa6:	4b88      	ldr	r3, [pc, #544]	@ (8019cc8 <tcp_receive+0xb08>)
 8019aa8:	681b      	ldr	r3, [r3, #0]
 8019aaa:	441a      	add	r2, r3
 8019aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019aae:	68db      	ldr	r3, [r3, #12]
 8019ab0:	685b      	ldr	r3, [r3, #4]
 8019ab2:	1ad3      	subs	r3, r2, r3
            if (next &&
 8019ab4:	2b00      	cmp	r3, #0
 8019ab6:	dd4d      	ble.n	8019b54 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8019ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019aba:	68db      	ldr	r3, [r3, #12]
 8019abc:	685b      	ldr	r3, [r3, #4]
 8019abe:	b29a      	uxth	r2, r3
 8019ac0:	4b81      	ldr	r3, [pc, #516]	@ (8019cc8 <tcp_receive+0xb08>)
 8019ac2:	681b      	ldr	r3, [r3, #0]
 8019ac4:	b29b      	uxth	r3, r3
 8019ac6:	1ad3      	subs	r3, r2, r3
 8019ac8:	b29a      	uxth	r2, r3
 8019aca:	4b80      	ldr	r3, [pc, #512]	@ (8019ccc <tcp_receive+0xb0c>)
 8019acc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8019ace:	4b7f      	ldr	r3, [pc, #508]	@ (8019ccc <tcp_receive+0xb0c>)
 8019ad0:	68db      	ldr	r3, [r3, #12]
 8019ad2:	899b      	ldrh	r3, [r3, #12]
 8019ad4:	b29b      	uxth	r3, r3
 8019ad6:	4618      	mov	r0, r3
 8019ad8:	f7fa fdf0 	bl	80146bc <lwip_htons>
 8019adc:	4603      	mov	r3, r0
 8019ade:	b2db      	uxtb	r3, r3
 8019ae0:	f003 0302 	and.w	r3, r3, #2
 8019ae4:	2b00      	cmp	r3, #0
 8019ae6:	d005      	beq.n	8019af4 <tcp_receive+0x934>
                inseg.len -= 1;
 8019ae8:	4b78      	ldr	r3, [pc, #480]	@ (8019ccc <tcp_receive+0xb0c>)
 8019aea:	891b      	ldrh	r3, [r3, #8]
 8019aec:	3b01      	subs	r3, #1
 8019aee:	b29a      	uxth	r2, r3
 8019af0:	4b76      	ldr	r3, [pc, #472]	@ (8019ccc <tcp_receive+0xb0c>)
 8019af2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8019af4:	4b75      	ldr	r3, [pc, #468]	@ (8019ccc <tcp_receive+0xb0c>)
 8019af6:	685b      	ldr	r3, [r3, #4]
 8019af8:	4a74      	ldr	r2, [pc, #464]	@ (8019ccc <tcp_receive+0xb0c>)
 8019afa:	8912      	ldrh	r2, [r2, #8]
 8019afc:	4611      	mov	r1, r2
 8019afe:	4618      	mov	r0, r3
 8019b00:	f7fc f848 	bl	8015b94 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8019b04:	4b71      	ldr	r3, [pc, #452]	@ (8019ccc <tcp_receive+0xb0c>)
 8019b06:	891c      	ldrh	r4, [r3, #8]
 8019b08:	4b70      	ldr	r3, [pc, #448]	@ (8019ccc <tcp_receive+0xb0c>)
 8019b0a:	68db      	ldr	r3, [r3, #12]
 8019b0c:	899b      	ldrh	r3, [r3, #12]
 8019b0e:	b29b      	uxth	r3, r3
 8019b10:	4618      	mov	r0, r3
 8019b12:	f7fa fdd3 	bl	80146bc <lwip_htons>
 8019b16:	4603      	mov	r3, r0
 8019b18:	b2db      	uxtb	r3, r3
 8019b1a:	f003 0303 	and.w	r3, r3, #3
 8019b1e:	2b00      	cmp	r3, #0
 8019b20:	d001      	beq.n	8019b26 <tcp_receive+0x966>
 8019b22:	2301      	movs	r3, #1
 8019b24:	e000      	b.n	8019b28 <tcp_receive+0x968>
 8019b26:	2300      	movs	r3, #0
 8019b28:	4423      	add	r3, r4
 8019b2a:	b29a      	uxth	r2, r3
 8019b2c:	4b65      	ldr	r3, [pc, #404]	@ (8019cc4 <tcp_receive+0xb04>)
 8019b2e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8019b30:	4b64      	ldr	r3, [pc, #400]	@ (8019cc4 <tcp_receive+0xb04>)
 8019b32:	881b      	ldrh	r3, [r3, #0]
 8019b34:	461a      	mov	r2, r3
 8019b36:	4b64      	ldr	r3, [pc, #400]	@ (8019cc8 <tcp_receive+0xb08>)
 8019b38:	681b      	ldr	r3, [r3, #0]
 8019b3a:	441a      	add	r2, r3
 8019b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8019b3e:	68db      	ldr	r3, [r3, #12]
 8019b40:	685b      	ldr	r3, [r3, #4]
 8019b42:	429a      	cmp	r2, r3
 8019b44:	d006      	beq.n	8019b54 <tcp_receive+0x994>
 8019b46:	4b62      	ldr	r3, [pc, #392]	@ (8019cd0 <tcp_receive+0xb10>)
 8019b48:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8019b4c:	4961      	ldr	r1, [pc, #388]	@ (8019cd4 <tcp_receive+0xb14>)
 8019b4e:	4862      	ldr	r0, [pc, #392]	@ (8019cd8 <tcp_receive+0xb18>)
 8019b50:	f005 f976 	bl	801ee40 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019b58:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8019b5a:	4b5a      	ldr	r3, [pc, #360]	@ (8019cc4 <tcp_receive+0xb04>)
 8019b5c:	881b      	ldrh	r3, [r3, #0]
 8019b5e:	461a      	mov	r2, r3
 8019b60:	4b59      	ldr	r3, [pc, #356]	@ (8019cc8 <tcp_receive+0xb08>)
 8019b62:	681b      	ldr	r3, [r3, #0]
 8019b64:	441a      	add	r2, r3
 8019b66:	687b      	ldr	r3, [r7, #4]
 8019b68:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8019b6a:	687b      	ldr	r3, [r7, #4]
 8019b6c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8019b6e:	4b55      	ldr	r3, [pc, #340]	@ (8019cc4 <tcp_receive+0xb04>)
 8019b70:	881b      	ldrh	r3, [r3, #0]
 8019b72:	429a      	cmp	r2, r3
 8019b74:	d206      	bcs.n	8019b84 <tcp_receive+0x9c4>
 8019b76:	4b56      	ldr	r3, [pc, #344]	@ (8019cd0 <tcp_receive+0xb10>)
 8019b78:	f240 6207 	movw	r2, #1543	@ 0x607
 8019b7c:	4957      	ldr	r1, [pc, #348]	@ (8019cdc <tcp_receive+0xb1c>)
 8019b7e:	4856      	ldr	r0, [pc, #344]	@ (8019cd8 <tcp_receive+0xb18>)
 8019b80:	f005 f95e 	bl	801ee40 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8019b84:	687b      	ldr	r3, [r7, #4]
 8019b86:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8019b88:	4b4e      	ldr	r3, [pc, #312]	@ (8019cc4 <tcp_receive+0xb04>)
 8019b8a:	881b      	ldrh	r3, [r3, #0]
 8019b8c:	1ad3      	subs	r3, r2, r3
 8019b8e:	b29a      	uxth	r2, r3
 8019b90:	687b      	ldr	r3, [r7, #4]
 8019b92:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8019b94:	6878      	ldr	r0, [r7, #4]
 8019b96:	f7fc ffc5 	bl	8016b24 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8019b9a:	4b4c      	ldr	r3, [pc, #304]	@ (8019ccc <tcp_receive+0xb0c>)
 8019b9c:	685b      	ldr	r3, [r3, #4]
 8019b9e:	891b      	ldrh	r3, [r3, #8]
 8019ba0:	2b00      	cmp	r3, #0
 8019ba2:	d006      	beq.n	8019bb2 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8019ba4:	4b49      	ldr	r3, [pc, #292]	@ (8019ccc <tcp_receive+0xb0c>)
 8019ba6:	685b      	ldr	r3, [r3, #4]
 8019ba8:	4a4d      	ldr	r2, [pc, #308]	@ (8019ce0 <tcp_receive+0xb20>)
 8019baa:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8019bac:	4b47      	ldr	r3, [pc, #284]	@ (8019ccc <tcp_receive+0xb0c>)
 8019bae:	2200      	movs	r2, #0
 8019bb0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8019bb2:	4b46      	ldr	r3, [pc, #280]	@ (8019ccc <tcp_receive+0xb0c>)
 8019bb4:	68db      	ldr	r3, [r3, #12]
 8019bb6:	899b      	ldrh	r3, [r3, #12]
 8019bb8:	b29b      	uxth	r3, r3
 8019bba:	4618      	mov	r0, r3
 8019bbc:	f7fa fd7e 	bl	80146bc <lwip_htons>
 8019bc0:	4603      	mov	r3, r0
 8019bc2:	b2db      	uxtb	r3, r3
 8019bc4:	f003 0301 	and.w	r3, r3, #1
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	f000 80b8 	beq.w	8019d3e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8019bce:	4b45      	ldr	r3, [pc, #276]	@ (8019ce4 <tcp_receive+0xb24>)
 8019bd0:	781b      	ldrb	r3, [r3, #0]
 8019bd2:	f043 0320 	orr.w	r3, r3, #32
 8019bd6:	b2da      	uxtb	r2, r3
 8019bd8:	4b42      	ldr	r3, [pc, #264]	@ (8019ce4 <tcp_receive+0xb24>)
 8019bda:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8019bdc:	e0af      	b.n	8019d3e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8019bde:	687b      	ldr	r3, [r7, #4]
 8019be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019be2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8019be4:	687b      	ldr	r3, [r7, #4]
 8019be6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019be8:	68db      	ldr	r3, [r3, #12]
 8019bea:	685b      	ldr	r3, [r3, #4]
 8019bec:	4a36      	ldr	r2, [pc, #216]	@ (8019cc8 <tcp_receive+0xb08>)
 8019bee:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8019bf0:	68bb      	ldr	r3, [r7, #8]
 8019bf2:	891b      	ldrh	r3, [r3, #8]
 8019bf4:	461c      	mov	r4, r3
 8019bf6:	68bb      	ldr	r3, [r7, #8]
 8019bf8:	68db      	ldr	r3, [r3, #12]
 8019bfa:	899b      	ldrh	r3, [r3, #12]
 8019bfc:	b29b      	uxth	r3, r3
 8019bfe:	4618      	mov	r0, r3
 8019c00:	f7fa fd5c 	bl	80146bc <lwip_htons>
 8019c04:	4603      	mov	r3, r0
 8019c06:	b2db      	uxtb	r3, r3
 8019c08:	f003 0303 	and.w	r3, r3, #3
 8019c0c:	2b00      	cmp	r3, #0
 8019c0e:	d001      	beq.n	8019c14 <tcp_receive+0xa54>
 8019c10:	2301      	movs	r3, #1
 8019c12:	e000      	b.n	8019c16 <tcp_receive+0xa56>
 8019c14:	2300      	movs	r3, #0
 8019c16:	191a      	adds	r2, r3, r4
 8019c18:	687b      	ldr	r3, [r7, #4]
 8019c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019c1c:	441a      	add	r2, r3
 8019c1e:	687b      	ldr	r3, [r7, #4]
 8019c20:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8019c22:	687b      	ldr	r3, [r7, #4]
 8019c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019c26:	461c      	mov	r4, r3
 8019c28:	68bb      	ldr	r3, [r7, #8]
 8019c2a:	891b      	ldrh	r3, [r3, #8]
 8019c2c:	461d      	mov	r5, r3
 8019c2e:	68bb      	ldr	r3, [r7, #8]
 8019c30:	68db      	ldr	r3, [r3, #12]
 8019c32:	899b      	ldrh	r3, [r3, #12]
 8019c34:	b29b      	uxth	r3, r3
 8019c36:	4618      	mov	r0, r3
 8019c38:	f7fa fd40 	bl	80146bc <lwip_htons>
 8019c3c:	4603      	mov	r3, r0
 8019c3e:	b2db      	uxtb	r3, r3
 8019c40:	f003 0303 	and.w	r3, r3, #3
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	d001      	beq.n	8019c4c <tcp_receive+0xa8c>
 8019c48:	2301      	movs	r3, #1
 8019c4a:	e000      	b.n	8019c4e <tcp_receive+0xa8e>
 8019c4c:	2300      	movs	r3, #0
 8019c4e:	442b      	add	r3, r5
 8019c50:	429c      	cmp	r4, r3
 8019c52:	d206      	bcs.n	8019c62 <tcp_receive+0xaa2>
 8019c54:	4b1e      	ldr	r3, [pc, #120]	@ (8019cd0 <tcp_receive+0xb10>)
 8019c56:	f240 622b 	movw	r2, #1579	@ 0x62b
 8019c5a:	4923      	ldr	r1, [pc, #140]	@ (8019ce8 <tcp_receive+0xb28>)
 8019c5c:	481e      	ldr	r0, [pc, #120]	@ (8019cd8 <tcp_receive+0xb18>)
 8019c5e:	f005 f8ef 	bl	801ee40 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8019c62:	68bb      	ldr	r3, [r7, #8]
 8019c64:	891b      	ldrh	r3, [r3, #8]
 8019c66:	461c      	mov	r4, r3
 8019c68:	68bb      	ldr	r3, [r7, #8]
 8019c6a:	68db      	ldr	r3, [r3, #12]
 8019c6c:	899b      	ldrh	r3, [r3, #12]
 8019c6e:	b29b      	uxth	r3, r3
 8019c70:	4618      	mov	r0, r3
 8019c72:	f7fa fd23 	bl	80146bc <lwip_htons>
 8019c76:	4603      	mov	r3, r0
 8019c78:	b2db      	uxtb	r3, r3
 8019c7a:	f003 0303 	and.w	r3, r3, #3
 8019c7e:	2b00      	cmp	r3, #0
 8019c80:	d001      	beq.n	8019c86 <tcp_receive+0xac6>
 8019c82:	2301      	movs	r3, #1
 8019c84:	e000      	b.n	8019c88 <tcp_receive+0xac8>
 8019c86:	2300      	movs	r3, #0
 8019c88:	1919      	adds	r1, r3, r4
 8019c8a:	687b      	ldr	r3, [r7, #4]
 8019c8c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8019c8e:	b28b      	uxth	r3, r1
 8019c90:	1ad3      	subs	r3, r2, r3
 8019c92:	b29a      	uxth	r2, r3
 8019c94:	687b      	ldr	r3, [r7, #4]
 8019c96:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8019c98:	6878      	ldr	r0, [r7, #4]
 8019c9a:	f7fc ff43 	bl	8016b24 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8019c9e:	68bb      	ldr	r3, [r7, #8]
 8019ca0:	685b      	ldr	r3, [r3, #4]
 8019ca2:	891b      	ldrh	r3, [r3, #8]
 8019ca4:	2b00      	cmp	r3, #0
 8019ca6:	d028      	beq.n	8019cfa <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8019ca8:	4b0d      	ldr	r3, [pc, #52]	@ (8019ce0 <tcp_receive+0xb20>)
 8019caa:	681b      	ldr	r3, [r3, #0]
 8019cac:	2b00      	cmp	r3, #0
 8019cae:	d01d      	beq.n	8019cec <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8019cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8019ce0 <tcp_receive+0xb20>)
 8019cb2:	681a      	ldr	r2, [r3, #0]
 8019cb4:	68bb      	ldr	r3, [r7, #8]
 8019cb6:	685b      	ldr	r3, [r3, #4]
 8019cb8:	4619      	mov	r1, r3
 8019cba:	4610      	mov	r0, r2
 8019cbc:	f7fc f9be 	bl	801603c <pbuf_cat>
 8019cc0:	e018      	b.n	8019cf4 <tcp_receive+0xb34>
 8019cc2:	bf00      	nop
 8019cc4:	2001318e 	.word	0x2001318e
 8019cc8:	20013184 	.word	0x20013184
 8019ccc:	20013164 	.word	0x20013164
 8019cd0:	08021918 	.word	0x08021918
 8019cd4:	08021cf8 	.word	0x08021cf8
 8019cd8:	08021964 	.word	0x08021964
 8019cdc:	08021d34 	.word	0x08021d34
 8019ce0:	20013194 	.word	0x20013194
 8019ce4:	20013191 	.word	0x20013191
 8019ce8:	08021d54 	.word	0x08021d54
            } else {
              recv_data = cseg->p;
 8019cec:	68bb      	ldr	r3, [r7, #8]
 8019cee:	685b      	ldr	r3, [r3, #4]
 8019cf0:	4a70      	ldr	r2, [pc, #448]	@ (8019eb4 <tcp_receive+0xcf4>)
 8019cf2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8019cf4:	68bb      	ldr	r3, [r7, #8]
 8019cf6:	2200      	movs	r2, #0
 8019cf8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8019cfa:	68bb      	ldr	r3, [r7, #8]
 8019cfc:	68db      	ldr	r3, [r3, #12]
 8019cfe:	899b      	ldrh	r3, [r3, #12]
 8019d00:	b29b      	uxth	r3, r3
 8019d02:	4618      	mov	r0, r3
 8019d04:	f7fa fcda 	bl	80146bc <lwip_htons>
 8019d08:	4603      	mov	r3, r0
 8019d0a:	b2db      	uxtb	r3, r3
 8019d0c:	f003 0301 	and.w	r3, r3, #1
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	d00d      	beq.n	8019d30 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8019d14:	4b68      	ldr	r3, [pc, #416]	@ (8019eb8 <tcp_receive+0xcf8>)
 8019d16:	781b      	ldrb	r3, [r3, #0]
 8019d18:	f043 0320 	orr.w	r3, r3, #32
 8019d1c:	b2da      	uxtb	r2, r3
 8019d1e:	4b66      	ldr	r3, [pc, #408]	@ (8019eb8 <tcp_receive+0xcf8>)
 8019d20:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8019d22:	687b      	ldr	r3, [r7, #4]
 8019d24:	7d1b      	ldrb	r3, [r3, #20]
 8019d26:	2b04      	cmp	r3, #4
 8019d28:	d102      	bne.n	8019d30 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8019d2a:	687b      	ldr	r3, [r7, #4]
 8019d2c:	2207      	movs	r2, #7
 8019d2e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8019d30:	68bb      	ldr	r3, [r7, #8]
 8019d32:	681a      	ldr	r2, [r3, #0]
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8019d38:	68b8      	ldr	r0, [r7, #8]
 8019d3a:	f7fd fbd4 	bl	80174e6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8019d3e:	687b      	ldr	r3, [r7, #4]
 8019d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019d42:	2b00      	cmp	r3, #0
 8019d44:	d008      	beq.n	8019d58 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8019d46:	687b      	ldr	r3, [r7, #4]
 8019d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019d4a:	68db      	ldr	r3, [r3, #12]
 8019d4c:	685a      	ldr	r2, [r3, #4]
 8019d4e:	687b      	ldr	r3, [r7, #4]
 8019d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8019d52:	429a      	cmp	r2, r3
 8019d54:	f43f af43 	beq.w	8019bde <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8019d58:	687b      	ldr	r3, [r7, #4]
 8019d5a:	8b5b      	ldrh	r3, [r3, #26]
 8019d5c:	f003 0301 	and.w	r3, r3, #1
 8019d60:	2b00      	cmp	r3, #0
 8019d62:	d00e      	beq.n	8019d82 <tcp_receive+0xbc2>
 8019d64:	687b      	ldr	r3, [r7, #4]
 8019d66:	8b5b      	ldrh	r3, [r3, #26]
 8019d68:	f023 0301 	bic.w	r3, r3, #1
 8019d6c:	b29a      	uxth	r2, r3
 8019d6e:	687b      	ldr	r3, [r7, #4]
 8019d70:	835a      	strh	r2, [r3, #26]
 8019d72:	687b      	ldr	r3, [r7, #4]
 8019d74:	8b5b      	ldrh	r3, [r3, #26]
 8019d76:	f043 0302 	orr.w	r3, r3, #2
 8019d7a:	b29a      	uxth	r2, r3
 8019d7c:	687b      	ldr	r3, [r7, #4]
 8019d7e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8019d80:	e187      	b.n	801a092 <tcp_receive+0xed2>
        tcp_ack(pcb);
 8019d82:	687b      	ldr	r3, [r7, #4]
 8019d84:	8b5b      	ldrh	r3, [r3, #26]
 8019d86:	f043 0301 	orr.w	r3, r3, #1
 8019d8a:	b29a      	uxth	r2, r3
 8019d8c:	687b      	ldr	r3, [r7, #4]
 8019d8e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8019d90:	e17f      	b.n	801a092 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8019d92:	687b      	ldr	r3, [r7, #4]
 8019d94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019d96:	2b00      	cmp	r3, #0
 8019d98:	d106      	bne.n	8019da8 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8019d9a:	4848      	ldr	r0, [pc, #288]	@ (8019ebc <tcp_receive+0xcfc>)
 8019d9c:	f7fd fbbc 	bl	8017518 <tcp_seg_copy>
 8019da0:	4602      	mov	r2, r0
 8019da2:	687b      	ldr	r3, [r7, #4]
 8019da4:	675a      	str	r2, [r3, #116]	@ 0x74
 8019da6:	e16c      	b.n	801a082 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8019da8:	2300      	movs	r3, #0
 8019daa:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8019dac:	687b      	ldr	r3, [r7, #4]
 8019dae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8019db0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019db2:	e156      	b.n	801a062 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8019db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019db6:	68db      	ldr	r3, [r3, #12]
 8019db8:	685a      	ldr	r2, [r3, #4]
 8019dba:	4b41      	ldr	r3, [pc, #260]	@ (8019ec0 <tcp_receive+0xd00>)
 8019dbc:	681b      	ldr	r3, [r3, #0]
 8019dbe:	429a      	cmp	r2, r3
 8019dc0:	d11d      	bne.n	8019dfe <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8019dc2:	4b3e      	ldr	r3, [pc, #248]	@ (8019ebc <tcp_receive+0xcfc>)
 8019dc4:	891a      	ldrh	r2, [r3, #8]
 8019dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019dc8:	891b      	ldrh	r3, [r3, #8]
 8019dca:	429a      	cmp	r2, r3
 8019dcc:	f240 814e 	bls.w	801a06c <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019dd0:	483a      	ldr	r0, [pc, #232]	@ (8019ebc <tcp_receive+0xcfc>)
 8019dd2:	f7fd fba1 	bl	8017518 <tcp_seg_copy>
 8019dd6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8019dd8:	697b      	ldr	r3, [r7, #20]
 8019dda:	2b00      	cmp	r3, #0
 8019ddc:	f000 8148 	beq.w	801a070 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8019de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019de2:	2b00      	cmp	r3, #0
 8019de4:	d003      	beq.n	8019dee <tcp_receive+0xc2e>
                    prev->next = cseg;
 8019de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019de8:	697a      	ldr	r2, [r7, #20]
 8019dea:	601a      	str	r2, [r3, #0]
 8019dec:	e002      	b.n	8019df4 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8019dee:	687b      	ldr	r3, [r7, #4]
 8019df0:	697a      	ldr	r2, [r7, #20]
 8019df2:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8019df4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019df6:	6978      	ldr	r0, [r7, #20]
 8019df8:	f7ff f8de 	bl	8018fb8 <tcp_oos_insert_segment>
                }
                break;
 8019dfc:	e138      	b.n	801a070 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8019dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e00:	2b00      	cmp	r3, #0
 8019e02:	d117      	bne.n	8019e34 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8019e04:	4b2e      	ldr	r3, [pc, #184]	@ (8019ec0 <tcp_receive+0xd00>)
 8019e06:	681a      	ldr	r2, [r3, #0]
 8019e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019e0a:	68db      	ldr	r3, [r3, #12]
 8019e0c:	685b      	ldr	r3, [r3, #4]
 8019e0e:	1ad3      	subs	r3, r2, r3
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	da57      	bge.n	8019ec4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019e14:	4829      	ldr	r0, [pc, #164]	@ (8019ebc <tcp_receive+0xcfc>)
 8019e16:	f7fd fb7f 	bl	8017518 <tcp_seg_copy>
 8019e1a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8019e1c:	69bb      	ldr	r3, [r7, #24]
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	f000 8128 	beq.w	801a074 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	69ba      	ldr	r2, [r7, #24]
 8019e28:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8019e2a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019e2c:	69b8      	ldr	r0, [r7, #24]
 8019e2e:	f7ff f8c3 	bl	8018fb8 <tcp_oos_insert_segment>
                  }
                  break;
 8019e32:	e11f      	b.n	801a074 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8019e34:	4b22      	ldr	r3, [pc, #136]	@ (8019ec0 <tcp_receive+0xd00>)
 8019e36:	681a      	ldr	r2, [r3, #0]
 8019e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e3a:	68db      	ldr	r3, [r3, #12]
 8019e3c:	685b      	ldr	r3, [r3, #4]
 8019e3e:	1ad3      	subs	r3, r2, r3
 8019e40:	3b01      	subs	r3, #1
 8019e42:	2b00      	cmp	r3, #0
 8019e44:	db3e      	blt.n	8019ec4 <tcp_receive+0xd04>
 8019e46:	4b1e      	ldr	r3, [pc, #120]	@ (8019ec0 <tcp_receive+0xd00>)
 8019e48:	681a      	ldr	r2, [r3, #0]
 8019e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019e4c:	68db      	ldr	r3, [r3, #12]
 8019e4e:	685b      	ldr	r3, [r3, #4]
 8019e50:	1ad3      	subs	r3, r2, r3
 8019e52:	3301      	adds	r3, #1
 8019e54:	2b00      	cmp	r3, #0
 8019e56:	dc35      	bgt.n	8019ec4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019e58:	4818      	ldr	r0, [pc, #96]	@ (8019ebc <tcp_receive+0xcfc>)
 8019e5a:	f7fd fb5d 	bl	8017518 <tcp_seg_copy>
 8019e5e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8019e60:	69fb      	ldr	r3, [r7, #28]
 8019e62:	2b00      	cmp	r3, #0
 8019e64:	f000 8108 	beq.w	801a078 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8019e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e6a:	68db      	ldr	r3, [r3, #12]
 8019e6c:	685b      	ldr	r3, [r3, #4]
 8019e6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019e70:	8912      	ldrh	r2, [r2, #8]
 8019e72:	441a      	add	r2, r3
 8019e74:	4b12      	ldr	r3, [pc, #72]	@ (8019ec0 <tcp_receive+0xd00>)
 8019e76:	681b      	ldr	r3, [r3, #0]
 8019e78:	1ad3      	subs	r3, r2, r3
 8019e7a:	2b00      	cmp	r3, #0
 8019e7c:	dd12      	ble.n	8019ea4 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8019e7e:	4b10      	ldr	r3, [pc, #64]	@ (8019ec0 <tcp_receive+0xd00>)
 8019e80:	681b      	ldr	r3, [r3, #0]
 8019e82:	b29a      	uxth	r2, r3
 8019e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e86:	68db      	ldr	r3, [r3, #12]
 8019e88:	685b      	ldr	r3, [r3, #4]
 8019e8a:	b29b      	uxth	r3, r3
 8019e8c:	1ad3      	subs	r3, r2, r3
 8019e8e:	b29a      	uxth	r2, r3
 8019e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e92:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8019e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e96:	685a      	ldr	r2, [r3, #4]
 8019e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019e9a:	891b      	ldrh	r3, [r3, #8]
 8019e9c:	4619      	mov	r1, r3
 8019e9e:	4610      	mov	r0, r2
 8019ea0:	f7fb fe78 	bl	8015b94 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8019ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019ea6:	69fa      	ldr	r2, [r7, #28]
 8019ea8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8019eaa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019eac:	69f8      	ldr	r0, [r7, #28]
 8019eae:	f7ff f883 	bl	8018fb8 <tcp_oos_insert_segment>
                  }
                  break;
 8019eb2:	e0e1      	b.n	801a078 <tcp_receive+0xeb8>
 8019eb4:	20013194 	.word	0x20013194
 8019eb8:	20013191 	.word	0x20013191
 8019ebc:	20013164 	.word	0x20013164
 8019ec0:	20013184 	.word	0x20013184
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8019ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ec6:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8019ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019eca:	681b      	ldr	r3, [r3, #0]
 8019ecc:	2b00      	cmp	r3, #0
 8019ece:	f040 80c5 	bne.w	801a05c <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8019ed2:	4b7f      	ldr	r3, [pc, #508]	@ (801a0d0 <tcp_receive+0xf10>)
 8019ed4:	681a      	ldr	r2, [r3, #0]
 8019ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ed8:	68db      	ldr	r3, [r3, #12]
 8019eda:	685b      	ldr	r3, [r3, #4]
 8019edc:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8019ede:	2b00      	cmp	r3, #0
 8019ee0:	f340 80bc 	ble.w	801a05c <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8019ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ee6:	68db      	ldr	r3, [r3, #12]
 8019ee8:	899b      	ldrh	r3, [r3, #12]
 8019eea:	b29b      	uxth	r3, r3
 8019eec:	4618      	mov	r0, r3
 8019eee:	f7fa fbe5 	bl	80146bc <lwip_htons>
 8019ef2:	4603      	mov	r3, r0
 8019ef4:	b2db      	uxtb	r3, r3
 8019ef6:	f003 0301 	and.w	r3, r3, #1
 8019efa:	2b00      	cmp	r3, #0
 8019efc:	f040 80be 	bne.w	801a07c <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8019f00:	4874      	ldr	r0, [pc, #464]	@ (801a0d4 <tcp_receive+0xf14>)
 8019f02:	f7fd fb09 	bl	8017518 <tcp_seg_copy>
 8019f06:	4602      	mov	r2, r0
 8019f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f0a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8019f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f0e:	681b      	ldr	r3, [r3, #0]
 8019f10:	2b00      	cmp	r3, #0
 8019f12:	f000 80b5 	beq.w	801a080 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8019f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f18:	68db      	ldr	r3, [r3, #12]
 8019f1a:	685b      	ldr	r3, [r3, #4]
 8019f1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019f1e:	8912      	ldrh	r2, [r2, #8]
 8019f20:	441a      	add	r2, r3
 8019f22:	4b6b      	ldr	r3, [pc, #428]	@ (801a0d0 <tcp_receive+0xf10>)
 8019f24:	681b      	ldr	r3, [r3, #0]
 8019f26:	1ad3      	subs	r3, r2, r3
 8019f28:	2b00      	cmp	r3, #0
 8019f2a:	dd12      	ble.n	8019f52 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8019f2c:	4b68      	ldr	r3, [pc, #416]	@ (801a0d0 <tcp_receive+0xf10>)
 8019f2e:	681b      	ldr	r3, [r3, #0]
 8019f30:	b29a      	uxth	r2, r3
 8019f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f34:	68db      	ldr	r3, [r3, #12]
 8019f36:	685b      	ldr	r3, [r3, #4]
 8019f38:	b29b      	uxth	r3, r3
 8019f3a:	1ad3      	subs	r3, r2, r3
 8019f3c:	b29a      	uxth	r2, r3
 8019f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f40:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8019f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f44:	685a      	ldr	r2, [r3, #4]
 8019f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f48:	891b      	ldrh	r3, [r3, #8]
 8019f4a:	4619      	mov	r1, r3
 8019f4c:	4610      	mov	r0, r2
 8019f4e:	f7fb fe21 	bl	8015b94 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8019f52:	4b61      	ldr	r3, [pc, #388]	@ (801a0d8 <tcp_receive+0xf18>)
 8019f54:	881b      	ldrh	r3, [r3, #0]
 8019f56:	461a      	mov	r2, r3
 8019f58:	4b5d      	ldr	r3, [pc, #372]	@ (801a0d0 <tcp_receive+0xf10>)
 8019f5a:	681b      	ldr	r3, [r3, #0]
 8019f5c:	441a      	add	r2, r3
 8019f5e:	687b      	ldr	r3, [r7, #4]
 8019f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019f62:	6879      	ldr	r1, [r7, #4]
 8019f64:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019f66:	440b      	add	r3, r1
 8019f68:	1ad3      	subs	r3, r2, r3
 8019f6a:	2b00      	cmp	r3, #0
 8019f6c:	f340 8088 	ble.w	801a080 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8019f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f72:	681b      	ldr	r3, [r3, #0]
 8019f74:	68db      	ldr	r3, [r3, #12]
 8019f76:	899b      	ldrh	r3, [r3, #12]
 8019f78:	b29b      	uxth	r3, r3
 8019f7a:	4618      	mov	r0, r3
 8019f7c:	f7fa fb9e 	bl	80146bc <lwip_htons>
 8019f80:	4603      	mov	r3, r0
 8019f82:	b2db      	uxtb	r3, r3
 8019f84:	f003 0301 	and.w	r3, r3, #1
 8019f88:	2b00      	cmp	r3, #0
 8019f8a:	d021      	beq.n	8019fd0 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8019f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f8e:	681b      	ldr	r3, [r3, #0]
 8019f90:	68db      	ldr	r3, [r3, #12]
 8019f92:	899b      	ldrh	r3, [r3, #12]
 8019f94:	b29b      	uxth	r3, r3
 8019f96:	b21b      	sxth	r3, r3
 8019f98:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8019f9c:	b21c      	sxth	r4, r3
 8019f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019fa0:	681b      	ldr	r3, [r3, #0]
 8019fa2:	68db      	ldr	r3, [r3, #12]
 8019fa4:	899b      	ldrh	r3, [r3, #12]
 8019fa6:	b29b      	uxth	r3, r3
 8019fa8:	4618      	mov	r0, r3
 8019faa:	f7fa fb87 	bl	80146bc <lwip_htons>
 8019fae:	4603      	mov	r3, r0
 8019fb0:	b2db      	uxtb	r3, r3
 8019fb2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8019fb6:	b29b      	uxth	r3, r3
 8019fb8:	4618      	mov	r0, r3
 8019fba:	f7fa fb7f 	bl	80146bc <lwip_htons>
 8019fbe:	4603      	mov	r3, r0
 8019fc0:	b21b      	sxth	r3, r3
 8019fc2:	4323      	orrs	r3, r4
 8019fc4:	b21a      	sxth	r2, r3
 8019fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019fc8:	681b      	ldr	r3, [r3, #0]
 8019fca:	68db      	ldr	r3, [r3, #12]
 8019fcc:	b292      	uxth	r2, r2
 8019fce:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8019fd0:	687b      	ldr	r3, [r7, #4]
 8019fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019fd4:	b29a      	uxth	r2, r3
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8019fda:	4413      	add	r3, r2
 8019fdc:	b299      	uxth	r1, r3
 8019fde:	4b3c      	ldr	r3, [pc, #240]	@ (801a0d0 <tcp_receive+0xf10>)
 8019fe0:	681b      	ldr	r3, [r3, #0]
 8019fe2:	b29a      	uxth	r2, r3
 8019fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019fe6:	681b      	ldr	r3, [r3, #0]
 8019fe8:	1a8a      	subs	r2, r1, r2
 8019fea:	b292      	uxth	r2, r2
 8019fec:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8019fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ff0:	681b      	ldr	r3, [r3, #0]
 8019ff2:	685a      	ldr	r2, [r3, #4]
 8019ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ff6:	681b      	ldr	r3, [r3, #0]
 8019ff8:	891b      	ldrh	r3, [r3, #8]
 8019ffa:	4619      	mov	r1, r3
 8019ffc:	4610      	mov	r0, r2
 8019ffe:	f7fb fdc9 	bl	8015b94 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801a002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a004:	681b      	ldr	r3, [r3, #0]
 801a006:	891c      	ldrh	r4, [r3, #8]
 801a008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a00a:	681b      	ldr	r3, [r3, #0]
 801a00c:	68db      	ldr	r3, [r3, #12]
 801a00e:	899b      	ldrh	r3, [r3, #12]
 801a010:	b29b      	uxth	r3, r3
 801a012:	4618      	mov	r0, r3
 801a014:	f7fa fb52 	bl	80146bc <lwip_htons>
 801a018:	4603      	mov	r3, r0
 801a01a:	b2db      	uxtb	r3, r3
 801a01c:	f003 0303 	and.w	r3, r3, #3
 801a020:	2b00      	cmp	r3, #0
 801a022:	d001      	beq.n	801a028 <tcp_receive+0xe68>
 801a024:	2301      	movs	r3, #1
 801a026:	e000      	b.n	801a02a <tcp_receive+0xe6a>
 801a028:	2300      	movs	r3, #0
 801a02a:	4423      	add	r3, r4
 801a02c:	b29a      	uxth	r2, r3
 801a02e:	4b2a      	ldr	r3, [pc, #168]	@ (801a0d8 <tcp_receive+0xf18>)
 801a030:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a032:	4b29      	ldr	r3, [pc, #164]	@ (801a0d8 <tcp_receive+0xf18>)
 801a034:	881b      	ldrh	r3, [r3, #0]
 801a036:	461a      	mov	r2, r3
 801a038:	4b25      	ldr	r3, [pc, #148]	@ (801a0d0 <tcp_receive+0xf10>)
 801a03a:	681b      	ldr	r3, [r3, #0]
 801a03c:	441a      	add	r2, r3
 801a03e:	687b      	ldr	r3, [r7, #4]
 801a040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a042:	6879      	ldr	r1, [r7, #4]
 801a044:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a046:	440b      	add	r3, r1
 801a048:	429a      	cmp	r2, r3
 801a04a:	d019      	beq.n	801a080 <tcp_receive+0xec0>
 801a04c:	4b23      	ldr	r3, [pc, #140]	@ (801a0dc <tcp_receive+0xf1c>)
 801a04e:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801a052:	4923      	ldr	r1, [pc, #140]	@ (801a0e0 <tcp_receive+0xf20>)
 801a054:	4823      	ldr	r0, [pc, #140]	@ (801a0e4 <tcp_receive+0xf24>)
 801a056:	f004 fef3 	bl	801ee40 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801a05a:	e011      	b.n	801a080 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801a05c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a05e:	681b      	ldr	r3, [r3, #0]
 801a060:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a064:	2b00      	cmp	r3, #0
 801a066:	f47f aea5 	bne.w	8019db4 <tcp_receive+0xbf4>
 801a06a:	e00a      	b.n	801a082 <tcp_receive+0xec2>
                break;
 801a06c:	bf00      	nop
 801a06e:	e008      	b.n	801a082 <tcp_receive+0xec2>
                break;
 801a070:	bf00      	nop
 801a072:	e006      	b.n	801a082 <tcp_receive+0xec2>
                  break;
 801a074:	bf00      	nop
 801a076:	e004      	b.n	801a082 <tcp_receive+0xec2>
                  break;
 801a078:	bf00      	nop
 801a07a:	e002      	b.n	801a082 <tcp_receive+0xec2>
                  break;
 801a07c:	bf00      	nop
 801a07e:	e000      	b.n	801a082 <tcp_receive+0xec2>
                break;
 801a080:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801a082:	6878      	ldr	r0, [r7, #4]
 801a084:	f001 fa30 	bl	801b4e8 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801a088:	e003      	b.n	801a092 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801a08a:	6878      	ldr	r0, [r7, #4]
 801a08c:	f001 fa2c 	bl	801b4e8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a090:	e01a      	b.n	801a0c8 <tcp_receive+0xf08>
 801a092:	e019      	b.n	801a0c8 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801a094:	4b0e      	ldr	r3, [pc, #56]	@ (801a0d0 <tcp_receive+0xf10>)
 801a096:	681a      	ldr	r2, [r3, #0]
 801a098:	687b      	ldr	r3, [r7, #4]
 801a09a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a09c:	1ad3      	subs	r3, r2, r3
 801a09e:	2b00      	cmp	r3, #0
 801a0a0:	db0a      	blt.n	801a0b8 <tcp_receive+0xef8>
 801a0a2:	4b0b      	ldr	r3, [pc, #44]	@ (801a0d0 <tcp_receive+0xf10>)
 801a0a4:	681a      	ldr	r2, [r3, #0]
 801a0a6:	687b      	ldr	r3, [r7, #4]
 801a0a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a0aa:	6879      	ldr	r1, [r7, #4]
 801a0ac:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a0ae:	440b      	add	r3, r1
 801a0b0:	1ad3      	subs	r3, r2, r3
 801a0b2:	3301      	adds	r3, #1
 801a0b4:	2b00      	cmp	r3, #0
 801a0b6:	dd07      	ble.n	801a0c8 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 801a0b8:	687b      	ldr	r3, [r7, #4]
 801a0ba:	8b5b      	ldrh	r3, [r3, #26]
 801a0bc:	f043 0302 	orr.w	r3, r3, #2
 801a0c0:	b29a      	uxth	r2, r3
 801a0c2:	687b      	ldr	r3, [r7, #4]
 801a0c4:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801a0c6:	e7ff      	b.n	801a0c8 <tcp_receive+0xf08>
 801a0c8:	bf00      	nop
 801a0ca:	3750      	adds	r7, #80	@ 0x50
 801a0cc:	46bd      	mov	sp, r7
 801a0ce:	bdb0      	pop	{r4, r5, r7, pc}
 801a0d0:	20013184 	.word	0x20013184
 801a0d4:	20013164 	.word	0x20013164
 801a0d8:	2001318e 	.word	0x2001318e
 801a0dc:	08021918 	.word	0x08021918
 801a0e0:	08021cc0 	.word	0x08021cc0
 801a0e4:	08021964 	.word	0x08021964

0801a0e8 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801a0e8:	b480      	push	{r7}
 801a0ea:	b083      	sub	sp, #12
 801a0ec:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801a0ee:	4b15      	ldr	r3, [pc, #84]	@ (801a144 <tcp_get_next_optbyte+0x5c>)
 801a0f0:	881b      	ldrh	r3, [r3, #0]
 801a0f2:	1c5a      	adds	r2, r3, #1
 801a0f4:	b291      	uxth	r1, r2
 801a0f6:	4a13      	ldr	r2, [pc, #76]	@ (801a144 <tcp_get_next_optbyte+0x5c>)
 801a0f8:	8011      	strh	r1, [r2, #0]
 801a0fa:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801a0fc:	4b12      	ldr	r3, [pc, #72]	@ (801a148 <tcp_get_next_optbyte+0x60>)
 801a0fe:	681b      	ldr	r3, [r3, #0]
 801a100:	2b00      	cmp	r3, #0
 801a102:	d004      	beq.n	801a10e <tcp_get_next_optbyte+0x26>
 801a104:	4b11      	ldr	r3, [pc, #68]	@ (801a14c <tcp_get_next_optbyte+0x64>)
 801a106:	881b      	ldrh	r3, [r3, #0]
 801a108:	88fa      	ldrh	r2, [r7, #6]
 801a10a:	429a      	cmp	r2, r3
 801a10c:	d208      	bcs.n	801a120 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801a10e:	4b10      	ldr	r3, [pc, #64]	@ (801a150 <tcp_get_next_optbyte+0x68>)
 801a110:	681b      	ldr	r3, [r3, #0]
 801a112:	3314      	adds	r3, #20
 801a114:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801a116:	88fb      	ldrh	r3, [r7, #6]
 801a118:	683a      	ldr	r2, [r7, #0]
 801a11a:	4413      	add	r3, r2
 801a11c:	781b      	ldrb	r3, [r3, #0]
 801a11e:	e00b      	b.n	801a138 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801a120:	88fb      	ldrh	r3, [r7, #6]
 801a122:	b2da      	uxtb	r2, r3
 801a124:	4b09      	ldr	r3, [pc, #36]	@ (801a14c <tcp_get_next_optbyte+0x64>)
 801a126:	881b      	ldrh	r3, [r3, #0]
 801a128:	b2db      	uxtb	r3, r3
 801a12a:	1ad3      	subs	r3, r2, r3
 801a12c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801a12e:	4b06      	ldr	r3, [pc, #24]	@ (801a148 <tcp_get_next_optbyte+0x60>)
 801a130:	681a      	ldr	r2, [r3, #0]
 801a132:	797b      	ldrb	r3, [r7, #5]
 801a134:	4413      	add	r3, r2
 801a136:	781b      	ldrb	r3, [r3, #0]
  }
}
 801a138:	4618      	mov	r0, r3
 801a13a:	370c      	adds	r7, #12
 801a13c:	46bd      	mov	sp, r7
 801a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a142:	4770      	bx	lr
 801a144:	20013180 	.word	0x20013180
 801a148:	2001317c 	.word	0x2001317c
 801a14c:	2001317a 	.word	0x2001317a
 801a150:	20013174 	.word	0x20013174

0801a154 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801a154:	b580      	push	{r7, lr}
 801a156:	b084      	sub	sp, #16
 801a158:	af00      	add	r7, sp, #0
 801a15a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801a15c:	687b      	ldr	r3, [r7, #4]
 801a15e:	2b00      	cmp	r3, #0
 801a160:	d106      	bne.n	801a170 <tcp_parseopt+0x1c>
 801a162:	4b32      	ldr	r3, [pc, #200]	@ (801a22c <tcp_parseopt+0xd8>)
 801a164:	f240 727d 	movw	r2, #1917	@ 0x77d
 801a168:	4931      	ldr	r1, [pc, #196]	@ (801a230 <tcp_parseopt+0xdc>)
 801a16a:	4832      	ldr	r0, [pc, #200]	@ (801a234 <tcp_parseopt+0xe0>)
 801a16c:	f004 fe68 	bl	801ee40 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801a170:	4b31      	ldr	r3, [pc, #196]	@ (801a238 <tcp_parseopt+0xe4>)
 801a172:	881b      	ldrh	r3, [r3, #0]
 801a174:	2b00      	cmp	r3, #0
 801a176:	d056      	beq.n	801a226 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a178:	4b30      	ldr	r3, [pc, #192]	@ (801a23c <tcp_parseopt+0xe8>)
 801a17a:	2200      	movs	r2, #0
 801a17c:	801a      	strh	r2, [r3, #0]
 801a17e:	e046      	b.n	801a20e <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 801a180:	f7ff ffb2 	bl	801a0e8 <tcp_get_next_optbyte>
 801a184:	4603      	mov	r3, r0
 801a186:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801a188:	7bfb      	ldrb	r3, [r7, #15]
 801a18a:	2b02      	cmp	r3, #2
 801a18c:	d006      	beq.n	801a19c <tcp_parseopt+0x48>
 801a18e:	2b02      	cmp	r3, #2
 801a190:	dc2a      	bgt.n	801a1e8 <tcp_parseopt+0x94>
 801a192:	2b00      	cmp	r3, #0
 801a194:	d042      	beq.n	801a21c <tcp_parseopt+0xc8>
 801a196:	2b01      	cmp	r3, #1
 801a198:	d038      	beq.n	801a20c <tcp_parseopt+0xb8>
 801a19a:	e025      	b.n	801a1e8 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801a19c:	f7ff ffa4 	bl	801a0e8 <tcp_get_next_optbyte>
 801a1a0:	4603      	mov	r3, r0
 801a1a2:	2b04      	cmp	r3, #4
 801a1a4:	d13c      	bne.n	801a220 <tcp_parseopt+0xcc>
 801a1a6:	4b25      	ldr	r3, [pc, #148]	@ (801a23c <tcp_parseopt+0xe8>)
 801a1a8:	881b      	ldrh	r3, [r3, #0]
 801a1aa:	3301      	adds	r3, #1
 801a1ac:	4a22      	ldr	r2, [pc, #136]	@ (801a238 <tcp_parseopt+0xe4>)
 801a1ae:	8812      	ldrh	r2, [r2, #0]
 801a1b0:	4293      	cmp	r3, r2
 801a1b2:	da35      	bge.n	801a220 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801a1b4:	f7ff ff98 	bl	801a0e8 <tcp_get_next_optbyte>
 801a1b8:	4603      	mov	r3, r0
 801a1ba:	021b      	lsls	r3, r3, #8
 801a1bc:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801a1be:	f7ff ff93 	bl	801a0e8 <tcp_get_next_optbyte>
 801a1c2:	4603      	mov	r3, r0
 801a1c4:	461a      	mov	r2, r3
 801a1c6:	89bb      	ldrh	r3, [r7, #12]
 801a1c8:	4313      	orrs	r3, r2
 801a1ca:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801a1cc:	89bb      	ldrh	r3, [r7, #12]
 801a1ce:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801a1d2:	d804      	bhi.n	801a1de <tcp_parseopt+0x8a>
 801a1d4:	89bb      	ldrh	r3, [r7, #12]
 801a1d6:	2b00      	cmp	r3, #0
 801a1d8:	d001      	beq.n	801a1de <tcp_parseopt+0x8a>
 801a1da:	89ba      	ldrh	r2, [r7, #12]
 801a1dc:	e001      	b.n	801a1e2 <tcp_parseopt+0x8e>
 801a1de:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801a1e2:	687b      	ldr	r3, [r7, #4]
 801a1e4:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801a1e6:	e012      	b.n	801a20e <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801a1e8:	f7ff ff7e 	bl	801a0e8 <tcp_get_next_optbyte>
 801a1ec:	4603      	mov	r3, r0
 801a1ee:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801a1f0:	7afb      	ldrb	r3, [r7, #11]
 801a1f2:	2b01      	cmp	r3, #1
 801a1f4:	d916      	bls.n	801a224 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801a1f6:	7afb      	ldrb	r3, [r7, #11]
 801a1f8:	b29a      	uxth	r2, r3
 801a1fa:	4b10      	ldr	r3, [pc, #64]	@ (801a23c <tcp_parseopt+0xe8>)
 801a1fc:	881b      	ldrh	r3, [r3, #0]
 801a1fe:	4413      	add	r3, r2
 801a200:	b29b      	uxth	r3, r3
 801a202:	3b02      	subs	r3, #2
 801a204:	b29a      	uxth	r2, r3
 801a206:	4b0d      	ldr	r3, [pc, #52]	@ (801a23c <tcp_parseopt+0xe8>)
 801a208:	801a      	strh	r2, [r3, #0]
 801a20a:	e000      	b.n	801a20e <tcp_parseopt+0xba>
          break;
 801a20c:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801a20e:	4b0b      	ldr	r3, [pc, #44]	@ (801a23c <tcp_parseopt+0xe8>)
 801a210:	881a      	ldrh	r2, [r3, #0]
 801a212:	4b09      	ldr	r3, [pc, #36]	@ (801a238 <tcp_parseopt+0xe4>)
 801a214:	881b      	ldrh	r3, [r3, #0]
 801a216:	429a      	cmp	r2, r3
 801a218:	d3b2      	bcc.n	801a180 <tcp_parseopt+0x2c>
 801a21a:	e004      	b.n	801a226 <tcp_parseopt+0xd2>
          return;
 801a21c:	bf00      	nop
 801a21e:	e002      	b.n	801a226 <tcp_parseopt+0xd2>
            return;
 801a220:	bf00      	nop
 801a222:	e000      	b.n	801a226 <tcp_parseopt+0xd2>
            return;
 801a224:	bf00      	nop
      }
    }
  }
}
 801a226:	3710      	adds	r7, #16
 801a228:	46bd      	mov	sp, r7
 801a22a:	bd80      	pop	{r7, pc}
 801a22c:	08021918 	.word	0x08021918
 801a230:	08021d7c 	.word	0x08021d7c
 801a234:	08021964 	.word	0x08021964
 801a238:	20013178 	.word	0x20013178
 801a23c:	20013180 	.word	0x20013180

0801a240 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801a240:	b480      	push	{r7}
 801a242:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801a244:	4b05      	ldr	r3, [pc, #20]	@ (801a25c <tcp_trigger_input_pcb_close+0x1c>)
 801a246:	781b      	ldrb	r3, [r3, #0]
 801a248:	f043 0310 	orr.w	r3, r3, #16
 801a24c:	b2da      	uxtb	r2, r3
 801a24e:	4b03      	ldr	r3, [pc, #12]	@ (801a25c <tcp_trigger_input_pcb_close+0x1c>)
 801a250:	701a      	strb	r2, [r3, #0]
}
 801a252:	bf00      	nop
 801a254:	46bd      	mov	sp, r7
 801a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a25a:	4770      	bx	lr
 801a25c:	20013191 	.word	0x20013191

0801a260 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801a260:	b580      	push	{r7, lr}
 801a262:	b084      	sub	sp, #16
 801a264:	af00      	add	r7, sp, #0
 801a266:	60f8      	str	r0, [r7, #12]
 801a268:	60b9      	str	r1, [r7, #8]
 801a26a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801a26c:	68fb      	ldr	r3, [r7, #12]
 801a26e:	2b00      	cmp	r3, #0
 801a270:	d00a      	beq.n	801a288 <tcp_route+0x28>
 801a272:	68fb      	ldr	r3, [r7, #12]
 801a274:	7a1b      	ldrb	r3, [r3, #8]
 801a276:	2b00      	cmp	r3, #0
 801a278:	d006      	beq.n	801a288 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801a27a:	68fb      	ldr	r3, [r7, #12]
 801a27c:	7a1b      	ldrb	r3, [r3, #8]
 801a27e:	4618      	mov	r0, r3
 801a280:	f7fb fa80 	bl	8015784 <netif_get_by_index>
 801a284:	4603      	mov	r3, r0
 801a286:	e003      	b.n	801a290 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801a288:	6878      	ldr	r0, [r7, #4]
 801a28a:	f003 f9fb 	bl	801d684 <ip4_route>
 801a28e:	4603      	mov	r3, r0
  }
}
 801a290:	4618      	mov	r0, r3
 801a292:	3710      	adds	r7, #16
 801a294:	46bd      	mov	sp, r7
 801a296:	bd80      	pop	{r7, pc}

0801a298 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801a298:	b590      	push	{r4, r7, lr}
 801a29a:	b087      	sub	sp, #28
 801a29c:	af00      	add	r7, sp, #0
 801a29e:	60f8      	str	r0, [r7, #12]
 801a2a0:	60b9      	str	r1, [r7, #8]
 801a2a2:	603b      	str	r3, [r7, #0]
 801a2a4:	4613      	mov	r3, r2
 801a2a6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801a2a8:	68fb      	ldr	r3, [r7, #12]
 801a2aa:	2b00      	cmp	r3, #0
 801a2ac:	d105      	bne.n	801a2ba <tcp_create_segment+0x22>
 801a2ae:	4b43      	ldr	r3, [pc, #268]	@ (801a3bc <tcp_create_segment+0x124>)
 801a2b0:	22a3      	movs	r2, #163	@ 0xa3
 801a2b2:	4943      	ldr	r1, [pc, #268]	@ (801a3c0 <tcp_create_segment+0x128>)
 801a2b4:	4843      	ldr	r0, [pc, #268]	@ (801a3c4 <tcp_create_segment+0x12c>)
 801a2b6:	f004 fdc3 	bl	801ee40 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801a2ba:	68bb      	ldr	r3, [r7, #8]
 801a2bc:	2b00      	cmp	r3, #0
 801a2be:	d105      	bne.n	801a2cc <tcp_create_segment+0x34>
 801a2c0:	4b3e      	ldr	r3, [pc, #248]	@ (801a3bc <tcp_create_segment+0x124>)
 801a2c2:	22a4      	movs	r2, #164	@ 0xa4
 801a2c4:	4940      	ldr	r1, [pc, #256]	@ (801a3c8 <tcp_create_segment+0x130>)
 801a2c6:	483f      	ldr	r0, [pc, #252]	@ (801a3c4 <tcp_create_segment+0x12c>)
 801a2c8:	f004 fdba 	bl	801ee40 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a2cc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801a2d0:	009b      	lsls	r3, r3, #2
 801a2d2:	b2db      	uxtb	r3, r3
 801a2d4:	f003 0304 	and.w	r3, r3, #4
 801a2d8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801a2da:	2003      	movs	r0, #3
 801a2dc:	f7fa fec6 	bl	801506c <memp_malloc>
 801a2e0:	6138      	str	r0, [r7, #16]
 801a2e2:	693b      	ldr	r3, [r7, #16]
 801a2e4:	2b00      	cmp	r3, #0
 801a2e6:	d104      	bne.n	801a2f2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801a2e8:	68b8      	ldr	r0, [r7, #8]
 801a2ea:	f7fb fdd9 	bl	8015ea0 <pbuf_free>
    return NULL;
 801a2ee:	2300      	movs	r3, #0
 801a2f0:	e060      	b.n	801a3b4 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801a2f2:	693b      	ldr	r3, [r7, #16]
 801a2f4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801a2f8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801a2fa:	693b      	ldr	r3, [r7, #16]
 801a2fc:	2200      	movs	r2, #0
 801a2fe:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801a300:	693b      	ldr	r3, [r7, #16]
 801a302:	68ba      	ldr	r2, [r7, #8]
 801a304:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801a306:	68bb      	ldr	r3, [r7, #8]
 801a308:	891a      	ldrh	r2, [r3, #8]
 801a30a:	7dfb      	ldrb	r3, [r7, #23]
 801a30c:	b29b      	uxth	r3, r3
 801a30e:	429a      	cmp	r2, r3
 801a310:	d205      	bcs.n	801a31e <tcp_create_segment+0x86>
 801a312:	4b2a      	ldr	r3, [pc, #168]	@ (801a3bc <tcp_create_segment+0x124>)
 801a314:	22b0      	movs	r2, #176	@ 0xb0
 801a316:	492d      	ldr	r1, [pc, #180]	@ (801a3cc <tcp_create_segment+0x134>)
 801a318:	482a      	ldr	r0, [pc, #168]	@ (801a3c4 <tcp_create_segment+0x12c>)
 801a31a:	f004 fd91 	bl	801ee40 <iprintf>
  seg->len = p->tot_len - optlen;
 801a31e:	68bb      	ldr	r3, [r7, #8]
 801a320:	891a      	ldrh	r2, [r3, #8]
 801a322:	7dfb      	ldrb	r3, [r7, #23]
 801a324:	b29b      	uxth	r3, r3
 801a326:	1ad3      	subs	r3, r2, r3
 801a328:	b29a      	uxth	r2, r3
 801a32a:	693b      	ldr	r3, [r7, #16]
 801a32c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801a32e:	2114      	movs	r1, #20
 801a330:	68b8      	ldr	r0, [r7, #8]
 801a332:	f7fb fd1f 	bl	8015d74 <pbuf_add_header>
 801a336:	4603      	mov	r3, r0
 801a338:	2b00      	cmp	r3, #0
 801a33a:	d004      	beq.n	801a346 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801a33c:	6938      	ldr	r0, [r7, #16]
 801a33e:	f7fd f8d2 	bl	80174e6 <tcp_seg_free>
    return NULL;
 801a342:	2300      	movs	r3, #0
 801a344:	e036      	b.n	801a3b4 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801a346:	693b      	ldr	r3, [r7, #16]
 801a348:	685b      	ldr	r3, [r3, #4]
 801a34a:	685a      	ldr	r2, [r3, #4]
 801a34c:	693b      	ldr	r3, [r7, #16]
 801a34e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801a350:	68fb      	ldr	r3, [r7, #12]
 801a352:	8ada      	ldrh	r2, [r3, #22]
 801a354:	693b      	ldr	r3, [r7, #16]
 801a356:	68dc      	ldr	r4, [r3, #12]
 801a358:	4610      	mov	r0, r2
 801a35a:	f7fa f9af 	bl	80146bc <lwip_htons>
 801a35e:	4603      	mov	r3, r0
 801a360:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801a362:	68fb      	ldr	r3, [r7, #12]
 801a364:	8b1a      	ldrh	r2, [r3, #24]
 801a366:	693b      	ldr	r3, [r7, #16]
 801a368:	68dc      	ldr	r4, [r3, #12]
 801a36a:	4610      	mov	r0, r2
 801a36c:	f7fa f9a6 	bl	80146bc <lwip_htons>
 801a370:	4603      	mov	r3, r0
 801a372:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801a374:	693b      	ldr	r3, [r7, #16]
 801a376:	68dc      	ldr	r4, [r3, #12]
 801a378:	6838      	ldr	r0, [r7, #0]
 801a37a:	f7fa f9b5 	bl	80146e8 <lwip_htonl>
 801a37e:	4603      	mov	r3, r0
 801a380:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801a382:	7dfb      	ldrb	r3, [r7, #23]
 801a384:	089b      	lsrs	r3, r3, #2
 801a386:	b2db      	uxtb	r3, r3
 801a388:	3305      	adds	r3, #5
 801a38a:	b29b      	uxth	r3, r3
 801a38c:	031b      	lsls	r3, r3, #12
 801a38e:	b29a      	uxth	r2, r3
 801a390:	79fb      	ldrb	r3, [r7, #7]
 801a392:	b29b      	uxth	r3, r3
 801a394:	4313      	orrs	r3, r2
 801a396:	b29a      	uxth	r2, r3
 801a398:	693b      	ldr	r3, [r7, #16]
 801a39a:	68dc      	ldr	r4, [r3, #12]
 801a39c:	4610      	mov	r0, r2
 801a39e:	f7fa f98d 	bl	80146bc <lwip_htons>
 801a3a2:	4603      	mov	r3, r0
 801a3a4:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801a3a6:	693b      	ldr	r3, [r7, #16]
 801a3a8:	68db      	ldr	r3, [r3, #12]
 801a3aa:	2200      	movs	r2, #0
 801a3ac:	749a      	strb	r2, [r3, #18]
 801a3ae:	2200      	movs	r2, #0
 801a3b0:	74da      	strb	r2, [r3, #19]
  return seg;
 801a3b2:	693b      	ldr	r3, [r7, #16]
}
 801a3b4:	4618      	mov	r0, r3
 801a3b6:	371c      	adds	r7, #28
 801a3b8:	46bd      	mov	sp, r7
 801a3ba:	bd90      	pop	{r4, r7, pc}
 801a3bc:	08021d98 	.word	0x08021d98
 801a3c0:	08021dcc 	.word	0x08021dcc
 801a3c4:	08021dec 	.word	0x08021dec
 801a3c8:	08021e14 	.word	0x08021e14
 801a3cc:	08021e38 	.word	0x08021e38

0801a3d0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801a3d0:	b590      	push	{r4, r7, lr}
 801a3d2:	b08b      	sub	sp, #44	@ 0x2c
 801a3d4:	af02      	add	r7, sp, #8
 801a3d6:	6078      	str	r0, [r7, #4]
 801a3d8:	460b      	mov	r3, r1
 801a3da:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801a3dc:	2300      	movs	r3, #0
 801a3de:	61fb      	str	r3, [r7, #28]
 801a3e0:	2300      	movs	r3, #0
 801a3e2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801a3e4:	2300      	movs	r3, #0
 801a3e6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801a3e8:	687b      	ldr	r3, [r7, #4]
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	d106      	bne.n	801a3fc <tcp_split_unsent_seg+0x2c>
 801a3ee:	4b95      	ldr	r3, [pc, #596]	@ (801a644 <tcp_split_unsent_seg+0x274>)
 801a3f0:	f240 324b 	movw	r2, #843	@ 0x34b
 801a3f4:	4994      	ldr	r1, [pc, #592]	@ (801a648 <tcp_split_unsent_seg+0x278>)
 801a3f6:	4895      	ldr	r0, [pc, #596]	@ (801a64c <tcp_split_unsent_seg+0x27c>)
 801a3f8:	f004 fd22 	bl	801ee40 <iprintf>

  useg = pcb->unsent;
 801a3fc:	687b      	ldr	r3, [r7, #4]
 801a3fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a400:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801a402:	697b      	ldr	r3, [r7, #20]
 801a404:	2b00      	cmp	r3, #0
 801a406:	d102      	bne.n	801a40e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801a408:	f04f 33ff 	mov.w	r3, #4294967295
 801a40c:	e116      	b.n	801a63c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801a40e:	887b      	ldrh	r3, [r7, #2]
 801a410:	2b00      	cmp	r3, #0
 801a412:	d109      	bne.n	801a428 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801a414:	4b8b      	ldr	r3, [pc, #556]	@ (801a644 <tcp_split_unsent_seg+0x274>)
 801a416:	f240 3253 	movw	r2, #851	@ 0x353
 801a41a:	498d      	ldr	r1, [pc, #564]	@ (801a650 <tcp_split_unsent_seg+0x280>)
 801a41c:	488b      	ldr	r0, [pc, #556]	@ (801a64c <tcp_split_unsent_seg+0x27c>)
 801a41e:	f004 fd0f 	bl	801ee40 <iprintf>
    return ERR_VAL;
 801a422:	f06f 0305 	mvn.w	r3, #5
 801a426:	e109      	b.n	801a63c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801a428:	697b      	ldr	r3, [r7, #20]
 801a42a:	891b      	ldrh	r3, [r3, #8]
 801a42c:	887a      	ldrh	r2, [r7, #2]
 801a42e:	429a      	cmp	r2, r3
 801a430:	d301      	bcc.n	801a436 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801a432:	2300      	movs	r3, #0
 801a434:	e102      	b.n	801a63c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801a436:	687b      	ldr	r3, [r7, #4]
 801a438:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a43a:	887a      	ldrh	r2, [r7, #2]
 801a43c:	429a      	cmp	r2, r3
 801a43e:	d906      	bls.n	801a44e <tcp_split_unsent_seg+0x7e>
 801a440:	4b80      	ldr	r3, [pc, #512]	@ (801a644 <tcp_split_unsent_seg+0x274>)
 801a442:	f240 325b 	movw	r2, #859	@ 0x35b
 801a446:	4983      	ldr	r1, [pc, #524]	@ (801a654 <tcp_split_unsent_seg+0x284>)
 801a448:	4880      	ldr	r0, [pc, #512]	@ (801a64c <tcp_split_unsent_seg+0x27c>)
 801a44a:	f004 fcf9 	bl	801ee40 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801a44e:	697b      	ldr	r3, [r7, #20]
 801a450:	891b      	ldrh	r3, [r3, #8]
 801a452:	2b00      	cmp	r3, #0
 801a454:	d106      	bne.n	801a464 <tcp_split_unsent_seg+0x94>
 801a456:	4b7b      	ldr	r3, [pc, #492]	@ (801a644 <tcp_split_unsent_seg+0x274>)
 801a458:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 801a45c:	497e      	ldr	r1, [pc, #504]	@ (801a658 <tcp_split_unsent_seg+0x288>)
 801a45e:	487b      	ldr	r0, [pc, #492]	@ (801a64c <tcp_split_unsent_seg+0x27c>)
 801a460:	f004 fcee 	bl	801ee40 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801a464:	697b      	ldr	r3, [r7, #20]
 801a466:	7a9b      	ldrb	r3, [r3, #10]
 801a468:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801a46a:	7bfb      	ldrb	r3, [r7, #15]
 801a46c:	009b      	lsls	r3, r3, #2
 801a46e:	b2db      	uxtb	r3, r3
 801a470:	f003 0304 	and.w	r3, r3, #4
 801a474:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801a476:	697b      	ldr	r3, [r7, #20]
 801a478:	891a      	ldrh	r2, [r3, #8]
 801a47a:	887b      	ldrh	r3, [r7, #2]
 801a47c:	1ad3      	subs	r3, r2, r3
 801a47e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801a480:	7bbb      	ldrb	r3, [r7, #14]
 801a482:	b29a      	uxth	r2, r3
 801a484:	89bb      	ldrh	r3, [r7, #12]
 801a486:	4413      	add	r3, r2
 801a488:	b29b      	uxth	r3, r3
 801a48a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a48e:	4619      	mov	r1, r3
 801a490:	2036      	movs	r0, #54	@ 0x36
 801a492:	f7fb fa21 	bl	80158d8 <pbuf_alloc>
 801a496:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801a498:	693b      	ldr	r3, [r7, #16]
 801a49a:	2b00      	cmp	r3, #0
 801a49c:	f000 80b7 	beq.w	801a60e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801a4a0:	697b      	ldr	r3, [r7, #20]
 801a4a2:	685b      	ldr	r3, [r3, #4]
 801a4a4:	891a      	ldrh	r2, [r3, #8]
 801a4a6:	697b      	ldr	r3, [r7, #20]
 801a4a8:	891b      	ldrh	r3, [r3, #8]
 801a4aa:	1ad3      	subs	r3, r2, r3
 801a4ac:	b29a      	uxth	r2, r3
 801a4ae:	887b      	ldrh	r3, [r7, #2]
 801a4b0:	4413      	add	r3, r2
 801a4b2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801a4b4:	697b      	ldr	r3, [r7, #20]
 801a4b6:	6858      	ldr	r0, [r3, #4]
 801a4b8:	693b      	ldr	r3, [r7, #16]
 801a4ba:	685a      	ldr	r2, [r3, #4]
 801a4bc:	7bbb      	ldrb	r3, [r7, #14]
 801a4be:	18d1      	adds	r1, r2, r3
 801a4c0:	897b      	ldrh	r3, [r7, #10]
 801a4c2:	89ba      	ldrh	r2, [r7, #12]
 801a4c4:	f7fb fef2 	bl	80162ac <pbuf_copy_partial>
 801a4c8:	4603      	mov	r3, r0
 801a4ca:	461a      	mov	r2, r3
 801a4cc:	89bb      	ldrh	r3, [r7, #12]
 801a4ce:	4293      	cmp	r3, r2
 801a4d0:	f040 809f 	bne.w	801a612 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801a4d4:	697b      	ldr	r3, [r7, #20]
 801a4d6:	68db      	ldr	r3, [r3, #12]
 801a4d8:	899b      	ldrh	r3, [r3, #12]
 801a4da:	b29b      	uxth	r3, r3
 801a4dc:	4618      	mov	r0, r3
 801a4de:	f7fa f8ed 	bl	80146bc <lwip_htons>
 801a4e2:	4603      	mov	r3, r0
 801a4e4:	b2db      	uxtb	r3, r3
 801a4e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801a4ea:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801a4ec:	2300      	movs	r3, #0
 801a4ee:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801a4f0:	7efb      	ldrb	r3, [r7, #27]
 801a4f2:	f003 0308 	and.w	r3, r3, #8
 801a4f6:	2b00      	cmp	r3, #0
 801a4f8:	d007      	beq.n	801a50a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801a4fa:	7efb      	ldrb	r3, [r7, #27]
 801a4fc:	f023 0308 	bic.w	r3, r3, #8
 801a500:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801a502:	7ebb      	ldrb	r3, [r7, #26]
 801a504:	f043 0308 	orr.w	r3, r3, #8
 801a508:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801a50a:	7efb      	ldrb	r3, [r7, #27]
 801a50c:	f003 0301 	and.w	r3, r3, #1
 801a510:	2b00      	cmp	r3, #0
 801a512:	d007      	beq.n	801a524 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801a514:	7efb      	ldrb	r3, [r7, #27]
 801a516:	f023 0301 	bic.w	r3, r3, #1
 801a51a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801a51c:	7ebb      	ldrb	r3, [r7, #26]
 801a51e:	f043 0301 	orr.w	r3, r3, #1
 801a522:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801a524:	697b      	ldr	r3, [r7, #20]
 801a526:	68db      	ldr	r3, [r3, #12]
 801a528:	685b      	ldr	r3, [r3, #4]
 801a52a:	4618      	mov	r0, r3
 801a52c:	f7fa f8dc 	bl	80146e8 <lwip_htonl>
 801a530:	4602      	mov	r2, r0
 801a532:	887b      	ldrh	r3, [r7, #2]
 801a534:	18d1      	adds	r1, r2, r3
 801a536:	7eba      	ldrb	r2, [r7, #26]
 801a538:	7bfb      	ldrb	r3, [r7, #15]
 801a53a:	9300      	str	r3, [sp, #0]
 801a53c:	460b      	mov	r3, r1
 801a53e:	6939      	ldr	r1, [r7, #16]
 801a540:	6878      	ldr	r0, [r7, #4]
 801a542:	f7ff fea9 	bl	801a298 <tcp_create_segment>
 801a546:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801a548:	69fb      	ldr	r3, [r7, #28]
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d063      	beq.n	801a616 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801a54e:	697b      	ldr	r3, [r7, #20]
 801a550:	685b      	ldr	r3, [r3, #4]
 801a552:	4618      	mov	r0, r3
 801a554:	f7fb fd32 	bl	8015fbc <pbuf_clen>
 801a558:	4603      	mov	r3, r0
 801a55a:	461a      	mov	r2, r3
 801a55c:	687b      	ldr	r3, [r7, #4]
 801a55e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a562:	1a9b      	subs	r3, r3, r2
 801a564:	b29a      	uxth	r2, r3
 801a566:	687b      	ldr	r3, [r7, #4]
 801a568:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801a56c:	697b      	ldr	r3, [r7, #20]
 801a56e:	6858      	ldr	r0, [r3, #4]
 801a570:	697b      	ldr	r3, [r7, #20]
 801a572:	685b      	ldr	r3, [r3, #4]
 801a574:	891a      	ldrh	r2, [r3, #8]
 801a576:	89bb      	ldrh	r3, [r7, #12]
 801a578:	1ad3      	subs	r3, r2, r3
 801a57a:	b29b      	uxth	r3, r3
 801a57c:	4619      	mov	r1, r3
 801a57e:	f7fb fb09 	bl	8015b94 <pbuf_realloc>
  useg->len -= remainder;
 801a582:	697b      	ldr	r3, [r7, #20]
 801a584:	891a      	ldrh	r2, [r3, #8]
 801a586:	89bb      	ldrh	r3, [r7, #12]
 801a588:	1ad3      	subs	r3, r2, r3
 801a58a:	b29a      	uxth	r2, r3
 801a58c:	697b      	ldr	r3, [r7, #20]
 801a58e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801a590:	697b      	ldr	r3, [r7, #20]
 801a592:	68db      	ldr	r3, [r3, #12]
 801a594:	899b      	ldrh	r3, [r3, #12]
 801a596:	b29c      	uxth	r4, r3
 801a598:	7efb      	ldrb	r3, [r7, #27]
 801a59a:	b29b      	uxth	r3, r3
 801a59c:	4618      	mov	r0, r3
 801a59e:	f7fa f88d 	bl	80146bc <lwip_htons>
 801a5a2:	4603      	mov	r3, r0
 801a5a4:	461a      	mov	r2, r3
 801a5a6:	697b      	ldr	r3, [r7, #20]
 801a5a8:	68db      	ldr	r3, [r3, #12]
 801a5aa:	4322      	orrs	r2, r4
 801a5ac:	b292      	uxth	r2, r2
 801a5ae:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801a5b0:	697b      	ldr	r3, [r7, #20]
 801a5b2:	685b      	ldr	r3, [r3, #4]
 801a5b4:	4618      	mov	r0, r3
 801a5b6:	f7fb fd01 	bl	8015fbc <pbuf_clen>
 801a5ba:	4603      	mov	r3, r0
 801a5bc:	461a      	mov	r2, r3
 801a5be:	687b      	ldr	r3, [r7, #4]
 801a5c0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a5c4:	4413      	add	r3, r2
 801a5c6:	b29a      	uxth	r2, r3
 801a5c8:	687b      	ldr	r3, [r7, #4]
 801a5ca:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a5ce:	69fb      	ldr	r3, [r7, #28]
 801a5d0:	685b      	ldr	r3, [r3, #4]
 801a5d2:	4618      	mov	r0, r3
 801a5d4:	f7fb fcf2 	bl	8015fbc <pbuf_clen>
 801a5d8:	4603      	mov	r3, r0
 801a5da:	461a      	mov	r2, r3
 801a5dc:	687b      	ldr	r3, [r7, #4]
 801a5de:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a5e2:	4413      	add	r3, r2
 801a5e4:	b29a      	uxth	r2, r3
 801a5e6:	687b      	ldr	r3, [r7, #4]
 801a5e8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801a5ec:	697b      	ldr	r3, [r7, #20]
 801a5ee:	681a      	ldr	r2, [r3, #0]
 801a5f0:	69fb      	ldr	r3, [r7, #28]
 801a5f2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801a5f4:	697b      	ldr	r3, [r7, #20]
 801a5f6:	69fa      	ldr	r2, [r7, #28]
 801a5f8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801a5fa:	69fb      	ldr	r3, [r7, #28]
 801a5fc:	681b      	ldr	r3, [r3, #0]
 801a5fe:	2b00      	cmp	r3, #0
 801a600:	d103      	bne.n	801a60a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801a602:	687b      	ldr	r3, [r7, #4]
 801a604:	2200      	movs	r2, #0
 801a606:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801a60a:	2300      	movs	r3, #0
 801a60c:	e016      	b.n	801a63c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801a60e:	bf00      	nop
 801a610:	e002      	b.n	801a618 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801a612:	bf00      	nop
 801a614:	e000      	b.n	801a618 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801a616:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801a618:	69fb      	ldr	r3, [r7, #28]
 801a61a:	2b00      	cmp	r3, #0
 801a61c:	d006      	beq.n	801a62c <tcp_split_unsent_seg+0x25c>
 801a61e:	4b09      	ldr	r3, [pc, #36]	@ (801a644 <tcp_split_unsent_seg+0x274>)
 801a620:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 801a624:	490d      	ldr	r1, [pc, #52]	@ (801a65c <tcp_split_unsent_seg+0x28c>)
 801a626:	4809      	ldr	r0, [pc, #36]	@ (801a64c <tcp_split_unsent_seg+0x27c>)
 801a628:	f004 fc0a 	bl	801ee40 <iprintf>
  if (p != NULL) {
 801a62c:	693b      	ldr	r3, [r7, #16]
 801a62e:	2b00      	cmp	r3, #0
 801a630:	d002      	beq.n	801a638 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801a632:	6938      	ldr	r0, [r7, #16]
 801a634:	f7fb fc34 	bl	8015ea0 <pbuf_free>
  }

  return ERR_MEM;
 801a638:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a63c:	4618      	mov	r0, r3
 801a63e:	3724      	adds	r7, #36	@ 0x24
 801a640:	46bd      	mov	sp, r7
 801a642:	bd90      	pop	{r4, r7, pc}
 801a644:	08021d98 	.word	0x08021d98
 801a648:	0802212c 	.word	0x0802212c
 801a64c:	08021dec 	.word	0x08021dec
 801a650:	08022150 	.word	0x08022150
 801a654:	08022174 	.word	0x08022174
 801a658:	08022184 	.word	0x08022184
 801a65c:	08022194 	.word	0x08022194

0801a660 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801a660:	b590      	push	{r4, r7, lr}
 801a662:	b085      	sub	sp, #20
 801a664:	af00      	add	r7, sp, #0
 801a666:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801a668:	687b      	ldr	r3, [r7, #4]
 801a66a:	2b00      	cmp	r3, #0
 801a66c:	d106      	bne.n	801a67c <tcp_send_fin+0x1c>
 801a66e:	4b21      	ldr	r3, [pc, #132]	@ (801a6f4 <tcp_send_fin+0x94>)
 801a670:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 801a674:	4920      	ldr	r1, [pc, #128]	@ (801a6f8 <tcp_send_fin+0x98>)
 801a676:	4821      	ldr	r0, [pc, #132]	@ (801a6fc <tcp_send_fin+0x9c>)
 801a678:	f004 fbe2 	bl	801ee40 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801a67c:	687b      	ldr	r3, [r7, #4]
 801a67e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a680:	2b00      	cmp	r3, #0
 801a682:	d02e      	beq.n	801a6e2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a684:	687b      	ldr	r3, [r7, #4]
 801a686:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a688:	60fb      	str	r3, [r7, #12]
 801a68a:	e002      	b.n	801a692 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801a68c:	68fb      	ldr	r3, [r7, #12]
 801a68e:	681b      	ldr	r3, [r3, #0]
 801a690:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a692:	68fb      	ldr	r3, [r7, #12]
 801a694:	681b      	ldr	r3, [r3, #0]
 801a696:	2b00      	cmp	r3, #0
 801a698:	d1f8      	bne.n	801a68c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801a69a:	68fb      	ldr	r3, [r7, #12]
 801a69c:	68db      	ldr	r3, [r3, #12]
 801a69e:	899b      	ldrh	r3, [r3, #12]
 801a6a0:	b29b      	uxth	r3, r3
 801a6a2:	4618      	mov	r0, r3
 801a6a4:	f7fa f80a 	bl	80146bc <lwip_htons>
 801a6a8:	4603      	mov	r3, r0
 801a6aa:	b2db      	uxtb	r3, r3
 801a6ac:	f003 0307 	and.w	r3, r3, #7
 801a6b0:	2b00      	cmp	r3, #0
 801a6b2:	d116      	bne.n	801a6e2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801a6b4:	68fb      	ldr	r3, [r7, #12]
 801a6b6:	68db      	ldr	r3, [r3, #12]
 801a6b8:	899b      	ldrh	r3, [r3, #12]
 801a6ba:	b29c      	uxth	r4, r3
 801a6bc:	2001      	movs	r0, #1
 801a6be:	f7f9 fffd 	bl	80146bc <lwip_htons>
 801a6c2:	4603      	mov	r3, r0
 801a6c4:	461a      	mov	r2, r3
 801a6c6:	68fb      	ldr	r3, [r7, #12]
 801a6c8:	68db      	ldr	r3, [r3, #12]
 801a6ca:	4322      	orrs	r2, r4
 801a6cc:	b292      	uxth	r2, r2
 801a6ce:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801a6d0:	687b      	ldr	r3, [r7, #4]
 801a6d2:	8b5b      	ldrh	r3, [r3, #26]
 801a6d4:	f043 0320 	orr.w	r3, r3, #32
 801a6d8:	b29a      	uxth	r2, r3
 801a6da:	687b      	ldr	r3, [r7, #4]
 801a6dc:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801a6de:	2300      	movs	r3, #0
 801a6e0:	e004      	b.n	801a6ec <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801a6e2:	2101      	movs	r1, #1
 801a6e4:	6878      	ldr	r0, [r7, #4]
 801a6e6:	f000 f80b 	bl	801a700 <tcp_enqueue_flags>
 801a6ea:	4603      	mov	r3, r0
}
 801a6ec:	4618      	mov	r0, r3
 801a6ee:	3714      	adds	r7, #20
 801a6f0:	46bd      	mov	sp, r7
 801a6f2:	bd90      	pop	{r4, r7, pc}
 801a6f4:	08021d98 	.word	0x08021d98
 801a6f8:	080221a0 	.word	0x080221a0
 801a6fc:	08021dec 	.word	0x08021dec

0801a700 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801a700:	b580      	push	{r7, lr}
 801a702:	b08a      	sub	sp, #40	@ 0x28
 801a704:	af02      	add	r7, sp, #8
 801a706:	6078      	str	r0, [r7, #4]
 801a708:	460b      	mov	r3, r1
 801a70a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801a70c:	2300      	movs	r3, #0
 801a70e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801a710:	2300      	movs	r3, #0
 801a712:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801a714:	78fb      	ldrb	r3, [r7, #3]
 801a716:	f003 0303 	and.w	r3, r3, #3
 801a71a:	2b00      	cmp	r3, #0
 801a71c:	d106      	bne.n	801a72c <tcp_enqueue_flags+0x2c>
 801a71e:	4b67      	ldr	r3, [pc, #412]	@ (801a8bc <tcp_enqueue_flags+0x1bc>)
 801a720:	f240 4211 	movw	r2, #1041	@ 0x411
 801a724:	4966      	ldr	r1, [pc, #408]	@ (801a8c0 <tcp_enqueue_flags+0x1c0>)
 801a726:	4867      	ldr	r0, [pc, #412]	@ (801a8c4 <tcp_enqueue_flags+0x1c4>)
 801a728:	f004 fb8a 	bl	801ee40 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801a72c:	687b      	ldr	r3, [r7, #4]
 801a72e:	2b00      	cmp	r3, #0
 801a730:	d106      	bne.n	801a740 <tcp_enqueue_flags+0x40>
 801a732:	4b62      	ldr	r3, [pc, #392]	@ (801a8bc <tcp_enqueue_flags+0x1bc>)
 801a734:	f240 4213 	movw	r2, #1043	@ 0x413
 801a738:	4963      	ldr	r1, [pc, #396]	@ (801a8c8 <tcp_enqueue_flags+0x1c8>)
 801a73a:	4862      	ldr	r0, [pc, #392]	@ (801a8c4 <tcp_enqueue_flags+0x1c4>)
 801a73c:	f004 fb80 	bl	801ee40 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801a740:	78fb      	ldrb	r3, [r7, #3]
 801a742:	f003 0302 	and.w	r3, r3, #2
 801a746:	2b00      	cmp	r3, #0
 801a748:	d001      	beq.n	801a74e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801a74a:	2301      	movs	r3, #1
 801a74c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a74e:	7ffb      	ldrb	r3, [r7, #31]
 801a750:	009b      	lsls	r3, r3, #2
 801a752:	b2db      	uxtb	r3, r3
 801a754:	f003 0304 	and.w	r3, r3, #4
 801a758:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a75a:	7dfb      	ldrb	r3, [r7, #23]
 801a75c:	b29b      	uxth	r3, r3
 801a75e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801a762:	4619      	mov	r1, r3
 801a764:	2036      	movs	r0, #54	@ 0x36
 801a766:	f7fb f8b7 	bl	80158d8 <pbuf_alloc>
 801a76a:	6138      	str	r0, [r7, #16]
 801a76c:	693b      	ldr	r3, [r7, #16]
 801a76e:	2b00      	cmp	r3, #0
 801a770:	d109      	bne.n	801a786 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a772:	687b      	ldr	r3, [r7, #4]
 801a774:	8b5b      	ldrh	r3, [r3, #26]
 801a776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a77a:	b29a      	uxth	r2, r3
 801a77c:	687b      	ldr	r3, [r7, #4]
 801a77e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801a780:	f04f 33ff 	mov.w	r3, #4294967295
 801a784:	e095      	b.n	801a8b2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801a786:	693b      	ldr	r3, [r7, #16]
 801a788:	895a      	ldrh	r2, [r3, #10]
 801a78a:	7dfb      	ldrb	r3, [r7, #23]
 801a78c:	b29b      	uxth	r3, r3
 801a78e:	429a      	cmp	r2, r3
 801a790:	d206      	bcs.n	801a7a0 <tcp_enqueue_flags+0xa0>
 801a792:	4b4a      	ldr	r3, [pc, #296]	@ (801a8bc <tcp_enqueue_flags+0x1bc>)
 801a794:	f240 4239 	movw	r2, #1081	@ 0x439
 801a798:	494c      	ldr	r1, [pc, #304]	@ (801a8cc <tcp_enqueue_flags+0x1cc>)
 801a79a:	484a      	ldr	r0, [pc, #296]	@ (801a8c4 <tcp_enqueue_flags+0x1c4>)
 801a79c:	f004 fb50 	bl	801ee40 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801a7a0:	687b      	ldr	r3, [r7, #4]
 801a7a2:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 801a7a4:	78fa      	ldrb	r2, [r7, #3]
 801a7a6:	7ffb      	ldrb	r3, [r7, #31]
 801a7a8:	9300      	str	r3, [sp, #0]
 801a7aa:	460b      	mov	r3, r1
 801a7ac:	6939      	ldr	r1, [r7, #16]
 801a7ae:	6878      	ldr	r0, [r7, #4]
 801a7b0:	f7ff fd72 	bl	801a298 <tcp_create_segment>
 801a7b4:	60f8      	str	r0, [r7, #12]
 801a7b6:	68fb      	ldr	r3, [r7, #12]
 801a7b8:	2b00      	cmp	r3, #0
 801a7ba:	d109      	bne.n	801a7d0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a7bc:	687b      	ldr	r3, [r7, #4]
 801a7be:	8b5b      	ldrh	r3, [r3, #26]
 801a7c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a7c4:	b29a      	uxth	r2, r3
 801a7c6:	687b      	ldr	r3, [r7, #4]
 801a7c8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801a7ca:	f04f 33ff 	mov.w	r3, #4294967295
 801a7ce:	e070      	b.n	801a8b2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801a7d0:	68fb      	ldr	r3, [r7, #12]
 801a7d2:	68db      	ldr	r3, [r3, #12]
 801a7d4:	f003 0303 	and.w	r3, r3, #3
 801a7d8:	2b00      	cmp	r3, #0
 801a7da:	d006      	beq.n	801a7ea <tcp_enqueue_flags+0xea>
 801a7dc:	4b37      	ldr	r3, [pc, #220]	@ (801a8bc <tcp_enqueue_flags+0x1bc>)
 801a7de:	f240 4242 	movw	r2, #1090	@ 0x442
 801a7e2:	493b      	ldr	r1, [pc, #236]	@ (801a8d0 <tcp_enqueue_flags+0x1d0>)
 801a7e4:	4837      	ldr	r0, [pc, #220]	@ (801a8c4 <tcp_enqueue_flags+0x1c4>)
 801a7e6:	f004 fb2b 	bl	801ee40 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801a7ea:	68fb      	ldr	r3, [r7, #12]
 801a7ec:	891b      	ldrh	r3, [r3, #8]
 801a7ee:	2b00      	cmp	r3, #0
 801a7f0:	d006      	beq.n	801a800 <tcp_enqueue_flags+0x100>
 801a7f2:	4b32      	ldr	r3, [pc, #200]	@ (801a8bc <tcp_enqueue_flags+0x1bc>)
 801a7f4:	f240 4243 	movw	r2, #1091	@ 0x443
 801a7f8:	4936      	ldr	r1, [pc, #216]	@ (801a8d4 <tcp_enqueue_flags+0x1d4>)
 801a7fa:	4832      	ldr	r0, [pc, #200]	@ (801a8c4 <tcp_enqueue_flags+0x1c4>)
 801a7fc:	f004 fb20 	bl	801ee40 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801a800:	687b      	ldr	r3, [r7, #4]
 801a802:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a804:	2b00      	cmp	r3, #0
 801a806:	d103      	bne.n	801a810 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801a808:	687b      	ldr	r3, [r7, #4]
 801a80a:	68fa      	ldr	r2, [r7, #12]
 801a80c:	66da      	str	r2, [r3, #108]	@ 0x6c
 801a80e:	e00d      	b.n	801a82c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801a810:	687b      	ldr	r3, [r7, #4]
 801a812:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a814:	61bb      	str	r3, [r7, #24]
 801a816:	e002      	b.n	801a81e <tcp_enqueue_flags+0x11e>
 801a818:	69bb      	ldr	r3, [r7, #24]
 801a81a:	681b      	ldr	r3, [r3, #0]
 801a81c:	61bb      	str	r3, [r7, #24]
 801a81e:	69bb      	ldr	r3, [r7, #24]
 801a820:	681b      	ldr	r3, [r3, #0]
 801a822:	2b00      	cmp	r3, #0
 801a824:	d1f8      	bne.n	801a818 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801a826:	69bb      	ldr	r3, [r7, #24]
 801a828:	68fa      	ldr	r2, [r7, #12]
 801a82a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801a82c:	687b      	ldr	r3, [r7, #4]
 801a82e:	2200      	movs	r2, #0
 801a830:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801a834:	78fb      	ldrb	r3, [r7, #3]
 801a836:	f003 0302 	and.w	r3, r3, #2
 801a83a:	2b00      	cmp	r3, #0
 801a83c:	d104      	bne.n	801a848 <tcp_enqueue_flags+0x148>
 801a83e:	78fb      	ldrb	r3, [r7, #3]
 801a840:	f003 0301 	and.w	r3, r3, #1
 801a844:	2b00      	cmp	r3, #0
 801a846:	d004      	beq.n	801a852 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801a848:	687b      	ldr	r3, [r7, #4]
 801a84a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801a84c:	1c5a      	adds	r2, r3, #1
 801a84e:	687b      	ldr	r3, [r7, #4]
 801a850:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801a852:	78fb      	ldrb	r3, [r7, #3]
 801a854:	f003 0301 	and.w	r3, r3, #1
 801a858:	2b00      	cmp	r3, #0
 801a85a:	d006      	beq.n	801a86a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801a85c:	687b      	ldr	r3, [r7, #4]
 801a85e:	8b5b      	ldrh	r3, [r3, #26]
 801a860:	f043 0320 	orr.w	r3, r3, #32
 801a864:	b29a      	uxth	r2, r3
 801a866:	687b      	ldr	r3, [r7, #4]
 801a868:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a86a:	68fb      	ldr	r3, [r7, #12]
 801a86c:	685b      	ldr	r3, [r3, #4]
 801a86e:	4618      	mov	r0, r3
 801a870:	f7fb fba4 	bl	8015fbc <pbuf_clen>
 801a874:	4603      	mov	r3, r0
 801a876:	461a      	mov	r2, r3
 801a878:	687b      	ldr	r3, [r7, #4]
 801a87a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a87e:	4413      	add	r3, r2
 801a880:	b29a      	uxth	r2, r3
 801a882:	687b      	ldr	r3, [r7, #4]
 801a884:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801a888:	687b      	ldr	r3, [r7, #4]
 801a88a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d00e      	beq.n	801a8b0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801a892:	687b      	ldr	r3, [r7, #4]
 801a894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a896:	2b00      	cmp	r3, #0
 801a898:	d10a      	bne.n	801a8b0 <tcp_enqueue_flags+0x1b0>
 801a89a:	687b      	ldr	r3, [r7, #4]
 801a89c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	d106      	bne.n	801a8b0 <tcp_enqueue_flags+0x1b0>
 801a8a2:	4b06      	ldr	r3, [pc, #24]	@ (801a8bc <tcp_enqueue_flags+0x1bc>)
 801a8a4:	f240 4265 	movw	r2, #1125	@ 0x465
 801a8a8:	490b      	ldr	r1, [pc, #44]	@ (801a8d8 <tcp_enqueue_flags+0x1d8>)
 801a8aa:	4806      	ldr	r0, [pc, #24]	@ (801a8c4 <tcp_enqueue_flags+0x1c4>)
 801a8ac:	f004 fac8 	bl	801ee40 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801a8b0:	2300      	movs	r3, #0
}
 801a8b2:	4618      	mov	r0, r3
 801a8b4:	3720      	adds	r7, #32
 801a8b6:	46bd      	mov	sp, r7
 801a8b8:	bd80      	pop	{r7, pc}
 801a8ba:	bf00      	nop
 801a8bc:	08021d98 	.word	0x08021d98
 801a8c0:	080221bc 	.word	0x080221bc
 801a8c4:	08021dec 	.word	0x08021dec
 801a8c8:	08022214 	.word	0x08022214
 801a8cc:	08022234 	.word	0x08022234
 801a8d0:	08022270 	.word	0x08022270
 801a8d4:	08022288 	.word	0x08022288
 801a8d8:	080222b4 	.word	0x080222b4

0801a8dc <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801a8dc:	b5b0      	push	{r4, r5, r7, lr}
 801a8de:	b08a      	sub	sp, #40	@ 0x28
 801a8e0:	af00      	add	r7, sp, #0
 801a8e2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801a8e4:	687b      	ldr	r3, [r7, #4]
 801a8e6:	2b00      	cmp	r3, #0
 801a8e8:	d106      	bne.n	801a8f8 <tcp_output+0x1c>
 801a8ea:	4b8a      	ldr	r3, [pc, #552]	@ (801ab14 <tcp_output+0x238>)
 801a8ec:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 801a8f0:	4989      	ldr	r1, [pc, #548]	@ (801ab18 <tcp_output+0x23c>)
 801a8f2:	488a      	ldr	r0, [pc, #552]	@ (801ab1c <tcp_output+0x240>)
 801a8f4:	f004 faa4 	bl	801ee40 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801a8f8:	687b      	ldr	r3, [r7, #4]
 801a8fa:	7d1b      	ldrb	r3, [r3, #20]
 801a8fc:	2b01      	cmp	r3, #1
 801a8fe:	d106      	bne.n	801a90e <tcp_output+0x32>
 801a900:	4b84      	ldr	r3, [pc, #528]	@ (801ab14 <tcp_output+0x238>)
 801a902:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801a906:	4986      	ldr	r1, [pc, #536]	@ (801ab20 <tcp_output+0x244>)
 801a908:	4884      	ldr	r0, [pc, #528]	@ (801ab1c <tcp_output+0x240>)
 801a90a:	f004 fa99 	bl	801ee40 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801a90e:	4b85      	ldr	r3, [pc, #532]	@ (801ab24 <tcp_output+0x248>)
 801a910:	681b      	ldr	r3, [r3, #0]
 801a912:	687a      	ldr	r2, [r7, #4]
 801a914:	429a      	cmp	r2, r3
 801a916:	d101      	bne.n	801a91c <tcp_output+0x40>
    return ERR_OK;
 801a918:	2300      	movs	r3, #0
 801a91a:	e1ce      	b.n	801acba <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801a91c:	687b      	ldr	r3, [r7, #4]
 801a91e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a928:	4293      	cmp	r3, r2
 801a92a:	bf28      	it	cs
 801a92c:	4613      	movcs	r3, r2
 801a92e:	b29b      	uxth	r3, r3
 801a930:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801a932:	687b      	ldr	r3, [r7, #4]
 801a934:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a936:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 801a938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a93a:	2b00      	cmp	r3, #0
 801a93c:	d10b      	bne.n	801a956 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801a93e:	687b      	ldr	r3, [r7, #4]
 801a940:	8b5b      	ldrh	r3, [r3, #26]
 801a942:	f003 0302 	and.w	r3, r3, #2
 801a946:	2b00      	cmp	r3, #0
 801a948:	f000 81aa 	beq.w	801aca0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801a94c:	6878      	ldr	r0, [r7, #4]
 801a94e:	f000 fdcb 	bl	801b4e8 <tcp_send_empty_ack>
 801a952:	4603      	mov	r3, r0
 801a954:	e1b1      	b.n	801acba <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801a956:	6879      	ldr	r1, [r7, #4]
 801a958:	687b      	ldr	r3, [r7, #4]
 801a95a:	3304      	adds	r3, #4
 801a95c:	461a      	mov	r2, r3
 801a95e:	6878      	ldr	r0, [r7, #4]
 801a960:	f7ff fc7e 	bl	801a260 <tcp_route>
 801a964:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801a966:	697b      	ldr	r3, [r7, #20]
 801a968:	2b00      	cmp	r3, #0
 801a96a:	d102      	bne.n	801a972 <tcp_output+0x96>
    return ERR_RTE;
 801a96c:	f06f 0303 	mvn.w	r3, #3
 801a970:	e1a3      	b.n	801acba <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801a972:	687b      	ldr	r3, [r7, #4]
 801a974:	2b00      	cmp	r3, #0
 801a976:	d003      	beq.n	801a980 <tcp_output+0xa4>
 801a978:	687b      	ldr	r3, [r7, #4]
 801a97a:	681b      	ldr	r3, [r3, #0]
 801a97c:	2b00      	cmp	r3, #0
 801a97e:	d111      	bne.n	801a9a4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801a980:	697b      	ldr	r3, [r7, #20]
 801a982:	2b00      	cmp	r3, #0
 801a984:	d002      	beq.n	801a98c <tcp_output+0xb0>
 801a986:	697b      	ldr	r3, [r7, #20]
 801a988:	3304      	adds	r3, #4
 801a98a:	e000      	b.n	801a98e <tcp_output+0xb2>
 801a98c:	2300      	movs	r3, #0
 801a98e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801a990:	693b      	ldr	r3, [r7, #16]
 801a992:	2b00      	cmp	r3, #0
 801a994:	d102      	bne.n	801a99c <tcp_output+0xc0>
      return ERR_RTE;
 801a996:	f06f 0303 	mvn.w	r3, #3
 801a99a:	e18e      	b.n	801acba <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801a99c:	693b      	ldr	r3, [r7, #16]
 801a99e:	681a      	ldr	r2, [r3, #0]
 801a9a0:	687b      	ldr	r3, [r7, #4]
 801a9a2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801a9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a9a6:	68db      	ldr	r3, [r3, #12]
 801a9a8:	685b      	ldr	r3, [r3, #4]
 801a9aa:	4618      	mov	r0, r3
 801a9ac:	f7f9 fe9c 	bl	80146e8 <lwip_htonl>
 801a9b0:	4602      	mov	r2, r0
 801a9b2:	687b      	ldr	r3, [r7, #4]
 801a9b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801a9b6:	1ad3      	subs	r3, r2, r3
 801a9b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a9ba:	8912      	ldrh	r2, [r2, #8]
 801a9bc:	4413      	add	r3, r2
 801a9be:	69ba      	ldr	r2, [r7, #24]
 801a9c0:	429a      	cmp	r2, r3
 801a9c2:	d227      	bcs.n	801aa14 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801a9c4:	687b      	ldr	r3, [r7, #4]
 801a9c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801a9ca:	461a      	mov	r2, r3
 801a9cc:	69bb      	ldr	r3, [r7, #24]
 801a9ce:	4293      	cmp	r3, r2
 801a9d0:	d114      	bne.n	801a9fc <tcp_output+0x120>
 801a9d2:	687b      	ldr	r3, [r7, #4]
 801a9d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a9d6:	2b00      	cmp	r3, #0
 801a9d8:	d110      	bne.n	801a9fc <tcp_output+0x120>
 801a9da:	687b      	ldr	r3, [r7, #4]
 801a9dc:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801a9e0:	2b00      	cmp	r3, #0
 801a9e2:	d10b      	bne.n	801a9fc <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801a9e4:	687b      	ldr	r3, [r7, #4]
 801a9e6:	2200      	movs	r2, #0
 801a9e8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 801a9ec:	687b      	ldr	r3, [r7, #4]
 801a9ee:	2201      	movs	r2, #1
 801a9f0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801a9f4:	687b      	ldr	r3, [r7, #4]
 801a9f6:	2200      	movs	r2, #0
 801a9f8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801a9fc:	687b      	ldr	r3, [r7, #4]
 801a9fe:	8b5b      	ldrh	r3, [r3, #26]
 801aa00:	f003 0302 	and.w	r3, r3, #2
 801aa04:	2b00      	cmp	r3, #0
 801aa06:	f000 814d 	beq.w	801aca4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801aa0a:	6878      	ldr	r0, [r7, #4]
 801aa0c:	f000 fd6c 	bl	801b4e8 <tcp_send_empty_ack>
 801aa10:	4603      	mov	r3, r0
 801aa12:	e152      	b.n	801acba <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801aa14:	687b      	ldr	r3, [r7, #4]
 801aa16:	2200      	movs	r2, #0
 801aa18:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801aa1c:	687b      	ldr	r3, [r7, #4]
 801aa1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801aa20:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801aa22:	6a3b      	ldr	r3, [r7, #32]
 801aa24:	2b00      	cmp	r3, #0
 801aa26:	f000 811c 	beq.w	801ac62 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801aa2a:	e002      	b.n	801aa32 <tcp_output+0x156>
 801aa2c:	6a3b      	ldr	r3, [r7, #32]
 801aa2e:	681b      	ldr	r3, [r3, #0]
 801aa30:	623b      	str	r3, [r7, #32]
 801aa32:	6a3b      	ldr	r3, [r7, #32]
 801aa34:	681b      	ldr	r3, [r3, #0]
 801aa36:	2b00      	cmp	r3, #0
 801aa38:	d1f8      	bne.n	801aa2c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801aa3a:	e112      	b.n	801ac62 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801aa3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aa3e:	68db      	ldr	r3, [r3, #12]
 801aa40:	899b      	ldrh	r3, [r3, #12]
 801aa42:	b29b      	uxth	r3, r3
 801aa44:	4618      	mov	r0, r3
 801aa46:	f7f9 fe39 	bl	80146bc <lwip_htons>
 801aa4a:	4603      	mov	r3, r0
 801aa4c:	b2db      	uxtb	r3, r3
 801aa4e:	f003 0304 	and.w	r3, r3, #4
 801aa52:	2b00      	cmp	r3, #0
 801aa54:	d006      	beq.n	801aa64 <tcp_output+0x188>
 801aa56:	4b2f      	ldr	r3, [pc, #188]	@ (801ab14 <tcp_output+0x238>)
 801aa58:	f240 5236 	movw	r2, #1334	@ 0x536
 801aa5c:	4932      	ldr	r1, [pc, #200]	@ (801ab28 <tcp_output+0x24c>)
 801aa5e:	482f      	ldr	r0, [pc, #188]	@ (801ab1c <tcp_output+0x240>)
 801aa60:	f004 f9ee 	bl	801ee40 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801aa64:	687b      	ldr	r3, [r7, #4]
 801aa66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801aa68:	2b00      	cmp	r3, #0
 801aa6a:	d01f      	beq.n	801aaac <tcp_output+0x1d0>
 801aa6c:	687b      	ldr	r3, [r7, #4]
 801aa6e:	8b5b      	ldrh	r3, [r3, #26]
 801aa70:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801aa74:	2b00      	cmp	r3, #0
 801aa76:	d119      	bne.n	801aaac <tcp_output+0x1d0>
 801aa78:	687b      	ldr	r3, [r7, #4]
 801aa7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801aa7c:	2b00      	cmp	r3, #0
 801aa7e:	d00b      	beq.n	801aa98 <tcp_output+0x1bc>
 801aa80:	687b      	ldr	r3, [r7, #4]
 801aa82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801aa84:	681b      	ldr	r3, [r3, #0]
 801aa86:	2b00      	cmp	r3, #0
 801aa88:	d110      	bne.n	801aaac <tcp_output+0x1d0>
 801aa8a:	687b      	ldr	r3, [r7, #4]
 801aa8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801aa8e:	891a      	ldrh	r2, [r3, #8]
 801aa90:	687b      	ldr	r3, [r7, #4]
 801aa92:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801aa94:	429a      	cmp	r2, r3
 801aa96:	d209      	bcs.n	801aaac <tcp_output+0x1d0>
 801aa98:	687b      	ldr	r3, [r7, #4]
 801aa9a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801aa9e:	2b00      	cmp	r3, #0
 801aaa0:	d004      	beq.n	801aaac <tcp_output+0x1d0>
 801aaa2:	687b      	ldr	r3, [r7, #4]
 801aaa4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801aaa8:	2b08      	cmp	r3, #8
 801aaaa:	d901      	bls.n	801aab0 <tcp_output+0x1d4>
 801aaac:	2301      	movs	r3, #1
 801aaae:	e000      	b.n	801aab2 <tcp_output+0x1d6>
 801aab0:	2300      	movs	r3, #0
 801aab2:	2b00      	cmp	r3, #0
 801aab4:	d106      	bne.n	801aac4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801aab6:	687b      	ldr	r3, [r7, #4]
 801aab8:	8b5b      	ldrh	r3, [r3, #26]
 801aaba:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801aabe:	2b00      	cmp	r3, #0
 801aac0:	f000 80e4 	beq.w	801ac8c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801aac4:	687b      	ldr	r3, [r7, #4]
 801aac6:	7d1b      	ldrb	r3, [r3, #20]
 801aac8:	2b02      	cmp	r3, #2
 801aaca:	d00d      	beq.n	801aae8 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801aacc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aace:	68db      	ldr	r3, [r3, #12]
 801aad0:	899b      	ldrh	r3, [r3, #12]
 801aad2:	b29c      	uxth	r4, r3
 801aad4:	2010      	movs	r0, #16
 801aad6:	f7f9 fdf1 	bl	80146bc <lwip_htons>
 801aada:	4603      	mov	r3, r0
 801aadc:	461a      	mov	r2, r3
 801aade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aae0:	68db      	ldr	r3, [r3, #12]
 801aae2:	4322      	orrs	r2, r4
 801aae4:	b292      	uxth	r2, r2
 801aae6:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801aae8:	697a      	ldr	r2, [r7, #20]
 801aaea:	6879      	ldr	r1, [r7, #4]
 801aaec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801aaee:	f000 f909 	bl	801ad04 <tcp_output_segment>
 801aaf2:	4603      	mov	r3, r0
 801aaf4:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801aaf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aafa:	2b00      	cmp	r3, #0
 801aafc:	d016      	beq.n	801ab2c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801aafe:	687b      	ldr	r3, [r7, #4]
 801ab00:	8b5b      	ldrh	r3, [r3, #26]
 801ab02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ab06:	b29a      	uxth	r2, r3
 801ab08:	687b      	ldr	r3, [r7, #4]
 801ab0a:	835a      	strh	r2, [r3, #26]
      return err;
 801ab0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ab10:	e0d3      	b.n	801acba <tcp_output+0x3de>
 801ab12:	bf00      	nop
 801ab14:	08021d98 	.word	0x08021d98
 801ab18:	080222dc 	.word	0x080222dc
 801ab1c:	08021dec 	.word	0x08021dec
 801ab20:	080222f4 	.word	0x080222f4
 801ab24:	20013198 	.word	0x20013198
 801ab28:	0802231c 	.word	0x0802231c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801ab2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab2e:	681a      	ldr	r2, [r3, #0]
 801ab30:	687b      	ldr	r3, [r7, #4]
 801ab32:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801ab34:	687b      	ldr	r3, [r7, #4]
 801ab36:	7d1b      	ldrb	r3, [r3, #20]
 801ab38:	2b02      	cmp	r3, #2
 801ab3a:	d006      	beq.n	801ab4a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801ab3c:	687b      	ldr	r3, [r7, #4]
 801ab3e:	8b5b      	ldrh	r3, [r3, #26]
 801ab40:	f023 0303 	bic.w	r3, r3, #3
 801ab44:	b29a      	uxth	r2, r3
 801ab46:	687b      	ldr	r3, [r7, #4]
 801ab48:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801ab4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab4c:	68db      	ldr	r3, [r3, #12]
 801ab4e:	685b      	ldr	r3, [r3, #4]
 801ab50:	4618      	mov	r0, r3
 801ab52:	f7f9 fdc9 	bl	80146e8 <lwip_htonl>
 801ab56:	4604      	mov	r4, r0
 801ab58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab5a:	891b      	ldrh	r3, [r3, #8]
 801ab5c:	461d      	mov	r5, r3
 801ab5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab60:	68db      	ldr	r3, [r3, #12]
 801ab62:	899b      	ldrh	r3, [r3, #12]
 801ab64:	b29b      	uxth	r3, r3
 801ab66:	4618      	mov	r0, r3
 801ab68:	f7f9 fda8 	bl	80146bc <lwip_htons>
 801ab6c:	4603      	mov	r3, r0
 801ab6e:	b2db      	uxtb	r3, r3
 801ab70:	f003 0303 	and.w	r3, r3, #3
 801ab74:	2b00      	cmp	r3, #0
 801ab76:	d001      	beq.n	801ab7c <tcp_output+0x2a0>
 801ab78:	2301      	movs	r3, #1
 801ab7a:	e000      	b.n	801ab7e <tcp_output+0x2a2>
 801ab7c:	2300      	movs	r3, #0
 801ab7e:	442b      	add	r3, r5
 801ab80:	4423      	add	r3, r4
 801ab82:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801ab84:	687b      	ldr	r3, [r7, #4]
 801ab86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801ab88:	68bb      	ldr	r3, [r7, #8]
 801ab8a:	1ad3      	subs	r3, r2, r3
 801ab8c:	2b00      	cmp	r3, #0
 801ab8e:	da02      	bge.n	801ab96 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801ab90:	687b      	ldr	r3, [r7, #4]
 801ab92:	68ba      	ldr	r2, [r7, #8]
 801ab94:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801ab96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab98:	891b      	ldrh	r3, [r3, #8]
 801ab9a:	461c      	mov	r4, r3
 801ab9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ab9e:	68db      	ldr	r3, [r3, #12]
 801aba0:	899b      	ldrh	r3, [r3, #12]
 801aba2:	b29b      	uxth	r3, r3
 801aba4:	4618      	mov	r0, r3
 801aba6:	f7f9 fd89 	bl	80146bc <lwip_htons>
 801abaa:	4603      	mov	r3, r0
 801abac:	b2db      	uxtb	r3, r3
 801abae:	f003 0303 	and.w	r3, r3, #3
 801abb2:	2b00      	cmp	r3, #0
 801abb4:	d001      	beq.n	801abba <tcp_output+0x2de>
 801abb6:	2301      	movs	r3, #1
 801abb8:	e000      	b.n	801abbc <tcp_output+0x2e0>
 801abba:	2300      	movs	r3, #0
 801abbc:	4423      	add	r3, r4
 801abbe:	2b00      	cmp	r3, #0
 801abc0:	d049      	beq.n	801ac56 <tcp_output+0x37a>
      seg->next = NULL;
 801abc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abc4:	2200      	movs	r2, #0
 801abc6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801abc8:	687b      	ldr	r3, [r7, #4]
 801abca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801abcc:	2b00      	cmp	r3, #0
 801abce:	d105      	bne.n	801abdc <tcp_output+0x300>
        pcb->unacked = seg;
 801abd0:	687b      	ldr	r3, [r7, #4]
 801abd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801abd4:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801abd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abd8:	623b      	str	r3, [r7, #32]
 801abda:	e03f      	b.n	801ac5c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801abdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801abde:	68db      	ldr	r3, [r3, #12]
 801abe0:	685b      	ldr	r3, [r3, #4]
 801abe2:	4618      	mov	r0, r3
 801abe4:	f7f9 fd80 	bl	80146e8 <lwip_htonl>
 801abe8:	4604      	mov	r4, r0
 801abea:	6a3b      	ldr	r3, [r7, #32]
 801abec:	68db      	ldr	r3, [r3, #12]
 801abee:	685b      	ldr	r3, [r3, #4]
 801abf0:	4618      	mov	r0, r3
 801abf2:	f7f9 fd79 	bl	80146e8 <lwip_htonl>
 801abf6:	4603      	mov	r3, r0
 801abf8:	1ae3      	subs	r3, r4, r3
 801abfa:	2b00      	cmp	r3, #0
 801abfc:	da24      	bge.n	801ac48 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801abfe:	687b      	ldr	r3, [r7, #4]
 801ac00:	3370      	adds	r3, #112	@ 0x70
 801ac02:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801ac04:	e002      	b.n	801ac0c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801ac06:	69fb      	ldr	r3, [r7, #28]
 801ac08:	681b      	ldr	r3, [r3, #0]
 801ac0a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801ac0c:	69fb      	ldr	r3, [r7, #28]
 801ac0e:	681b      	ldr	r3, [r3, #0]
 801ac10:	2b00      	cmp	r3, #0
 801ac12:	d011      	beq.n	801ac38 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801ac14:	69fb      	ldr	r3, [r7, #28]
 801ac16:	681b      	ldr	r3, [r3, #0]
 801ac18:	68db      	ldr	r3, [r3, #12]
 801ac1a:	685b      	ldr	r3, [r3, #4]
 801ac1c:	4618      	mov	r0, r3
 801ac1e:	f7f9 fd63 	bl	80146e8 <lwip_htonl>
 801ac22:	4604      	mov	r4, r0
 801ac24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac26:	68db      	ldr	r3, [r3, #12]
 801ac28:	685b      	ldr	r3, [r3, #4]
 801ac2a:	4618      	mov	r0, r3
 801ac2c:	f7f9 fd5c 	bl	80146e8 <lwip_htonl>
 801ac30:	4603      	mov	r3, r0
 801ac32:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801ac34:	2b00      	cmp	r3, #0
 801ac36:	dbe6      	blt.n	801ac06 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801ac38:	69fb      	ldr	r3, [r7, #28]
 801ac3a:	681a      	ldr	r2, [r3, #0]
 801ac3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac3e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801ac40:	69fb      	ldr	r3, [r7, #28]
 801ac42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ac44:	601a      	str	r2, [r3, #0]
 801ac46:	e009      	b.n	801ac5c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801ac48:	6a3b      	ldr	r3, [r7, #32]
 801ac4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ac4c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801ac4e:	6a3b      	ldr	r3, [r7, #32]
 801ac50:	681b      	ldr	r3, [r3, #0]
 801ac52:	623b      	str	r3, [r7, #32]
 801ac54:	e002      	b.n	801ac5c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801ac56:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ac58:	f7fc fc45 	bl	80174e6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801ac5c:	687b      	ldr	r3, [r7, #4]
 801ac5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801ac60:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801ac62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac64:	2b00      	cmp	r3, #0
 801ac66:	d012      	beq.n	801ac8e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801ac68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ac6a:	68db      	ldr	r3, [r3, #12]
 801ac6c:	685b      	ldr	r3, [r3, #4]
 801ac6e:	4618      	mov	r0, r3
 801ac70:	f7f9 fd3a 	bl	80146e8 <lwip_htonl>
 801ac74:	4602      	mov	r2, r0
 801ac76:	687b      	ldr	r3, [r7, #4]
 801ac78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ac7a:	1ad3      	subs	r3, r2, r3
 801ac7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ac7e:	8912      	ldrh	r2, [r2, #8]
 801ac80:	4413      	add	r3, r2
  while (seg != NULL &&
 801ac82:	69ba      	ldr	r2, [r7, #24]
 801ac84:	429a      	cmp	r2, r3
 801ac86:	f4bf aed9 	bcs.w	801aa3c <tcp_output+0x160>
 801ac8a:	e000      	b.n	801ac8e <tcp_output+0x3b2>
      break;
 801ac8c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801ac8e:	687b      	ldr	r3, [r7, #4]
 801ac90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801ac92:	2b00      	cmp	r3, #0
 801ac94:	d108      	bne.n	801aca8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801ac96:	687b      	ldr	r3, [r7, #4]
 801ac98:	2200      	movs	r2, #0
 801ac9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801ac9e:	e004      	b.n	801acaa <tcp_output+0x3ce>
    goto output_done;
 801aca0:	bf00      	nop
 801aca2:	e002      	b.n	801acaa <tcp_output+0x3ce>
    goto output_done;
 801aca4:	bf00      	nop
 801aca6:	e000      	b.n	801acaa <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801aca8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801acaa:	687b      	ldr	r3, [r7, #4]
 801acac:	8b5b      	ldrh	r3, [r3, #26]
 801acae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801acb2:	b29a      	uxth	r2, r3
 801acb4:	687b      	ldr	r3, [r7, #4]
 801acb6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801acb8:	2300      	movs	r3, #0
}
 801acba:	4618      	mov	r0, r3
 801acbc:	3728      	adds	r7, #40	@ 0x28
 801acbe:	46bd      	mov	sp, r7
 801acc0:	bdb0      	pop	{r4, r5, r7, pc}
 801acc2:	bf00      	nop

0801acc4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801acc4:	b580      	push	{r7, lr}
 801acc6:	b082      	sub	sp, #8
 801acc8:	af00      	add	r7, sp, #0
 801acca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801accc:	687b      	ldr	r3, [r7, #4]
 801acce:	2b00      	cmp	r3, #0
 801acd0:	d106      	bne.n	801ace0 <tcp_output_segment_busy+0x1c>
 801acd2:	4b09      	ldr	r3, [pc, #36]	@ (801acf8 <tcp_output_segment_busy+0x34>)
 801acd4:	f240 529a 	movw	r2, #1434	@ 0x59a
 801acd8:	4908      	ldr	r1, [pc, #32]	@ (801acfc <tcp_output_segment_busy+0x38>)
 801acda:	4809      	ldr	r0, [pc, #36]	@ (801ad00 <tcp_output_segment_busy+0x3c>)
 801acdc:	f004 f8b0 	bl	801ee40 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801ace0:	687b      	ldr	r3, [r7, #4]
 801ace2:	685b      	ldr	r3, [r3, #4]
 801ace4:	7b9b      	ldrb	r3, [r3, #14]
 801ace6:	2b01      	cmp	r3, #1
 801ace8:	d001      	beq.n	801acee <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801acea:	2301      	movs	r3, #1
 801acec:	e000      	b.n	801acf0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801acee:	2300      	movs	r3, #0
}
 801acf0:	4618      	mov	r0, r3
 801acf2:	3708      	adds	r7, #8
 801acf4:	46bd      	mov	sp, r7
 801acf6:	bd80      	pop	{r7, pc}
 801acf8:	08021d98 	.word	0x08021d98
 801acfc:	08022334 	.word	0x08022334
 801ad00:	08021dec 	.word	0x08021dec

0801ad04 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801ad04:	b5b0      	push	{r4, r5, r7, lr}
 801ad06:	b08c      	sub	sp, #48	@ 0x30
 801ad08:	af04      	add	r7, sp, #16
 801ad0a:	60f8      	str	r0, [r7, #12]
 801ad0c:	60b9      	str	r1, [r7, #8]
 801ad0e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801ad10:	68fb      	ldr	r3, [r7, #12]
 801ad12:	2b00      	cmp	r3, #0
 801ad14:	d106      	bne.n	801ad24 <tcp_output_segment+0x20>
 801ad16:	4b64      	ldr	r3, [pc, #400]	@ (801aea8 <tcp_output_segment+0x1a4>)
 801ad18:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801ad1c:	4963      	ldr	r1, [pc, #396]	@ (801aeac <tcp_output_segment+0x1a8>)
 801ad1e:	4864      	ldr	r0, [pc, #400]	@ (801aeb0 <tcp_output_segment+0x1ac>)
 801ad20:	f004 f88e 	bl	801ee40 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801ad24:	68bb      	ldr	r3, [r7, #8]
 801ad26:	2b00      	cmp	r3, #0
 801ad28:	d106      	bne.n	801ad38 <tcp_output_segment+0x34>
 801ad2a:	4b5f      	ldr	r3, [pc, #380]	@ (801aea8 <tcp_output_segment+0x1a4>)
 801ad2c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801ad30:	4960      	ldr	r1, [pc, #384]	@ (801aeb4 <tcp_output_segment+0x1b0>)
 801ad32:	485f      	ldr	r0, [pc, #380]	@ (801aeb0 <tcp_output_segment+0x1ac>)
 801ad34:	f004 f884 	bl	801ee40 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801ad38:	687b      	ldr	r3, [r7, #4]
 801ad3a:	2b00      	cmp	r3, #0
 801ad3c:	d106      	bne.n	801ad4c <tcp_output_segment+0x48>
 801ad3e:	4b5a      	ldr	r3, [pc, #360]	@ (801aea8 <tcp_output_segment+0x1a4>)
 801ad40:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801ad44:	495c      	ldr	r1, [pc, #368]	@ (801aeb8 <tcp_output_segment+0x1b4>)
 801ad46:	485a      	ldr	r0, [pc, #360]	@ (801aeb0 <tcp_output_segment+0x1ac>)
 801ad48:	f004 f87a 	bl	801ee40 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801ad4c:	68f8      	ldr	r0, [r7, #12]
 801ad4e:	f7ff ffb9 	bl	801acc4 <tcp_output_segment_busy>
 801ad52:	4603      	mov	r3, r0
 801ad54:	2b00      	cmp	r3, #0
 801ad56:	d001      	beq.n	801ad5c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801ad58:	2300      	movs	r3, #0
 801ad5a:	e0a1      	b.n	801aea0 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801ad5c:	68bb      	ldr	r3, [r7, #8]
 801ad5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801ad60:	68fb      	ldr	r3, [r7, #12]
 801ad62:	68dc      	ldr	r4, [r3, #12]
 801ad64:	4610      	mov	r0, r2
 801ad66:	f7f9 fcbf 	bl	80146e8 <lwip_htonl>
 801ad6a:	4603      	mov	r3, r0
 801ad6c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801ad6e:	68bb      	ldr	r3, [r7, #8]
 801ad70:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801ad72:	68fb      	ldr	r3, [r7, #12]
 801ad74:	68dc      	ldr	r4, [r3, #12]
 801ad76:	4610      	mov	r0, r2
 801ad78:	f7f9 fca0 	bl	80146bc <lwip_htons>
 801ad7c:	4603      	mov	r3, r0
 801ad7e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801ad80:	68bb      	ldr	r3, [r7, #8]
 801ad82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ad84:	68ba      	ldr	r2, [r7, #8]
 801ad86:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801ad88:	441a      	add	r2, r3
 801ad8a:	68bb      	ldr	r3, [r7, #8]
 801ad8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801ad8e:	68fb      	ldr	r3, [r7, #12]
 801ad90:	68db      	ldr	r3, [r3, #12]
 801ad92:	3314      	adds	r3, #20
 801ad94:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801ad96:	68fb      	ldr	r3, [r7, #12]
 801ad98:	7a9b      	ldrb	r3, [r3, #10]
 801ad9a:	f003 0301 	and.w	r3, r3, #1
 801ad9e:	2b00      	cmp	r3, #0
 801ada0:	d015      	beq.n	801adce <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801ada2:	68bb      	ldr	r3, [r7, #8]
 801ada4:	3304      	adds	r3, #4
 801ada6:	461a      	mov	r2, r3
 801ada8:	6879      	ldr	r1, [r7, #4]
 801adaa:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801adae:	f7fc fe91 	bl	8017ad4 <tcp_eff_send_mss_netif>
 801adb2:	4603      	mov	r3, r0
 801adb4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801adb6:	8b7b      	ldrh	r3, [r7, #26]
 801adb8:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801adbc:	4618      	mov	r0, r3
 801adbe:	f7f9 fc93 	bl	80146e8 <lwip_htonl>
 801adc2:	4602      	mov	r2, r0
 801adc4:	69fb      	ldr	r3, [r7, #28]
 801adc6:	601a      	str	r2, [r3, #0]
    opts += 1;
 801adc8:	69fb      	ldr	r3, [r7, #28]
 801adca:	3304      	adds	r3, #4
 801adcc:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801adce:	68bb      	ldr	r3, [r7, #8]
 801add0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801add4:	2b00      	cmp	r3, #0
 801add6:	da02      	bge.n	801adde <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801add8:	68bb      	ldr	r3, [r7, #8]
 801adda:	2200      	movs	r2, #0
 801addc:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801adde:	68bb      	ldr	r3, [r7, #8]
 801ade0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801ade2:	2b00      	cmp	r3, #0
 801ade4:	d10c      	bne.n	801ae00 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801ade6:	4b35      	ldr	r3, [pc, #212]	@ (801aebc <tcp_output_segment+0x1b8>)
 801ade8:	681a      	ldr	r2, [r3, #0]
 801adea:	68bb      	ldr	r3, [r7, #8]
 801adec:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801adee:	68fb      	ldr	r3, [r7, #12]
 801adf0:	68db      	ldr	r3, [r3, #12]
 801adf2:	685b      	ldr	r3, [r3, #4]
 801adf4:	4618      	mov	r0, r3
 801adf6:	f7f9 fc77 	bl	80146e8 <lwip_htonl>
 801adfa:	4602      	mov	r2, r0
 801adfc:	68bb      	ldr	r3, [r7, #8]
 801adfe:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801ae00:	68fb      	ldr	r3, [r7, #12]
 801ae02:	68da      	ldr	r2, [r3, #12]
 801ae04:	68fb      	ldr	r3, [r7, #12]
 801ae06:	685b      	ldr	r3, [r3, #4]
 801ae08:	685b      	ldr	r3, [r3, #4]
 801ae0a:	1ad3      	subs	r3, r2, r3
 801ae0c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801ae0e:	68fb      	ldr	r3, [r7, #12]
 801ae10:	685b      	ldr	r3, [r3, #4]
 801ae12:	8959      	ldrh	r1, [r3, #10]
 801ae14:	68fb      	ldr	r3, [r7, #12]
 801ae16:	685b      	ldr	r3, [r3, #4]
 801ae18:	8b3a      	ldrh	r2, [r7, #24]
 801ae1a:	1a8a      	subs	r2, r1, r2
 801ae1c:	b292      	uxth	r2, r2
 801ae1e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801ae20:	68fb      	ldr	r3, [r7, #12]
 801ae22:	685b      	ldr	r3, [r3, #4]
 801ae24:	8919      	ldrh	r1, [r3, #8]
 801ae26:	68fb      	ldr	r3, [r7, #12]
 801ae28:	685b      	ldr	r3, [r3, #4]
 801ae2a:	8b3a      	ldrh	r2, [r7, #24]
 801ae2c:	1a8a      	subs	r2, r1, r2
 801ae2e:	b292      	uxth	r2, r2
 801ae30:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801ae32:	68fb      	ldr	r3, [r7, #12]
 801ae34:	685b      	ldr	r3, [r3, #4]
 801ae36:	68fa      	ldr	r2, [r7, #12]
 801ae38:	68d2      	ldr	r2, [r2, #12]
 801ae3a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801ae3c:	68fb      	ldr	r3, [r7, #12]
 801ae3e:	68db      	ldr	r3, [r3, #12]
 801ae40:	2200      	movs	r2, #0
 801ae42:	741a      	strb	r2, [r3, #16]
 801ae44:	2200      	movs	r2, #0
 801ae46:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801ae48:	68fb      	ldr	r3, [r7, #12]
 801ae4a:	68da      	ldr	r2, [r3, #12]
 801ae4c:	68fb      	ldr	r3, [r7, #12]
 801ae4e:	7a9b      	ldrb	r3, [r3, #10]
 801ae50:	f003 0301 	and.w	r3, r3, #1
 801ae54:	2b00      	cmp	r3, #0
 801ae56:	d001      	beq.n	801ae5c <tcp_output_segment+0x158>
 801ae58:	2318      	movs	r3, #24
 801ae5a:	e000      	b.n	801ae5e <tcp_output_segment+0x15a>
 801ae5c:	2314      	movs	r3, #20
 801ae5e:	4413      	add	r3, r2
 801ae60:	69fa      	ldr	r2, [r7, #28]
 801ae62:	429a      	cmp	r2, r3
 801ae64:	d006      	beq.n	801ae74 <tcp_output_segment+0x170>
 801ae66:	4b10      	ldr	r3, [pc, #64]	@ (801aea8 <tcp_output_segment+0x1a4>)
 801ae68:	f240 621c 	movw	r2, #1564	@ 0x61c
 801ae6c:	4914      	ldr	r1, [pc, #80]	@ (801aec0 <tcp_output_segment+0x1bc>)
 801ae6e:	4810      	ldr	r0, [pc, #64]	@ (801aeb0 <tcp_output_segment+0x1ac>)
 801ae70:	f003 ffe6 	bl	801ee40 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801ae74:	68fb      	ldr	r3, [r7, #12]
 801ae76:	6858      	ldr	r0, [r3, #4]
 801ae78:	68b9      	ldr	r1, [r7, #8]
 801ae7a:	68bb      	ldr	r3, [r7, #8]
 801ae7c:	1d1c      	adds	r4, r3, #4
 801ae7e:	68bb      	ldr	r3, [r7, #8]
 801ae80:	7add      	ldrb	r5, [r3, #11]
 801ae82:	68bb      	ldr	r3, [r7, #8]
 801ae84:	7a9b      	ldrb	r3, [r3, #10]
 801ae86:	687a      	ldr	r2, [r7, #4]
 801ae88:	9202      	str	r2, [sp, #8]
 801ae8a:	2206      	movs	r2, #6
 801ae8c:	9201      	str	r2, [sp, #4]
 801ae8e:	9300      	str	r3, [sp, #0]
 801ae90:	462b      	mov	r3, r5
 801ae92:	4622      	mov	r2, r4
 801ae94:	f002 fdb4 	bl	801da00 <ip4_output_if>
 801ae98:	4603      	mov	r3, r0
 801ae9a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801ae9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801aea0:	4618      	mov	r0, r3
 801aea2:	3720      	adds	r7, #32
 801aea4:	46bd      	mov	sp, r7
 801aea6:	bdb0      	pop	{r4, r5, r7, pc}
 801aea8:	08021d98 	.word	0x08021d98
 801aeac:	0802235c 	.word	0x0802235c
 801aeb0:	08021dec 	.word	0x08021dec
 801aeb4:	0802237c 	.word	0x0802237c
 801aeb8:	0802239c 	.word	0x0802239c
 801aebc:	2001314c 	.word	0x2001314c
 801aec0:	080223c0 	.word	0x080223c0

0801aec4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801aec4:	b5b0      	push	{r4, r5, r7, lr}
 801aec6:	b084      	sub	sp, #16
 801aec8:	af00      	add	r7, sp, #0
 801aeca:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801aecc:	687b      	ldr	r3, [r7, #4]
 801aece:	2b00      	cmp	r3, #0
 801aed0:	d106      	bne.n	801aee0 <tcp_rexmit_rto_prepare+0x1c>
 801aed2:	4b31      	ldr	r3, [pc, #196]	@ (801af98 <tcp_rexmit_rto_prepare+0xd4>)
 801aed4:	f240 6263 	movw	r2, #1635	@ 0x663
 801aed8:	4930      	ldr	r1, [pc, #192]	@ (801af9c <tcp_rexmit_rto_prepare+0xd8>)
 801aeda:	4831      	ldr	r0, [pc, #196]	@ (801afa0 <tcp_rexmit_rto_prepare+0xdc>)
 801aedc:	f003 ffb0 	bl	801ee40 <iprintf>

  if (pcb->unacked == NULL) {
 801aee0:	687b      	ldr	r3, [r7, #4]
 801aee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801aee4:	2b00      	cmp	r3, #0
 801aee6:	d102      	bne.n	801aeee <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801aee8:	f06f 0305 	mvn.w	r3, #5
 801aeec:	e050      	b.n	801af90 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801aeee:	687b      	ldr	r3, [r7, #4]
 801aef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801aef2:	60fb      	str	r3, [r7, #12]
 801aef4:	e00b      	b.n	801af0e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801aef6:	68f8      	ldr	r0, [r7, #12]
 801aef8:	f7ff fee4 	bl	801acc4 <tcp_output_segment_busy>
 801aefc:	4603      	mov	r3, r0
 801aefe:	2b00      	cmp	r3, #0
 801af00:	d002      	beq.n	801af08 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801af02:	f06f 0305 	mvn.w	r3, #5
 801af06:	e043      	b.n	801af90 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801af08:	68fb      	ldr	r3, [r7, #12]
 801af0a:	681b      	ldr	r3, [r3, #0]
 801af0c:	60fb      	str	r3, [r7, #12]
 801af0e:	68fb      	ldr	r3, [r7, #12]
 801af10:	681b      	ldr	r3, [r3, #0]
 801af12:	2b00      	cmp	r3, #0
 801af14:	d1ef      	bne.n	801aef6 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801af16:	68f8      	ldr	r0, [r7, #12]
 801af18:	f7ff fed4 	bl	801acc4 <tcp_output_segment_busy>
 801af1c:	4603      	mov	r3, r0
 801af1e:	2b00      	cmp	r3, #0
 801af20:	d002      	beq.n	801af28 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801af22:	f06f 0305 	mvn.w	r3, #5
 801af26:	e033      	b.n	801af90 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801af28:	687b      	ldr	r3, [r7, #4]
 801af2a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801af2c:	68fb      	ldr	r3, [r7, #12]
 801af2e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801af30:	687b      	ldr	r3, [r7, #4]
 801af32:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801af34:	687b      	ldr	r3, [r7, #4]
 801af36:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801af38:	687b      	ldr	r3, [r7, #4]
 801af3a:	2200      	movs	r2, #0
 801af3c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801af3e:	687b      	ldr	r3, [r7, #4]
 801af40:	8b5b      	ldrh	r3, [r3, #26]
 801af42:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801af46:	b29a      	uxth	r2, r3
 801af48:	687b      	ldr	r3, [r7, #4]
 801af4a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801af4c:	68fb      	ldr	r3, [r7, #12]
 801af4e:	68db      	ldr	r3, [r3, #12]
 801af50:	685b      	ldr	r3, [r3, #4]
 801af52:	4618      	mov	r0, r3
 801af54:	f7f9 fbc8 	bl	80146e8 <lwip_htonl>
 801af58:	4604      	mov	r4, r0
 801af5a:	68fb      	ldr	r3, [r7, #12]
 801af5c:	891b      	ldrh	r3, [r3, #8]
 801af5e:	461d      	mov	r5, r3
 801af60:	68fb      	ldr	r3, [r7, #12]
 801af62:	68db      	ldr	r3, [r3, #12]
 801af64:	899b      	ldrh	r3, [r3, #12]
 801af66:	b29b      	uxth	r3, r3
 801af68:	4618      	mov	r0, r3
 801af6a:	f7f9 fba7 	bl	80146bc <lwip_htons>
 801af6e:	4603      	mov	r3, r0
 801af70:	b2db      	uxtb	r3, r3
 801af72:	f003 0303 	and.w	r3, r3, #3
 801af76:	2b00      	cmp	r3, #0
 801af78:	d001      	beq.n	801af7e <tcp_rexmit_rto_prepare+0xba>
 801af7a:	2301      	movs	r3, #1
 801af7c:	e000      	b.n	801af80 <tcp_rexmit_rto_prepare+0xbc>
 801af7e:	2300      	movs	r3, #0
 801af80:	442b      	add	r3, r5
 801af82:	18e2      	adds	r2, r4, r3
 801af84:	687b      	ldr	r3, [r7, #4]
 801af86:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801af88:	687b      	ldr	r3, [r7, #4]
 801af8a:	2200      	movs	r2, #0
 801af8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801af8e:	2300      	movs	r3, #0
}
 801af90:	4618      	mov	r0, r3
 801af92:	3710      	adds	r7, #16
 801af94:	46bd      	mov	sp, r7
 801af96:	bdb0      	pop	{r4, r5, r7, pc}
 801af98:	08021d98 	.word	0x08021d98
 801af9c:	080223d4 	.word	0x080223d4
 801afa0:	08021dec 	.word	0x08021dec

0801afa4 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801afa4:	b580      	push	{r7, lr}
 801afa6:	b082      	sub	sp, #8
 801afa8:	af00      	add	r7, sp, #0
 801afaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801afac:	687b      	ldr	r3, [r7, #4]
 801afae:	2b00      	cmp	r3, #0
 801afb0:	d106      	bne.n	801afc0 <tcp_rexmit_rto_commit+0x1c>
 801afb2:	4b0d      	ldr	r3, [pc, #52]	@ (801afe8 <tcp_rexmit_rto_commit+0x44>)
 801afb4:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801afb8:	490c      	ldr	r1, [pc, #48]	@ (801afec <tcp_rexmit_rto_commit+0x48>)
 801afba:	480d      	ldr	r0, [pc, #52]	@ (801aff0 <tcp_rexmit_rto_commit+0x4c>)
 801afbc:	f003 ff40 	bl	801ee40 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801afc0:	687b      	ldr	r3, [r7, #4]
 801afc2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801afc6:	2bff      	cmp	r3, #255	@ 0xff
 801afc8:	d007      	beq.n	801afda <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801afca:	687b      	ldr	r3, [r7, #4]
 801afcc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801afd0:	3301      	adds	r3, #1
 801afd2:	b2da      	uxtb	r2, r3
 801afd4:	687b      	ldr	r3, [r7, #4]
 801afd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801afda:	6878      	ldr	r0, [r7, #4]
 801afdc:	f7ff fc7e 	bl	801a8dc <tcp_output>
}
 801afe0:	bf00      	nop
 801afe2:	3708      	adds	r7, #8
 801afe4:	46bd      	mov	sp, r7
 801afe6:	bd80      	pop	{r7, pc}
 801afe8:	08021d98 	.word	0x08021d98
 801afec:	080223f8 	.word	0x080223f8
 801aff0:	08021dec 	.word	0x08021dec

0801aff4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801aff4:	b580      	push	{r7, lr}
 801aff6:	b082      	sub	sp, #8
 801aff8:	af00      	add	r7, sp, #0
 801affa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801affc:	687b      	ldr	r3, [r7, #4]
 801affe:	2b00      	cmp	r3, #0
 801b000:	d106      	bne.n	801b010 <tcp_rexmit_rto+0x1c>
 801b002:	4b0a      	ldr	r3, [pc, #40]	@ (801b02c <tcp_rexmit_rto+0x38>)
 801b004:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801b008:	4909      	ldr	r1, [pc, #36]	@ (801b030 <tcp_rexmit_rto+0x3c>)
 801b00a:	480a      	ldr	r0, [pc, #40]	@ (801b034 <tcp_rexmit_rto+0x40>)
 801b00c:	f003 ff18 	bl	801ee40 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801b010:	6878      	ldr	r0, [r7, #4]
 801b012:	f7ff ff57 	bl	801aec4 <tcp_rexmit_rto_prepare>
 801b016:	4603      	mov	r3, r0
 801b018:	2b00      	cmp	r3, #0
 801b01a:	d102      	bne.n	801b022 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801b01c:	6878      	ldr	r0, [r7, #4]
 801b01e:	f7ff ffc1 	bl	801afa4 <tcp_rexmit_rto_commit>
  }
}
 801b022:	bf00      	nop
 801b024:	3708      	adds	r7, #8
 801b026:	46bd      	mov	sp, r7
 801b028:	bd80      	pop	{r7, pc}
 801b02a:	bf00      	nop
 801b02c:	08021d98 	.word	0x08021d98
 801b030:	0802241c 	.word	0x0802241c
 801b034:	08021dec 	.word	0x08021dec

0801b038 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801b038:	b590      	push	{r4, r7, lr}
 801b03a:	b085      	sub	sp, #20
 801b03c:	af00      	add	r7, sp, #0
 801b03e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801b040:	687b      	ldr	r3, [r7, #4]
 801b042:	2b00      	cmp	r3, #0
 801b044:	d106      	bne.n	801b054 <tcp_rexmit+0x1c>
 801b046:	4b2f      	ldr	r3, [pc, #188]	@ (801b104 <tcp_rexmit+0xcc>)
 801b048:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801b04c:	492e      	ldr	r1, [pc, #184]	@ (801b108 <tcp_rexmit+0xd0>)
 801b04e:	482f      	ldr	r0, [pc, #188]	@ (801b10c <tcp_rexmit+0xd4>)
 801b050:	f003 fef6 	bl	801ee40 <iprintf>

  if (pcb->unacked == NULL) {
 801b054:	687b      	ldr	r3, [r7, #4]
 801b056:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b058:	2b00      	cmp	r3, #0
 801b05a:	d102      	bne.n	801b062 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801b05c:	f06f 0305 	mvn.w	r3, #5
 801b060:	e04c      	b.n	801b0fc <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801b062:	687b      	ldr	r3, [r7, #4]
 801b064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b066:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801b068:	68b8      	ldr	r0, [r7, #8]
 801b06a:	f7ff fe2b 	bl	801acc4 <tcp_output_segment_busy>
 801b06e:	4603      	mov	r3, r0
 801b070:	2b00      	cmp	r3, #0
 801b072:	d002      	beq.n	801b07a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801b074:	f06f 0305 	mvn.w	r3, #5
 801b078:	e040      	b.n	801b0fc <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801b07a:	68bb      	ldr	r3, [r7, #8]
 801b07c:	681a      	ldr	r2, [r3, #0]
 801b07e:	687b      	ldr	r3, [r7, #4]
 801b080:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801b082:	687b      	ldr	r3, [r7, #4]
 801b084:	336c      	adds	r3, #108	@ 0x6c
 801b086:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801b088:	e002      	b.n	801b090 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801b08a:	68fb      	ldr	r3, [r7, #12]
 801b08c:	681b      	ldr	r3, [r3, #0]
 801b08e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801b090:	68fb      	ldr	r3, [r7, #12]
 801b092:	681b      	ldr	r3, [r3, #0]
 801b094:	2b00      	cmp	r3, #0
 801b096:	d011      	beq.n	801b0bc <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b098:	68fb      	ldr	r3, [r7, #12]
 801b09a:	681b      	ldr	r3, [r3, #0]
 801b09c:	68db      	ldr	r3, [r3, #12]
 801b09e:	685b      	ldr	r3, [r3, #4]
 801b0a0:	4618      	mov	r0, r3
 801b0a2:	f7f9 fb21 	bl	80146e8 <lwip_htonl>
 801b0a6:	4604      	mov	r4, r0
 801b0a8:	68bb      	ldr	r3, [r7, #8]
 801b0aa:	68db      	ldr	r3, [r3, #12]
 801b0ac:	685b      	ldr	r3, [r3, #4]
 801b0ae:	4618      	mov	r0, r3
 801b0b0:	f7f9 fb1a 	bl	80146e8 <lwip_htonl>
 801b0b4:	4603      	mov	r3, r0
 801b0b6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801b0b8:	2b00      	cmp	r3, #0
 801b0ba:	dbe6      	blt.n	801b08a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801b0bc:	68fb      	ldr	r3, [r7, #12]
 801b0be:	681a      	ldr	r2, [r3, #0]
 801b0c0:	68bb      	ldr	r3, [r7, #8]
 801b0c2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801b0c4:	68fb      	ldr	r3, [r7, #12]
 801b0c6:	68ba      	ldr	r2, [r7, #8]
 801b0c8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801b0ca:	68bb      	ldr	r3, [r7, #8]
 801b0cc:	681b      	ldr	r3, [r3, #0]
 801b0ce:	2b00      	cmp	r3, #0
 801b0d0:	d103      	bne.n	801b0da <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801b0d2:	687b      	ldr	r3, [r7, #4]
 801b0d4:	2200      	movs	r2, #0
 801b0d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801b0da:	687b      	ldr	r3, [r7, #4]
 801b0dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801b0e0:	2bff      	cmp	r3, #255	@ 0xff
 801b0e2:	d007      	beq.n	801b0f4 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801b0e4:	687b      	ldr	r3, [r7, #4]
 801b0e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801b0ea:	3301      	adds	r3, #1
 801b0ec:	b2da      	uxtb	r2, r3
 801b0ee:	687b      	ldr	r3, [r7, #4]
 801b0f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801b0f4:	687b      	ldr	r3, [r7, #4]
 801b0f6:	2200      	movs	r2, #0
 801b0f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801b0fa:	2300      	movs	r3, #0
}
 801b0fc:	4618      	mov	r0, r3
 801b0fe:	3714      	adds	r7, #20
 801b100:	46bd      	mov	sp, r7
 801b102:	bd90      	pop	{r4, r7, pc}
 801b104:	08021d98 	.word	0x08021d98
 801b108:	08022438 	.word	0x08022438
 801b10c:	08021dec 	.word	0x08021dec

0801b110 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801b110:	b580      	push	{r7, lr}
 801b112:	b082      	sub	sp, #8
 801b114:	af00      	add	r7, sp, #0
 801b116:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801b118:	687b      	ldr	r3, [r7, #4]
 801b11a:	2b00      	cmp	r3, #0
 801b11c:	d106      	bne.n	801b12c <tcp_rexmit_fast+0x1c>
 801b11e:	4b2a      	ldr	r3, [pc, #168]	@ (801b1c8 <tcp_rexmit_fast+0xb8>)
 801b120:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801b124:	4929      	ldr	r1, [pc, #164]	@ (801b1cc <tcp_rexmit_fast+0xbc>)
 801b126:	482a      	ldr	r0, [pc, #168]	@ (801b1d0 <tcp_rexmit_fast+0xc0>)
 801b128:	f003 fe8a 	bl	801ee40 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b130:	2b00      	cmp	r3, #0
 801b132:	d044      	beq.n	801b1be <tcp_rexmit_fast+0xae>
 801b134:	687b      	ldr	r3, [r7, #4]
 801b136:	8b5b      	ldrh	r3, [r3, #26]
 801b138:	f003 0304 	and.w	r3, r3, #4
 801b13c:	2b00      	cmp	r3, #0
 801b13e:	d13e      	bne.n	801b1be <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801b140:	6878      	ldr	r0, [r7, #4]
 801b142:	f7ff ff79 	bl	801b038 <tcp_rexmit>
 801b146:	4603      	mov	r3, r0
 801b148:	2b00      	cmp	r3, #0
 801b14a:	d138      	bne.n	801b1be <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801b14c:	687b      	ldr	r3, [r7, #4]
 801b14e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801b152:	687b      	ldr	r3, [r7, #4]
 801b154:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801b158:	4293      	cmp	r3, r2
 801b15a:	bf28      	it	cs
 801b15c:	4613      	movcs	r3, r2
 801b15e:	b29b      	uxth	r3, r3
 801b160:	0fda      	lsrs	r2, r3, #31
 801b162:	4413      	add	r3, r2
 801b164:	105b      	asrs	r3, r3, #1
 801b166:	b29a      	uxth	r2, r3
 801b168:	687b      	ldr	r3, [r7, #4]
 801b16a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801b16e:	687b      	ldr	r3, [r7, #4]
 801b170:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801b174:	461a      	mov	r2, r3
 801b176:	687b      	ldr	r3, [r7, #4]
 801b178:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801b17a:	005b      	lsls	r3, r3, #1
 801b17c:	429a      	cmp	r2, r3
 801b17e:	d206      	bcs.n	801b18e <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801b180:	687b      	ldr	r3, [r7, #4]
 801b182:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801b184:	005b      	lsls	r3, r3, #1
 801b186:	b29a      	uxth	r2, r3
 801b188:	687b      	ldr	r3, [r7, #4]
 801b18a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801b18e:	687b      	ldr	r3, [r7, #4]
 801b190:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801b194:	687b      	ldr	r3, [r7, #4]
 801b196:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801b198:	4619      	mov	r1, r3
 801b19a:	0049      	lsls	r1, r1, #1
 801b19c:	440b      	add	r3, r1
 801b19e:	b29b      	uxth	r3, r3
 801b1a0:	4413      	add	r3, r2
 801b1a2:	b29a      	uxth	r2, r3
 801b1a4:	687b      	ldr	r3, [r7, #4]
 801b1a6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 801b1aa:	687b      	ldr	r3, [r7, #4]
 801b1ac:	8b5b      	ldrh	r3, [r3, #26]
 801b1ae:	f043 0304 	orr.w	r3, r3, #4
 801b1b2:	b29a      	uxth	r2, r3
 801b1b4:	687b      	ldr	r3, [r7, #4]
 801b1b6:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801b1b8:	687b      	ldr	r3, [r7, #4]
 801b1ba:	2200      	movs	r2, #0
 801b1bc:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801b1be:	bf00      	nop
 801b1c0:	3708      	adds	r7, #8
 801b1c2:	46bd      	mov	sp, r7
 801b1c4:	bd80      	pop	{r7, pc}
 801b1c6:	bf00      	nop
 801b1c8:	08021d98 	.word	0x08021d98
 801b1cc:	08022450 	.word	0x08022450
 801b1d0:	08021dec 	.word	0x08021dec

0801b1d4 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801b1d4:	b580      	push	{r7, lr}
 801b1d6:	b086      	sub	sp, #24
 801b1d8:	af00      	add	r7, sp, #0
 801b1da:	60f8      	str	r0, [r7, #12]
 801b1dc:	607b      	str	r3, [r7, #4]
 801b1de:	460b      	mov	r3, r1
 801b1e0:	817b      	strh	r3, [r7, #10]
 801b1e2:	4613      	mov	r3, r2
 801b1e4:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801b1e6:	897a      	ldrh	r2, [r7, #10]
 801b1e8:	893b      	ldrh	r3, [r7, #8]
 801b1ea:	4413      	add	r3, r2
 801b1ec:	b29b      	uxth	r3, r3
 801b1ee:	3314      	adds	r3, #20
 801b1f0:	b29b      	uxth	r3, r3
 801b1f2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b1f6:	4619      	mov	r1, r3
 801b1f8:	2022      	movs	r0, #34	@ 0x22
 801b1fa:	f7fa fb6d 	bl	80158d8 <pbuf_alloc>
 801b1fe:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801b200:	697b      	ldr	r3, [r7, #20]
 801b202:	2b00      	cmp	r3, #0
 801b204:	d04d      	beq.n	801b2a2 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801b206:	897b      	ldrh	r3, [r7, #10]
 801b208:	3313      	adds	r3, #19
 801b20a:	697a      	ldr	r2, [r7, #20]
 801b20c:	8952      	ldrh	r2, [r2, #10]
 801b20e:	4293      	cmp	r3, r2
 801b210:	db06      	blt.n	801b220 <tcp_output_alloc_header_common+0x4c>
 801b212:	4b26      	ldr	r3, [pc, #152]	@ (801b2ac <tcp_output_alloc_header_common+0xd8>)
 801b214:	f240 7223 	movw	r2, #1827	@ 0x723
 801b218:	4925      	ldr	r1, [pc, #148]	@ (801b2b0 <tcp_output_alloc_header_common+0xdc>)
 801b21a:	4826      	ldr	r0, [pc, #152]	@ (801b2b4 <tcp_output_alloc_header_common+0xe0>)
 801b21c:	f003 fe10 	bl	801ee40 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801b220:	697b      	ldr	r3, [r7, #20]
 801b222:	685b      	ldr	r3, [r3, #4]
 801b224:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801b226:	8c3b      	ldrh	r3, [r7, #32]
 801b228:	4618      	mov	r0, r3
 801b22a:	f7f9 fa47 	bl	80146bc <lwip_htons>
 801b22e:	4603      	mov	r3, r0
 801b230:	461a      	mov	r2, r3
 801b232:	693b      	ldr	r3, [r7, #16]
 801b234:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801b236:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801b238:	4618      	mov	r0, r3
 801b23a:	f7f9 fa3f 	bl	80146bc <lwip_htons>
 801b23e:	4603      	mov	r3, r0
 801b240:	461a      	mov	r2, r3
 801b242:	693b      	ldr	r3, [r7, #16]
 801b244:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801b246:	693b      	ldr	r3, [r7, #16]
 801b248:	687a      	ldr	r2, [r7, #4]
 801b24a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801b24c:	68f8      	ldr	r0, [r7, #12]
 801b24e:	f7f9 fa4b 	bl	80146e8 <lwip_htonl>
 801b252:	4602      	mov	r2, r0
 801b254:	693b      	ldr	r3, [r7, #16]
 801b256:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801b258:	897b      	ldrh	r3, [r7, #10]
 801b25a:	089b      	lsrs	r3, r3, #2
 801b25c:	b29b      	uxth	r3, r3
 801b25e:	3305      	adds	r3, #5
 801b260:	b29b      	uxth	r3, r3
 801b262:	031b      	lsls	r3, r3, #12
 801b264:	b29a      	uxth	r2, r3
 801b266:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801b26a:	b29b      	uxth	r3, r3
 801b26c:	4313      	orrs	r3, r2
 801b26e:	b29b      	uxth	r3, r3
 801b270:	4618      	mov	r0, r3
 801b272:	f7f9 fa23 	bl	80146bc <lwip_htons>
 801b276:	4603      	mov	r3, r0
 801b278:	461a      	mov	r2, r3
 801b27a:	693b      	ldr	r3, [r7, #16]
 801b27c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801b27e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801b280:	4618      	mov	r0, r3
 801b282:	f7f9 fa1b 	bl	80146bc <lwip_htons>
 801b286:	4603      	mov	r3, r0
 801b288:	461a      	mov	r2, r3
 801b28a:	693b      	ldr	r3, [r7, #16]
 801b28c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801b28e:	693b      	ldr	r3, [r7, #16]
 801b290:	2200      	movs	r2, #0
 801b292:	741a      	strb	r2, [r3, #16]
 801b294:	2200      	movs	r2, #0
 801b296:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801b298:	693b      	ldr	r3, [r7, #16]
 801b29a:	2200      	movs	r2, #0
 801b29c:	749a      	strb	r2, [r3, #18]
 801b29e:	2200      	movs	r2, #0
 801b2a0:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801b2a2:	697b      	ldr	r3, [r7, #20]
}
 801b2a4:	4618      	mov	r0, r3
 801b2a6:	3718      	adds	r7, #24
 801b2a8:	46bd      	mov	sp, r7
 801b2aa:	bd80      	pop	{r7, pc}
 801b2ac:	08021d98 	.word	0x08021d98
 801b2b0:	08022470 	.word	0x08022470
 801b2b4:	08021dec 	.word	0x08021dec

0801b2b8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801b2b8:	b5b0      	push	{r4, r5, r7, lr}
 801b2ba:	b08a      	sub	sp, #40	@ 0x28
 801b2bc:	af04      	add	r7, sp, #16
 801b2be:	60f8      	str	r0, [r7, #12]
 801b2c0:	607b      	str	r3, [r7, #4]
 801b2c2:	460b      	mov	r3, r1
 801b2c4:	817b      	strh	r3, [r7, #10]
 801b2c6:	4613      	mov	r3, r2
 801b2c8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801b2ca:	68fb      	ldr	r3, [r7, #12]
 801b2cc:	2b00      	cmp	r3, #0
 801b2ce:	d106      	bne.n	801b2de <tcp_output_alloc_header+0x26>
 801b2d0:	4b15      	ldr	r3, [pc, #84]	@ (801b328 <tcp_output_alloc_header+0x70>)
 801b2d2:	f240 7242 	movw	r2, #1858	@ 0x742
 801b2d6:	4915      	ldr	r1, [pc, #84]	@ (801b32c <tcp_output_alloc_header+0x74>)
 801b2d8:	4815      	ldr	r0, [pc, #84]	@ (801b330 <tcp_output_alloc_header+0x78>)
 801b2da:	f003 fdb1 	bl	801ee40 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801b2de:	68fb      	ldr	r3, [r7, #12]
 801b2e0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801b2e2:	68fb      	ldr	r3, [r7, #12]
 801b2e4:	8adb      	ldrh	r3, [r3, #22]
 801b2e6:	68fa      	ldr	r2, [r7, #12]
 801b2e8:	8b12      	ldrh	r2, [r2, #24]
 801b2ea:	68f9      	ldr	r1, [r7, #12]
 801b2ec:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801b2ee:	893d      	ldrh	r5, [r7, #8]
 801b2f0:	897c      	ldrh	r4, [r7, #10]
 801b2f2:	9103      	str	r1, [sp, #12]
 801b2f4:	2110      	movs	r1, #16
 801b2f6:	9102      	str	r1, [sp, #8]
 801b2f8:	9201      	str	r2, [sp, #4]
 801b2fa:	9300      	str	r3, [sp, #0]
 801b2fc:	687b      	ldr	r3, [r7, #4]
 801b2fe:	462a      	mov	r2, r5
 801b300:	4621      	mov	r1, r4
 801b302:	f7ff ff67 	bl	801b1d4 <tcp_output_alloc_header_common>
 801b306:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801b308:	697b      	ldr	r3, [r7, #20]
 801b30a:	2b00      	cmp	r3, #0
 801b30c:	d006      	beq.n	801b31c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b30e:	68fb      	ldr	r3, [r7, #12]
 801b310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b312:	68fa      	ldr	r2, [r7, #12]
 801b314:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801b316:	441a      	add	r2, r3
 801b318:	68fb      	ldr	r3, [r7, #12]
 801b31a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801b31c:	697b      	ldr	r3, [r7, #20]
}
 801b31e:	4618      	mov	r0, r3
 801b320:	3718      	adds	r7, #24
 801b322:	46bd      	mov	sp, r7
 801b324:	bdb0      	pop	{r4, r5, r7, pc}
 801b326:	bf00      	nop
 801b328:	08021d98 	.word	0x08021d98
 801b32c:	080224a0 	.word	0x080224a0
 801b330:	08021dec 	.word	0x08021dec

0801b334 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801b334:	b580      	push	{r7, lr}
 801b336:	b088      	sub	sp, #32
 801b338:	af00      	add	r7, sp, #0
 801b33a:	60f8      	str	r0, [r7, #12]
 801b33c:	60b9      	str	r1, [r7, #8]
 801b33e:	4611      	mov	r1, r2
 801b340:	461a      	mov	r2, r3
 801b342:	460b      	mov	r3, r1
 801b344:	71fb      	strb	r3, [r7, #7]
 801b346:	4613      	mov	r3, r2
 801b348:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801b34a:	2300      	movs	r3, #0
 801b34c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801b34e:	68bb      	ldr	r3, [r7, #8]
 801b350:	2b00      	cmp	r3, #0
 801b352:	d106      	bne.n	801b362 <tcp_output_fill_options+0x2e>
 801b354:	4b12      	ldr	r3, [pc, #72]	@ (801b3a0 <tcp_output_fill_options+0x6c>)
 801b356:	f240 7256 	movw	r2, #1878	@ 0x756
 801b35a:	4912      	ldr	r1, [pc, #72]	@ (801b3a4 <tcp_output_fill_options+0x70>)
 801b35c:	4812      	ldr	r0, [pc, #72]	@ (801b3a8 <tcp_output_fill_options+0x74>)
 801b35e:	f003 fd6f 	bl	801ee40 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801b362:	68bb      	ldr	r3, [r7, #8]
 801b364:	685b      	ldr	r3, [r3, #4]
 801b366:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801b368:	69bb      	ldr	r3, [r7, #24]
 801b36a:	3314      	adds	r3, #20
 801b36c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801b36e:	8bfb      	ldrh	r3, [r7, #30]
 801b370:	009b      	lsls	r3, r3, #2
 801b372:	461a      	mov	r2, r3
 801b374:	79fb      	ldrb	r3, [r7, #7]
 801b376:	009b      	lsls	r3, r3, #2
 801b378:	f003 0304 	and.w	r3, r3, #4
 801b37c:	4413      	add	r3, r2
 801b37e:	3314      	adds	r3, #20
 801b380:	69ba      	ldr	r2, [r7, #24]
 801b382:	4413      	add	r3, r2
 801b384:	697a      	ldr	r2, [r7, #20]
 801b386:	429a      	cmp	r2, r3
 801b388:	d006      	beq.n	801b398 <tcp_output_fill_options+0x64>
 801b38a:	4b05      	ldr	r3, [pc, #20]	@ (801b3a0 <tcp_output_fill_options+0x6c>)
 801b38c:	f240 7275 	movw	r2, #1909	@ 0x775
 801b390:	4906      	ldr	r1, [pc, #24]	@ (801b3ac <tcp_output_fill_options+0x78>)
 801b392:	4805      	ldr	r0, [pc, #20]	@ (801b3a8 <tcp_output_fill_options+0x74>)
 801b394:	f003 fd54 	bl	801ee40 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801b398:	bf00      	nop
 801b39a:	3720      	adds	r7, #32
 801b39c:	46bd      	mov	sp, r7
 801b39e:	bd80      	pop	{r7, pc}
 801b3a0:	08021d98 	.word	0x08021d98
 801b3a4:	080224c8 	.word	0x080224c8
 801b3a8:	08021dec 	.word	0x08021dec
 801b3ac:	080223c0 	.word	0x080223c0

0801b3b0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801b3b0:	b580      	push	{r7, lr}
 801b3b2:	b08a      	sub	sp, #40	@ 0x28
 801b3b4:	af04      	add	r7, sp, #16
 801b3b6:	60f8      	str	r0, [r7, #12]
 801b3b8:	60b9      	str	r1, [r7, #8]
 801b3ba:	607a      	str	r2, [r7, #4]
 801b3bc:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801b3be:	68bb      	ldr	r3, [r7, #8]
 801b3c0:	2b00      	cmp	r3, #0
 801b3c2:	d106      	bne.n	801b3d2 <tcp_output_control_segment+0x22>
 801b3c4:	4b1c      	ldr	r3, [pc, #112]	@ (801b438 <tcp_output_control_segment+0x88>)
 801b3c6:	f240 7287 	movw	r2, #1927	@ 0x787
 801b3ca:	491c      	ldr	r1, [pc, #112]	@ (801b43c <tcp_output_control_segment+0x8c>)
 801b3cc:	481c      	ldr	r0, [pc, #112]	@ (801b440 <tcp_output_control_segment+0x90>)
 801b3ce:	f003 fd37 	bl	801ee40 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801b3d2:	683a      	ldr	r2, [r7, #0]
 801b3d4:	6879      	ldr	r1, [r7, #4]
 801b3d6:	68f8      	ldr	r0, [r7, #12]
 801b3d8:	f7fe ff42 	bl	801a260 <tcp_route>
 801b3dc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801b3de:	693b      	ldr	r3, [r7, #16]
 801b3e0:	2b00      	cmp	r3, #0
 801b3e2:	d102      	bne.n	801b3ea <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801b3e4:	23fc      	movs	r3, #252	@ 0xfc
 801b3e6:	75fb      	strb	r3, [r7, #23]
 801b3e8:	e01c      	b.n	801b424 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801b3ea:	68fb      	ldr	r3, [r7, #12]
 801b3ec:	2b00      	cmp	r3, #0
 801b3ee:	d006      	beq.n	801b3fe <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801b3f0:	68fb      	ldr	r3, [r7, #12]
 801b3f2:	7adb      	ldrb	r3, [r3, #11]
 801b3f4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801b3f6:	68fb      	ldr	r3, [r7, #12]
 801b3f8:	7a9b      	ldrb	r3, [r3, #10]
 801b3fa:	757b      	strb	r3, [r7, #21]
 801b3fc:	e003      	b.n	801b406 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801b3fe:	23ff      	movs	r3, #255	@ 0xff
 801b400:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801b402:	2300      	movs	r3, #0
 801b404:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801b406:	7dba      	ldrb	r2, [r7, #22]
 801b408:	693b      	ldr	r3, [r7, #16]
 801b40a:	9302      	str	r3, [sp, #8]
 801b40c:	2306      	movs	r3, #6
 801b40e:	9301      	str	r3, [sp, #4]
 801b410:	7d7b      	ldrb	r3, [r7, #21]
 801b412:	9300      	str	r3, [sp, #0]
 801b414:	4613      	mov	r3, r2
 801b416:	683a      	ldr	r2, [r7, #0]
 801b418:	6879      	ldr	r1, [r7, #4]
 801b41a:	68b8      	ldr	r0, [r7, #8]
 801b41c:	f002 faf0 	bl	801da00 <ip4_output_if>
 801b420:	4603      	mov	r3, r0
 801b422:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801b424:	68b8      	ldr	r0, [r7, #8]
 801b426:	f7fa fd3b 	bl	8015ea0 <pbuf_free>
  return err;
 801b42a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801b42e:	4618      	mov	r0, r3
 801b430:	3718      	adds	r7, #24
 801b432:	46bd      	mov	sp, r7
 801b434:	bd80      	pop	{r7, pc}
 801b436:	bf00      	nop
 801b438:	08021d98 	.word	0x08021d98
 801b43c:	080224f0 	.word	0x080224f0
 801b440:	08021dec 	.word	0x08021dec

0801b444 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801b444:	b590      	push	{r4, r7, lr}
 801b446:	b08b      	sub	sp, #44	@ 0x2c
 801b448:	af04      	add	r7, sp, #16
 801b44a:	60f8      	str	r0, [r7, #12]
 801b44c:	60b9      	str	r1, [r7, #8]
 801b44e:	607a      	str	r2, [r7, #4]
 801b450:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801b452:	683b      	ldr	r3, [r7, #0]
 801b454:	2b00      	cmp	r3, #0
 801b456:	d106      	bne.n	801b466 <tcp_rst+0x22>
 801b458:	4b1f      	ldr	r3, [pc, #124]	@ (801b4d8 <tcp_rst+0x94>)
 801b45a:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801b45e:	491f      	ldr	r1, [pc, #124]	@ (801b4dc <tcp_rst+0x98>)
 801b460:	481f      	ldr	r0, [pc, #124]	@ (801b4e0 <tcp_rst+0x9c>)
 801b462:	f003 fced 	bl	801ee40 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801b466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b468:	2b00      	cmp	r3, #0
 801b46a:	d106      	bne.n	801b47a <tcp_rst+0x36>
 801b46c:	4b1a      	ldr	r3, [pc, #104]	@ (801b4d8 <tcp_rst+0x94>)
 801b46e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801b472:	491c      	ldr	r1, [pc, #112]	@ (801b4e4 <tcp_rst+0xa0>)
 801b474:	481a      	ldr	r0, [pc, #104]	@ (801b4e0 <tcp_rst+0x9c>)
 801b476:	f003 fce3 	bl	801ee40 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b47a:	2300      	movs	r3, #0
 801b47c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801b47e:	f246 0308 	movw	r3, #24584	@ 0x6008
 801b482:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801b484:	7dfb      	ldrb	r3, [r7, #23]
 801b486:	b29c      	uxth	r4, r3
 801b488:	68b8      	ldr	r0, [r7, #8]
 801b48a:	f7f9 f92d 	bl	80146e8 <lwip_htonl>
 801b48e:	4602      	mov	r2, r0
 801b490:	8abb      	ldrh	r3, [r7, #20]
 801b492:	9303      	str	r3, [sp, #12]
 801b494:	2314      	movs	r3, #20
 801b496:	9302      	str	r3, [sp, #8]
 801b498:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801b49a:	9301      	str	r3, [sp, #4]
 801b49c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801b49e:	9300      	str	r3, [sp, #0]
 801b4a0:	4613      	mov	r3, r2
 801b4a2:	2200      	movs	r2, #0
 801b4a4:	4621      	mov	r1, r4
 801b4a6:	6878      	ldr	r0, [r7, #4]
 801b4a8:	f7ff fe94 	bl	801b1d4 <tcp_output_alloc_header_common>
 801b4ac:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801b4ae:	693b      	ldr	r3, [r7, #16]
 801b4b0:	2b00      	cmp	r3, #0
 801b4b2:	d00c      	beq.n	801b4ce <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b4b4:	7dfb      	ldrb	r3, [r7, #23]
 801b4b6:	2200      	movs	r2, #0
 801b4b8:	6939      	ldr	r1, [r7, #16]
 801b4ba:	68f8      	ldr	r0, [r7, #12]
 801b4bc:	f7ff ff3a 	bl	801b334 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801b4c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b4c2:	683a      	ldr	r2, [r7, #0]
 801b4c4:	6939      	ldr	r1, [r7, #16]
 801b4c6:	68f8      	ldr	r0, [r7, #12]
 801b4c8:	f7ff ff72 	bl	801b3b0 <tcp_output_control_segment>
 801b4cc:	e000      	b.n	801b4d0 <tcp_rst+0x8c>
    return;
 801b4ce:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801b4d0:	371c      	adds	r7, #28
 801b4d2:	46bd      	mov	sp, r7
 801b4d4:	bd90      	pop	{r4, r7, pc}
 801b4d6:	bf00      	nop
 801b4d8:	08021d98 	.word	0x08021d98
 801b4dc:	0802251c 	.word	0x0802251c
 801b4e0:	08021dec 	.word	0x08021dec
 801b4e4:	08022538 	.word	0x08022538

0801b4e8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801b4e8:	b590      	push	{r4, r7, lr}
 801b4ea:	b087      	sub	sp, #28
 801b4ec:	af00      	add	r7, sp, #0
 801b4ee:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801b4f0:	2300      	movs	r3, #0
 801b4f2:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801b4f4:	2300      	movs	r3, #0
 801b4f6:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801b4f8:	687b      	ldr	r3, [r7, #4]
 801b4fa:	2b00      	cmp	r3, #0
 801b4fc:	d106      	bne.n	801b50c <tcp_send_empty_ack+0x24>
 801b4fe:	4b28      	ldr	r3, [pc, #160]	@ (801b5a0 <tcp_send_empty_ack+0xb8>)
 801b500:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801b504:	4927      	ldr	r1, [pc, #156]	@ (801b5a4 <tcp_send_empty_ack+0xbc>)
 801b506:	4828      	ldr	r0, [pc, #160]	@ (801b5a8 <tcp_send_empty_ack+0xc0>)
 801b508:	f003 fc9a 	bl	801ee40 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b50c:	7dfb      	ldrb	r3, [r7, #23]
 801b50e:	009b      	lsls	r3, r3, #2
 801b510:	b2db      	uxtb	r3, r3
 801b512:	f003 0304 	and.w	r3, r3, #4
 801b516:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801b518:	7d7b      	ldrb	r3, [r7, #21]
 801b51a:	b29c      	uxth	r4, r3
 801b51c:	687b      	ldr	r3, [r7, #4]
 801b51e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b520:	4618      	mov	r0, r3
 801b522:	f7f9 f8e1 	bl	80146e8 <lwip_htonl>
 801b526:	4603      	mov	r3, r0
 801b528:	2200      	movs	r2, #0
 801b52a:	4621      	mov	r1, r4
 801b52c:	6878      	ldr	r0, [r7, #4]
 801b52e:	f7ff fec3 	bl	801b2b8 <tcp_output_alloc_header>
 801b532:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b534:	693b      	ldr	r3, [r7, #16]
 801b536:	2b00      	cmp	r3, #0
 801b538:	d109      	bne.n	801b54e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b53a:	687b      	ldr	r3, [r7, #4]
 801b53c:	8b5b      	ldrh	r3, [r3, #26]
 801b53e:	f043 0303 	orr.w	r3, r3, #3
 801b542:	b29a      	uxth	r2, r3
 801b544:	687b      	ldr	r3, [r7, #4]
 801b546:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801b548:	f06f 0301 	mvn.w	r3, #1
 801b54c:	e023      	b.n	801b596 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801b54e:	7dbb      	ldrb	r3, [r7, #22]
 801b550:	7dfa      	ldrb	r2, [r7, #23]
 801b552:	6939      	ldr	r1, [r7, #16]
 801b554:	6878      	ldr	r0, [r7, #4]
 801b556:	f7ff feed 	bl	801b334 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b55a:	687a      	ldr	r2, [r7, #4]
 801b55c:	687b      	ldr	r3, [r7, #4]
 801b55e:	3304      	adds	r3, #4
 801b560:	6939      	ldr	r1, [r7, #16]
 801b562:	6878      	ldr	r0, [r7, #4]
 801b564:	f7ff ff24 	bl	801b3b0 <tcp_output_control_segment>
 801b568:	4603      	mov	r3, r0
 801b56a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801b56c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b570:	2b00      	cmp	r3, #0
 801b572:	d007      	beq.n	801b584 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b574:	687b      	ldr	r3, [r7, #4]
 801b576:	8b5b      	ldrh	r3, [r3, #26]
 801b578:	f043 0303 	orr.w	r3, r3, #3
 801b57c:	b29a      	uxth	r2, r3
 801b57e:	687b      	ldr	r3, [r7, #4]
 801b580:	835a      	strh	r2, [r3, #26]
 801b582:	e006      	b.n	801b592 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b584:	687b      	ldr	r3, [r7, #4]
 801b586:	8b5b      	ldrh	r3, [r3, #26]
 801b588:	f023 0303 	bic.w	r3, r3, #3
 801b58c:	b29a      	uxth	r2, r3
 801b58e:	687b      	ldr	r3, [r7, #4]
 801b590:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801b592:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b596:	4618      	mov	r0, r3
 801b598:	371c      	adds	r7, #28
 801b59a:	46bd      	mov	sp, r7
 801b59c:	bd90      	pop	{r4, r7, pc}
 801b59e:	bf00      	nop
 801b5a0:	08021d98 	.word	0x08021d98
 801b5a4:	08022554 	.word	0x08022554
 801b5a8:	08021dec 	.word	0x08021dec

0801b5ac <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801b5ac:	b590      	push	{r4, r7, lr}
 801b5ae:	b087      	sub	sp, #28
 801b5b0:	af00      	add	r7, sp, #0
 801b5b2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b5b4:	2300      	movs	r3, #0
 801b5b6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801b5b8:	687b      	ldr	r3, [r7, #4]
 801b5ba:	2b00      	cmp	r3, #0
 801b5bc:	d106      	bne.n	801b5cc <tcp_keepalive+0x20>
 801b5be:	4b18      	ldr	r3, [pc, #96]	@ (801b620 <tcp_keepalive+0x74>)
 801b5c0:	f640 0224 	movw	r2, #2084	@ 0x824
 801b5c4:	4917      	ldr	r1, [pc, #92]	@ (801b624 <tcp_keepalive+0x78>)
 801b5c6:	4818      	ldr	r0, [pc, #96]	@ (801b628 <tcp_keepalive+0x7c>)
 801b5c8:	f003 fc3a 	bl	801ee40 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801b5cc:	7dfb      	ldrb	r3, [r7, #23]
 801b5ce:	b29c      	uxth	r4, r3
 801b5d0:	687b      	ldr	r3, [r7, #4]
 801b5d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b5d4:	3b01      	subs	r3, #1
 801b5d6:	4618      	mov	r0, r3
 801b5d8:	f7f9 f886 	bl	80146e8 <lwip_htonl>
 801b5dc:	4603      	mov	r3, r0
 801b5de:	2200      	movs	r2, #0
 801b5e0:	4621      	mov	r1, r4
 801b5e2:	6878      	ldr	r0, [r7, #4]
 801b5e4:	f7ff fe68 	bl	801b2b8 <tcp_output_alloc_header>
 801b5e8:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b5ea:	693b      	ldr	r3, [r7, #16]
 801b5ec:	2b00      	cmp	r3, #0
 801b5ee:	d102      	bne.n	801b5f6 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801b5f0:	f04f 33ff 	mov.w	r3, #4294967295
 801b5f4:	e010      	b.n	801b618 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b5f6:	7dfb      	ldrb	r3, [r7, #23]
 801b5f8:	2200      	movs	r2, #0
 801b5fa:	6939      	ldr	r1, [r7, #16]
 801b5fc:	6878      	ldr	r0, [r7, #4]
 801b5fe:	f7ff fe99 	bl	801b334 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b602:	687a      	ldr	r2, [r7, #4]
 801b604:	687b      	ldr	r3, [r7, #4]
 801b606:	3304      	adds	r3, #4
 801b608:	6939      	ldr	r1, [r7, #16]
 801b60a:	6878      	ldr	r0, [r7, #4]
 801b60c:	f7ff fed0 	bl	801b3b0 <tcp_output_control_segment>
 801b610:	4603      	mov	r3, r0
 801b612:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801b614:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b618:	4618      	mov	r0, r3
 801b61a:	371c      	adds	r7, #28
 801b61c:	46bd      	mov	sp, r7
 801b61e:	bd90      	pop	{r4, r7, pc}
 801b620:	08021d98 	.word	0x08021d98
 801b624:	08022574 	.word	0x08022574
 801b628:	08021dec 	.word	0x08021dec

0801b62c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801b62c:	b590      	push	{r4, r7, lr}
 801b62e:	b08b      	sub	sp, #44	@ 0x2c
 801b630:	af00      	add	r7, sp, #0
 801b632:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b634:	2300      	movs	r3, #0
 801b636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801b63a:	687b      	ldr	r3, [r7, #4]
 801b63c:	2b00      	cmp	r3, #0
 801b63e:	d106      	bne.n	801b64e <tcp_zero_window_probe+0x22>
 801b640:	4b4c      	ldr	r3, [pc, #304]	@ (801b774 <tcp_zero_window_probe+0x148>)
 801b642:	f640 024f 	movw	r2, #2127	@ 0x84f
 801b646:	494c      	ldr	r1, [pc, #304]	@ (801b778 <tcp_zero_window_probe+0x14c>)
 801b648:	484c      	ldr	r0, [pc, #304]	@ (801b77c <tcp_zero_window_probe+0x150>)
 801b64a:	f003 fbf9 	bl	801ee40 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801b64e:	687b      	ldr	r3, [r7, #4]
 801b650:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b652:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801b654:	6a3b      	ldr	r3, [r7, #32]
 801b656:	2b00      	cmp	r3, #0
 801b658:	d101      	bne.n	801b65e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801b65a:	2300      	movs	r3, #0
 801b65c:	e086      	b.n	801b76c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801b65e:	687b      	ldr	r3, [r7, #4]
 801b660:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801b664:	2bff      	cmp	r3, #255	@ 0xff
 801b666:	d007      	beq.n	801b678 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801b668:	687b      	ldr	r3, [r7, #4]
 801b66a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801b66e:	3301      	adds	r3, #1
 801b670:	b2da      	uxtb	r2, r3
 801b672:	687b      	ldr	r3, [r7, #4]
 801b674:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801b678:	6a3b      	ldr	r3, [r7, #32]
 801b67a:	68db      	ldr	r3, [r3, #12]
 801b67c:	899b      	ldrh	r3, [r3, #12]
 801b67e:	b29b      	uxth	r3, r3
 801b680:	4618      	mov	r0, r3
 801b682:	f7f9 f81b 	bl	80146bc <lwip_htons>
 801b686:	4603      	mov	r3, r0
 801b688:	b2db      	uxtb	r3, r3
 801b68a:	f003 0301 	and.w	r3, r3, #1
 801b68e:	2b00      	cmp	r3, #0
 801b690:	d005      	beq.n	801b69e <tcp_zero_window_probe+0x72>
 801b692:	6a3b      	ldr	r3, [r7, #32]
 801b694:	891b      	ldrh	r3, [r3, #8]
 801b696:	2b00      	cmp	r3, #0
 801b698:	d101      	bne.n	801b69e <tcp_zero_window_probe+0x72>
 801b69a:	2301      	movs	r3, #1
 801b69c:	e000      	b.n	801b6a0 <tcp_zero_window_probe+0x74>
 801b69e:	2300      	movs	r3, #0
 801b6a0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801b6a2:	7ffb      	ldrb	r3, [r7, #31]
 801b6a4:	2b00      	cmp	r3, #0
 801b6a6:	bf0c      	ite	eq
 801b6a8:	2301      	moveq	r3, #1
 801b6aa:	2300      	movne	r3, #0
 801b6ac:	b2db      	uxtb	r3, r3
 801b6ae:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801b6b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b6b4:	b299      	uxth	r1, r3
 801b6b6:	6a3b      	ldr	r3, [r7, #32]
 801b6b8:	68db      	ldr	r3, [r3, #12]
 801b6ba:	685b      	ldr	r3, [r3, #4]
 801b6bc:	8bba      	ldrh	r2, [r7, #28]
 801b6be:	6878      	ldr	r0, [r7, #4]
 801b6c0:	f7ff fdfa 	bl	801b2b8 <tcp_output_alloc_header>
 801b6c4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801b6c6:	69bb      	ldr	r3, [r7, #24]
 801b6c8:	2b00      	cmp	r3, #0
 801b6ca:	d102      	bne.n	801b6d2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801b6cc:	f04f 33ff 	mov.w	r3, #4294967295
 801b6d0:	e04c      	b.n	801b76c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801b6d2:	69bb      	ldr	r3, [r7, #24]
 801b6d4:	685b      	ldr	r3, [r3, #4]
 801b6d6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801b6d8:	7ffb      	ldrb	r3, [r7, #31]
 801b6da:	2b00      	cmp	r3, #0
 801b6dc:	d011      	beq.n	801b702 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801b6de:	697b      	ldr	r3, [r7, #20]
 801b6e0:	899b      	ldrh	r3, [r3, #12]
 801b6e2:	b29b      	uxth	r3, r3
 801b6e4:	b21b      	sxth	r3, r3
 801b6e6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801b6ea:	b21c      	sxth	r4, r3
 801b6ec:	2011      	movs	r0, #17
 801b6ee:	f7f8 ffe5 	bl	80146bc <lwip_htons>
 801b6f2:	4603      	mov	r3, r0
 801b6f4:	b21b      	sxth	r3, r3
 801b6f6:	4323      	orrs	r3, r4
 801b6f8:	b21b      	sxth	r3, r3
 801b6fa:	b29a      	uxth	r2, r3
 801b6fc:	697b      	ldr	r3, [r7, #20]
 801b6fe:	819a      	strh	r2, [r3, #12]
 801b700:	e010      	b.n	801b724 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801b702:	69bb      	ldr	r3, [r7, #24]
 801b704:	685b      	ldr	r3, [r3, #4]
 801b706:	3314      	adds	r3, #20
 801b708:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801b70a:	6a3b      	ldr	r3, [r7, #32]
 801b70c:	6858      	ldr	r0, [r3, #4]
 801b70e:	6a3b      	ldr	r3, [r7, #32]
 801b710:	685b      	ldr	r3, [r3, #4]
 801b712:	891a      	ldrh	r2, [r3, #8]
 801b714:	6a3b      	ldr	r3, [r7, #32]
 801b716:	891b      	ldrh	r3, [r3, #8]
 801b718:	1ad3      	subs	r3, r2, r3
 801b71a:	b29b      	uxth	r3, r3
 801b71c:	2201      	movs	r2, #1
 801b71e:	6939      	ldr	r1, [r7, #16]
 801b720:	f7fa fdc4 	bl	80162ac <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801b724:	6a3b      	ldr	r3, [r7, #32]
 801b726:	68db      	ldr	r3, [r3, #12]
 801b728:	685b      	ldr	r3, [r3, #4]
 801b72a:	4618      	mov	r0, r3
 801b72c:	f7f8 ffdc 	bl	80146e8 <lwip_htonl>
 801b730:	4603      	mov	r3, r0
 801b732:	3301      	adds	r3, #1
 801b734:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b736:	687b      	ldr	r3, [r7, #4]
 801b738:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801b73a:	68fb      	ldr	r3, [r7, #12]
 801b73c:	1ad3      	subs	r3, r2, r3
 801b73e:	2b00      	cmp	r3, #0
 801b740:	da02      	bge.n	801b748 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801b742:	687b      	ldr	r3, [r7, #4]
 801b744:	68fa      	ldr	r2, [r7, #12]
 801b746:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b748:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b74c:	2200      	movs	r2, #0
 801b74e:	69b9      	ldr	r1, [r7, #24]
 801b750:	6878      	ldr	r0, [r7, #4]
 801b752:	f7ff fdef 	bl	801b334 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b756:	687a      	ldr	r2, [r7, #4]
 801b758:	687b      	ldr	r3, [r7, #4]
 801b75a:	3304      	adds	r3, #4
 801b75c:	69b9      	ldr	r1, [r7, #24]
 801b75e:	6878      	ldr	r0, [r7, #4]
 801b760:	f7ff fe26 	bl	801b3b0 <tcp_output_control_segment>
 801b764:	4603      	mov	r3, r0
 801b766:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801b768:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801b76c:	4618      	mov	r0, r3
 801b76e:	372c      	adds	r7, #44	@ 0x2c
 801b770:	46bd      	mov	sp, r7
 801b772:	bd90      	pop	{r4, r7, pc}
 801b774:	08021d98 	.word	0x08021d98
 801b778:	08022590 	.word	0x08022590
 801b77c:	08021dec 	.word	0x08021dec

0801b780 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801b780:	b580      	push	{r7, lr}
 801b782:	b082      	sub	sp, #8
 801b784:	af00      	add	r7, sp, #0
 801b786:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801b788:	f7fa ff10 	bl	80165ac <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801b78c:	4b0a      	ldr	r3, [pc, #40]	@ (801b7b8 <tcpip_tcp_timer+0x38>)
 801b78e:	681b      	ldr	r3, [r3, #0]
 801b790:	2b00      	cmp	r3, #0
 801b792:	d103      	bne.n	801b79c <tcpip_tcp_timer+0x1c>
 801b794:	4b09      	ldr	r3, [pc, #36]	@ (801b7bc <tcpip_tcp_timer+0x3c>)
 801b796:	681b      	ldr	r3, [r3, #0]
 801b798:	2b00      	cmp	r3, #0
 801b79a:	d005      	beq.n	801b7a8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801b79c:	2200      	movs	r2, #0
 801b79e:	4908      	ldr	r1, [pc, #32]	@ (801b7c0 <tcpip_tcp_timer+0x40>)
 801b7a0:	20fa      	movs	r0, #250	@ 0xfa
 801b7a2:	f000 f8f3 	bl	801b98c <sys_timeout>
 801b7a6:	e003      	b.n	801b7b0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801b7a8:	4b06      	ldr	r3, [pc, #24]	@ (801b7c4 <tcpip_tcp_timer+0x44>)
 801b7aa:	2200      	movs	r2, #0
 801b7ac:	601a      	str	r2, [r3, #0]
  }
}
 801b7ae:	bf00      	nop
 801b7b0:	bf00      	nop
 801b7b2:	3708      	adds	r7, #8
 801b7b4:	46bd      	mov	sp, r7
 801b7b6:	bd80      	pop	{r7, pc}
 801b7b8:	20013158 	.word	0x20013158
 801b7bc:	2001315c 	.word	0x2001315c
 801b7c0:	0801b781 	.word	0x0801b781
 801b7c4:	200131a4 	.word	0x200131a4

0801b7c8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801b7c8:	b580      	push	{r7, lr}
 801b7ca:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801b7cc:	4b0a      	ldr	r3, [pc, #40]	@ (801b7f8 <tcp_timer_needed+0x30>)
 801b7ce:	681b      	ldr	r3, [r3, #0]
 801b7d0:	2b00      	cmp	r3, #0
 801b7d2:	d10f      	bne.n	801b7f4 <tcp_timer_needed+0x2c>
 801b7d4:	4b09      	ldr	r3, [pc, #36]	@ (801b7fc <tcp_timer_needed+0x34>)
 801b7d6:	681b      	ldr	r3, [r3, #0]
 801b7d8:	2b00      	cmp	r3, #0
 801b7da:	d103      	bne.n	801b7e4 <tcp_timer_needed+0x1c>
 801b7dc:	4b08      	ldr	r3, [pc, #32]	@ (801b800 <tcp_timer_needed+0x38>)
 801b7de:	681b      	ldr	r3, [r3, #0]
 801b7e0:	2b00      	cmp	r3, #0
 801b7e2:	d007      	beq.n	801b7f4 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801b7e4:	4b04      	ldr	r3, [pc, #16]	@ (801b7f8 <tcp_timer_needed+0x30>)
 801b7e6:	2201      	movs	r2, #1
 801b7e8:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801b7ea:	2200      	movs	r2, #0
 801b7ec:	4905      	ldr	r1, [pc, #20]	@ (801b804 <tcp_timer_needed+0x3c>)
 801b7ee:	20fa      	movs	r0, #250	@ 0xfa
 801b7f0:	f000 f8cc 	bl	801b98c <sys_timeout>
  }
}
 801b7f4:	bf00      	nop
 801b7f6:	bd80      	pop	{r7, pc}
 801b7f8:	200131a4 	.word	0x200131a4
 801b7fc:	20013158 	.word	0x20013158
 801b800:	2001315c 	.word	0x2001315c
 801b804:	0801b781 	.word	0x0801b781

0801b808 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801b808:	b580      	push	{r7, lr}
 801b80a:	b086      	sub	sp, #24
 801b80c:	af00      	add	r7, sp, #0
 801b80e:	60f8      	str	r0, [r7, #12]
 801b810:	60b9      	str	r1, [r7, #8]
 801b812:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801b814:	200a      	movs	r0, #10
 801b816:	f7f9 fc29 	bl	801506c <memp_malloc>
 801b81a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801b81c:	693b      	ldr	r3, [r7, #16]
 801b81e:	2b00      	cmp	r3, #0
 801b820:	d109      	bne.n	801b836 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801b822:	693b      	ldr	r3, [r7, #16]
 801b824:	2b00      	cmp	r3, #0
 801b826:	d151      	bne.n	801b8cc <sys_timeout_abs+0xc4>
 801b828:	4b2a      	ldr	r3, [pc, #168]	@ (801b8d4 <sys_timeout_abs+0xcc>)
 801b82a:	22be      	movs	r2, #190	@ 0xbe
 801b82c:	492a      	ldr	r1, [pc, #168]	@ (801b8d8 <sys_timeout_abs+0xd0>)
 801b82e:	482b      	ldr	r0, [pc, #172]	@ (801b8dc <sys_timeout_abs+0xd4>)
 801b830:	f003 fb06 	bl	801ee40 <iprintf>
    return;
 801b834:	e04a      	b.n	801b8cc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801b836:	693b      	ldr	r3, [r7, #16]
 801b838:	2200      	movs	r2, #0
 801b83a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801b83c:	693b      	ldr	r3, [r7, #16]
 801b83e:	68ba      	ldr	r2, [r7, #8]
 801b840:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801b842:	693b      	ldr	r3, [r7, #16]
 801b844:	687a      	ldr	r2, [r7, #4]
 801b846:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801b848:	693b      	ldr	r3, [r7, #16]
 801b84a:	68fa      	ldr	r2, [r7, #12]
 801b84c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801b84e:	4b24      	ldr	r3, [pc, #144]	@ (801b8e0 <sys_timeout_abs+0xd8>)
 801b850:	681b      	ldr	r3, [r3, #0]
 801b852:	2b00      	cmp	r3, #0
 801b854:	d103      	bne.n	801b85e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801b856:	4a22      	ldr	r2, [pc, #136]	@ (801b8e0 <sys_timeout_abs+0xd8>)
 801b858:	693b      	ldr	r3, [r7, #16]
 801b85a:	6013      	str	r3, [r2, #0]
    return;
 801b85c:	e037      	b.n	801b8ce <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801b85e:	693b      	ldr	r3, [r7, #16]
 801b860:	685a      	ldr	r2, [r3, #4]
 801b862:	4b1f      	ldr	r3, [pc, #124]	@ (801b8e0 <sys_timeout_abs+0xd8>)
 801b864:	681b      	ldr	r3, [r3, #0]
 801b866:	685b      	ldr	r3, [r3, #4]
 801b868:	1ad3      	subs	r3, r2, r3
 801b86a:	0fdb      	lsrs	r3, r3, #31
 801b86c:	f003 0301 	and.w	r3, r3, #1
 801b870:	b2db      	uxtb	r3, r3
 801b872:	2b00      	cmp	r3, #0
 801b874:	d007      	beq.n	801b886 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801b876:	4b1a      	ldr	r3, [pc, #104]	@ (801b8e0 <sys_timeout_abs+0xd8>)
 801b878:	681a      	ldr	r2, [r3, #0]
 801b87a:	693b      	ldr	r3, [r7, #16]
 801b87c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801b87e:	4a18      	ldr	r2, [pc, #96]	@ (801b8e0 <sys_timeout_abs+0xd8>)
 801b880:	693b      	ldr	r3, [r7, #16]
 801b882:	6013      	str	r3, [r2, #0]
 801b884:	e023      	b.n	801b8ce <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801b886:	4b16      	ldr	r3, [pc, #88]	@ (801b8e0 <sys_timeout_abs+0xd8>)
 801b888:	681b      	ldr	r3, [r3, #0]
 801b88a:	617b      	str	r3, [r7, #20]
 801b88c:	e01a      	b.n	801b8c4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801b88e:	697b      	ldr	r3, [r7, #20]
 801b890:	681b      	ldr	r3, [r3, #0]
 801b892:	2b00      	cmp	r3, #0
 801b894:	d00b      	beq.n	801b8ae <sys_timeout_abs+0xa6>
 801b896:	693b      	ldr	r3, [r7, #16]
 801b898:	685a      	ldr	r2, [r3, #4]
 801b89a:	697b      	ldr	r3, [r7, #20]
 801b89c:	681b      	ldr	r3, [r3, #0]
 801b89e:	685b      	ldr	r3, [r3, #4]
 801b8a0:	1ad3      	subs	r3, r2, r3
 801b8a2:	0fdb      	lsrs	r3, r3, #31
 801b8a4:	f003 0301 	and.w	r3, r3, #1
 801b8a8:	b2db      	uxtb	r3, r3
 801b8aa:	2b00      	cmp	r3, #0
 801b8ac:	d007      	beq.n	801b8be <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801b8ae:	697b      	ldr	r3, [r7, #20]
 801b8b0:	681a      	ldr	r2, [r3, #0]
 801b8b2:	693b      	ldr	r3, [r7, #16]
 801b8b4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801b8b6:	697b      	ldr	r3, [r7, #20]
 801b8b8:	693a      	ldr	r2, [r7, #16]
 801b8ba:	601a      	str	r2, [r3, #0]
        break;
 801b8bc:	e007      	b.n	801b8ce <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801b8be:	697b      	ldr	r3, [r7, #20]
 801b8c0:	681b      	ldr	r3, [r3, #0]
 801b8c2:	617b      	str	r3, [r7, #20]
 801b8c4:	697b      	ldr	r3, [r7, #20]
 801b8c6:	2b00      	cmp	r3, #0
 801b8c8:	d1e1      	bne.n	801b88e <sys_timeout_abs+0x86>
 801b8ca:	e000      	b.n	801b8ce <sys_timeout_abs+0xc6>
    return;
 801b8cc:	bf00      	nop
      }
    }
  }
}
 801b8ce:	3718      	adds	r7, #24
 801b8d0:	46bd      	mov	sp, r7
 801b8d2:	bd80      	pop	{r7, pc}
 801b8d4:	080225b4 	.word	0x080225b4
 801b8d8:	080225e8 	.word	0x080225e8
 801b8dc:	08022628 	.word	0x08022628
 801b8e0:	2001319c 	.word	0x2001319c

0801b8e4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801b8e4:	b580      	push	{r7, lr}
 801b8e6:	b086      	sub	sp, #24
 801b8e8:	af00      	add	r7, sp, #0
 801b8ea:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801b8ec:	687b      	ldr	r3, [r7, #4]
 801b8ee:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801b8f0:	697b      	ldr	r3, [r7, #20]
 801b8f2:	685b      	ldr	r3, [r3, #4]
 801b8f4:	4798      	blx	r3

  now = sys_now();
 801b8f6:	f7f0 f973 	bl	800bbe0 <sys_now>
 801b8fa:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801b8fc:	697b      	ldr	r3, [r7, #20]
 801b8fe:	681a      	ldr	r2, [r3, #0]
 801b900:	4b0f      	ldr	r3, [pc, #60]	@ (801b940 <lwip_cyclic_timer+0x5c>)
 801b902:	681b      	ldr	r3, [r3, #0]
 801b904:	4413      	add	r3, r2
 801b906:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801b908:	68fa      	ldr	r2, [r7, #12]
 801b90a:	693b      	ldr	r3, [r7, #16]
 801b90c:	1ad3      	subs	r3, r2, r3
 801b90e:	0fdb      	lsrs	r3, r3, #31
 801b910:	f003 0301 	and.w	r3, r3, #1
 801b914:	b2db      	uxtb	r3, r3
 801b916:	2b00      	cmp	r3, #0
 801b918:	d009      	beq.n	801b92e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b91a:	697b      	ldr	r3, [r7, #20]
 801b91c:	681a      	ldr	r2, [r3, #0]
 801b91e:	693b      	ldr	r3, [r7, #16]
 801b920:	4413      	add	r3, r2
 801b922:	687a      	ldr	r2, [r7, #4]
 801b924:	4907      	ldr	r1, [pc, #28]	@ (801b944 <lwip_cyclic_timer+0x60>)
 801b926:	4618      	mov	r0, r3
 801b928:	f7ff ff6e 	bl	801b808 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801b92c:	e004      	b.n	801b938 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801b92e:	687a      	ldr	r2, [r7, #4]
 801b930:	4904      	ldr	r1, [pc, #16]	@ (801b944 <lwip_cyclic_timer+0x60>)
 801b932:	68f8      	ldr	r0, [r7, #12]
 801b934:	f7ff ff68 	bl	801b808 <sys_timeout_abs>
}
 801b938:	bf00      	nop
 801b93a:	3718      	adds	r7, #24
 801b93c:	46bd      	mov	sp, r7
 801b93e:	bd80      	pop	{r7, pc}
 801b940:	200131a0 	.word	0x200131a0
 801b944:	0801b8e5 	.word	0x0801b8e5

0801b948 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801b948:	b580      	push	{r7, lr}
 801b94a:	b082      	sub	sp, #8
 801b94c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b94e:	2301      	movs	r3, #1
 801b950:	607b      	str	r3, [r7, #4]
 801b952:	e00e      	b.n	801b972 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801b954:	4a0b      	ldr	r2, [pc, #44]	@ (801b984 <sys_timeouts_init+0x3c>)
 801b956:	687b      	ldr	r3, [r7, #4]
 801b958:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801b95c:	687b      	ldr	r3, [r7, #4]
 801b95e:	00db      	lsls	r3, r3, #3
 801b960:	4a08      	ldr	r2, [pc, #32]	@ (801b984 <sys_timeouts_init+0x3c>)
 801b962:	4413      	add	r3, r2
 801b964:	461a      	mov	r2, r3
 801b966:	4908      	ldr	r1, [pc, #32]	@ (801b988 <sys_timeouts_init+0x40>)
 801b968:	f000 f810 	bl	801b98c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b96c:	687b      	ldr	r3, [r7, #4]
 801b96e:	3301      	adds	r3, #1
 801b970:	607b      	str	r3, [r7, #4]
 801b972:	687b      	ldr	r3, [r7, #4]
 801b974:	2b02      	cmp	r3, #2
 801b976:	d9ed      	bls.n	801b954 <sys_timeouts_init+0xc>
  }
}
 801b978:	bf00      	nop
 801b97a:	bf00      	nop
 801b97c:	3708      	adds	r7, #8
 801b97e:	46bd      	mov	sp, r7
 801b980:	bd80      	pop	{r7, pc}
 801b982:	bf00      	nop
 801b984:	0802380c 	.word	0x0802380c
 801b988:	0801b8e5 	.word	0x0801b8e5

0801b98c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801b98c:	b580      	push	{r7, lr}
 801b98e:	b086      	sub	sp, #24
 801b990:	af00      	add	r7, sp, #0
 801b992:	60f8      	str	r0, [r7, #12]
 801b994:	60b9      	str	r1, [r7, #8]
 801b996:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801b998:	68fb      	ldr	r3, [r7, #12]
 801b99a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b99e:	d306      	bcc.n	801b9ae <sys_timeout+0x22>
 801b9a0:	4b0a      	ldr	r3, [pc, #40]	@ (801b9cc <sys_timeout+0x40>)
 801b9a2:	f240 1229 	movw	r2, #297	@ 0x129
 801b9a6:	490a      	ldr	r1, [pc, #40]	@ (801b9d0 <sys_timeout+0x44>)
 801b9a8:	480a      	ldr	r0, [pc, #40]	@ (801b9d4 <sys_timeout+0x48>)
 801b9aa:	f003 fa49 	bl	801ee40 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b9ae:	f7f0 f917 	bl	800bbe0 <sys_now>
 801b9b2:	4602      	mov	r2, r0
 801b9b4:	68fb      	ldr	r3, [r7, #12]
 801b9b6:	4413      	add	r3, r2
 801b9b8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b9ba:	687a      	ldr	r2, [r7, #4]
 801b9bc:	68b9      	ldr	r1, [r7, #8]
 801b9be:	6978      	ldr	r0, [r7, #20]
 801b9c0:	f7ff ff22 	bl	801b808 <sys_timeout_abs>
#endif
}
 801b9c4:	bf00      	nop
 801b9c6:	3718      	adds	r7, #24
 801b9c8:	46bd      	mov	sp, r7
 801b9ca:	bd80      	pop	{r7, pc}
 801b9cc:	080225b4 	.word	0x080225b4
 801b9d0:	08022650 	.word	0x08022650
 801b9d4:	08022628 	.word	0x08022628

0801b9d8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801b9d8:	b580      	push	{r7, lr}
 801b9da:	b084      	sub	sp, #16
 801b9dc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801b9de:	f7f0 f8ff 	bl	800bbe0 <sys_now>
 801b9e2:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801b9e4:	4b17      	ldr	r3, [pc, #92]	@ (801ba44 <sys_check_timeouts+0x6c>)
 801b9e6:	681b      	ldr	r3, [r3, #0]
 801b9e8:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801b9ea:	68bb      	ldr	r3, [r7, #8]
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	d022      	beq.n	801ba36 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801b9f0:	68bb      	ldr	r3, [r7, #8]
 801b9f2:	685b      	ldr	r3, [r3, #4]
 801b9f4:	68fa      	ldr	r2, [r7, #12]
 801b9f6:	1ad3      	subs	r3, r2, r3
 801b9f8:	0fdb      	lsrs	r3, r3, #31
 801b9fa:	f003 0301 	and.w	r3, r3, #1
 801b9fe:	b2db      	uxtb	r3, r3
 801ba00:	2b00      	cmp	r3, #0
 801ba02:	d11a      	bne.n	801ba3a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801ba04:	68bb      	ldr	r3, [r7, #8]
 801ba06:	681b      	ldr	r3, [r3, #0]
 801ba08:	4a0e      	ldr	r2, [pc, #56]	@ (801ba44 <sys_check_timeouts+0x6c>)
 801ba0a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801ba0c:	68bb      	ldr	r3, [r7, #8]
 801ba0e:	689b      	ldr	r3, [r3, #8]
 801ba10:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801ba12:	68bb      	ldr	r3, [r7, #8]
 801ba14:	68db      	ldr	r3, [r3, #12]
 801ba16:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801ba18:	68bb      	ldr	r3, [r7, #8]
 801ba1a:	685b      	ldr	r3, [r3, #4]
 801ba1c:	4a0a      	ldr	r2, [pc, #40]	@ (801ba48 <sys_check_timeouts+0x70>)
 801ba1e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801ba20:	68b9      	ldr	r1, [r7, #8]
 801ba22:	200a      	movs	r0, #10
 801ba24:	f7f9 fb98 	bl	8015158 <memp_free>
    if (handler != NULL) {
 801ba28:	687b      	ldr	r3, [r7, #4]
 801ba2a:	2b00      	cmp	r3, #0
 801ba2c:	d0da      	beq.n	801b9e4 <sys_check_timeouts+0xc>
      handler(arg);
 801ba2e:	687b      	ldr	r3, [r7, #4]
 801ba30:	6838      	ldr	r0, [r7, #0]
 801ba32:	4798      	blx	r3
  do {
 801ba34:	e7d6      	b.n	801b9e4 <sys_check_timeouts+0xc>
      return;
 801ba36:	bf00      	nop
 801ba38:	e000      	b.n	801ba3c <sys_check_timeouts+0x64>
      return;
 801ba3a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801ba3c:	3710      	adds	r7, #16
 801ba3e:	46bd      	mov	sp, r7
 801ba40:	bd80      	pop	{r7, pc}
 801ba42:	bf00      	nop
 801ba44:	2001319c 	.word	0x2001319c
 801ba48:	200131a0 	.word	0x200131a0

0801ba4c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801ba4c:	b580      	push	{r7, lr}
 801ba4e:	b082      	sub	sp, #8
 801ba50:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801ba52:	4b16      	ldr	r3, [pc, #88]	@ (801baac <sys_timeouts_sleeptime+0x60>)
 801ba54:	681b      	ldr	r3, [r3, #0]
 801ba56:	2b00      	cmp	r3, #0
 801ba58:	d102      	bne.n	801ba60 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801ba5a:	f04f 33ff 	mov.w	r3, #4294967295
 801ba5e:	e020      	b.n	801baa2 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801ba60:	f7f0 f8be 	bl	800bbe0 <sys_now>
 801ba64:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801ba66:	4b11      	ldr	r3, [pc, #68]	@ (801baac <sys_timeouts_sleeptime+0x60>)
 801ba68:	681b      	ldr	r3, [r3, #0]
 801ba6a:	685a      	ldr	r2, [r3, #4]
 801ba6c:	687b      	ldr	r3, [r7, #4]
 801ba6e:	1ad3      	subs	r3, r2, r3
 801ba70:	0fdb      	lsrs	r3, r3, #31
 801ba72:	f003 0301 	and.w	r3, r3, #1
 801ba76:	b2db      	uxtb	r3, r3
 801ba78:	2b00      	cmp	r3, #0
 801ba7a:	d001      	beq.n	801ba80 <sys_timeouts_sleeptime+0x34>
    return 0;
 801ba7c:	2300      	movs	r3, #0
 801ba7e:	e010      	b.n	801baa2 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801ba80:	4b0a      	ldr	r3, [pc, #40]	@ (801baac <sys_timeouts_sleeptime+0x60>)
 801ba82:	681b      	ldr	r3, [r3, #0]
 801ba84:	685a      	ldr	r2, [r3, #4]
 801ba86:	687b      	ldr	r3, [r7, #4]
 801ba88:	1ad3      	subs	r3, r2, r3
 801ba8a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801ba8c:	683b      	ldr	r3, [r7, #0]
 801ba8e:	2b00      	cmp	r3, #0
 801ba90:	da06      	bge.n	801baa0 <sys_timeouts_sleeptime+0x54>
 801ba92:	4b07      	ldr	r3, [pc, #28]	@ (801bab0 <sys_timeouts_sleeptime+0x64>)
 801ba94:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801ba98:	4906      	ldr	r1, [pc, #24]	@ (801bab4 <sys_timeouts_sleeptime+0x68>)
 801ba9a:	4807      	ldr	r0, [pc, #28]	@ (801bab8 <sys_timeouts_sleeptime+0x6c>)
 801ba9c:	f003 f9d0 	bl	801ee40 <iprintf>
    return ret;
 801baa0:	683b      	ldr	r3, [r7, #0]
  }
}
 801baa2:	4618      	mov	r0, r3
 801baa4:	3708      	adds	r7, #8
 801baa6:	46bd      	mov	sp, r7
 801baa8:	bd80      	pop	{r7, pc}
 801baaa:	bf00      	nop
 801baac:	2001319c 	.word	0x2001319c
 801bab0:	080225b4 	.word	0x080225b4
 801bab4:	08022688 	.word	0x08022688
 801bab8:	08022628 	.word	0x08022628

0801babc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801babc:	b580      	push	{r7, lr}
 801babe:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801bac0:	f003 f8be 	bl	801ec40 <rand>
 801bac4:	4603      	mov	r3, r0
 801bac6:	b29b      	uxth	r3, r3
 801bac8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801bacc:	b29b      	uxth	r3, r3
 801bace:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801bad2:	b29a      	uxth	r2, r3
 801bad4:	4b01      	ldr	r3, [pc, #4]	@ (801badc <udp_init+0x20>)
 801bad6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801bad8:	bf00      	nop
 801bada:	bd80      	pop	{r7, pc}
 801badc:	20000034 	.word	0x20000034

0801bae0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801bae0:	b480      	push	{r7}
 801bae2:	b083      	sub	sp, #12
 801bae4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801bae6:	2300      	movs	r3, #0
 801bae8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801baea:	4b17      	ldr	r3, [pc, #92]	@ (801bb48 <udp_new_port+0x68>)
 801baec:	881b      	ldrh	r3, [r3, #0]
 801baee:	1c5a      	adds	r2, r3, #1
 801baf0:	b291      	uxth	r1, r2
 801baf2:	4a15      	ldr	r2, [pc, #84]	@ (801bb48 <udp_new_port+0x68>)
 801baf4:	8011      	strh	r1, [r2, #0]
 801baf6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801bafa:	4293      	cmp	r3, r2
 801bafc:	d103      	bne.n	801bb06 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801bafe:	4b12      	ldr	r3, [pc, #72]	@ (801bb48 <udp_new_port+0x68>)
 801bb00:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801bb04:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801bb06:	4b11      	ldr	r3, [pc, #68]	@ (801bb4c <udp_new_port+0x6c>)
 801bb08:	681b      	ldr	r3, [r3, #0]
 801bb0a:	603b      	str	r3, [r7, #0]
 801bb0c:	e011      	b.n	801bb32 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801bb0e:	683b      	ldr	r3, [r7, #0]
 801bb10:	8a5a      	ldrh	r2, [r3, #18]
 801bb12:	4b0d      	ldr	r3, [pc, #52]	@ (801bb48 <udp_new_port+0x68>)
 801bb14:	881b      	ldrh	r3, [r3, #0]
 801bb16:	429a      	cmp	r2, r3
 801bb18:	d108      	bne.n	801bb2c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801bb1a:	88fb      	ldrh	r3, [r7, #6]
 801bb1c:	3301      	adds	r3, #1
 801bb1e:	80fb      	strh	r3, [r7, #6]
 801bb20:	88fb      	ldrh	r3, [r7, #6]
 801bb22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801bb26:	d3e0      	bcc.n	801baea <udp_new_port+0xa>
        return 0;
 801bb28:	2300      	movs	r3, #0
 801bb2a:	e007      	b.n	801bb3c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801bb2c:	683b      	ldr	r3, [r7, #0]
 801bb2e:	68db      	ldr	r3, [r3, #12]
 801bb30:	603b      	str	r3, [r7, #0]
 801bb32:	683b      	ldr	r3, [r7, #0]
 801bb34:	2b00      	cmp	r3, #0
 801bb36:	d1ea      	bne.n	801bb0e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801bb38:	4b03      	ldr	r3, [pc, #12]	@ (801bb48 <udp_new_port+0x68>)
 801bb3a:	881b      	ldrh	r3, [r3, #0]
}
 801bb3c:	4618      	mov	r0, r3
 801bb3e:	370c      	adds	r7, #12
 801bb40:	46bd      	mov	sp, r7
 801bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb46:	4770      	bx	lr
 801bb48:	20000034 	.word	0x20000034
 801bb4c:	200131a8 	.word	0x200131a8

0801bb50 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801bb50:	b580      	push	{r7, lr}
 801bb52:	b084      	sub	sp, #16
 801bb54:	af00      	add	r7, sp, #0
 801bb56:	60f8      	str	r0, [r7, #12]
 801bb58:	60b9      	str	r1, [r7, #8]
 801bb5a:	4613      	mov	r3, r2
 801bb5c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801bb5e:	68fb      	ldr	r3, [r7, #12]
 801bb60:	2b00      	cmp	r3, #0
 801bb62:	d105      	bne.n	801bb70 <udp_input_local_match+0x20>
 801bb64:	4b27      	ldr	r3, [pc, #156]	@ (801bc04 <udp_input_local_match+0xb4>)
 801bb66:	2287      	movs	r2, #135	@ 0x87
 801bb68:	4927      	ldr	r1, [pc, #156]	@ (801bc08 <udp_input_local_match+0xb8>)
 801bb6a:	4828      	ldr	r0, [pc, #160]	@ (801bc0c <udp_input_local_match+0xbc>)
 801bb6c:	f003 f968 	bl	801ee40 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801bb70:	68bb      	ldr	r3, [r7, #8]
 801bb72:	2b00      	cmp	r3, #0
 801bb74:	d105      	bne.n	801bb82 <udp_input_local_match+0x32>
 801bb76:	4b23      	ldr	r3, [pc, #140]	@ (801bc04 <udp_input_local_match+0xb4>)
 801bb78:	2288      	movs	r2, #136	@ 0x88
 801bb7a:	4925      	ldr	r1, [pc, #148]	@ (801bc10 <udp_input_local_match+0xc0>)
 801bb7c:	4823      	ldr	r0, [pc, #140]	@ (801bc0c <udp_input_local_match+0xbc>)
 801bb7e:	f003 f95f 	bl	801ee40 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801bb82:	68fb      	ldr	r3, [r7, #12]
 801bb84:	7a1b      	ldrb	r3, [r3, #8]
 801bb86:	2b00      	cmp	r3, #0
 801bb88:	d00b      	beq.n	801bba2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801bb8a:	68fb      	ldr	r3, [r7, #12]
 801bb8c:	7a1a      	ldrb	r2, [r3, #8]
 801bb8e:	4b21      	ldr	r3, [pc, #132]	@ (801bc14 <udp_input_local_match+0xc4>)
 801bb90:	685b      	ldr	r3, [r3, #4]
 801bb92:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801bb96:	3301      	adds	r3, #1
 801bb98:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801bb9a:	429a      	cmp	r2, r3
 801bb9c:	d001      	beq.n	801bba2 <udp_input_local_match+0x52>
    return 0;
 801bb9e:	2300      	movs	r3, #0
 801bba0:	e02b      	b.n	801bbfa <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801bba2:	79fb      	ldrb	r3, [r7, #7]
 801bba4:	2b00      	cmp	r3, #0
 801bba6:	d018      	beq.n	801bbda <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bba8:	68fb      	ldr	r3, [r7, #12]
 801bbaa:	2b00      	cmp	r3, #0
 801bbac:	d013      	beq.n	801bbd6 <udp_input_local_match+0x86>
 801bbae:	68fb      	ldr	r3, [r7, #12]
 801bbb0:	681b      	ldr	r3, [r3, #0]
 801bbb2:	2b00      	cmp	r3, #0
 801bbb4:	d00f      	beq.n	801bbd6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801bbb6:	4b17      	ldr	r3, [pc, #92]	@ (801bc14 <udp_input_local_match+0xc4>)
 801bbb8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bbba:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bbbe:	d00a      	beq.n	801bbd6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801bbc0:	68fb      	ldr	r3, [r7, #12]
 801bbc2:	681a      	ldr	r2, [r3, #0]
 801bbc4:	4b13      	ldr	r3, [pc, #76]	@ (801bc14 <udp_input_local_match+0xc4>)
 801bbc6:	695b      	ldr	r3, [r3, #20]
 801bbc8:	405a      	eors	r2, r3
 801bbca:	68bb      	ldr	r3, [r7, #8]
 801bbcc:	3308      	adds	r3, #8
 801bbce:	681b      	ldr	r3, [r3, #0]
 801bbd0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801bbd2:	2b00      	cmp	r3, #0
 801bbd4:	d110      	bne.n	801bbf8 <udp_input_local_match+0xa8>
          return 1;
 801bbd6:	2301      	movs	r3, #1
 801bbd8:	e00f      	b.n	801bbfa <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801bbda:	68fb      	ldr	r3, [r7, #12]
 801bbdc:	2b00      	cmp	r3, #0
 801bbde:	d009      	beq.n	801bbf4 <udp_input_local_match+0xa4>
 801bbe0:	68fb      	ldr	r3, [r7, #12]
 801bbe2:	681b      	ldr	r3, [r3, #0]
 801bbe4:	2b00      	cmp	r3, #0
 801bbe6:	d005      	beq.n	801bbf4 <udp_input_local_match+0xa4>
 801bbe8:	68fb      	ldr	r3, [r7, #12]
 801bbea:	681a      	ldr	r2, [r3, #0]
 801bbec:	4b09      	ldr	r3, [pc, #36]	@ (801bc14 <udp_input_local_match+0xc4>)
 801bbee:	695b      	ldr	r3, [r3, #20]
 801bbf0:	429a      	cmp	r2, r3
 801bbf2:	d101      	bne.n	801bbf8 <udp_input_local_match+0xa8>
        return 1;
 801bbf4:	2301      	movs	r3, #1
 801bbf6:	e000      	b.n	801bbfa <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801bbf8:	2300      	movs	r3, #0
}
 801bbfa:	4618      	mov	r0, r3
 801bbfc:	3710      	adds	r7, #16
 801bbfe:	46bd      	mov	sp, r7
 801bc00:	bd80      	pop	{r7, pc}
 801bc02:	bf00      	nop
 801bc04:	0802269c 	.word	0x0802269c
 801bc08:	080226cc 	.word	0x080226cc
 801bc0c:	080226f0 	.word	0x080226f0
 801bc10:	08022718 	.word	0x08022718
 801bc14:	2000f9f8 	.word	0x2000f9f8

0801bc18 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801bc18:	b590      	push	{r4, r7, lr}
 801bc1a:	b08d      	sub	sp, #52	@ 0x34
 801bc1c:	af02      	add	r7, sp, #8
 801bc1e:	6078      	str	r0, [r7, #4]
 801bc20:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801bc22:	2300      	movs	r3, #0
 801bc24:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801bc26:	687b      	ldr	r3, [r7, #4]
 801bc28:	2b00      	cmp	r3, #0
 801bc2a:	d105      	bne.n	801bc38 <udp_input+0x20>
 801bc2c:	4b7c      	ldr	r3, [pc, #496]	@ (801be20 <udp_input+0x208>)
 801bc2e:	22cf      	movs	r2, #207	@ 0xcf
 801bc30:	497c      	ldr	r1, [pc, #496]	@ (801be24 <udp_input+0x20c>)
 801bc32:	487d      	ldr	r0, [pc, #500]	@ (801be28 <udp_input+0x210>)
 801bc34:	f003 f904 	bl	801ee40 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801bc38:	683b      	ldr	r3, [r7, #0]
 801bc3a:	2b00      	cmp	r3, #0
 801bc3c:	d105      	bne.n	801bc4a <udp_input+0x32>
 801bc3e:	4b78      	ldr	r3, [pc, #480]	@ (801be20 <udp_input+0x208>)
 801bc40:	22d0      	movs	r2, #208	@ 0xd0
 801bc42:	497a      	ldr	r1, [pc, #488]	@ (801be2c <udp_input+0x214>)
 801bc44:	4878      	ldr	r0, [pc, #480]	@ (801be28 <udp_input+0x210>)
 801bc46:	f003 f8fb 	bl	801ee40 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801bc4a:	687b      	ldr	r3, [r7, #4]
 801bc4c:	895b      	ldrh	r3, [r3, #10]
 801bc4e:	2b07      	cmp	r3, #7
 801bc50:	d803      	bhi.n	801bc5a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801bc52:	6878      	ldr	r0, [r7, #4]
 801bc54:	f7fa f924 	bl	8015ea0 <pbuf_free>
    goto end;
 801bc58:	e0de      	b.n	801be18 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801bc5a:	687b      	ldr	r3, [r7, #4]
 801bc5c:	685b      	ldr	r3, [r3, #4]
 801bc5e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801bc60:	4b73      	ldr	r3, [pc, #460]	@ (801be30 <udp_input+0x218>)
 801bc62:	695b      	ldr	r3, [r3, #20]
 801bc64:	4a72      	ldr	r2, [pc, #456]	@ (801be30 <udp_input+0x218>)
 801bc66:	6812      	ldr	r2, [r2, #0]
 801bc68:	4611      	mov	r1, r2
 801bc6a:	4618      	mov	r0, r3
 801bc6c:	f001 ffa0 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 801bc70:	4603      	mov	r3, r0
 801bc72:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801bc74:	697b      	ldr	r3, [r7, #20]
 801bc76:	881b      	ldrh	r3, [r3, #0]
 801bc78:	b29b      	uxth	r3, r3
 801bc7a:	4618      	mov	r0, r3
 801bc7c:	f7f8 fd1e 	bl	80146bc <lwip_htons>
 801bc80:	4603      	mov	r3, r0
 801bc82:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801bc84:	697b      	ldr	r3, [r7, #20]
 801bc86:	885b      	ldrh	r3, [r3, #2]
 801bc88:	b29b      	uxth	r3, r3
 801bc8a:	4618      	mov	r0, r3
 801bc8c:	f7f8 fd16 	bl	80146bc <lwip_htons>
 801bc90:	4603      	mov	r3, r0
 801bc92:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801bc94:	2300      	movs	r3, #0
 801bc96:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801bc98:	2300      	movs	r3, #0
 801bc9a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801bc9c:	2300      	movs	r3, #0
 801bc9e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801bca0:	4b64      	ldr	r3, [pc, #400]	@ (801be34 <udp_input+0x21c>)
 801bca2:	681b      	ldr	r3, [r3, #0]
 801bca4:	627b      	str	r3, [r7, #36]	@ 0x24
 801bca6:	e054      	b.n	801bd52 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801bca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bcaa:	8a5b      	ldrh	r3, [r3, #18]
 801bcac:	89fa      	ldrh	r2, [r7, #14]
 801bcae:	429a      	cmp	r2, r3
 801bcb0:	d14a      	bne.n	801bd48 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801bcb2:	7cfb      	ldrb	r3, [r7, #19]
 801bcb4:	461a      	mov	r2, r3
 801bcb6:	6839      	ldr	r1, [r7, #0]
 801bcb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801bcba:	f7ff ff49 	bl	801bb50 <udp_input_local_match>
 801bcbe:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801bcc0:	2b00      	cmp	r3, #0
 801bcc2:	d041      	beq.n	801bd48 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801bcc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bcc6:	7c1b      	ldrb	r3, [r3, #16]
 801bcc8:	f003 0304 	and.w	r3, r3, #4
 801bccc:	2b00      	cmp	r3, #0
 801bcce:	d11d      	bne.n	801bd0c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801bcd0:	69fb      	ldr	r3, [r7, #28]
 801bcd2:	2b00      	cmp	r3, #0
 801bcd4:	d102      	bne.n	801bcdc <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801bcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bcd8:	61fb      	str	r3, [r7, #28]
 801bcda:	e017      	b.n	801bd0c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801bcdc:	7cfb      	ldrb	r3, [r7, #19]
 801bcde:	2b00      	cmp	r3, #0
 801bce0:	d014      	beq.n	801bd0c <udp_input+0xf4>
 801bce2:	4b53      	ldr	r3, [pc, #332]	@ (801be30 <udp_input+0x218>)
 801bce4:	695b      	ldr	r3, [r3, #20]
 801bce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bcea:	d10f      	bne.n	801bd0c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801bcec:	69fb      	ldr	r3, [r7, #28]
 801bcee:	681a      	ldr	r2, [r3, #0]
 801bcf0:	683b      	ldr	r3, [r7, #0]
 801bcf2:	3304      	adds	r3, #4
 801bcf4:	681b      	ldr	r3, [r3, #0]
 801bcf6:	429a      	cmp	r2, r3
 801bcf8:	d008      	beq.n	801bd0c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801bcfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bcfc:	681a      	ldr	r2, [r3, #0]
 801bcfe:	683b      	ldr	r3, [r7, #0]
 801bd00:	3304      	adds	r3, #4
 801bd02:	681b      	ldr	r3, [r3, #0]
 801bd04:	429a      	cmp	r2, r3
 801bd06:	d101      	bne.n	801bd0c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801bd08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd0a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801bd0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd0e:	8a9b      	ldrh	r3, [r3, #20]
 801bd10:	8a3a      	ldrh	r2, [r7, #16]
 801bd12:	429a      	cmp	r2, r3
 801bd14:	d118      	bne.n	801bd48 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801bd16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd18:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801bd1a:	2b00      	cmp	r3, #0
 801bd1c:	d005      	beq.n	801bd2a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801bd1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd20:	685a      	ldr	r2, [r3, #4]
 801bd22:	4b43      	ldr	r3, [pc, #268]	@ (801be30 <udp_input+0x218>)
 801bd24:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801bd26:	429a      	cmp	r2, r3
 801bd28:	d10e      	bne.n	801bd48 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801bd2a:	6a3b      	ldr	r3, [r7, #32]
 801bd2c:	2b00      	cmp	r3, #0
 801bd2e:	d014      	beq.n	801bd5a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801bd30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd32:	68da      	ldr	r2, [r3, #12]
 801bd34:	6a3b      	ldr	r3, [r7, #32]
 801bd36:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801bd38:	4b3e      	ldr	r3, [pc, #248]	@ (801be34 <udp_input+0x21c>)
 801bd3a:	681a      	ldr	r2, [r3, #0]
 801bd3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd3e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801bd40:	4a3c      	ldr	r2, [pc, #240]	@ (801be34 <udp_input+0x21c>)
 801bd42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd44:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801bd46:	e008      	b.n	801bd5a <udp_input+0x142>
      }
    }

    prev = pcb;
 801bd48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd4a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801bd4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd4e:	68db      	ldr	r3, [r3, #12]
 801bd50:	627b      	str	r3, [r7, #36]	@ 0x24
 801bd52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd54:	2b00      	cmp	r3, #0
 801bd56:	d1a7      	bne.n	801bca8 <udp_input+0x90>
 801bd58:	e000      	b.n	801bd5c <udp_input+0x144>
        break;
 801bd5a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801bd5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd5e:	2b00      	cmp	r3, #0
 801bd60:	d101      	bne.n	801bd66 <udp_input+0x14e>
    pcb = uncon_pcb;
 801bd62:	69fb      	ldr	r3, [r7, #28]
 801bd64:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801bd66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bd68:	2b00      	cmp	r3, #0
 801bd6a:	d002      	beq.n	801bd72 <udp_input+0x15a>
    for_us = 1;
 801bd6c:	2301      	movs	r3, #1
 801bd6e:	76fb      	strb	r3, [r7, #27]
 801bd70:	e00a      	b.n	801bd88 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801bd72:	683b      	ldr	r3, [r7, #0]
 801bd74:	3304      	adds	r3, #4
 801bd76:	681a      	ldr	r2, [r3, #0]
 801bd78:	4b2d      	ldr	r3, [pc, #180]	@ (801be30 <udp_input+0x218>)
 801bd7a:	695b      	ldr	r3, [r3, #20]
 801bd7c:	429a      	cmp	r2, r3
 801bd7e:	bf0c      	ite	eq
 801bd80:	2301      	moveq	r3, #1
 801bd82:	2300      	movne	r3, #0
 801bd84:	b2db      	uxtb	r3, r3
 801bd86:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801bd88:	7efb      	ldrb	r3, [r7, #27]
 801bd8a:	2b00      	cmp	r3, #0
 801bd8c:	d041      	beq.n	801be12 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801bd8e:	2108      	movs	r1, #8
 801bd90:	6878      	ldr	r0, [r7, #4]
 801bd92:	f7f9 ffff 	bl	8015d94 <pbuf_remove_header>
 801bd96:	4603      	mov	r3, r0
 801bd98:	2b00      	cmp	r3, #0
 801bd9a:	d00a      	beq.n	801bdb2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801bd9c:	4b20      	ldr	r3, [pc, #128]	@ (801be20 <udp_input+0x208>)
 801bd9e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801bda2:	4925      	ldr	r1, [pc, #148]	@ (801be38 <udp_input+0x220>)
 801bda4:	4820      	ldr	r0, [pc, #128]	@ (801be28 <udp_input+0x210>)
 801bda6:	f003 f84b 	bl	801ee40 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801bdaa:	6878      	ldr	r0, [r7, #4]
 801bdac:	f7fa f878 	bl	8015ea0 <pbuf_free>
      goto end;
 801bdb0:	e032      	b.n	801be18 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801bdb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdb4:	2b00      	cmp	r3, #0
 801bdb6:	d012      	beq.n	801bdde <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801bdb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdba:	699b      	ldr	r3, [r3, #24]
 801bdbc:	2b00      	cmp	r3, #0
 801bdbe:	d00a      	beq.n	801bdd6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801bdc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdc2:	699c      	ldr	r4, [r3, #24]
 801bdc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bdc6:	69d8      	ldr	r0, [r3, #28]
 801bdc8:	8a3b      	ldrh	r3, [r7, #16]
 801bdca:	9300      	str	r3, [sp, #0]
 801bdcc:	4b1b      	ldr	r3, [pc, #108]	@ (801be3c <udp_input+0x224>)
 801bdce:	687a      	ldr	r2, [r7, #4]
 801bdd0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801bdd2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801bdd4:	e021      	b.n	801be1a <udp_input+0x202>
        pbuf_free(p);
 801bdd6:	6878      	ldr	r0, [r7, #4]
 801bdd8:	f7fa f862 	bl	8015ea0 <pbuf_free>
        goto end;
 801bddc:	e01c      	b.n	801be18 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801bdde:	7cfb      	ldrb	r3, [r7, #19]
 801bde0:	2b00      	cmp	r3, #0
 801bde2:	d112      	bne.n	801be0a <udp_input+0x1f2>
 801bde4:	4b12      	ldr	r3, [pc, #72]	@ (801be30 <udp_input+0x218>)
 801bde6:	695b      	ldr	r3, [r3, #20]
 801bde8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bdec:	2be0      	cmp	r3, #224	@ 0xe0
 801bdee:	d00c      	beq.n	801be0a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801bdf0:	4b0f      	ldr	r3, [pc, #60]	@ (801be30 <udp_input+0x218>)
 801bdf2:	899b      	ldrh	r3, [r3, #12]
 801bdf4:	3308      	adds	r3, #8
 801bdf6:	b29b      	uxth	r3, r3
 801bdf8:	b21b      	sxth	r3, r3
 801bdfa:	4619      	mov	r1, r3
 801bdfc:	6878      	ldr	r0, [r7, #4]
 801bdfe:	f7fa f83c 	bl	8015e7a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801be02:	2103      	movs	r1, #3
 801be04:	6878      	ldr	r0, [r7, #4]
 801be06:	f001 fbb3 	bl	801d570 <icmp_dest_unreach>
      pbuf_free(p);
 801be0a:	6878      	ldr	r0, [r7, #4]
 801be0c:	f7fa f848 	bl	8015ea0 <pbuf_free>
  return;
 801be10:	e003      	b.n	801be1a <udp_input+0x202>
    pbuf_free(p);
 801be12:	6878      	ldr	r0, [r7, #4]
 801be14:	f7fa f844 	bl	8015ea0 <pbuf_free>
  return;
 801be18:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801be1a:	372c      	adds	r7, #44	@ 0x2c
 801be1c:	46bd      	mov	sp, r7
 801be1e:	bd90      	pop	{r4, r7, pc}
 801be20:	0802269c 	.word	0x0802269c
 801be24:	08022740 	.word	0x08022740
 801be28:	080226f0 	.word	0x080226f0
 801be2c:	08022758 	.word	0x08022758
 801be30:	2000f9f8 	.word	0x2000f9f8
 801be34:	200131a8 	.word	0x200131a8
 801be38:	08022774 	.word	0x08022774
 801be3c:	2000fa08 	.word	0x2000fa08

0801be40 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801be40:	b580      	push	{r7, lr}
 801be42:	b082      	sub	sp, #8
 801be44:	af00      	add	r7, sp, #0
 801be46:	6078      	str	r0, [r7, #4]
 801be48:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801be4a:	687b      	ldr	r3, [r7, #4]
 801be4c:	2b00      	cmp	r3, #0
 801be4e:	d109      	bne.n	801be64 <udp_send+0x24>
 801be50:	4b11      	ldr	r3, [pc, #68]	@ (801be98 <udp_send+0x58>)
 801be52:	f240 12d5 	movw	r2, #469	@ 0x1d5
 801be56:	4911      	ldr	r1, [pc, #68]	@ (801be9c <udp_send+0x5c>)
 801be58:	4811      	ldr	r0, [pc, #68]	@ (801bea0 <udp_send+0x60>)
 801be5a:	f002 fff1 	bl	801ee40 <iprintf>
 801be5e:	f06f 030f 	mvn.w	r3, #15
 801be62:	e015      	b.n	801be90 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 801be64:	683b      	ldr	r3, [r7, #0]
 801be66:	2b00      	cmp	r3, #0
 801be68:	d109      	bne.n	801be7e <udp_send+0x3e>
 801be6a:	4b0b      	ldr	r3, [pc, #44]	@ (801be98 <udp_send+0x58>)
 801be6c:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801be70:	490c      	ldr	r1, [pc, #48]	@ (801bea4 <udp_send+0x64>)
 801be72:	480b      	ldr	r0, [pc, #44]	@ (801bea0 <udp_send+0x60>)
 801be74:	f002 ffe4 	bl	801ee40 <iprintf>
 801be78:	f06f 030f 	mvn.w	r3, #15
 801be7c:	e008      	b.n	801be90 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801be7e:	687b      	ldr	r3, [r7, #4]
 801be80:	1d1a      	adds	r2, r3, #4
 801be82:	687b      	ldr	r3, [r7, #4]
 801be84:	8a9b      	ldrh	r3, [r3, #20]
 801be86:	6839      	ldr	r1, [r7, #0]
 801be88:	6878      	ldr	r0, [r7, #4]
 801be8a:	f000 f80d 	bl	801bea8 <udp_sendto>
 801be8e:	4603      	mov	r3, r0
}
 801be90:	4618      	mov	r0, r3
 801be92:	3708      	adds	r7, #8
 801be94:	46bd      	mov	sp, r7
 801be96:	bd80      	pop	{r7, pc}
 801be98:	0802269c 	.word	0x0802269c
 801be9c:	08022790 	.word	0x08022790
 801bea0:	080226f0 	.word	0x080226f0
 801bea4:	080227a8 	.word	0x080227a8

0801bea8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 801bea8:	b580      	push	{r7, lr}
 801beaa:	b088      	sub	sp, #32
 801beac:	af02      	add	r7, sp, #8
 801beae:	60f8      	str	r0, [r7, #12]
 801beb0:	60b9      	str	r1, [r7, #8]
 801beb2:	607a      	str	r2, [r7, #4]
 801beb4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 801beb6:	68fb      	ldr	r3, [r7, #12]
 801beb8:	2b00      	cmp	r3, #0
 801beba:	d109      	bne.n	801bed0 <udp_sendto+0x28>
 801bebc:	4b23      	ldr	r3, [pc, #140]	@ (801bf4c <udp_sendto+0xa4>)
 801bebe:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801bec2:	4923      	ldr	r1, [pc, #140]	@ (801bf50 <udp_sendto+0xa8>)
 801bec4:	4823      	ldr	r0, [pc, #140]	@ (801bf54 <udp_sendto+0xac>)
 801bec6:	f002 ffbb 	bl	801ee40 <iprintf>
 801beca:	f06f 030f 	mvn.w	r3, #15
 801bece:	e038      	b.n	801bf42 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 801bed0:	68bb      	ldr	r3, [r7, #8]
 801bed2:	2b00      	cmp	r3, #0
 801bed4:	d109      	bne.n	801beea <udp_sendto+0x42>
 801bed6:	4b1d      	ldr	r3, [pc, #116]	@ (801bf4c <udp_sendto+0xa4>)
 801bed8:	f240 2219 	movw	r2, #537	@ 0x219
 801bedc:	491e      	ldr	r1, [pc, #120]	@ (801bf58 <udp_sendto+0xb0>)
 801bede:	481d      	ldr	r0, [pc, #116]	@ (801bf54 <udp_sendto+0xac>)
 801bee0:	f002 ffae 	bl	801ee40 <iprintf>
 801bee4:	f06f 030f 	mvn.w	r3, #15
 801bee8:	e02b      	b.n	801bf42 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801beea:	687b      	ldr	r3, [r7, #4]
 801beec:	2b00      	cmp	r3, #0
 801beee:	d109      	bne.n	801bf04 <udp_sendto+0x5c>
 801bef0:	4b16      	ldr	r3, [pc, #88]	@ (801bf4c <udp_sendto+0xa4>)
 801bef2:	f240 221a 	movw	r2, #538	@ 0x21a
 801bef6:	4919      	ldr	r1, [pc, #100]	@ (801bf5c <udp_sendto+0xb4>)
 801bef8:	4816      	ldr	r0, [pc, #88]	@ (801bf54 <udp_sendto+0xac>)
 801befa:	f002 ffa1 	bl	801ee40 <iprintf>
 801befe:	f06f 030f 	mvn.w	r3, #15
 801bf02:	e01e      	b.n	801bf42 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801bf04:	68fb      	ldr	r3, [r7, #12]
 801bf06:	7a1b      	ldrb	r3, [r3, #8]
 801bf08:	2b00      	cmp	r3, #0
 801bf0a:	d006      	beq.n	801bf1a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801bf0c:	68fb      	ldr	r3, [r7, #12]
 801bf0e:	7a1b      	ldrb	r3, [r3, #8]
 801bf10:	4618      	mov	r0, r3
 801bf12:	f7f9 fc37 	bl	8015784 <netif_get_by_index>
 801bf16:	6178      	str	r0, [r7, #20]
 801bf18:	e003      	b.n	801bf22 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801bf1a:	6878      	ldr	r0, [r7, #4]
 801bf1c:	f001 fbb2 	bl	801d684 <ip4_route>
 801bf20:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801bf22:	697b      	ldr	r3, [r7, #20]
 801bf24:	2b00      	cmp	r3, #0
 801bf26:	d102      	bne.n	801bf2e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 801bf28:	f06f 0303 	mvn.w	r3, #3
 801bf2c:	e009      	b.n	801bf42 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801bf2e:	887a      	ldrh	r2, [r7, #2]
 801bf30:	697b      	ldr	r3, [r7, #20]
 801bf32:	9300      	str	r3, [sp, #0]
 801bf34:	4613      	mov	r3, r2
 801bf36:	687a      	ldr	r2, [r7, #4]
 801bf38:	68b9      	ldr	r1, [r7, #8]
 801bf3a:	68f8      	ldr	r0, [r7, #12]
 801bf3c:	f000 f810 	bl	801bf60 <udp_sendto_if>
 801bf40:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801bf42:	4618      	mov	r0, r3
 801bf44:	3718      	adds	r7, #24
 801bf46:	46bd      	mov	sp, r7
 801bf48:	bd80      	pop	{r7, pc}
 801bf4a:	bf00      	nop
 801bf4c:	0802269c 	.word	0x0802269c
 801bf50:	080227c0 	.word	0x080227c0
 801bf54:	080226f0 	.word	0x080226f0
 801bf58:	080227d8 	.word	0x080227d8
 801bf5c:	080227f4 	.word	0x080227f4

0801bf60 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801bf60:	b580      	push	{r7, lr}
 801bf62:	b088      	sub	sp, #32
 801bf64:	af02      	add	r7, sp, #8
 801bf66:	60f8      	str	r0, [r7, #12]
 801bf68:	60b9      	str	r1, [r7, #8]
 801bf6a:	607a      	str	r2, [r7, #4]
 801bf6c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801bf6e:	68fb      	ldr	r3, [r7, #12]
 801bf70:	2b00      	cmp	r3, #0
 801bf72:	d109      	bne.n	801bf88 <udp_sendto_if+0x28>
 801bf74:	4b2e      	ldr	r3, [pc, #184]	@ (801c030 <udp_sendto_if+0xd0>)
 801bf76:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bf7a:	492e      	ldr	r1, [pc, #184]	@ (801c034 <udp_sendto_if+0xd4>)
 801bf7c:	482e      	ldr	r0, [pc, #184]	@ (801c038 <udp_sendto_if+0xd8>)
 801bf7e:	f002 ff5f 	bl	801ee40 <iprintf>
 801bf82:	f06f 030f 	mvn.w	r3, #15
 801bf86:	e04f      	b.n	801c028 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 801bf88:	68bb      	ldr	r3, [r7, #8]
 801bf8a:	2b00      	cmp	r3, #0
 801bf8c:	d109      	bne.n	801bfa2 <udp_sendto_if+0x42>
 801bf8e:	4b28      	ldr	r3, [pc, #160]	@ (801c030 <udp_sendto_if+0xd0>)
 801bf90:	f240 2281 	movw	r2, #641	@ 0x281
 801bf94:	4929      	ldr	r1, [pc, #164]	@ (801c03c <udp_sendto_if+0xdc>)
 801bf96:	4828      	ldr	r0, [pc, #160]	@ (801c038 <udp_sendto_if+0xd8>)
 801bf98:	f002 ff52 	bl	801ee40 <iprintf>
 801bf9c:	f06f 030f 	mvn.w	r3, #15
 801bfa0:	e042      	b.n	801c028 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801bfa2:	687b      	ldr	r3, [r7, #4]
 801bfa4:	2b00      	cmp	r3, #0
 801bfa6:	d109      	bne.n	801bfbc <udp_sendto_if+0x5c>
 801bfa8:	4b21      	ldr	r3, [pc, #132]	@ (801c030 <udp_sendto_if+0xd0>)
 801bfaa:	f240 2282 	movw	r2, #642	@ 0x282
 801bfae:	4924      	ldr	r1, [pc, #144]	@ (801c040 <udp_sendto_if+0xe0>)
 801bfb0:	4821      	ldr	r0, [pc, #132]	@ (801c038 <udp_sendto_if+0xd8>)
 801bfb2:	f002 ff45 	bl	801ee40 <iprintf>
 801bfb6:	f06f 030f 	mvn.w	r3, #15
 801bfba:	e035      	b.n	801c028 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801bfbc:	6a3b      	ldr	r3, [r7, #32]
 801bfbe:	2b00      	cmp	r3, #0
 801bfc0:	d109      	bne.n	801bfd6 <udp_sendto_if+0x76>
 801bfc2:	4b1b      	ldr	r3, [pc, #108]	@ (801c030 <udp_sendto_if+0xd0>)
 801bfc4:	f240 2283 	movw	r2, #643	@ 0x283
 801bfc8:	491e      	ldr	r1, [pc, #120]	@ (801c044 <udp_sendto_if+0xe4>)
 801bfca:	481b      	ldr	r0, [pc, #108]	@ (801c038 <udp_sendto_if+0xd8>)
 801bfcc:	f002 ff38 	bl	801ee40 <iprintf>
 801bfd0:	f06f 030f 	mvn.w	r3, #15
 801bfd4:	e028      	b.n	801c028 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bfd6:	68fb      	ldr	r3, [r7, #12]
 801bfd8:	2b00      	cmp	r3, #0
 801bfda:	d009      	beq.n	801bff0 <udp_sendto_if+0x90>
 801bfdc:	68fb      	ldr	r3, [r7, #12]
 801bfde:	681b      	ldr	r3, [r3, #0]
 801bfe0:	2b00      	cmp	r3, #0
 801bfe2:	d005      	beq.n	801bff0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801bfe4:	68fb      	ldr	r3, [r7, #12]
 801bfe6:	681b      	ldr	r3, [r3, #0]
 801bfe8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801bfec:	2be0      	cmp	r3, #224	@ 0xe0
 801bfee:	d103      	bne.n	801bff8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801bff0:	6a3b      	ldr	r3, [r7, #32]
 801bff2:	3304      	adds	r3, #4
 801bff4:	617b      	str	r3, [r7, #20]
 801bff6:	e00b      	b.n	801c010 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 801bff8:	68fb      	ldr	r3, [r7, #12]
 801bffa:	681a      	ldr	r2, [r3, #0]
 801bffc:	6a3b      	ldr	r3, [r7, #32]
 801bffe:	3304      	adds	r3, #4
 801c000:	681b      	ldr	r3, [r3, #0]
 801c002:	429a      	cmp	r2, r3
 801c004:	d002      	beq.n	801c00c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801c006:	f06f 0303 	mvn.w	r3, #3
 801c00a:	e00d      	b.n	801c028 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801c00c:	68fb      	ldr	r3, [r7, #12]
 801c00e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801c010:	887a      	ldrh	r2, [r7, #2]
 801c012:	697b      	ldr	r3, [r7, #20]
 801c014:	9301      	str	r3, [sp, #4]
 801c016:	6a3b      	ldr	r3, [r7, #32]
 801c018:	9300      	str	r3, [sp, #0]
 801c01a:	4613      	mov	r3, r2
 801c01c:	687a      	ldr	r2, [r7, #4]
 801c01e:	68b9      	ldr	r1, [r7, #8]
 801c020:	68f8      	ldr	r0, [r7, #12]
 801c022:	f000 f811 	bl	801c048 <udp_sendto_if_src>
 801c026:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801c028:	4618      	mov	r0, r3
 801c02a:	3718      	adds	r7, #24
 801c02c:	46bd      	mov	sp, r7
 801c02e:	bd80      	pop	{r7, pc}
 801c030:	0802269c 	.word	0x0802269c
 801c034:	08022810 	.word	0x08022810
 801c038:	080226f0 	.word	0x080226f0
 801c03c:	0802282c 	.word	0x0802282c
 801c040:	08022848 	.word	0x08022848
 801c044:	08022868 	.word	0x08022868

0801c048 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 801c048:	b580      	push	{r7, lr}
 801c04a:	b08c      	sub	sp, #48	@ 0x30
 801c04c:	af04      	add	r7, sp, #16
 801c04e:	60f8      	str	r0, [r7, #12]
 801c050:	60b9      	str	r1, [r7, #8]
 801c052:	607a      	str	r2, [r7, #4]
 801c054:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801c056:	68fb      	ldr	r3, [r7, #12]
 801c058:	2b00      	cmp	r3, #0
 801c05a:	d109      	bne.n	801c070 <udp_sendto_if_src+0x28>
 801c05c:	4b65      	ldr	r3, [pc, #404]	@ (801c1f4 <udp_sendto_if_src+0x1ac>)
 801c05e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801c062:	4965      	ldr	r1, [pc, #404]	@ (801c1f8 <udp_sendto_if_src+0x1b0>)
 801c064:	4865      	ldr	r0, [pc, #404]	@ (801c1fc <udp_sendto_if_src+0x1b4>)
 801c066:	f002 feeb 	bl	801ee40 <iprintf>
 801c06a:	f06f 030f 	mvn.w	r3, #15
 801c06e:	e0bc      	b.n	801c1ea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801c070:	68bb      	ldr	r3, [r7, #8]
 801c072:	2b00      	cmp	r3, #0
 801c074:	d109      	bne.n	801c08a <udp_sendto_if_src+0x42>
 801c076:	4b5f      	ldr	r3, [pc, #380]	@ (801c1f4 <udp_sendto_if_src+0x1ac>)
 801c078:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801c07c:	4960      	ldr	r1, [pc, #384]	@ (801c200 <udp_sendto_if_src+0x1b8>)
 801c07e:	485f      	ldr	r0, [pc, #380]	@ (801c1fc <udp_sendto_if_src+0x1b4>)
 801c080:	f002 fede 	bl	801ee40 <iprintf>
 801c084:	f06f 030f 	mvn.w	r3, #15
 801c088:	e0af      	b.n	801c1ea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801c08a:	687b      	ldr	r3, [r7, #4]
 801c08c:	2b00      	cmp	r3, #0
 801c08e:	d109      	bne.n	801c0a4 <udp_sendto_if_src+0x5c>
 801c090:	4b58      	ldr	r3, [pc, #352]	@ (801c1f4 <udp_sendto_if_src+0x1ac>)
 801c092:	f240 22d3 	movw	r2, #723	@ 0x2d3
 801c096:	495b      	ldr	r1, [pc, #364]	@ (801c204 <udp_sendto_if_src+0x1bc>)
 801c098:	4858      	ldr	r0, [pc, #352]	@ (801c1fc <udp_sendto_if_src+0x1b4>)
 801c09a:	f002 fed1 	bl	801ee40 <iprintf>
 801c09e:	f06f 030f 	mvn.w	r3, #15
 801c0a2:	e0a2      	b.n	801c1ea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 801c0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c0a6:	2b00      	cmp	r3, #0
 801c0a8:	d109      	bne.n	801c0be <udp_sendto_if_src+0x76>
 801c0aa:	4b52      	ldr	r3, [pc, #328]	@ (801c1f4 <udp_sendto_if_src+0x1ac>)
 801c0ac:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 801c0b0:	4955      	ldr	r1, [pc, #340]	@ (801c208 <udp_sendto_if_src+0x1c0>)
 801c0b2:	4852      	ldr	r0, [pc, #328]	@ (801c1fc <udp_sendto_if_src+0x1b4>)
 801c0b4:	f002 fec4 	bl	801ee40 <iprintf>
 801c0b8:	f06f 030f 	mvn.w	r3, #15
 801c0bc:	e095      	b.n	801c1ea <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801c0be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c0c0:	2b00      	cmp	r3, #0
 801c0c2:	d109      	bne.n	801c0d8 <udp_sendto_if_src+0x90>
 801c0c4:	4b4b      	ldr	r3, [pc, #300]	@ (801c1f4 <udp_sendto_if_src+0x1ac>)
 801c0c6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 801c0ca:	4950      	ldr	r1, [pc, #320]	@ (801c20c <udp_sendto_if_src+0x1c4>)
 801c0cc:	484b      	ldr	r0, [pc, #300]	@ (801c1fc <udp_sendto_if_src+0x1b4>)
 801c0ce:	f002 feb7 	bl	801ee40 <iprintf>
 801c0d2:	f06f 030f 	mvn.w	r3, #15
 801c0d6:	e088      	b.n	801c1ea <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 801c0d8:	68fb      	ldr	r3, [r7, #12]
 801c0da:	8a5b      	ldrh	r3, [r3, #18]
 801c0dc:	2b00      	cmp	r3, #0
 801c0de:	d10f      	bne.n	801c100 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801c0e0:	68f9      	ldr	r1, [r7, #12]
 801c0e2:	68fb      	ldr	r3, [r7, #12]
 801c0e4:	8a5b      	ldrh	r3, [r3, #18]
 801c0e6:	461a      	mov	r2, r3
 801c0e8:	68f8      	ldr	r0, [r7, #12]
 801c0ea:	f000 f893 	bl	801c214 <udp_bind>
 801c0ee:	4603      	mov	r3, r0
 801c0f0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801c0f2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801c0f6:	2b00      	cmp	r3, #0
 801c0f8:	d002      	beq.n	801c100 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801c0fa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801c0fe:	e074      	b.n	801c1ea <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801c100:	68bb      	ldr	r3, [r7, #8]
 801c102:	891b      	ldrh	r3, [r3, #8]
 801c104:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 801c108:	4293      	cmp	r3, r2
 801c10a:	d902      	bls.n	801c112 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801c10c:	f04f 33ff 	mov.w	r3, #4294967295
 801c110:	e06b      	b.n	801c1ea <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801c112:	2108      	movs	r1, #8
 801c114:	68b8      	ldr	r0, [r7, #8]
 801c116:	f7f9 fe2d 	bl	8015d74 <pbuf_add_header>
 801c11a:	4603      	mov	r3, r0
 801c11c:	2b00      	cmp	r3, #0
 801c11e:	d015      	beq.n	801c14c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801c120:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801c124:	2108      	movs	r1, #8
 801c126:	2022      	movs	r0, #34	@ 0x22
 801c128:	f7f9 fbd6 	bl	80158d8 <pbuf_alloc>
 801c12c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801c12e:	69fb      	ldr	r3, [r7, #28]
 801c130:	2b00      	cmp	r3, #0
 801c132:	d102      	bne.n	801c13a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 801c134:	f04f 33ff 	mov.w	r3, #4294967295
 801c138:	e057      	b.n	801c1ea <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801c13a:	68bb      	ldr	r3, [r7, #8]
 801c13c:	891b      	ldrh	r3, [r3, #8]
 801c13e:	2b00      	cmp	r3, #0
 801c140:	d006      	beq.n	801c150 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801c142:	68b9      	ldr	r1, [r7, #8]
 801c144:	69f8      	ldr	r0, [r7, #28]
 801c146:	f7f9 ffcf 	bl	80160e8 <pbuf_chain>
 801c14a:	e001      	b.n	801c150 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801c14c:	68bb      	ldr	r3, [r7, #8]
 801c14e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801c150:	69fb      	ldr	r3, [r7, #28]
 801c152:	895b      	ldrh	r3, [r3, #10]
 801c154:	2b07      	cmp	r3, #7
 801c156:	d806      	bhi.n	801c166 <udp_sendto_if_src+0x11e>
 801c158:	4b26      	ldr	r3, [pc, #152]	@ (801c1f4 <udp_sendto_if_src+0x1ac>)
 801c15a:	f240 320d 	movw	r2, #781	@ 0x30d
 801c15e:	492c      	ldr	r1, [pc, #176]	@ (801c210 <udp_sendto_if_src+0x1c8>)
 801c160:	4826      	ldr	r0, [pc, #152]	@ (801c1fc <udp_sendto_if_src+0x1b4>)
 801c162:	f002 fe6d 	bl	801ee40 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 801c166:	69fb      	ldr	r3, [r7, #28]
 801c168:	685b      	ldr	r3, [r3, #4]
 801c16a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801c16c:	68fb      	ldr	r3, [r7, #12]
 801c16e:	8a5b      	ldrh	r3, [r3, #18]
 801c170:	4618      	mov	r0, r3
 801c172:	f7f8 faa3 	bl	80146bc <lwip_htons>
 801c176:	4603      	mov	r3, r0
 801c178:	461a      	mov	r2, r3
 801c17a:	697b      	ldr	r3, [r7, #20]
 801c17c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801c17e:	887b      	ldrh	r3, [r7, #2]
 801c180:	4618      	mov	r0, r3
 801c182:	f7f8 fa9b 	bl	80146bc <lwip_htons>
 801c186:	4603      	mov	r3, r0
 801c188:	461a      	mov	r2, r3
 801c18a:	697b      	ldr	r3, [r7, #20]
 801c18c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801c18e:	697b      	ldr	r3, [r7, #20]
 801c190:	2200      	movs	r2, #0
 801c192:	719a      	strb	r2, [r3, #6]
 801c194:	2200      	movs	r2, #0
 801c196:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 801c198:	69fb      	ldr	r3, [r7, #28]
 801c19a:	891b      	ldrh	r3, [r3, #8]
 801c19c:	4618      	mov	r0, r3
 801c19e:	f7f8 fa8d 	bl	80146bc <lwip_htons>
 801c1a2:	4603      	mov	r3, r0
 801c1a4:	461a      	mov	r2, r3
 801c1a6:	697b      	ldr	r3, [r7, #20]
 801c1a8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801c1aa:	2311      	movs	r3, #17
 801c1ac:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801c1ae:	68fb      	ldr	r3, [r7, #12]
 801c1b0:	7adb      	ldrb	r3, [r3, #11]
 801c1b2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 801c1b4:	68fb      	ldr	r3, [r7, #12]
 801c1b6:	7a9b      	ldrb	r3, [r3, #10]
 801c1b8:	7cb9      	ldrb	r1, [r7, #18]
 801c1ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c1bc:	9202      	str	r2, [sp, #8]
 801c1be:	7cfa      	ldrb	r2, [r7, #19]
 801c1c0:	9201      	str	r2, [sp, #4]
 801c1c2:	9300      	str	r3, [sp, #0]
 801c1c4:	460b      	mov	r3, r1
 801c1c6:	687a      	ldr	r2, [r7, #4]
 801c1c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c1ca:	69f8      	ldr	r0, [r7, #28]
 801c1cc:	f001 fc42 	bl	801da54 <ip4_output_if_src>
 801c1d0:	4603      	mov	r3, r0
 801c1d2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 801c1d4:	69fa      	ldr	r2, [r7, #28]
 801c1d6:	68bb      	ldr	r3, [r7, #8]
 801c1d8:	429a      	cmp	r2, r3
 801c1da:	d004      	beq.n	801c1e6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 801c1dc:	69f8      	ldr	r0, [r7, #28]
 801c1de:	f7f9 fe5f 	bl	8015ea0 <pbuf_free>
    q = NULL;
 801c1e2:	2300      	movs	r3, #0
 801c1e4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 801c1e6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 801c1ea:	4618      	mov	r0, r3
 801c1ec:	3720      	adds	r7, #32
 801c1ee:	46bd      	mov	sp, r7
 801c1f0:	bd80      	pop	{r7, pc}
 801c1f2:	bf00      	nop
 801c1f4:	0802269c 	.word	0x0802269c
 801c1f8:	08022888 	.word	0x08022888
 801c1fc:	080226f0 	.word	0x080226f0
 801c200:	080228a8 	.word	0x080228a8
 801c204:	080228c8 	.word	0x080228c8
 801c208:	080228ec 	.word	0x080228ec
 801c20c:	08022910 	.word	0x08022910
 801c210:	08022934 	.word	0x08022934

0801c214 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801c214:	b580      	push	{r7, lr}
 801c216:	b086      	sub	sp, #24
 801c218:	af00      	add	r7, sp, #0
 801c21a:	60f8      	str	r0, [r7, #12]
 801c21c:	60b9      	str	r1, [r7, #8]
 801c21e:	4613      	mov	r3, r2
 801c220:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801c222:	68bb      	ldr	r3, [r7, #8]
 801c224:	2b00      	cmp	r3, #0
 801c226:	d101      	bne.n	801c22c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801c228:	4b39      	ldr	r3, [pc, #228]	@ (801c310 <udp_bind+0xfc>)
 801c22a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801c22c:	68fb      	ldr	r3, [r7, #12]
 801c22e:	2b00      	cmp	r3, #0
 801c230:	d109      	bne.n	801c246 <udp_bind+0x32>
 801c232:	4b38      	ldr	r3, [pc, #224]	@ (801c314 <udp_bind+0x100>)
 801c234:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801c238:	4937      	ldr	r1, [pc, #220]	@ (801c318 <udp_bind+0x104>)
 801c23a:	4838      	ldr	r0, [pc, #224]	@ (801c31c <udp_bind+0x108>)
 801c23c:	f002 fe00 	bl	801ee40 <iprintf>
 801c240:	f06f 030f 	mvn.w	r3, #15
 801c244:	e060      	b.n	801c308 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801c246:	2300      	movs	r3, #0
 801c248:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c24a:	4b35      	ldr	r3, [pc, #212]	@ (801c320 <udp_bind+0x10c>)
 801c24c:	681b      	ldr	r3, [r3, #0]
 801c24e:	617b      	str	r3, [r7, #20]
 801c250:	e009      	b.n	801c266 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801c252:	68fa      	ldr	r2, [r7, #12]
 801c254:	697b      	ldr	r3, [r7, #20]
 801c256:	429a      	cmp	r2, r3
 801c258:	d102      	bne.n	801c260 <udp_bind+0x4c>
      rebind = 1;
 801c25a:	2301      	movs	r3, #1
 801c25c:	74fb      	strb	r3, [r7, #19]
      break;
 801c25e:	e005      	b.n	801c26c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c260:	697b      	ldr	r3, [r7, #20]
 801c262:	68db      	ldr	r3, [r3, #12]
 801c264:	617b      	str	r3, [r7, #20]
 801c266:	697b      	ldr	r3, [r7, #20]
 801c268:	2b00      	cmp	r3, #0
 801c26a:	d1f2      	bne.n	801c252 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801c26c:	88fb      	ldrh	r3, [r7, #6]
 801c26e:	2b00      	cmp	r3, #0
 801c270:	d109      	bne.n	801c286 <udp_bind+0x72>
    port = udp_new_port();
 801c272:	f7ff fc35 	bl	801bae0 <udp_new_port>
 801c276:	4603      	mov	r3, r0
 801c278:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801c27a:	88fb      	ldrh	r3, [r7, #6]
 801c27c:	2b00      	cmp	r3, #0
 801c27e:	d12c      	bne.n	801c2da <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801c280:	f06f 0307 	mvn.w	r3, #7
 801c284:	e040      	b.n	801c308 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c286:	4b26      	ldr	r3, [pc, #152]	@ (801c320 <udp_bind+0x10c>)
 801c288:	681b      	ldr	r3, [r3, #0]
 801c28a:	617b      	str	r3, [r7, #20]
 801c28c:	e022      	b.n	801c2d4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801c28e:	68fa      	ldr	r2, [r7, #12]
 801c290:	697b      	ldr	r3, [r7, #20]
 801c292:	429a      	cmp	r2, r3
 801c294:	d01b      	beq.n	801c2ce <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801c296:	697b      	ldr	r3, [r7, #20]
 801c298:	8a5b      	ldrh	r3, [r3, #18]
 801c29a:	88fa      	ldrh	r2, [r7, #6]
 801c29c:	429a      	cmp	r2, r3
 801c29e:	d116      	bne.n	801c2ce <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801c2a0:	697b      	ldr	r3, [r7, #20]
 801c2a2:	681a      	ldr	r2, [r3, #0]
 801c2a4:	68bb      	ldr	r3, [r7, #8]
 801c2a6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801c2a8:	429a      	cmp	r2, r3
 801c2aa:	d00d      	beq.n	801c2c8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801c2ac:	68bb      	ldr	r3, [r7, #8]
 801c2ae:	2b00      	cmp	r3, #0
 801c2b0:	d00a      	beq.n	801c2c8 <udp_bind+0xb4>
 801c2b2:	68bb      	ldr	r3, [r7, #8]
 801c2b4:	681b      	ldr	r3, [r3, #0]
 801c2b6:	2b00      	cmp	r3, #0
 801c2b8:	d006      	beq.n	801c2c8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801c2ba:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801c2bc:	2b00      	cmp	r3, #0
 801c2be:	d003      	beq.n	801c2c8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801c2c0:	697b      	ldr	r3, [r7, #20]
 801c2c2:	681b      	ldr	r3, [r3, #0]
 801c2c4:	2b00      	cmp	r3, #0
 801c2c6:	d102      	bne.n	801c2ce <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801c2c8:	f06f 0307 	mvn.w	r3, #7
 801c2cc:	e01c      	b.n	801c308 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c2ce:	697b      	ldr	r3, [r7, #20]
 801c2d0:	68db      	ldr	r3, [r3, #12]
 801c2d2:	617b      	str	r3, [r7, #20]
 801c2d4:	697b      	ldr	r3, [r7, #20]
 801c2d6:	2b00      	cmp	r3, #0
 801c2d8:	d1d9      	bne.n	801c28e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801c2da:	68bb      	ldr	r3, [r7, #8]
 801c2dc:	2b00      	cmp	r3, #0
 801c2de:	d002      	beq.n	801c2e6 <udp_bind+0xd2>
 801c2e0:	68bb      	ldr	r3, [r7, #8]
 801c2e2:	681b      	ldr	r3, [r3, #0]
 801c2e4:	e000      	b.n	801c2e8 <udp_bind+0xd4>
 801c2e6:	2300      	movs	r3, #0
 801c2e8:	68fa      	ldr	r2, [r7, #12]
 801c2ea:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801c2ec:	68fb      	ldr	r3, [r7, #12]
 801c2ee:	88fa      	ldrh	r2, [r7, #6]
 801c2f0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801c2f2:	7cfb      	ldrb	r3, [r7, #19]
 801c2f4:	2b00      	cmp	r3, #0
 801c2f6:	d106      	bne.n	801c306 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801c2f8:	4b09      	ldr	r3, [pc, #36]	@ (801c320 <udp_bind+0x10c>)
 801c2fa:	681a      	ldr	r2, [r3, #0]
 801c2fc:	68fb      	ldr	r3, [r7, #12]
 801c2fe:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801c300:	4a07      	ldr	r2, [pc, #28]	@ (801c320 <udp_bind+0x10c>)
 801c302:	68fb      	ldr	r3, [r7, #12]
 801c304:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801c306:	2300      	movs	r3, #0
}
 801c308:	4618      	mov	r0, r3
 801c30a:	3718      	adds	r7, #24
 801c30c:	46bd      	mov	sp, r7
 801c30e:	bd80      	pop	{r7, pc}
 801c310:	08023824 	.word	0x08023824
 801c314:	0802269c 	.word	0x0802269c
 801c318:	08022964 	.word	0x08022964
 801c31c:	080226f0 	.word	0x080226f0
 801c320:	200131a8 	.word	0x200131a8

0801c324 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801c324:	b580      	push	{r7, lr}
 801c326:	b086      	sub	sp, #24
 801c328:	af00      	add	r7, sp, #0
 801c32a:	60f8      	str	r0, [r7, #12]
 801c32c:	60b9      	str	r1, [r7, #8]
 801c32e:	4613      	mov	r3, r2
 801c330:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 801c332:	68fb      	ldr	r3, [r7, #12]
 801c334:	2b00      	cmp	r3, #0
 801c336:	d109      	bne.n	801c34c <udp_connect+0x28>
 801c338:	4b2c      	ldr	r3, [pc, #176]	@ (801c3ec <udp_connect+0xc8>)
 801c33a:	f240 4235 	movw	r2, #1077	@ 0x435
 801c33e:	492c      	ldr	r1, [pc, #176]	@ (801c3f0 <udp_connect+0xcc>)
 801c340:	482c      	ldr	r0, [pc, #176]	@ (801c3f4 <udp_connect+0xd0>)
 801c342:	f002 fd7d 	bl	801ee40 <iprintf>
 801c346:	f06f 030f 	mvn.w	r3, #15
 801c34a:	e04b      	b.n	801c3e4 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801c34c:	68bb      	ldr	r3, [r7, #8]
 801c34e:	2b00      	cmp	r3, #0
 801c350:	d109      	bne.n	801c366 <udp_connect+0x42>
 801c352:	4b26      	ldr	r3, [pc, #152]	@ (801c3ec <udp_connect+0xc8>)
 801c354:	f240 4236 	movw	r2, #1078	@ 0x436
 801c358:	4927      	ldr	r1, [pc, #156]	@ (801c3f8 <udp_connect+0xd4>)
 801c35a:	4826      	ldr	r0, [pc, #152]	@ (801c3f4 <udp_connect+0xd0>)
 801c35c:	f002 fd70 	bl	801ee40 <iprintf>
 801c360:	f06f 030f 	mvn.w	r3, #15
 801c364:	e03e      	b.n	801c3e4 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 801c366:	68fb      	ldr	r3, [r7, #12]
 801c368:	8a5b      	ldrh	r3, [r3, #18]
 801c36a:	2b00      	cmp	r3, #0
 801c36c:	d10f      	bne.n	801c38e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801c36e:	68f9      	ldr	r1, [r7, #12]
 801c370:	68fb      	ldr	r3, [r7, #12]
 801c372:	8a5b      	ldrh	r3, [r3, #18]
 801c374:	461a      	mov	r2, r3
 801c376:	68f8      	ldr	r0, [r7, #12]
 801c378:	f7ff ff4c 	bl	801c214 <udp_bind>
 801c37c:	4603      	mov	r3, r0
 801c37e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 801c380:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801c384:	2b00      	cmp	r3, #0
 801c386:	d002      	beq.n	801c38e <udp_connect+0x6a>
      return err;
 801c388:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801c38c:	e02a      	b.n	801c3e4 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801c38e:	68bb      	ldr	r3, [r7, #8]
 801c390:	2b00      	cmp	r3, #0
 801c392:	d002      	beq.n	801c39a <udp_connect+0x76>
 801c394:	68bb      	ldr	r3, [r7, #8]
 801c396:	681b      	ldr	r3, [r3, #0]
 801c398:	e000      	b.n	801c39c <udp_connect+0x78>
 801c39a:	2300      	movs	r3, #0
 801c39c:	68fa      	ldr	r2, [r7, #12]
 801c39e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 801c3a0:	68fb      	ldr	r3, [r7, #12]
 801c3a2:	88fa      	ldrh	r2, [r7, #6]
 801c3a4:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 801c3a6:	68fb      	ldr	r3, [r7, #12]
 801c3a8:	7c1b      	ldrb	r3, [r3, #16]
 801c3aa:	f043 0304 	orr.w	r3, r3, #4
 801c3ae:	b2da      	uxtb	r2, r3
 801c3b0:	68fb      	ldr	r3, [r7, #12]
 801c3b2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c3b4:	4b11      	ldr	r3, [pc, #68]	@ (801c3fc <udp_connect+0xd8>)
 801c3b6:	681b      	ldr	r3, [r3, #0]
 801c3b8:	617b      	str	r3, [r7, #20]
 801c3ba:	e008      	b.n	801c3ce <udp_connect+0xaa>
    if (pcb == ipcb) {
 801c3bc:	68fa      	ldr	r2, [r7, #12]
 801c3be:	697b      	ldr	r3, [r7, #20]
 801c3c0:	429a      	cmp	r2, r3
 801c3c2:	d101      	bne.n	801c3c8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 801c3c4:	2300      	movs	r3, #0
 801c3c6:	e00d      	b.n	801c3e4 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801c3c8:	697b      	ldr	r3, [r7, #20]
 801c3ca:	68db      	ldr	r3, [r3, #12]
 801c3cc:	617b      	str	r3, [r7, #20]
 801c3ce:	697b      	ldr	r3, [r7, #20]
 801c3d0:	2b00      	cmp	r3, #0
 801c3d2:	d1f3      	bne.n	801c3bc <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 801c3d4:	4b09      	ldr	r3, [pc, #36]	@ (801c3fc <udp_connect+0xd8>)
 801c3d6:	681a      	ldr	r2, [r3, #0]
 801c3d8:	68fb      	ldr	r3, [r7, #12]
 801c3da:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 801c3dc:	4a07      	ldr	r2, [pc, #28]	@ (801c3fc <udp_connect+0xd8>)
 801c3de:	68fb      	ldr	r3, [r7, #12]
 801c3e0:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 801c3e2:	2300      	movs	r3, #0
}
 801c3e4:	4618      	mov	r0, r3
 801c3e6:	3718      	adds	r7, #24
 801c3e8:	46bd      	mov	sp, r7
 801c3ea:	bd80      	pop	{r7, pc}
 801c3ec:	0802269c 	.word	0x0802269c
 801c3f0:	0802297c 	.word	0x0802297c
 801c3f4:	080226f0 	.word	0x080226f0
 801c3f8:	08022998 	.word	0x08022998
 801c3fc:	200131a8 	.word	0x200131a8

0801c400 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801c400:	b580      	push	{r7, lr}
 801c402:	b084      	sub	sp, #16
 801c404:	af00      	add	r7, sp, #0
 801c406:	60f8      	str	r0, [r7, #12]
 801c408:	60b9      	str	r1, [r7, #8]
 801c40a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801c40c:	68fb      	ldr	r3, [r7, #12]
 801c40e:	2b00      	cmp	r3, #0
 801c410:	d107      	bne.n	801c422 <udp_recv+0x22>
 801c412:	4b08      	ldr	r3, [pc, #32]	@ (801c434 <udp_recv+0x34>)
 801c414:	f240 428a 	movw	r2, #1162	@ 0x48a
 801c418:	4907      	ldr	r1, [pc, #28]	@ (801c438 <udp_recv+0x38>)
 801c41a:	4808      	ldr	r0, [pc, #32]	@ (801c43c <udp_recv+0x3c>)
 801c41c:	f002 fd10 	bl	801ee40 <iprintf>
 801c420:	e005      	b.n	801c42e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801c422:	68fb      	ldr	r3, [r7, #12]
 801c424:	68ba      	ldr	r2, [r7, #8]
 801c426:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801c428:	68fb      	ldr	r3, [r7, #12]
 801c42a:	687a      	ldr	r2, [r7, #4]
 801c42c:	61da      	str	r2, [r3, #28]
}
 801c42e:	3710      	adds	r7, #16
 801c430:	46bd      	mov	sp, r7
 801c432:	bd80      	pop	{r7, pc}
 801c434:	0802269c 	.word	0x0802269c
 801c438:	080229d0 	.word	0x080229d0
 801c43c:	080226f0 	.word	0x080226f0

0801c440 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801c440:	b580      	push	{r7, lr}
 801c442:	b082      	sub	sp, #8
 801c444:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801c446:	2000      	movs	r0, #0
 801c448:	f7f8 fe10 	bl	801506c <memp_malloc>
 801c44c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801c44e:	687b      	ldr	r3, [r7, #4]
 801c450:	2b00      	cmp	r3, #0
 801c452:	d007      	beq.n	801c464 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801c454:	2220      	movs	r2, #32
 801c456:	2100      	movs	r1, #0
 801c458:	6878      	ldr	r0, [r7, #4]
 801c45a:	f002 febb 	bl	801f1d4 <memset>
    pcb->ttl = UDP_TTL;
 801c45e:	687b      	ldr	r3, [r7, #4]
 801c460:	22ff      	movs	r2, #255	@ 0xff
 801c462:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801c464:	687b      	ldr	r3, [r7, #4]
}
 801c466:	4618      	mov	r0, r3
 801c468:	3708      	adds	r7, #8
 801c46a:	46bd      	mov	sp, r7
 801c46c:	bd80      	pop	{r7, pc}
	...

0801c470 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801c470:	b480      	push	{r7}
 801c472:	b085      	sub	sp, #20
 801c474:	af00      	add	r7, sp, #0
 801c476:	6078      	str	r0, [r7, #4]
 801c478:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801c47a:	687b      	ldr	r3, [r7, #4]
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	d01e      	beq.n	801c4be <udp_netif_ip_addr_changed+0x4e>
 801c480:	687b      	ldr	r3, [r7, #4]
 801c482:	681b      	ldr	r3, [r3, #0]
 801c484:	2b00      	cmp	r3, #0
 801c486:	d01a      	beq.n	801c4be <udp_netif_ip_addr_changed+0x4e>
 801c488:	683b      	ldr	r3, [r7, #0]
 801c48a:	2b00      	cmp	r3, #0
 801c48c:	d017      	beq.n	801c4be <udp_netif_ip_addr_changed+0x4e>
 801c48e:	683b      	ldr	r3, [r7, #0]
 801c490:	681b      	ldr	r3, [r3, #0]
 801c492:	2b00      	cmp	r3, #0
 801c494:	d013      	beq.n	801c4be <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801c496:	4b0d      	ldr	r3, [pc, #52]	@ (801c4cc <udp_netif_ip_addr_changed+0x5c>)
 801c498:	681b      	ldr	r3, [r3, #0]
 801c49a:	60fb      	str	r3, [r7, #12]
 801c49c:	e00c      	b.n	801c4b8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801c49e:	68fb      	ldr	r3, [r7, #12]
 801c4a0:	681a      	ldr	r2, [r3, #0]
 801c4a2:	687b      	ldr	r3, [r7, #4]
 801c4a4:	681b      	ldr	r3, [r3, #0]
 801c4a6:	429a      	cmp	r2, r3
 801c4a8:	d103      	bne.n	801c4b2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801c4aa:	683b      	ldr	r3, [r7, #0]
 801c4ac:	681a      	ldr	r2, [r3, #0]
 801c4ae:	68fb      	ldr	r3, [r7, #12]
 801c4b0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801c4b2:	68fb      	ldr	r3, [r7, #12]
 801c4b4:	68db      	ldr	r3, [r3, #12]
 801c4b6:	60fb      	str	r3, [r7, #12]
 801c4b8:	68fb      	ldr	r3, [r7, #12]
 801c4ba:	2b00      	cmp	r3, #0
 801c4bc:	d1ef      	bne.n	801c49e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801c4be:	bf00      	nop
 801c4c0:	3714      	adds	r7, #20
 801c4c2:	46bd      	mov	sp, r7
 801c4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c4c8:	4770      	bx	lr
 801c4ca:	bf00      	nop
 801c4cc:	200131a8 	.word	0x200131a8

0801c4d0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801c4d0:	b580      	push	{r7, lr}
 801c4d2:	b082      	sub	sp, #8
 801c4d4:	af00      	add	r7, sp, #0
 801c4d6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801c4d8:	4915      	ldr	r1, [pc, #84]	@ (801c530 <etharp_free_entry+0x60>)
 801c4da:	687a      	ldr	r2, [r7, #4]
 801c4dc:	4613      	mov	r3, r2
 801c4de:	005b      	lsls	r3, r3, #1
 801c4e0:	4413      	add	r3, r2
 801c4e2:	00db      	lsls	r3, r3, #3
 801c4e4:	440b      	add	r3, r1
 801c4e6:	681b      	ldr	r3, [r3, #0]
 801c4e8:	2b00      	cmp	r3, #0
 801c4ea:	d013      	beq.n	801c514 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801c4ec:	4910      	ldr	r1, [pc, #64]	@ (801c530 <etharp_free_entry+0x60>)
 801c4ee:	687a      	ldr	r2, [r7, #4]
 801c4f0:	4613      	mov	r3, r2
 801c4f2:	005b      	lsls	r3, r3, #1
 801c4f4:	4413      	add	r3, r2
 801c4f6:	00db      	lsls	r3, r3, #3
 801c4f8:	440b      	add	r3, r1
 801c4fa:	681b      	ldr	r3, [r3, #0]
 801c4fc:	4618      	mov	r0, r3
 801c4fe:	f7f9 fccf 	bl	8015ea0 <pbuf_free>
    arp_table[i].q = NULL;
 801c502:	490b      	ldr	r1, [pc, #44]	@ (801c530 <etharp_free_entry+0x60>)
 801c504:	687a      	ldr	r2, [r7, #4]
 801c506:	4613      	mov	r3, r2
 801c508:	005b      	lsls	r3, r3, #1
 801c50a:	4413      	add	r3, r2
 801c50c:	00db      	lsls	r3, r3, #3
 801c50e:	440b      	add	r3, r1
 801c510:	2200      	movs	r2, #0
 801c512:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801c514:	4906      	ldr	r1, [pc, #24]	@ (801c530 <etharp_free_entry+0x60>)
 801c516:	687a      	ldr	r2, [r7, #4]
 801c518:	4613      	mov	r3, r2
 801c51a:	005b      	lsls	r3, r3, #1
 801c51c:	4413      	add	r3, r2
 801c51e:	00db      	lsls	r3, r3, #3
 801c520:	440b      	add	r3, r1
 801c522:	3314      	adds	r3, #20
 801c524:	2200      	movs	r2, #0
 801c526:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801c528:	bf00      	nop
 801c52a:	3708      	adds	r7, #8
 801c52c:	46bd      	mov	sp, r7
 801c52e:	bd80      	pop	{r7, pc}
 801c530:	200131ac 	.word	0x200131ac

0801c534 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801c534:	b580      	push	{r7, lr}
 801c536:	b082      	sub	sp, #8
 801c538:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c53a:	2300      	movs	r3, #0
 801c53c:	607b      	str	r3, [r7, #4]
 801c53e:	e096      	b.n	801c66e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801c540:	494f      	ldr	r1, [pc, #316]	@ (801c680 <etharp_tmr+0x14c>)
 801c542:	687a      	ldr	r2, [r7, #4]
 801c544:	4613      	mov	r3, r2
 801c546:	005b      	lsls	r3, r3, #1
 801c548:	4413      	add	r3, r2
 801c54a:	00db      	lsls	r3, r3, #3
 801c54c:	440b      	add	r3, r1
 801c54e:	3314      	adds	r3, #20
 801c550:	781b      	ldrb	r3, [r3, #0]
 801c552:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801c554:	78fb      	ldrb	r3, [r7, #3]
 801c556:	2b00      	cmp	r3, #0
 801c558:	f000 8086 	beq.w	801c668 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801c55c:	4948      	ldr	r1, [pc, #288]	@ (801c680 <etharp_tmr+0x14c>)
 801c55e:	687a      	ldr	r2, [r7, #4]
 801c560:	4613      	mov	r3, r2
 801c562:	005b      	lsls	r3, r3, #1
 801c564:	4413      	add	r3, r2
 801c566:	00db      	lsls	r3, r3, #3
 801c568:	440b      	add	r3, r1
 801c56a:	3312      	adds	r3, #18
 801c56c:	881b      	ldrh	r3, [r3, #0]
 801c56e:	3301      	adds	r3, #1
 801c570:	b298      	uxth	r0, r3
 801c572:	4943      	ldr	r1, [pc, #268]	@ (801c680 <etharp_tmr+0x14c>)
 801c574:	687a      	ldr	r2, [r7, #4]
 801c576:	4613      	mov	r3, r2
 801c578:	005b      	lsls	r3, r3, #1
 801c57a:	4413      	add	r3, r2
 801c57c:	00db      	lsls	r3, r3, #3
 801c57e:	440b      	add	r3, r1
 801c580:	3312      	adds	r3, #18
 801c582:	4602      	mov	r2, r0
 801c584:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801c586:	493e      	ldr	r1, [pc, #248]	@ (801c680 <etharp_tmr+0x14c>)
 801c588:	687a      	ldr	r2, [r7, #4]
 801c58a:	4613      	mov	r3, r2
 801c58c:	005b      	lsls	r3, r3, #1
 801c58e:	4413      	add	r3, r2
 801c590:	00db      	lsls	r3, r3, #3
 801c592:	440b      	add	r3, r1
 801c594:	3312      	adds	r3, #18
 801c596:	881b      	ldrh	r3, [r3, #0]
 801c598:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801c59c:	d215      	bcs.n	801c5ca <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801c59e:	4938      	ldr	r1, [pc, #224]	@ (801c680 <etharp_tmr+0x14c>)
 801c5a0:	687a      	ldr	r2, [r7, #4]
 801c5a2:	4613      	mov	r3, r2
 801c5a4:	005b      	lsls	r3, r3, #1
 801c5a6:	4413      	add	r3, r2
 801c5a8:	00db      	lsls	r3, r3, #3
 801c5aa:	440b      	add	r3, r1
 801c5ac:	3314      	adds	r3, #20
 801c5ae:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801c5b0:	2b01      	cmp	r3, #1
 801c5b2:	d10e      	bne.n	801c5d2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801c5b4:	4932      	ldr	r1, [pc, #200]	@ (801c680 <etharp_tmr+0x14c>)
 801c5b6:	687a      	ldr	r2, [r7, #4]
 801c5b8:	4613      	mov	r3, r2
 801c5ba:	005b      	lsls	r3, r3, #1
 801c5bc:	4413      	add	r3, r2
 801c5be:	00db      	lsls	r3, r3, #3
 801c5c0:	440b      	add	r3, r1
 801c5c2:	3312      	adds	r3, #18
 801c5c4:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801c5c6:	2b04      	cmp	r3, #4
 801c5c8:	d903      	bls.n	801c5d2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801c5ca:	6878      	ldr	r0, [r7, #4]
 801c5cc:	f7ff ff80 	bl	801c4d0 <etharp_free_entry>
 801c5d0:	e04a      	b.n	801c668 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801c5d2:	492b      	ldr	r1, [pc, #172]	@ (801c680 <etharp_tmr+0x14c>)
 801c5d4:	687a      	ldr	r2, [r7, #4]
 801c5d6:	4613      	mov	r3, r2
 801c5d8:	005b      	lsls	r3, r3, #1
 801c5da:	4413      	add	r3, r2
 801c5dc:	00db      	lsls	r3, r3, #3
 801c5de:	440b      	add	r3, r1
 801c5e0:	3314      	adds	r3, #20
 801c5e2:	781b      	ldrb	r3, [r3, #0]
 801c5e4:	2b03      	cmp	r3, #3
 801c5e6:	d10a      	bne.n	801c5fe <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801c5e8:	4925      	ldr	r1, [pc, #148]	@ (801c680 <etharp_tmr+0x14c>)
 801c5ea:	687a      	ldr	r2, [r7, #4]
 801c5ec:	4613      	mov	r3, r2
 801c5ee:	005b      	lsls	r3, r3, #1
 801c5f0:	4413      	add	r3, r2
 801c5f2:	00db      	lsls	r3, r3, #3
 801c5f4:	440b      	add	r3, r1
 801c5f6:	3314      	adds	r3, #20
 801c5f8:	2204      	movs	r2, #4
 801c5fa:	701a      	strb	r2, [r3, #0]
 801c5fc:	e034      	b.n	801c668 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801c5fe:	4920      	ldr	r1, [pc, #128]	@ (801c680 <etharp_tmr+0x14c>)
 801c600:	687a      	ldr	r2, [r7, #4]
 801c602:	4613      	mov	r3, r2
 801c604:	005b      	lsls	r3, r3, #1
 801c606:	4413      	add	r3, r2
 801c608:	00db      	lsls	r3, r3, #3
 801c60a:	440b      	add	r3, r1
 801c60c:	3314      	adds	r3, #20
 801c60e:	781b      	ldrb	r3, [r3, #0]
 801c610:	2b04      	cmp	r3, #4
 801c612:	d10a      	bne.n	801c62a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801c614:	491a      	ldr	r1, [pc, #104]	@ (801c680 <etharp_tmr+0x14c>)
 801c616:	687a      	ldr	r2, [r7, #4]
 801c618:	4613      	mov	r3, r2
 801c61a:	005b      	lsls	r3, r3, #1
 801c61c:	4413      	add	r3, r2
 801c61e:	00db      	lsls	r3, r3, #3
 801c620:	440b      	add	r3, r1
 801c622:	3314      	adds	r3, #20
 801c624:	2202      	movs	r2, #2
 801c626:	701a      	strb	r2, [r3, #0]
 801c628:	e01e      	b.n	801c668 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801c62a:	4915      	ldr	r1, [pc, #84]	@ (801c680 <etharp_tmr+0x14c>)
 801c62c:	687a      	ldr	r2, [r7, #4]
 801c62e:	4613      	mov	r3, r2
 801c630:	005b      	lsls	r3, r3, #1
 801c632:	4413      	add	r3, r2
 801c634:	00db      	lsls	r3, r3, #3
 801c636:	440b      	add	r3, r1
 801c638:	3314      	adds	r3, #20
 801c63a:	781b      	ldrb	r3, [r3, #0]
 801c63c:	2b01      	cmp	r3, #1
 801c63e:	d113      	bne.n	801c668 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801c640:	490f      	ldr	r1, [pc, #60]	@ (801c680 <etharp_tmr+0x14c>)
 801c642:	687a      	ldr	r2, [r7, #4]
 801c644:	4613      	mov	r3, r2
 801c646:	005b      	lsls	r3, r3, #1
 801c648:	4413      	add	r3, r2
 801c64a:	00db      	lsls	r3, r3, #3
 801c64c:	440b      	add	r3, r1
 801c64e:	3308      	adds	r3, #8
 801c650:	6818      	ldr	r0, [r3, #0]
 801c652:	687a      	ldr	r2, [r7, #4]
 801c654:	4613      	mov	r3, r2
 801c656:	005b      	lsls	r3, r3, #1
 801c658:	4413      	add	r3, r2
 801c65a:	00db      	lsls	r3, r3, #3
 801c65c:	4a08      	ldr	r2, [pc, #32]	@ (801c680 <etharp_tmr+0x14c>)
 801c65e:	4413      	add	r3, r2
 801c660:	3304      	adds	r3, #4
 801c662:	4619      	mov	r1, r3
 801c664:	f000 fe6e 	bl	801d344 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c668:	687b      	ldr	r3, [r7, #4]
 801c66a:	3301      	adds	r3, #1
 801c66c:	607b      	str	r3, [r7, #4]
 801c66e:	687b      	ldr	r3, [r7, #4]
 801c670:	2b09      	cmp	r3, #9
 801c672:	f77f af65 	ble.w	801c540 <etharp_tmr+0xc>
      }
    }
  }
}
 801c676:	bf00      	nop
 801c678:	bf00      	nop
 801c67a:	3708      	adds	r7, #8
 801c67c:	46bd      	mov	sp, r7
 801c67e:	bd80      	pop	{r7, pc}
 801c680:	200131ac 	.word	0x200131ac

0801c684 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801c684:	b580      	push	{r7, lr}
 801c686:	b08a      	sub	sp, #40	@ 0x28
 801c688:	af00      	add	r7, sp, #0
 801c68a:	60f8      	str	r0, [r7, #12]
 801c68c:	460b      	mov	r3, r1
 801c68e:	607a      	str	r2, [r7, #4]
 801c690:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801c692:	230a      	movs	r3, #10
 801c694:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801c696:	230a      	movs	r3, #10
 801c698:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801c69a:	230a      	movs	r3, #10
 801c69c:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801c69e:	2300      	movs	r3, #0
 801c6a0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801c6a2:	230a      	movs	r3, #10
 801c6a4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801c6a6:	2300      	movs	r3, #0
 801c6a8:	83bb      	strh	r3, [r7, #28]
 801c6aa:	2300      	movs	r3, #0
 801c6ac:	837b      	strh	r3, [r7, #26]
 801c6ae:	2300      	movs	r3, #0
 801c6b0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c6b2:	2300      	movs	r3, #0
 801c6b4:	843b      	strh	r3, [r7, #32]
 801c6b6:	e0ae      	b.n	801c816 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801c6b8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c6bc:	49a6      	ldr	r1, [pc, #664]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c6be:	4613      	mov	r3, r2
 801c6c0:	005b      	lsls	r3, r3, #1
 801c6c2:	4413      	add	r3, r2
 801c6c4:	00db      	lsls	r3, r3, #3
 801c6c6:	440b      	add	r3, r1
 801c6c8:	3314      	adds	r3, #20
 801c6ca:	781b      	ldrb	r3, [r3, #0]
 801c6cc:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801c6ce:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801c6d2:	2b0a      	cmp	r3, #10
 801c6d4:	d105      	bne.n	801c6e2 <etharp_find_entry+0x5e>
 801c6d6:	7dfb      	ldrb	r3, [r7, #23]
 801c6d8:	2b00      	cmp	r3, #0
 801c6da:	d102      	bne.n	801c6e2 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801c6dc:	8c3b      	ldrh	r3, [r7, #32]
 801c6de:	847b      	strh	r3, [r7, #34]	@ 0x22
 801c6e0:	e095      	b.n	801c80e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801c6e2:	7dfb      	ldrb	r3, [r7, #23]
 801c6e4:	2b00      	cmp	r3, #0
 801c6e6:	f000 8092 	beq.w	801c80e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801c6ea:	7dfb      	ldrb	r3, [r7, #23]
 801c6ec:	2b01      	cmp	r3, #1
 801c6ee:	d009      	beq.n	801c704 <etharp_find_entry+0x80>
 801c6f0:	7dfb      	ldrb	r3, [r7, #23]
 801c6f2:	2b01      	cmp	r3, #1
 801c6f4:	d806      	bhi.n	801c704 <etharp_find_entry+0x80>
 801c6f6:	4b99      	ldr	r3, [pc, #612]	@ (801c95c <etharp_find_entry+0x2d8>)
 801c6f8:	f240 1223 	movw	r2, #291	@ 0x123
 801c6fc:	4998      	ldr	r1, [pc, #608]	@ (801c960 <etharp_find_entry+0x2dc>)
 801c6fe:	4899      	ldr	r0, [pc, #612]	@ (801c964 <etharp_find_entry+0x2e0>)
 801c700:	f002 fb9e 	bl	801ee40 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801c704:	68fb      	ldr	r3, [r7, #12]
 801c706:	2b00      	cmp	r3, #0
 801c708:	d020      	beq.n	801c74c <etharp_find_entry+0xc8>
 801c70a:	68fb      	ldr	r3, [r7, #12]
 801c70c:	6819      	ldr	r1, [r3, #0]
 801c70e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c712:	4891      	ldr	r0, [pc, #580]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c714:	4613      	mov	r3, r2
 801c716:	005b      	lsls	r3, r3, #1
 801c718:	4413      	add	r3, r2
 801c71a:	00db      	lsls	r3, r3, #3
 801c71c:	4403      	add	r3, r0
 801c71e:	3304      	adds	r3, #4
 801c720:	681b      	ldr	r3, [r3, #0]
 801c722:	4299      	cmp	r1, r3
 801c724:	d112      	bne.n	801c74c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801c726:	687b      	ldr	r3, [r7, #4]
 801c728:	2b00      	cmp	r3, #0
 801c72a:	d00c      	beq.n	801c746 <etharp_find_entry+0xc2>
 801c72c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c730:	4989      	ldr	r1, [pc, #548]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c732:	4613      	mov	r3, r2
 801c734:	005b      	lsls	r3, r3, #1
 801c736:	4413      	add	r3, r2
 801c738:	00db      	lsls	r3, r3, #3
 801c73a:	440b      	add	r3, r1
 801c73c:	3308      	adds	r3, #8
 801c73e:	681b      	ldr	r3, [r3, #0]
 801c740:	687a      	ldr	r2, [r7, #4]
 801c742:	429a      	cmp	r2, r3
 801c744:	d102      	bne.n	801c74c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801c746:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c74a:	e100      	b.n	801c94e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801c74c:	7dfb      	ldrb	r3, [r7, #23]
 801c74e:	2b01      	cmp	r3, #1
 801c750:	d140      	bne.n	801c7d4 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801c752:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c756:	4980      	ldr	r1, [pc, #512]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c758:	4613      	mov	r3, r2
 801c75a:	005b      	lsls	r3, r3, #1
 801c75c:	4413      	add	r3, r2
 801c75e:	00db      	lsls	r3, r3, #3
 801c760:	440b      	add	r3, r1
 801c762:	681b      	ldr	r3, [r3, #0]
 801c764:	2b00      	cmp	r3, #0
 801c766:	d01a      	beq.n	801c79e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801c768:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c76c:	497a      	ldr	r1, [pc, #488]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c76e:	4613      	mov	r3, r2
 801c770:	005b      	lsls	r3, r3, #1
 801c772:	4413      	add	r3, r2
 801c774:	00db      	lsls	r3, r3, #3
 801c776:	440b      	add	r3, r1
 801c778:	3312      	adds	r3, #18
 801c77a:	881b      	ldrh	r3, [r3, #0]
 801c77c:	8bba      	ldrh	r2, [r7, #28]
 801c77e:	429a      	cmp	r2, r3
 801c780:	d845      	bhi.n	801c80e <etharp_find_entry+0x18a>
            old_queue = i;
 801c782:	8c3b      	ldrh	r3, [r7, #32]
 801c784:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801c786:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c78a:	4973      	ldr	r1, [pc, #460]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c78c:	4613      	mov	r3, r2
 801c78e:	005b      	lsls	r3, r3, #1
 801c790:	4413      	add	r3, r2
 801c792:	00db      	lsls	r3, r3, #3
 801c794:	440b      	add	r3, r1
 801c796:	3312      	adds	r3, #18
 801c798:	881b      	ldrh	r3, [r3, #0]
 801c79a:	83bb      	strh	r3, [r7, #28]
 801c79c:	e037      	b.n	801c80e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801c79e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c7a2:	496d      	ldr	r1, [pc, #436]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c7a4:	4613      	mov	r3, r2
 801c7a6:	005b      	lsls	r3, r3, #1
 801c7a8:	4413      	add	r3, r2
 801c7aa:	00db      	lsls	r3, r3, #3
 801c7ac:	440b      	add	r3, r1
 801c7ae:	3312      	adds	r3, #18
 801c7b0:	881b      	ldrh	r3, [r3, #0]
 801c7b2:	8b7a      	ldrh	r2, [r7, #26]
 801c7b4:	429a      	cmp	r2, r3
 801c7b6:	d82a      	bhi.n	801c80e <etharp_find_entry+0x18a>
            old_pending = i;
 801c7b8:	8c3b      	ldrh	r3, [r7, #32]
 801c7ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801c7bc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c7c0:	4965      	ldr	r1, [pc, #404]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c7c2:	4613      	mov	r3, r2
 801c7c4:	005b      	lsls	r3, r3, #1
 801c7c6:	4413      	add	r3, r2
 801c7c8:	00db      	lsls	r3, r3, #3
 801c7ca:	440b      	add	r3, r1
 801c7cc:	3312      	adds	r3, #18
 801c7ce:	881b      	ldrh	r3, [r3, #0]
 801c7d0:	837b      	strh	r3, [r7, #26]
 801c7d2:	e01c      	b.n	801c80e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801c7d4:	7dfb      	ldrb	r3, [r7, #23]
 801c7d6:	2b01      	cmp	r3, #1
 801c7d8:	d919      	bls.n	801c80e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801c7da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c7de:	495e      	ldr	r1, [pc, #376]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c7e0:	4613      	mov	r3, r2
 801c7e2:	005b      	lsls	r3, r3, #1
 801c7e4:	4413      	add	r3, r2
 801c7e6:	00db      	lsls	r3, r3, #3
 801c7e8:	440b      	add	r3, r1
 801c7ea:	3312      	adds	r3, #18
 801c7ec:	881b      	ldrh	r3, [r3, #0]
 801c7ee:	8b3a      	ldrh	r2, [r7, #24]
 801c7f0:	429a      	cmp	r2, r3
 801c7f2:	d80c      	bhi.n	801c80e <etharp_find_entry+0x18a>
            old_stable = i;
 801c7f4:	8c3b      	ldrh	r3, [r7, #32]
 801c7f6:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801c7f8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c7fc:	4956      	ldr	r1, [pc, #344]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c7fe:	4613      	mov	r3, r2
 801c800:	005b      	lsls	r3, r3, #1
 801c802:	4413      	add	r3, r2
 801c804:	00db      	lsls	r3, r3, #3
 801c806:	440b      	add	r3, r1
 801c808:	3312      	adds	r3, #18
 801c80a:	881b      	ldrh	r3, [r3, #0]
 801c80c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801c80e:	8c3b      	ldrh	r3, [r7, #32]
 801c810:	3301      	adds	r3, #1
 801c812:	b29b      	uxth	r3, r3
 801c814:	843b      	strh	r3, [r7, #32]
 801c816:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c81a:	2b09      	cmp	r3, #9
 801c81c:	f77f af4c 	ble.w	801c6b8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801c820:	7afb      	ldrb	r3, [r7, #11]
 801c822:	f003 0302 	and.w	r3, r3, #2
 801c826:	2b00      	cmp	r3, #0
 801c828:	d108      	bne.n	801c83c <etharp_find_entry+0x1b8>
 801c82a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801c82e:	2b0a      	cmp	r3, #10
 801c830:	d107      	bne.n	801c842 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801c832:	7afb      	ldrb	r3, [r7, #11]
 801c834:	f003 0301 	and.w	r3, r3, #1
 801c838:	2b00      	cmp	r3, #0
 801c83a:	d102      	bne.n	801c842 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801c83c:	f04f 33ff 	mov.w	r3, #4294967295
 801c840:	e085      	b.n	801c94e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801c842:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801c846:	2b09      	cmp	r3, #9
 801c848:	dc02      	bgt.n	801c850 <etharp_find_entry+0x1cc>
    i = empty;
 801c84a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801c84c:	843b      	strh	r3, [r7, #32]
 801c84e:	e039      	b.n	801c8c4 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801c850:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801c854:	2b09      	cmp	r3, #9
 801c856:	dc14      	bgt.n	801c882 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801c858:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c85a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801c85c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c860:	493d      	ldr	r1, [pc, #244]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c862:	4613      	mov	r3, r2
 801c864:	005b      	lsls	r3, r3, #1
 801c866:	4413      	add	r3, r2
 801c868:	00db      	lsls	r3, r3, #3
 801c86a:	440b      	add	r3, r1
 801c86c:	681b      	ldr	r3, [r3, #0]
 801c86e:	2b00      	cmp	r3, #0
 801c870:	d018      	beq.n	801c8a4 <etharp_find_entry+0x220>
 801c872:	4b3a      	ldr	r3, [pc, #232]	@ (801c95c <etharp_find_entry+0x2d8>)
 801c874:	f240 126d 	movw	r2, #365	@ 0x16d
 801c878:	493b      	ldr	r1, [pc, #236]	@ (801c968 <etharp_find_entry+0x2e4>)
 801c87a:	483a      	ldr	r0, [pc, #232]	@ (801c964 <etharp_find_entry+0x2e0>)
 801c87c:	f002 fae0 	bl	801ee40 <iprintf>
 801c880:	e010      	b.n	801c8a4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801c882:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801c886:	2b09      	cmp	r3, #9
 801c888:	dc02      	bgt.n	801c890 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801c88a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c88c:	843b      	strh	r3, [r7, #32]
 801c88e:	e009      	b.n	801c8a4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801c890:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801c894:	2b09      	cmp	r3, #9
 801c896:	dc02      	bgt.n	801c89e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801c898:	8bfb      	ldrh	r3, [r7, #30]
 801c89a:	843b      	strh	r3, [r7, #32]
 801c89c:	e002      	b.n	801c8a4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801c89e:	f04f 33ff 	mov.w	r3, #4294967295
 801c8a2:	e054      	b.n	801c94e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801c8a4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c8a8:	2b09      	cmp	r3, #9
 801c8aa:	dd06      	ble.n	801c8ba <etharp_find_entry+0x236>
 801c8ac:	4b2b      	ldr	r3, [pc, #172]	@ (801c95c <etharp_find_entry+0x2d8>)
 801c8ae:	f240 127f 	movw	r2, #383	@ 0x17f
 801c8b2:	492e      	ldr	r1, [pc, #184]	@ (801c96c <etharp_find_entry+0x2e8>)
 801c8b4:	482b      	ldr	r0, [pc, #172]	@ (801c964 <etharp_find_entry+0x2e0>)
 801c8b6:	f002 fac3 	bl	801ee40 <iprintf>
    etharp_free_entry(i);
 801c8ba:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c8be:	4618      	mov	r0, r3
 801c8c0:	f7ff fe06 	bl	801c4d0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801c8c4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801c8c8:	2b09      	cmp	r3, #9
 801c8ca:	dd06      	ble.n	801c8da <etharp_find_entry+0x256>
 801c8cc:	4b23      	ldr	r3, [pc, #140]	@ (801c95c <etharp_find_entry+0x2d8>)
 801c8ce:	f240 1283 	movw	r2, #387	@ 0x183
 801c8d2:	4926      	ldr	r1, [pc, #152]	@ (801c96c <etharp_find_entry+0x2e8>)
 801c8d4:	4823      	ldr	r0, [pc, #140]	@ (801c964 <etharp_find_entry+0x2e0>)
 801c8d6:	f002 fab3 	bl	801ee40 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801c8da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c8de:	491e      	ldr	r1, [pc, #120]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c8e0:	4613      	mov	r3, r2
 801c8e2:	005b      	lsls	r3, r3, #1
 801c8e4:	4413      	add	r3, r2
 801c8e6:	00db      	lsls	r3, r3, #3
 801c8e8:	440b      	add	r3, r1
 801c8ea:	3314      	adds	r3, #20
 801c8ec:	781b      	ldrb	r3, [r3, #0]
 801c8ee:	2b00      	cmp	r3, #0
 801c8f0:	d006      	beq.n	801c900 <etharp_find_entry+0x27c>
 801c8f2:	4b1a      	ldr	r3, [pc, #104]	@ (801c95c <etharp_find_entry+0x2d8>)
 801c8f4:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801c8f8:	491d      	ldr	r1, [pc, #116]	@ (801c970 <etharp_find_entry+0x2ec>)
 801c8fa:	481a      	ldr	r0, [pc, #104]	@ (801c964 <etharp_find_entry+0x2e0>)
 801c8fc:	f002 faa0 	bl	801ee40 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801c900:	68fb      	ldr	r3, [r7, #12]
 801c902:	2b00      	cmp	r3, #0
 801c904:	d00b      	beq.n	801c91e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801c906:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c90a:	68fb      	ldr	r3, [r7, #12]
 801c90c:	6819      	ldr	r1, [r3, #0]
 801c90e:	4812      	ldr	r0, [pc, #72]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c910:	4613      	mov	r3, r2
 801c912:	005b      	lsls	r3, r3, #1
 801c914:	4413      	add	r3, r2
 801c916:	00db      	lsls	r3, r3, #3
 801c918:	4403      	add	r3, r0
 801c91a:	3304      	adds	r3, #4
 801c91c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801c91e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c922:	490d      	ldr	r1, [pc, #52]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c924:	4613      	mov	r3, r2
 801c926:	005b      	lsls	r3, r3, #1
 801c928:	4413      	add	r3, r2
 801c92a:	00db      	lsls	r3, r3, #3
 801c92c:	440b      	add	r3, r1
 801c92e:	3312      	adds	r3, #18
 801c930:	2200      	movs	r2, #0
 801c932:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801c934:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801c938:	4907      	ldr	r1, [pc, #28]	@ (801c958 <etharp_find_entry+0x2d4>)
 801c93a:	4613      	mov	r3, r2
 801c93c:	005b      	lsls	r3, r3, #1
 801c93e:	4413      	add	r3, r2
 801c940:	00db      	lsls	r3, r3, #3
 801c942:	440b      	add	r3, r1
 801c944:	3308      	adds	r3, #8
 801c946:	687a      	ldr	r2, [r7, #4]
 801c948:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801c94a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801c94e:	4618      	mov	r0, r3
 801c950:	3728      	adds	r7, #40	@ 0x28
 801c952:	46bd      	mov	sp, r7
 801c954:	bd80      	pop	{r7, pc}
 801c956:	bf00      	nop
 801c958:	200131ac 	.word	0x200131ac
 801c95c:	08022a00 	.word	0x08022a00
 801c960:	08022a38 	.word	0x08022a38
 801c964:	08022a78 	.word	0x08022a78
 801c968:	08022aa0 	.word	0x08022aa0
 801c96c:	08022ab8 	.word	0x08022ab8
 801c970:	08022acc 	.word	0x08022acc

0801c974 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801c974:	b580      	push	{r7, lr}
 801c976:	b088      	sub	sp, #32
 801c978:	af02      	add	r7, sp, #8
 801c97a:	60f8      	str	r0, [r7, #12]
 801c97c:	60b9      	str	r1, [r7, #8]
 801c97e:	607a      	str	r2, [r7, #4]
 801c980:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801c982:	68fb      	ldr	r3, [r7, #12]
 801c984:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801c988:	2b06      	cmp	r3, #6
 801c98a:	d006      	beq.n	801c99a <etharp_update_arp_entry+0x26>
 801c98c:	4b48      	ldr	r3, [pc, #288]	@ (801cab0 <etharp_update_arp_entry+0x13c>)
 801c98e:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801c992:	4948      	ldr	r1, [pc, #288]	@ (801cab4 <etharp_update_arp_entry+0x140>)
 801c994:	4848      	ldr	r0, [pc, #288]	@ (801cab8 <etharp_update_arp_entry+0x144>)
 801c996:	f002 fa53 	bl	801ee40 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801c99a:	68bb      	ldr	r3, [r7, #8]
 801c99c:	2b00      	cmp	r3, #0
 801c99e:	d012      	beq.n	801c9c6 <etharp_update_arp_entry+0x52>
 801c9a0:	68bb      	ldr	r3, [r7, #8]
 801c9a2:	681b      	ldr	r3, [r3, #0]
 801c9a4:	2b00      	cmp	r3, #0
 801c9a6:	d00e      	beq.n	801c9c6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801c9a8:	68bb      	ldr	r3, [r7, #8]
 801c9aa:	681b      	ldr	r3, [r3, #0]
 801c9ac:	68f9      	ldr	r1, [r7, #12]
 801c9ae:	4618      	mov	r0, r3
 801c9b0:	f001 f8fe 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 801c9b4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801c9b6:	2b00      	cmp	r3, #0
 801c9b8:	d105      	bne.n	801c9c6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801c9ba:	68bb      	ldr	r3, [r7, #8]
 801c9bc:	681b      	ldr	r3, [r3, #0]
 801c9be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801c9c2:	2be0      	cmp	r3, #224	@ 0xe0
 801c9c4:	d102      	bne.n	801c9cc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801c9c6:	f06f 030f 	mvn.w	r3, #15
 801c9ca:	e06c      	b.n	801caa6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801c9cc:	78fb      	ldrb	r3, [r7, #3]
 801c9ce:	68fa      	ldr	r2, [r7, #12]
 801c9d0:	4619      	mov	r1, r3
 801c9d2:	68b8      	ldr	r0, [r7, #8]
 801c9d4:	f7ff fe56 	bl	801c684 <etharp_find_entry>
 801c9d8:	4603      	mov	r3, r0
 801c9da:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801c9dc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801c9e0:	2b00      	cmp	r3, #0
 801c9e2:	da02      	bge.n	801c9ea <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801c9e4:	8afb      	ldrh	r3, [r7, #22]
 801c9e6:	b25b      	sxtb	r3, r3
 801c9e8:	e05d      	b.n	801caa6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801c9ea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801c9ee:	4933      	ldr	r1, [pc, #204]	@ (801cabc <etharp_update_arp_entry+0x148>)
 801c9f0:	4613      	mov	r3, r2
 801c9f2:	005b      	lsls	r3, r3, #1
 801c9f4:	4413      	add	r3, r2
 801c9f6:	00db      	lsls	r3, r3, #3
 801c9f8:	440b      	add	r3, r1
 801c9fa:	3314      	adds	r3, #20
 801c9fc:	2202      	movs	r2, #2
 801c9fe:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801ca00:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ca04:	492d      	ldr	r1, [pc, #180]	@ (801cabc <etharp_update_arp_entry+0x148>)
 801ca06:	4613      	mov	r3, r2
 801ca08:	005b      	lsls	r3, r3, #1
 801ca0a:	4413      	add	r3, r2
 801ca0c:	00db      	lsls	r3, r3, #3
 801ca0e:	440b      	add	r3, r1
 801ca10:	3308      	adds	r3, #8
 801ca12:	68fa      	ldr	r2, [r7, #12]
 801ca14:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801ca16:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ca1a:	4613      	mov	r3, r2
 801ca1c:	005b      	lsls	r3, r3, #1
 801ca1e:	4413      	add	r3, r2
 801ca20:	00db      	lsls	r3, r3, #3
 801ca22:	3308      	adds	r3, #8
 801ca24:	4a25      	ldr	r2, [pc, #148]	@ (801cabc <etharp_update_arp_entry+0x148>)
 801ca26:	4413      	add	r3, r2
 801ca28:	3304      	adds	r3, #4
 801ca2a:	2206      	movs	r2, #6
 801ca2c:	6879      	ldr	r1, [r7, #4]
 801ca2e:	4618      	mov	r0, r3
 801ca30:	f002 fd99 	bl	801f566 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801ca34:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ca38:	4920      	ldr	r1, [pc, #128]	@ (801cabc <etharp_update_arp_entry+0x148>)
 801ca3a:	4613      	mov	r3, r2
 801ca3c:	005b      	lsls	r3, r3, #1
 801ca3e:	4413      	add	r3, r2
 801ca40:	00db      	lsls	r3, r3, #3
 801ca42:	440b      	add	r3, r1
 801ca44:	3312      	adds	r3, #18
 801ca46:	2200      	movs	r2, #0
 801ca48:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801ca4a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ca4e:	491b      	ldr	r1, [pc, #108]	@ (801cabc <etharp_update_arp_entry+0x148>)
 801ca50:	4613      	mov	r3, r2
 801ca52:	005b      	lsls	r3, r3, #1
 801ca54:	4413      	add	r3, r2
 801ca56:	00db      	lsls	r3, r3, #3
 801ca58:	440b      	add	r3, r1
 801ca5a:	681b      	ldr	r3, [r3, #0]
 801ca5c:	2b00      	cmp	r3, #0
 801ca5e:	d021      	beq.n	801caa4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801ca60:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ca64:	4915      	ldr	r1, [pc, #84]	@ (801cabc <etharp_update_arp_entry+0x148>)
 801ca66:	4613      	mov	r3, r2
 801ca68:	005b      	lsls	r3, r3, #1
 801ca6a:	4413      	add	r3, r2
 801ca6c:	00db      	lsls	r3, r3, #3
 801ca6e:	440b      	add	r3, r1
 801ca70:	681b      	ldr	r3, [r3, #0]
 801ca72:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801ca74:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ca78:	4910      	ldr	r1, [pc, #64]	@ (801cabc <etharp_update_arp_entry+0x148>)
 801ca7a:	4613      	mov	r3, r2
 801ca7c:	005b      	lsls	r3, r3, #1
 801ca7e:	4413      	add	r3, r2
 801ca80:	00db      	lsls	r3, r3, #3
 801ca82:	440b      	add	r3, r1
 801ca84:	2200      	movs	r2, #0
 801ca86:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801ca88:	68fb      	ldr	r3, [r7, #12]
 801ca8a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801ca8e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801ca92:	9300      	str	r3, [sp, #0]
 801ca94:	687b      	ldr	r3, [r7, #4]
 801ca96:	6939      	ldr	r1, [r7, #16]
 801ca98:	68f8      	ldr	r0, [r7, #12]
 801ca9a:	f001 ff97 	bl	801e9cc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801ca9e:	6938      	ldr	r0, [r7, #16]
 801caa0:	f7f9 f9fe 	bl	8015ea0 <pbuf_free>
  }
  return ERR_OK;
 801caa4:	2300      	movs	r3, #0
}
 801caa6:	4618      	mov	r0, r3
 801caa8:	3718      	adds	r7, #24
 801caaa:	46bd      	mov	sp, r7
 801caac:	bd80      	pop	{r7, pc}
 801caae:	bf00      	nop
 801cab0:	08022a00 	.word	0x08022a00
 801cab4:	08022af8 	.word	0x08022af8
 801cab8:	08022a78 	.word	0x08022a78
 801cabc:	200131ac 	.word	0x200131ac

0801cac0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801cac0:	b580      	push	{r7, lr}
 801cac2:	b084      	sub	sp, #16
 801cac4:	af00      	add	r7, sp, #0
 801cac6:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cac8:	2300      	movs	r3, #0
 801caca:	60fb      	str	r3, [r7, #12]
 801cacc:	e01e      	b.n	801cb0c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801cace:	4913      	ldr	r1, [pc, #76]	@ (801cb1c <etharp_cleanup_netif+0x5c>)
 801cad0:	68fa      	ldr	r2, [r7, #12]
 801cad2:	4613      	mov	r3, r2
 801cad4:	005b      	lsls	r3, r3, #1
 801cad6:	4413      	add	r3, r2
 801cad8:	00db      	lsls	r3, r3, #3
 801cada:	440b      	add	r3, r1
 801cadc:	3314      	adds	r3, #20
 801cade:	781b      	ldrb	r3, [r3, #0]
 801cae0:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801cae2:	7afb      	ldrb	r3, [r7, #11]
 801cae4:	2b00      	cmp	r3, #0
 801cae6:	d00e      	beq.n	801cb06 <etharp_cleanup_netif+0x46>
 801cae8:	490c      	ldr	r1, [pc, #48]	@ (801cb1c <etharp_cleanup_netif+0x5c>)
 801caea:	68fa      	ldr	r2, [r7, #12]
 801caec:	4613      	mov	r3, r2
 801caee:	005b      	lsls	r3, r3, #1
 801caf0:	4413      	add	r3, r2
 801caf2:	00db      	lsls	r3, r3, #3
 801caf4:	440b      	add	r3, r1
 801caf6:	3308      	adds	r3, #8
 801caf8:	681b      	ldr	r3, [r3, #0]
 801cafa:	687a      	ldr	r2, [r7, #4]
 801cafc:	429a      	cmp	r2, r3
 801cafe:	d102      	bne.n	801cb06 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801cb00:	68f8      	ldr	r0, [r7, #12]
 801cb02:	f7ff fce5 	bl	801c4d0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cb06:	68fb      	ldr	r3, [r7, #12]
 801cb08:	3301      	adds	r3, #1
 801cb0a:	60fb      	str	r3, [r7, #12]
 801cb0c:	68fb      	ldr	r3, [r7, #12]
 801cb0e:	2b09      	cmp	r3, #9
 801cb10:	dddd      	ble.n	801cace <etharp_cleanup_netif+0xe>
    }
  }
}
 801cb12:	bf00      	nop
 801cb14:	bf00      	nop
 801cb16:	3710      	adds	r7, #16
 801cb18:	46bd      	mov	sp, r7
 801cb1a:	bd80      	pop	{r7, pc}
 801cb1c:	200131ac 	.word	0x200131ac

0801cb20 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801cb20:	b5b0      	push	{r4, r5, r7, lr}
 801cb22:	b08a      	sub	sp, #40	@ 0x28
 801cb24:	af04      	add	r7, sp, #16
 801cb26:	6078      	str	r0, [r7, #4]
 801cb28:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801cb2a:	683b      	ldr	r3, [r7, #0]
 801cb2c:	2b00      	cmp	r3, #0
 801cb2e:	d107      	bne.n	801cb40 <etharp_input+0x20>
 801cb30:	4b3d      	ldr	r3, [pc, #244]	@ (801cc28 <etharp_input+0x108>)
 801cb32:	f240 228a 	movw	r2, #650	@ 0x28a
 801cb36:	493d      	ldr	r1, [pc, #244]	@ (801cc2c <etharp_input+0x10c>)
 801cb38:	483d      	ldr	r0, [pc, #244]	@ (801cc30 <etharp_input+0x110>)
 801cb3a:	f002 f981 	bl	801ee40 <iprintf>
 801cb3e:	e06f      	b.n	801cc20 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801cb40:	687b      	ldr	r3, [r7, #4]
 801cb42:	685b      	ldr	r3, [r3, #4]
 801cb44:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801cb46:	693b      	ldr	r3, [r7, #16]
 801cb48:	881b      	ldrh	r3, [r3, #0]
 801cb4a:	b29b      	uxth	r3, r3
 801cb4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801cb50:	d10c      	bne.n	801cb6c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801cb52:	693b      	ldr	r3, [r7, #16]
 801cb54:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801cb56:	2b06      	cmp	r3, #6
 801cb58:	d108      	bne.n	801cb6c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801cb5a:	693b      	ldr	r3, [r7, #16]
 801cb5c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801cb5e:	2b04      	cmp	r3, #4
 801cb60:	d104      	bne.n	801cb6c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801cb62:	693b      	ldr	r3, [r7, #16]
 801cb64:	885b      	ldrh	r3, [r3, #2]
 801cb66:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801cb68:	2b08      	cmp	r3, #8
 801cb6a:	d003      	beq.n	801cb74 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801cb6c:	6878      	ldr	r0, [r7, #4]
 801cb6e:	f7f9 f997 	bl	8015ea0 <pbuf_free>
    return;
 801cb72:	e055      	b.n	801cc20 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801cb74:	693b      	ldr	r3, [r7, #16]
 801cb76:	330e      	adds	r3, #14
 801cb78:	681b      	ldr	r3, [r3, #0]
 801cb7a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801cb7c:	693b      	ldr	r3, [r7, #16]
 801cb7e:	3318      	adds	r3, #24
 801cb80:	681b      	ldr	r3, [r3, #0]
 801cb82:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801cb84:	683b      	ldr	r3, [r7, #0]
 801cb86:	3304      	adds	r3, #4
 801cb88:	681b      	ldr	r3, [r3, #0]
 801cb8a:	2b00      	cmp	r3, #0
 801cb8c:	d102      	bne.n	801cb94 <etharp_input+0x74>
    for_us = 0;
 801cb8e:	2300      	movs	r3, #0
 801cb90:	75fb      	strb	r3, [r7, #23]
 801cb92:	e009      	b.n	801cba8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801cb94:	68ba      	ldr	r2, [r7, #8]
 801cb96:	683b      	ldr	r3, [r7, #0]
 801cb98:	3304      	adds	r3, #4
 801cb9a:	681b      	ldr	r3, [r3, #0]
 801cb9c:	429a      	cmp	r2, r3
 801cb9e:	bf0c      	ite	eq
 801cba0:	2301      	moveq	r3, #1
 801cba2:	2300      	movne	r3, #0
 801cba4:	b2db      	uxtb	r3, r3
 801cba6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801cba8:	693b      	ldr	r3, [r7, #16]
 801cbaa:	f103 0208 	add.w	r2, r3, #8
 801cbae:	7dfb      	ldrb	r3, [r7, #23]
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	d001      	beq.n	801cbb8 <etharp_input+0x98>
 801cbb4:	2301      	movs	r3, #1
 801cbb6:	e000      	b.n	801cbba <etharp_input+0x9a>
 801cbb8:	2302      	movs	r3, #2
 801cbba:	f107 010c 	add.w	r1, r7, #12
 801cbbe:	6838      	ldr	r0, [r7, #0]
 801cbc0:	f7ff fed8 	bl	801c974 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801cbc4:	693b      	ldr	r3, [r7, #16]
 801cbc6:	88db      	ldrh	r3, [r3, #6]
 801cbc8:	b29b      	uxth	r3, r3
 801cbca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801cbce:	d003      	beq.n	801cbd8 <etharp_input+0xb8>
 801cbd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cbd4:	d01e      	beq.n	801cc14 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801cbd6:	e020      	b.n	801cc1a <etharp_input+0xfa>
      if (for_us) {
 801cbd8:	7dfb      	ldrb	r3, [r7, #23]
 801cbda:	2b00      	cmp	r3, #0
 801cbdc:	d01c      	beq.n	801cc18 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801cbde:	683b      	ldr	r3, [r7, #0]
 801cbe0:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801cbe4:	693b      	ldr	r3, [r7, #16]
 801cbe6:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801cbea:	683b      	ldr	r3, [r7, #0]
 801cbec:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801cbf0:	683b      	ldr	r3, [r7, #0]
 801cbf2:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801cbf4:	693a      	ldr	r2, [r7, #16]
 801cbf6:	3208      	adds	r2, #8
        etharp_raw(netif,
 801cbf8:	2102      	movs	r1, #2
 801cbfa:	9103      	str	r1, [sp, #12]
 801cbfc:	f107 010c 	add.w	r1, r7, #12
 801cc00:	9102      	str	r1, [sp, #8]
 801cc02:	9201      	str	r2, [sp, #4]
 801cc04:	9300      	str	r3, [sp, #0]
 801cc06:	462b      	mov	r3, r5
 801cc08:	4622      	mov	r2, r4
 801cc0a:	4601      	mov	r1, r0
 801cc0c:	6838      	ldr	r0, [r7, #0]
 801cc0e:	f000 faeb 	bl	801d1e8 <etharp_raw>
      break;
 801cc12:	e001      	b.n	801cc18 <etharp_input+0xf8>
      break;
 801cc14:	bf00      	nop
 801cc16:	e000      	b.n	801cc1a <etharp_input+0xfa>
      break;
 801cc18:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801cc1a:	6878      	ldr	r0, [r7, #4]
 801cc1c:	f7f9 f940 	bl	8015ea0 <pbuf_free>
}
 801cc20:	3718      	adds	r7, #24
 801cc22:	46bd      	mov	sp, r7
 801cc24:	bdb0      	pop	{r4, r5, r7, pc}
 801cc26:	bf00      	nop
 801cc28:	08022a00 	.word	0x08022a00
 801cc2c:	08022b50 	.word	0x08022b50
 801cc30:	08022a78 	.word	0x08022a78

0801cc34 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801cc34:	b580      	push	{r7, lr}
 801cc36:	b086      	sub	sp, #24
 801cc38:	af02      	add	r7, sp, #8
 801cc3a:	60f8      	str	r0, [r7, #12]
 801cc3c:	60b9      	str	r1, [r7, #8]
 801cc3e:	4613      	mov	r3, r2
 801cc40:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801cc42:	79fa      	ldrb	r2, [r7, #7]
 801cc44:	4944      	ldr	r1, [pc, #272]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801cc46:	4613      	mov	r3, r2
 801cc48:	005b      	lsls	r3, r3, #1
 801cc4a:	4413      	add	r3, r2
 801cc4c:	00db      	lsls	r3, r3, #3
 801cc4e:	440b      	add	r3, r1
 801cc50:	3314      	adds	r3, #20
 801cc52:	781b      	ldrb	r3, [r3, #0]
 801cc54:	2b01      	cmp	r3, #1
 801cc56:	d806      	bhi.n	801cc66 <etharp_output_to_arp_index+0x32>
 801cc58:	4b40      	ldr	r3, [pc, #256]	@ (801cd5c <etharp_output_to_arp_index+0x128>)
 801cc5a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801cc5e:	4940      	ldr	r1, [pc, #256]	@ (801cd60 <etharp_output_to_arp_index+0x12c>)
 801cc60:	4840      	ldr	r0, [pc, #256]	@ (801cd64 <etharp_output_to_arp_index+0x130>)
 801cc62:	f002 f8ed 	bl	801ee40 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801cc66:	79fa      	ldrb	r2, [r7, #7]
 801cc68:	493b      	ldr	r1, [pc, #236]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801cc6a:	4613      	mov	r3, r2
 801cc6c:	005b      	lsls	r3, r3, #1
 801cc6e:	4413      	add	r3, r2
 801cc70:	00db      	lsls	r3, r3, #3
 801cc72:	440b      	add	r3, r1
 801cc74:	3314      	adds	r3, #20
 801cc76:	781b      	ldrb	r3, [r3, #0]
 801cc78:	2b02      	cmp	r3, #2
 801cc7a:	d153      	bne.n	801cd24 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801cc7c:	79fa      	ldrb	r2, [r7, #7]
 801cc7e:	4936      	ldr	r1, [pc, #216]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801cc80:	4613      	mov	r3, r2
 801cc82:	005b      	lsls	r3, r3, #1
 801cc84:	4413      	add	r3, r2
 801cc86:	00db      	lsls	r3, r3, #3
 801cc88:	440b      	add	r3, r1
 801cc8a:	3312      	adds	r3, #18
 801cc8c:	881b      	ldrh	r3, [r3, #0]
 801cc8e:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801cc92:	d919      	bls.n	801ccc8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801cc94:	79fa      	ldrb	r2, [r7, #7]
 801cc96:	4613      	mov	r3, r2
 801cc98:	005b      	lsls	r3, r3, #1
 801cc9a:	4413      	add	r3, r2
 801cc9c:	00db      	lsls	r3, r3, #3
 801cc9e:	4a2e      	ldr	r2, [pc, #184]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801cca0:	4413      	add	r3, r2
 801cca2:	3304      	adds	r3, #4
 801cca4:	4619      	mov	r1, r3
 801cca6:	68f8      	ldr	r0, [r7, #12]
 801cca8:	f000 fb4c 	bl	801d344 <etharp_request>
 801ccac:	4603      	mov	r3, r0
 801ccae:	2b00      	cmp	r3, #0
 801ccb0:	d138      	bne.n	801cd24 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801ccb2:	79fa      	ldrb	r2, [r7, #7]
 801ccb4:	4928      	ldr	r1, [pc, #160]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801ccb6:	4613      	mov	r3, r2
 801ccb8:	005b      	lsls	r3, r3, #1
 801ccba:	4413      	add	r3, r2
 801ccbc:	00db      	lsls	r3, r3, #3
 801ccbe:	440b      	add	r3, r1
 801ccc0:	3314      	adds	r3, #20
 801ccc2:	2203      	movs	r2, #3
 801ccc4:	701a      	strb	r2, [r3, #0]
 801ccc6:	e02d      	b.n	801cd24 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801ccc8:	79fa      	ldrb	r2, [r7, #7]
 801ccca:	4923      	ldr	r1, [pc, #140]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801cccc:	4613      	mov	r3, r2
 801ccce:	005b      	lsls	r3, r3, #1
 801ccd0:	4413      	add	r3, r2
 801ccd2:	00db      	lsls	r3, r3, #3
 801ccd4:	440b      	add	r3, r1
 801ccd6:	3312      	adds	r3, #18
 801ccd8:	881b      	ldrh	r3, [r3, #0]
 801ccda:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801ccde:	d321      	bcc.n	801cd24 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801cce0:	79fa      	ldrb	r2, [r7, #7]
 801cce2:	4613      	mov	r3, r2
 801cce4:	005b      	lsls	r3, r3, #1
 801cce6:	4413      	add	r3, r2
 801cce8:	00db      	lsls	r3, r3, #3
 801ccea:	4a1b      	ldr	r2, [pc, #108]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801ccec:	4413      	add	r3, r2
 801ccee:	1d19      	adds	r1, r3, #4
 801ccf0:	79fa      	ldrb	r2, [r7, #7]
 801ccf2:	4613      	mov	r3, r2
 801ccf4:	005b      	lsls	r3, r3, #1
 801ccf6:	4413      	add	r3, r2
 801ccf8:	00db      	lsls	r3, r3, #3
 801ccfa:	3308      	adds	r3, #8
 801ccfc:	4a16      	ldr	r2, [pc, #88]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801ccfe:	4413      	add	r3, r2
 801cd00:	3304      	adds	r3, #4
 801cd02:	461a      	mov	r2, r3
 801cd04:	68f8      	ldr	r0, [r7, #12]
 801cd06:	f000 fafb 	bl	801d300 <etharp_request_dst>
 801cd0a:	4603      	mov	r3, r0
 801cd0c:	2b00      	cmp	r3, #0
 801cd0e:	d109      	bne.n	801cd24 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801cd10:	79fa      	ldrb	r2, [r7, #7]
 801cd12:	4911      	ldr	r1, [pc, #68]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801cd14:	4613      	mov	r3, r2
 801cd16:	005b      	lsls	r3, r3, #1
 801cd18:	4413      	add	r3, r2
 801cd1a:	00db      	lsls	r3, r3, #3
 801cd1c:	440b      	add	r3, r1
 801cd1e:	3314      	adds	r3, #20
 801cd20:	2203      	movs	r2, #3
 801cd22:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801cd24:	68fb      	ldr	r3, [r7, #12]
 801cd26:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801cd2a:	79fa      	ldrb	r2, [r7, #7]
 801cd2c:	4613      	mov	r3, r2
 801cd2e:	005b      	lsls	r3, r3, #1
 801cd30:	4413      	add	r3, r2
 801cd32:	00db      	lsls	r3, r3, #3
 801cd34:	3308      	adds	r3, #8
 801cd36:	4a08      	ldr	r2, [pc, #32]	@ (801cd58 <etharp_output_to_arp_index+0x124>)
 801cd38:	4413      	add	r3, r2
 801cd3a:	3304      	adds	r3, #4
 801cd3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801cd40:	9200      	str	r2, [sp, #0]
 801cd42:	460a      	mov	r2, r1
 801cd44:	68b9      	ldr	r1, [r7, #8]
 801cd46:	68f8      	ldr	r0, [r7, #12]
 801cd48:	f001 fe40 	bl	801e9cc <ethernet_output>
 801cd4c:	4603      	mov	r3, r0
}
 801cd4e:	4618      	mov	r0, r3
 801cd50:	3710      	adds	r7, #16
 801cd52:	46bd      	mov	sp, r7
 801cd54:	bd80      	pop	{r7, pc}
 801cd56:	bf00      	nop
 801cd58:	200131ac 	.word	0x200131ac
 801cd5c:	08022a00 	.word	0x08022a00
 801cd60:	08022b70 	.word	0x08022b70
 801cd64:	08022a78 	.word	0x08022a78

0801cd68 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801cd68:	b580      	push	{r7, lr}
 801cd6a:	b08a      	sub	sp, #40	@ 0x28
 801cd6c:	af02      	add	r7, sp, #8
 801cd6e:	60f8      	str	r0, [r7, #12]
 801cd70:	60b9      	str	r1, [r7, #8]
 801cd72:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801cd74:	687b      	ldr	r3, [r7, #4]
 801cd76:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801cd78:	68fb      	ldr	r3, [r7, #12]
 801cd7a:	2b00      	cmp	r3, #0
 801cd7c:	d106      	bne.n	801cd8c <etharp_output+0x24>
 801cd7e:	4b73      	ldr	r3, [pc, #460]	@ (801cf4c <etharp_output+0x1e4>)
 801cd80:	f240 321e 	movw	r2, #798	@ 0x31e
 801cd84:	4972      	ldr	r1, [pc, #456]	@ (801cf50 <etharp_output+0x1e8>)
 801cd86:	4873      	ldr	r0, [pc, #460]	@ (801cf54 <etharp_output+0x1ec>)
 801cd88:	f002 f85a 	bl	801ee40 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801cd8c:	68bb      	ldr	r3, [r7, #8]
 801cd8e:	2b00      	cmp	r3, #0
 801cd90:	d106      	bne.n	801cda0 <etharp_output+0x38>
 801cd92:	4b6e      	ldr	r3, [pc, #440]	@ (801cf4c <etharp_output+0x1e4>)
 801cd94:	f240 321f 	movw	r2, #799	@ 0x31f
 801cd98:	496f      	ldr	r1, [pc, #444]	@ (801cf58 <etharp_output+0x1f0>)
 801cd9a:	486e      	ldr	r0, [pc, #440]	@ (801cf54 <etharp_output+0x1ec>)
 801cd9c:	f002 f850 	bl	801ee40 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801cda0:	687b      	ldr	r3, [r7, #4]
 801cda2:	2b00      	cmp	r3, #0
 801cda4:	d106      	bne.n	801cdb4 <etharp_output+0x4c>
 801cda6:	4b69      	ldr	r3, [pc, #420]	@ (801cf4c <etharp_output+0x1e4>)
 801cda8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801cdac:	496b      	ldr	r1, [pc, #428]	@ (801cf5c <etharp_output+0x1f4>)
 801cdae:	4869      	ldr	r0, [pc, #420]	@ (801cf54 <etharp_output+0x1ec>)
 801cdb0:	f002 f846 	bl	801ee40 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801cdb4:	687b      	ldr	r3, [r7, #4]
 801cdb6:	681b      	ldr	r3, [r3, #0]
 801cdb8:	68f9      	ldr	r1, [r7, #12]
 801cdba:	4618      	mov	r0, r3
 801cdbc:	f000 fef8 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 801cdc0:	4603      	mov	r3, r0
 801cdc2:	2b00      	cmp	r3, #0
 801cdc4:	d002      	beq.n	801cdcc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801cdc6:	4b66      	ldr	r3, [pc, #408]	@ (801cf60 <etharp_output+0x1f8>)
 801cdc8:	61fb      	str	r3, [r7, #28]
 801cdca:	e0af      	b.n	801cf2c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801cdcc:	687b      	ldr	r3, [r7, #4]
 801cdce:	681b      	ldr	r3, [r3, #0]
 801cdd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801cdd4:	2be0      	cmp	r3, #224	@ 0xe0
 801cdd6:	d118      	bne.n	801ce0a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801cdd8:	2301      	movs	r3, #1
 801cdda:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801cddc:	2300      	movs	r3, #0
 801cdde:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801cde0:	235e      	movs	r3, #94	@ 0x5e
 801cde2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801cde4:	687b      	ldr	r3, [r7, #4]
 801cde6:	3301      	adds	r3, #1
 801cde8:	781b      	ldrb	r3, [r3, #0]
 801cdea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801cdee:	b2db      	uxtb	r3, r3
 801cdf0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801cdf2:	687b      	ldr	r3, [r7, #4]
 801cdf4:	3302      	adds	r3, #2
 801cdf6:	781b      	ldrb	r3, [r3, #0]
 801cdf8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801cdfa:	687b      	ldr	r3, [r7, #4]
 801cdfc:	3303      	adds	r3, #3
 801cdfe:	781b      	ldrb	r3, [r3, #0]
 801ce00:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801ce02:	f107 0310 	add.w	r3, r7, #16
 801ce06:	61fb      	str	r3, [r7, #28]
 801ce08:	e090      	b.n	801cf2c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801ce0a:	687b      	ldr	r3, [r7, #4]
 801ce0c:	681a      	ldr	r2, [r3, #0]
 801ce0e:	68fb      	ldr	r3, [r7, #12]
 801ce10:	3304      	adds	r3, #4
 801ce12:	681b      	ldr	r3, [r3, #0]
 801ce14:	405a      	eors	r2, r3
 801ce16:	68fb      	ldr	r3, [r7, #12]
 801ce18:	3308      	adds	r3, #8
 801ce1a:	681b      	ldr	r3, [r3, #0]
 801ce1c:	4013      	ands	r3, r2
 801ce1e:	2b00      	cmp	r3, #0
 801ce20:	d012      	beq.n	801ce48 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801ce22:	687b      	ldr	r3, [r7, #4]
 801ce24:	681b      	ldr	r3, [r3, #0]
 801ce26:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801ce28:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801ce2c:	4293      	cmp	r3, r2
 801ce2e:	d00b      	beq.n	801ce48 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801ce30:	68fb      	ldr	r3, [r7, #12]
 801ce32:	330c      	adds	r3, #12
 801ce34:	681b      	ldr	r3, [r3, #0]
 801ce36:	2b00      	cmp	r3, #0
 801ce38:	d003      	beq.n	801ce42 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801ce3a:	68fb      	ldr	r3, [r7, #12]
 801ce3c:	330c      	adds	r3, #12
 801ce3e:	61bb      	str	r3, [r7, #24]
 801ce40:	e002      	b.n	801ce48 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801ce42:	f06f 0303 	mvn.w	r3, #3
 801ce46:	e07d      	b.n	801cf44 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801ce48:	4b46      	ldr	r3, [pc, #280]	@ (801cf64 <etharp_output+0x1fc>)
 801ce4a:	781b      	ldrb	r3, [r3, #0]
 801ce4c:	4619      	mov	r1, r3
 801ce4e:	4a46      	ldr	r2, [pc, #280]	@ (801cf68 <etharp_output+0x200>)
 801ce50:	460b      	mov	r3, r1
 801ce52:	005b      	lsls	r3, r3, #1
 801ce54:	440b      	add	r3, r1
 801ce56:	00db      	lsls	r3, r3, #3
 801ce58:	4413      	add	r3, r2
 801ce5a:	3314      	adds	r3, #20
 801ce5c:	781b      	ldrb	r3, [r3, #0]
 801ce5e:	2b01      	cmp	r3, #1
 801ce60:	d925      	bls.n	801ceae <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801ce62:	4b40      	ldr	r3, [pc, #256]	@ (801cf64 <etharp_output+0x1fc>)
 801ce64:	781b      	ldrb	r3, [r3, #0]
 801ce66:	4619      	mov	r1, r3
 801ce68:	4a3f      	ldr	r2, [pc, #252]	@ (801cf68 <etharp_output+0x200>)
 801ce6a:	460b      	mov	r3, r1
 801ce6c:	005b      	lsls	r3, r3, #1
 801ce6e:	440b      	add	r3, r1
 801ce70:	00db      	lsls	r3, r3, #3
 801ce72:	4413      	add	r3, r2
 801ce74:	3308      	adds	r3, #8
 801ce76:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801ce78:	68fa      	ldr	r2, [r7, #12]
 801ce7a:	429a      	cmp	r2, r3
 801ce7c:	d117      	bne.n	801ceae <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801ce7e:	69bb      	ldr	r3, [r7, #24]
 801ce80:	681a      	ldr	r2, [r3, #0]
 801ce82:	4b38      	ldr	r3, [pc, #224]	@ (801cf64 <etharp_output+0x1fc>)
 801ce84:	781b      	ldrb	r3, [r3, #0]
 801ce86:	4618      	mov	r0, r3
 801ce88:	4937      	ldr	r1, [pc, #220]	@ (801cf68 <etharp_output+0x200>)
 801ce8a:	4603      	mov	r3, r0
 801ce8c:	005b      	lsls	r3, r3, #1
 801ce8e:	4403      	add	r3, r0
 801ce90:	00db      	lsls	r3, r3, #3
 801ce92:	440b      	add	r3, r1
 801ce94:	3304      	adds	r3, #4
 801ce96:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801ce98:	429a      	cmp	r2, r3
 801ce9a:	d108      	bne.n	801ceae <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801ce9c:	4b31      	ldr	r3, [pc, #196]	@ (801cf64 <etharp_output+0x1fc>)
 801ce9e:	781b      	ldrb	r3, [r3, #0]
 801cea0:	461a      	mov	r2, r3
 801cea2:	68b9      	ldr	r1, [r7, #8]
 801cea4:	68f8      	ldr	r0, [r7, #12]
 801cea6:	f7ff fec5 	bl	801cc34 <etharp_output_to_arp_index>
 801ceaa:	4603      	mov	r3, r0
 801ceac:	e04a      	b.n	801cf44 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801ceae:	2300      	movs	r3, #0
 801ceb0:	75fb      	strb	r3, [r7, #23]
 801ceb2:	e031      	b.n	801cf18 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801ceb4:	7dfa      	ldrb	r2, [r7, #23]
 801ceb6:	492c      	ldr	r1, [pc, #176]	@ (801cf68 <etharp_output+0x200>)
 801ceb8:	4613      	mov	r3, r2
 801ceba:	005b      	lsls	r3, r3, #1
 801cebc:	4413      	add	r3, r2
 801cebe:	00db      	lsls	r3, r3, #3
 801cec0:	440b      	add	r3, r1
 801cec2:	3314      	adds	r3, #20
 801cec4:	781b      	ldrb	r3, [r3, #0]
 801cec6:	2b01      	cmp	r3, #1
 801cec8:	d923      	bls.n	801cf12 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801ceca:	7dfa      	ldrb	r2, [r7, #23]
 801cecc:	4926      	ldr	r1, [pc, #152]	@ (801cf68 <etharp_output+0x200>)
 801cece:	4613      	mov	r3, r2
 801ced0:	005b      	lsls	r3, r3, #1
 801ced2:	4413      	add	r3, r2
 801ced4:	00db      	lsls	r3, r3, #3
 801ced6:	440b      	add	r3, r1
 801ced8:	3308      	adds	r3, #8
 801ceda:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801cedc:	68fa      	ldr	r2, [r7, #12]
 801cede:	429a      	cmp	r2, r3
 801cee0:	d117      	bne.n	801cf12 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801cee2:	69bb      	ldr	r3, [r7, #24]
 801cee4:	6819      	ldr	r1, [r3, #0]
 801cee6:	7dfa      	ldrb	r2, [r7, #23]
 801cee8:	481f      	ldr	r0, [pc, #124]	@ (801cf68 <etharp_output+0x200>)
 801ceea:	4613      	mov	r3, r2
 801ceec:	005b      	lsls	r3, r3, #1
 801ceee:	4413      	add	r3, r2
 801cef0:	00db      	lsls	r3, r3, #3
 801cef2:	4403      	add	r3, r0
 801cef4:	3304      	adds	r3, #4
 801cef6:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801cef8:	4299      	cmp	r1, r3
 801cefa:	d10a      	bne.n	801cf12 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801cefc:	4a19      	ldr	r2, [pc, #100]	@ (801cf64 <etharp_output+0x1fc>)
 801cefe:	7dfb      	ldrb	r3, [r7, #23]
 801cf00:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801cf02:	7dfb      	ldrb	r3, [r7, #23]
 801cf04:	461a      	mov	r2, r3
 801cf06:	68b9      	ldr	r1, [r7, #8]
 801cf08:	68f8      	ldr	r0, [r7, #12]
 801cf0a:	f7ff fe93 	bl	801cc34 <etharp_output_to_arp_index>
 801cf0e:	4603      	mov	r3, r0
 801cf10:	e018      	b.n	801cf44 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801cf12:	7dfb      	ldrb	r3, [r7, #23]
 801cf14:	3301      	adds	r3, #1
 801cf16:	75fb      	strb	r3, [r7, #23]
 801cf18:	7dfb      	ldrb	r3, [r7, #23]
 801cf1a:	2b09      	cmp	r3, #9
 801cf1c:	d9ca      	bls.n	801ceb4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801cf1e:	68ba      	ldr	r2, [r7, #8]
 801cf20:	69b9      	ldr	r1, [r7, #24]
 801cf22:	68f8      	ldr	r0, [r7, #12]
 801cf24:	f000 f822 	bl	801cf6c <etharp_query>
 801cf28:	4603      	mov	r3, r0
 801cf2a:	e00b      	b.n	801cf44 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801cf2c:	68fb      	ldr	r3, [r7, #12]
 801cf2e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801cf32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801cf36:	9300      	str	r3, [sp, #0]
 801cf38:	69fb      	ldr	r3, [r7, #28]
 801cf3a:	68b9      	ldr	r1, [r7, #8]
 801cf3c:	68f8      	ldr	r0, [r7, #12]
 801cf3e:	f001 fd45 	bl	801e9cc <ethernet_output>
 801cf42:	4603      	mov	r3, r0
}
 801cf44:	4618      	mov	r0, r3
 801cf46:	3720      	adds	r7, #32
 801cf48:	46bd      	mov	sp, r7
 801cf4a:	bd80      	pop	{r7, pc}
 801cf4c:	08022a00 	.word	0x08022a00
 801cf50:	08022b50 	.word	0x08022b50
 801cf54:	08022a78 	.word	0x08022a78
 801cf58:	08022ba0 	.word	0x08022ba0
 801cf5c:	08022b40 	.word	0x08022b40
 801cf60:	08023828 	.word	0x08023828
 801cf64:	2001329c 	.word	0x2001329c
 801cf68:	200131ac 	.word	0x200131ac

0801cf6c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801cf6c:	b580      	push	{r7, lr}
 801cf6e:	b08c      	sub	sp, #48	@ 0x30
 801cf70:	af02      	add	r7, sp, #8
 801cf72:	60f8      	str	r0, [r7, #12]
 801cf74:	60b9      	str	r1, [r7, #8]
 801cf76:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801cf78:	68fb      	ldr	r3, [r7, #12]
 801cf7a:	3326      	adds	r3, #38	@ 0x26
 801cf7c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801cf7e:	23ff      	movs	r3, #255	@ 0xff
 801cf80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801cf84:	2300      	movs	r3, #0
 801cf86:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801cf88:	68bb      	ldr	r3, [r7, #8]
 801cf8a:	681b      	ldr	r3, [r3, #0]
 801cf8c:	68f9      	ldr	r1, [r7, #12]
 801cf8e:	4618      	mov	r0, r3
 801cf90:	f000 fe0e 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 801cf94:	4603      	mov	r3, r0
 801cf96:	2b00      	cmp	r3, #0
 801cf98:	d10c      	bne.n	801cfb4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801cf9a:	68bb      	ldr	r3, [r7, #8]
 801cf9c:	681b      	ldr	r3, [r3, #0]
 801cf9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801cfa2:	2be0      	cmp	r3, #224	@ 0xe0
 801cfa4:	d006      	beq.n	801cfb4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801cfa6:	68bb      	ldr	r3, [r7, #8]
 801cfa8:	2b00      	cmp	r3, #0
 801cfaa:	d003      	beq.n	801cfb4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801cfac:	68bb      	ldr	r3, [r7, #8]
 801cfae:	681b      	ldr	r3, [r3, #0]
 801cfb0:	2b00      	cmp	r3, #0
 801cfb2:	d102      	bne.n	801cfba <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801cfb4:	f06f 030f 	mvn.w	r3, #15
 801cfb8:	e101      	b.n	801d1be <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801cfba:	68fa      	ldr	r2, [r7, #12]
 801cfbc:	2101      	movs	r1, #1
 801cfbe:	68b8      	ldr	r0, [r7, #8]
 801cfc0:	f7ff fb60 	bl	801c684 <etharp_find_entry>
 801cfc4:	4603      	mov	r3, r0
 801cfc6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801cfc8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801cfcc:	2b00      	cmp	r3, #0
 801cfce:	da02      	bge.n	801cfd6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801cfd0:	8a7b      	ldrh	r3, [r7, #18]
 801cfd2:	b25b      	sxtb	r3, r3
 801cfd4:	e0f3      	b.n	801d1be <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801cfd6:	8a7b      	ldrh	r3, [r7, #18]
 801cfd8:	2b7e      	cmp	r3, #126	@ 0x7e
 801cfda:	d906      	bls.n	801cfea <etharp_query+0x7e>
 801cfdc:	4b7a      	ldr	r3, [pc, #488]	@ (801d1c8 <etharp_query+0x25c>)
 801cfde:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801cfe2:	497a      	ldr	r1, [pc, #488]	@ (801d1cc <etharp_query+0x260>)
 801cfe4:	487a      	ldr	r0, [pc, #488]	@ (801d1d0 <etharp_query+0x264>)
 801cfe6:	f001 ff2b 	bl	801ee40 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801cfea:	8a7b      	ldrh	r3, [r7, #18]
 801cfec:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801cfee:	7c7a      	ldrb	r2, [r7, #17]
 801cff0:	4978      	ldr	r1, [pc, #480]	@ (801d1d4 <etharp_query+0x268>)
 801cff2:	4613      	mov	r3, r2
 801cff4:	005b      	lsls	r3, r3, #1
 801cff6:	4413      	add	r3, r2
 801cff8:	00db      	lsls	r3, r3, #3
 801cffa:	440b      	add	r3, r1
 801cffc:	3314      	adds	r3, #20
 801cffe:	781b      	ldrb	r3, [r3, #0]
 801d000:	2b00      	cmp	r3, #0
 801d002:	d115      	bne.n	801d030 <etharp_query+0xc4>
    is_new_entry = 1;
 801d004:	2301      	movs	r3, #1
 801d006:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801d008:	7c7a      	ldrb	r2, [r7, #17]
 801d00a:	4972      	ldr	r1, [pc, #456]	@ (801d1d4 <etharp_query+0x268>)
 801d00c:	4613      	mov	r3, r2
 801d00e:	005b      	lsls	r3, r3, #1
 801d010:	4413      	add	r3, r2
 801d012:	00db      	lsls	r3, r3, #3
 801d014:	440b      	add	r3, r1
 801d016:	3314      	adds	r3, #20
 801d018:	2201      	movs	r2, #1
 801d01a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801d01c:	7c7a      	ldrb	r2, [r7, #17]
 801d01e:	496d      	ldr	r1, [pc, #436]	@ (801d1d4 <etharp_query+0x268>)
 801d020:	4613      	mov	r3, r2
 801d022:	005b      	lsls	r3, r3, #1
 801d024:	4413      	add	r3, r2
 801d026:	00db      	lsls	r3, r3, #3
 801d028:	440b      	add	r3, r1
 801d02a:	3308      	adds	r3, #8
 801d02c:	68fa      	ldr	r2, [r7, #12]
 801d02e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801d030:	7c7a      	ldrb	r2, [r7, #17]
 801d032:	4968      	ldr	r1, [pc, #416]	@ (801d1d4 <etharp_query+0x268>)
 801d034:	4613      	mov	r3, r2
 801d036:	005b      	lsls	r3, r3, #1
 801d038:	4413      	add	r3, r2
 801d03a:	00db      	lsls	r3, r3, #3
 801d03c:	440b      	add	r3, r1
 801d03e:	3314      	adds	r3, #20
 801d040:	781b      	ldrb	r3, [r3, #0]
 801d042:	2b01      	cmp	r3, #1
 801d044:	d011      	beq.n	801d06a <etharp_query+0xfe>
 801d046:	7c7a      	ldrb	r2, [r7, #17]
 801d048:	4962      	ldr	r1, [pc, #392]	@ (801d1d4 <etharp_query+0x268>)
 801d04a:	4613      	mov	r3, r2
 801d04c:	005b      	lsls	r3, r3, #1
 801d04e:	4413      	add	r3, r2
 801d050:	00db      	lsls	r3, r3, #3
 801d052:	440b      	add	r3, r1
 801d054:	3314      	adds	r3, #20
 801d056:	781b      	ldrb	r3, [r3, #0]
 801d058:	2b01      	cmp	r3, #1
 801d05a:	d806      	bhi.n	801d06a <etharp_query+0xfe>
 801d05c:	4b5a      	ldr	r3, [pc, #360]	@ (801d1c8 <etharp_query+0x25c>)
 801d05e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801d062:	495d      	ldr	r1, [pc, #372]	@ (801d1d8 <etharp_query+0x26c>)
 801d064:	485a      	ldr	r0, [pc, #360]	@ (801d1d0 <etharp_query+0x264>)
 801d066:	f001 feeb 	bl	801ee40 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801d06a:	6a3b      	ldr	r3, [r7, #32]
 801d06c:	2b00      	cmp	r3, #0
 801d06e:	d102      	bne.n	801d076 <etharp_query+0x10a>
 801d070:	687b      	ldr	r3, [r7, #4]
 801d072:	2b00      	cmp	r3, #0
 801d074:	d10c      	bne.n	801d090 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801d076:	68b9      	ldr	r1, [r7, #8]
 801d078:	68f8      	ldr	r0, [r7, #12]
 801d07a:	f000 f963 	bl	801d344 <etharp_request>
 801d07e:	4603      	mov	r3, r0
 801d080:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801d084:	687b      	ldr	r3, [r7, #4]
 801d086:	2b00      	cmp	r3, #0
 801d088:	d102      	bne.n	801d090 <etharp_query+0x124>
      return result;
 801d08a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801d08e:	e096      	b.n	801d1be <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801d090:	687b      	ldr	r3, [r7, #4]
 801d092:	2b00      	cmp	r3, #0
 801d094:	d106      	bne.n	801d0a4 <etharp_query+0x138>
 801d096:	4b4c      	ldr	r3, [pc, #304]	@ (801d1c8 <etharp_query+0x25c>)
 801d098:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801d09c:	494f      	ldr	r1, [pc, #316]	@ (801d1dc <etharp_query+0x270>)
 801d09e:	484c      	ldr	r0, [pc, #304]	@ (801d1d0 <etharp_query+0x264>)
 801d0a0:	f001 fece 	bl	801ee40 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801d0a4:	7c7a      	ldrb	r2, [r7, #17]
 801d0a6:	494b      	ldr	r1, [pc, #300]	@ (801d1d4 <etharp_query+0x268>)
 801d0a8:	4613      	mov	r3, r2
 801d0aa:	005b      	lsls	r3, r3, #1
 801d0ac:	4413      	add	r3, r2
 801d0ae:	00db      	lsls	r3, r3, #3
 801d0b0:	440b      	add	r3, r1
 801d0b2:	3314      	adds	r3, #20
 801d0b4:	781b      	ldrb	r3, [r3, #0]
 801d0b6:	2b01      	cmp	r3, #1
 801d0b8:	d917      	bls.n	801d0ea <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801d0ba:	4a49      	ldr	r2, [pc, #292]	@ (801d1e0 <etharp_query+0x274>)
 801d0bc:	7c7b      	ldrb	r3, [r7, #17]
 801d0be:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801d0c0:	7c7a      	ldrb	r2, [r7, #17]
 801d0c2:	4613      	mov	r3, r2
 801d0c4:	005b      	lsls	r3, r3, #1
 801d0c6:	4413      	add	r3, r2
 801d0c8:	00db      	lsls	r3, r3, #3
 801d0ca:	3308      	adds	r3, #8
 801d0cc:	4a41      	ldr	r2, [pc, #260]	@ (801d1d4 <etharp_query+0x268>)
 801d0ce:	4413      	add	r3, r2
 801d0d0:	3304      	adds	r3, #4
 801d0d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801d0d6:	9200      	str	r2, [sp, #0]
 801d0d8:	697a      	ldr	r2, [r7, #20]
 801d0da:	6879      	ldr	r1, [r7, #4]
 801d0dc:	68f8      	ldr	r0, [r7, #12]
 801d0de:	f001 fc75 	bl	801e9cc <ethernet_output>
 801d0e2:	4603      	mov	r3, r0
 801d0e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801d0e8:	e067      	b.n	801d1ba <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801d0ea:	7c7a      	ldrb	r2, [r7, #17]
 801d0ec:	4939      	ldr	r1, [pc, #228]	@ (801d1d4 <etharp_query+0x268>)
 801d0ee:	4613      	mov	r3, r2
 801d0f0:	005b      	lsls	r3, r3, #1
 801d0f2:	4413      	add	r3, r2
 801d0f4:	00db      	lsls	r3, r3, #3
 801d0f6:	440b      	add	r3, r1
 801d0f8:	3314      	adds	r3, #20
 801d0fa:	781b      	ldrb	r3, [r3, #0]
 801d0fc:	2b01      	cmp	r3, #1
 801d0fe:	d15c      	bne.n	801d1ba <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801d100:	2300      	movs	r3, #0
 801d102:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801d104:	687b      	ldr	r3, [r7, #4]
 801d106:	61fb      	str	r3, [r7, #28]
    while (p) {
 801d108:	e01c      	b.n	801d144 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801d10a:	69fb      	ldr	r3, [r7, #28]
 801d10c:	895a      	ldrh	r2, [r3, #10]
 801d10e:	69fb      	ldr	r3, [r7, #28]
 801d110:	891b      	ldrh	r3, [r3, #8]
 801d112:	429a      	cmp	r2, r3
 801d114:	d10a      	bne.n	801d12c <etharp_query+0x1c0>
 801d116:	69fb      	ldr	r3, [r7, #28]
 801d118:	681b      	ldr	r3, [r3, #0]
 801d11a:	2b00      	cmp	r3, #0
 801d11c:	d006      	beq.n	801d12c <etharp_query+0x1c0>
 801d11e:	4b2a      	ldr	r3, [pc, #168]	@ (801d1c8 <etharp_query+0x25c>)
 801d120:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801d124:	492f      	ldr	r1, [pc, #188]	@ (801d1e4 <etharp_query+0x278>)
 801d126:	482a      	ldr	r0, [pc, #168]	@ (801d1d0 <etharp_query+0x264>)
 801d128:	f001 fe8a 	bl	801ee40 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801d12c:	69fb      	ldr	r3, [r7, #28]
 801d12e:	7b1b      	ldrb	r3, [r3, #12]
 801d130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801d134:	2b00      	cmp	r3, #0
 801d136:	d002      	beq.n	801d13e <etharp_query+0x1d2>
        copy_needed = 1;
 801d138:	2301      	movs	r3, #1
 801d13a:	61bb      	str	r3, [r7, #24]
        break;
 801d13c:	e005      	b.n	801d14a <etharp_query+0x1de>
      }
      p = p->next;
 801d13e:	69fb      	ldr	r3, [r7, #28]
 801d140:	681b      	ldr	r3, [r3, #0]
 801d142:	61fb      	str	r3, [r7, #28]
    while (p) {
 801d144:	69fb      	ldr	r3, [r7, #28]
 801d146:	2b00      	cmp	r3, #0
 801d148:	d1df      	bne.n	801d10a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801d14a:	69bb      	ldr	r3, [r7, #24]
 801d14c:	2b00      	cmp	r3, #0
 801d14e:	d007      	beq.n	801d160 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801d150:	687a      	ldr	r2, [r7, #4]
 801d152:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801d156:	200e      	movs	r0, #14
 801d158:	f7f9 f9ac 	bl	80164b4 <pbuf_clone>
 801d15c:	61f8      	str	r0, [r7, #28]
 801d15e:	e004      	b.n	801d16a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801d160:	687b      	ldr	r3, [r7, #4]
 801d162:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801d164:	69f8      	ldr	r0, [r7, #28]
 801d166:	f7f8 ff41 	bl	8015fec <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801d16a:	69fb      	ldr	r3, [r7, #28]
 801d16c:	2b00      	cmp	r3, #0
 801d16e:	d021      	beq.n	801d1b4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801d170:	7c7a      	ldrb	r2, [r7, #17]
 801d172:	4918      	ldr	r1, [pc, #96]	@ (801d1d4 <etharp_query+0x268>)
 801d174:	4613      	mov	r3, r2
 801d176:	005b      	lsls	r3, r3, #1
 801d178:	4413      	add	r3, r2
 801d17a:	00db      	lsls	r3, r3, #3
 801d17c:	440b      	add	r3, r1
 801d17e:	681b      	ldr	r3, [r3, #0]
 801d180:	2b00      	cmp	r3, #0
 801d182:	d00a      	beq.n	801d19a <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801d184:	7c7a      	ldrb	r2, [r7, #17]
 801d186:	4913      	ldr	r1, [pc, #76]	@ (801d1d4 <etharp_query+0x268>)
 801d188:	4613      	mov	r3, r2
 801d18a:	005b      	lsls	r3, r3, #1
 801d18c:	4413      	add	r3, r2
 801d18e:	00db      	lsls	r3, r3, #3
 801d190:	440b      	add	r3, r1
 801d192:	681b      	ldr	r3, [r3, #0]
 801d194:	4618      	mov	r0, r3
 801d196:	f7f8 fe83 	bl	8015ea0 <pbuf_free>
      }
      arp_table[i].q = p;
 801d19a:	7c7a      	ldrb	r2, [r7, #17]
 801d19c:	490d      	ldr	r1, [pc, #52]	@ (801d1d4 <etharp_query+0x268>)
 801d19e:	4613      	mov	r3, r2
 801d1a0:	005b      	lsls	r3, r3, #1
 801d1a2:	4413      	add	r3, r2
 801d1a4:	00db      	lsls	r3, r3, #3
 801d1a6:	440b      	add	r3, r1
 801d1a8:	69fa      	ldr	r2, [r7, #28]
 801d1aa:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801d1ac:	2300      	movs	r3, #0
 801d1ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801d1b2:	e002      	b.n	801d1ba <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801d1b4:	23ff      	movs	r3, #255	@ 0xff
 801d1b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801d1ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801d1be:	4618      	mov	r0, r3
 801d1c0:	3728      	adds	r7, #40	@ 0x28
 801d1c2:	46bd      	mov	sp, r7
 801d1c4:	bd80      	pop	{r7, pc}
 801d1c6:	bf00      	nop
 801d1c8:	08022a00 	.word	0x08022a00
 801d1cc:	08022bac 	.word	0x08022bac
 801d1d0:	08022a78 	.word	0x08022a78
 801d1d4:	200131ac 	.word	0x200131ac
 801d1d8:	08022bbc 	.word	0x08022bbc
 801d1dc:	08022ba0 	.word	0x08022ba0
 801d1e0:	2001329c 	.word	0x2001329c
 801d1e4:	08022be4 	.word	0x08022be4

0801d1e8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801d1e8:	b580      	push	{r7, lr}
 801d1ea:	b08a      	sub	sp, #40	@ 0x28
 801d1ec:	af02      	add	r7, sp, #8
 801d1ee:	60f8      	str	r0, [r7, #12]
 801d1f0:	60b9      	str	r1, [r7, #8]
 801d1f2:	607a      	str	r2, [r7, #4]
 801d1f4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801d1f6:	2300      	movs	r3, #0
 801d1f8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d1fa:	68fb      	ldr	r3, [r7, #12]
 801d1fc:	2b00      	cmp	r3, #0
 801d1fe:	d106      	bne.n	801d20e <etharp_raw+0x26>
 801d200:	4b3a      	ldr	r3, [pc, #232]	@ (801d2ec <etharp_raw+0x104>)
 801d202:	f240 4257 	movw	r2, #1111	@ 0x457
 801d206:	493a      	ldr	r1, [pc, #232]	@ (801d2f0 <etharp_raw+0x108>)
 801d208:	483a      	ldr	r0, [pc, #232]	@ (801d2f4 <etharp_raw+0x10c>)
 801d20a:	f001 fe19 	bl	801ee40 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801d20e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801d212:	211c      	movs	r1, #28
 801d214:	200e      	movs	r0, #14
 801d216:	f7f8 fb5f 	bl	80158d8 <pbuf_alloc>
 801d21a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801d21c:	69bb      	ldr	r3, [r7, #24]
 801d21e:	2b00      	cmp	r3, #0
 801d220:	d102      	bne.n	801d228 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801d222:	f04f 33ff 	mov.w	r3, #4294967295
 801d226:	e05d      	b.n	801d2e4 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801d228:	69bb      	ldr	r3, [r7, #24]
 801d22a:	895b      	ldrh	r3, [r3, #10]
 801d22c:	2b1b      	cmp	r3, #27
 801d22e:	d806      	bhi.n	801d23e <etharp_raw+0x56>
 801d230:	4b2e      	ldr	r3, [pc, #184]	@ (801d2ec <etharp_raw+0x104>)
 801d232:	f240 4262 	movw	r2, #1122	@ 0x462
 801d236:	4930      	ldr	r1, [pc, #192]	@ (801d2f8 <etharp_raw+0x110>)
 801d238:	482e      	ldr	r0, [pc, #184]	@ (801d2f4 <etharp_raw+0x10c>)
 801d23a:	f001 fe01 	bl	801ee40 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801d23e:	69bb      	ldr	r3, [r7, #24]
 801d240:	685b      	ldr	r3, [r3, #4]
 801d242:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801d244:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801d246:	4618      	mov	r0, r3
 801d248:	f7f7 fa38 	bl	80146bc <lwip_htons>
 801d24c:	4603      	mov	r3, r0
 801d24e:	461a      	mov	r2, r3
 801d250:	697b      	ldr	r3, [r7, #20]
 801d252:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801d254:	68fb      	ldr	r3, [r7, #12]
 801d256:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801d25a:	2b06      	cmp	r3, #6
 801d25c:	d006      	beq.n	801d26c <etharp_raw+0x84>
 801d25e:	4b23      	ldr	r3, [pc, #140]	@ (801d2ec <etharp_raw+0x104>)
 801d260:	f240 4269 	movw	r2, #1129	@ 0x469
 801d264:	4925      	ldr	r1, [pc, #148]	@ (801d2fc <etharp_raw+0x114>)
 801d266:	4823      	ldr	r0, [pc, #140]	@ (801d2f4 <etharp_raw+0x10c>)
 801d268:	f001 fdea 	bl	801ee40 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801d26c:	697b      	ldr	r3, [r7, #20]
 801d26e:	3308      	adds	r3, #8
 801d270:	2206      	movs	r2, #6
 801d272:	6839      	ldr	r1, [r7, #0]
 801d274:	4618      	mov	r0, r3
 801d276:	f002 f976 	bl	801f566 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801d27a:	697b      	ldr	r3, [r7, #20]
 801d27c:	3312      	adds	r3, #18
 801d27e:	2206      	movs	r2, #6
 801d280:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801d282:	4618      	mov	r0, r3
 801d284:	f002 f96f 	bl	801f566 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801d288:	697b      	ldr	r3, [r7, #20]
 801d28a:	330e      	adds	r3, #14
 801d28c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801d28e:	6812      	ldr	r2, [r2, #0]
 801d290:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801d292:	697b      	ldr	r3, [r7, #20]
 801d294:	3318      	adds	r3, #24
 801d296:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d298:	6812      	ldr	r2, [r2, #0]
 801d29a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801d29c:	697b      	ldr	r3, [r7, #20]
 801d29e:	2200      	movs	r2, #0
 801d2a0:	701a      	strb	r2, [r3, #0]
 801d2a2:	2200      	movs	r2, #0
 801d2a4:	f042 0201 	orr.w	r2, r2, #1
 801d2a8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801d2aa:	697b      	ldr	r3, [r7, #20]
 801d2ac:	2200      	movs	r2, #0
 801d2ae:	f042 0208 	orr.w	r2, r2, #8
 801d2b2:	709a      	strb	r2, [r3, #2]
 801d2b4:	2200      	movs	r2, #0
 801d2b6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801d2b8:	697b      	ldr	r3, [r7, #20]
 801d2ba:	2206      	movs	r2, #6
 801d2bc:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801d2be:	697b      	ldr	r3, [r7, #20]
 801d2c0:	2204      	movs	r2, #4
 801d2c2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801d2c4:	f640 0306 	movw	r3, #2054	@ 0x806
 801d2c8:	9300      	str	r3, [sp, #0]
 801d2ca:	687b      	ldr	r3, [r7, #4]
 801d2cc:	68ba      	ldr	r2, [r7, #8]
 801d2ce:	69b9      	ldr	r1, [r7, #24]
 801d2d0:	68f8      	ldr	r0, [r7, #12]
 801d2d2:	f001 fb7b 	bl	801e9cc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801d2d6:	69b8      	ldr	r0, [r7, #24]
 801d2d8:	f7f8 fde2 	bl	8015ea0 <pbuf_free>
  p = NULL;
 801d2dc:	2300      	movs	r3, #0
 801d2de:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801d2e0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801d2e4:	4618      	mov	r0, r3
 801d2e6:	3720      	adds	r7, #32
 801d2e8:	46bd      	mov	sp, r7
 801d2ea:	bd80      	pop	{r7, pc}
 801d2ec:	08022a00 	.word	0x08022a00
 801d2f0:	08022b50 	.word	0x08022b50
 801d2f4:	08022a78 	.word	0x08022a78
 801d2f8:	08022c00 	.word	0x08022c00
 801d2fc:	08022c34 	.word	0x08022c34

0801d300 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801d300:	b580      	push	{r7, lr}
 801d302:	b088      	sub	sp, #32
 801d304:	af04      	add	r7, sp, #16
 801d306:	60f8      	str	r0, [r7, #12]
 801d308:	60b9      	str	r1, [r7, #8]
 801d30a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d30c:	68fb      	ldr	r3, [r7, #12]
 801d30e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801d312:	68fb      	ldr	r3, [r7, #12]
 801d314:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801d318:	68fb      	ldr	r3, [r7, #12]
 801d31a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801d31c:	2201      	movs	r2, #1
 801d31e:	9203      	str	r2, [sp, #12]
 801d320:	68ba      	ldr	r2, [r7, #8]
 801d322:	9202      	str	r2, [sp, #8]
 801d324:	4a06      	ldr	r2, [pc, #24]	@ (801d340 <etharp_request_dst+0x40>)
 801d326:	9201      	str	r2, [sp, #4]
 801d328:	9300      	str	r3, [sp, #0]
 801d32a:	4603      	mov	r3, r0
 801d32c:	687a      	ldr	r2, [r7, #4]
 801d32e:	68f8      	ldr	r0, [r7, #12]
 801d330:	f7ff ff5a 	bl	801d1e8 <etharp_raw>
 801d334:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801d336:	4618      	mov	r0, r3
 801d338:	3710      	adds	r7, #16
 801d33a:	46bd      	mov	sp, r7
 801d33c:	bd80      	pop	{r7, pc}
 801d33e:	bf00      	nop
 801d340:	08023830 	.word	0x08023830

0801d344 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801d344:	b580      	push	{r7, lr}
 801d346:	b082      	sub	sp, #8
 801d348:	af00      	add	r7, sp, #0
 801d34a:	6078      	str	r0, [r7, #4]
 801d34c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801d34e:	4a05      	ldr	r2, [pc, #20]	@ (801d364 <etharp_request+0x20>)
 801d350:	6839      	ldr	r1, [r7, #0]
 801d352:	6878      	ldr	r0, [r7, #4]
 801d354:	f7ff ffd4 	bl	801d300 <etharp_request_dst>
 801d358:	4603      	mov	r3, r0
}
 801d35a:	4618      	mov	r0, r3
 801d35c:	3708      	adds	r7, #8
 801d35e:	46bd      	mov	sp, r7
 801d360:	bd80      	pop	{r7, pc}
 801d362:	bf00      	nop
 801d364:	08023828 	.word	0x08023828

0801d368 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801d368:	b580      	push	{r7, lr}
 801d36a:	b08e      	sub	sp, #56	@ 0x38
 801d36c:	af04      	add	r7, sp, #16
 801d36e:	6078      	str	r0, [r7, #4]
 801d370:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801d372:	4b79      	ldr	r3, [pc, #484]	@ (801d558 <icmp_input+0x1f0>)
 801d374:	689b      	ldr	r3, [r3, #8]
 801d376:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801d378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d37a:	781b      	ldrb	r3, [r3, #0]
 801d37c:	f003 030f 	and.w	r3, r3, #15
 801d380:	b2db      	uxtb	r3, r3
 801d382:	009b      	lsls	r3, r3, #2
 801d384:	b2db      	uxtb	r3, r3
 801d386:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801d388:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801d38a:	2b13      	cmp	r3, #19
 801d38c:	f240 80cd 	bls.w	801d52a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801d390:	687b      	ldr	r3, [r7, #4]
 801d392:	895b      	ldrh	r3, [r3, #10]
 801d394:	2b03      	cmp	r3, #3
 801d396:	f240 80ca 	bls.w	801d52e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801d39a:	687b      	ldr	r3, [r7, #4]
 801d39c:	685b      	ldr	r3, [r3, #4]
 801d39e:	781b      	ldrb	r3, [r3, #0]
 801d3a0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801d3a4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801d3a8:	2b00      	cmp	r3, #0
 801d3aa:	f000 80b7 	beq.w	801d51c <icmp_input+0x1b4>
 801d3ae:	2b08      	cmp	r3, #8
 801d3b0:	f040 80b7 	bne.w	801d522 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801d3b4:	4b69      	ldr	r3, [pc, #420]	@ (801d55c <icmp_input+0x1f4>)
 801d3b6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d3b8:	4b67      	ldr	r3, [pc, #412]	@ (801d558 <icmp_input+0x1f0>)
 801d3ba:	695b      	ldr	r3, [r3, #20]
 801d3bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801d3c0:	2be0      	cmp	r3, #224	@ 0xe0
 801d3c2:	f000 80bb 	beq.w	801d53c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801d3c6:	4b64      	ldr	r3, [pc, #400]	@ (801d558 <icmp_input+0x1f0>)
 801d3c8:	695b      	ldr	r3, [r3, #20]
 801d3ca:	4a63      	ldr	r2, [pc, #396]	@ (801d558 <icmp_input+0x1f0>)
 801d3cc:	6812      	ldr	r2, [r2, #0]
 801d3ce:	4611      	mov	r1, r2
 801d3d0:	4618      	mov	r0, r3
 801d3d2:	f000 fbed 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 801d3d6:	4603      	mov	r3, r0
 801d3d8:	2b00      	cmp	r3, #0
 801d3da:	f040 80b1 	bne.w	801d540 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801d3de:	687b      	ldr	r3, [r7, #4]
 801d3e0:	891b      	ldrh	r3, [r3, #8]
 801d3e2:	2b07      	cmp	r3, #7
 801d3e4:	f240 80a5 	bls.w	801d532 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d3e8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801d3ea:	330e      	adds	r3, #14
 801d3ec:	4619      	mov	r1, r3
 801d3ee:	6878      	ldr	r0, [r7, #4]
 801d3f0:	f7f8 fcc0 	bl	8015d74 <pbuf_add_header>
 801d3f4:	4603      	mov	r3, r0
 801d3f6:	2b00      	cmp	r3, #0
 801d3f8:	d04b      	beq.n	801d492 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801d3fa:	687b      	ldr	r3, [r7, #4]
 801d3fc:	891a      	ldrh	r2, [r3, #8]
 801d3fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801d400:	4413      	add	r3, r2
 801d402:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801d404:	687b      	ldr	r3, [r7, #4]
 801d406:	891b      	ldrh	r3, [r3, #8]
 801d408:	8b7a      	ldrh	r2, [r7, #26]
 801d40a:	429a      	cmp	r2, r3
 801d40c:	f0c0 809a 	bcc.w	801d544 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801d410:	8b7b      	ldrh	r3, [r7, #26]
 801d412:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801d416:	4619      	mov	r1, r3
 801d418:	200e      	movs	r0, #14
 801d41a:	f7f8 fa5d 	bl	80158d8 <pbuf_alloc>
 801d41e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801d420:	697b      	ldr	r3, [r7, #20]
 801d422:	2b00      	cmp	r3, #0
 801d424:	f000 8090 	beq.w	801d548 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801d428:	697b      	ldr	r3, [r7, #20]
 801d42a:	895b      	ldrh	r3, [r3, #10]
 801d42c:	461a      	mov	r2, r3
 801d42e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801d430:	3308      	adds	r3, #8
 801d432:	429a      	cmp	r2, r3
 801d434:	d203      	bcs.n	801d43e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801d436:	6978      	ldr	r0, [r7, #20]
 801d438:	f7f8 fd32 	bl	8015ea0 <pbuf_free>
          goto icmperr;
 801d43c:	e085      	b.n	801d54a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801d43e:	697b      	ldr	r3, [r7, #20]
 801d440:	685b      	ldr	r3, [r3, #4]
 801d442:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801d444:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801d446:	4618      	mov	r0, r3
 801d448:	f002 f88d 	bl	801f566 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801d44c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801d44e:	4619      	mov	r1, r3
 801d450:	6978      	ldr	r0, [r7, #20]
 801d452:	f7f8 fc9f 	bl	8015d94 <pbuf_remove_header>
 801d456:	4603      	mov	r3, r0
 801d458:	2b00      	cmp	r3, #0
 801d45a:	d009      	beq.n	801d470 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801d45c:	4b40      	ldr	r3, [pc, #256]	@ (801d560 <icmp_input+0x1f8>)
 801d45e:	22b6      	movs	r2, #182	@ 0xb6
 801d460:	4940      	ldr	r1, [pc, #256]	@ (801d564 <icmp_input+0x1fc>)
 801d462:	4841      	ldr	r0, [pc, #260]	@ (801d568 <icmp_input+0x200>)
 801d464:	f001 fcec 	bl	801ee40 <iprintf>
          pbuf_free(r);
 801d468:	6978      	ldr	r0, [r7, #20]
 801d46a:	f7f8 fd19 	bl	8015ea0 <pbuf_free>
          goto icmperr;
 801d46e:	e06c      	b.n	801d54a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801d470:	6879      	ldr	r1, [r7, #4]
 801d472:	6978      	ldr	r0, [r7, #20]
 801d474:	f7f8 fe48 	bl	8016108 <pbuf_copy>
 801d478:	4603      	mov	r3, r0
 801d47a:	2b00      	cmp	r3, #0
 801d47c:	d003      	beq.n	801d486 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801d47e:	6978      	ldr	r0, [r7, #20]
 801d480:	f7f8 fd0e 	bl	8015ea0 <pbuf_free>
          goto icmperr;
 801d484:	e061      	b.n	801d54a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801d486:	6878      	ldr	r0, [r7, #4]
 801d488:	f7f8 fd0a 	bl	8015ea0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801d48c:	697b      	ldr	r3, [r7, #20]
 801d48e:	607b      	str	r3, [r7, #4]
 801d490:	e00f      	b.n	801d4b2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801d492:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801d494:	330e      	adds	r3, #14
 801d496:	4619      	mov	r1, r3
 801d498:	6878      	ldr	r0, [r7, #4]
 801d49a:	f7f8 fc7b 	bl	8015d94 <pbuf_remove_header>
 801d49e:	4603      	mov	r3, r0
 801d4a0:	2b00      	cmp	r3, #0
 801d4a2:	d006      	beq.n	801d4b2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801d4a4:	4b2e      	ldr	r3, [pc, #184]	@ (801d560 <icmp_input+0x1f8>)
 801d4a6:	22c7      	movs	r2, #199	@ 0xc7
 801d4a8:	4930      	ldr	r1, [pc, #192]	@ (801d56c <icmp_input+0x204>)
 801d4aa:	482f      	ldr	r0, [pc, #188]	@ (801d568 <icmp_input+0x200>)
 801d4ac:	f001 fcc8 	bl	801ee40 <iprintf>
          goto icmperr;
 801d4b0:	e04b      	b.n	801d54a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801d4b2:	687b      	ldr	r3, [r7, #4]
 801d4b4:	685b      	ldr	r3, [r3, #4]
 801d4b6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801d4b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801d4ba:	4619      	mov	r1, r3
 801d4bc:	6878      	ldr	r0, [r7, #4]
 801d4be:	f7f8 fc59 	bl	8015d74 <pbuf_add_header>
 801d4c2:	4603      	mov	r3, r0
 801d4c4:	2b00      	cmp	r3, #0
 801d4c6:	d12b      	bne.n	801d520 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801d4c8:	687b      	ldr	r3, [r7, #4]
 801d4ca:	685b      	ldr	r3, [r3, #4]
 801d4cc:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801d4ce:	69fb      	ldr	r3, [r7, #28]
 801d4d0:	681a      	ldr	r2, [r3, #0]
 801d4d2:	68fb      	ldr	r3, [r7, #12]
 801d4d4:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801d4d6:	4b20      	ldr	r3, [pc, #128]	@ (801d558 <icmp_input+0x1f0>)
 801d4d8:	691a      	ldr	r2, [r3, #16]
 801d4da:	68fb      	ldr	r3, [r7, #12]
 801d4dc:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801d4de:	693b      	ldr	r3, [r7, #16]
 801d4e0:	2200      	movs	r2, #0
 801d4e2:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801d4e4:	693b      	ldr	r3, [r7, #16]
 801d4e6:	2200      	movs	r2, #0
 801d4e8:	709a      	strb	r2, [r3, #2]
 801d4ea:	2200      	movs	r2, #0
 801d4ec:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801d4ee:	68fb      	ldr	r3, [r7, #12]
 801d4f0:	22ff      	movs	r2, #255	@ 0xff
 801d4f2:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801d4f4:	68fb      	ldr	r3, [r7, #12]
 801d4f6:	2200      	movs	r2, #0
 801d4f8:	729a      	strb	r2, [r3, #10]
 801d4fa:	2200      	movs	r2, #0
 801d4fc:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801d4fe:	683b      	ldr	r3, [r7, #0]
 801d500:	9302      	str	r3, [sp, #8]
 801d502:	2301      	movs	r3, #1
 801d504:	9301      	str	r3, [sp, #4]
 801d506:	2300      	movs	r3, #0
 801d508:	9300      	str	r3, [sp, #0]
 801d50a:	23ff      	movs	r3, #255	@ 0xff
 801d50c:	2200      	movs	r2, #0
 801d50e:	69f9      	ldr	r1, [r7, #28]
 801d510:	6878      	ldr	r0, [r7, #4]
 801d512:	f000 fa75 	bl	801da00 <ip4_output_if>
 801d516:	4603      	mov	r3, r0
 801d518:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801d51a:	e001      	b.n	801d520 <icmp_input+0x1b8>
      break;
 801d51c:	bf00      	nop
 801d51e:	e000      	b.n	801d522 <icmp_input+0x1ba>
      break;
 801d520:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801d522:	6878      	ldr	r0, [r7, #4]
 801d524:	f7f8 fcbc 	bl	8015ea0 <pbuf_free>
  return;
 801d528:	e013      	b.n	801d552 <icmp_input+0x1ea>
    goto lenerr;
 801d52a:	bf00      	nop
 801d52c:	e002      	b.n	801d534 <icmp_input+0x1cc>
    goto lenerr;
 801d52e:	bf00      	nop
 801d530:	e000      	b.n	801d534 <icmp_input+0x1cc>
        goto lenerr;
 801d532:	bf00      	nop
lenerr:
  pbuf_free(p);
 801d534:	6878      	ldr	r0, [r7, #4]
 801d536:	f7f8 fcb3 	bl	8015ea0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801d53a:	e00a      	b.n	801d552 <icmp_input+0x1ea>
        goto icmperr;
 801d53c:	bf00      	nop
 801d53e:	e004      	b.n	801d54a <icmp_input+0x1e2>
        goto icmperr;
 801d540:	bf00      	nop
 801d542:	e002      	b.n	801d54a <icmp_input+0x1e2>
          goto icmperr;
 801d544:	bf00      	nop
 801d546:	e000      	b.n	801d54a <icmp_input+0x1e2>
          goto icmperr;
 801d548:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801d54a:	6878      	ldr	r0, [r7, #4]
 801d54c:	f7f8 fca8 	bl	8015ea0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801d550:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801d552:	3728      	adds	r7, #40	@ 0x28
 801d554:	46bd      	mov	sp, r7
 801d556:	bd80      	pop	{r7, pc}
 801d558:	2000f9f8 	.word	0x2000f9f8
 801d55c:	2000fa0c 	.word	0x2000fa0c
 801d560:	08022c78 	.word	0x08022c78
 801d564:	08022cb0 	.word	0x08022cb0
 801d568:	08022ce8 	.word	0x08022ce8
 801d56c:	08022d10 	.word	0x08022d10

0801d570 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801d570:	b580      	push	{r7, lr}
 801d572:	b082      	sub	sp, #8
 801d574:	af00      	add	r7, sp, #0
 801d576:	6078      	str	r0, [r7, #4]
 801d578:	460b      	mov	r3, r1
 801d57a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801d57c:	78fb      	ldrb	r3, [r7, #3]
 801d57e:	461a      	mov	r2, r3
 801d580:	2103      	movs	r1, #3
 801d582:	6878      	ldr	r0, [r7, #4]
 801d584:	f000 f814 	bl	801d5b0 <icmp_send_response>
}
 801d588:	bf00      	nop
 801d58a:	3708      	adds	r7, #8
 801d58c:	46bd      	mov	sp, r7
 801d58e:	bd80      	pop	{r7, pc}

0801d590 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801d590:	b580      	push	{r7, lr}
 801d592:	b082      	sub	sp, #8
 801d594:	af00      	add	r7, sp, #0
 801d596:	6078      	str	r0, [r7, #4]
 801d598:	460b      	mov	r3, r1
 801d59a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801d59c:	78fb      	ldrb	r3, [r7, #3]
 801d59e:	461a      	mov	r2, r3
 801d5a0:	210b      	movs	r1, #11
 801d5a2:	6878      	ldr	r0, [r7, #4]
 801d5a4:	f000 f804 	bl	801d5b0 <icmp_send_response>
}
 801d5a8:	bf00      	nop
 801d5aa:	3708      	adds	r7, #8
 801d5ac:	46bd      	mov	sp, r7
 801d5ae:	bd80      	pop	{r7, pc}

0801d5b0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801d5b0:	b580      	push	{r7, lr}
 801d5b2:	b08c      	sub	sp, #48	@ 0x30
 801d5b4:	af04      	add	r7, sp, #16
 801d5b6:	6078      	str	r0, [r7, #4]
 801d5b8:	460b      	mov	r3, r1
 801d5ba:	70fb      	strb	r3, [r7, #3]
 801d5bc:	4613      	mov	r3, r2
 801d5be:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801d5c0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801d5c4:	2124      	movs	r1, #36	@ 0x24
 801d5c6:	2022      	movs	r0, #34	@ 0x22
 801d5c8:	f7f8 f986 	bl	80158d8 <pbuf_alloc>
 801d5cc:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801d5ce:	69fb      	ldr	r3, [r7, #28]
 801d5d0:	2b00      	cmp	r3, #0
 801d5d2:	d04c      	beq.n	801d66e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801d5d4:	69fb      	ldr	r3, [r7, #28]
 801d5d6:	895b      	ldrh	r3, [r3, #10]
 801d5d8:	2b23      	cmp	r3, #35	@ 0x23
 801d5da:	d806      	bhi.n	801d5ea <icmp_send_response+0x3a>
 801d5dc:	4b26      	ldr	r3, [pc, #152]	@ (801d678 <icmp_send_response+0xc8>)
 801d5de:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801d5e2:	4926      	ldr	r1, [pc, #152]	@ (801d67c <icmp_send_response+0xcc>)
 801d5e4:	4826      	ldr	r0, [pc, #152]	@ (801d680 <icmp_send_response+0xd0>)
 801d5e6:	f001 fc2b 	bl	801ee40 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801d5ea:	687b      	ldr	r3, [r7, #4]
 801d5ec:	685b      	ldr	r3, [r3, #4]
 801d5ee:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801d5f0:	69fb      	ldr	r3, [r7, #28]
 801d5f2:	685b      	ldr	r3, [r3, #4]
 801d5f4:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801d5f6:	697b      	ldr	r3, [r7, #20]
 801d5f8:	78fa      	ldrb	r2, [r7, #3]
 801d5fa:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801d5fc:	697b      	ldr	r3, [r7, #20]
 801d5fe:	78ba      	ldrb	r2, [r7, #2]
 801d600:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801d602:	697b      	ldr	r3, [r7, #20]
 801d604:	2200      	movs	r2, #0
 801d606:	711a      	strb	r2, [r3, #4]
 801d608:	2200      	movs	r2, #0
 801d60a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801d60c:	697b      	ldr	r3, [r7, #20]
 801d60e:	2200      	movs	r2, #0
 801d610:	719a      	strb	r2, [r3, #6]
 801d612:	2200      	movs	r2, #0
 801d614:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801d616:	69fb      	ldr	r3, [r7, #28]
 801d618:	685b      	ldr	r3, [r3, #4]
 801d61a:	f103 0008 	add.w	r0, r3, #8
 801d61e:	687b      	ldr	r3, [r7, #4]
 801d620:	685b      	ldr	r3, [r3, #4]
 801d622:	221c      	movs	r2, #28
 801d624:	4619      	mov	r1, r3
 801d626:	f001 ff9e 	bl	801f566 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801d62a:	69bb      	ldr	r3, [r7, #24]
 801d62c:	68db      	ldr	r3, [r3, #12]
 801d62e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801d630:	f107 030c 	add.w	r3, r7, #12
 801d634:	4618      	mov	r0, r3
 801d636:	f000 f825 	bl	801d684 <ip4_route>
 801d63a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801d63c:	693b      	ldr	r3, [r7, #16]
 801d63e:	2b00      	cmp	r3, #0
 801d640:	d011      	beq.n	801d666 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801d642:	697b      	ldr	r3, [r7, #20]
 801d644:	2200      	movs	r2, #0
 801d646:	709a      	strb	r2, [r3, #2]
 801d648:	2200      	movs	r2, #0
 801d64a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801d64c:	f107 020c 	add.w	r2, r7, #12
 801d650:	693b      	ldr	r3, [r7, #16]
 801d652:	9302      	str	r3, [sp, #8]
 801d654:	2301      	movs	r3, #1
 801d656:	9301      	str	r3, [sp, #4]
 801d658:	2300      	movs	r3, #0
 801d65a:	9300      	str	r3, [sp, #0]
 801d65c:	23ff      	movs	r3, #255	@ 0xff
 801d65e:	2100      	movs	r1, #0
 801d660:	69f8      	ldr	r0, [r7, #28]
 801d662:	f000 f9cd 	bl	801da00 <ip4_output_if>
  }
  pbuf_free(q);
 801d666:	69f8      	ldr	r0, [r7, #28]
 801d668:	f7f8 fc1a 	bl	8015ea0 <pbuf_free>
 801d66c:	e000      	b.n	801d670 <icmp_send_response+0xc0>
    return;
 801d66e:	bf00      	nop
}
 801d670:	3720      	adds	r7, #32
 801d672:	46bd      	mov	sp, r7
 801d674:	bd80      	pop	{r7, pc}
 801d676:	bf00      	nop
 801d678:	08022c78 	.word	0x08022c78
 801d67c:	08022d44 	.word	0x08022d44
 801d680:	08022ce8 	.word	0x08022ce8

0801d684 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801d684:	b480      	push	{r7}
 801d686:	b085      	sub	sp, #20
 801d688:	af00      	add	r7, sp, #0
 801d68a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801d68c:	4b33      	ldr	r3, [pc, #204]	@ (801d75c <ip4_route+0xd8>)
 801d68e:	681b      	ldr	r3, [r3, #0]
 801d690:	60fb      	str	r3, [r7, #12]
 801d692:	e036      	b.n	801d702 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d694:	68fb      	ldr	r3, [r7, #12]
 801d696:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d69a:	f003 0301 	and.w	r3, r3, #1
 801d69e:	b2db      	uxtb	r3, r3
 801d6a0:	2b00      	cmp	r3, #0
 801d6a2:	d02b      	beq.n	801d6fc <ip4_route+0x78>
 801d6a4:	68fb      	ldr	r3, [r7, #12]
 801d6a6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d6aa:	089b      	lsrs	r3, r3, #2
 801d6ac:	f003 0301 	and.w	r3, r3, #1
 801d6b0:	b2db      	uxtb	r3, r3
 801d6b2:	2b00      	cmp	r3, #0
 801d6b4:	d022      	beq.n	801d6fc <ip4_route+0x78>
 801d6b6:	68fb      	ldr	r3, [r7, #12]
 801d6b8:	3304      	adds	r3, #4
 801d6ba:	681b      	ldr	r3, [r3, #0]
 801d6bc:	2b00      	cmp	r3, #0
 801d6be:	d01d      	beq.n	801d6fc <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801d6c0:	687b      	ldr	r3, [r7, #4]
 801d6c2:	681a      	ldr	r2, [r3, #0]
 801d6c4:	68fb      	ldr	r3, [r7, #12]
 801d6c6:	3304      	adds	r3, #4
 801d6c8:	681b      	ldr	r3, [r3, #0]
 801d6ca:	405a      	eors	r2, r3
 801d6cc:	68fb      	ldr	r3, [r7, #12]
 801d6ce:	3308      	adds	r3, #8
 801d6d0:	681b      	ldr	r3, [r3, #0]
 801d6d2:	4013      	ands	r3, r2
 801d6d4:	2b00      	cmp	r3, #0
 801d6d6:	d101      	bne.n	801d6dc <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801d6d8:	68fb      	ldr	r3, [r7, #12]
 801d6da:	e038      	b.n	801d74e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801d6dc:	68fb      	ldr	r3, [r7, #12]
 801d6de:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d6e2:	f003 0302 	and.w	r3, r3, #2
 801d6e6:	2b00      	cmp	r3, #0
 801d6e8:	d108      	bne.n	801d6fc <ip4_route+0x78>
 801d6ea:	687b      	ldr	r3, [r7, #4]
 801d6ec:	681a      	ldr	r2, [r3, #0]
 801d6ee:	68fb      	ldr	r3, [r7, #12]
 801d6f0:	330c      	adds	r3, #12
 801d6f2:	681b      	ldr	r3, [r3, #0]
 801d6f4:	429a      	cmp	r2, r3
 801d6f6:	d101      	bne.n	801d6fc <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801d6f8:	68fb      	ldr	r3, [r7, #12]
 801d6fa:	e028      	b.n	801d74e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801d6fc:	68fb      	ldr	r3, [r7, #12]
 801d6fe:	681b      	ldr	r3, [r3, #0]
 801d700:	60fb      	str	r3, [r7, #12]
 801d702:	68fb      	ldr	r3, [r7, #12]
 801d704:	2b00      	cmp	r3, #0
 801d706:	d1c5      	bne.n	801d694 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801d708:	4b15      	ldr	r3, [pc, #84]	@ (801d760 <ip4_route+0xdc>)
 801d70a:	681b      	ldr	r3, [r3, #0]
 801d70c:	2b00      	cmp	r3, #0
 801d70e:	d01a      	beq.n	801d746 <ip4_route+0xc2>
 801d710:	4b13      	ldr	r3, [pc, #76]	@ (801d760 <ip4_route+0xdc>)
 801d712:	681b      	ldr	r3, [r3, #0]
 801d714:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d718:	f003 0301 	and.w	r3, r3, #1
 801d71c:	2b00      	cmp	r3, #0
 801d71e:	d012      	beq.n	801d746 <ip4_route+0xc2>
 801d720:	4b0f      	ldr	r3, [pc, #60]	@ (801d760 <ip4_route+0xdc>)
 801d722:	681b      	ldr	r3, [r3, #0]
 801d724:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d728:	f003 0304 	and.w	r3, r3, #4
 801d72c:	2b00      	cmp	r3, #0
 801d72e:	d00a      	beq.n	801d746 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801d730:	4b0b      	ldr	r3, [pc, #44]	@ (801d760 <ip4_route+0xdc>)
 801d732:	681b      	ldr	r3, [r3, #0]
 801d734:	3304      	adds	r3, #4
 801d736:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801d738:	2b00      	cmp	r3, #0
 801d73a:	d004      	beq.n	801d746 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801d73c:	687b      	ldr	r3, [r7, #4]
 801d73e:	681b      	ldr	r3, [r3, #0]
 801d740:	b2db      	uxtb	r3, r3
 801d742:	2b7f      	cmp	r3, #127	@ 0x7f
 801d744:	d101      	bne.n	801d74a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801d746:	2300      	movs	r3, #0
 801d748:	e001      	b.n	801d74e <ip4_route+0xca>
  }

  return netif_default;
 801d74a:	4b05      	ldr	r3, [pc, #20]	@ (801d760 <ip4_route+0xdc>)
 801d74c:	681b      	ldr	r3, [r3, #0]
}
 801d74e:	4618      	mov	r0, r3
 801d750:	3714      	adds	r7, #20
 801d752:	46bd      	mov	sp, r7
 801d754:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d758:	4770      	bx	lr
 801d75a:	bf00      	nop
 801d75c:	20013140 	.word	0x20013140
 801d760:	20013144 	.word	0x20013144

0801d764 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801d764:	b580      	push	{r7, lr}
 801d766:	b082      	sub	sp, #8
 801d768:	af00      	add	r7, sp, #0
 801d76a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801d76c:	687b      	ldr	r3, [r7, #4]
 801d76e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d772:	f003 0301 	and.w	r3, r3, #1
 801d776:	b2db      	uxtb	r3, r3
 801d778:	2b00      	cmp	r3, #0
 801d77a:	d016      	beq.n	801d7aa <ip4_input_accept+0x46>
 801d77c:	687b      	ldr	r3, [r7, #4]
 801d77e:	3304      	adds	r3, #4
 801d780:	681b      	ldr	r3, [r3, #0]
 801d782:	2b00      	cmp	r3, #0
 801d784:	d011      	beq.n	801d7aa <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801d786:	4b0b      	ldr	r3, [pc, #44]	@ (801d7b4 <ip4_input_accept+0x50>)
 801d788:	695a      	ldr	r2, [r3, #20]
 801d78a:	687b      	ldr	r3, [r7, #4]
 801d78c:	3304      	adds	r3, #4
 801d78e:	681b      	ldr	r3, [r3, #0]
 801d790:	429a      	cmp	r2, r3
 801d792:	d008      	beq.n	801d7a6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801d794:	4b07      	ldr	r3, [pc, #28]	@ (801d7b4 <ip4_input_accept+0x50>)
 801d796:	695b      	ldr	r3, [r3, #20]
 801d798:	6879      	ldr	r1, [r7, #4]
 801d79a:	4618      	mov	r0, r3
 801d79c:	f000 fa08 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 801d7a0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801d7a2:	2b00      	cmp	r3, #0
 801d7a4:	d001      	beq.n	801d7aa <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801d7a6:	2301      	movs	r3, #1
 801d7a8:	e000      	b.n	801d7ac <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801d7aa:	2300      	movs	r3, #0
}
 801d7ac:	4618      	mov	r0, r3
 801d7ae:	3708      	adds	r7, #8
 801d7b0:	46bd      	mov	sp, r7
 801d7b2:	bd80      	pop	{r7, pc}
 801d7b4:	2000f9f8 	.word	0x2000f9f8

0801d7b8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801d7b8:	b580      	push	{r7, lr}
 801d7ba:	b086      	sub	sp, #24
 801d7bc:	af00      	add	r7, sp, #0
 801d7be:	6078      	str	r0, [r7, #4]
 801d7c0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801d7c2:	687b      	ldr	r3, [r7, #4]
 801d7c4:	685b      	ldr	r3, [r3, #4]
 801d7c6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801d7c8:	697b      	ldr	r3, [r7, #20]
 801d7ca:	781b      	ldrb	r3, [r3, #0]
 801d7cc:	091b      	lsrs	r3, r3, #4
 801d7ce:	b2db      	uxtb	r3, r3
 801d7d0:	2b04      	cmp	r3, #4
 801d7d2:	d004      	beq.n	801d7de <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801d7d4:	6878      	ldr	r0, [r7, #4]
 801d7d6:	f7f8 fb63 	bl	8015ea0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801d7da:	2300      	movs	r3, #0
 801d7dc:	e107      	b.n	801d9ee <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801d7de:	697b      	ldr	r3, [r7, #20]
 801d7e0:	781b      	ldrb	r3, [r3, #0]
 801d7e2:	f003 030f 	and.w	r3, r3, #15
 801d7e6:	b2db      	uxtb	r3, r3
 801d7e8:	009b      	lsls	r3, r3, #2
 801d7ea:	b2db      	uxtb	r3, r3
 801d7ec:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801d7ee:	697b      	ldr	r3, [r7, #20]
 801d7f0:	885b      	ldrh	r3, [r3, #2]
 801d7f2:	b29b      	uxth	r3, r3
 801d7f4:	4618      	mov	r0, r3
 801d7f6:	f7f6 ff61 	bl	80146bc <lwip_htons>
 801d7fa:	4603      	mov	r3, r0
 801d7fc:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801d7fe:	687b      	ldr	r3, [r7, #4]
 801d800:	891b      	ldrh	r3, [r3, #8]
 801d802:	89ba      	ldrh	r2, [r7, #12]
 801d804:	429a      	cmp	r2, r3
 801d806:	d204      	bcs.n	801d812 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801d808:	89bb      	ldrh	r3, [r7, #12]
 801d80a:	4619      	mov	r1, r3
 801d80c:	6878      	ldr	r0, [r7, #4]
 801d80e:	f7f8 f9c1 	bl	8015b94 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801d812:	687b      	ldr	r3, [r7, #4]
 801d814:	895b      	ldrh	r3, [r3, #10]
 801d816:	89fa      	ldrh	r2, [r7, #14]
 801d818:	429a      	cmp	r2, r3
 801d81a:	d807      	bhi.n	801d82c <ip4_input+0x74>
 801d81c:	687b      	ldr	r3, [r7, #4]
 801d81e:	891b      	ldrh	r3, [r3, #8]
 801d820:	89ba      	ldrh	r2, [r7, #12]
 801d822:	429a      	cmp	r2, r3
 801d824:	d802      	bhi.n	801d82c <ip4_input+0x74>
 801d826:	89fb      	ldrh	r3, [r7, #14]
 801d828:	2b13      	cmp	r3, #19
 801d82a:	d804      	bhi.n	801d836 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801d82c:	6878      	ldr	r0, [r7, #4]
 801d82e:	f7f8 fb37 	bl	8015ea0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801d832:	2300      	movs	r3, #0
 801d834:	e0db      	b.n	801d9ee <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801d836:	697b      	ldr	r3, [r7, #20]
 801d838:	691b      	ldr	r3, [r3, #16]
 801d83a:	4a6f      	ldr	r2, [pc, #444]	@ (801d9f8 <ip4_input+0x240>)
 801d83c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801d83e:	697b      	ldr	r3, [r7, #20]
 801d840:	68db      	ldr	r3, [r3, #12]
 801d842:	4a6d      	ldr	r2, [pc, #436]	@ (801d9f8 <ip4_input+0x240>)
 801d844:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d846:	4b6c      	ldr	r3, [pc, #432]	@ (801d9f8 <ip4_input+0x240>)
 801d848:	695b      	ldr	r3, [r3, #20]
 801d84a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801d84e:	2be0      	cmp	r3, #224	@ 0xe0
 801d850:	d112      	bne.n	801d878 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801d852:	683b      	ldr	r3, [r7, #0]
 801d854:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801d858:	f003 0301 	and.w	r3, r3, #1
 801d85c:	b2db      	uxtb	r3, r3
 801d85e:	2b00      	cmp	r3, #0
 801d860:	d007      	beq.n	801d872 <ip4_input+0xba>
 801d862:	683b      	ldr	r3, [r7, #0]
 801d864:	3304      	adds	r3, #4
 801d866:	681b      	ldr	r3, [r3, #0]
 801d868:	2b00      	cmp	r3, #0
 801d86a:	d002      	beq.n	801d872 <ip4_input+0xba>
      netif = inp;
 801d86c:	683b      	ldr	r3, [r7, #0]
 801d86e:	613b      	str	r3, [r7, #16]
 801d870:	e02a      	b.n	801d8c8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801d872:	2300      	movs	r3, #0
 801d874:	613b      	str	r3, [r7, #16]
 801d876:	e027      	b.n	801d8c8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801d878:	6838      	ldr	r0, [r7, #0]
 801d87a:	f7ff ff73 	bl	801d764 <ip4_input_accept>
 801d87e:	4603      	mov	r3, r0
 801d880:	2b00      	cmp	r3, #0
 801d882:	d002      	beq.n	801d88a <ip4_input+0xd2>
      netif = inp;
 801d884:	683b      	ldr	r3, [r7, #0]
 801d886:	613b      	str	r3, [r7, #16]
 801d888:	e01e      	b.n	801d8c8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801d88a:	2300      	movs	r3, #0
 801d88c:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801d88e:	4b5a      	ldr	r3, [pc, #360]	@ (801d9f8 <ip4_input+0x240>)
 801d890:	695b      	ldr	r3, [r3, #20]
 801d892:	b2db      	uxtb	r3, r3
 801d894:	2b7f      	cmp	r3, #127	@ 0x7f
 801d896:	d017      	beq.n	801d8c8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801d898:	4b58      	ldr	r3, [pc, #352]	@ (801d9fc <ip4_input+0x244>)
 801d89a:	681b      	ldr	r3, [r3, #0]
 801d89c:	613b      	str	r3, [r7, #16]
 801d89e:	e00e      	b.n	801d8be <ip4_input+0x106>
          if (netif == inp) {
 801d8a0:	693a      	ldr	r2, [r7, #16]
 801d8a2:	683b      	ldr	r3, [r7, #0]
 801d8a4:	429a      	cmp	r2, r3
 801d8a6:	d006      	beq.n	801d8b6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801d8a8:	6938      	ldr	r0, [r7, #16]
 801d8aa:	f7ff ff5b 	bl	801d764 <ip4_input_accept>
 801d8ae:	4603      	mov	r3, r0
 801d8b0:	2b00      	cmp	r3, #0
 801d8b2:	d108      	bne.n	801d8c6 <ip4_input+0x10e>
 801d8b4:	e000      	b.n	801d8b8 <ip4_input+0x100>
            continue;
 801d8b6:	bf00      	nop
        NETIF_FOREACH(netif) {
 801d8b8:	693b      	ldr	r3, [r7, #16]
 801d8ba:	681b      	ldr	r3, [r3, #0]
 801d8bc:	613b      	str	r3, [r7, #16]
 801d8be:	693b      	ldr	r3, [r7, #16]
 801d8c0:	2b00      	cmp	r3, #0
 801d8c2:	d1ed      	bne.n	801d8a0 <ip4_input+0xe8>
 801d8c4:	e000      	b.n	801d8c8 <ip4_input+0x110>
            break;
 801d8c6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801d8c8:	4b4b      	ldr	r3, [pc, #300]	@ (801d9f8 <ip4_input+0x240>)
 801d8ca:	691b      	ldr	r3, [r3, #16]
 801d8cc:	6839      	ldr	r1, [r7, #0]
 801d8ce:	4618      	mov	r0, r3
 801d8d0:	f000 f96e 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 801d8d4:	4603      	mov	r3, r0
 801d8d6:	2b00      	cmp	r3, #0
 801d8d8:	d105      	bne.n	801d8e6 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801d8da:	4b47      	ldr	r3, [pc, #284]	@ (801d9f8 <ip4_input+0x240>)
 801d8dc:	691b      	ldr	r3, [r3, #16]
 801d8de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801d8e2:	2be0      	cmp	r3, #224	@ 0xe0
 801d8e4:	d104      	bne.n	801d8f0 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801d8e6:	6878      	ldr	r0, [r7, #4]
 801d8e8:	f7f8 fada 	bl	8015ea0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801d8ec:	2300      	movs	r3, #0
 801d8ee:	e07e      	b.n	801d9ee <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801d8f0:	693b      	ldr	r3, [r7, #16]
 801d8f2:	2b00      	cmp	r3, #0
 801d8f4:	d104      	bne.n	801d900 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801d8f6:	6878      	ldr	r0, [r7, #4]
 801d8f8:	f7f8 fad2 	bl	8015ea0 <pbuf_free>
    return ERR_OK;
 801d8fc:	2300      	movs	r3, #0
 801d8fe:	e076      	b.n	801d9ee <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801d900:	697b      	ldr	r3, [r7, #20]
 801d902:	88db      	ldrh	r3, [r3, #6]
 801d904:	b29b      	uxth	r3, r3
 801d906:	461a      	mov	r2, r3
 801d908:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801d90c:	4013      	ands	r3, r2
 801d90e:	2b00      	cmp	r3, #0
 801d910:	d00b      	beq.n	801d92a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801d912:	6878      	ldr	r0, [r7, #4]
 801d914:	f000 fc92 	bl	801e23c <ip4_reass>
 801d918:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801d91a:	687b      	ldr	r3, [r7, #4]
 801d91c:	2b00      	cmp	r3, #0
 801d91e:	d101      	bne.n	801d924 <ip4_input+0x16c>
      return ERR_OK;
 801d920:	2300      	movs	r3, #0
 801d922:	e064      	b.n	801d9ee <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801d924:	687b      	ldr	r3, [r7, #4]
 801d926:	685b      	ldr	r3, [r3, #4]
 801d928:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801d92a:	4a33      	ldr	r2, [pc, #204]	@ (801d9f8 <ip4_input+0x240>)
 801d92c:	693b      	ldr	r3, [r7, #16]
 801d92e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801d930:	4a31      	ldr	r2, [pc, #196]	@ (801d9f8 <ip4_input+0x240>)
 801d932:	683b      	ldr	r3, [r7, #0]
 801d934:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801d936:	4a30      	ldr	r2, [pc, #192]	@ (801d9f8 <ip4_input+0x240>)
 801d938:	697b      	ldr	r3, [r7, #20]
 801d93a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801d93c:	697b      	ldr	r3, [r7, #20]
 801d93e:	781b      	ldrb	r3, [r3, #0]
 801d940:	f003 030f 	and.w	r3, r3, #15
 801d944:	b2db      	uxtb	r3, r3
 801d946:	009b      	lsls	r3, r3, #2
 801d948:	b2db      	uxtb	r3, r3
 801d94a:	461a      	mov	r2, r3
 801d94c:	4b2a      	ldr	r3, [pc, #168]	@ (801d9f8 <ip4_input+0x240>)
 801d94e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801d950:	89fb      	ldrh	r3, [r7, #14]
 801d952:	4619      	mov	r1, r3
 801d954:	6878      	ldr	r0, [r7, #4]
 801d956:	f7f8 fa1d 	bl	8015d94 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801d95a:	697b      	ldr	r3, [r7, #20]
 801d95c:	7a5b      	ldrb	r3, [r3, #9]
 801d95e:	2b11      	cmp	r3, #17
 801d960:	d006      	beq.n	801d970 <ip4_input+0x1b8>
 801d962:	2b11      	cmp	r3, #17
 801d964:	dc13      	bgt.n	801d98e <ip4_input+0x1d6>
 801d966:	2b01      	cmp	r3, #1
 801d968:	d00c      	beq.n	801d984 <ip4_input+0x1cc>
 801d96a:	2b06      	cmp	r3, #6
 801d96c:	d005      	beq.n	801d97a <ip4_input+0x1c2>
 801d96e:	e00e      	b.n	801d98e <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801d970:	6839      	ldr	r1, [r7, #0]
 801d972:	6878      	ldr	r0, [r7, #4]
 801d974:	f7fe f950 	bl	801bc18 <udp_input>
        break;
 801d978:	e026      	b.n	801d9c8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801d97a:	6839      	ldr	r1, [r7, #0]
 801d97c:	6878      	ldr	r0, [r7, #4]
 801d97e:	f7fa f967 	bl	8017c50 <tcp_input>
        break;
 801d982:	e021      	b.n	801d9c8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801d984:	6839      	ldr	r1, [r7, #0]
 801d986:	6878      	ldr	r0, [r7, #4]
 801d988:	f7ff fcee 	bl	801d368 <icmp_input>
        break;
 801d98c:	e01c      	b.n	801d9c8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801d98e:	4b1a      	ldr	r3, [pc, #104]	@ (801d9f8 <ip4_input+0x240>)
 801d990:	695b      	ldr	r3, [r3, #20]
 801d992:	6939      	ldr	r1, [r7, #16]
 801d994:	4618      	mov	r0, r3
 801d996:	f000 f90b 	bl	801dbb0 <ip4_addr_isbroadcast_u32>
 801d99a:	4603      	mov	r3, r0
 801d99c:	2b00      	cmp	r3, #0
 801d99e:	d10f      	bne.n	801d9c0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801d9a0:	4b15      	ldr	r3, [pc, #84]	@ (801d9f8 <ip4_input+0x240>)
 801d9a2:	695b      	ldr	r3, [r3, #20]
 801d9a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801d9a8:	2be0      	cmp	r3, #224	@ 0xe0
 801d9aa:	d009      	beq.n	801d9c0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801d9ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801d9b0:	4619      	mov	r1, r3
 801d9b2:	6878      	ldr	r0, [r7, #4]
 801d9b4:	f7f8 fa61 	bl	8015e7a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801d9b8:	2102      	movs	r1, #2
 801d9ba:	6878      	ldr	r0, [r7, #4]
 801d9bc:	f7ff fdd8 	bl	801d570 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801d9c0:	6878      	ldr	r0, [r7, #4]
 801d9c2:	f7f8 fa6d 	bl	8015ea0 <pbuf_free>
        break;
 801d9c6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801d9c8:	4b0b      	ldr	r3, [pc, #44]	@ (801d9f8 <ip4_input+0x240>)
 801d9ca:	2200      	movs	r2, #0
 801d9cc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801d9ce:	4b0a      	ldr	r3, [pc, #40]	@ (801d9f8 <ip4_input+0x240>)
 801d9d0:	2200      	movs	r2, #0
 801d9d2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801d9d4:	4b08      	ldr	r3, [pc, #32]	@ (801d9f8 <ip4_input+0x240>)
 801d9d6:	2200      	movs	r2, #0
 801d9d8:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801d9da:	4b07      	ldr	r3, [pc, #28]	@ (801d9f8 <ip4_input+0x240>)
 801d9dc:	2200      	movs	r2, #0
 801d9de:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801d9e0:	4b05      	ldr	r3, [pc, #20]	@ (801d9f8 <ip4_input+0x240>)
 801d9e2:	2200      	movs	r2, #0
 801d9e4:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801d9e6:	4b04      	ldr	r3, [pc, #16]	@ (801d9f8 <ip4_input+0x240>)
 801d9e8:	2200      	movs	r2, #0
 801d9ea:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801d9ec:	2300      	movs	r3, #0
}
 801d9ee:	4618      	mov	r0, r3
 801d9f0:	3718      	adds	r7, #24
 801d9f2:	46bd      	mov	sp, r7
 801d9f4:	bd80      	pop	{r7, pc}
 801d9f6:	bf00      	nop
 801d9f8:	2000f9f8 	.word	0x2000f9f8
 801d9fc:	20013140 	.word	0x20013140

0801da00 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801da00:	b580      	push	{r7, lr}
 801da02:	b08a      	sub	sp, #40	@ 0x28
 801da04:	af04      	add	r7, sp, #16
 801da06:	60f8      	str	r0, [r7, #12]
 801da08:	60b9      	str	r1, [r7, #8]
 801da0a:	607a      	str	r2, [r7, #4]
 801da0c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801da0e:	68bb      	ldr	r3, [r7, #8]
 801da10:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801da12:	687b      	ldr	r3, [r7, #4]
 801da14:	2b00      	cmp	r3, #0
 801da16:	d009      	beq.n	801da2c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801da18:	68bb      	ldr	r3, [r7, #8]
 801da1a:	2b00      	cmp	r3, #0
 801da1c:	d003      	beq.n	801da26 <ip4_output_if+0x26>
 801da1e:	68bb      	ldr	r3, [r7, #8]
 801da20:	681b      	ldr	r3, [r3, #0]
 801da22:	2b00      	cmp	r3, #0
 801da24:	d102      	bne.n	801da2c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801da26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da28:	3304      	adds	r3, #4
 801da2a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801da2c:	78fa      	ldrb	r2, [r7, #3]
 801da2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da30:	9302      	str	r3, [sp, #8]
 801da32:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801da36:	9301      	str	r3, [sp, #4]
 801da38:	f897 3020 	ldrb.w	r3, [r7, #32]
 801da3c:	9300      	str	r3, [sp, #0]
 801da3e:	4613      	mov	r3, r2
 801da40:	687a      	ldr	r2, [r7, #4]
 801da42:	6979      	ldr	r1, [r7, #20]
 801da44:	68f8      	ldr	r0, [r7, #12]
 801da46:	f000 f805 	bl	801da54 <ip4_output_if_src>
 801da4a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801da4c:	4618      	mov	r0, r3
 801da4e:	3718      	adds	r7, #24
 801da50:	46bd      	mov	sp, r7
 801da52:	bd80      	pop	{r7, pc}

0801da54 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801da54:	b580      	push	{r7, lr}
 801da56:	b088      	sub	sp, #32
 801da58:	af00      	add	r7, sp, #0
 801da5a:	60f8      	str	r0, [r7, #12]
 801da5c:	60b9      	str	r1, [r7, #8]
 801da5e:	607a      	str	r2, [r7, #4]
 801da60:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801da62:	68fb      	ldr	r3, [r7, #12]
 801da64:	7b9b      	ldrb	r3, [r3, #14]
 801da66:	2b01      	cmp	r3, #1
 801da68:	d006      	beq.n	801da78 <ip4_output_if_src+0x24>
 801da6a:	4b4b      	ldr	r3, [pc, #300]	@ (801db98 <ip4_output_if_src+0x144>)
 801da6c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801da70:	494a      	ldr	r1, [pc, #296]	@ (801db9c <ip4_output_if_src+0x148>)
 801da72:	484b      	ldr	r0, [pc, #300]	@ (801dba0 <ip4_output_if_src+0x14c>)
 801da74:	f001 f9e4 	bl	801ee40 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801da78:	687b      	ldr	r3, [r7, #4]
 801da7a:	2b00      	cmp	r3, #0
 801da7c:	d060      	beq.n	801db40 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801da7e:	2314      	movs	r3, #20
 801da80:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801da82:	2114      	movs	r1, #20
 801da84:	68f8      	ldr	r0, [r7, #12]
 801da86:	f7f8 f975 	bl	8015d74 <pbuf_add_header>
 801da8a:	4603      	mov	r3, r0
 801da8c:	2b00      	cmp	r3, #0
 801da8e:	d002      	beq.n	801da96 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801da90:	f06f 0301 	mvn.w	r3, #1
 801da94:	e07c      	b.n	801db90 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801da96:	68fb      	ldr	r3, [r7, #12]
 801da98:	685b      	ldr	r3, [r3, #4]
 801da9a:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801da9c:	68fb      	ldr	r3, [r7, #12]
 801da9e:	895b      	ldrh	r3, [r3, #10]
 801daa0:	2b13      	cmp	r3, #19
 801daa2:	d806      	bhi.n	801dab2 <ip4_output_if_src+0x5e>
 801daa4:	4b3c      	ldr	r3, [pc, #240]	@ (801db98 <ip4_output_if_src+0x144>)
 801daa6:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801daaa:	493e      	ldr	r1, [pc, #248]	@ (801dba4 <ip4_output_if_src+0x150>)
 801daac:	483c      	ldr	r0, [pc, #240]	@ (801dba0 <ip4_output_if_src+0x14c>)
 801daae:	f001 f9c7 	bl	801ee40 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801dab2:	69fb      	ldr	r3, [r7, #28]
 801dab4:	78fa      	ldrb	r2, [r7, #3]
 801dab6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801dab8:	69fb      	ldr	r3, [r7, #28]
 801daba:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801dabe:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801dac0:	687b      	ldr	r3, [r7, #4]
 801dac2:	681a      	ldr	r2, [r3, #0]
 801dac4:	69fb      	ldr	r3, [r7, #28]
 801dac6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801dac8:	8b7b      	ldrh	r3, [r7, #26]
 801daca:	089b      	lsrs	r3, r3, #2
 801dacc:	b29b      	uxth	r3, r3
 801dace:	b2db      	uxtb	r3, r3
 801dad0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801dad4:	b2da      	uxtb	r2, r3
 801dad6:	69fb      	ldr	r3, [r7, #28]
 801dad8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801dada:	69fb      	ldr	r3, [r7, #28]
 801dadc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801dae0:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801dae2:	68fb      	ldr	r3, [r7, #12]
 801dae4:	891b      	ldrh	r3, [r3, #8]
 801dae6:	4618      	mov	r0, r3
 801dae8:	f7f6 fde8 	bl	80146bc <lwip_htons>
 801daec:	4603      	mov	r3, r0
 801daee:	461a      	mov	r2, r3
 801daf0:	69fb      	ldr	r3, [r7, #28]
 801daf2:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801daf4:	69fb      	ldr	r3, [r7, #28]
 801daf6:	2200      	movs	r2, #0
 801daf8:	719a      	strb	r2, [r3, #6]
 801dafa:	2200      	movs	r2, #0
 801dafc:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801dafe:	4b2a      	ldr	r3, [pc, #168]	@ (801dba8 <ip4_output_if_src+0x154>)
 801db00:	881b      	ldrh	r3, [r3, #0]
 801db02:	4618      	mov	r0, r3
 801db04:	f7f6 fdda 	bl	80146bc <lwip_htons>
 801db08:	4603      	mov	r3, r0
 801db0a:	461a      	mov	r2, r3
 801db0c:	69fb      	ldr	r3, [r7, #28]
 801db0e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801db10:	4b25      	ldr	r3, [pc, #148]	@ (801dba8 <ip4_output_if_src+0x154>)
 801db12:	881b      	ldrh	r3, [r3, #0]
 801db14:	3301      	adds	r3, #1
 801db16:	b29a      	uxth	r2, r3
 801db18:	4b23      	ldr	r3, [pc, #140]	@ (801dba8 <ip4_output_if_src+0x154>)
 801db1a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801db1c:	68bb      	ldr	r3, [r7, #8]
 801db1e:	2b00      	cmp	r3, #0
 801db20:	d104      	bne.n	801db2c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801db22:	4b22      	ldr	r3, [pc, #136]	@ (801dbac <ip4_output_if_src+0x158>)
 801db24:	681a      	ldr	r2, [r3, #0]
 801db26:	69fb      	ldr	r3, [r7, #28]
 801db28:	60da      	str	r2, [r3, #12]
 801db2a:	e003      	b.n	801db34 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801db2c:	68bb      	ldr	r3, [r7, #8]
 801db2e:	681a      	ldr	r2, [r3, #0]
 801db30:	69fb      	ldr	r3, [r7, #28]
 801db32:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801db34:	69fb      	ldr	r3, [r7, #28]
 801db36:	2200      	movs	r2, #0
 801db38:	729a      	strb	r2, [r3, #10]
 801db3a:	2200      	movs	r2, #0
 801db3c:	72da      	strb	r2, [r3, #11]
 801db3e:	e00f      	b.n	801db60 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801db40:	68fb      	ldr	r3, [r7, #12]
 801db42:	895b      	ldrh	r3, [r3, #10]
 801db44:	2b13      	cmp	r3, #19
 801db46:	d802      	bhi.n	801db4e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801db48:	f06f 0301 	mvn.w	r3, #1
 801db4c:	e020      	b.n	801db90 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801db4e:	68fb      	ldr	r3, [r7, #12]
 801db50:	685b      	ldr	r3, [r3, #4]
 801db52:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801db54:	69fb      	ldr	r3, [r7, #28]
 801db56:	691b      	ldr	r3, [r3, #16]
 801db58:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801db5a:	f107 0314 	add.w	r3, r7, #20
 801db5e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801db60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db62:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801db64:	2b00      	cmp	r3, #0
 801db66:	d00c      	beq.n	801db82 <ip4_output_if_src+0x12e>
 801db68:	68fb      	ldr	r3, [r7, #12]
 801db6a:	891a      	ldrh	r2, [r3, #8]
 801db6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db6e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801db70:	429a      	cmp	r2, r3
 801db72:	d906      	bls.n	801db82 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801db74:	687a      	ldr	r2, [r7, #4]
 801db76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801db78:	68f8      	ldr	r0, [r7, #12]
 801db7a:	f000 fd53 	bl	801e624 <ip4_frag>
 801db7e:	4603      	mov	r3, r0
 801db80:	e006      	b.n	801db90 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801db82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801db84:	695b      	ldr	r3, [r3, #20]
 801db86:	687a      	ldr	r2, [r7, #4]
 801db88:	68f9      	ldr	r1, [r7, #12]
 801db8a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801db8c:	4798      	blx	r3
 801db8e:	4603      	mov	r3, r0
}
 801db90:	4618      	mov	r0, r3
 801db92:	3720      	adds	r7, #32
 801db94:	46bd      	mov	sp, r7
 801db96:	bd80      	pop	{r7, pc}
 801db98:	08022d70 	.word	0x08022d70
 801db9c:	08022da4 	.word	0x08022da4
 801dba0:	08022db0 	.word	0x08022db0
 801dba4:	08022dd8 	.word	0x08022dd8
 801dba8:	2001329e 	.word	0x2001329e
 801dbac:	08023824 	.word	0x08023824

0801dbb0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801dbb0:	b480      	push	{r7}
 801dbb2:	b085      	sub	sp, #20
 801dbb4:	af00      	add	r7, sp, #0
 801dbb6:	6078      	str	r0, [r7, #4]
 801dbb8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801dbba:	687b      	ldr	r3, [r7, #4]
 801dbbc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801dbbe:	687b      	ldr	r3, [r7, #4]
 801dbc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801dbc4:	d002      	beq.n	801dbcc <ip4_addr_isbroadcast_u32+0x1c>
 801dbc6:	687b      	ldr	r3, [r7, #4]
 801dbc8:	2b00      	cmp	r3, #0
 801dbca:	d101      	bne.n	801dbd0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801dbcc:	2301      	movs	r3, #1
 801dbce:	e02a      	b.n	801dc26 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801dbd0:	683b      	ldr	r3, [r7, #0]
 801dbd2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801dbd6:	f003 0302 	and.w	r3, r3, #2
 801dbda:	2b00      	cmp	r3, #0
 801dbdc:	d101      	bne.n	801dbe2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801dbde:	2300      	movs	r3, #0
 801dbe0:	e021      	b.n	801dc26 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801dbe2:	683b      	ldr	r3, [r7, #0]
 801dbe4:	3304      	adds	r3, #4
 801dbe6:	681b      	ldr	r3, [r3, #0]
 801dbe8:	687a      	ldr	r2, [r7, #4]
 801dbea:	429a      	cmp	r2, r3
 801dbec:	d101      	bne.n	801dbf2 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801dbee:	2300      	movs	r3, #0
 801dbf0:	e019      	b.n	801dc26 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801dbf2:	68fa      	ldr	r2, [r7, #12]
 801dbf4:	683b      	ldr	r3, [r7, #0]
 801dbf6:	3304      	adds	r3, #4
 801dbf8:	681b      	ldr	r3, [r3, #0]
 801dbfa:	405a      	eors	r2, r3
 801dbfc:	683b      	ldr	r3, [r7, #0]
 801dbfe:	3308      	adds	r3, #8
 801dc00:	681b      	ldr	r3, [r3, #0]
 801dc02:	4013      	ands	r3, r2
 801dc04:	2b00      	cmp	r3, #0
 801dc06:	d10d      	bne.n	801dc24 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801dc08:	683b      	ldr	r3, [r7, #0]
 801dc0a:	3308      	adds	r3, #8
 801dc0c:	681b      	ldr	r3, [r3, #0]
 801dc0e:	43da      	mvns	r2, r3
 801dc10:	687b      	ldr	r3, [r7, #4]
 801dc12:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801dc14:	683b      	ldr	r3, [r7, #0]
 801dc16:	3308      	adds	r3, #8
 801dc18:	681b      	ldr	r3, [r3, #0]
 801dc1a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801dc1c:	429a      	cmp	r2, r3
 801dc1e:	d101      	bne.n	801dc24 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801dc20:	2301      	movs	r3, #1
 801dc22:	e000      	b.n	801dc26 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801dc24:	2300      	movs	r3, #0
  }
}
 801dc26:	4618      	mov	r0, r3
 801dc28:	3714      	adds	r7, #20
 801dc2a:	46bd      	mov	sp, r7
 801dc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc30:	4770      	bx	lr
	...

0801dc34 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801dc34:	b580      	push	{r7, lr}
 801dc36:	b084      	sub	sp, #16
 801dc38:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801dc3a:	2300      	movs	r3, #0
 801dc3c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801dc3e:	4b12      	ldr	r3, [pc, #72]	@ (801dc88 <ip_reass_tmr+0x54>)
 801dc40:	681b      	ldr	r3, [r3, #0]
 801dc42:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801dc44:	e018      	b.n	801dc78 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801dc46:	68fb      	ldr	r3, [r7, #12]
 801dc48:	7fdb      	ldrb	r3, [r3, #31]
 801dc4a:	2b00      	cmp	r3, #0
 801dc4c:	d00b      	beq.n	801dc66 <ip_reass_tmr+0x32>
      r->timer--;
 801dc4e:	68fb      	ldr	r3, [r7, #12]
 801dc50:	7fdb      	ldrb	r3, [r3, #31]
 801dc52:	3b01      	subs	r3, #1
 801dc54:	b2da      	uxtb	r2, r3
 801dc56:	68fb      	ldr	r3, [r7, #12]
 801dc58:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801dc5a:	68fb      	ldr	r3, [r7, #12]
 801dc5c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801dc5e:	68fb      	ldr	r3, [r7, #12]
 801dc60:	681b      	ldr	r3, [r3, #0]
 801dc62:	60fb      	str	r3, [r7, #12]
 801dc64:	e008      	b.n	801dc78 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801dc66:	68fb      	ldr	r3, [r7, #12]
 801dc68:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801dc6a:	68fb      	ldr	r3, [r7, #12]
 801dc6c:	681b      	ldr	r3, [r3, #0]
 801dc6e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801dc70:	68b9      	ldr	r1, [r7, #8]
 801dc72:	6878      	ldr	r0, [r7, #4]
 801dc74:	f000 f80a 	bl	801dc8c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801dc78:	68fb      	ldr	r3, [r7, #12]
 801dc7a:	2b00      	cmp	r3, #0
 801dc7c:	d1e3      	bne.n	801dc46 <ip_reass_tmr+0x12>
    }
  }
}
 801dc7e:	bf00      	nop
 801dc80:	bf00      	nop
 801dc82:	3710      	adds	r7, #16
 801dc84:	46bd      	mov	sp, r7
 801dc86:	bd80      	pop	{r7, pc}
 801dc88:	200132a0 	.word	0x200132a0

0801dc8c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801dc8c:	b580      	push	{r7, lr}
 801dc8e:	b088      	sub	sp, #32
 801dc90:	af00      	add	r7, sp, #0
 801dc92:	6078      	str	r0, [r7, #4]
 801dc94:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801dc96:	2300      	movs	r3, #0
 801dc98:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801dc9a:	683a      	ldr	r2, [r7, #0]
 801dc9c:	687b      	ldr	r3, [r7, #4]
 801dc9e:	429a      	cmp	r2, r3
 801dca0:	d105      	bne.n	801dcae <ip_reass_free_complete_datagram+0x22>
 801dca2:	4b45      	ldr	r3, [pc, #276]	@ (801ddb8 <ip_reass_free_complete_datagram+0x12c>)
 801dca4:	22ab      	movs	r2, #171	@ 0xab
 801dca6:	4945      	ldr	r1, [pc, #276]	@ (801ddbc <ip_reass_free_complete_datagram+0x130>)
 801dca8:	4845      	ldr	r0, [pc, #276]	@ (801ddc0 <ip_reass_free_complete_datagram+0x134>)
 801dcaa:	f001 f8c9 	bl	801ee40 <iprintf>
  if (prev != NULL) {
 801dcae:	683b      	ldr	r3, [r7, #0]
 801dcb0:	2b00      	cmp	r3, #0
 801dcb2:	d00a      	beq.n	801dcca <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801dcb4:	683b      	ldr	r3, [r7, #0]
 801dcb6:	681b      	ldr	r3, [r3, #0]
 801dcb8:	687a      	ldr	r2, [r7, #4]
 801dcba:	429a      	cmp	r2, r3
 801dcbc:	d005      	beq.n	801dcca <ip_reass_free_complete_datagram+0x3e>
 801dcbe:	4b3e      	ldr	r3, [pc, #248]	@ (801ddb8 <ip_reass_free_complete_datagram+0x12c>)
 801dcc0:	22ad      	movs	r2, #173	@ 0xad
 801dcc2:	4940      	ldr	r1, [pc, #256]	@ (801ddc4 <ip_reass_free_complete_datagram+0x138>)
 801dcc4:	483e      	ldr	r0, [pc, #248]	@ (801ddc0 <ip_reass_free_complete_datagram+0x134>)
 801dcc6:	f001 f8bb 	bl	801ee40 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801dcca:	687b      	ldr	r3, [r7, #4]
 801dccc:	685b      	ldr	r3, [r3, #4]
 801dcce:	685b      	ldr	r3, [r3, #4]
 801dcd0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801dcd2:	697b      	ldr	r3, [r7, #20]
 801dcd4:	889b      	ldrh	r3, [r3, #4]
 801dcd6:	b29b      	uxth	r3, r3
 801dcd8:	2b00      	cmp	r3, #0
 801dcda:	d12a      	bne.n	801dd32 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801dcdc:	687b      	ldr	r3, [r7, #4]
 801dcde:	685b      	ldr	r3, [r3, #4]
 801dce0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801dce2:	697b      	ldr	r3, [r7, #20]
 801dce4:	681a      	ldr	r2, [r3, #0]
 801dce6:	687b      	ldr	r3, [r7, #4]
 801dce8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801dcea:	69bb      	ldr	r3, [r7, #24]
 801dcec:	6858      	ldr	r0, [r3, #4]
 801dcee:	687b      	ldr	r3, [r7, #4]
 801dcf0:	3308      	adds	r3, #8
 801dcf2:	2214      	movs	r2, #20
 801dcf4:	4619      	mov	r1, r3
 801dcf6:	f001 fc36 	bl	801f566 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801dcfa:	2101      	movs	r1, #1
 801dcfc:	69b8      	ldr	r0, [r7, #24]
 801dcfe:	f7ff fc47 	bl	801d590 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801dd02:	69b8      	ldr	r0, [r7, #24]
 801dd04:	f7f8 f95a 	bl	8015fbc <pbuf_clen>
 801dd08:	4603      	mov	r3, r0
 801dd0a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801dd0c:	8bfa      	ldrh	r2, [r7, #30]
 801dd0e:	8a7b      	ldrh	r3, [r7, #18]
 801dd10:	4413      	add	r3, r2
 801dd12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801dd16:	db05      	blt.n	801dd24 <ip_reass_free_complete_datagram+0x98>
 801dd18:	4b27      	ldr	r3, [pc, #156]	@ (801ddb8 <ip_reass_free_complete_datagram+0x12c>)
 801dd1a:	22bc      	movs	r2, #188	@ 0xbc
 801dd1c:	492a      	ldr	r1, [pc, #168]	@ (801ddc8 <ip_reass_free_complete_datagram+0x13c>)
 801dd1e:	4828      	ldr	r0, [pc, #160]	@ (801ddc0 <ip_reass_free_complete_datagram+0x134>)
 801dd20:	f001 f88e 	bl	801ee40 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801dd24:	8bfa      	ldrh	r2, [r7, #30]
 801dd26:	8a7b      	ldrh	r3, [r7, #18]
 801dd28:	4413      	add	r3, r2
 801dd2a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801dd2c:	69b8      	ldr	r0, [r7, #24]
 801dd2e:	f7f8 f8b7 	bl	8015ea0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801dd32:	687b      	ldr	r3, [r7, #4]
 801dd34:	685b      	ldr	r3, [r3, #4]
 801dd36:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801dd38:	e01f      	b.n	801dd7a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801dd3a:	69bb      	ldr	r3, [r7, #24]
 801dd3c:	685b      	ldr	r3, [r3, #4]
 801dd3e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801dd40:	69bb      	ldr	r3, [r7, #24]
 801dd42:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801dd44:	697b      	ldr	r3, [r7, #20]
 801dd46:	681b      	ldr	r3, [r3, #0]
 801dd48:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801dd4a:	68f8      	ldr	r0, [r7, #12]
 801dd4c:	f7f8 f936 	bl	8015fbc <pbuf_clen>
 801dd50:	4603      	mov	r3, r0
 801dd52:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801dd54:	8bfa      	ldrh	r2, [r7, #30]
 801dd56:	8a7b      	ldrh	r3, [r7, #18]
 801dd58:	4413      	add	r3, r2
 801dd5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801dd5e:	db05      	blt.n	801dd6c <ip_reass_free_complete_datagram+0xe0>
 801dd60:	4b15      	ldr	r3, [pc, #84]	@ (801ddb8 <ip_reass_free_complete_datagram+0x12c>)
 801dd62:	22cc      	movs	r2, #204	@ 0xcc
 801dd64:	4918      	ldr	r1, [pc, #96]	@ (801ddc8 <ip_reass_free_complete_datagram+0x13c>)
 801dd66:	4816      	ldr	r0, [pc, #88]	@ (801ddc0 <ip_reass_free_complete_datagram+0x134>)
 801dd68:	f001 f86a 	bl	801ee40 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801dd6c:	8bfa      	ldrh	r2, [r7, #30]
 801dd6e:	8a7b      	ldrh	r3, [r7, #18]
 801dd70:	4413      	add	r3, r2
 801dd72:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801dd74:	68f8      	ldr	r0, [r7, #12]
 801dd76:	f7f8 f893 	bl	8015ea0 <pbuf_free>
  while (p != NULL) {
 801dd7a:	69bb      	ldr	r3, [r7, #24]
 801dd7c:	2b00      	cmp	r3, #0
 801dd7e:	d1dc      	bne.n	801dd3a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801dd80:	6839      	ldr	r1, [r7, #0]
 801dd82:	6878      	ldr	r0, [r7, #4]
 801dd84:	f000 f8c2 	bl	801df0c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801dd88:	4b10      	ldr	r3, [pc, #64]	@ (801ddcc <ip_reass_free_complete_datagram+0x140>)
 801dd8a:	881b      	ldrh	r3, [r3, #0]
 801dd8c:	8bfa      	ldrh	r2, [r7, #30]
 801dd8e:	429a      	cmp	r2, r3
 801dd90:	d905      	bls.n	801dd9e <ip_reass_free_complete_datagram+0x112>
 801dd92:	4b09      	ldr	r3, [pc, #36]	@ (801ddb8 <ip_reass_free_complete_datagram+0x12c>)
 801dd94:	22d2      	movs	r2, #210	@ 0xd2
 801dd96:	490e      	ldr	r1, [pc, #56]	@ (801ddd0 <ip_reass_free_complete_datagram+0x144>)
 801dd98:	4809      	ldr	r0, [pc, #36]	@ (801ddc0 <ip_reass_free_complete_datagram+0x134>)
 801dd9a:	f001 f851 	bl	801ee40 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801dd9e:	4b0b      	ldr	r3, [pc, #44]	@ (801ddcc <ip_reass_free_complete_datagram+0x140>)
 801dda0:	881a      	ldrh	r2, [r3, #0]
 801dda2:	8bfb      	ldrh	r3, [r7, #30]
 801dda4:	1ad3      	subs	r3, r2, r3
 801dda6:	b29a      	uxth	r2, r3
 801dda8:	4b08      	ldr	r3, [pc, #32]	@ (801ddcc <ip_reass_free_complete_datagram+0x140>)
 801ddaa:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801ddac:	8bfb      	ldrh	r3, [r7, #30]
}
 801ddae:	4618      	mov	r0, r3
 801ddb0:	3720      	adds	r7, #32
 801ddb2:	46bd      	mov	sp, r7
 801ddb4:	bd80      	pop	{r7, pc}
 801ddb6:	bf00      	nop
 801ddb8:	08022e08 	.word	0x08022e08
 801ddbc:	08022e44 	.word	0x08022e44
 801ddc0:	08022e50 	.word	0x08022e50
 801ddc4:	08022e78 	.word	0x08022e78
 801ddc8:	08022e8c 	.word	0x08022e8c
 801ddcc:	200132a4 	.word	0x200132a4
 801ddd0:	08022eac 	.word	0x08022eac

0801ddd4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801ddd4:	b580      	push	{r7, lr}
 801ddd6:	b08a      	sub	sp, #40	@ 0x28
 801ddd8:	af00      	add	r7, sp, #0
 801ddda:	6078      	str	r0, [r7, #4]
 801dddc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801ddde:	2300      	movs	r3, #0
 801dde0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801dde2:	2300      	movs	r3, #0
 801dde4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801dde6:	2300      	movs	r3, #0
 801dde8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801ddea:	2300      	movs	r3, #0
 801ddec:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801ddee:	2300      	movs	r3, #0
 801ddf0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801ddf2:	4b28      	ldr	r3, [pc, #160]	@ (801de94 <ip_reass_remove_oldest_datagram+0xc0>)
 801ddf4:	681b      	ldr	r3, [r3, #0]
 801ddf6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801ddf8:	e030      	b.n	801de5c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801ddfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ddfc:	695a      	ldr	r2, [r3, #20]
 801ddfe:	687b      	ldr	r3, [r7, #4]
 801de00:	68db      	ldr	r3, [r3, #12]
 801de02:	429a      	cmp	r2, r3
 801de04:	d10c      	bne.n	801de20 <ip_reass_remove_oldest_datagram+0x4c>
 801de06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de08:	699a      	ldr	r2, [r3, #24]
 801de0a:	687b      	ldr	r3, [r7, #4]
 801de0c:	691b      	ldr	r3, [r3, #16]
 801de0e:	429a      	cmp	r2, r3
 801de10:	d106      	bne.n	801de20 <ip_reass_remove_oldest_datagram+0x4c>
 801de12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de14:	899a      	ldrh	r2, [r3, #12]
 801de16:	687b      	ldr	r3, [r7, #4]
 801de18:	889b      	ldrh	r3, [r3, #4]
 801de1a:	b29b      	uxth	r3, r3
 801de1c:	429a      	cmp	r2, r3
 801de1e:	d014      	beq.n	801de4a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801de20:	693b      	ldr	r3, [r7, #16]
 801de22:	3301      	adds	r3, #1
 801de24:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801de26:	6a3b      	ldr	r3, [r7, #32]
 801de28:	2b00      	cmp	r3, #0
 801de2a:	d104      	bne.n	801de36 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801de2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de2e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801de30:	69fb      	ldr	r3, [r7, #28]
 801de32:	61bb      	str	r3, [r7, #24]
 801de34:	e009      	b.n	801de4a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801de36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de38:	7fda      	ldrb	r2, [r3, #31]
 801de3a:	6a3b      	ldr	r3, [r7, #32]
 801de3c:	7fdb      	ldrb	r3, [r3, #31]
 801de3e:	429a      	cmp	r2, r3
 801de40:	d803      	bhi.n	801de4a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801de42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de44:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801de46:	69fb      	ldr	r3, [r7, #28]
 801de48:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801de4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de4c:	681b      	ldr	r3, [r3, #0]
 801de4e:	2b00      	cmp	r3, #0
 801de50:	d001      	beq.n	801de56 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801de52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de54:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801de56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de58:	681b      	ldr	r3, [r3, #0]
 801de5a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801de5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de5e:	2b00      	cmp	r3, #0
 801de60:	d1cb      	bne.n	801ddfa <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801de62:	6a3b      	ldr	r3, [r7, #32]
 801de64:	2b00      	cmp	r3, #0
 801de66:	d008      	beq.n	801de7a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801de68:	69b9      	ldr	r1, [r7, #24]
 801de6a:	6a38      	ldr	r0, [r7, #32]
 801de6c:	f7ff ff0e 	bl	801dc8c <ip_reass_free_complete_datagram>
 801de70:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801de72:	697a      	ldr	r2, [r7, #20]
 801de74:	68fb      	ldr	r3, [r7, #12]
 801de76:	4413      	add	r3, r2
 801de78:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801de7a:	697a      	ldr	r2, [r7, #20]
 801de7c:	683b      	ldr	r3, [r7, #0]
 801de7e:	429a      	cmp	r2, r3
 801de80:	da02      	bge.n	801de88 <ip_reass_remove_oldest_datagram+0xb4>
 801de82:	693b      	ldr	r3, [r7, #16]
 801de84:	2b01      	cmp	r3, #1
 801de86:	dcac      	bgt.n	801dde2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801de88:	697b      	ldr	r3, [r7, #20]
}
 801de8a:	4618      	mov	r0, r3
 801de8c:	3728      	adds	r7, #40	@ 0x28
 801de8e:	46bd      	mov	sp, r7
 801de90:	bd80      	pop	{r7, pc}
 801de92:	bf00      	nop
 801de94:	200132a0 	.word	0x200132a0

0801de98 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801de98:	b580      	push	{r7, lr}
 801de9a:	b084      	sub	sp, #16
 801de9c:	af00      	add	r7, sp, #0
 801de9e:	6078      	str	r0, [r7, #4]
 801dea0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801dea2:	2004      	movs	r0, #4
 801dea4:	f7f7 f8e2 	bl	801506c <memp_malloc>
 801dea8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801deaa:	68fb      	ldr	r3, [r7, #12]
 801deac:	2b00      	cmp	r3, #0
 801deae:	d110      	bne.n	801ded2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801deb0:	6839      	ldr	r1, [r7, #0]
 801deb2:	6878      	ldr	r0, [r7, #4]
 801deb4:	f7ff ff8e 	bl	801ddd4 <ip_reass_remove_oldest_datagram>
 801deb8:	4602      	mov	r2, r0
 801deba:	683b      	ldr	r3, [r7, #0]
 801debc:	4293      	cmp	r3, r2
 801debe:	dc03      	bgt.n	801dec8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801dec0:	2004      	movs	r0, #4
 801dec2:	f7f7 f8d3 	bl	801506c <memp_malloc>
 801dec6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801dec8:	68fb      	ldr	r3, [r7, #12]
 801deca:	2b00      	cmp	r3, #0
 801decc:	d101      	bne.n	801ded2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801dece:	2300      	movs	r3, #0
 801ded0:	e016      	b.n	801df00 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801ded2:	2220      	movs	r2, #32
 801ded4:	2100      	movs	r1, #0
 801ded6:	68f8      	ldr	r0, [r7, #12]
 801ded8:	f001 f97c 	bl	801f1d4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801dedc:	68fb      	ldr	r3, [r7, #12]
 801dede:	220f      	movs	r2, #15
 801dee0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801dee2:	4b09      	ldr	r3, [pc, #36]	@ (801df08 <ip_reass_enqueue_new_datagram+0x70>)
 801dee4:	681a      	ldr	r2, [r3, #0]
 801dee6:	68fb      	ldr	r3, [r7, #12]
 801dee8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801deea:	4a07      	ldr	r2, [pc, #28]	@ (801df08 <ip_reass_enqueue_new_datagram+0x70>)
 801deec:	68fb      	ldr	r3, [r7, #12]
 801deee:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801def0:	68fb      	ldr	r3, [r7, #12]
 801def2:	3308      	adds	r3, #8
 801def4:	2214      	movs	r2, #20
 801def6:	6879      	ldr	r1, [r7, #4]
 801def8:	4618      	mov	r0, r3
 801defa:	f001 fb34 	bl	801f566 <memcpy>
  return ipr;
 801defe:	68fb      	ldr	r3, [r7, #12]
}
 801df00:	4618      	mov	r0, r3
 801df02:	3710      	adds	r7, #16
 801df04:	46bd      	mov	sp, r7
 801df06:	bd80      	pop	{r7, pc}
 801df08:	200132a0 	.word	0x200132a0

0801df0c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801df0c:	b580      	push	{r7, lr}
 801df0e:	b082      	sub	sp, #8
 801df10:	af00      	add	r7, sp, #0
 801df12:	6078      	str	r0, [r7, #4]
 801df14:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801df16:	4b10      	ldr	r3, [pc, #64]	@ (801df58 <ip_reass_dequeue_datagram+0x4c>)
 801df18:	681b      	ldr	r3, [r3, #0]
 801df1a:	687a      	ldr	r2, [r7, #4]
 801df1c:	429a      	cmp	r2, r3
 801df1e:	d104      	bne.n	801df2a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801df20:	687b      	ldr	r3, [r7, #4]
 801df22:	681b      	ldr	r3, [r3, #0]
 801df24:	4a0c      	ldr	r2, [pc, #48]	@ (801df58 <ip_reass_dequeue_datagram+0x4c>)
 801df26:	6013      	str	r3, [r2, #0]
 801df28:	e00d      	b.n	801df46 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801df2a:	683b      	ldr	r3, [r7, #0]
 801df2c:	2b00      	cmp	r3, #0
 801df2e:	d106      	bne.n	801df3e <ip_reass_dequeue_datagram+0x32>
 801df30:	4b0a      	ldr	r3, [pc, #40]	@ (801df5c <ip_reass_dequeue_datagram+0x50>)
 801df32:	f240 1245 	movw	r2, #325	@ 0x145
 801df36:	490a      	ldr	r1, [pc, #40]	@ (801df60 <ip_reass_dequeue_datagram+0x54>)
 801df38:	480a      	ldr	r0, [pc, #40]	@ (801df64 <ip_reass_dequeue_datagram+0x58>)
 801df3a:	f000 ff81 	bl	801ee40 <iprintf>
    prev->next = ipr->next;
 801df3e:	687b      	ldr	r3, [r7, #4]
 801df40:	681a      	ldr	r2, [r3, #0]
 801df42:	683b      	ldr	r3, [r7, #0]
 801df44:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801df46:	6879      	ldr	r1, [r7, #4]
 801df48:	2004      	movs	r0, #4
 801df4a:	f7f7 f905 	bl	8015158 <memp_free>
}
 801df4e:	bf00      	nop
 801df50:	3708      	adds	r7, #8
 801df52:	46bd      	mov	sp, r7
 801df54:	bd80      	pop	{r7, pc}
 801df56:	bf00      	nop
 801df58:	200132a0 	.word	0x200132a0
 801df5c:	08022e08 	.word	0x08022e08
 801df60:	08022ed0 	.word	0x08022ed0
 801df64:	08022e50 	.word	0x08022e50

0801df68 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801df68:	b580      	push	{r7, lr}
 801df6a:	b08c      	sub	sp, #48	@ 0x30
 801df6c:	af00      	add	r7, sp, #0
 801df6e:	60f8      	str	r0, [r7, #12]
 801df70:	60b9      	str	r1, [r7, #8]
 801df72:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801df74:	2300      	movs	r3, #0
 801df76:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801df78:	2301      	movs	r3, #1
 801df7a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801df7c:	68bb      	ldr	r3, [r7, #8]
 801df7e:	685b      	ldr	r3, [r3, #4]
 801df80:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801df82:	69fb      	ldr	r3, [r7, #28]
 801df84:	885b      	ldrh	r3, [r3, #2]
 801df86:	b29b      	uxth	r3, r3
 801df88:	4618      	mov	r0, r3
 801df8a:	f7f6 fb97 	bl	80146bc <lwip_htons>
 801df8e:	4603      	mov	r3, r0
 801df90:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801df92:	69fb      	ldr	r3, [r7, #28]
 801df94:	781b      	ldrb	r3, [r3, #0]
 801df96:	f003 030f 	and.w	r3, r3, #15
 801df9a:	b2db      	uxtb	r3, r3
 801df9c:	009b      	lsls	r3, r3, #2
 801df9e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801dfa0:	7e7b      	ldrb	r3, [r7, #25]
 801dfa2:	b29b      	uxth	r3, r3
 801dfa4:	8b7a      	ldrh	r2, [r7, #26]
 801dfa6:	429a      	cmp	r2, r3
 801dfa8:	d202      	bcs.n	801dfb0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801dfaa:	f04f 33ff 	mov.w	r3, #4294967295
 801dfae:	e135      	b.n	801e21c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801dfb0:	7e7b      	ldrb	r3, [r7, #25]
 801dfb2:	b29b      	uxth	r3, r3
 801dfb4:	8b7a      	ldrh	r2, [r7, #26]
 801dfb6:	1ad3      	subs	r3, r2, r3
 801dfb8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801dfba:	69fb      	ldr	r3, [r7, #28]
 801dfbc:	88db      	ldrh	r3, [r3, #6]
 801dfbe:	b29b      	uxth	r3, r3
 801dfc0:	4618      	mov	r0, r3
 801dfc2:	f7f6 fb7b 	bl	80146bc <lwip_htons>
 801dfc6:	4603      	mov	r3, r0
 801dfc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dfcc:	b29b      	uxth	r3, r3
 801dfce:	00db      	lsls	r3, r3, #3
 801dfd0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801dfd2:	68bb      	ldr	r3, [r7, #8]
 801dfd4:	685b      	ldr	r3, [r3, #4]
 801dfd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801dfd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dfda:	2200      	movs	r2, #0
 801dfdc:	701a      	strb	r2, [r3, #0]
 801dfde:	2200      	movs	r2, #0
 801dfe0:	705a      	strb	r2, [r3, #1]
 801dfe2:	2200      	movs	r2, #0
 801dfe4:	709a      	strb	r2, [r3, #2]
 801dfe6:	2200      	movs	r2, #0
 801dfe8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801dfea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dfec:	8afa      	ldrh	r2, [r7, #22]
 801dfee:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801dff0:	8afa      	ldrh	r2, [r7, #22]
 801dff2:	8b7b      	ldrh	r3, [r7, #26]
 801dff4:	4413      	add	r3, r2
 801dff6:	b29a      	uxth	r2, r3
 801dff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dffa:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801dffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dffe:	88db      	ldrh	r3, [r3, #6]
 801e000:	b29b      	uxth	r3, r3
 801e002:	8afa      	ldrh	r2, [r7, #22]
 801e004:	429a      	cmp	r2, r3
 801e006:	d902      	bls.n	801e00e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e008:	f04f 33ff 	mov.w	r3, #4294967295
 801e00c:	e106      	b.n	801e21c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801e00e:	68fb      	ldr	r3, [r7, #12]
 801e010:	685b      	ldr	r3, [r3, #4]
 801e012:	627b      	str	r3, [r7, #36]	@ 0x24
 801e014:	e068      	b.n	801e0e8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801e016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e018:	685b      	ldr	r3, [r3, #4]
 801e01a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801e01c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e01e:	889b      	ldrh	r3, [r3, #4]
 801e020:	b29a      	uxth	r2, r3
 801e022:	693b      	ldr	r3, [r7, #16]
 801e024:	889b      	ldrh	r3, [r3, #4]
 801e026:	b29b      	uxth	r3, r3
 801e028:	429a      	cmp	r2, r3
 801e02a:	d235      	bcs.n	801e098 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801e02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e02e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801e030:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801e032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e034:	2b00      	cmp	r3, #0
 801e036:	d020      	beq.n	801e07a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801e038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e03a:	889b      	ldrh	r3, [r3, #4]
 801e03c:	b29a      	uxth	r2, r3
 801e03e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e040:	88db      	ldrh	r3, [r3, #6]
 801e042:	b29b      	uxth	r3, r3
 801e044:	429a      	cmp	r2, r3
 801e046:	d307      	bcc.n	801e058 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801e048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e04a:	88db      	ldrh	r3, [r3, #6]
 801e04c:	b29a      	uxth	r2, r3
 801e04e:	693b      	ldr	r3, [r7, #16]
 801e050:	889b      	ldrh	r3, [r3, #4]
 801e052:	b29b      	uxth	r3, r3
 801e054:	429a      	cmp	r2, r3
 801e056:	d902      	bls.n	801e05e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e058:	f04f 33ff 	mov.w	r3, #4294967295
 801e05c:	e0de      	b.n	801e21c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801e05e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e060:	68ba      	ldr	r2, [r7, #8]
 801e062:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801e064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e066:	88db      	ldrh	r3, [r3, #6]
 801e068:	b29a      	uxth	r2, r3
 801e06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e06c:	889b      	ldrh	r3, [r3, #4]
 801e06e:	b29b      	uxth	r3, r3
 801e070:	429a      	cmp	r2, r3
 801e072:	d03d      	beq.n	801e0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801e074:	2300      	movs	r3, #0
 801e076:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801e078:	e03a      	b.n	801e0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801e07a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e07c:	88db      	ldrh	r3, [r3, #6]
 801e07e:	b29a      	uxth	r2, r3
 801e080:	693b      	ldr	r3, [r7, #16]
 801e082:	889b      	ldrh	r3, [r3, #4]
 801e084:	b29b      	uxth	r3, r3
 801e086:	429a      	cmp	r2, r3
 801e088:	d902      	bls.n	801e090 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e08a:	f04f 33ff 	mov.w	r3, #4294967295
 801e08e:	e0c5      	b.n	801e21c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801e090:	68fb      	ldr	r3, [r7, #12]
 801e092:	68ba      	ldr	r2, [r7, #8]
 801e094:	605a      	str	r2, [r3, #4]
      break;
 801e096:	e02b      	b.n	801e0f0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801e098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e09a:	889b      	ldrh	r3, [r3, #4]
 801e09c:	b29a      	uxth	r2, r3
 801e09e:	693b      	ldr	r3, [r7, #16]
 801e0a0:	889b      	ldrh	r3, [r3, #4]
 801e0a2:	b29b      	uxth	r3, r3
 801e0a4:	429a      	cmp	r2, r3
 801e0a6:	d102      	bne.n	801e0ae <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e0a8:	f04f 33ff 	mov.w	r3, #4294967295
 801e0ac:	e0b6      	b.n	801e21c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801e0ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e0b0:	889b      	ldrh	r3, [r3, #4]
 801e0b2:	b29a      	uxth	r2, r3
 801e0b4:	693b      	ldr	r3, [r7, #16]
 801e0b6:	88db      	ldrh	r3, [r3, #6]
 801e0b8:	b29b      	uxth	r3, r3
 801e0ba:	429a      	cmp	r2, r3
 801e0bc:	d202      	bcs.n	801e0c4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801e0be:	f04f 33ff 	mov.w	r3, #4294967295
 801e0c2:	e0ab      	b.n	801e21c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801e0c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e0c6:	2b00      	cmp	r3, #0
 801e0c8:	d009      	beq.n	801e0de <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801e0ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e0cc:	88db      	ldrh	r3, [r3, #6]
 801e0ce:	b29a      	uxth	r2, r3
 801e0d0:	693b      	ldr	r3, [r7, #16]
 801e0d2:	889b      	ldrh	r3, [r3, #4]
 801e0d4:	b29b      	uxth	r3, r3
 801e0d6:	429a      	cmp	r2, r3
 801e0d8:	d001      	beq.n	801e0de <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801e0da:	2300      	movs	r3, #0
 801e0dc:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801e0de:	693b      	ldr	r3, [r7, #16]
 801e0e0:	681b      	ldr	r3, [r3, #0]
 801e0e2:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801e0e4:	693b      	ldr	r3, [r7, #16]
 801e0e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801e0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e0ea:	2b00      	cmp	r3, #0
 801e0ec:	d193      	bne.n	801e016 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801e0ee:	e000      	b.n	801e0f2 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801e0f0:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801e0f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e0f4:	2b00      	cmp	r3, #0
 801e0f6:	d12d      	bne.n	801e154 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801e0f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e0fa:	2b00      	cmp	r3, #0
 801e0fc:	d01c      	beq.n	801e138 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801e0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e100:	88db      	ldrh	r3, [r3, #6]
 801e102:	b29a      	uxth	r2, r3
 801e104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e106:	889b      	ldrh	r3, [r3, #4]
 801e108:	b29b      	uxth	r3, r3
 801e10a:	429a      	cmp	r2, r3
 801e10c:	d906      	bls.n	801e11c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801e10e:	4b45      	ldr	r3, [pc, #276]	@ (801e224 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e110:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801e114:	4944      	ldr	r1, [pc, #272]	@ (801e228 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801e116:	4845      	ldr	r0, [pc, #276]	@ (801e22c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e118:	f000 fe92 	bl	801ee40 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801e11c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e11e:	68ba      	ldr	r2, [r7, #8]
 801e120:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801e122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e124:	88db      	ldrh	r3, [r3, #6]
 801e126:	b29a      	uxth	r2, r3
 801e128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e12a:	889b      	ldrh	r3, [r3, #4]
 801e12c:	b29b      	uxth	r3, r3
 801e12e:	429a      	cmp	r2, r3
 801e130:	d010      	beq.n	801e154 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801e132:	2300      	movs	r3, #0
 801e134:	623b      	str	r3, [r7, #32]
 801e136:	e00d      	b.n	801e154 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801e138:	68fb      	ldr	r3, [r7, #12]
 801e13a:	685b      	ldr	r3, [r3, #4]
 801e13c:	2b00      	cmp	r3, #0
 801e13e:	d006      	beq.n	801e14e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801e140:	4b38      	ldr	r3, [pc, #224]	@ (801e224 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e142:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801e146:	493a      	ldr	r1, [pc, #232]	@ (801e230 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801e148:	4838      	ldr	r0, [pc, #224]	@ (801e22c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e14a:	f000 fe79 	bl	801ee40 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801e14e:	68fb      	ldr	r3, [r7, #12]
 801e150:	68ba      	ldr	r2, [r7, #8]
 801e152:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801e154:	687b      	ldr	r3, [r7, #4]
 801e156:	2b00      	cmp	r3, #0
 801e158:	d105      	bne.n	801e166 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801e15a:	68fb      	ldr	r3, [r7, #12]
 801e15c:	7f9b      	ldrb	r3, [r3, #30]
 801e15e:	f003 0301 	and.w	r3, r3, #1
 801e162:	2b00      	cmp	r3, #0
 801e164:	d059      	beq.n	801e21a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801e166:	6a3b      	ldr	r3, [r7, #32]
 801e168:	2b00      	cmp	r3, #0
 801e16a:	d04f      	beq.n	801e20c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801e16c:	68fb      	ldr	r3, [r7, #12]
 801e16e:	685b      	ldr	r3, [r3, #4]
 801e170:	2b00      	cmp	r3, #0
 801e172:	d006      	beq.n	801e182 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801e174:	68fb      	ldr	r3, [r7, #12]
 801e176:	685b      	ldr	r3, [r3, #4]
 801e178:	685b      	ldr	r3, [r3, #4]
 801e17a:	889b      	ldrh	r3, [r3, #4]
 801e17c:	b29b      	uxth	r3, r3
 801e17e:	2b00      	cmp	r3, #0
 801e180:	d002      	beq.n	801e188 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801e182:	2300      	movs	r3, #0
 801e184:	623b      	str	r3, [r7, #32]
 801e186:	e041      	b.n	801e20c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801e188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e18a:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801e18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e18e:	681b      	ldr	r3, [r3, #0]
 801e190:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801e192:	e012      	b.n	801e1ba <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801e194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e196:	685b      	ldr	r3, [r3, #4]
 801e198:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801e19a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e19c:	88db      	ldrh	r3, [r3, #6]
 801e19e:	b29a      	uxth	r2, r3
 801e1a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e1a2:	889b      	ldrh	r3, [r3, #4]
 801e1a4:	b29b      	uxth	r3, r3
 801e1a6:	429a      	cmp	r2, r3
 801e1a8:	d002      	beq.n	801e1b0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801e1aa:	2300      	movs	r3, #0
 801e1ac:	623b      	str	r3, [r7, #32]
            break;
 801e1ae:	e007      	b.n	801e1c0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801e1b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e1b2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801e1b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e1b6:	681b      	ldr	r3, [r3, #0]
 801e1b8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801e1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e1bc:	2b00      	cmp	r3, #0
 801e1be:	d1e9      	bne.n	801e194 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801e1c0:	6a3b      	ldr	r3, [r7, #32]
 801e1c2:	2b00      	cmp	r3, #0
 801e1c4:	d022      	beq.n	801e20c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801e1c6:	68fb      	ldr	r3, [r7, #12]
 801e1c8:	685b      	ldr	r3, [r3, #4]
 801e1ca:	2b00      	cmp	r3, #0
 801e1cc:	d106      	bne.n	801e1dc <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801e1ce:	4b15      	ldr	r3, [pc, #84]	@ (801e224 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e1d0:	f240 12df 	movw	r2, #479	@ 0x1df
 801e1d4:	4917      	ldr	r1, [pc, #92]	@ (801e234 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801e1d6:	4815      	ldr	r0, [pc, #84]	@ (801e22c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e1d8:	f000 fe32 	bl	801ee40 <iprintf>
          LWIP_ASSERT("sanity check",
 801e1dc:	68fb      	ldr	r3, [r7, #12]
 801e1de:	685b      	ldr	r3, [r3, #4]
 801e1e0:	685b      	ldr	r3, [r3, #4]
 801e1e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801e1e4:	429a      	cmp	r2, r3
 801e1e6:	d106      	bne.n	801e1f6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801e1e8:	4b0e      	ldr	r3, [pc, #56]	@ (801e224 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e1ea:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801e1ee:	4911      	ldr	r1, [pc, #68]	@ (801e234 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801e1f0:	480e      	ldr	r0, [pc, #56]	@ (801e22c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e1f2:	f000 fe25 	bl	801ee40 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801e1f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e1f8:	681b      	ldr	r3, [r3, #0]
 801e1fa:	2b00      	cmp	r3, #0
 801e1fc:	d006      	beq.n	801e20c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801e1fe:	4b09      	ldr	r3, [pc, #36]	@ (801e224 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801e200:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801e204:	490c      	ldr	r1, [pc, #48]	@ (801e238 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801e206:	4809      	ldr	r0, [pc, #36]	@ (801e22c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801e208:	f000 fe1a 	bl	801ee40 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801e20c:	6a3b      	ldr	r3, [r7, #32]
 801e20e:	2b00      	cmp	r3, #0
 801e210:	bf14      	ite	ne
 801e212:	2301      	movne	r3, #1
 801e214:	2300      	moveq	r3, #0
 801e216:	b2db      	uxtb	r3, r3
 801e218:	e000      	b.n	801e21c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801e21a:	2300      	movs	r3, #0
}
 801e21c:	4618      	mov	r0, r3
 801e21e:	3730      	adds	r7, #48	@ 0x30
 801e220:	46bd      	mov	sp, r7
 801e222:	bd80      	pop	{r7, pc}
 801e224:	08022e08 	.word	0x08022e08
 801e228:	08022eec 	.word	0x08022eec
 801e22c:	08022e50 	.word	0x08022e50
 801e230:	08022f0c 	.word	0x08022f0c
 801e234:	08022f44 	.word	0x08022f44
 801e238:	08022f54 	.word	0x08022f54

0801e23c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801e23c:	b580      	push	{r7, lr}
 801e23e:	b08e      	sub	sp, #56	@ 0x38
 801e240:	af00      	add	r7, sp, #0
 801e242:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801e244:	687b      	ldr	r3, [r7, #4]
 801e246:	685b      	ldr	r3, [r3, #4]
 801e248:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801e24a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e24c:	781b      	ldrb	r3, [r3, #0]
 801e24e:	f003 030f 	and.w	r3, r3, #15
 801e252:	b2db      	uxtb	r3, r3
 801e254:	009b      	lsls	r3, r3, #2
 801e256:	b2db      	uxtb	r3, r3
 801e258:	2b14      	cmp	r3, #20
 801e25a:	f040 8171 	bne.w	801e540 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801e25e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e260:	88db      	ldrh	r3, [r3, #6]
 801e262:	b29b      	uxth	r3, r3
 801e264:	4618      	mov	r0, r3
 801e266:	f7f6 fa29 	bl	80146bc <lwip_htons>
 801e26a:	4603      	mov	r3, r0
 801e26c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e270:	b29b      	uxth	r3, r3
 801e272:	00db      	lsls	r3, r3, #3
 801e274:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801e276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e278:	885b      	ldrh	r3, [r3, #2]
 801e27a:	b29b      	uxth	r3, r3
 801e27c:	4618      	mov	r0, r3
 801e27e:	f7f6 fa1d 	bl	80146bc <lwip_htons>
 801e282:	4603      	mov	r3, r0
 801e284:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801e286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e288:	781b      	ldrb	r3, [r3, #0]
 801e28a:	f003 030f 	and.w	r3, r3, #15
 801e28e:	b2db      	uxtb	r3, r3
 801e290:	009b      	lsls	r3, r3, #2
 801e292:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801e296:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801e29a:	b29b      	uxth	r3, r3
 801e29c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801e29e:	429a      	cmp	r2, r3
 801e2a0:	f0c0 8150 	bcc.w	801e544 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801e2a4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801e2a8:	b29b      	uxth	r3, r3
 801e2aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801e2ac:	1ad3      	subs	r3, r2, r3
 801e2ae:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801e2b0:	6878      	ldr	r0, [r7, #4]
 801e2b2:	f7f7 fe83 	bl	8015fbc <pbuf_clen>
 801e2b6:	4603      	mov	r3, r0
 801e2b8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801e2ba:	4b8c      	ldr	r3, [pc, #560]	@ (801e4ec <ip4_reass+0x2b0>)
 801e2bc:	881b      	ldrh	r3, [r3, #0]
 801e2be:	461a      	mov	r2, r3
 801e2c0:	8c3b      	ldrh	r3, [r7, #32]
 801e2c2:	4413      	add	r3, r2
 801e2c4:	2b0a      	cmp	r3, #10
 801e2c6:	dd10      	ble.n	801e2ea <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801e2c8:	8c3b      	ldrh	r3, [r7, #32]
 801e2ca:	4619      	mov	r1, r3
 801e2cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801e2ce:	f7ff fd81 	bl	801ddd4 <ip_reass_remove_oldest_datagram>
 801e2d2:	4603      	mov	r3, r0
 801e2d4:	2b00      	cmp	r3, #0
 801e2d6:	f000 8137 	beq.w	801e548 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801e2da:	4b84      	ldr	r3, [pc, #528]	@ (801e4ec <ip4_reass+0x2b0>)
 801e2dc:	881b      	ldrh	r3, [r3, #0]
 801e2de:	461a      	mov	r2, r3
 801e2e0:	8c3b      	ldrh	r3, [r7, #32]
 801e2e2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801e2e4:	2b0a      	cmp	r3, #10
 801e2e6:	f300 812f 	bgt.w	801e548 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801e2ea:	4b81      	ldr	r3, [pc, #516]	@ (801e4f0 <ip4_reass+0x2b4>)
 801e2ec:	681b      	ldr	r3, [r3, #0]
 801e2ee:	633b      	str	r3, [r7, #48]	@ 0x30
 801e2f0:	e015      	b.n	801e31e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801e2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2f4:	695a      	ldr	r2, [r3, #20]
 801e2f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e2f8:	68db      	ldr	r3, [r3, #12]
 801e2fa:	429a      	cmp	r2, r3
 801e2fc:	d10c      	bne.n	801e318 <ip4_reass+0xdc>
 801e2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e300:	699a      	ldr	r2, [r3, #24]
 801e302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e304:	691b      	ldr	r3, [r3, #16]
 801e306:	429a      	cmp	r2, r3
 801e308:	d106      	bne.n	801e318 <ip4_reass+0xdc>
 801e30a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e30c:	899a      	ldrh	r2, [r3, #12]
 801e30e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e310:	889b      	ldrh	r3, [r3, #4]
 801e312:	b29b      	uxth	r3, r3
 801e314:	429a      	cmp	r2, r3
 801e316:	d006      	beq.n	801e326 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801e318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e31a:	681b      	ldr	r3, [r3, #0]
 801e31c:	633b      	str	r3, [r7, #48]	@ 0x30
 801e31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e320:	2b00      	cmp	r3, #0
 801e322:	d1e6      	bne.n	801e2f2 <ip4_reass+0xb6>
 801e324:	e000      	b.n	801e328 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801e326:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801e328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e32a:	2b00      	cmp	r3, #0
 801e32c:	d109      	bne.n	801e342 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801e32e:	8c3b      	ldrh	r3, [r7, #32]
 801e330:	4619      	mov	r1, r3
 801e332:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801e334:	f7ff fdb0 	bl	801de98 <ip_reass_enqueue_new_datagram>
 801e338:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801e33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e33c:	2b00      	cmp	r3, #0
 801e33e:	d11c      	bne.n	801e37a <ip4_reass+0x13e>
      goto nullreturn;
 801e340:	e105      	b.n	801e54e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801e342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e344:	88db      	ldrh	r3, [r3, #6]
 801e346:	b29b      	uxth	r3, r3
 801e348:	4618      	mov	r0, r3
 801e34a:	f7f6 f9b7 	bl	80146bc <lwip_htons>
 801e34e:	4603      	mov	r3, r0
 801e350:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e354:	2b00      	cmp	r3, #0
 801e356:	d110      	bne.n	801e37a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801e358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e35a:	89db      	ldrh	r3, [r3, #14]
 801e35c:	4618      	mov	r0, r3
 801e35e:	f7f6 f9ad 	bl	80146bc <lwip_htons>
 801e362:	4603      	mov	r3, r0
 801e364:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801e368:	2b00      	cmp	r3, #0
 801e36a:	d006      	beq.n	801e37a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801e36c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e36e:	3308      	adds	r3, #8
 801e370:	2214      	movs	r2, #20
 801e372:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801e374:	4618      	mov	r0, r3
 801e376:	f001 f8f6 	bl	801f566 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801e37a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e37c:	88db      	ldrh	r3, [r3, #6]
 801e37e:	b29b      	uxth	r3, r3
 801e380:	f003 0320 	and.w	r3, r3, #32
 801e384:	2b00      	cmp	r3, #0
 801e386:	bf0c      	ite	eq
 801e388:	2301      	moveq	r3, #1
 801e38a:	2300      	movne	r3, #0
 801e38c:	b2db      	uxtb	r3, r3
 801e38e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801e390:	69fb      	ldr	r3, [r7, #28]
 801e392:	2b00      	cmp	r3, #0
 801e394:	d00e      	beq.n	801e3b4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801e396:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801e398:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801e39a:	4413      	add	r3, r2
 801e39c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801e39e:	8b7a      	ldrh	r2, [r7, #26]
 801e3a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801e3a2:	429a      	cmp	r2, r3
 801e3a4:	f0c0 80a0 	bcc.w	801e4e8 <ip4_reass+0x2ac>
 801e3a8:	8b7b      	ldrh	r3, [r7, #26]
 801e3aa:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801e3ae:	4293      	cmp	r3, r2
 801e3b0:	f200 809a 	bhi.w	801e4e8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801e3b4:	69fa      	ldr	r2, [r7, #28]
 801e3b6:	6879      	ldr	r1, [r7, #4]
 801e3b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801e3ba:	f7ff fdd5 	bl	801df68 <ip_reass_chain_frag_into_datagram_and_validate>
 801e3be:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801e3c0:	697b      	ldr	r3, [r7, #20]
 801e3c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e3c6:	f000 809b 	beq.w	801e500 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801e3ca:	4b48      	ldr	r3, [pc, #288]	@ (801e4ec <ip4_reass+0x2b0>)
 801e3cc:	881a      	ldrh	r2, [r3, #0]
 801e3ce:	8c3b      	ldrh	r3, [r7, #32]
 801e3d0:	4413      	add	r3, r2
 801e3d2:	b29a      	uxth	r2, r3
 801e3d4:	4b45      	ldr	r3, [pc, #276]	@ (801e4ec <ip4_reass+0x2b0>)
 801e3d6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801e3d8:	69fb      	ldr	r3, [r7, #28]
 801e3da:	2b00      	cmp	r3, #0
 801e3dc:	d00d      	beq.n	801e3fa <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801e3de:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801e3e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801e3e2:	4413      	add	r3, r2
 801e3e4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801e3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e3e8:	8a7a      	ldrh	r2, [r7, #18]
 801e3ea:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801e3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e3ee:	7f9b      	ldrb	r3, [r3, #30]
 801e3f0:	f043 0301 	orr.w	r3, r3, #1
 801e3f4:	b2da      	uxtb	r2, r3
 801e3f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e3f8:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801e3fa:	697b      	ldr	r3, [r7, #20]
 801e3fc:	2b01      	cmp	r3, #1
 801e3fe:	d171      	bne.n	801e4e4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801e400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e402:	8b9b      	ldrh	r3, [r3, #28]
 801e404:	3314      	adds	r3, #20
 801e406:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801e408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e40a:	685b      	ldr	r3, [r3, #4]
 801e40c:	685b      	ldr	r3, [r3, #4]
 801e40e:	681b      	ldr	r3, [r3, #0]
 801e410:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801e412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e414:	685b      	ldr	r3, [r3, #4]
 801e416:	685b      	ldr	r3, [r3, #4]
 801e418:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801e41a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e41c:	3308      	adds	r3, #8
 801e41e:	2214      	movs	r2, #20
 801e420:	4619      	mov	r1, r3
 801e422:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801e424:	f001 f89f 	bl	801f566 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801e428:	8a3b      	ldrh	r3, [r7, #16]
 801e42a:	4618      	mov	r0, r3
 801e42c:	f7f6 f946 	bl	80146bc <lwip_htons>
 801e430:	4603      	mov	r3, r0
 801e432:	461a      	mov	r2, r3
 801e434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e436:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801e438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e43a:	2200      	movs	r2, #0
 801e43c:	719a      	strb	r2, [r3, #6]
 801e43e:	2200      	movs	r2, #0
 801e440:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801e442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e444:	2200      	movs	r2, #0
 801e446:	729a      	strb	r2, [r3, #10]
 801e448:	2200      	movs	r2, #0
 801e44a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801e44c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e44e:	685b      	ldr	r3, [r3, #4]
 801e450:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801e452:	e00d      	b.n	801e470 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801e454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e456:	685b      	ldr	r3, [r3, #4]
 801e458:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801e45a:	2114      	movs	r1, #20
 801e45c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801e45e:	f7f7 fc99 	bl	8015d94 <pbuf_remove_header>
      pbuf_cat(p, r);
 801e462:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801e464:	6878      	ldr	r0, [r7, #4]
 801e466:	f7f7 fde9 	bl	801603c <pbuf_cat>
      r = iprh->next_pbuf;
 801e46a:	68fb      	ldr	r3, [r7, #12]
 801e46c:	681b      	ldr	r3, [r3, #0]
 801e46e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801e470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e472:	2b00      	cmp	r3, #0
 801e474:	d1ee      	bne.n	801e454 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801e476:	4b1e      	ldr	r3, [pc, #120]	@ (801e4f0 <ip4_reass+0x2b4>)
 801e478:	681b      	ldr	r3, [r3, #0]
 801e47a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801e47c:	429a      	cmp	r2, r3
 801e47e:	d102      	bne.n	801e486 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801e480:	2300      	movs	r3, #0
 801e482:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e484:	e010      	b.n	801e4a8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801e486:	4b1a      	ldr	r3, [pc, #104]	@ (801e4f0 <ip4_reass+0x2b4>)
 801e488:	681b      	ldr	r3, [r3, #0]
 801e48a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e48c:	e007      	b.n	801e49e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801e48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e490:	681b      	ldr	r3, [r3, #0]
 801e492:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801e494:	429a      	cmp	r2, r3
 801e496:	d006      	beq.n	801e4a6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801e498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e49a:	681b      	ldr	r3, [r3, #0]
 801e49c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801e49e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e4a0:	2b00      	cmp	r3, #0
 801e4a2:	d1f4      	bne.n	801e48e <ip4_reass+0x252>
 801e4a4:	e000      	b.n	801e4a8 <ip4_reass+0x26c>
          break;
 801e4a6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801e4a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801e4aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801e4ac:	f7ff fd2e 	bl	801df0c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801e4b0:	6878      	ldr	r0, [r7, #4]
 801e4b2:	f7f7 fd83 	bl	8015fbc <pbuf_clen>
 801e4b6:	4603      	mov	r3, r0
 801e4b8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801e4ba:	4b0c      	ldr	r3, [pc, #48]	@ (801e4ec <ip4_reass+0x2b0>)
 801e4bc:	881b      	ldrh	r3, [r3, #0]
 801e4be:	8c3a      	ldrh	r2, [r7, #32]
 801e4c0:	429a      	cmp	r2, r3
 801e4c2:	d906      	bls.n	801e4d2 <ip4_reass+0x296>
 801e4c4:	4b0b      	ldr	r3, [pc, #44]	@ (801e4f4 <ip4_reass+0x2b8>)
 801e4c6:	f240 229b 	movw	r2, #667	@ 0x29b
 801e4ca:	490b      	ldr	r1, [pc, #44]	@ (801e4f8 <ip4_reass+0x2bc>)
 801e4cc:	480b      	ldr	r0, [pc, #44]	@ (801e4fc <ip4_reass+0x2c0>)
 801e4ce:	f000 fcb7 	bl	801ee40 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801e4d2:	4b06      	ldr	r3, [pc, #24]	@ (801e4ec <ip4_reass+0x2b0>)
 801e4d4:	881a      	ldrh	r2, [r3, #0]
 801e4d6:	8c3b      	ldrh	r3, [r7, #32]
 801e4d8:	1ad3      	subs	r3, r2, r3
 801e4da:	b29a      	uxth	r2, r3
 801e4dc:	4b03      	ldr	r3, [pc, #12]	@ (801e4ec <ip4_reass+0x2b0>)
 801e4de:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801e4e0:	687b      	ldr	r3, [r7, #4]
 801e4e2:	e038      	b.n	801e556 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801e4e4:	2300      	movs	r3, #0
 801e4e6:	e036      	b.n	801e556 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801e4e8:	bf00      	nop
 801e4ea:	e00a      	b.n	801e502 <ip4_reass+0x2c6>
 801e4ec:	200132a4 	.word	0x200132a4
 801e4f0:	200132a0 	.word	0x200132a0
 801e4f4:	08022e08 	.word	0x08022e08
 801e4f8:	08022f78 	.word	0x08022f78
 801e4fc:	08022e50 	.word	0x08022e50
    goto nullreturn_ipr;
 801e500:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801e502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e504:	2b00      	cmp	r3, #0
 801e506:	d106      	bne.n	801e516 <ip4_reass+0x2da>
 801e508:	4b15      	ldr	r3, [pc, #84]	@ (801e560 <ip4_reass+0x324>)
 801e50a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801e50e:	4915      	ldr	r1, [pc, #84]	@ (801e564 <ip4_reass+0x328>)
 801e510:	4815      	ldr	r0, [pc, #84]	@ (801e568 <ip4_reass+0x32c>)
 801e512:	f000 fc95 	bl	801ee40 <iprintf>
  if (ipr->p == NULL) {
 801e516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e518:	685b      	ldr	r3, [r3, #4]
 801e51a:	2b00      	cmp	r3, #0
 801e51c:	d116      	bne.n	801e54c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801e51e:	4b13      	ldr	r3, [pc, #76]	@ (801e56c <ip4_reass+0x330>)
 801e520:	681b      	ldr	r3, [r3, #0]
 801e522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801e524:	429a      	cmp	r2, r3
 801e526:	d006      	beq.n	801e536 <ip4_reass+0x2fa>
 801e528:	4b0d      	ldr	r3, [pc, #52]	@ (801e560 <ip4_reass+0x324>)
 801e52a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801e52e:	4910      	ldr	r1, [pc, #64]	@ (801e570 <ip4_reass+0x334>)
 801e530:	480d      	ldr	r0, [pc, #52]	@ (801e568 <ip4_reass+0x32c>)
 801e532:	f000 fc85 	bl	801ee40 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801e536:	2100      	movs	r1, #0
 801e538:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801e53a:	f7ff fce7 	bl	801df0c <ip_reass_dequeue_datagram>
 801e53e:	e006      	b.n	801e54e <ip4_reass+0x312>
    goto nullreturn;
 801e540:	bf00      	nop
 801e542:	e004      	b.n	801e54e <ip4_reass+0x312>
    goto nullreturn;
 801e544:	bf00      	nop
 801e546:	e002      	b.n	801e54e <ip4_reass+0x312>
      goto nullreturn;
 801e548:	bf00      	nop
 801e54a:	e000      	b.n	801e54e <ip4_reass+0x312>
  }

nullreturn:
 801e54c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801e54e:	6878      	ldr	r0, [r7, #4]
 801e550:	f7f7 fca6 	bl	8015ea0 <pbuf_free>
  return NULL;
 801e554:	2300      	movs	r3, #0
}
 801e556:	4618      	mov	r0, r3
 801e558:	3738      	adds	r7, #56	@ 0x38
 801e55a:	46bd      	mov	sp, r7
 801e55c:	bd80      	pop	{r7, pc}
 801e55e:	bf00      	nop
 801e560:	08022e08 	.word	0x08022e08
 801e564:	08022f94 	.word	0x08022f94
 801e568:	08022e50 	.word	0x08022e50
 801e56c:	200132a0 	.word	0x200132a0
 801e570:	08022fa0 	.word	0x08022fa0

0801e574 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801e574:	b580      	push	{r7, lr}
 801e576:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801e578:	2005      	movs	r0, #5
 801e57a:	f7f6 fd77 	bl	801506c <memp_malloc>
 801e57e:	4603      	mov	r3, r0
}
 801e580:	4618      	mov	r0, r3
 801e582:	bd80      	pop	{r7, pc}

0801e584 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801e584:	b580      	push	{r7, lr}
 801e586:	b082      	sub	sp, #8
 801e588:	af00      	add	r7, sp, #0
 801e58a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801e58c:	687b      	ldr	r3, [r7, #4]
 801e58e:	2b00      	cmp	r3, #0
 801e590:	d106      	bne.n	801e5a0 <ip_frag_free_pbuf_custom_ref+0x1c>
 801e592:	4b07      	ldr	r3, [pc, #28]	@ (801e5b0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801e594:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801e598:	4906      	ldr	r1, [pc, #24]	@ (801e5b4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801e59a:	4807      	ldr	r0, [pc, #28]	@ (801e5b8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801e59c:	f000 fc50 	bl	801ee40 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801e5a0:	6879      	ldr	r1, [r7, #4]
 801e5a2:	2005      	movs	r0, #5
 801e5a4:	f7f6 fdd8 	bl	8015158 <memp_free>
}
 801e5a8:	bf00      	nop
 801e5aa:	3708      	adds	r7, #8
 801e5ac:	46bd      	mov	sp, r7
 801e5ae:	bd80      	pop	{r7, pc}
 801e5b0:	08022e08 	.word	0x08022e08
 801e5b4:	08022fc0 	.word	0x08022fc0
 801e5b8:	08022e50 	.word	0x08022e50

0801e5bc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801e5bc:	b580      	push	{r7, lr}
 801e5be:	b084      	sub	sp, #16
 801e5c0:	af00      	add	r7, sp, #0
 801e5c2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801e5c4:	687b      	ldr	r3, [r7, #4]
 801e5c6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801e5c8:	68fb      	ldr	r3, [r7, #12]
 801e5ca:	2b00      	cmp	r3, #0
 801e5cc:	d106      	bne.n	801e5dc <ipfrag_free_pbuf_custom+0x20>
 801e5ce:	4b11      	ldr	r3, [pc, #68]	@ (801e614 <ipfrag_free_pbuf_custom+0x58>)
 801e5d0:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801e5d4:	4910      	ldr	r1, [pc, #64]	@ (801e618 <ipfrag_free_pbuf_custom+0x5c>)
 801e5d6:	4811      	ldr	r0, [pc, #68]	@ (801e61c <ipfrag_free_pbuf_custom+0x60>)
 801e5d8:	f000 fc32 	bl	801ee40 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801e5dc:	68fa      	ldr	r2, [r7, #12]
 801e5de:	687b      	ldr	r3, [r7, #4]
 801e5e0:	429a      	cmp	r2, r3
 801e5e2:	d006      	beq.n	801e5f2 <ipfrag_free_pbuf_custom+0x36>
 801e5e4:	4b0b      	ldr	r3, [pc, #44]	@ (801e614 <ipfrag_free_pbuf_custom+0x58>)
 801e5e6:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801e5ea:	490d      	ldr	r1, [pc, #52]	@ (801e620 <ipfrag_free_pbuf_custom+0x64>)
 801e5ec:	480b      	ldr	r0, [pc, #44]	@ (801e61c <ipfrag_free_pbuf_custom+0x60>)
 801e5ee:	f000 fc27 	bl	801ee40 <iprintf>
  if (pcr->original != NULL) {
 801e5f2:	68fb      	ldr	r3, [r7, #12]
 801e5f4:	695b      	ldr	r3, [r3, #20]
 801e5f6:	2b00      	cmp	r3, #0
 801e5f8:	d004      	beq.n	801e604 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801e5fa:	68fb      	ldr	r3, [r7, #12]
 801e5fc:	695b      	ldr	r3, [r3, #20]
 801e5fe:	4618      	mov	r0, r3
 801e600:	f7f7 fc4e 	bl	8015ea0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801e604:	68f8      	ldr	r0, [r7, #12]
 801e606:	f7ff ffbd 	bl	801e584 <ip_frag_free_pbuf_custom_ref>
}
 801e60a:	bf00      	nop
 801e60c:	3710      	adds	r7, #16
 801e60e:	46bd      	mov	sp, r7
 801e610:	bd80      	pop	{r7, pc}
 801e612:	bf00      	nop
 801e614:	08022e08 	.word	0x08022e08
 801e618:	08022fcc 	.word	0x08022fcc
 801e61c:	08022e50 	.word	0x08022e50
 801e620:	08022fd8 	.word	0x08022fd8

0801e624 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801e624:	b580      	push	{r7, lr}
 801e626:	b094      	sub	sp, #80	@ 0x50
 801e628:	af02      	add	r7, sp, #8
 801e62a:	60f8      	str	r0, [r7, #12]
 801e62c:	60b9      	str	r1, [r7, #8]
 801e62e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801e630:	2300      	movs	r3, #0
 801e632:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801e636:	68bb      	ldr	r3, [r7, #8]
 801e638:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801e63a:	3b14      	subs	r3, #20
 801e63c:	2b00      	cmp	r3, #0
 801e63e:	da00      	bge.n	801e642 <ip4_frag+0x1e>
 801e640:	3307      	adds	r3, #7
 801e642:	10db      	asrs	r3, r3, #3
 801e644:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801e646:	2314      	movs	r3, #20
 801e648:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801e64a:	68fb      	ldr	r3, [r7, #12]
 801e64c:	685b      	ldr	r3, [r3, #4]
 801e64e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801e650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801e652:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801e654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e656:	781b      	ldrb	r3, [r3, #0]
 801e658:	f003 030f 	and.w	r3, r3, #15
 801e65c:	b2db      	uxtb	r3, r3
 801e65e:	009b      	lsls	r3, r3, #2
 801e660:	b2db      	uxtb	r3, r3
 801e662:	2b14      	cmp	r3, #20
 801e664:	d002      	beq.n	801e66c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801e666:	f06f 0305 	mvn.w	r3, #5
 801e66a:	e110      	b.n	801e88e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801e66c:	68fb      	ldr	r3, [r7, #12]
 801e66e:	895b      	ldrh	r3, [r3, #10]
 801e670:	2b13      	cmp	r3, #19
 801e672:	d809      	bhi.n	801e688 <ip4_frag+0x64>
 801e674:	4b88      	ldr	r3, [pc, #544]	@ (801e898 <ip4_frag+0x274>)
 801e676:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801e67a:	4988      	ldr	r1, [pc, #544]	@ (801e89c <ip4_frag+0x278>)
 801e67c:	4888      	ldr	r0, [pc, #544]	@ (801e8a0 <ip4_frag+0x27c>)
 801e67e:	f000 fbdf 	bl	801ee40 <iprintf>
 801e682:	f06f 0305 	mvn.w	r3, #5
 801e686:	e102      	b.n	801e88e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801e688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e68a:	88db      	ldrh	r3, [r3, #6]
 801e68c:	b29b      	uxth	r3, r3
 801e68e:	4618      	mov	r0, r3
 801e690:	f7f6 f814 	bl	80146bc <lwip_htons>
 801e694:	4603      	mov	r3, r0
 801e696:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801e698:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801e69a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e69e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801e6a2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801e6a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801e6a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801e6aa:	68fb      	ldr	r3, [r7, #12]
 801e6ac:	891b      	ldrh	r3, [r3, #8]
 801e6ae:	3b14      	subs	r3, #20
 801e6b0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801e6b4:	e0e1      	b.n	801e87a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801e6b6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801e6b8:	00db      	lsls	r3, r3, #3
 801e6ba:	b29b      	uxth	r3, r3
 801e6bc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801e6c0:	4293      	cmp	r3, r2
 801e6c2:	bf28      	it	cs
 801e6c4:	4613      	movcs	r3, r2
 801e6c6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801e6c8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801e6cc:	2114      	movs	r1, #20
 801e6ce:	200e      	movs	r0, #14
 801e6d0:	f7f7 f902 	bl	80158d8 <pbuf_alloc>
 801e6d4:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801e6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e6d8:	2b00      	cmp	r3, #0
 801e6da:	f000 80d5 	beq.w	801e888 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801e6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e6e0:	895b      	ldrh	r3, [r3, #10]
 801e6e2:	2b13      	cmp	r3, #19
 801e6e4:	d806      	bhi.n	801e6f4 <ip4_frag+0xd0>
 801e6e6:	4b6c      	ldr	r3, [pc, #432]	@ (801e898 <ip4_frag+0x274>)
 801e6e8:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801e6ec:	496d      	ldr	r1, [pc, #436]	@ (801e8a4 <ip4_frag+0x280>)
 801e6ee:	486c      	ldr	r0, [pc, #432]	@ (801e8a0 <ip4_frag+0x27c>)
 801e6f0:	f000 fba6 	bl	801ee40 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801e6f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e6f6:	685b      	ldr	r3, [r3, #4]
 801e6f8:	2214      	movs	r2, #20
 801e6fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801e6fc:	4618      	mov	r0, r3
 801e6fe:	f000 ff32 	bl	801f566 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801e702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e704:	685b      	ldr	r3, [r3, #4]
 801e706:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801e708:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801e70a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801e70e:	e064      	b.n	801e7da <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801e710:	68fb      	ldr	r3, [r7, #12]
 801e712:	895a      	ldrh	r2, [r3, #10]
 801e714:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801e716:	1ad3      	subs	r3, r2, r3
 801e718:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801e71a:	68fb      	ldr	r3, [r7, #12]
 801e71c:	895b      	ldrh	r3, [r3, #10]
 801e71e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801e720:	429a      	cmp	r2, r3
 801e722:	d906      	bls.n	801e732 <ip4_frag+0x10e>
 801e724:	4b5c      	ldr	r3, [pc, #368]	@ (801e898 <ip4_frag+0x274>)
 801e726:	f240 322d 	movw	r2, #813	@ 0x32d
 801e72a:	495f      	ldr	r1, [pc, #380]	@ (801e8a8 <ip4_frag+0x284>)
 801e72c:	485c      	ldr	r0, [pc, #368]	@ (801e8a0 <ip4_frag+0x27c>)
 801e72e:	f000 fb87 	bl	801ee40 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801e732:	8bfa      	ldrh	r2, [r7, #30]
 801e734:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801e738:	4293      	cmp	r3, r2
 801e73a:	bf28      	it	cs
 801e73c:	4613      	movcs	r3, r2
 801e73e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801e742:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801e746:	2b00      	cmp	r3, #0
 801e748:	d105      	bne.n	801e756 <ip4_frag+0x132>
        poff = 0;
 801e74a:	2300      	movs	r3, #0
 801e74c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801e74e:	68fb      	ldr	r3, [r7, #12]
 801e750:	681b      	ldr	r3, [r3, #0]
 801e752:	60fb      	str	r3, [r7, #12]
        continue;
 801e754:	e041      	b.n	801e7da <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801e756:	f7ff ff0d 	bl	801e574 <ip_frag_alloc_pbuf_custom_ref>
 801e75a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801e75c:	69bb      	ldr	r3, [r7, #24]
 801e75e:	2b00      	cmp	r3, #0
 801e760:	d103      	bne.n	801e76a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801e762:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e764:	f7f7 fb9c 	bl	8015ea0 <pbuf_free>
        goto memerr;
 801e768:	e08f      	b.n	801e88a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e76a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801e76c:	68fb      	ldr	r3, [r7, #12]
 801e76e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801e770:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801e772:	4413      	add	r3, r2
 801e774:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801e778:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801e77c:	9201      	str	r2, [sp, #4]
 801e77e:	9300      	str	r3, [sp, #0]
 801e780:	4603      	mov	r3, r0
 801e782:	2241      	movs	r2, #65	@ 0x41
 801e784:	2000      	movs	r0, #0
 801e786:	f7f7 f9d1 	bl	8015b2c <pbuf_alloced_custom>
 801e78a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801e78c:	697b      	ldr	r3, [r7, #20]
 801e78e:	2b00      	cmp	r3, #0
 801e790:	d106      	bne.n	801e7a0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801e792:	69b8      	ldr	r0, [r7, #24]
 801e794:	f7ff fef6 	bl	801e584 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801e798:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e79a:	f7f7 fb81 	bl	8015ea0 <pbuf_free>
        goto memerr;
 801e79e:	e074      	b.n	801e88a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801e7a0:	68f8      	ldr	r0, [r7, #12]
 801e7a2:	f7f7 fc23 	bl	8015fec <pbuf_ref>
      pcr->original = p;
 801e7a6:	69bb      	ldr	r3, [r7, #24]
 801e7a8:	68fa      	ldr	r2, [r7, #12]
 801e7aa:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801e7ac:	69bb      	ldr	r3, [r7, #24]
 801e7ae:	4a3f      	ldr	r2, [pc, #252]	@ (801e8ac <ip4_frag+0x288>)
 801e7b0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801e7b2:	6979      	ldr	r1, [r7, #20]
 801e7b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e7b6:	f7f7 fc41 	bl	801603c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801e7ba:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801e7be:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801e7c2:	1ad3      	subs	r3, r2, r3
 801e7c4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801e7c8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801e7cc:	2b00      	cmp	r3, #0
 801e7ce:	d004      	beq.n	801e7da <ip4_frag+0x1b6>
        poff = 0;
 801e7d0:	2300      	movs	r3, #0
 801e7d2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801e7d4:	68fb      	ldr	r3, [r7, #12]
 801e7d6:	681b      	ldr	r3, [r3, #0]
 801e7d8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801e7da:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801e7de:	2b00      	cmp	r3, #0
 801e7e0:	d196      	bne.n	801e710 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801e7e2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801e7e4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801e7e8:	4413      	add	r3, r2
 801e7ea:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801e7ec:	68bb      	ldr	r3, [r7, #8]
 801e7ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801e7f0:	f1a3 0213 	sub.w	r2, r3, #19
 801e7f4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801e7f8:	429a      	cmp	r2, r3
 801e7fa:	bfcc      	ite	gt
 801e7fc:	2301      	movgt	r3, #1
 801e7fe:	2300      	movle	r3, #0
 801e800:	b2db      	uxtb	r3, r3
 801e802:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801e804:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801e808:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801e80c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801e80e:	6a3b      	ldr	r3, [r7, #32]
 801e810:	2b00      	cmp	r3, #0
 801e812:	d002      	beq.n	801e81a <ip4_frag+0x1f6>
 801e814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801e816:	2b00      	cmp	r3, #0
 801e818:	d003      	beq.n	801e822 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801e81a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801e81c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801e820:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801e822:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801e824:	4618      	mov	r0, r3
 801e826:	f7f5 ff49 	bl	80146bc <lwip_htons>
 801e82a:	4603      	mov	r3, r0
 801e82c:	461a      	mov	r2, r3
 801e82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e830:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801e832:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801e834:	3314      	adds	r3, #20
 801e836:	b29b      	uxth	r3, r3
 801e838:	4618      	mov	r0, r3
 801e83a:	f7f5 ff3f 	bl	80146bc <lwip_htons>
 801e83e:	4603      	mov	r3, r0
 801e840:	461a      	mov	r2, r3
 801e842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e844:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801e846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e848:	2200      	movs	r2, #0
 801e84a:	729a      	strb	r2, [r3, #10]
 801e84c:	2200      	movs	r2, #0
 801e84e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801e850:	68bb      	ldr	r3, [r7, #8]
 801e852:	695b      	ldr	r3, [r3, #20]
 801e854:	687a      	ldr	r2, [r7, #4]
 801e856:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801e858:	68b8      	ldr	r0, [r7, #8]
 801e85a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801e85c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801e85e:	f7f7 fb1f 	bl	8015ea0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801e862:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801e866:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801e868:	1ad3      	subs	r3, r2, r3
 801e86a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801e86e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801e872:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801e874:	4413      	add	r3, r2
 801e876:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801e87a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801e87e:	2b00      	cmp	r3, #0
 801e880:	f47f af19 	bne.w	801e6b6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801e884:	2300      	movs	r3, #0
 801e886:	e002      	b.n	801e88e <ip4_frag+0x26a>
      goto memerr;
 801e888:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801e88a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801e88e:	4618      	mov	r0, r3
 801e890:	3748      	adds	r7, #72	@ 0x48
 801e892:	46bd      	mov	sp, r7
 801e894:	bd80      	pop	{r7, pc}
 801e896:	bf00      	nop
 801e898:	08022e08 	.word	0x08022e08
 801e89c:	08022fe4 	.word	0x08022fe4
 801e8a0:	08022e50 	.word	0x08022e50
 801e8a4:	08023000 	.word	0x08023000
 801e8a8:	08023020 	.word	0x08023020
 801e8ac:	0801e5bd 	.word	0x0801e5bd

0801e8b0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801e8b0:	b580      	push	{r7, lr}
 801e8b2:	b086      	sub	sp, #24
 801e8b4:	af00      	add	r7, sp, #0
 801e8b6:	6078      	str	r0, [r7, #4]
 801e8b8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801e8ba:	230e      	movs	r3, #14
 801e8bc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801e8be:	687b      	ldr	r3, [r7, #4]
 801e8c0:	895b      	ldrh	r3, [r3, #10]
 801e8c2:	2b0e      	cmp	r3, #14
 801e8c4:	d96e      	bls.n	801e9a4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801e8c6:	687b      	ldr	r3, [r7, #4]
 801e8c8:	7bdb      	ldrb	r3, [r3, #15]
 801e8ca:	2b00      	cmp	r3, #0
 801e8cc:	d106      	bne.n	801e8dc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801e8ce:	683b      	ldr	r3, [r7, #0]
 801e8d0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801e8d4:	3301      	adds	r3, #1
 801e8d6:	b2da      	uxtb	r2, r3
 801e8d8:	687b      	ldr	r3, [r7, #4]
 801e8da:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801e8dc:	687b      	ldr	r3, [r7, #4]
 801e8de:	685b      	ldr	r3, [r3, #4]
 801e8e0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801e8e2:	693b      	ldr	r3, [r7, #16]
 801e8e4:	7b1a      	ldrb	r2, [r3, #12]
 801e8e6:	7b5b      	ldrb	r3, [r3, #13]
 801e8e8:	021b      	lsls	r3, r3, #8
 801e8ea:	4313      	orrs	r3, r2
 801e8ec:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801e8ee:	693b      	ldr	r3, [r7, #16]
 801e8f0:	781b      	ldrb	r3, [r3, #0]
 801e8f2:	f003 0301 	and.w	r3, r3, #1
 801e8f6:	2b00      	cmp	r3, #0
 801e8f8:	d023      	beq.n	801e942 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801e8fa:	693b      	ldr	r3, [r7, #16]
 801e8fc:	781b      	ldrb	r3, [r3, #0]
 801e8fe:	2b01      	cmp	r3, #1
 801e900:	d10f      	bne.n	801e922 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801e902:	693b      	ldr	r3, [r7, #16]
 801e904:	785b      	ldrb	r3, [r3, #1]
 801e906:	2b00      	cmp	r3, #0
 801e908:	d11b      	bne.n	801e942 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801e90a:	693b      	ldr	r3, [r7, #16]
 801e90c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801e90e:	2b5e      	cmp	r3, #94	@ 0x5e
 801e910:	d117      	bne.n	801e942 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801e912:	687b      	ldr	r3, [r7, #4]
 801e914:	7b5b      	ldrb	r3, [r3, #13]
 801e916:	f043 0310 	orr.w	r3, r3, #16
 801e91a:	b2da      	uxtb	r2, r3
 801e91c:	687b      	ldr	r3, [r7, #4]
 801e91e:	735a      	strb	r2, [r3, #13]
 801e920:	e00f      	b.n	801e942 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801e922:	693b      	ldr	r3, [r7, #16]
 801e924:	2206      	movs	r2, #6
 801e926:	4928      	ldr	r1, [pc, #160]	@ (801e9c8 <ethernet_input+0x118>)
 801e928:	4618      	mov	r0, r3
 801e92a:	f000 fc29 	bl	801f180 <memcmp>
 801e92e:	4603      	mov	r3, r0
 801e930:	2b00      	cmp	r3, #0
 801e932:	d106      	bne.n	801e942 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801e934:	687b      	ldr	r3, [r7, #4]
 801e936:	7b5b      	ldrb	r3, [r3, #13]
 801e938:	f043 0308 	orr.w	r3, r3, #8
 801e93c:	b2da      	uxtb	r2, r3
 801e93e:	687b      	ldr	r3, [r7, #4]
 801e940:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801e942:	89fb      	ldrh	r3, [r7, #14]
 801e944:	2b08      	cmp	r3, #8
 801e946:	d003      	beq.n	801e950 <ethernet_input+0xa0>
 801e948:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801e94c:	d014      	beq.n	801e978 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801e94e:	e032      	b.n	801e9b6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801e950:	683b      	ldr	r3, [r7, #0]
 801e952:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e956:	f003 0308 	and.w	r3, r3, #8
 801e95a:	2b00      	cmp	r3, #0
 801e95c:	d024      	beq.n	801e9a8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801e95e:	8afb      	ldrh	r3, [r7, #22]
 801e960:	4619      	mov	r1, r3
 801e962:	6878      	ldr	r0, [r7, #4]
 801e964:	f7f7 fa16 	bl	8015d94 <pbuf_remove_header>
 801e968:	4603      	mov	r3, r0
 801e96a:	2b00      	cmp	r3, #0
 801e96c:	d11e      	bne.n	801e9ac <ethernet_input+0xfc>
        ip4_input(p, netif);
 801e96e:	6839      	ldr	r1, [r7, #0]
 801e970:	6878      	ldr	r0, [r7, #4]
 801e972:	f7fe ff21 	bl	801d7b8 <ip4_input>
      break;
 801e976:	e013      	b.n	801e9a0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801e978:	683b      	ldr	r3, [r7, #0]
 801e97a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801e97e:	f003 0308 	and.w	r3, r3, #8
 801e982:	2b00      	cmp	r3, #0
 801e984:	d014      	beq.n	801e9b0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801e986:	8afb      	ldrh	r3, [r7, #22]
 801e988:	4619      	mov	r1, r3
 801e98a:	6878      	ldr	r0, [r7, #4]
 801e98c:	f7f7 fa02 	bl	8015d94 <pbuf_remove_header>
 801e990:	4603      	mov	r3, r0
 801e992:	2b00      	cmp	r3, #0
 801e994:	d10e      	bne.n	801e9b4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801e996:	6839      	ldr	r1, [r7, #0]
 801e998:	6878      	ldr	r0, [r7, #4]
 801e99a:	f7fe f8c1 	bl	801cb20 <etharp_input>
      break;
 801e99e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801e9a0:	2300      	movs	r3, #0
 801e9a2:	e00c      	b.n	801e9be <ethernet_input+0x10e>
    goto free_and_return;
 801e9a4:	bf00      	nop
 801e9a6:	e006      	b.n	801e9b6 <ethernet_input+0x106>
        goto free_and_return;
 801e9a8:	bf00      	nop
 801e9aa:	e004      	b.n	801e9b6 <ethernet_input+0x106>
        goto free_and_return;
 801e9ac:	bf00      	nop
 801e9ae:	e002      	b.n	801e9b6 <ethernet_input+0x106>
        goto free_and_return;
 801e9b0:	bf00      	nop
 801e9b2:	e000      	b.n	801e9b6 <ethernet_input+0x106>
        goto free_and_return;
 801e9b4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801e9b6:	6878      	ldr	r0, [r7, #4]
 801e9b8:	f7f7 fa72 	bl	8015ea0 <pbuf_free>
  return ERR_OK;
 801e9bc:	2300      	movs	r3, #0
}
 801e9be:	4618      	mov	r0, r3
 801e9c0:	3718      	adds	r7, #24
 801e9c2:	46bd      	mov	sp, r7
 801e9c4:	bd80      	pop	{r7, pc}
 801e9c6:	bf00      	nop
 801e9c8:	08023828 	.word	0x08023828

0801e9cc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801e9cc:	b580      	push	{r7, lr}
 801e9ce:	b086      	sub	sp, #24
 801e9d0:	af00      	add	r7, sp, #0
 801e9d2:	60f8      	str	r0, [r7, #12]
 801e9d4:	60b9      	str	r1, [r7, #8]
 801e9d6:	607a      	str	r2, [r7, #4]
 801e9d8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801e9da:	8c3b      	ldrh	r3, [r7, #32]
 801e9dc:	4618      	mov	r0, r3
 801e9de:	f7f5 fe6d 	bl	80146bc <lwip_htons>
 801e9e2:	4603      	mov	r3, r0
 801e9e4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801e9e6:	210e      	movs	r1, #14
 801e9e8:	68b8      	ldr	r0, [r7, #8]
 801e9ea:	f7f7 f9c3 	bl	8015d74 <pbuf_add_header>
 801e9ee:	4603      	mov	r3, r0
 801e9f0:	2b00      	cmp	r3, #0
 801e9f2:	d125      	bne.n	801ea40 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801e9f4:	68bb      	ldr	r3, [r7, #8]
 801e9f6:	685b      	ldr	r3, [r3, #4]
 801e9f8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801e9fa:	693b      	ldr	r3, [r7, #16]
 801e9fc:	8afa      	ldrh	r2, [r7, #22]
 801e9fe:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801ea00:	693b      	ldr	r3, [r7, #16]
 801ea02:	2206      	movs	r2, #6
 801ea04:	6839      	ldr	r1, [r7, #0]
 801ea06:	4618      	mov	r0, r3
 801ea08:	f000 fdad 	bl	801f566 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801ea0c:	693b      	ldr	r3, [r7, #16]
 801ea0e:	3306      	adds	r3, #6
 801ea10:	2206      	movs	r2, #6
 801ea12:	6879      	ldr	r1, [r7, #4]
 801ea14:	4618      	mov	r0, r3
 801ea16:	f000 fda6 	bl	801f566 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801ea1a:	68fb      	ldr	r3, [r7, #12]
 801ea1c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801ea20:	2b06      	cmp	r3, #6
 801ea22:	d006      	beq.n	801ea32 <ethernet_output+0x66>
 801ea24:	4b0a      	ldr	r3, [pc, #40]	@ (801ea50 <ethernet_output+0x84>)
 801ea26:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801ea2a:	490a      	ldr	r1, [pc, #40]	@ (801ea54 <ethernet_output+0x88>)
 801ea2c:	480a      	ldr	r0, [pc, #40]	@ (801ea58 <ethernet_output+0x8c>)
 801ea2e:	f000 fa07 	bl	801ee40 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801ea32:	68fb      	ldr	r3, [r7, #12]
 801ea34:	699b      	ldr	r3, [r3, #24]
 801ea36:	68b9      	ldr	r1, [r7, #8]
 801ea38:	68f8      	ldr	r0, [r7, #12]
 801ea3a:	4798      	blx	r3
 801ea3c:	4603      	mov	r3, r0
 801ea3e:	e002      	b.n	801ea46 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801ea40:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801ea42:	f06f 0301 	mvn.w	r3, #1
}
 801ea46:	4618      	mov	r0, r3
 801ea48:	3718      	adds	r7, #24
 801ea4a:	46bd      	mov	sp, r7
 801ea4c:	bd80      	pop	{r7, pc}
 801ea4e:	bf00      	nop
 801ea50:	08023030 	.word	0x08023030
 801ea54:	08023068 	.word	0x08023068
 801ea58:	0802309c 	.word	0x0802309c

0801ea5c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801ea5c:	b580      	push	{r7, lr}
 801ea5e:	b082      	sub	sp, #8
 801ea60:	af00      	add	r7, sp, #0
 801ea62:	6078      	str	r0, [r7, #4]
 801ea64:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801ea66:	683b      	ldr	r3, [r7, #0]
 801ea68:	2200      	movs	r2, #0
 801ea6a:	2104      	movs	r1, #4
 801ea6c:	4618      	mov	r0, r3
 801ea6e:	f7f1 fbd7 	bl	8010220 <osMessageQueueNew>
 801ea72:	4602      	mov	r2, r0
 801ea74:	687b      	ldr	r3, [r7, #4]
 801ea76:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801ea78:	687b      	ldr	r3, [r7, #4]
 801ea7a:	681b      	ldr	r3, [r3, #0]
 801ea7c:	2b00      	cmp	r3, #0
 801ea7e:	d102      	bne.n	801ea86 <sys_mbox_new+0x2a>
    return ERR_MEM;
 801ea80:	f04f 33ff 	mov.w	r3, #4294967295
 801ea84:	e000      	b.n	801ea88 <sys_mbox_new+0x2c>

  return ERR_OK;
 801ea86:	2300      	movs	r3, #0
}
 801ea88:	4618      	mov	r0, r3
 801ea8a:	3708      	adds	r7, #8
 801ea8c:	46bd      	mov	sp, r7
 801ea8e:	bd80      	pop	{r7, pc}

0801ea90 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801ea90:	b580      	push	{r7, lr}
 801ea92:	b084      	sub	sp, #16
 801ea94:	af00      	add	r7, sp, #0
 801ea96:	6078      	str	r0, [r7, #4]
 801ea98:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801ea9a:	687b      	ldr	r3, [r7, #4]
 801ea9c:	6818      	ldr	r0, [r3, #0]
 801ea9e:	4639      	mov	r1, r7
 801eaa0:	2300      	movs	r3, #0
 801eaa2:	2200      	movs	r2, #0
 801eaa4:	f7f1 fc30 	bl	8010308 <osMessageQueuePut>
 801eaa8:	4603      	mov	r3, r0
 801eaaa:	2b00      	cmp	r3, #0
 801eaac:	d102      	bne.n	801eab4 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801eaae:	2300      	movs	r3, #0
 801eab0:	73fb      	strb	r3, [r7, #15]
 801eab2:	e001      	b.n	801eab8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801eab4:	23ff      	movs	r3, #255	@ 0xff
 801eab6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801eab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801eabc:	4618      	mov	r0, r3
 801eabe:	3710      	adds	r7, #16
 801eac0:	46bd      	mov	sp, r7
 801eac2:	bd80      	pop	{r7, pc}

0801eac4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801eac4:	b580      	push	{r7, lr}
 801eac6:	b086      	sub	sp, #24
 801eac8:	af00      	add	r7, sp, #0
 801eaca:	60f8      	str	r0, [r7, #12]
 801eacc:	60b9      	str	r1, [r7, #8]
 801eace:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801ead0:	f7f0 fea4 	bl	800f81c <osKernelGetTickCount>
 801ead4:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801ead6:	687b      	ldr	r3, [r7, #4]
 801ead8:	2b00      	cmp	r3, #0
 801eada:	d013      	beq.n	801eb04 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801eadc:	68fb      	ldr	r3, [r7, #12]
 801eade:	6818      	ldr	r0, [r3, #0]
 801eae0:	687b      	ldr	r3, [r7, #4]
 801eae2:	2200      	movs	r2, #0
 801eae4:	68b9      	ldr	r1, [r7, #8]
 801eae6:	f7f1 fc6f 	bl	80103c8 <osMessageQueueGet>
 801eaea:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801eaec:	693b      	ldr	r3, [r7, #16]
 801eaee:	2b00      	cmp	r3, #0
 801eaf0:	d105      	bne.n	801eafe <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801eaf2:	f7f0 fe93 	bl	800f81c <osKernelGetTickCount>
 801eaf6:	4602      	mov	r2, r0
 801eaf8:	697b      	ldr	r3, [r7, #20]
 801eafa:	1ad3      	subs	r3, r2, r3
 801eafc:	e00f      	b.n	801eb1e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801eafe:	f04f 33ff 	mov.w	r3, #4294967295
 801eb02:	e00c      	b.n	801eb1e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801eb04:	68fb      	ldr	r3, [r7, #12]
 801eb06:	6818      	ldr	r0, [r3, #0]
 801eb08:	f04f 33ff 	mov.w	r3, #4294967295
 801eb0c:	2200      	movs	r2, #0
 801eb0e:	68b9      	ldr	r1, [r7, #8]
 801eb10:	f7f1 fc5a 	bl	80103c8 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801eb14:	f7f0 fe82 	bl	800f81c <osKernelGetTickCount>
 801eb18:	4602      	mov	r2, r0
 801eb1a:	697b      	ldr	r3, [r7, #20]
 801eb1c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801eb1e:	4618      	mov	r0, r3
 801eb20:	3718      	adds	r7, #24
 801eb22:	46bd      	mov	sp, r7
 801eb24:	bd80      	pop	{r7, pc}

0801eb26 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801eb26:	b480      	push	{r7}
 801eb28:	b083      	sub	sp, #12
 801eb2a:	af00      	add	r7, sp, #0
 801eb2c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801eb2e:	687b      	ldr	r3, [r7, #4]
 801eb30:	681b      	ldr	r3, [r3, #0]
 801eb32:	2b00      	cmp	r3, #0
 801eb34:	d101      	bne.n	801eb3a <sys_mbox_valid+0x14>
    return 0;
 801eb36:	2300      	movs	r3, #0
 801eb38:	e000      	b.n	801eb3c <sys_mbox_valid+0x16>
  else
    return 1;
 801eb3a:	2301      	movs	r3, #1
}
 801eb3c:	4618      	mov	r0, r3
 801eb3e:	370c      	adds	r7, #12
 801eb40:	46bd      	mov	sp, r7
 801eb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 801eb46:	4770      	bx	lr

0801eb48 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801eb48:	b580      	push	{r7, lr}
 801eb4a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801eb4c:	2000      	movs	r0, #0
 801eb4e:	f7f1 f916 	bl	800fd7e <osMutexNew>
 801eb52:	4603      	mov	r3, r0
 801eb54:	4a01      	ldr	r2, [pc, #4]	@ (801eb5c <sys_init+0x14>)
 801eb56:	6013      	str	r3, [r2, #0]
#endif
}
 801eb58:	bf00      	nop
 801eb5a:	bd80      	pop	{r7, pc}
 801eb5c:	200132a8 	.word	0x200132a8

0801eb60 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801eb60:	b580      	push	{r7, lr}
 801eb62:	b082      	sub	sp, #8
 801eb64:	af00      	add	r7, sp, #0
 801eb66:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801eb68:	2000      	movs	r0, #0
 801eb6a:	f7f1 f908 	bl	800fd7e <osMutexNew>
 801eb6e:	4602      	mov	r2, r0
 801eb70:	687b      	ldr	r3, [r7, #4]
 801eb72:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801eb74:	687b      	ldr	r3, [r7, #4]
 801eb76:	681b      	ldr	r3, [r3, #0]
 801eb78:	2b00      	cmp	r3, #0
 801eb7a:	d102      	bne.n	801eb82 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801eb7c:	f04f 33ff 	mov.w	r3, #4294967295
 801eb80:	e000      	b.n	801eb84 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801eb82:	2300      	movs	r3, #0
}
 801eb84:	4618      	mov	r0, r3
 801eb86:	3708      	adds	r7, #8
 801eb88:	46bd      	mov	sp, r7
 801eb8a:	bd80      	pop	{r7, pc}

0801eb8c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801eb8c:	b580      	push	{r7, lr}
 801eb8e:	b082      	sub	sp, #8
 801eb90:	af00      	add	r7, sp, #0
 801eb92:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801eb94:	687b      	ldr	r3, [r7, #4]
 801eb96:	681b      	ldr	r3, [r3, #0]
 801eb98:	f04f 31ff 	mov.w	r1, #4294967295
 801eb9c:	4618      	mov	r0, r3
 801eb9e:	f7f1 f974 	bl	800fe8a <osMutexAcquire>
#endif
}
 801eba2:	bf00      	nop
 801eba4:	3708      	adds	r7, #8
 801eba6:	46bd      	mov	sp, r7
 801eba8:	bd80      	pop	{r7, pc}

0801ebaa <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801ebaa:	b580      	push	{r7, lr}
 801ebac:	b082      	sub	sp, #8
 801ebae:	af00      	add	r7, sp, #0
 801ebb0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801ebb2:	687b      	ldr	r3, [r7, #4]
 801ebb4:	681b      	ldr	r3, [r3, #0]
 801ebb6:	4618      	mov	r0, r3
 801ebb8:	f7f1 f9b2 	bl	800ff20 <osMutexRelease>
}
 801ebbc:	bf00      	nop
 801ebbe:	3708      	adds	r7, #8
 801ebc0:	46bd      	mov	sp, r7
 801ebc2:	bd80      	pop	{r7, pc}

0801ebc4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801ebc4:	b580      	push	{r7, lr}
 801ebc6:	b08e      	sub	sp, #56	@ 0x38
 801ebc8:	af00      	add	r7, sp, #0
 801ebca:	60f8      	str	r0, [r7, #12]
 801ebcc:	60b9      	str	r1, [r7, #8]
 801ebce:	607a      	str	r2, [r7, #4]
 801ebd0:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801ebd2:	f107 0314 	add.w	r3, r7, #20
 801ebd6:	2224      	movs	r2, #36	@ 0x24
 801ebd8:	2100      	movs	r1, #0
 801ebda:	4618      	mov	r0, r3
 801ebdc:	f000 fafa 	bl	801f1d4 <memset>
 801ebe0:	68fb      	ldr	r3, [r7, #12]
 801ebe2:	617b      	str	r3, [r7, #20]
 801ebe4:	683b      	ldr	r3, [r7, #0]
 801ebe6:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ebe8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ebea:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801ebec:	f107 0314 	add.w	r3, r7, #20
 801ebf0:	461a      	mov	r2, r3
 801ebf2:	6879      	ldr	r1, [r7, #4]
 801ebf4:	68b8      	ldr	r0, [r7, #8]
 801ebf6:	f7f0 fe26 	bl	800f846 <osThreadNew>
 801ebfa:	4603      	mov	r3, r0
#endif
}
 801ebfc:	4618      	mov	r0, r3
 801ebfe:	3738      	adds	r7, #56	@ 0x38
 801ec00:	46bd      	mov	sp, r7
 801ec02:	bd80      	pop	{r7, pc}

0801ec04 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801ec04:	b580      	push	{r7, lr}
 801ec06:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801ec08:	4b04      	ldr	r3, [pc, #16]	@ (801ec1c <sys_arch_protect+0x18>)
 801ec0a:	681b      	ldr	r3, [r3, #0]
 801ec0c:	f04f 31ff 	mov.w	r1, #4294967295
 801ec10:	4618      	mov	r0, r3
 801ec12:	f7f1 f93a 	bl	800fe8a <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801ec16:	2301      	movs	r3, #1
}
 801ec18:	4618      	mov	r0, r3
 801ec1a:	bd80      	pop	{r7, pc}
 801ec1c:	200132a8 	.word	0x200132a8

0801ec20 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801ec20:	b580      	push	{r7, lr}
 801ec22:	b082      	sub	sp, #8
 801ec24:	af00      	add	r7, sp, #0
 801ec26:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801ec28:	4b04      	ldr	r3, [pc, #16]	@ (801ec3c <sys_arch_unprotect+0x1c>)
 801ec2a:	681b      	ldr	r3, [r3, #0]
 801ec2c:	4618      	mov	r0, r3
 801ec2e:	f7f1 f977 	bl	800ff20 <osMutexRelease>
}
 801ec32:	bf00      	nop
 801ec34:	3708      	adds	r7, #8
 801ec36:	46bd      	mov	sp, r7
 801ec38:	bd80      	pop	{r7, pc}
 801ec3a:	bf00      	nop
 801ec3c:	200132a8 	.word	0x200132a8

0801ec40 <rand>:
 801ec40:	4b16      	ldr	r3, [pc, #88]	@ (801ec9c <rand+0x5c>)
 801ec42:	b510      	push	{r4, lr}
 801ec44:	681c      	ldr	r4, [r3, #0]
 801ec46:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801ec48:	b9b3      	cbnz	r3, 801ec78 <rand+0x38>
 801ec4a:	2018      	movs	r0, #24
 801ec4c:	f000 fd02 	bl	801f654 <malloc>
 801ec50:	4602      	mov	r2, r0
 801ec52:	6320      	str	r0, [r4, #48]	@ 0x30
 801ec54:	b920      	cbnz	r0, 801ec60 <rand+0x20>
 801ec56:	4b12      	ldr	r3, [pc, #72]	@ (801eca0 <rand+0x60>)
 801ec58:	4812      	ldr	r0, [pc, #72]	@ (801eca4 <rand+0x64>)
 801ec5a:	2152      	movs	r1, #82	@ 0x52
 801ec5c:	f000 fc92 	bl	801f584 <__assert_func>
 801ec60:	4911      	ldr	r1, [pc, #68]	@ (801eca8 <rand+0x68>)
 801ec62:	4b12      	ldr	r3, [pc, #72]	@ (801ecac <rand+0x6c>)
 801ec64:	e9c0 1300 	strd	r1, r3, [r0]
 801ec68:	4b11      	ldr	r3, [pc, #68]	@ (801ecb0 <rand+0x70>)
 801ec6a:	6083      	str	r3, [r0, #8]
 801ec6c:	230b      	movs	r3, #11
 801ec6e:	8183      	strh	r3, [r0, #12]
 801ec70:	2100      	movs	r1, #0
 801ec72:	2001      	movs	r0, #1
 801ec74:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801ec78:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801ec7a:	480e      	ldr	r0, [pc, #56]	@ (801ecb4 <rand+0x74>)
 801ec7c:	690b      	ldr	r3, [r1, #16]
 801ec7e:	694c      	ldr	r4, [r1, #20]
 801ec80:	4a0d      	ldr	r2, [pc, #52]	@ (801ecb8 <rand+0x78>)
 801ec82:	4358      	muls	r0, r3
 801ec84:	fb02 0004 	mla	r0, r2, r4, r0
 801ec88:	fba3 3202 	umull	r3, r2, r3, r2
 801ec8c:	3301      	adds	r3, #1
 801ec8e:	eb40 0002 	adc.w	r0, r0, r2
 801ec92:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801ec96:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801ec9a:	bd10      	pop	{r4, pc}
 801ec9c:	20000044 	.word	0x20000044
 801eca0:	08023836 	.word	0x08023836
 801eca4:	0802384d 	.word	0x0802384d
 801eca8:	abcd330e 	.word	0xabcd330e
 801ecac:	e66d1234 	.word	0xe66d1234
 801ecb0:	0005deec 	.word	0x0005deec
 801ecb4:	5851f42d 	.word	0x5851f42d
 801ecb8:	4c957f2d 	.word	0x4c957f2d

0801ecbc <std>:
 801ecbc:	2300      	movs	r3, #0
 801ecbe:	b510      	push	{r4, lr}
 801ecc0:	4604      	mov	r4, r0
 801ecc2:	e9c0 3300 	strd	r3, r3, [r0]
 801ecc6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ecca:	6083      	str	r3, [r0, #8]
 801eccc:	8181      	strh	r1, [r0, #12]
 801ecce:	6643      	str	r3, [r0, #100]	@ 0x64
 801ecd0:	81c2      	strh	r2, [r0, #14]
 801ecd2:	6183      	str	r3, [r0, #24]
 801ecd4:	4619      	mov	r1, r3
 801ecd6:	2208      	movs	r2, #8
 801ecd8:	305c      	adds	r0, #92	@ 0x5c
 801ecda:	f000 fa7b 	bl	801f1d4 <memset>
 801ecde:	4b0d      	ldr	r3, [pc, #52]	@ (801ed14 <std+0x58>)
 801ece0:	6263      	str	r3, [r4, #36]	@ 0x24
 801ece2:	4b0d      	ldr	r3, [pc, #52]	@ (801ed18 <std+0x5c>)
 801ece4:	62a3      	str	r3, [r4, #40]	@ 0x28
 801ece6:	4b0d      	ldr	r3, [pc, #52]	@ (801ed1c <std+0x60>)
 801ece8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801ecea:	4b0d      	ldr	r3, [pc, #52]	@ (801ed20 <std+0x64>)
 801ecec:	6323      	str	r3, [r4, #48]	@ 0x30
 801ecee:	4b0d      	ldr	r3, [pc, #52]	@ (801ed24 <std+0x68>)
 801ecf0:	6224      	str	r4, [r4, #32]
 801ecf2:	429c      	cmp	r4, r3
 801ecf4:	d006      	beq.n	801ed04 <std+0x48>
 801ecf6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801ecfa:	4294      	cmp	r4, r2
 801ecfc:	d002      	beq.n	801ed04 <std+0x48>
 801ecfe:	33d0      	adds	r3, #208	@ 0xd0
 801ed00:	429c      	cmp	r4, r3
 801ed02:	d105      	bne.n	801ed10 <std+0x54>
 801ed04:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801ed08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ed0c:	f000 bc28 	b.w	801f560 <__retarget_lock_init_recursive>
 801ed10:	bd10      	pop	{r4, pc}
 801ed12:	bf00      	nop
 801ed14:	0801efd1 	.word	0x0801efd1
 801ed18:	0801eff3 	.word	0x0801eff3
 801ed1c:	0801f02b 	.word	0x0801f02b
 801ed20:	0801f04f 	.word	0x0801f04f
 801ed24:	200132ac 	.word	0x200132ac

0801ed28 <stdio_exit_handler>:
 801ed28:	4a02      	ldr	r2, [pc, #8]	@ (801ed34 <stdio_exit_handler+0xc>)
 801ed2a:	4903      	ldr	r1, [pc, #12]	@ (801ed38 <stdio_exit_handler+0x10>)
 801ed2c:	4803      	ldr	r0, [pc, #12]	@ (801ed3c <stdio_exit_handler+0x14>)
 801ed2e:	f000 b869 	b.w	801ee04 <_fwalk_sglue>
 801ed32:	bf00      	nop
 801ed34:	20000038 	.word	0x20000038
 801ed38:	08020115 	.word	0x08020115
 801ed3c:	20000048 	.word	0x20000048

0801ed40 <cleanup_stdio>:
 801ed40:	6841      	ldr	r1, [r0, #4]
 801ed42:	4b0c      	ldr	r3, [pc, #48]	@ (801ed74 <cleanup_stdio+0x34>)
 801ed44:	4299      	cmp	r1, r3
 801ed46:	b510      	push	{r4, lr}
 801ed48:	4604      	mov	r4, r0
 801ed4a:	d001      	beq.n	801ed50 <cleanup_stdio+0x10>
 801ed4c:	f001 f9e2 	bl	8020114 <_fflush_r>
 801ed50:	68a1      	ldr	r1, [r4, #8]
 801ed52:	4b09      	ldr	r3, [pc, #36]	@ (801ed78 <cleanup_stdio+0x38>)
 801ed54:	4299      	cmp	r1, r3
 801ed56:	d002      	beq.n	801ed5e <cleanup_stdio+0x1e>
 801ed58:	4620      	mov	r0, r4
 801ed5a:	f001 f9db 	bl	8020114 <_fflush_r>
 801ed5e:	68e1      	ldr	r1, [r4, #12]
 801ed60:	4b06      	ldr	r3, [pc, #24]	@ (801ed7c <cleanup_stdio+0x3c>)
 801ed62:	4299      	cmp	r1, r3
 801ed64:	d004      	beq.n	801ed70 <cleanup_stdio+0x30>
 801ed66:	4620      	mov	r0, r4
 801ed68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ed6c:	f001 b9d2 	b.w	8020114 <_fflush_r>
 801ed70:	bd10      	pop	{r4, pc}
 801ed72:	bf00      	nop
 801ed74:	200132ac 	.word	0x200132ac
 801ed78:	20013314 	.word	0x20013314
 801ed7c:	2001337c 	.word	0x2001337c

0801ed80 <global_stdio_init.part.0>:
 801ed80:	b510      	push	{r4, lr}
 801ed82:	4b0b      	ldr	r3, [pc, #44]	@ (801edb0 <global_stdio_init.part.0+0x30>)
 801ed84:	4c0b      	ldr	r4, [pc, #44]	@ (801edb4 <global_stdio_init.part.0+0x34>)
 801ed86:	4a0c      	ldr	r2, [pc, #48]	@ (801edb8 <global_stdio_init.part.0+0x38>)
 801ed88:	601a      	str	r2, [r3, #0]
 801ed8a:	4620      	mov	r0, r4
 801ed8c:	2200      	movs	r2, #0
 801ed8e:	2104      	movs	r1, #4
 801ed90:	f7ff ff94 	bl	801ecbc <std>
 801ed94:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801ed98:	2201      	movs	r2, #1
 801ed9a:	2109      	movs	r1, #9
 801ed9c:	f7ff ff8e 	bl	801ecbc <std>
 801eda0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801eda4:	2202      	movs	r2, #2
 801eda6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801edaa:	2112      	movs	r1, #18
 801edac:	f7ff bf86 	b.w	801ecbc <std>
 801edb0:	200133e4 	.word	0x200133e4
 801edb4:	200132ac 	.word	0x200132ac
 801edb8:	0801ed29 	.word	0x0801ed29

0801edbc <__sfp_lock_acquire>:
 801edbc:	4801      	ldr	r0, [pc, #4]	@ (801edc4 <__sfp_lock_acquire+0x8>)
 801edbe:	f000 bbd0 	b.w	801f562 <__retarget_lock_acquire_recursive>
 801edc2:	bf00      	nop
 801edc4:	200133ed 	.word	0x200133ed

0801edc8 <__sfp_lock_release>:
 801edc8:	4801      	ldr	r0, [pc, #4]	@ (801edd0 <__sfp_lock_release+0x8>)
 801edca:	f000 bbcb 	b.w	801f564 <__retarget_lock_release_recursive>
 801edce:	bf00      	nop
 801edd0:	200133ed 	.word	0x200133ed

0801edd4 <__sinit>:
 801edd4:	b510      	push	{r4, lr}
 801edd6:	4604      	mov	r4, r0
 801edd8:	f7ff fff0 	bl	801edbc <__sfp_lock_acquire>
 801eddc:	6a23      	ldr	r3, [r4, #32]
 801edde:	b11b      	cbz	r3, 801ede8 <__sinit+0x14>
 801ede0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ede4:	f7ff bff0 	b.w	801edc8 <__sfp_lock_release>
 801ede8:	4b04      	ldr	r3, [pc, #16]	@ (801edfc <__sinit+0x28>)
 801edea:	6223      	str	r3, [r4, #32]
 801edec:	4b04      	ldr	r3, [pc, #16]	@ (801ee00 <__sinit+0x2c>)
 801edee:	681b      	ldr	r3, [r3, #0]
 801edf0:	2b00      	cmp	r3, #0
 801edf2:	d1f5      	bne.n	801ede0 <__sinit+0xc>
 801edf4:	f7ff ffc4 	bl	801ed80 <global_stdio_init.part.0>
 801edf8:	e7f2      	b.n	801ede0 <__sinit+0xc>
 801edfa:	bf00      	nop
 801edfc:	0801ed41 	.word	0x0801ed41
 801ee00:	200133e4 	.word	0x200133e4

0801ee04 <_fwalk_sglue>:
 801ee04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ee08:	4607      	mov	r7, r0
 801ee0a:	4688      	mov	r8, r1
 801ee0c:	4614      	mov	r4, r2
 801ee0e:	2600      	movs	r6, #0
 801ee10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801ee14:	f1b9 0901 	subs.w	r9, r9, #1
 801ee18:	d505      	bpl.n	801ee26 <_fwalk_sglue+0x22>
 801ee1a:	6824      	ldr	r4, [r4, #0]
 801ee1c:	2c00      	cmp	r4, #0
 801ee1e:	d1f7      	bne.n	801ee10 <_fwalk_sglue+0xc>
 801ee20:	4630      	mov	r0, r6
 801ee22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ee26:	89ab      	ldrh	r3, [r5, #12]
 801ee28:	2b01      	cmp	r3, #1
 801ee2a:	d907      	bls.n	801ee3c <_fwalk_sglue+0x38>
 801ee2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801ee30:	3301      	adds	r3, #1
 801ee32:	d003      	beq.n	801ee3c <_fwalk_sglue+0x38>
 801ee34:	4629      	mov	r1, r5
 801ee36:	4638      	mov	r0, r7
 801ee38:	47c0      	blx	r8
 801ee3a:	4306      	orrs	r6, r0
 801ee3c:	3568      	adds	r5, #104	@ 0x68
 801ee3e:	e7e9      	b.n	801ee14 <_fwalk_sglue+0x10>

0801ee40 <iprintf>:
 801ee40:	b40f      	push	{r0, r1, r2, r3}
 801ee42:	b507      	push	{r0, r1, r2, lr}
 801ee44:	4906      	ldr	r1, [pc, #24]	@ (801ee60 <iprintf+0x20>)
 801ee46:	ab04      	add	r3, sp, #16
 801ee48:	6808      	ldr	r0, [r1, #0]
 801ee4a:	f853 2b04 	ldr.w	r2, [r3], #4
 801ee4e:	6881      	ldr	r1, [r0, #8]
 801ee50:	9301      	str	r3, [sp, #4]
 801ee52:	f000 fe37 	bl	801fac4 <_vfiprintf_r>
 801ee56:	b003      	add	sp, #12
 801ee58:	f85d eb04 	ldr.w	lr, [sp], #4
 801ee5c:	b004      	add	sp, #16
 801ee5e:	4770      	bx	lr
 801ee60:	20000044 	.word	0x20000044

0801ee64 <_puts_r>:
 801ee64:	6a03      	ldr	r3, [r0, #32]
 801ee66:	b570      	push	{r4, r5, r6, lr}
 801ee68:	6884      	ldr	r4, [r0, #8]
 801ee6a:	4605      	mov	r5, r0
 801ee6c:	460e      	mov	r6, r1
 801ee6e:	b90b      	cbnz	r3, 801ee74 <_puts_r+0x10>
 801ee70:	f7ff ffb0 	bl	801edd4 <__sinit>
 801ee74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ee76:	07db      	lsls	r3, r3, #31
 801ee78:	d405      	bmi.n	801ee86 <_puts_r+0x22>
 801ee7a:	89a3      	ldrh	r3, [r4, #12]
 801ee7c:	0598      	lsls	r0, r3, #22
 801ee7e:	d402      	bmi.n	801ee86 <_puts_r+0x22>
 801ee80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ee82:	f000 fb6e 	bl	801f562 <__retarget_lock_acquire_recursive>
 801ee86:	89a3      	ldrh	r3, [r4, #12]
 801ee88:	0719      	lsls	r1, r3, #28
 801ee8a:	d502      	bpl.n	801ee92 <_puts_r+0x2e>
 801ee8c:	6923      	ldr	r3, [r4, #16]
 801ee8e:	2b00      	cmp	r3, #0
 801ee90:	d135      	bne.n	801eefe <_puts_r+0x9a>
 801ee92:	4621      	mov	r1, r4
 801ee94:	4628      	mov	r0, r5
 801ee96:	f000 f91d 	bl	801f0d4 <__swsetup_r>
 801ee9a:	b380      	cbz	r0, 801eefe <_puts_r+0x9a>
 801ee9c:	f04f 35ff 	mov.w	r5, #4294967295
 801eea0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801eea2:	07da      	lsls	r2, r3, #31
 801eea4:	d405      	bmi.n	801eeb2 <_puts_r+0x4e>
 801eea6:	89a3      	ldrh	r3, [r4, #12]
 801eea8:	059b      	lsls	r3, r3, #22
 801eeaa:	d402      	bmi.n	801eeb2 <_puts_r+0x4e>
 801eeac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801eeae:	f000 fb59 	bl	801f564 <__retarget_lock_release_recursive>
 801eeb2:	4628      	mov	r0, r5
 801eeb4:	bd70      	pop	{r4, r5, r6, pc}
 801eeb6:	2b00      	cmp	r3, #0
 801eeb8:	da04      	bge.n	801eec4 <_puts_r+0x60>
 801eeba:	69a2      	ldr	r2, [r4, #24]
 801eebc:	429a      	cmp	r2, r3
 801eebe:	dc17      	bgt.n	801eef0 <_puts_r+0x8c>
 801eec0:	290a      	cmp	r1, #10
 801eec2:	d015      	beq.n	801eef0 <_puts_r+0x8c>
 801eec4:	6823      	ldr	r3, [r4, #0]
 801eec6:	1c5a      	adds	r2, r3, #1
 801eec8:	6022      	str	r2, [r4, #0]
 801eeca:	7019      	strb	r1, [r3, #0]
 801eecc:	68a3      	ldr	r3, [r4, #8]
 801eece:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801eed2:	3b01      	subs	r3, #1
 801eed4:	60a3      	str	r3, [r4, #8]
 801eed6:	2900      	cmp	r1, #0
 801eed8:	d1ed      	bne.n	801eeb6 <_puts_r+0x52>
 801eeda:	2b00      	cmp	r3, #0
 801eedc:	da11      	bge.n	801ef02 <_puts_r+0x9e>
 801eede:	4622      	mov	r2, r4
 801eee0:	210a      	movs	r1, #10
 801eee2:	4628      	mov	r0, r5
 801eee4:	f000 f8b7 	bl	801f056 <__swbuf_r>
 801eee8:	3001      	adds	r0, #1
 801eeea:	d0d7      	beq.n	801ee9c <_puts_r+0x38>
 801eeec:	250a      	movs	r5, #10
 801eeee:	e7d7      	b.n	801eea0 <_puts_r+0x3c>
 801eef0:	4622      	mov	r2, r4
 801eef2:	4628      	mov	r0, r5
 801eef4:	f000 f8af 	bl	801f056 <__swbuf_r>
 801eef8:	3001      	adds	r0, #1
 801eefa:	d1e7      	bne.n	801eecc <_puts_r+0x68>
 801eefc:	e7ce      	b.n	801ee9c <_puts_r+0x38>
 801eefe:	3e01      	subs	r6, #1
 801ef00:	e7e4      	b.n	801eecc <_puts_r+0x68>
 801ef02:	6823      	ldr	r3, [r4, #0]
 801ef04:	1c5a      	adds	r2, r3, #1
 801ef06:	6022      	str	r2, [r4, #0]
 801ef08:	220a      	movs	r2, #10
 801ef0a:	701a      	strb	r2, [r3, #0]
 801ef0c:	e7ee      	b.n	801eeec <_puts_r+0x88>
	...

0801ef10 <puts>:
 801ef10:	4b02      	ldr	r3, [pc, #8]	@ (801ef1c <puts+0xc>)
 801ef12:	4601      	mov	r1, r0
 801ef14:	6818      	ldr	r0, [r3, #0]
 801ef16:	f7ff bfa5 	b.w	801ee64 <_puts_r>
 801ef1a:	bf00      	nop
 801ef1c:	20000044 	.word	0x20000044

0801ef20 <sniprintf>:
 801ef20:	b40c      	push	{r2, r3}
 801ef22:	b530      	push	{r4, r5, lr}
 801ef24:	4b18      	ldr	r3, [pc, #96]	@ (801ef88 <sniprintf+0x68>)
 801ef26:	1e0c      	subs	r4, r1, #0
 801ef28:	681d      	ldr	r5, [r3, #0]
 801ef2a:	b09d      	sub	sp, #116	@ 0x74
 801ef2c:	da08      	bge.n	801ef40 <sniprintf+0x20>
 801ef2e:	238b      	movs	r3, #139	@ 0x8b
 801ef30:	602b      	str	r3, [r5, #0]
 801ef32:	f04f 30ff 	mov.w	r0, #4294967295
 801ef36:	b01d      	add	sp, #116	@ 0x74
 801ef38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ef3c:	b002      	add	sp, #8
 801ef3e:	4770      	bx	lr
 801ef40:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ef44:	f8ad 3014 	strh.w	r3, [sp, #20]
 801ef48:	f04f 0300 	mov.w	r3, #0
 801ef4c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801ef4e:	bf14      	ite	ne
 801ef50:	f104 33ff 	addne.w	r3, r4, #4294967295
 801ef54:	4623      	moveq	r3, r4
 801ef56:	9304      	str	r3, [sp, #16]
 801ef58:	9307      	str	r3, [sp, #28]
 801ef5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ef5e:	9002      	str	r0, [sp, #8]
 801ef60:	9006      	str	r0, [sp, #24]
 801ef62:	f8ad 3016 	strh.w	r3, [sp, #22]
 801ef66:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801ef68:	ab21      	add	r3, sp, #132	@ 0x84
 801ef6a:	a902      	add	r1, sp, #8
 801ef6c:	4628      	mov	r0, r5
 801ef6e:	9301      	str	r3, [sp, #4]
 801ef70:	f000 fc82 	bl	801f878 <_svfiprintf_r>
 801ef74:	1c43      	adds	r3, r0, #1
 801ef76:	bfbc      	itt	lt
 801ef78:	238b      	movlt	r3, #139	@ 0x8b
 801ef7a:	602b      	strlt	r3, [r5, #0]
 801ef7c:	2c00      	cmp	r4, #0
 801ef7e:	d0da      	beq.n	801ef36 <sniprintf+0x16>
 801ef80:	9b02      	ldr	r3, [sp, #8]
 801ef82:	2200      	movs	r2, #0
 801ef84:	701a      	strb	r2, [r3, #0]
 801ef86:	e7d6      	b.n	801ef36 <sniprintf+0x16>
 801ef88:	20000044 	.word	0x20000044

0801ef8c <siprintf>:
 801ef8c:	b40e      	push	{r1, r2, r3}
 801ef8e:	b510      	push	{r4, lr}
 801ef90:	b09d      	sub	sp, #116	@ 0x74
 801ef92:	ab1f      	add	r3, sp, #124	@ 0x7c
 801ef94:	9002      	str	r0, [sp, #8]
 801ef96:	9006      	str	r0, [sp, #24]
 801ef98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801ef9c:	480a      	ldr	r0, [pc, #40]	@ (801efc8 <siprintf+0x3c>)
 801ef9e:	9107      	str	r1, [sp, #28]
 801efa0:	9104      	str	r1, [sp, #16]
 801efa2:	490a      	ldr	r1, [pc, #40]	@ (801efcc <siprintf+0x40>)
 801efa4:	f853 2b04 	ldr.w	r2, [r3], #4
 801efa8:	9105      	str	r1, [sp, #20]
 801efaa:	2400      	movs	r4, #0
 801efac:	a902      	add	r1, sp, #8
 801efae:	6800      	ldr	r0, [r0, #0]
 801efb0:	9301      	str	r3, [sp, #4]
 801efb2:	941b      	str	r4, [sp, #108]	@ 0x6c
 801efb4:	f000 fc60 	bl	801f878 <_svfiprintf_r>
 801efb8:	9b02      	ldr	r3, [sp, #8]
 801efba:	701c      	strb	r4, [r3, #0]
 801efbc:	b01d      	add	sp, #116	@ 0x74
 801efbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801efc2:	b003      	add	sp, #12
 801efc4:	4770      	bx	lr
 801efc6:	bf00      	nop
 801efc8:	20000044 	.word	0x20000044
 801efcc:	ffff0208 	.word	0xffff0208

0801efd0 <__sread>:
 801efd0:	b510      	push	{r4, lr}
 801efd2:	460c      	mov	r4, r1
 801efd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801efd8:	f000 fa7a 	bl	801f4d0 <_read_r>
 801efdc:	2800      	cmp	r0, #0
 801efde:	bfab      	itete	ge
 801efe0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801efe2:	89a3      	ldrhlt	r3, [r4, #12]
 801efe4:	181b      	addge	r3, r3, r0
 801efe6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801efea:	bfac      	ite	ge
 801efec:	6563      	strge	r3, [r4, #84]	@ 0x54
 801efee:	81a3      	strhlt	r3, [r4, #12]
 801eff0:	bd10      	pop	{r4, pc}

0801eff2 <__swrite>:
 801eff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eff6:	461f      	mov	r7, r3
 801eff8:	898b      	ldrh	r3, [r1, #12]
 801effa:	05db      	lsls	r3, r3, #23
 801effc:	4605      	mov	r5, r0
 801effe:	460c      	mov	r4, r1
 801f000:	4616      	mov	r6, r2
 801f002:	d505      	bpl.n	801f010 <__swrite+0x1e>
 801f004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f008:	2302      	movs	r3, #2
 801f00a:	2200      	movs	r2, #0
 801f00c:	f000 fa4e 	bl	801f4ac <_lseek_r>
 801f010:	89a3      	ldrh	r3, [r4, #12]
 801f012:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f016:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801f01a:	81a3      	strh	r3, [r4, #12]
 801f01c:	4632      	mov	r2, r6
 801f01e:	463b      	mov	r3, r7
 801f020:	4628      	mov	r0, r5
 801f022:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f026:	f000 ba65 	b.w	801f4f4 <_write_r>

0801f02a <__sseek>:
 801f02a:	b510      	push	{r4, lr}
 801f02c:	460c      	mov	r4, r1
 801f02e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f032:	f000 fa3b 	bl	801f4ac <_lseek_r>
 801f036:	1c43      	adds	r3, r0, #1
 801f038:	89a3      	ldrh	r3, [r4, #12]
 801f03a:	bf15      	itete	ne
 801f03c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801f03e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801f042:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801f046:	81a3      	strheq	r3, [r4, #12]
 801f048:	bf18      	it	ne
 801f04a:	81a3      	strhne	r3, [r4, #12]
 801f04c:	bd10      	pop	{r4, pc}

0801f04e <__sclose>:
 801f04e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f052:	f000 b9bd 	b.w	801f3d0 <_close_r>

0801f056 <__swbuf_r>:
 801f056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f058:	460e      	mov	r6, r1
 801f05a:	4614      	mov	r4, r2
 801f05c:	4605      	mov	r5, r0
 801f05e:	b118      	cbz	r0, 801f068 <__swbuf_r+0x12>
 801f060:	6a03      	ldr	r3, [r0, #32]
 801f062:	b90b      	cbnz	r3, 801f068 <__swbuf_r+0x12>
 801f064:	f7ff feb6 	bl	801edd4 <__sinit>
 801f068:	69a3      	ldr	r3, [r4, #24]
 801f06a:	60a3      	str	r3, [r4, #8]
 801f06c:	89a3      	ldrh	r3, [r4, #12]
 801f06e:	071a      	lsls	r2, r3, #28
 801f070:	d501      	bpl.n	801f076 <__swbuf_r+0x20>
 801f072:	6923      	ldr	r3, [r4, #16]
 801f074:	b943      	cbnz	r3, 801f088 <__swbuf_r+0x32>
 801f076:	4621      	mov	r1, r4
 801f078:	4628      	mov	r0, r5
 801f07a:	f000 f82b 	bl	801f0d4 <__swsetup_r>
 801f07e:	b118      	cbz	r0, 801f088 <__swbuf_r+0x32>
 801f080:	f04f 37ff 	mov.w	r7, #4294967295
 801f084:	4638      	mov	r0, r7
 801f086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f088:	6823      	ldr	r3, [r4, #0]
 801f08a:	6922      	ldr	r2, [r4, #16]
 801f08c:	1a98      	subs	r0, r3, r2
 801f08e:	6963      	ldr	r3, [r4, #20]
 801f090:	b2f6      	uxtb	r6, r6
 801f092:	4283      	cmp	r3, r0
 801f094:	4637      	mov	r7, r6
 801f096:	dc05      	bgt.n	801f0a4 <__swbuf_r+0x4e>
 801f098:	4621      	mov	r1, r4
 801f09a:	4628      	mov	r0, r5
 801f09c:	f001 f83a 	bl	8020114 <_fflush_r>
 801f0a0:	2800      	cmp	r0, #0
 801f0a2:	d1ed      	bne.n	801f080 <__swbuf_r+0x2a>
 801f0a4:	68a3      	ldr	r3, [r4, #8]
 801f0a6:	3b01      	subs	r3, #1
 801f0a8:	60a3      	str	r3, [r4, #8]
 801f0aa:	6823      	ldr	r3, [r4, #0]
 801f0ac:	1c5a      	adds	r2, r3, #1
 801f0ae:	6022      	str	r2, [r4, #0]
 801f0b0:	701e      	strb	r6, [r3, #0]
 801f0b2:	6962      	ldr	r2, [r4, #20]
 801f0b4:	1c43      	adds	r3, r0, #1
 801f0b6:	429a      	cmp	r2, r3
 801f0b8:	d004      	beq.n	801f0c4 <__swbuf_r+0x6e>
 801f0ba:	89a3      	ldrh	r3, [r4, #12]
 801f0bc:	07db      	lsls	r3, r3, #31
 801f0be:	d5e1      	bpl.n	801f084 <__swbuf_r+0x2e>
 801f0c0:	2e0a      	cmp	r6, #10
 801f0c2:	d1df      	bne.n	801f084 <__swbuf_r+0x2e>
 801f0c4:	4621      	mov	r1, r4
 801f0c6:	4628      	mov	r0, r5
 801f0c8:	f001 f824 	bl	8020114 <_fflush_r>
 801f0cc:	2800      	cmp	r0, #0
 801f0ce:	d0d9      	beq.n	801f084 <__swbuf_r+0x2e>
 801f0d0:	e7d6      	b.n	801f080 <__swbuf_r+0x2a>
	...

0801f0d4 <__swsetup_r>:
 801f0d4:	b538      	push	{r3, r4, r5, lr}
 801f0d6:	4b29      	ldr	r3, [pc, #164]	@ (801f17c <__swsetup_r+0xa8>)
 801f0d8:	4605      	mov	r5, r0
 801f0da:	6818      	ldr	r0, [r3, #0]
 801f0dc:	460c      	mov	r4, r1
 801f0de:	b118      	cbz	r0, 801f0e8 <__swsetup_r+0x14>
 801f0e0:	6a03      	ldr	r3, [r0, #32]
 801f0e2:	b90b      	cbnz	r3, 801f0e8 <__swsetup_r+0x14>
 801f0e4:	f7ff fe76 	bl	801edd4 <__sinit>
 801f0e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f0ec:	0719      	lsls	r1, r3, #28
 801f0ee:	d422      	bmi.n	801f136 <__swsetup_r+0x62>
 801f0f0:	06da      	lsls	r2, r3, #27
 801f0f2:	d407      	bmi.n	801f104 <__swsetup_r+0x30>
 801f0f4:	2209      	movs	r2, #9
 801f0f6:	602a      	str	r2, [r5, #0]
 801f0f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f0fc:	81a3      	strh	r3, [r4, #12]
 801f0fe:	f04f 30ff 	mov.w	r0, #4294967295
 801f102:	e033      	b.n	801f16c <__swsetup_r+0x98>
 801f104:	0758      	lsls	r0, r3, #29
 801f106:	d512      	bpl.n	801f12e <__swsetup_r+0x5a>
 801f108:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f10a:	b141      	cbz	r1, 801f11e <__swsetup_r+0x4a>
 801f10c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f110:	4299      	cmp	r1, r3
 801f112:	d002      	beq.n	801f11a <__swsetup_r+0x46>
 801f114:	4628      	mov	r0, r5
 801f116:	f000 fa53 	bl	801f5c0 <_free_r>
 801f11a:	2300      	movs	r3, #0
 801f11c:	6363      	str	r3, [r4, #52]	@ 0x34
 801f11e:	89a3      	ldrh	r3, [r4, #12]
 801f120:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801f124:	81a3      	strh	r3, [r4, #12]
 801f126:	2300      	movs	r3, #0
 801f128:	6063      	str	r3, [r4, #4]
 801f12a:	6923      	ldr	r3, [r4, #16]
 801f12c:	6023      	str	r3, [r4, #0]
 801f12e:	89a3      	ldrh	r3, [r4, #12]
 801f130:	f043 0308 	orr.w	r3, r3, #8
 801f134:	81a3      	strh	r3, [r4, #12]
 801f136:	6923      	ldr	r3, [r4, #16]
 801f138:	b94b      	cbnz	r3, 801f14e <__swsetup_r+0x7a>
 801f13a:	89a3      	ldrh	r3, [r4, #12]
 801f13c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801f140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801f144:	d003      	beq.n	801f14e <__swsetup_r+0x7a>
 801f146:	4621      	mov	r1, r4
 801f148:	4628      	mov	r0, r5
 801f14a:	f001 f843 	bl	80201d4 <__smakebuf_r>
 801f14e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f152:	f013 0201 	ands.w	r2, r3, #1
 801f156:	d00a      	beq.n	801f16e <__swsetup_r+0x9a>
 801f158:	2200      	movs	r2, #0
 801f15a:	60a2      	str	r2, [r4, #8]
 801f15c:	6962      	ldr	r2, [r4, #20]
 801f15e:	4252      	negs	r2, r2
 801f160:	61a2      	str	r2, [r4, #24]
 801f162:	6922      	ldr	r2, [r4, #16]
 801f164:	b942      	cbnz	r2, 801f178 <__swsetup_r+0xa4>
 801f166:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f16a:	d1c5      	bne.n	801f0f8 <__swsetup_r+0x24>
 801f16c:	bd38      	pop	{r3, r4, r5, pc}
 801f16e:	0799      	lsls	r1, r3, #30
 801f170:	bf58      	it	pl
 801f172:	6962      	ldrpl	r2, [r4, #20]
 801f174:	60a2      	str	r2, [r4, #8]
 801f176:	e7f4      	b.n	801f162 <__swsetup_r+0x8e>
 801f178:	2000      	movs	r0, #0
 801f17a:	e7f7      	b.n	801f16c <__swsetup_r+0x98>
 801f17c:	20000044 	.word	0x20000044

0801f180 <memcmp>:
 801f180:	b510      	push	{r4, lr}
 801f182:	3901      	subs	r1, #1
 801f184:	4402      	add	r2, r0
 801f186:	4290      	cmp	r0, r2
 801f188:	d101      	bne.n	801f18e <memcmp+0xe>
 801f18a:	2000      	movs	r0, #0
 801f18c:	e005      	b.n	801f19a <memcmp+0x1a>
 801f18e:	7803      	ldrb	r3, [r0, #0]
 801f190:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801f194:	42a3      	cmp	r3, r4
 801f196:	d001      	beq.n	801f19c <memcmp+0x1c>
 801f198:	1b18      	subs	r0, r3, r4
 801f19a:	bd10      	pop	{r4, pc}
 801f19c:	3001      	adds	r0, #1
 801f19e:	e7f2      	b.n	801f186 <memcmp+0x6>

0801f1a0 <memmove>:
 801f1a0:	4288      	cmp	r0, r1
 801f1a2:	b510      	push	{r4, lr}
 801f1a4:	eb01 0402 	add.w	r4, r1, r2
 801f1a8:	d902      	bls.n	801f1b0 <memmove+0x10>
 801f1aa:	4284      	cmp	r4, r0
 801f1ac:	4623      	mov	r3, r4
 801f1ae:	d807      	bhi.n	801f1c0 <memmove+0x20>
 801f1b0:	1e43      	subs	r3, r0, #1
 801f1b2:	42a1      	cmp	r1, r4
 801f1b4:	d008      	beq.n	801f1c8 <memmove+0x28>
 801f1b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801f1ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 801f1be:	e7f8      	b.n	801f1b2 <memmove+0x12>
 801f1c0:	4402      	add	r2, r0
 801f1c2:	4601      	mov	r1, r0
 801f1c4:	428a      	cmp	r2, r1
 801f1c6:	d100      	bne.n	801f1ca <memmove+0x2a>
 801f1c8:	bd10      	pop	{r4, pc}
 801f1ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801f1ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801f1d2:	e7f7      	b.n	801f1c4 <memmove+0x24>

0801f1d4 <memset>:
 801f1d4:	4402      	add	r2, r0
 801f1d6:	4603      	mov	r3, r0
 801f1d8:	4293      	cmp	r3, r2
 801f1da:	d100      	bne.n	801f1de <memset+0xa>
 801f1dc:	4770      	bx	lr
 801f1de:	f803 1b01 	strb.w	r1, [r3], #1
 801f1e2:	e7f9      	b.n	801f1d8 <memset+0x4>

0801f1e4 <strcasecmp>:
 801f1e4:	b530      	push	{r4, r5, lr}
 801f1e6:	4d0c      	ldr	r5, [pc, #48]	@ (801f218 <strcasecmp+0x34>)
 801f1e8:	4602      	mov	r2, r0
 801f1ea:	f812 3b01 	ldrb.w	r3, [r2], #1
 801f1ee:	5ce8      	ldrb	r0, [r5, r3]
 801f1f0:	f000 0003 	and.w	r0, r0, #3
 801f1f4:	2801      	cmp	r0, #1
 801f1f6:	f811 0b01 	ldrb.w	r0, [r1], #1
 801f1fa:	5c2c      	ldrb	r4, [r5, r0]
 801f1fc:	f004 0403 	and.w	r4, r4, #3
 801f200:	bf08      	it	eq
 801f202:	3320      	addeq	r3, #32
 801f204:	2c01      	cmp	r4, #1
 801f206:	bf08      	it	eq
 801f208:	3020      	addeq	r0, #32
 801f20a:	1a1b      	subs	r3, r3, r0
 801f20c:	d102      	bne.n	801f214 <strcasecmp+0x30>
 801f20e:	2800      	cmp	r0, #0
 801f210:	d1eb      	bne.n	801f1ea <strcasecmp+0x6>
 801f212:	bd30      	pop	{r4, r5, pc}
 801f214:	4618      	mov	r0, r3
 801f216:	e7fc      	b.n	801f212 <strcasecmp+0x2e>
 801f218:	0802396d 	.word	0x0802396d

0801f21c <strrchr>:
 801f21c:	b538      	push	{r3, r4, r5, lr}
 801f21e:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 801f222:	4603      	mov	r3, r0
 801f224:	d10e      	bne.n	801f244 <strrchr+0x28>
 801f226:	4621      	mov	r1, r4
 801f228:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f22c:	f001 b80e 	b.w	802024c <strchr>
 801f230:	1c43      	adds	r3, r0, #1
 801f232:	4605      	mov	r5, r0
 801f234:	4621      	mov	r1, r4
 801f236:	4618      	mov	r0, r3
 801f238:	f001 f808 	bl	802024c <strchr>
 801f23c:	2800      	cmp	r0, #0
 801f23e:	d1f7      	bne.n	801f230 <strrchr+0x14>
 801f240:	4628      	mov	r0, r5
 801f242:	bd38      	pop	{r3, r4, r5, pc}
 801f244:	2500      	movs	r5, #0
 801f246:	e7f5      	b.n	801f234 <strrchr+0x18>

0801f248 <gmtime>:
 801f248:	b538      	push	{r3, r4, r5, lr}
 801f24a:	4b0b      	ldr	r3, [pc, #44]	@ (801f278 <gmtime+0x30>)
 801f24c:	681d      	ldr	r5, [r3, #0]
 801f24e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 801f250:	4604      	mov	r4, r0
 801f252:	b953      	cbnz	r3, 801f26a <gmtime+0x22>
 801f254:	2024      	movs	r0, #36	@ 0x24
 801f256:	f000 f9fd 	bl	801f654 <malloc>
 801f25a:	4602      	mov	r2, r0
 801f25c:	6368      	str	r0, [r5, #52]	@ 0x34
 801f25e:	b920      	cbnz	r0, 801f26a <gmtime+0x22>
 801f260:	4b06      	ldr	r3, [pc, #24]	@ (801f27c <gmtime+0x34>)
 801f262:	4807      	ldr	r0, [pc, #28]	@ (801f280 <gmtime+0x38>)
 801f264:	213d      	movs	r1, #61	@ 0x3d
 801f266:	f000 f98d 	bl	801f584 <__assert_func>
 801f26a:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 801f26c:	4620      	mov	r0, r4
 801f26e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f272:	f000 b807 	b.w	801f284 <gmtime_r>
 801f276:	bf00      	nop
 801f278:	20000044 	.word	0x20000044
 801f27c:	08023836 	.word	0x08023836
 801f280:	080238a5 	.word	0x080238a5

0801f284 <gmtime_r>:
 801f284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f288:	4a4d      	ldr	r2, [pc, #308]	@ (801f3c0 <gmtime_r+0x13c>)
 801f28a:	460c      	mov	r4, r1
 801f28c:	2300      	movs	r3, #0
 801f28e:	e9d0 0100 	ldrd	r0, r1, [r0]
 801f292:	f7e0 ffed 	bl	8000270 <__aeabi_ldivmod>
 801f296:	2a00      	cmp	r2, #0
 801f298:	bfbc      	itt	lt
 801f29a:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 801f29e:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 801f2a2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 801f2a6:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 801f2aa:	fbb2 f3f1 	udiv	r3, r2, r1
 801f2ae:	fb01 2213 	mls	r2, r1, r3, r2
 801f2b2:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 801f2b6:	bfac      	ite	ge
 801f2b8:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 801f2bc:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 801f2c0:	60a3      	str	r3, [r4, #8]
 801f2c2:	fbb2 f3f1 	udiv	r3, r2, r1
 801f2c6:	fb01 2213 	mls	r2, r1, r3, r2
 801f2ca:	6063      	str	r3, [r4, #4]
 801f2cc:	6022      	str	r2, [r4, #0]
 801f2ce:	1cc3      	adds	r3, r0, #3
 801f2d0:	2207      	movs	r2, #7
 801f2d2:	fb93 f2f2 	sdiv	r2, r3, r2
 801f2d6:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801f2da:	1a9b      	subs	r3, r3, r2
 801f2dc:	4939      	ldr	r1, [pc, #228]	@ (801f3c4 <gmtime_r+0x140>)
 801f2de:	d555      	bpl.n	801f38c <gmtime_r+0x108>
 801f2e0:	3307      	adds	r3, #7
 801f2e2:	61a3      	str	r3, [r4, #24]
 801f2e4:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 801f2e8:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 801f2ec:	fb93 f1f1 	sdiv	r1, r3, r1
 801f2f0:	4b35      	ldr	r3, [pc, #212]	@ (801f3c8 <gmtime_r+0x144>)
 801f2f2:	fb03 0001 	mla	r0, r3, r1, r0
 801f2f6:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 801f2fa:	fbb0 f3f3 	udiv	r3, r0, r3
 801f2fe:	4403      	add	r3, r0
 801f300:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 801f304:	fbb0 f2fc 	udiv	r2, r0, ip
 801f308:	1a9b      	subs	r3, r3, r2
 801f30a:	f240 176d 	movw	r7, #365	@ 0x16d
 801f30e:	4a2f      	ldr	r2, [pc, #188]	@ (801f3cc <gmtime_r+0x148>)
 801f310:	fbb0 f2f2 	udiv	r2, r0, r2
 801f314:	2664      	movs	r6, #100	@ 0x64
 801f316:	1a9b      	subs	r3, r3, r2
 801f318:	fbb3 f2f7 	udiv	r2, r3, r7
 801f31c:	fbb3 f3fc 	udiv	r3, r3, ip
 801f320:	fbb2 f5f6 	udiv	r5, r2, r6
 801f324:	1aeb      	subs	r3, r5, r3
 801f326:	4403      	add	r3, r0
 801f328:	fb07 3312 	mls	r3, r7, r2, r3
 801f32c:	2099      	movs	r0, #153	@ 0x99
 801f32e:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 801f332:	3702      	adds	r7, #2
 801f334:	f103 0e01 	add.w	lr, r3, #1
 801f338:	fbb7 fcf0 	udiv	ip, r7, r0
 801f33c:	fb00 f00c 	mul.w	r0, r0, ip
 801f340:	3002      	adds	r0, #2
 801f342:	f04f 0805 	mov.w	r8, #5
 801f346:	fbb0 f0f8 	udiv	r0, r0, r8
 801f34a:	ebae 0000 	sub.w	r0, lr, r0
 801f34e:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 801f352:	4577      	cmp	r7, lr
 801f354:	bf8c      	ite	hi
 801f356:	f06f 0709 	mvnhi.w	r7, #9
 801f35a:	2702      	movls	r7, #2
 801f35c:	4467      	add	r7, ip
 801f35e:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 801f362:	fb0c 2101 	mla	r1, ip, r1, r2
 801f366:	2f01      	cmp	r7, #1
 801f368:	bf98      	it	ls
 801f36a:	3101      	addls	r1, #1
 801f36c:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 801f370:	d312      	bcc.n	801f398 <gmtime_r+0x114>
 801f372:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801f376:	61e3      	str	r3, [r4, #28]
 801f378:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 801f37c:	2300      	movs	r3, #0
 801f37e:	60e0      	str	r0, [r4, #12]
 801f380:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801f384:	6223      	str	r3, [r4, #32]
 801f386:	4620      	mov	r0, r4
 801f388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f38c:	2800      	cmp	r0, #0
 801f38e:	61a3      	str	r3, [r4, #24]
 801f390:	dba8      	blt.n	801f2e4 <gmtime_r+0x60>
 801f392:	fb90 f1f1 	sdiv	r1, r0, r1
 801f396:	e7ab      	b.n	801f2f0 <gmtime_r+0x6c>
 801f398:	f012 0f03 	tst.w	r2, #3
 801f39c:	d102      	bne.n	801f3a4 <gmtime_r+0x120>
 801f39e:	fb06 2515 	mls	r5, r6, r5, r2
 801f3a2:	b95d      	cbnz	r5, 801f3bc <gmtime_r+0x138>
 801f3a4:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 801f3a8:	fbb2 f6f5 	udiv	r6, r2, r5
 801f3ac:	fb05 2216 	mls	r2, r5, r6, r2
 801f3b0:	fab2 f282 	clz	r2, r2
 801f3b4:	0952      	lsrs	r2, r2, #5
 801f3b6:	333b      	adds	r3, #59	@ 0x3b
 801f3b8:	4413      	add	r3, r2
 801f3ba:	e7dc      	b.n	801f376 <gmtime_r+0xf2>
 801f3bc:	2201      	movs	r2, #1
 801f3be:	e7fa      	b.n	801f3b6 <gmtime_r+0x132>
 801f3c0:	00015180 	.word	0x00015180
 801f3c4:	00023ab1 	.word	0x00023ab1
 801f3c8:	fffdc54f 	.word	0xfffdc54f
 801f3cc:	00023ab0 	.word	0x00023ab0

0801f3d0 <_close_r>:
 801f3d0:	b538      	push	{r3, r4, r5, lr}
 801f3d2:	4d06      	ldr	r5, [pc, #24]	@ (801f3ec <_close_r+0x1c>)
 801f3d4:	2300      	movs	r3, #0
 801f3d6:	4604      	mov	r4, r0
 801f3d8:	4608      	mov	r0, r1
 801f3da:	602b      	str	r3, [r5, #0]
 801f3dc:	f7e4 f89c 	bl	8003518 <_close>
 801f3e0:	1c43      	adds	r3, r0, #1
 801f3e2:	d102      	bne.n	801f3ea <_close_r+0x1a>
 801f3e4:	682b      	ldr	r3, [r5, #0]
 801f3e6:	b103      	cbz	r3, 801f3ea <_close_r+0x1a>
 801f3e8:	6023      	str	r3, [r4, #0]
 801f3ea:	bd38      	pop	{r3, r4, r5, pc}
 801f3ec:	200133e8 	.word	0x200133e8

0801f3f0 <_reclaim_reent>:
 801f3f0:	4b2d      	ldr	r3, [pc, #180]	@ (801f4a8 <_reclaim_reent+0xb8>)
 801f3f2:	681b      	ldr	r3, [r3, #0]
 801f3f4:	4283      	cmp	r3, r0
 801f3f6:	b570      	push	{r4, r5, r6, lr}
 801f3f8:	4604      	mov	r4, r0
 801f3fa:	d053      	beq.n	801f4a4 <_reclaim_reent+0xb4>
 801f3fc:	69c3      	ldr	r3, [r0, #28]
 801f3fe:	b31b      	cbz	r3, 801f448 <_reclaim_reent+0x58>
 801f400:	68db      	ldr	r3, [r3, #12]
 801f402:	b163      	cbz	r3, 801f41e <_reclaim_reent+0x2e>
 801f404:	2500      	movs	r5, #0
 801f406:	69e3      	ldr	r3, [r4, #28]
 801f408:	68db      	ldr	r3, [r3, #12]
 801f40a:	5959      	ldr	r1, [r3, r5]
 801f40c:	b9b1      	cbnz	r1, 801f43c <_reclaim_reent+0x4c>
 801f40e:	3504      	adds	r5, #4
 801f410:	2d80      	cmp	r5, #128	@ 0x80
 801f412:	d1f8      	bne.n	801f406 <_reclaim_reent+0x16>
 801f414:	69e3      	ldr	r3, [r4, #28]
 801f416:	4620      	mov	r0, r4
 801f418:	68d9      	ldr	r1, [r3, #12]
 801f41a:	f000 f8d1 	bl	801f5c0 <_free_r>
 801f41e:	69e3      	ldr	r3, [r4, #28]
 801f420:	6819      	ldr	r1, [r3, #0]
 801f422:	b111      	cbz	r1, 801f42a <_reclaim_reent+0x3a>
 801f424:	4620      	mov	r0, r4
 801f426:	f000 f8cb 	bl	801f5c0 <_free_r>
 801f42a:	69e3      	ldr	r3, [r4, #28]
 801f42c:	689d      	ldr	r5, [r3, #8]
 801f42e:	b15d      	cbz	r5, 801f448 <_reclaim_reent+0x58>
 801f430:	4629      	mov	r1, r5
 801f432:	4620      	mov	r0, r4
 801f434:	682d      	ldr	r5, [r5, #0]
 801f436:	f000 f8c3 	bl	801f5c0 <_free_r>
 801f43a:	e7f8      	b.n	801f42e <_reclaim_reent+0x3e>
 801f43c:	680e      	ldr	r6, [r1, #0]
 801f43e:	4620      	mov	r0, r4
 801f440:	f000 f8be 	bl	801f5c0 <_free_r>
 801f444:	4631      	mov	r1, r6
 801f446:	e7e1      	b.n	801f40c <_reclaim_reent+0x1c>
 801f448:	6961      	ldr	r1, [r4, #20]
 801f44a:	b111      	cbz	r1, 801f452 <_reclaim_reent+0x62>
 801f44c:	4620      	mov	r0, r4
 801f44e:	f000 f8b7 	bl	801f5c0 <_free_r>
 801f452:	69e1      	ldr	r1, [r4, #28]
 801f454:	b111      	cbz	r1, 801f45c <_reclaim_reent+0x6c>
 801f456:	4620      	mov	r0, r4
 801f458:	f000 f8b2 	bl	801f5c0 <_free_r>
 801f45c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801f45e:	b111      	cbz	r1, 801f466 <_reclaim_reent+0x76>
 801f460:	4620      	mov	r0, r4
 801f462:	f000 f8ad 	bl	801f5c0 <_free_r>
 801f466:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801f468:	b111      	cbz	r1, 801f470 <_reclaim_reent+0x80>
 801f46a:	4620      	mov	r0, r4
 801f46c:	f000 f8a8 	bl	801f5c0 <_free_r>
 801f470:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801f472:	b111      	cbz	r1, 801f47a <_reclaim_reent+0x8a>
 801f474:	4620      	mov	r0, r4
 801f476:	f000 f8a3 	bl	801f5c0 <_free_r>
 801f47a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801f47c:	b111      	cbz	r1, 801f484 <_reclaim_reent+0x94>
 801f47e:	4620      	mov	r0, r4
 801f480:	f000 f89e 	bl	801f5c0 <_free_r>
 801f484:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801f486:	b111      	cbz	r1, 801f48e <_reclaim_reent+0x9e>
 801f488:	4620      	mov	r0, r4
 801f48a:	f000 f899 	bl	801f5c0 <_free_r>
 801f48e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801f490:	b111      	cbz	r1, 801f498 <_reclaim_reent+0xa8>
 801f492:	4620      	mov	r0, r4
 801f494:	f000 f894 	bl	801f5c0 <_free_r>
 801f498:	6a23      	ldr	r3, [r4, #32]
 801f49a:	b11b      	cbz	r3, 801f4a4 <_reclaim_reent+0xb4>
 801f49c:	4620      	mov	r0, r4
 801f49e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801f4a2:	4718      	bx	r3
 801f4a4:	bd70      	pop	{r4, r5, r6, pc}
 801f4a6:	bf00      	nop
 801f4a8:	20000044 	.word	0x20000044

0801f4ac <_lseek_r>:
 801f4ac:	b538      	push	{r3, r4, r5, lr}
 801f4ae:	4d07      	ldr	r5, [pc, #28]	@ (801f4cc <_lseek_r+0x20>)
 801f4b0:	4604      	mov	r4, r0
 801f4b2:	4608      	mov	r0, r1
 801f4b4:	4611      	mov	r1, r2
 801f4b6:	2200      	movs	r2, #0
 801f4b8:	602a      	str	r2, [r5, #0]
 801f4ba:	461a      	mov	r2, r3
 801f4bc:	f7e4 f853 	bl	8003566 <_lseek>
 801f4c0:	1c43      	adds	r3, r0, #1
 801f4c2:	d102      	bne.n	801f4ca <_lseek_r+0x1e>
 801f4c4:	682b      	ldr	r3, [r5, #0]
 801f4c6:	b103      	cbz	r3, 801f4ca <_lseek_r+0x1e>
 801f4c8:	6023      	str	r3, [r4, #0]
 801f4ca:	bd38      	pop	{r3, r4, r5, pc}
 801f4cc:	200133e8 	.word	0x200133e8

0801f4d0 <_read_r>:
 801f4d0:	b538      	push	{r3, r4, r5, lr}
 801f4d2:	4d07      	ldr	r5, [pc, #28]	@ (801f4f0 <_read_r+0x20>)
 801f4d4:	4604      	mov	r4, r0
 801f4d6:	4608      	mov	r0, r1
 801f4d8:	4611      	mov	r1, r2
 801f4da:	2200      	movs	r2, #0
 801f4dc:	602a      	str	r2, [r5, #0]
 801f4de:	461a      	mov	r2, r3
 801f4e0:	f7e3 fffd 	bl	80034de <_read>
 801f4e4:	1c43      	adds	r3, r0, #1
 801f4e6:	d102      	bne.n	801f4ee <_read_r+0x1e>
 801f4e8:	682b      	ldr	r3, [r5, #0]
 801f4ea:	b103      	cbz	r3, 801f4ee <_read_r+0x1e>
 801f4ec:	6023      	str	r3, [r4, #0]
 801f4ee:	bd38      	pop	{r3, r4, r5, pc}
 801f4f0:	200133e8 	.word	0x200133e8

0801f4f4 <_write_r>:
 801f4f4:	b538      	push	{r3, r4, r5, lr}
 801f4f6:	4d07      	ldr	r5, [pc, #28]	@ (801f514 <_write_r+0x20>)
 801f4f8:	4604      	mov	r4, r0
 801f4fa:	4608      	mov	r0, r1
 801f4fc:	4611      	mov	r1, r2
 801f4fe:	2200      	movs	r2, #0
 801f500:	602a      	str	r2, [r5, #0]
 801f502:	461a      	mov	r2, r3
 801f504:	f7e3 fb96 	bl	8002c34 <_write>
 801f508:	1c43      	adds	r3, r0, #1
 801f50a:	d102      	bne.n	801f512 <_write_r+0x1e>
 801f50c:	682b      	ldr	r3, [r5, #0]
 801f50e:	b103      	cbz	r3, 801f512 <_write_r+0x1e>
 801f510:	6023      	str	r3, [r4, #0]
 801f512:	bd38      	pop	{r3, r4, r5, pc}
 801f514:	200133e8 	.word	0x200133e8

0801f518 <__libc_init_array>:
 801f518:	b570      	push	{r4, r5, r6, lr}
 801f51a:	4d0d      	ldr	r5, [pc, #52]	@ (801f550 <__libc_init_array+0x38>)
 801f51c:	4c0d      	ldr	r4, [pc, #52]	@ (801f554 <__libc_init_array+0x3c>)
 801f51e:	1b64      	subs	r4, r4, r5
 801f520:	10a4      	asrs	r4, r4, #2
 801f522:	2600      	movs	r6, #0
 801f524:	42a6      	cmp	r6, r4
 801f526:	d109      	bne.n	801f53c <__libc_init_array+0x24>
 801f528:	4d0b      	ldr	r5, [pc, #44]	@ (801f558 <__libc_init_array+0x40>)
 801f52a:	4c0c      	ldr	r4, [pc, #48]	@ (801f55c <__libc_init_array+0x44>)
 801f52c:	f000 ff50 	bl	80203d0 <_init>
 801f530:	1b64      	subs	r4, r4, r5
 801f532:	10a4      	asrs	r4, r4, #2
 801f534:	2600      	movs	r6, #0
 801f536:	42a6      	cmp	r6, r4
 801f538:	d105      	bne.n	801f546 <__libc_init_array+0x2e>
 801f53a:	bd70      	pop	{r4, r5, r6, pc}
 801f53c:	f855 3b04 	ldr.w	r3, [r5], #4
 801f540:	4798      	blx	r3
 801f542:	3601      	adds	r6, #1
 801f544:	e7ee      	b.n	801f524 <__libc_init_array+0xc>
 801f546:	f855 3b04 	ldr.w	r3, [r5], #4
 801f54a:	4798      	blx	r3
 801f54c:	3601      	adds	r6, #1
 801f54e:	e7f2      	b.n	801f536 <__libc_init_array+0x1e>
 801f550:	08023a78 	.word	0x08023a78
 801f554:	08023a78 	.word	0x08023a78
 801f558:	08023a78 	.word	0x08023a78
 801f55c:	08023a7c 	.word	0x08023a7c

0801f560 <__retarget_lock_init_recursive>:
 801f560:	4770      	bx	lr

0801f562 <__retarget_lock_acquire_recursive>:
 801f562:	4770      	bx	lr

0801f564 <__retarget_lock_release_recursive>:
 801f564:	4770      	bx	lr

0801f566 <memcpy>:
 801f566:	440a      	add	r2, r1
 801f568:	4291      	cmp	r1, r2
 801f56a:	f100 33ff 	add.w	r3, r0, #4294967295
 801f56e:	d100      	bne.n	801f572 <memcpy+0xc>
 801f570:	4770      	bx	lr
 801f572:	b510      	push	{r4, lr}
 801f574:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f578:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f57c:	4291      	cmp	r1, r2
 801f57e:	d1f9      	bne.n	801f574 <memcpy+0xe>
 801f580:	bd10      	pop	{r4, pc}
	...

0801f584 <__assert_func>:
 801f584:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801f586:	4614      	mov	r4, r2
 801f588:	461a      	mov	r2, r3
 801f58a:	4b09      	ldr	r3, [pc, #36]	@ (801f5b0 <__assert_func+0x2c>)
 801f58c:	681b      	ldr	r3, [r3, #0]
 801f58e:	4605      	mov	r5, r0
 801f590:	68d8      	ldr	r0, [r3, #12]
 801f592:	b14c      	cbz	r4, 801f5a8 <__assert_func+0x24>
 801f594:	4b07      	ldr	r3, [pc, #28]	@ (801f5b4 <__assert_func+0x30>)
 801f596:	9100      	str	r1, [sp, #0]
 801f598:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801f59c:	4906      	ldr	r1, [pc, #24]	@ (801f5b8 <__assert_func+0x34>)
 801f59e:	462b      	mov	r3, r5
 801f5a0:	f000 fde0 	bl	8020164 <fiprintf>
 801f5a4:	f000 fe92 	bl	80202cc <abort>
 801f5a8:	4b04      	ldr	r3, [pc, #16]	@ (801f5bc <__assert_func+0x38>)
 801f5aa:	461c      	mov	r4, r3
 801f5ac:	e7f3      	b.n	801f596 <__assert_func+0x12>
 801f5ae:	bf00      	nop
 801f5b0:	20000044 	.word	0x20000044
 801f5b4:	080238fd 	.word	0x080238fd
 801f5b8:	0802390a 	.word	0x0802390a
 801f5bc:	08023938 	.word	0x08023938

0801f5c0 <_free_r>:
 801f5c0:	b538      	push	{r3, r4, r5, lr}
 801f5c2:	4605      	mov	r5, r0
 801f5c4:	2900      	cmp	r1, #0
 801f5c6:	d041      	beq.n	801f64c <_free_r+0x8c>
 801f5c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f5cc:	1f0c      	subs	r4, r1, #4
 801f5ce:	2b00      	cmp	r3, #0
 801f5d0:	bfb8      	it	lt
 801f5d2:	18e4      	addlt	r4, r4, r3
 801f5d4:	f000 f8e8 	bl	801f7a8 <__malloc_lock>
 801f5d8:	4a1d      	ldr	r2, [pc, #116]	@ (801f650 <_free_r+0x90>)
 801f5da:	6813      	ldr	r3, [r2, #0]
 801f5dc:	b933      	cbnz	r3, 801f5ec <_free_r+0x2c>
 801f5de:	6063      	str	r3, [r4, #4]
 801f5e0:	6014      	str	r4, [r2, #0]
 801f5e2:	4628      	mov	r0, r5
 801f5e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f5e8:	f000 b8e4 	b.w	801f7b4 <__malloc_unlock>
 801f5ec:	42a3      	cmp	r3, r4
 801f5ee:	d908      	bls.n	801f602 <_free_r+0x42>
 801f5f0:	6820      	ldr	r0, [r4, #0]
 801f5f2:	1821      	adds	r1, r4, r0
 801f5f4:	428b      	cmp	r3, r1
 801f5f6:	bf01      	itttt	eq
 801f5f8:	6819      	ldreq	r1, [r3, #0]
 801f5fa:	685b      	ldreq	r3, [r3, #4]
 801f5fc:	1809      	addeq	r1, r1, r0
 801f5fe:	6021      	streq	r1, [r4, #0]
 801f600:	e7ed      	b.n	801f5de <_free_r+0x1e>
 801f602:	461a      	mov	r2, r3
 801f604:	685b      	ldr	r3, [r3, #4]
 801f606:	b10b      	cbz	r3, 801f60c <_free_r+0x4c>
 801f608:	42a3      	cmp	r3, r4
 801f60a:	d9fa      	bls.n	801f602 <_free_r+0x42>
 801f60c:	6811      	ldr	r1, [r2, #0]
 801f60e:	1850      	adds	r0, r2, r1
 801f610:	42a0      	cmp	r0, r4
 801f612:	d10b      	bne.n	801f62c <_free_r+0x6c>
 801f614:	6820      	ldr	r0, [r4, #0]
 801f616:	4401      	add	r1, r0
 801f618:	1850      	adds	r0, r2, r1
 801f61a:	4283      	cmp	r3, r0
 801f61c:	6011      	str	r1, [r2, #0]
 801f61e:	d1e0      	bne.n	801f5e2 <_free_r+0x22>
 801f620:	6818      	ldr	r0, [r3, #0]
 801f622:	685b      	ldr	r3, [r3, #4]
 801f624:	6053      	str	r3, [r2, #4]
 801f626:	4408      	add	r0, r1
 801f628:	6010      	str	r0, [r2, #0]
 801f62a:	e7da      	b.n	801f5e2 <_free_r+0x22>
 801f62c:	d902      	bls.n	801f634 <_free_r+0x74>
 801f62e:	230c      	movs	r3, #12
 801f630:	602b      	str	r3, [r5, #0]
 801f632:	e7d6      	b.n	801f5e2 <_free_r+0x22>
 801f634:	6820      	ldr	r0, [r4, #0]
 801f636:	1821      	adds	r1, r4, r0
 801f638:	428b      	cmp	r3, r1
 801f63a:	bf04      	itt	eq
 801f63c:	6819      	ldreq	r1, [r3, #0]
 801f63e:	685b      	ldreq	r3, [r3, #4]
 801f640:	6063      	str	r3, [r4, #4]
 801f642:	bf04      	itt	eq
 801f644:	1809      	addeq	r1, r1, r0
 801f646:	6021      	streq	r1, [r4, #0]
 801f648:	6054      	str	r4, [r2, #4]
 801f64a:	e7ca      	b.n	801f5e2 <_free_r+0x22>
 801f64c:	bd38      	pop	{r3, r4, r5, pc}
 801f64e:	bf00      	nop
 801f650:	200133f4 	.word	0x200133f4

0801f654 <malloc>:
 801f654:	4b02      	ldr	r3, [pc, #8]	@ (801f660 <malloc+0xc>)
 801f656:	4601      	mov	r1, r0
 801f658:	6818      	ldr	r0, [r3, #0]
 801f65a:	f000 b825 	b.w	801f6a8 <_malloc_r>
 801f65e:	bf00      	nop
 801f660:	20000044 	.word	0x20000044

0801f664 <sbrk_aligned>:
 801f664:	b570      	push	{r4, r5, r6, lr}
 801f666:	4e0f      	ldr	r6, [pc, #60]	@ (801f6a4 <sbrk_aligned+0x40>)
 801f668:	460c      	mov	r4, r1
 801f66a:	6831      	ldr	r1, [r6, #0]
 801f66c:	4605      	mov	r5, r0
 801f66e:	b911      	cbnz	r1, 801f676 <sbrk_aligned+0x12>
 801f670:	f000 fe1c 	bl	80202ac <_sbrk_r>
 801f674:	6030      	str	r0, [r6, #0]
 801f676:	4621      	mov	r1, r4
 801f678:	4628      	mov	r0, r5
 801f67a:	f000 fe17 	bl	80202ac <_sbrk_r>
 801f67e:	1c43      	adds	r3, r0, #1
 801f680:	d103      	bne.n	801f68a <sbrk_aligned+0x26>
 801f682:	f04f 34ff 	mov.w	r4, #4294967295
 801f686:	4620      	mov	r0, r4
 801f688:	bd70      	pop	{r4, r5, r6, pc}
 801f68a:	1cc4      	adds	r4, r0, #3
 801f68c:	f024 0403 	bic.w	r4, r4, #3
 801f690:	42a0      	cmp	r0, r4
 801f692:	d0f8      	beq.n	801f686 <sbrk_aligned+0x22>
 801f694:	1a21      	subs	r1, r4, r0
 801f696:	4628      	mov	r0, r5
 801f698:	f000 fe08 	bl	80202ac <_sbrk_r>
 801f69c:	3001      	adds	r0, #1
 801f69e:	d1f2      	bne.n	801f686 <sbrk_aligned+0x22>
 801f6a0:	e7ef      	b.n	801f682 <sbrk_aligned+0x1e>
 801f6a2:	bf00      	nop
 801f6a4:	200133f0 	.word	0x200133f0

0801f6a8 <_malloc_r>:
 801f6a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f6ac:	1ccd      	adds	r5, r1, #3
 801f6ae:	f025 0503 	bic.w	r5, r5, #3
 801f6b2:	3508      	adds	r5, #8
 801f6b4:	2d0c      	cmp	r5, #12
 801f6b6:	bf38      	it	cc
 801f6b8:	250c      	movcc	r5, #12
 801f6ba:	2d00      	cmp	r5, #0
 801f6bc:	4606      	mov	r6, r0
 801f6be:	db01      	blt.n	801f6c4 <_malloc_r+0x1c>
 801f6c0:	42a9      	cmp	r1, r5
 801f6c2:	d904      	bls.n	801f6ce <_malloc_r+0x26>
 801f6c4:	230c      	movs	r3, #12
 801f6c6:	6033      	str	r3, [r6, #0]
 801f6c8:	2000      	movs	r0, #0
 801f6ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f6ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801f7a4 <_malloc_r+0xfc>
 801f6d2:	f000 f869 	bl	801f7a8 <__malloc_lock>
 801f6d6:	f8d8 3000 	ldr.w	r3, [r8]
 801f6da:	461c      	mov	r4, r3
 801f6dc:	bb44      	cbnz	r4, 801f730 <_malloc_r+0x88>
 801f6de:	4629      	mov	r1, r5
 801f6e0:	4630      	mov	r0, r6
 801f6e2:	f7ff ffbf 	bl	801f664 <sbrk_aligned>
 801f6e6:	1c43      	adds	r3, r0, #1
 801f6e8:	4604      	mov	r4, r0
 801f6ea:	d158      	bne.n	801f79e <_malloc_r+0xf6>
 801f6ec:	f8d8 4000 	ldr.w	r4, [r8]
 801f6f0:	4627      	mov	r7, r4
 801f6f2:	2f00      	cmp	r7, #0
 801f6f4:	d143      	bne.n	801f77e <_malloc_r+0xd6>
 801f6f6:	2c00      	cmp	r4, #0
 801f6f8:	d04b      	beq.n	801f792 <_malloc_r+0xea>
 801f6fa:	6823      	ldr	r3, [r4, #0]
 801f6fc:	4639      	mov	r1, r7
 801f6fe:	4630      	mov	r0, r6
 801f700:	eb04 0903 	add.w	r9, r4, r3
 801f704:	f000 fdd2 	bl	80202ac <_sbrk_r>
 801f708:	4581      	cmp	r9, r0
 801f70a:	d142      	bne.n	801f792 <_malloc_r+0xea>
 801f70c:	6821      	ldr	r1, [r4, #0]
 801f70e:	1a6d      	subs	r5, r5, r1
 801f710:	4629      	mov	r1, r5
 801f712:	4630      	mov	r0, r6
 801f714:	f7ff ffa6 	bl	801f664 <sbrk_aligned>
 801f718:	3001      	adds	r0, #1
 801f71a:	d03a      	beq.n	801f792 <_malloc_r+0xea>
 801f71c:	6823      	ldr	r3, [r4, #0]
 801f71e:	442b      	add	r3, r5
 801f720:	6023      	str	r3, [r4, #0]
 801f722:	f8d8 3000 	ldr.w	r3, [r8]
 801f726:	685a      	ldr	r2, [r3, #4]
 801f728:	bb62      	cbnz	r2, 801f784 <_malloc_r+0xdc>
 801f72a:	f8c8 7000 	str.w	r7, [r8]
 801f72e:	e00f      	b.n	801f750 <_malloc_r+0xa8>
 801f730:	6822      	ldr	r2, [r4, #0]
 801f732:	1b52      	subs	r2, r2, r5
 801f734:	d420      	bmi.n	801f778 <_malloc_r+0xd0>
 801f736:	2a0b      	cmp	r2, #11
 801f738:	d917      	bls.n	801f76a <_malloc_r+0xc2>
 801f73a:	1961      	adds	r1, r4, r5
 801f73c:	42a3      	cmp	r3, r4
 801f73e:	6025      	str	r5, [r4, #0]
 801f740:	bf18      	it	ne
 801f742:	6059      	strne	r1, [r3, #4]
 801f744:	6863      	ldr	r3, [r4, #4]
 801f746:	bf08      	it	eq
 801f748:	f8c8 1000 	streq.w	r1, [r8]
 801f74c:	5162      	str	r2, [r4, r5]
 801f74e:	604b      	str	r3, [r1, #4]
 801f750:	4630      	mov	r0, r6
 801f752:	f000 f82f 	bl	801f7b4 <__malloc_unlock>
 801f756:	f104 000b 	add.w	r0, r4, #11
 801f75a:	1d23      	adds	r3, r4, #4
 801f75c:	f020 0007 	bic.w	r0, r0, #7
 801f760:	1ac2      	subs	r2, r0, r3
 801f762:	bf1c      	itt	ne
 801f764:	1a1b      	subne	r3, r3, r0
 801f766:	50a3      	strne	r3, [r4, r2]
 801f768:	e7af      	b.n	801f6ca <_malloc_r+0x22>
 801f76a:	6862      	ldr	r2, [r4, #4]
 801f76c:	42a3      	cmp	r3, r4
 801f76e:	bf0c      	ite	eq
 801f770:	f8c8 2000 	streq.w	r2, [r8]
 801f774:	605a      	strne	r2, [r3, #4]
 801f776:	e7eb      	b.n	801f750 <_malloc_r+0xa8>
 801f778:	4623      	mov	r3, r4
 801f77a:	6864      	ldr	r4, [r4, #4]
 801f77c:	e7ae      	b.n	801f6dc <_malloc_r+0x34>
 801f77e:	463c      	mov	r4, r7
 801f780:	687f      	ldr	r7, [r7, #4]
 801f782:	e7b6      	b.n	801f6f2 <_malloc_r+0x4a>
 801f784:	461a      	mov	r2, r3
 801f786:	685b      	ldr	r3, [r3, #4]
 801f788:	42a3      	cmp	r3, r4
 801f78a:	d1fb      	bne.n	801f784 <_malloc_r+0xdc>
 801f78c:	2300      	movs	r3, #0
 801f78e:	6053      	str	r3, [r2, #4]
 801f790:	e7de      	b.n	801f750 <_malloc_r+0xa8>
 801f792:	230c      	movs	r3, #12
 801f794:	6033      	str	r3, [r6, #0]
 801f796:	4630      	mov	r0, r6
 801f798:	f000 f80c 	bl	801f7b4 <__malloc_unlock>
 801f79c:	e794      	b.n	801f6c8 <_malloc_r+0x20>
 801f79e:	6005      	str	r5, [r0, #0]
 801f7a0:	e7d6      	b.n	801f750 <_malloc_r+0xa8>
 801f7a2:	bf00      	nop
 801f7a4:	200133f4 	.word	0x200133f4

0801f7a8 <__malloc_lock>:
 801f7a8:	4801      	ldr	r0, [pc, #4]	@ (801f7b0 <__malloc_lock+0x8>)
 801f7aa:	f7ff beda 	b.w	801f562 <__retarget_lock_acquire_recursive>
 801f7ae:	bf00      	nop
 801f7b0:	200133ec 	.word	0x200133ec

0801f7b4 <__malloc_unlock>:
 801f7b4:	4801      	ldr	r0, [pc, #4]	@ (801f7bc <__malloc_unlock+0x8>)
 801f7b6:	f7ff bed5 	b.w	801f564 <__retarget_lock_release_recursive>
 801f7ba:	bf00      	nop
 801f7bc:	200133ec 	.word	0x200133ec

0801f7c0 <__ssputs_r>:
 801f7c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f7c4:	688e      	ldr	r6, [r1, #8]
 801f7c6:	461f      	mov	r7, r3
 801f7c8:	42be      	cmp	r6, r7
 801f7ca:	680b      	ldr	r3, [r1, #0]
 801f7cc:	4682      	mov	sl, r0
 801f7ce:	460c      	mov	r4, r1
 801f7d0:	4690      	mov	r8, r2
 801f7d2:	d82d      	bhi.n	801f830 <__ssputs_r+0x70>
 801f7d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801f7d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801f7dc:	d026      	beq.n	801f82c <__ssputs_r+0x6c>
 801f7de:	6965      	ldr	r5, [r4, #20]
 801f7e0:	6909      	ldr	r1, [r1, #16]
 801f7e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f7e6:	eba3 0901 	sub.w	r9, r3, r1
 801f7ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801f7ee:	1c7b      	adds	r3, r7, #1
 801f7f0:	444b      	add	r3, r9
 801f7f2:	106d      	asrs	r5, r5, #1
 801f7f4:	429d      	cmp	r5, r3
 801f7f6:	bf38      	it	cc
 801f7f8:	461d      	movcc	r5, r3
 801f7fa:	0553      	lsls	r3, r2, #21
 801f7fc:	d527      	bpl.n	801f84e <__ssputs_r+0x8e>
 801f7fe:	4629      	mov	r1, r5
 801f800:	f7ff ff52 	bl	801f6a8 <_malloc_r>
 801f804:	4606      	mov	r6, r0
 801f806:	b360      	cbz	r0, 801f862 <__ssputs_r+0xa2>
 801f808:	6921      	ldr	r1, [r4, #16]
 801f80a:	464a      	mov	r2, r9
 801f80c:	f7ff feab 	bl	801f566 <memcpy>
 801f810:	89a3      	ldrh	r3, [r4, #12]
 801f812:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801f816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f81a:	81a3      	strh	r3, [r4, #12]
 801f81c:	6126      	str	r6, [r4, #16]
 801f81e:	6165      	str	r5, [r4, #20]
 801f820:	444e      	add	r6, r9
 801f822:	eba5 0509 	sub.w	r5, r5, r9
 801f826:	6026      	str	r6, [r4, #0]
 801f828:	60a5      	str	r5, [r4, #8]
 801f82a:	463e      	mov	r6, r7
 801f82c:	42be      	cmp	r6, r7
 801f82e:	d900      	bls.n	801f832 <__ssputs_r+0x72>
 801f830:	463e      	mov	r6, r7
 801f832:	6820      	ldr	r0, [r4, #0]
 801f834:	4632      	mov	r2, r6
 801f836:	4641      	mov	r1, r8
 801f838:	f7ff fcb2 	bl	801f1a0 <memmove>
 801f83c:	68a3      	ldr	r3, [r4, #8]
 801f83e:	1b9b      	subs	r3, r3, r6
 801f840:	60a3      	str	r3, [r4, #8]
 801f842:	6823      	ldr	r3, [r4, #0]
 801f844:	4433      	add	r3, r6
 801f846:	6023      	str	r3, [r4, #0]
 801f848:	2000      	movs	r0, #0
 801f84a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f84e:	462a      	mov	r2, r5
 801f850:	f000 fd43 	bl	80202da <_realloc_r>
 801f854:	4606      	mov	r6, r0
 801f856:	2800      	cmp	r0, #0
 801f858:	d1e0      	bne.n	801f81c <__ssputs_r+0x5c>
 801f85a:	6921      	ldr	r1, [r4, #16]
 801f85c:	4650      	mov	r0, sl
 801f85e:	f7ff feaf 	bl	801f5c0 <_free_r>
 801f862:	230c      	movs	r3, #12
 801f864:	f8ca 3000 	str.w	r3, [sl]
 801f868:	89a3      	ldrh	r3, [r4, #12]
 801f86a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f86e:	81a3      	strh	r3, [r4, #12]
 801f870:	f04f 30ff 	mov.w	r0, #4294967295
 801f874:	e7e9      	b.n	801f84a <__ssputs_r+0x8a>
	...

0801f878 <_svfiprintf_r>:
 801f878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f87c:	4698      	mov	r8, r3
 801f87e:	898b      	ldrh	r3, [r1, #12]
 801f880:	061b      	lsls	r3, r3, #24
 801f882:	b09d      	sub	sp, #116	@ 0x74
 801f884:	4607      	mov	r7, r0
 801f886:	460d      	mov	r5, r1
 801f888:	4614      	mov	r4, r2
 801f88a:	d510      	bpl.n	801f8ae <_svfiprintf_r+0x36>
 801f88c:	690b      	ldr	r3, [r1, #16]
 801f88e:	b973      	cbnz	r3, 801f8ae <_svfiprintf_r+0x36>
 801f890:	2140      	movs	r1, #64	@ 0x40
 801f892:	f7ff ff09 	bl	801f6a8 <_malloc_r>
 801f896:	6028      	str	r0, [r5, #0]
 801f898:	6128      	str	r0, [r5, #16]
 801f89a:	b930      	cbnz	r0, 801f8aa <_svfiprintf_r+0x32>
 801f89c:	230c      	movs	r3, #12
 801f89e:	603b      	str	r3, [r7, #0]
 801f8a0:	f04f 30ff 	mov.w	r0, #4294967295
 801f8a4:	b01d      	add	sp, #116	@ 0x74
 801f8a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f8aa:	2340      	movs	r3, #64	@ 0x40
 801f8ac:	616b      	str	r3, [r5, #20]
 801f8ae:	2300      	movs	r3, #0
 801f8b0:	9309      	str	r3, [sp, #36]	@ 0x24
 801f8b2:	2320      	movs	r3, #32
 801f8b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801f8b8:	f8cd 800c 	str.w	r8, [sp, #12]
 801f8bc:	2330      	movs	r3, #48	@ 0x30
 801f8be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801fa5c <_svfiprintf_r+0x1e4>
 801f8c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801f8c6:	f04f 0901 	mov.w	r9, #1
 801f8ca:	4623      	mov	r3, r4
 801f8cc:	469a      	mov	sl, r3
 801f8ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f8d2:	b10a      	cbz	r2, 801f8d8 <_svfiprintf_r+0x60>
 801f8d4:	2a25      	cmp	r2, #37	@ 0x25
 801f8d6:	d1f9      	bne.n	801f8cc <_svfiprintf_r+0x54>
 801f8d8:	ebba 0b04 	subs.w	fp, sl, r4
 801f8dc:	d00b      	beq.n	801f8f6 <_svfiprintf_r+0x7e>
 801f8de:	465b      	mov	r3, fp
 801f8e0:	4622      	mov	r2, r4
 801f8e2:	4629      	mov	r1, r5
 801f8e4:	4638      	mov	r0, r7
 801f8e6:	f7ff ff6b 	bl	801f7c0 <__ssputs_r>
 801f8ea:	3001      	adds	r0, #1
 801f8ec:	f000 80a7 	beq.w	801fa3e <_svfiprintf_r+0x1c6>
 801f8f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f8f2:	445a      	add	r2, fp
 801f8f4:	9209      	str	r2, [sp, #36]	@ 0x24
 801f8f6:	f89a 3000 	ldrb.w	r3, [sl]
 801f8fa:	2b00      	cmp	r3, #0
 801f8fc:	f000 809f 	beq.w	801fa3e <_svfiprintf_r+0x1c6>
 801f900:	2300      	movs	r3, #0
 801f902:	f04f 32ff 	mov.w	r2, #4294967295
 801f906:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f90a:	f10a 0a01 	add.w	sl, sl, #1
 801f90e:	9304      	str	r3, [sp, #16]
 801f910:	9307      	str	r3, [sp, #28]
 801f912:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801f916:	931a      	str	r3, [sp, #104]	@ 0x68
 801f918:	4654      	mov	r4, sl
 801f91a:	2205      	movs	r2, #5
 801f91c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f920:	484e      	ldr	r0, [pc, #312]	@ (801fa5c <_svfiprintf_r+0x1e4>)
 801f922:	f7e0 fc55 	bl	80001d0 <memchr>
 801f926:	9a04      	ldr	r2, [sp, #16]
 801f928:	b9d8      	cbnz	r0, 801f962 <_svfiprintf_r+0xea>
 801f92a:	06d0      	lsls	r0, r2, #27
 801f92c:	bf44      	itt	mi
 801f92e:	2320      	movmi	r3, #32
 801f930:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f934:	0711      	lsls	r1, r2, #28
 801f936:	bf44      	itt	mi
 801f938:	232b      	movmi	r3, #43	@ 0x2b
 801f93a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f93e:	f89a 3000 	ldrb.w	r3, [sl]
 801f942:	2b2a      	cmp	r3, #42	@ 0x2a
 801f944:	d015      	beq.n	801f972 <_svfiprintf_r+0xfa>
 801f946:	9a07      	ldr	r2, [sp, #28]
 801f948:	4654      	mov	r4, sl
 801f94a:	2000      	movs	r0, #0
 801f94c:	f04f 0c0a 	mov.w	ip, #10
 801f950:	4621      	mov	r1, r4
 801f952:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f956:	3b30      	subs	r3, #48	@ 0x30
 801f958:	2b09      	cmp	r3, #9
 801f95a:	d94b      	bls.n	801f9f4 <_svfiprintf_r+0x17c>
 801f95c:	b1b0      	cbz	r0, 801f98c <_svfiprintf_r+0x114>
 801f95e:	9207      	str	r2, [sp, #28]
 801f960:	e014      	b.n	801f98c <_svfiprintf_r+0x114>
 801f962:	eba0 0308 	sub.w	r3, r0, r8
 801f966:	fa09 f303 	lsl.w	r3, r9, r3
 801f96a:	4313      	orrs	r3, r2
 801f96c:	9304      	str	r3, [sp, #16]
 801f96e:	46a2      	mov	sl, r4
 801f970:	e7d2      	b.n	801f918 <_svfiprintf_r+0xa0>
 801f972:	9b03      	ldr	r3, [sp, #12]
 801f974:	1d19      	adds	r1, r3, #4
 801f976:	681b      	ldr	r3, [r3, #0]
 801f978:	9103      	str	r1, [sp, #12]
 801f97a:	2b00      	cmp	r3, #0
 801f97c:	bfbb      	ittet	lt
 801f97e:	425b      	neglt	r3, r3
 801f980:	f042 0202 	orrlt.w	r2, r2, #2
 801f984:	9307      	strge	r3, [sp, #28]
 801f986:	9307      	strlt	r3, [sp, #28]
 801f988:	bfb8      	it	lt
 801f98a:	9204      	strlt	r2, [sp, #16]
 801f98c:	7823      	ldrb	r3, [r4, #0]
 801f98e:	2b2e      	cmp	r3, #46	@ 0x2e
 801f990:	d10a      	bne.n	801f9a8 <_svfiprintf_r+0x130>
 801f992:	7863      	ldrb	r3, [r4, #1]
 801f994:	2b2a      	cmp	r3, #42	@ 0x2a
 801f996:	d132      	bne.n	801f9fe <_svfiprintf_r+0x186>
 801f998:	9b03      	ldr	r3, [sp, #12]
 801f99a:	1d1a      	adds	r2, r3, #4
 801f99c:	681b      	ldr	r3, [r3, #0]
 801f99e:	9203      	str	r2, [sp, #12]
 801f9a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f9a4:	3402      	adds	r4, #2
 801f9a6:	9305      	str	r3, [sp, #20]
 801f9a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801fa6c <_svfiprintf_r+0x1f4>
 801f9ac:	7821      	ldrb	r1, [r4, #0]
 801f9ae:	2203      	movs	r2, #3
 801f9b0:	4650      	mov	r0, sl
 801f9b2:	f7e0 fc0d 	bl	80001d0 <memchr>
 801f9b6:	b138      	cbz	r0, 801f9c8 <_svfiprintf_r+0x150>
 801f9b8:	9b04      	ldr	r3, [sp, #16]
 801f9ba:	eba0 000a 	sub.w	r0, r0, sl
 801f9be:	2240      	movs	r2, #64	@ 0x40
 801f9c0:	4082      	lsls	r2, r0
 801f9c2:	4313      	orrs	r3, r2
 801f9c4:	3401      	adds	r4, #1
 801f9c6:	9304      	str	r3, [sp, #16]
 801f9c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f9cc:	4824      	ldr	r0, [pc, #144]	@ (801fa60 <_svfiprintf_r+0x1e8>)
 801f9ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f9d2:	2206      	movs	r2, #6
 801f9d4:	f7e0 fbfc 	bl	80001d0 <memchr>
 801f9d8:	2800      	cmp	r0, #0
 801f9da:	d036      	beq.n	801fa4a <_svfiprintf_r+0x1d2>
 801f9dc:	4b21      	ldr	r3, [pc, #132]	@ (801fa64 <_svfiprintf_r+0x1ec>)
 801f9de:	bb1b      	cbnz	r3, 801fa28 <_svfiprintf_r+0x1b0>
 801f9e0:	9b03      	ldr	r3, [sp, #12]
 801f9e2:	3307      	adds	r3, #7
 801f9e4:	f023 0307 	bic.w	r3, r3, #7
 801f9e8:	3308      	adds	r3, #8
 801f9ea:	9303      	str	r3, [sp, #12]
 801f9ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f9ee:	4433      	add	r3, r6
 801f9f0:	9309      	str	r3, [sp, #36]	@ 0x24
 801f9f2:	e76a      	b.n	801f8ca <_svfiprintf_r+0x52>
 801f9f4:	fb0c 3202 	mla	r2, ip, r2, r3
 801f9f8:	460c      	mov	r4, r1
 801f9fa:	2001      	movs	r0, #1
 801f9fc:	e7a8      	b.n	801f950 <_svfiprintf_r+0xd8>
 801f9fe:	2300      	movs	r3, #0
 801fa00:	3401      	adds	r4, #1
 801fa02:	9305      	str	r3, [sp, #20]
 801fa04:	4619      	mov	r1, r3
 801fa06:	f04f 0c0a 	mov.w	ip, #10
 801fa0a:	4620      	mov	r0, r4
 801fa0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fa10:	3a30      	subs	r2, #48	@ 0x30
 801fa12:	2a09      	cmp	r2, #9
 801fa14:	d903      	bls.n	801fa1e <_svfiprintf_r+0x1a6>
 801fa16:	2b00      	cmp	r3, #0
 801fa18:	d0c6      	beq.n	801f9a8 <_svfiprintf_r+0x130>
 801fa1a:	9105      	str	r1, [sp, #20]
 801fa1c:	e7c4      	b.n	801f9a8 <_svfiprintf_r+0x130>
 801fa1e:	fb0c 2101 	mla	r1, ip, r1, r2
 801fa22:	4604      	mov	r4, r0
 801fa24:	2301      	movs	r3, #1
 801fa26:	e7f0      	b.n	801fa0a <_svfiprintf_r+0x192>
 801fa28:	ab03      	add	r3, sp, #12
 801fa2a:	9300      	str	r3, [sp, #0]
 801fa2c:	462a      	mov	r2, r5
 801fa2e:	4b0e      	ldr	r3, [pc, #56]	@ (801fa68 <_svfiprintf_r+0x1f0>)
 801fa30:	a904      	add	r1, sp, #16
 801fa32:	4638      	mov	r0, r7
 801fa34:	f3af 8000 	nop.w
 801fa38:	1c42      	adds	r2, r0, #1
 801fa3a:	4606      	mov	r6, r0
 801fa3c:	d1d6      	bne.n	801f9ec <_svfiprintf_r+0x174>
 801fa3e:	89ab      	ldrh	r3, [r5, #12]
 801fa40:	065b      	lsls	r3, r3, #25
 801fa42:	f53f af2d 	bmi.w	801f8a0 <_svfiprintf_r+0x28>
 801fa46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fa48:	e72c      	b.n	801f8a4 <_svfiprintf_r+0x2c>
 801fa4a:	ab03      	add	r3, sp, #12
 801fa4c:	9300      	str	r3, [sp, #0]
 801fa4e:	462a      	mov	r2, r5
 801fa50:	4b05      	ldr	r3, [pc, #20]	@ (801fa68 <_svfiprintf_r+0x1f0>)
 801fa52:	a904      	add	r1, sp, #16
 801fa54:	4638      	mov	r0, r7
 801fa56:	f000 f9bb 	bl	801fdd0 <_printf_i>
 801fa5a:	e7ed      	b.n	801fa38 <_svfiprintf_r+0x1c0>
 801fa5c:	08023939 	.word	0x08023939
 801fa60:	08023943 	.word	0x08023943
 801fa64:	00000000 	.word	0x00000000
 801fa68:	0801f7c1 	.word	0x0801f7c1
 801fa6c:	0802393f 	.word	0x0802393f

0801fa70 <__sfputc_r>:
 801fa70:	6893      	ldr	r3, [r2, #8]
 801fa72:	3b01      	subs	r3, #1
 801fa74:	2b00      	cmp	r3, #0
 801fa76:	b410      	push	{r4}
 801fa78:	6093      	str	r3, [r2, #8]
 801fa7a:	da08      	bge.n	801fa8e <__sfputc_r+0x1e>
 801fa7c:	6994      	ldr	r4, [r2, #24]
 801fa7e:	42a3      	cmp	r3, r4
 801fa80:	db01      	blt.n	801fa86 <__sfputc_r+0x16>
 801fa82:	290a      	cmp	r1, #10
 801fa84:	d103      	bne.n	801fa8e <__sfputc_r+0x1e>
 801fa86:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fa8a:	f7ff bae4 	b.w	801f056 <__swbuf_r>
 801fa8e:	6813      	ldr	r3, [r2, #0]
 801fa90:	1c58      	adds	r0, r3, #1
 801fa92:	6010      	str	r0, [r2, #0]
 801fa94:	7019      	strb	r1, [r3, #0]
 801fa96:	4608      	mov	r0, r1
 801fa98:	f85d 4b04 	ldr.w	r4, [sp], #4
 801fa9c:	4770      	bx	lr

0801fa9e <__sfputs_r>:
 801fa9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801faa0:	4606      	mov	r6, r0
 801faa2:	460f      	mov	r7, r1
 801faa4:	4614      	mov	r4, r2
 801faa6:	18d5      	adds	r5, r2, r3
 801faa8:	42ac      	cmp	r4, r5
 801faaa:	d101      	bne.n	801fab0 <__sfputs_r+0x12>
 801faac:	2000      	movs	r0, #0
 801faae:	e007      	b.n	801fac0 <__sfputs_r+0x22>
 801fab0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fab4:	463a      	mov	r2, r7
 801fab6:	4630      	mov	r0, r6
 801fab8:	f7ff ffda 	bl	801fa70 <__sfputc_r>
 801fabc:	1c43      	adds	r3, r0, #1
 801fabe:	d1f3      	bne.n	801faa8 <__sfputs_r+0xa>
 801fac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801fac4 <_vfiprintf_r>:
 801fac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fac8:	460d      	mov	r5, r1
 801faca:	b09d      	sub	sp, #116	@ 0x74
 801facc:	4614      	mov	r4, r2
 801face:	4698      	mov	r8, r3
 801fad0:	4606      	mov	r6, r0
 801fad2:	b118      	cbz	r0, 801fadc <_vfiprintf_r+0x18>
 801fad4:	6a03      	ldr	r3, [r0, #32]
 801fad6:	b90b      	cbnz	r3, 801fadc <_vfiprintf_r+0x18>
 801fad8:	f7ff f97c 	bl	801edd4 <__sinit>
 801fadc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fade:	07d9      	lsls	r1, r3, #31
 801fae0:	d405      	bmi.n	801faee <_vfiprintf_r+0x2a>
 801fae2:	89ab      	ldrh	r3, [r5, #12]
 801fae4:	059a      	lsls	r2, r3, #22
 801fae6:	d402      	bmi.n	801faee <_vfiprintf_r+0x2a>
 801fae8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801faea:	f7ff fd3a 	bl	801f562 <__retarget_lock_acquire_recursive>
 801faee:	89ab      	ldrh	r3, [r5, #12]
 801faf0:	071b      	lsls	r3, r3, #28
 801faf2:	d501      	bpl.n	801faf8 <_vfiprintf_r+0x34>
 801faf4:	692b      	ldr	r3, [r5, #16]
 801faf6:	b99b      	cbnz	r3, 801fb20 <_vfiprintf_r+0x5c>
 801faf8:	4629      	mov	r1, r5
 801fafa:	4630      	mov	r0, r6
 801fafc:	f7ff faea 	bl	801f0d4 <__swsetup_r>
 801fb00:	b170      	cbz	r0, 801fb20 <_vfiprintf_r+0x5c>
 801fb02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fb04:	07dc      	lsls	r4, r3, #31
 801fb06:	d504      	bpl.n	801fb12 <_vfiprintf_r+0x4e>
 801fb08:	f04f 30ff 	mov.w	r0, #4294967295
 801fb0c:	b01d      	add	sp, #116	@ 0x74
 801fb0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fb12:	89ab      	ldrh	r3, [r5, #12]
 801fb14:	0598      	lsls	r0, r3, #22
 801fb16:	d4f7      	bmi.n	801fb08 <_vfiprintf_r+0x44>
 801fb18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fb1a:	f7ff fd23 	bl	801f564 <__retarget_lock_release_recursive>
 801fb1e:	e7f3      	b.n	801fb08 <_vfiprintf_r+0x44>
 801fb20:	2300      	movs	r3, #0
 801fb22:	9309      	str	r3, [sp, #36]	@ 0x24
 801fb24:	2320      	movs	r3, #32
 801fb26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801fb2a:	f8cd 800c 	str.w	r8, [sp, #12]
 801fb2e:	2330      	movs	r3, #48	@ 0x30
 801fb30:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801fce0 <_vfiprintf_r+0x21c>
 801fb34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fb38:	f04f 0901 	mov.w	r9, #1
 801fb3c:	4623      	mov	r3, r4
 801fb3e:	469a      	mov	sl, r3
 801fb40:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fb44:	b10a      	cbz	r2, 801fb4a <_vfiprintf_r+0x86>
 801fb46:	2a25      	cmp	r2, #37	@ 0x25
 801fb48:	d1f9      	bne.n	801fb3e <_vfiprintf_r+0x7a>
 801fb4a:	ebba 0b04 	subs.w	fp, sl, r4
 801fb4e:	d00b      	beq.n	801fb68 <_vfiprintf_r+0xa4>
 801fb50:	465b      	mov	r3, fp
 801fb52:	4622      	mov	r2, r4
 801fb54:	4629      	mov	r1, r5
 801fb56:	4630      	mov	r0, r6
 801fb58:	f7ff ffa1 	bl	801fa9e <__sfputs_r>
 801fb5c:	3001      	adds	r0, #1
 801fb5e:	f000 80a7 	beq.w	801fcb0 <_vfiprintf_r+0x1ec>
 801fb62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fb64:	445a      	add	r2, fp
 801fb66:	9209      	str	r2, [sp, #36]	@ 0x24
 801fb68:	f89a 3000 	ldrb.w	r3, [sl]
 801fb6c:	2b00      	cmp	r3, #0
 801fb6e:	f000 809f 	beq.w	801fcb0 <_vfiprintf_r+0x1ec>
 801fb72:	2300      	movs	r3, #0
 801fb74:	f04f 32ff 	mov.w	r2, #4294967295
 801fb78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801fb7c:	f10a 0a01 	add.w	sl, sl, #1
 801fb80:	9304      	str	r3, [sp, #16]
 801fb82:	9307      	str	r3, [sp, #28]
 801fb84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801fb88:	931a      	str	r3, [sp, #104]	@ 0x68
 801fb8a:	4654      	mov	r4, sl
 801fb8c:	2205      	movs	r2, #5
 801fb8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fb92:	4853      	ldr	r0, [pc, #332]	@ (801fce0 <_vfiprintf_r+0x21c>)
 801fb94:	f7e0 fb1c 	bl	80001d0 <memchr>
 801fb98:	9a04      	ldr	r2, [sp, #16]
 801fb9a:	b9d8      	cbnz	r0, 801fbd4 <_vfiprintf_r+0x110>
 801fb9c:	06d1      	lsls	r1, r2, #27
 801fb9e:	bf44      	itt	mi
 801fba0:	2320      	movmi	r3, #32
 801fba2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fba6:	0713      	lsls	r3, r2, #28
 801fba8:	bf44      	itt	mi
 801fbaa:	232b      	movmi	r3, #43	@ 0x2b
 801fbac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801fbb0:	f89a 3000 	ldrb.w	r3, [sl]
 801fbb4:	2b2a      	cmp	r3, #42	@ 0x2a
 801fbb6:	d015      	beq.n	801fbe4 <_vfiprintf_r+0x120>
 801fbb8:	9a07      	ldr	r2, [sp, #28]
 801fbba:	4654      	mov	r4, sl
 801fbbc:	2000      	movs	r0, #0
 801fbbe:	f04f 0c0a 	mov.w	ip, #10
 801fbc2:	4621      	mov	r1, r4
 801fbc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801fbc8:	3b30      	subs	r3, #48	@ 0x30
 801fbca:	2b09      	cmp	r3, #9
 801fbcc:	d94b      	bls.n	801fc66 <_vfiprintf_r+0x1a2>
 801fbce:	b1b0      	cbz	r0, 801fbfe <_vfiprintf_r+0x13a>
 801fbd0:	9207      	str	r2, [sp, #28]
 801fbd2:	e014      	b.n	801fbfe <_vfiprintf_r+0x13a>
 801fbd4:	eba0 0308 	sub.w	r3, r0, r8
 801fbd8:	fa09 f303 	lsl.w	r3, r9, r3
 801fbdc:	4313      	orrs	r3, r2
 801fbde:	9304      	str	r3, [sp, #16]
 801fbe0:	46a2      	mov	sl, r4
 801fbe2:	e7d2      	b.n	801fb8a <_vfiprintf_r+0xc6>
 801fbe4:	9b03      	ldr	r3, [sp, #12]
 801fbe6:	1d19      	adds	r1, r3, #4
 801fbe8:	681b      	ldr	r3, [r3, #0]
 801fbea:	9103      	str	r1, [sp, #12]
 801fbec:	2b00      	cmp	r3, #0
 801fbee:	bfbb      	ittet	lt
 801fbf0:	425b      	neglt	r3, r3
 801fbf2:	f042 0202 	orrlt.w	r2, r2, #2
 801fbf6:	9307      	strge	r3, [sp, #28]
 801fbf8:	9307      	strlt	r3, [sp, #28]
 801fbfa:	bfb8      	it	lt
 801fbfc:	9204      	strlt	r2, [sp, #16]
 801fbfe:	7823      	ldrb	r3, [r4, #0]
 801fc00:	2b2e      	cmp	r3, #46	@ 0x2e
 801fc02:	d10a      	bne.n	801fc1a <_vfiprintf_r+0x156>
 801fc04:	7863      	ldrb	r3, [r4, #1]
 801fc06:	2b2a      	cmp	r3, #42	@ 0x2a
 801fc08:	d132      	bne.n	801fc70 <_vfiprintf_r+0x1ac>
 801fc0a:	9b03      	ldr	r3, [sp, #12]
 801fc0c:	1d1a      	adds	r2, r3, #4
 801fc0e:	681b      	ldr	r3, [r3, #0]
 801fc10:	9203      	str	r2, [sp, #12]
 801fc12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801fc16:	3402      	adds	r4, #2
 801fc18:	9305      	str	r3, [sp, #20]
 801fc1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801fcf0 <_vfiprintf_r+0x22c>
 801fc1e:	7821      	ldrb	r1, [r4, #0]
 801fc20:	2203      	movs	r2, #3
 801fc22:	4650      	mov	r0, sl
 801fc24:	f7e0 fad4 	bl	80001d0 <memchr>
 801fc28:	b138      	cbz	r0, 801fc3a <_vfiprintf_r+0x176>
 801fc2a:	9b04      	ldr	r3, [sp, #16]
 801fc2c:	eba0 000a 	sub.w	r0, r0, sl
 801fc30:	2240      	movs	r2, #64	@ 0x40
 801fc32:	4082      	lsls	r2, r0
 801fc34:	4313      	orrs	r3, r2
 801fc36:	3401      	adds	r4, #1
 801fc38:	9304      	str	r3, [sp, #16]
 801fc3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801fc3e:	4829      	ldr	r0, [pc, #164]	@ (801fce4 <_vfiprintf_r+0x220>)
 801fc40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801fc44:	2206      	movs	r2, #6
 801fc46:	f7e0 fac3 	bl	80001d0 <memchr>
 801fc4a:	2800      	cmp	r0, #0
 801fc4c:	d03f      	beq.n	801fcce <_vfiprintf_r+0x20a>
 801fc4e:	4b26      	ldr	r3, [pc, #152]	@ (801fce8 <_vfiprintf_r+0x224>)
 801fc50:	bb1b      	cbnz	r3, 801fc9a <_vfiprintf_r+0x1d6>
 801fc52:	9b03      	ldr	r3, [sp, #12]
 801fc54:	3307      	adds	r3, #7
 801fc56:	f023 0307 	bic.w	r3, r3, #7
 801fc5a:	3308      	adds	r3, #8
 801fc5c:	9303      	str	r3, [sp, #12]
 801fc5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fc60:	443b      	add	r3, r7
 801fc62:	9309      	str	r3, [sp, #36]	@ 0x24
 801fc64:	e76a      	b.n	801fb3c <_vfiprintf_r+0x78>
 801fc66:	fb0c 3202 	mla	r2, ip, r2, r3
 801fc6a:	460c      	mov	r4, r1
 801fc6c:	2001      	movs	r0, #1
 801fc6e:	e7a8      	b.n	801fbc2 <_vfiprintf_r+0xfe>
 801fc70:	2300      	movs	r3, #0
 801fc72:	3401      	adds	r4, #1
 801fc74:	9305      	str	r3, [sp, #20]
 801fc76:	4619      	mov	r1, r3
 801fc78:	f04f 0c0a 	mov.w	ip, #10
 801fc7c:	4620      	mov	r0, r4
 801fc7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801fc82:	3a30      	subs	r2, #48	@ 0x30
 801fc84:	2a09      	cmp	r2, #9
 801fc86:	d903      	bls.n	801fc90 <_vfiprintf_r+0x1cc>
 801fc88:	2b00      	cmp	r3, #0
 801fc8a:	d0c6      	beq.n	801fc1a <_vfiprintf_r+0x156>
 801fc8c:	9105      	str	r1, [sp, #20]
 801fc8e:	e7c4      	b.n	801fc1a <_vfiprintf_r+0x156>
 801fc90:	fb0c 2101 	mla	r1, ip, r1, r2
 801fc94:	4604      	mov	r4, r0
 801fc96:	2301      	movs	r3, #1
 801fc98:	e7f0      	b.n	801fc7c <_vfiprintf_r+0x1b8>
 801fc9a:	ab03      	add	r3, sp, #12
 801fc9c:	9300      	str	r3, [sp, #0]
 801fc9e:	462a      	mov	r2, r5
 801fca0:	4b12      	ldr	r3, [pc, #72]	@ (801fcec <_vfiprintf_r+0x228>)
 801fca2:	a904      	add	r1, sp, #16
 801fca4:	4630      	mov	r0, r6
 801fca6:	f3af 8000 	nop.w
 801fcaa:	4607      	mov	r7, r0
 801fcac:	1c78      	adds	r0, r7, #1
 801fcae:	d1d6      	bne.n	801fc5e <_vfiprintf_r+0x19a>
 801fcb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801fcb2:	07d9      	lsls	r1, r3, #31
 801fcb4:	d405      	bmi.n	801fcc2 <_vfiprintf_r+0x1fe>
 801fcb6:	89ab      	ldrh	r3, [r5, #12]
 801fcb8:	059a      	lsls	r2, r3, #22
 801fcba:	d402      	bmi.n	801fcc2 <_vfiprintf_r+0x1fe>
 801fcbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801fcbe:	f7ff fc51 	bl	801f564 <__retarget_lock_release_recursive>
 801fcc2:	89ab      	ldrh	r3, [r5, #12]
 801fcc4:	065b      	lsls	r3, r3, #25
 801fcc6:	f53f af1f 	bmi.w	801fb08 <_vfiprintf_r+0x44>
 801fcca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801fccc:	e71e      	b.n	801fb0c <_vfiprintf_r+0x48>
 801fcce:	ab03      	add	r3, sp, #12
 801fcd0:	9300      	str	r3, [sp, #0]
 801fcd2:	462a      	mov	r2, r5
 801fcd4:	4b05      	ldr	r3, [pc, #20]	@ (801fcec <_vfiprintf_r+0x228>)
 801fcd6:	a904      	add	r1, sp, #16
 801fcd8:	4630      	mov	r0, r6
 801fcda:	f000 f879 	bl	801fdd0 <_printf_i>
 801fcde:	e7e4      	b.n	801fcaa <_vfiprintf_r+0x1e6>
 801fce0:	08023939 	.word	0x08023939
 801fce4:	08023943 	.word	0x08023943
 801fce8:	00000000 	.word	0x00000000
 801fcec:	0801fa9f 	.word	0x0801fa9f
 801fcf0:	0802393f 	.word	0x0802393f

0801fcf4 <_printf_common>:
 801fcf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fcf8:	4616      	mov	r6, r2
 801fcfa:	4698      	mov	r8, r3
 801fcfc:	688a      	ldr	r2, [r1, #8]
 801fcfe:	690b      	ldr	r3, [r1, #16]
 801fd00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801fd04:	4293      	cmp	r3, r2
 801fd06:	bfb8      	it	lt
 801fd08:	4613      	movlt	r3, r2
 801fd0a:	6033      	str	r3, [r6, #0]
 801fd0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801fd10:	4607      	mov	r7, r0
 801fd12:	460c      	mov	r4, r1
 801fd14:	b10a      	cbz	r2, 801fd1a <_printf_common+0x26>
 801fd16:	3301      	adds	r3, #1
 801fd18:	6033      	str	r3, [r6, #0]
 801fd1a:	6823      	ldr	r3, [r4, #0]
 801fd1c:	0699      	lsls	r1, r3, #26
 801fd1e:	bf42      	ittt	mi
 801fd20:	6833      	ldrmi	r3, [r6, #0]
 801fd22:	3302      	addmi	r3, #2
 801fd24:	6033      	strmi	r3, [r6, #0]
 801fd26:	6825      	ldr	r5, [r4, #0]
 801fd28:	f015 0506 	ands.w	r5, r5, #6
 801fd2c:	d106      	bne.n	801fd3c <_printf_common+0x48>
 801fd2e:	f104 0a19 	add.w	sl, r4, #25
 801fd32:	68e3      	ldr	r3, [r4, #12]
 801fd34:	6832      	ldr	r2, [r6, #0]
 801fd36:	1a9b      	subs	r3, r3, r2
 801fd38:	42ab      	cmp	r3, r5
 801fd3a:	dc26      	bgt.n	801fd8a <_printf_common+0x96>
 801fd3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801fd40:	6822      	ldr	r2, [r4, #0]
 801fd42:	3b00      	subs	r3, #0
 801fd44:	bf18      	it	ne
 801fd46:	2301      	movne	r3, #1
 801fd48:	0692      	lsls	r2, r2, #26
 801fd4a:	d42b      	bmi.n	801fda4 <_printf_common+0xb0>
 801fd4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801fd50:	4641      	mov	r1, r8
 801fd52:	4638      	mov	r0, r7
 801fd54:	47c8      	blx	r9
 801fd56:	3001      	adds	r0, #1
 801fd58:	d01e      	beq.n	801fd98 <_printf_common+0xa4>
 801fd5a:	6823      	ldr	r3, [r4, #0]
 801fd5c:	6922      	ldr	r2, [r4, #16]
 801fd5e:	f003 0306 	and.w	r3, r3, #6
 801fd62:	2b04      	cmp	r3, #4
 801fd64:	bf02      	ittt	eq
 801fd66:	68e5      	ldreq	r5, [r4, #12]
 801fd68:	6833      	ldreq	r3, [r6, #0]
 801fd6a:	1aed      	subeq	r5, r5, r3
 801fd6c:	68a3      	ldr	r3, [r4, #8]
 801fd6e:	bf0c      	ite	eq
 801fd70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801fd74:	2500      	movne	r5, #0
 801fd76:	4293      	cmp	r3, r2
 801fd78:	bfc4      	itt	gt
 801fd7a:	1a9b      	subgt	r3, r3, r2
 801fd7c:	18ed      	addgt	r5, r5, r3
 801fd7e:	2600      	movs	r6, #0
 801fd80:	341a      	adds	r4, #26
 801fd82:	42b5      	cmp	r5, r6
 801fd84:	d11a      	bne.n	801fdbc <_printf_common+0xc8>
 801fd86:	2000      	movs	r0, #0
 801fd88:	e008      	b.n	801fd9c <_printf_common+0xa8>
 801fd8a:	2301      	movs	r3, #1
 801fd8c:	4652      	mov	r2, sl
 801fd8e:	4641      	mov	r1, r8
 801fd90:	4638      	mov	r0, r7
 801fd92:	47c8      	blx	r9
 801fd94:	3001      	adds	r0, #1
 801fd96:	d103      	bne.n	801fda0 <_printf_common+0xac>
 801fd98:	f04f 30ff 	mov.w	r0, #4294967295
 801fd9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fda0:	3501      	adds	r5, #1
 801fda2:	e7c6      	b.n	801fd32 <_printf_common+0x3e>
 801fda4:	18e1      	adds	r1, r4, r3
 801fda6:	1c5a      	adds	r2, r3, #1
 801fda8:	2030      	movs	r0, #48	@ 0x30
 801fdaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801fdae:	4422      	add	r2, r4
 801fdb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801fdb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801fdb8:	3302      	adds	r3, #2
 801fdba:	e7c7      	b.n	801fd4c <_printf_common+0x58>
 801fdbc:	2301      	movs	r3, #1
 801fdbe:	4622      	mov	r2, r4
 801fdc0:	4641      	mov	r1, r8
 801fdc2:	4638      	mov	r0, r7
 801fdc4:	47c8      	blx	r9
 801fdc6:	3001      	adds	r0, #1
 801fdc8:	d0e6      	beq.n	801fd98 <_printf_common+0xa4>
 801fdca:	3601      	adds	r6, #1
 801fdcc:	e7d9      	b.n	801fd82 <_printf_common+0x8e>
	...

0801fdd0 <_printf_i>:
 801fdd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801fdd4:	7e0f      	ldrb	r7, [r1, #24]
 801fdd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801fdd8:	2f78      	cmp	r7, #120	@ 0x78
 801fdda:	4691      	mov	r9, r2
 801fddc:	4680      	mov	r8, r0
 801fdde:	460c      	mov	r4, r1
 801fde0:	469a      	mov	sl, r3
 801fde2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801fde6:	d807      	bhi.n	801fdf8 <_printf_i+0x28>
 801fde8:	2f62      	cmp	r7, #98	@ 0x62
 801fdea:	d80a      	bhi.n	801fe02 <_printf_i+0x32>
 801fdec:	2f00      	cmp	r7, #0
 801fdee:	f000 80d1 	beq.w	801ff94 <_printf_i+0x1c4>
 801fdf2:	2f58      	cmp	r7, #88	@ 0x58
 801fdf4:	f000 80b8 	beq.w	801ff68 <_printf_i+0x198>
 801fdf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801fdfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801fe00:	e03a      	b.n	801fe78 <_printf_i+0xa8>
 801fe02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801fe06:	2b15      	cmp	r3, #21
 801fe08:	d8f6      	bhi.n	801fdf8 <_printf_i+0x28>
 801fe0a:	a101      	add	r1, pc, #4	@ (adr r1, 801fe10 <_printf_i+0x40>)
 801fe0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801fe10:	0801fe69 	.word	0x0801fe69
 801fe14:	0801fe7d 	.word	0x0801fe7d
 801fe18:	0801fdf9 	.word	0x0801fdf9
 801fe1c:	0801fdf9 	.word	0x0801fdf9
 801fe20:	0801fdf9 	.word	0x0801fdf9
 801fe24:	0801fdf9 	.word	0x0801fdf9
 801fe28:	0801fe7d 	.word	0x0801fe7d
 801fe2c:	0801fdf9 	.word	0x0801fdf9
 801fe30:	0801fdf9 	.word	0x0801fdf9
 801fe34:	0801fdf9 	.word	0x0801fdf9
 801fe38:	0801fdf9 	.word	0x0801fdf9
 801fe3c:	0801ff7b 	.word	0x0801ff7b
 801fe40:	0801fea7 	.word	0x0801fea7
 801fe44:	0801ff35 	.word	0x0801ff35
 801fe48:	0801fdf9 	.word	0x0801fdf9
 801fe4c:	0801fdf9 	.word	0x0801fdf9
 801fe50:	0801ff9d 	.word	0x0801ff9d
 801fe54:	0801fdf9 	.word	0x0801fdf9
 801fe58:	0801fea7 	.word	0x0801fea7
 801fe5c:	0801fdf9 	.word	0x0801fdf9
 801fe60:	0801fdf9 	.word	0x0801fdf9
 801fe64:	0801ff3d 	.word	0x0801ff3d
 801fe68:	6833      	ldr	r3, [r6, #0]
 801fe6a:	1d1a      	adds	r2, r3, #4
 801fe6c:	681b      	ldr	r3, [r3, #0]
 801fe6e:	6032      	str	r2, [r6, #0]
 801fe70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801fe74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801fe78:	2301      	movs	r3, #1
 801fe7a:	e09c      	b.n	801ffb6 <_printf_i+0x1e6>
 801fe7c:	6833      	ldr	r3, [r6, #0]
 801fe7e:	6820      	ldr	r0, [r4, #0]
 801fe80:	1d19      	adds	r1, r3, #4
 801fe82:	6031      	str	r1, [r6, #0]
 801fe84:	0606      	lsls	r6, r0, #24
 801fe86:	d501      	bpl.n	801fe8c <_printf_i+0xbc>
 801fe88:	681d      	ldr	r5, [r3, #0]
 801fe8a:	e003      	b.n	801fe94 <_printf_i+0xc4>
 801fe8c:	0645      	lsls	r5, r0, #25
 801fe8e:	d5fb      	bpl.n	801fe88 <_printf_i+0xb8>
 801fe90:	f9b3 5000 	ldrsh.w	r5, [r3]
 801fe94:	2d00      	cmp	r5, #0
 801fe96:	da03      	bge.n	801fea0 <_printf_i+0xd0>
 801fe98:	232d      	movs	r3, #45	@ 0x2d
 801fe9a:	426d      	negs	r5, r5
 801fe9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801fea0:	4858      	ldr	r0, [pc, #352]	@ (8020004 <_printf_i+0x234>)
 801fea2:	230a      	movs	r3, #10
 801fea4:	e011      	b.n	801feca <_printf_i+0xfa>
 801fea6:	6821      	ldr	r1, [r4, #0]
 801fea8:	6833      	ldr	r3, [r6, #0]
 801feaa:	0608      	lsls	r0, r1, #24
 801feac:	f853 5b04 	ldr.w	r5, [r3], #4
 801feb0:	d402      	bmi.n	801feb8 <_printf_i+0xe8>
 801feb2:	0649      	lsls	r1, r1, #25
 801feb4:	bf48      	it	mi
 801feb6:	b2ad      	uxthmi	r5, r5
 801feb8:	2f6f      	cmp	r7, #111	@ 0x6f
 801feba:	4852      	ldr	r0, [pc, #328]	@ (8020004 <_printf_i+0x234>)
 801febc:	6033      	str	r3, [r6, #0]
 801febe:	bf14      	ite	ne
 801fec0:	230a      	movne	r3, #10
 801fec2:	2308      	moveq	r3, #8
 801fec4:	2100      	movs	r1, #0
 801fec6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801feca:	6866      	ldr	r6, [r4, #4]
 801fecc:	60a6      	str	r6, [r4, #8]
 801fece:	2e00      	cmp	r6, #0
 801fed0:	db05      	blt.n	801fede <_printf_i+0x10e>
 801fed2:	6821      	ldr	r1, [r4, #0]
 801fed4:	432e      	orrs	r6, r5
 801fed6:	f021 0104 	bic.w	r1, r1, #4
 801feda:	6021      	str	r1, [r4, #0]
 801fedc:	d04b      	beq.n	801ff76 <_printf_i+0x1a6>
 801fede:	4616      	mov	r6, r2
 801fee0:	fbb5 f1f3 	udiv	r1, r5, r3
 801fee4:	fb03 5711 	mls	r7, r3, r1, r5
 801fee8:	5dc7      	ldrb	r7, [r0, r7]
 801feea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801feee:	462f      	mov	r7, r5
 801fef0:	42bb      	cmp	r3, r7
 801fef2:	460d      	mov	r5, r1
 801fef4:	d9f4      	bls.n	801fee0 <_printf_i+0x110>
 801fef6:	2b08      	cmp	r3, #8
 801fef8:	d10b      	bne.n	801ff12 <_printf_i+0x142>
 801fefa:	6823      	ldr	r3, [r4, #0]
 801fefc:	07df      	lsls	r7, r3, #31
 801fefe:	d508      	bpl.n	801ff12 <_printf_i+0x142>
 801ff00:	6923      	ldr	r3, [r4, #16]
 801ff02:	6861      	ldr	r1, [r4, #4]
 801ff04:	4299      	cmp	r1, r3
 801ff06:	bfde      	ittt	le
 801ff08:	2330      	movle	r3, #48	@ 0x30
 801ff0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ff0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ff12:	1b92      	subs	r2, r2, r6
 801ff14:	6122      	str	r2, [r4, #16]
 801ff16:	f8cd a000 	str.w	sl, [sp]
 801ff1a:	464b      	mov	r3, r9
 801ff1c:	aa03      	add	r2, sp, #12
 801ff1e:	4621      	mov	r1, r4
 801ff20:	4640      	mov	r0, r8
 801ff22:	f7ff fee7 	bl	801fcf4 <_printf_common>
 801ff26:	3001      	adds	r0, #1
 801ff28:	d14a      	bne.n	801ffc0 <_printf_i+0x1f0>
 801ff2a:	f04f 30ff 	mov.w	r0, #4294967295
 801ff2e:	b004      	add	sp, #16
 801ff30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ff34:	6823      	ldr	r3, [r4, #0]
 801ff36:	f043 0320 	orr.w	r3, r3, #32
 801ff3a:	6023      	str	r3, [r4, #0]
 801ff3c:	4832      	ldr	r0, [pc, #200]	@ (8020008 <_printf_i+0x238>)
 801ff3e:	2778      	movs	r7, #120	@ 0x78
 801ff40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ff44:	6823      	ldr	r3, [r4, #0]
 801ff46:	6831      	ldr	r1, [r6, #0]
 801ff48:	061f      	lsls	r7, r3, #24
 801ff4a:	f851 5b04 	ldr.w	r5, [r1], #4
 801ff4e:	d402      	bmi.n	801ff56 <_printf_i+0x186>
 801ff50:	065f      	lsls	r7, r3, #25
 801ff52:	bf48      	it	mi
 801ff54:	b2ad      	uxthmi	r5, r5
 801ff56:	6031      	str	r1, [r6, #0]
 801ff58:	07d9      	lsls	r1, r3, #31
 801ff5a:	bf44      	itt	mi
 801ff5c:	f043 0320 	orrmi.w	r3, r3, #32
 801ff60:	6023      	strmi	r3, [r4, #0]
 801ff62:	b11d      	cbz	r5, 801ff6c <_printf_i+0x19c>
 801ff64:	2310      	movs	r3, #16
 801ff66:	e7ad      	b.n	801fec4 <_printf_i+0xf4>
 801ff68:	4826      	ldr	r0, [pc, #152]	@ (8020004 <_printf_i+0x234>)
 801ff6a:	e7e9      	b.n	801ff40 <_printf_i+0x170>
 801ff6c:	6823      	ldr	r3, [r4, #0]
 801ff6e:	f023 0320 	bic.w	r3, r3, #32
 801ff72:	6023      	str	r3, [r4, #0]
 801ff74:	e7f6      	b.n	801ff64 <_printf_i+0x194>
 801ff76:	4616      	mov	r6, r2
 801ff78:	e7bd      	b.n	801fef6 <_printf_i+0x126>
 801ff7a:	6833      	ldr	r3, [r6, #0]
 801ff7c:	6825      	ldr	r5, [r4, #0]
 801ff7e:	6961      	ldr	r1, [r4, #20]
 801ff80:	1d18      	adds	r0, r3, #4
 801ff82:	6030      	str	r0, [r6, #0]
 801ff84:	062e      	lsls	r6, r5, #24
 801ff86:	681b      	ldr	r3, [r3, #0]
 801ff88:	d501      	bpl.n	801ff8e <_printf_i+0x1be>
 801ff8a:	6019      	str	r1, [r3, #0]
 801ff8c:	e002      	b.n	801ff94 <_printf_i+0x1c4>
 801ff8e:	0668      	lsls	r0, r5, #25
 801ff90:	d5fb      	bpl.n	801ff8a <_printf_i+0x1ba>
 801ff92:	8019      	strh	r1, [r3, #0]
 801ff94:	2300      	movs	r3, #0
 801ff96:	6123      	str	r3, [r4, #16]
 801ff98:	4616      	mov	r6, r2
 801ff9a:	e7bc      	b.n	801ff16 <_printf_i+0x146>
 801ff9c:	6833      	ldr	r3, [r6, #0]
 801ff9e:	1d1a      	adds	r2, r3, #4
 801ffa0:	6032      	str	r2, [r6, #0]
 801ffa2:	681e      	ldr	r6, [r3, #0]
 801ffa4:	6862      	ldr	r2, [r4, #4]
 801ffa6:	2100      	movs	r1, #0
 801ffa8:	4630      	mov	r0, r6
 801ffaa:	f7e0 f911 	bl	80001d0 <memchr>
 801ffae:	b108      	cbz	r0, 801ffb4 <_printf_i+0x1e4>
 801ffb0:	1b80      	subs	r0, r0, r6
 801ffb2:	6060      	str	r0, [r4, #4]
 801ffb4:	6863      	ldr	r3, [r4, #4]
 801ffb6:	6123      	str	r3, [r4, #16]
 801ffb8:	2300      	movs	r3, #0
 801ffba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ffbe:	e7aa      	b.n	801ff16 <_printf_i+0x146>
 801ffc0:	6923      	ldr	r3, [r4, #16]
 801ffc2:	4632      	mov	r2, r6
 801ffc4:	4649      	mov	r1, r9
 801ffc6:	4640      	mov	r0, r8
 801ffc8:	47d0      	blx	sl
 801ffca:	3001      	adds	r0, #1
 801ffcc:	d0ad      	beq.n	801ff2a <_printf_i+0x15a>
 801ffce:	6823      	ldr	r3, [r4, #0]
 801ffd0:	079b      	lsls	r3, r3, #30
 801ffd2:	d413      	bmi.n	801fffc <_printf_i+0x22c>
 801ffd4:	68e0      	ldr	r0, [r4, #12]
 801ffd6:	9b03      	ldr	r3, [sp, #12]
 801ffd8:	4298      	cmp	r0, r3
 801ffda:	bfb8      	it	lt
 801ffdc:	4618      	movlt	r0, r3
 801ffde:	e7a6      	b.n	801ff2e <_printf_i+0x15e>
 801ffe0:	2301      	movs	r3, #1
 801ffe2:	4632      	mov	r2, r6
 801ffe4:	4649      	mov	r1, r9
 801ffe6:	4640      	mov	r0, r8
 801ffe8:	47d0      	blx	sl
 801ffea:	3001      	adds	r0, #1
 801ffec:	d09d      	beq.n	801ff2a <_printf_i+0x15a>
 801ffee:	3501      	adds	r5, #1
 801fff0:	68e3      	ldr	r3, [r4, #12]
 801fff2:	9903      	ldr	r1, [sp, #12]
 801fff4:	1a5b      	subs	r3, r3, r1
 801fff6:	42ab      	cmp	r3, r5
 801fff8:	dcf2      	bgt.n	801ffe0 <_printf_i+0x210>
 801fffa:	e7eb      	b.n	801ffd4 <_printf_i+0x204>
 801fffc:	2500      	movs	r5, #0
 801fffe:	f104 0619 	add.w	r6, r4, #25
 8020002:	e7f5      	b.n	801fff0 <_printf_i+0x220>
 8020004:	0802394a 	.word	0x0802394a
 8020008:	0802395b 	.word	0x0802395b

0802000c <__sflush_r>:
 802000c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8020010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020014:	0716      	lsls	r6, r2, #28
 8020016:	4605      	mov	r5, r0
 8020018:	460c      	mov	r4, r1
 802001a:	d454      	bmi.n	80200c6 <__sflush_r+0xba>
 802001c:	684b      	ldr	r3, [r1, #4]
 802001e:	2b00      	cmp	r3, #0
 8020020:	dc02      	bgt.n	8020028 <__sflush_r+0x1c>
 8020022:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8020024:	2b00      	cmp	r3, #0
 8020026:	dd48      	ble.n	80200ba <__sflush_r+0xae>
 8020028:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802002a:	2e00      	cmp	r6, #0
 802002c:	d045      	beq.n	80200ba <__sflush_r+0xae>
 802002e:	2300      	movs	r3, #0
 8020030:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8020034:	682f      	ldr	r7, [r5, #0]
 8020036:	6a21      	ldr	r1, [r4, #32]
 8020038:	602b      	str	r3, [r5, #0]
 802003a:	d030      	beq.n	802009e <__sflush_r+0x92>
 802003c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802003e:	89a3      	ldrh	r3, [r4, #12]
 8020040:	0759      	lsls	r1, r3, #29
 8020042:	d505      	bpl.n	8020050 <__sflush_r+0x44>
 8020044:	6863      	ldr	r3, [r4, #4]
 8020046:	1ad2      	subs	r2, r2, r3
 8020048:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802004a:	b10b      	cbz	r3, 8020050 <__sflush_r+0x44>
 802004c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802004e:	1ad2      	subs	r2, r2, r3
 8020050:	2300      	movs	r3, #0
 8020052:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8020054:	6a21      	ldr	r1, [r4, #32]
 8020056:	4628      	mov	r0, r5
 8020058:	47b0      	blx	r6
 802005a:	1c43      	adds	r3, r0, #1
 802005c:	89a3      	ldrh	r3, [r4, #12]
 802005e:	d106      	bne.n	802006e <__sflush_r+0x62>
 8020060:	6829      	ldr	r1, [r5, #0]
 8020062:	291d      	cmp	r1, #29
 8020064:	d82b      	bhi.n	80200be <__sflush_r+0xb2>
 8020066:	4a2a      	ldr	r2, [pc, #168]	@ (8020110 <__sflush_r+0x104>)
 8020068:	40ca      	lsrs	r2, r1
 802006a:	07d6      	lsls	r6, r2, #31
 802006c:	d527      	bpl.n	80200be <__sflush_r+0xb2>
 802006e:	2200      	movs	r2, #0
 8020070:	6062      	str	r2, [r4, #4]
 8020072:	04d9      	lsls	r1, r3, #19
 8020074:	6922      	ldr	r2, [r4, #16]
 8020076:	6022      	str	r2, [r4, #0]
 8020078:	d504      	bpl.n	8020084 <__sflush_r+0x78>
 802007a:	1c42      	adds	r2, r0, #1
 802007c:	d101      	bne.n	8020082 <__sflush_r+0x76>
 802007e:	682b      	ldr	r3, [r5, #0]
 8020080:	b903      	cbnz	r3, 8020084 <__sflush_r+0x78>
 8020082:	6560      	str	r0, [r4, #84]	@ 0x54
 8020084:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020086:	602f      	str	r7, [r5, #0]
 8020088:	b1b9      	cbz	r1, 80200ba <__sflush_r+0xae>
 802008a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802008e:	4299      	cmp	r1, r3
 8020090:	d002      	beq.n	8020098 <__sflush_r+0x8c>
 8020092:	4628      	mov	r0, r5
 8020094:	f7ff fa94 	bl	801f5c0 <_free_r>
 8020098:	2300      	movs	r3, #0
 802009a:	6363      	str	r3, [r4, #52]	@ 0x34
 802009c:	e00d      	b.n	80200ba <__sflush_r+0xae>
 802009e:	2301      	movs	r3, #1
 80200a0:	4628      	mov	r0, r5
 80200a2:	47b0      	blx	r6
 80200a4:	4602      	mov	r2, r0
 80200a6:	1c50      	adds	r0, r2, #1
 80200a8:	d1c9      	bne.n	802003e <__sflush_r+0x32>
 80200aa:	682b      	ldr	r3, [r5, #0]
 80200ac:	2b00      	cmp	r3, #0
 80200ae:	d0c6      	beq.n	802003e <__sflush_r+0x32>
 80200b0:	2b1d      	cmp	r3, #29
 80200b2:	d001      	beq.n	80200b8 <__sflush_r+0xac>
 80200b4:	2b16      	cmp	r3, #22
 80200b6:	d11e      	bne.n	80200f6 <__sflush_r+0xea>
 80200b8:	602f      	str	r7, [r5, #0]
 80200ba:	2000      	movs	r0, #0
 80200bc:	e022      	b.n	8020104 <__sflush_r+0xf8>
 80200be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80200c2:	b21b      	sxth	r3, r3
 80200c4:	e01b      	b.n	80200fe <__sflush_r+0xf2>
 80200c6:	690f      	ldr	r7, [r1, #16]
 80200c8:	2f00      	cmp	r7, #0
 80200ca:	d0f6      	beq.n	80200ba <__sflush_r+0xae>
 80200cc:	0793      	lsls	r3, r2, #30
 80200ce:	680e      	ldr	r6, [r1, #0]
 80200d0:	bf08      	it	eq
 80200d2:	694b      	ldreq	r3, [r1, #20]
 80200d4:	600f      	str	r7, [r1, #0]
 80200d6:	bf18      	it	ne
 80200d8:	2300      	movne	r3, #0
 80200da:	eba6 0807 	sub.w	r8, r6, r7
 80200de:	608b      	str	r3, [r1, #8]
 80200e0:	f1b8 0f00 	cmp.w	r8, #0
 80200e4:	dde9      	ble.n	80200ba <__sflush_r+0xae>
 80200e6:	6a21      	ldr	r1, [r4, #32]
 80200e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80200ea:	4643      	mov	r3, r8
 80200ec:	463a      	mov	r2, r7
 80200ee:	4628      	mov	r0, r5
 80200f0:	47b0      	blx	r6
 80200f2:	2800      	cmp	r0, #0
 80200f4:	dc08      	bgt.n	8020108 <__sflush_r+0xfc>
 80200f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80200fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80200fe:	81a3      	strh	r3, [r4, #12]
 8020100:	f04f 30ff 	mov.w	r0, #4294967295
 8020104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020108:	4407      	add	r7, r0
 802010a:	eba8 0800 	sub.w	r8, r8, r0
 802010e:	e7e7      	b.n	80200e0 <__sflush_r+0xd4>
 8020110:	20400001 	.word	0x20400001

08020114 <_fflush_r>:
 8020114:	b538      	push	{r3, r4, r5, lr}
 8020116:	690b      	ldr	r3, [r1, #16]
 8020118:	4605      	mov	r5, r0
 802011a:	460c      	mov	r4, r1
 802011c:	b913      	cbnz	r3, 8020124 <_fflush_r+0x10>
 802011e:	2500      	movs	r5, #0
 8020120:	4628      	mov	r0, r5
 8020122:	bd38      	pop	{r3, r4, r5, pc}
 8020124:	b118      	cbz	r0, 802012e <_fflush_r+0x1a>
 8020126:	6a03      	ldr	r3, [r0, #32]
 8020128:	b90b      	cbnz	r3, 802012e <_fflush_r+0x1a>
 802012a:	f7fe fe53 	bl	801edd4 <__sinit>
 802012e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020132:	2b00      	cmp	r3, #0
 8020134:	d0f3      	beq.n	802011e <_fflush_r+0xa>
 8020136:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8020138:	07d0      	lsls	r0, r2, #31
 802013a:	d404      	bmi.n	8020146 <_fflush_r+0x32>
 802013c:	0599      	lsls	r1, r3, #22
 802013e:	d402      	bmi.n	8020146 <_fflush_r+0x32>
 8020140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020142:	f7ff fa0e 	bl	801f562 <__retarget_lock_acquire_recursive>
 8020146:	4628      	mov	r0, r5
 8020148:	4621      	mov	r1, r4
 802014a:	f7ff ff5f 	bl	802000c <__sflush_r>
 802014e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020150:	07da      	lsls	r2, r3, #31
 8020152:	4605      	mov	r5, r0
 8020154:	d4e4      	bmi.n	8020120 <_fflush_r+0xc>
 8020156:	89a3      	ldrh	r3, [r4, #12]
 8020158:	059b      	lsls	r3, r3, #22
 802015a:	d4e1      	bmi.n	8020120 <_fflush_r+0xc>
 802015c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802015e:	f7ff fa01 	bl	801f564 <__retarget_lock_release_recursive>
 8020162:	e7dd      	b.n	8020120 <_fflush_r+0xc>

08020164 <fiprintf>:
 8020164:	b40e      	push	{r1, r2, r3}
 8020166:	b503      	push	{r0, r1, lr}
 8020168:	4601      	mov	r1, r0
 802016a:	ab03      	add	r3, sp, #12
 802016c:	4805      	ldr	r0, [pc, #20]	@ (8020184 <fiprintf+0x20>)
 802016e:	f853 2b04 	ldr.w	r2, [r3], #4
 8020172:	6800      	ldr	r0, [r0, #0]
 8020174:	9301      	str	r3, [sp, #4]
 8020176:	f7ff fca5 	bl	801fac4 <_vfiprintf_r>
 802017a:	b002      	add	sp, #8
 802017c:	f85d eb04 	ldr.w	lr, [sp], #4
 8020180:	b003      	add	sp, #12
 8020182:	4770      	bx	lr
 8020184:	20000044 	.word	0x20000044

08020188 <__swhatbuf_r>:
 8020188:	b570      	push	{r4, r5, r6, lr}
 802018a:	460c      	mov	r4, r1
 802018c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020190:	2900      	cmp	r1, #0
 8020192:	b096      	sub	sp, #88	@ 0x58
 8020194:	4615      	mov	r5, r2
 8020196:	461e      	mov	r6, r3
 8020198:	da0d      	bge.n	80201b6 <__swhatbuf_r+0x2e>
 802019a:	89a3      	ldrh	r3, [r4, #12]
 802019c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80201a0:	f04f 0100 	mov.w	r1, #0
 80201a4:	bf14      	ite	ne
 80201a6:	2340      	movne	r3, #64	@ 0x40
 80201a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80201ac:	2000      	movs	r0, #0
 80201ae:	6031      	str	r1, [r6, #0]
 80201b0:	602b      	str	r3, [r5, #0]
 80201b2:	b016      	add	sp, #88	@ 0x58
 80201b4:	bd70      	pop	{r4, r5, r6, pc}
 80201b6:	466a      	mov	r2, sp
 80201b8:	f000 f856 	bl	8020268 <_fstat_r>
 80201bc:	2800      	cmp	r0, #0
 80201be:	dbec      	blt.n	802019a <__swhatbuf_r+0x12>
 80201c0:	9901      	ldr	r1, [sp, #4]
 80201c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80201c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80201ca:	4259      	negs	r1, r3
 80201cc:	4159      	adcs	r1, r3
 80201ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80201d2:	e7eb      	b.n	80201ac <__swhatbuf_r+0x24>

080201d4 <__smakebuf_r>:
 80201d4:	898b      	ldrh	r3, [r1, #12]
 80201d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80201d8:	079d      	lsls	r5, r3, #30
 80201da:	4606      	mov	r6, r0
 80201dc:	460c      	mov	r4, r1
 80201de:	d507      	bpl.n	80201f0 <__smakebuf_r+0x1c>
 80201e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80201e4:	6023      	str	r3, [r4, #0]
 80201e6:	6123      	str	r3, [r4, #16]
 80201e8:	2301      	movs	r3, #1
 80201ea:	6163      	str	r3, [r4, #20]
 80201ec:	b003      	add	sp, #12
 80201ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80201f0:	ab01      	add	r3, sp, #4
 80201f2:	466a      	mov	r2, sp
 80201f4:	f7ff ffc8 	bl	8020188 <__swhatbuf_r>
 80201f8:	9f00      	ldr	r7, [sp, #0]
 80201fa:	4605      	mov	r5, r0
 80201fc:	4639      	mov	r1, r7
 80201fe:	4630      	mov	r0, r6
 8020200:	f7ff fa52 	bl	801f6a8 <_malloc_r>
 8020204:	b948      	cbnz	r0, 802021a <__smakebuf_r+0x46>
 8020206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802020a:	059a      	lsls	r2, r3, #22
 802020c:	d4ee      	bmi.n	80201ec <__smakebuf_r+0x18>
 802020e:	f023 0303 	bic.w	r3, r3, #3
 8020212:	f043 0302 	orr.w	r3, r3, #2
 8020216:	81a3      	strh	r3, [r4, #12]
 8020218:	e7e2      	b.n	80201e0 <__smakebuf_r+0xc>
 802021a:	89a3      	ldrh	r3, [r4, #12]
 802021c:	6020      	str	r0, [r4, #0]
 802021e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020222:	81a3      	strh	r3, [r4, #12]
 8020224:	9b01      	ldr	r3, [sp, #4]
 8020226:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802022a:	b15b      	cbz	r3, 8020244 <__smakebuf_r+0x70>
 802022c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020230:	4630      	mov	r0, r6
 8020232:	f000 f82b 	bl	802028c <_isatty_r>
 8020236:	b128      	cbz	r0, 8020244 <__smakebuf_r+0x70>
 8020238:	89a3      	ldrh	r3, [r4, #12]
 802023a:	f023 0303 	bic.w	r3, r3, #3
 802023e:	f043 0301 	orr.w	r3, r3, #1
 8020242:	81a3      	strh	r3, [r4, #12]
 8020244:	89a3      	ldrh	r3, [r4, #12]
 8020246:	431d      	orrs	r5, r3
 8020248:	81a5      	strh	r5, [r4, #12]
 802024a:	e7cf      	b.n	80201ec <__smakebuf_r+0x18>

0802024c <strchr>:
 802024c:	b2c9      	uxtb	r1, r1
 802024e:	4603      	mov	r3, r0
 8020250:	4618      	mov	r0, r3
 8020252:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020256:	b112      	cbz	r2, 802025e <strchr+0x12>
 8020258:	428a      	cmp	r2, r1
 802025a:	d1f9      	bne.n	8020250 <strchr+0x4>
 802025c:	4770      	bx	lr
 802025e:	2900      	cmp	r1, #0
 8020260:	bf18      	it	ne
 8020262:	2000      	movne	r0, #0
 8020264:	4770      	bx	lr
	...

08020268 <_fstat_r>:
 8020268:	b538      	push	{r3, r4, r5, lr}
 802026a:	4d07      	ldr	r5, [pc, #28]	@ (8020288 <_fstat_r+0x20>)
 802026c:	2300      	movs	r3, #0
 802026e:	4604      	mov	r4, r0
 8020270:	4608      	mov	r0, r1
 8020272:	4611      	mov	r1, r2
 8020274:	602b      	str	r3, [r5, #0]
 8020276:	f7e3 f95b 	bl	8003530 <_fstat>
 802027a:	1c43      	adds	r3, r0, #1
 802027c:	d102      	bne.n	8020284 <_fstat_r+0x1c>
 802027e:	682b      	ldr	r3, [r5, #0]
 8020280:	b103      	cbz	r3, 8020284 <_fstat_r+0x1c>
 8020282:	6023      	str	r3, [r4, #0]
 8020284:	bd38      	pop	{r3, r4, r5, pc}
 8020286:	bf00      	nop
 8020288:	200133e8 	.word	0x200133e8

0802028c <_isatty_r>:
 802028c:	b538      	push	{r3, r4, r5, lr}
 802028e:	4d06      	ldr	r5, [pc, #24]	@ (80202a8 <_isatty_r+0x1c>)
 8020290:	2300      	movs	r3, #0
 8020292:	4604      	mov	r4, r0
 8020294:	4608      	mov	r0, r1
 8020296:	602b      	str	r3, [r5, #0]
 8020298:	f7e3 f95a 	bl	8003550 <_isatty>
 802029c:	1c43      	adds	r3, r0, #1
 802029e:	d102      	bne.n	80202a6 <_isatty_r+0x1a>
 80202a0:	682b      	ldr	r3, [r5, #0]
 80202a2:	b103      	cbz	r3, 80202a6 <_isatty_r+0x1a>
 80202a4:	6023      	str	r3, [r4, #0]
 80202a6:	bd38      	pop	{r3, r4, r5, pc}
 80202a8:	200133e8 	.word	0x200133e8

080202ac <_sbrk_r>:
 80202ac:	b538      	push	{r3, r4, r5, lr}
 80202ae:	4d06      	ldr	r5, [pc, #24]	@ (80202c8 <_sbrk_r+0x1c>)
 80202b0:	2300      	movs	r3, #0
 80202b2:	4604      	mov	r4, r0
 80202b4:	4608      	mov	r0, r1
 80202b6:	602b      	str	r3, [r5, #0]
 80202b8:	f7e3 f962 	bl	8003580 <_sbrk>
 80202bc:	1c43      	adds	r3, r0, #1
 80202be:	d102      	bne.n	80202c6 <_sbrk_r+0x1a>
 80202c0:	682b      	ldr	r3, [r5, #0]
 80202c2:	b103      	cbz	r3, 80202c6 <_sbrk_r+0x1a>
 80202c4:	6023      	str	r3, [r4, #0]
 80202c6:	bd38      	pop	{r3, r4, r5, pc}
 80202c8:	200133e8 	.word	0x200133e8

080202cc <abort>:
 80202cc:	b508      	push	{r3, lr}
 80202ce:	2006      	movs	r0, #6
 80202d0:	f000 f85a 	bl	8020388 <raise>
 80202d4:	2001      	movs	r0, #1
 80202d6:	f7e3 f8f7 	bl	80034c8 <_exit>

080202da <_realloc_r>:
 80202da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80202de:	4607      	mov	r7, r0
 80202e0:	4614      	mov	r4, r2
 80202e2:	460d      	mov	r5, r1
 80202e4:	b921      	cbnz	r1, 80202f0 <_realloc_r+0x16>
 80202e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80202ea:	4611      	mov	r1, r2
 80202ec:	f7ff b9dc 	b.w	801f6a8 <_malloc_r>
 80202f0:	b92a      	cbnz	r2, 80202fe <_realloc_r+0x24>
 80202f2:	f7ff f965 	bl	801f5c0 <_free_r>
 80202f6:	4625      	mov	r5, r4
 80202f8:	4628      	mov	r0, r5
 80202fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80202fe:	f000 f85f 	bl	80203c0 <_malloc_usable_size_r>
 8020302:	4284      	cmp	r4, r0
 8020304:	4606      	mov	r6, r0
 8020306:	d802      	bhi.n	802030e <_realloc_r+0x34>
 8020308:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 802030c:	d8f4      	bhi.n	80202f8 <_realloc_r+0x1e>
 802030e:	4621      	mov	r1, r4
 8020310:	4638      	mov	r0, r7
 8020312:	f7ff f9c9 	bl	801f6a8 <_malloc_r>
 8020316:	4680      	mov	r8, r0
 8020318:	b908      	cbnz	r0, 802031e <_realloc_r+0x44>
 802031a:	4645      	mov	r5, r8
 802031c:	e7ec      	b.n	80202f8 <_realloc_r+0x1e>
 802031e:	42b4      	cmp	r4, r6
 8020320:	4622      	mov	r2, r4
 8020322:	4629      	mov	r1, r5
 8020324:	bf28      	it	cs
 8020326:	4632      	movcs	r2, r6
 8020328:	f7ff f91d 	bl	801f566 <memcpy>
 802032c:	4629      	mov	r1, r5
 802032e:	4638      	mov	r0, r7
 8020330:	f7ff f946 	bl	801f5c0 <_free_r>
 8020334:	e7f1      	b.n	802031a <_realloc_r+0x40>

08020336 <_raise_r>:
 8020336:	291f      	cmp	r1, #31
 8020338:	b538      	push	{r3, r4, r5, lr}
 802033a:	4605      	mov	r5, r0
 802033c:	460c      	mov	r4, r1
 802033e:	d904      	bls.n	802034a <_raise_r+0x14>
 8020340:	2316      	movs	r3, #22
 8020342:	6003      	str	r3, [r0, #0]
 8020344:	f04f 30ff 	mov.w	r0, #4294967295
 8020348:	bd38      	pop	{r3, r4, r5, pc}
 802034a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 802034c:	b112      	cbz	r2, 8020354 <_raise_r+0x1e>
 802034e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8020352:	b94b      	cbnz	r3, 8020368 <_raise_r+0x32>
 8020354:	4628      	mov	r0, r5
 8020356:	f000 f831 	bl	80203bc <_getpid_r>
 802035a:	4622      	mov	r2, r4
 802035c:	4601      	mov	r1, r0
 802035e:	4628      	mov	r0, r5
 8020360:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020364:	f000 b818 	b.w	8020398 <_kill_r>
 8020368:	2b01      	cmp	r3, #1
 802036a:	d00a      	beq.n	8020382 <_raise_r+0x4c>
 802036c:	1c59      	adds	r1, r3, #1
 802036e:	d103      	bne.n	8020378 <_raise_r+0x42>
 8020370:	2316      	movs	r3, #22
 8020372:	6003      	str	r3, [r0, #0]
 8020374:	2001      	movs	r0, #1
 8020376:	e7e7      	b.n	8020348 <_raise_r+0x12>
 8020378:	2100      	movs	r1, #0
 802037a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 802037e:	4620      	mov	r0, r4
 8020380:	4798      	blx	r3
 8020382:	2000      	movs	r0, #0
 8020384:	e7e0      	b.n	8020348 <_raise_r+0x12>
	...

08020388 <raise>:
 8020388:	4b02      	ldr	r3, [pc, #8]	@ (8020394 <raise+0xc>)
 802038a:	4601      	mov	r1, r0
 802038c:	6818      	ldr	r0, [r3, #0]
 802038e:	f7ff bfd2 	b.w	8020336 <_raise_r>
 8020392:	bf00      	nop
 8020394:	20000044 	.word	0x20000044

08020398 <_kill_r>:
 8020398:	b538      	push	{r3, r4, r5, lr}
 802039a:	4d07      	ldr	r5, [pc, #28]	@ (80203b8 <_kill_r+0x20>)
 802039c:	2300      	movs	r3, #0
 802039e:	4604      	mov	r4, r0
 80203a0:	4608      	mov	r0, r1
 80203a2:	4611      	mov	r1, r2
 80203a4:	602b      	str	r3, [r5, #0]
 80203a6:	f7e3 f87d 	bl	80034a4 <_kill>
 80203aa:	1c43      	adds	r3, r0, #1
 80203ac:	d102      	bne.n	80203b4 <_kill_r+0x1c>
 80203ae:	682b      	ldr	r3, [r5, #0]
 80203b0:	b103      	cbz	r3, 80203b4 <_kill_r+0x1c>
 80203b2:	6023      	str	r3, [r4, #0]
 80203b4:	bd38      	pop	{r3, r4, r5, pc}
 80203b6:	bf00      	nop
 80203b8:	200133e8 	.word	0x200133e8

080203bc <_getpid_r>:
 80203bc:	f7e3 b86a 	b.w	8003494 <_getpid>

080203c0 <_malloc_usable_size_r>:
 80203c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80203c4:	1f18      	subs	r0, r3, #4
 80203c6:	2b00      	cmp	r3, #0
 80203c8:	bfbc      	itt	lt
 80203ca:	580b      	ldrlt	r3, [r1, r0]
 80203cc:	18c0      	addlt	r0, r0, r3
 80203ce:	4770      	bx	lr

080203d0 <_init>:
 80203d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80203d2:	bf00      	nop
 80203d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80203d6:	bc08      	pop	{r3}
 80203d8:	469e      	mov	lr, r3
 80203da:	4770      	bx	lr

080203dc <_fini>:
 80203dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80203de:	bf00      	nop
 80203e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80203e2:	bc08      	pop	{r3}
 80203e4:	469e      	mov	lr, r3
 80203e6:	4770      	bx	lr
