INFO: [VRFC 10-163] Analyzing VHDL file "L:/VHDL/Vivado_Projects/spi_master/spi_master.srcs/sim_1/new/master_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_master_tb'
