/* SPDX-FileCopyrightText: Â© 2022-2024 Decompollaborate */
/* SPDX-License-Identifier: MIT */

/* Automatically generated. DO NOT MODIFY */

#[repr(u32)]
#[derive(Debug, Copy, Clone, Hash, PartialEq, Eq)]
#[allow(non_camel_case_types)]
pub enum OperandType {
    ALL_INVALID,
    cpu_rs,
    cpu_rt,
    cpu_rd,
    cpu_sa,
    cpu_zero,
    cpu_cop0d,
    cpu_fs,
    cpu_ft,
    cpu_fd,
    cpu_cop1cs,
    cpu_cop2t,
    cpu_cop2cd,
    cpu_op,
    cpu_hint,
    cpu_code,
    cpu_code_lower,
    cpu_copraw,
    cpu_label,
    cpu_immediate,
    cpu_branch_target_label,
    cpu_immediate_base,
    cpu_maybe_rd_rs,
    rsp_rs,
    rsp_rt,
    rsp_rd,
    rsp_cop0d,
    rsp_cop2t,
    rsp_cop2cd,
    rsp_vs,
    rsp_vt,
    rsp_vd,
    rsp_hint,
    rsp_vt_elementhigh,
    rsp_vt_elementlow,
    rsp_vd_de,
    rsp_vs_index,
    rsp_offset_rs,
    rsp_immediate_base,
    rsp_maybe_rd_rs,
    r3000gte_gbg,
    r3000gte_sf,
    r3000gte_mx,
    r3000gte_v,
    r3000gte_cv,
    r3000gte_lm,
    r4000allegrex_s_vs,
    r4000allegrex_s_vt,
    r4000allegrex_s_vd,
    r4000allegrex_s_vt_imm,
    r4000allegrex_s_vd_imm,
    r4000allegrex_p_vs,
    r4000allegrex_p_vt,
    r4000allegrex_p_vd,
    r4000allegrex_t_vs,
    r4000allegrex_t_vt,
    r4000allegrex_t_vd,
    r4000allegrex_q_vs,
    r4000allegrex_q_vt,
    r4000allegrex_q_vd,
    r4000allegrex_q_vt_imm,
    r4000allegrex_mp_vs,
    r4000allegrex_mp_vt,
    r4000allegrex_mp_vd,
    r4000allegrex_mp_vs_transpose,
    r4000allegrex_mt_vs,
    r4000allegrex_mt_vt,
    r4000allegrex_mt_vd,
    r4000allegrex_mt_vs_transpose,
    r4000allegrex_mq_vs,
    r4000allegrex_mq_vt,
    r4000allegrex_mq_vd,
    r4000allegrex_mq_vs_transpose,
    r4000allegrex_cop2cs,
    r4000allegrex_cop2cd,
    r4000allegrex_pos,
    r4000allegrex_size,
    r4000allegrex_size_plus_pos,
    r4000allegrex_imm3,
    r4000allegrex_offset14_base,
    r4000allegrex_offset14_base_maybe_wb,
    r4000allegrex_vcmp_cond,
    r4000allegrex_vcmp_cond_s_maybe_vs_maybe_vt,
    r4000allegrex_vcmp_cond_p_maybe_vs_maybe_vt,
    r4000allegrex_vcmp_cond_t_maybe_vs_maybe_vt,
    r4000allegrex_vcmp_cond_q_maybe_vs_maybe_vt,
    r4000allegrex_vconstant,
    r4000allegrex_power_of_two,
    r4000allegrex_vfpu_cc_bit,
    r4000allegrex_bn,
    r4000allegrex_int16,
    r4000allegrex_float16,
    r4000allegrex_p_vrot_code,
    r4000allegrex_t_vrot_code,
    r4000allegrex_q_vrot_code,
    r4000allegrex_rpx,
    r4000allegrex_rpy,
    r4000allegrex_rpz,
    r4000allegrex_rpw,
    r4000allegrex_wpx,
    r4000allegrex_wpy,
    r4000allegrex_wpz,
    r4000allegrex_wpw,
    r5900_I,
    r5900_Q,
    r5900_R,
    r5900_ACC,
    r5900_ACCxyzw,
    r5900_vfs,
    r5900_vft,
    r5900_vfd,
    r5900_vfsxyzw,
    r5900_vftxyzw,
    r5900_vfdxyzw,
    r5900_vfsn,
    r5900_vftn,
    r5900_vfdn,
    r5900_vfsl,
    r5900_vftl,
    r5900_vfdl,
    r5900_vfsm,
    r5900_vftm,
    r5900_vfdm,
    r5900_vis,
    r5900_vit,
    r5900_vid,
    r5900_vis_predecr,
    r5900_vit_predecr,
    r5900_vid_predecr,
    r5900_vis_postincr,
    r5900_vit_postincr,
    r5900_vid_postincr,
    r5900_vis_parenthesis,
    r5900_immediate5,
    r5900_immediate15,
    ALL_MAX,
}
