\hypertarget{union__hw__dac__c2}{}\section{\+\_\+hw\+\_\+dac\+\_\+c2 Union Reference}
\label{union__hw__dac__c2}\index{\+\_\+hw\+\_\+dac\+\_\+c2@{\+\_\+hw\+\_\+dac\+\_\+c2}}


H\+W\+\_\+\+D\+A\+C\+\_\+\+C2 -\/ D\+AC Control Register 2 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dac.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields}{\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__dac__c2_af318fd8bbaa1ce1c7a6b7b990af1c6de}{}\label{union__hw__dac__c2_af318fd8bbaa1ce1c7a6b7b990af1c6de}

\item 
struct \hyperlink{struct__hw__dac__c2_1_1__hw__dac__c2__bitfields}{\+\_\+hw\+\_\+dac\+\_\+c2\+::\+\_\+hw\+\_\+dac\+\_\+c2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dac__c2_a75d148f24828ddded44c76c2041a92fa}{}\label{union__hw__dac__c2_a75d148f24828ddded44c76c2041a92fa}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+A\+C\+\_\+\+C2 -\/ D\+AC Control Register 2 (RW) 

Reset value\+: 0x0\+FU 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dac.\+h\end{DoxyCompactItemize}
