
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xcvu9p-fsgd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.496 ; gain = 0.000 ; free physical = 9993 ; free virtual = 33643
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/Documents/CWM-ECAD/Ex8/constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/Documents/CWM-ECAD/Ex8/constraints.xdc:49]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2798.883 ; gain = 322.891 ; free physical = 9632 ; free virtual = 33282
Finished Parsing XDC File [/home/centos/Documents/CWM-ECAD/Ex8/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.883 ; gain = 0.000 ; free physical = 9632 ; free virtual = 33282
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:38 . Memory (MB): peak = 2798.883 ; gain = 1247.789 ; free physical = 9632 ; free virtual = 33282
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2830.902 ; gain = 32.020 ; free physical = 9624 ; free virtual = 33274

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 225fbad65

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2992.898 ; gain = 63.004 ; free physical = 9475 ; free virtual = 33124
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 225fbad65

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2992.898 ; gain = 63.004 ; free physical = 9475 ; free virtual = 33124
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 225fbad65

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2992.898 ; gain = 63.004 ; free physical = 9475 ; free virtual = 33124
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 225fbad65

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2992.898 ; gain = 63.004 ; free physical = 9475 ; free virtual = 33124
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 225fbad65

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2992.898 ; gain = 63.004 ; free physical = 9475 ; free virtual = 33124
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 225fbad65

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2992.898 ; gain = 63.004 ; free physical = 9475 ; free virtual = 33124
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.898 ; gain = 0.000 ; free physical = 9475 ; free virtual = 33124
Ending Logic Optimization Task | Checksum: 225fbad65

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2992.898 ; gain = 63.004 ; free physical = 9475 ; free virtual = 33124

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 225fbad65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.898 ; gain = 0.000 ; free physical = 9475 ; free virtual = 33124

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.898 ; gain = 0.000 ; free physical = 9475 ; free virtual = 33124
Ending Netlist Obfuscation Task | Checksum: 225fbad65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.898 ; gain = 0.000 ; free physical = 9475 ; free virtual = 33124
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2992.898 ; gain = 194.016 ; free physical = 9475 ; free virtual = 33124
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2992.898 ; gain = 0.000 ; free physical = 9475 ; free virtual = 33124
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2992.898 ; gain = 0.000 ; free physical = 9472 ; free virtual = 33124
INFO: [Common 17-1381] The checkpoint '/home/centos/Documents/CWM-ECAD/Ex8/Ex8.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/centos/Documents/CWM-ECAD/Ex8/Ex8.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3065.672 ; gain = 72.770 ; free physical = 9458 ; free virtual = 33108
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.672 ; gain = 0.000 ; free physical = 9454 ; free virtual = 33104
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15eee669c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3065.672 ; gain = 0.000 ; free physical = 9454 ; free virtual = 33104
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3065.672 ; gain = 0.000 ; free physical = 9454 ; free virtual = 33104

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 134e3b01f

Time (s): cpu = 00:00:55 ; elapsed = 00:02:05 . Memory (MB): peak = 4330.891 ; gain = 1265.219 ; free physical = 8469 ; free virtual = 32119

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e4dd8471

Time (s): cpu = 00:01:00 ; elapsed = 00:02:17 . Memory (MB): peak = 4354.902 ; gain = 1289.230 ; free physical = 8393 ; free virtual = 32044

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e4dd8471

Time (s): cpu = 00:01:00 ; elapsed = 00:02:17 . Memory (MB): peak = 4354.902 ; gain = 1289.230 ; free physical = 8393 ; free virtual = 32044
Phase 1 Placer Initialization | Checksum: 1e4dd8471

Time (s): cpu = 00:01:00 ; elapsed = 00:02:18 . Memory (MB): peak = 4354.902 ; gain = 1289.230 ; free physical = 8383 ; free virtual = 32034

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 137b2c469

Time (s): cpu = 00:01:01 ; elapsed = 00:02:19 . Memory (MB): peak = 4357.914 ; gain = 1292.242 ; free physical = 8243 ; free virtual = 31893

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4498.141 ; gain = 0.000 ; free physical = 8236 ; free virtual = 31886

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1631a703b

Time (s): cpu = 00:01:04 ; elapsed = 00:02:22 . Memory (MB): peak = 4498.141 ; gain = 1432.469 ; free physical = 8236 ; free virtual = 31886
Phase 2.2 Global Placement Core | Checksum: 14b2e9e69

Time (s): cpu = 00:01:05 ; elapsed = 00:02:22 . Memory (MB): peak = 4506.148 ; gain = 1440.477 ; free physical = 8198 ; free virtual = 31848
Phase 2 Global Placement | Checksum: 14b2e9e69

Time (s): cpu = 00:01:05 ; elapsed = 00:02:22 . Memory (MB): peak = 4506.148 ; gain = 1440.477 ; free physical = 8233 ; free virtual = 31883

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 150407634

Time (s): cpu = 00:01:05 ; elapsed = 00:02:22 . Memory (MB): peak = 4538.164 ; gain = 1472.492 ; free physical = 8233 ; free virtual = 31883

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 145155dcb

Time (s): cpu = 00:01:05 ; elapsed = 00:02:22 . Memory (MB): peak = 4538.164 ; gain = 1472.492 ; free physical = 8199 ; free virtual = 31849

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13455c7ae

Time (s): cpu = 00:01:05 ; elapsed = 00:02:22 . Memory (MB): peak = 4538.164 ; gain = 1472.492 ; free physical = 8194 ; free virtual = 31845

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 12960fb78

Time (s): cpu = 00:01:06 ; elapsed = 00:02:23 . Memory (MB): peak = 4538.164 ; gain = 1472.492 ; free physical = 8162 ; free virtual = 31812

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 177666b97

Time (s): cpu = 00:01:06 ; elapsed = 00:02:23 . Memory (MB): peak = 4538.164 ; gain = 1472.492 ; free physical = 8162 ; free virtual = 31812

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: eeddd222

Time (s): cpu = 00:01:07 ; elapsed = 00:02:24 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8084 ; free virtual = 31735

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 17dd8693b

Time (s): cpu = 00:01:07 ; elapsed = 00:02:24 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8159 ; free virtual = 31809
Phase 3.4 Small Shape DP | Checksum: 17dd8693b

Time (s): cpu = 00:01:07 ; elapsed = 00:02:24 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8160 ; free virtual = 31811

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: f86f40db

Time (s): cpu = 00:01:07 ; elapsed = 00:02:24 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8156 ; free virtual = 31806

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: f86f40db

Time (s): cpu = 00:01:07 ; elapsed = 00:02:24 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8156 ; free virtual = 31806
Phase 3 Detail Placement | Checksum: f86f40db

Time (s): cpu = 00:01:07 ; elapsed = 00:02:24 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8156 ; free virtual = 31806

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10f816884

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10f816884

Time (s): cpu = 00:01:08 ; elapsed = 00:02:25 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8151 ; free virtual = 31802

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 10f816884

Time (s): cpu = 00:01:08 ; elapsed = 00:02:25 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8151 ; free virtual = 31802
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.427. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=9.427. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 17747df47

Time (s): cpu = 00:01:08 ; elapsed = 00:02:25 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8151 ; free virtual = 31801
Phase 4.1.1 Post Placement Optimization | Checksum: 17747df47

Time (s): cpu = 00:01:08 ; elapsed = 00:02:25 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8157 ; free virtual = 31807
Phase 4.1 Post Commit Optimization | Checksum: 17747df47

Time (s): cpu = 00:01:08 ; elapsed = 00:02:25 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8157 ; free virtual = 31807

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17747df47

Time (s): cpu = 00:01:08 ; elapsed = 00:02:25 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8208 ; free virtual = 31858
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.684 ; gain = 0.000 ; free physical = 8083 ; free virtual = 31733

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 222481a3b

Time (s): cpu = 00:01:41 ; elapsed = 00:02:58 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8083 ; free virtual = 31733

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.684 ; gain = 0.000 ; free physical = 8083 ; free virtual = 31733
Phase 4.4 Final Placement Cleanup | Checksum: 2077f12a5

Time (s): cpu = 00:01:41 ; elapsed = 00:02:58 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8083 ; free virtual = 31733
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2077f12a5

Time (s): cpu = 00:01:41 ; elapsed = 00:02:58 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8083 ; free virtual = 31733
Ending Placer Task | Checksum: 17250b0e2

Time (s): cpu = 00:01:41 ; elapsed = 00:02:58 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8083 ; free virtual = 31733
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:44 ; elapsed = 00:03:03 . Memory (MB): peak = 4599.684 ; gain = 1534.012 ; free physical = 8295 ; free virtual = 31945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4599.684 ; gain = 0.000 ; free physical = 8295 ; free virtual = 31945
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4607.688 ; gain = 0.004 ; free physical = 8296 ; free virtual = 31948
INFO: [Common 17-1381] The checkpoint '/home/centos/Documents/CWM-ECAD/Ex8/Ex8.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4607.691 ; gain = 0.000 ; free physical = 8245 ; free virtual = 31896
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4607.691 ; gain = 0.000 ; free physical = 8297 ; free virtual = 31948
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4607.691 ; gain = 0.000 ; free physical = 8277 ; free virtual = 31928
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4607.691 ; gain = 0.000 ; free physical = 8274 ; free virtual = 31928
INFO: [Common 17-1381] The checkpoint '/home/centos/Documents/CWM-ECAD/Ex8/Ex8.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 427dc94e ConstDB: 0 ShapeSum: 84d2aca0 RouteDB: ab003af4

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f580123a

Time (s): cpu = 00:09:16 ; elapsed = 00:08:10 . Memory (MB): peak = 5500.695 ; gain = 893.004 ; free physical = 7794 ; free virtual = 31445
Post Restoration Checksum: NetGraph: a40e8c63 NumContArr: 7e7af43c Constraints: 9cfccd15 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1bf864db4

Time (s): cpu = 00:09:16 ; elapsed = 00:08:10 . Memory (MB): peak = 5500.695 ; gain = 893.004 ; free physical = 7795 ; free virtual = 31446

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1bf864db4

Time (s): cpu = 00:09:16 ; elapsed = 00:08:10 . Memory (MB): peak = 5500.695 ; gain = 893.004 ; free physical = 7721 ; free virtual = 31372

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1bf864db4

Time (s): cpu = 00:09:16 ; elapsed = 00:08:10 . Memory (MB): peak = 5500.695 ; gain = 893.004 ; free physical = 7721 ; free virtual = 31372

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 2619ac9d5

Time (s): cpu = 00:09:23 ; elapsed = 00:08:17 . Memory (MB): peak = 5549.930 ; gain = 942.238 ; free physical = 7703 ; free virtual = 31355

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 278431362

Time (s): cpu = 00:09:23 ; elapsed = 00:08:17 . Memory (MB): peak = 5549.930 ; gain = 942.238 ; free physical = 7703 ; free virtual = 31354
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.486  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 24e2bbce1

Time (s): cpu = 00:09:23 ; elapsed = 00:08:17 . Memory (MB): peak = 5549.930 ; gain = 942.238 ; free physical = 7695 ; free virtual = 31347

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 3143d33e7

Time (s): cpu = 00:09:38 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31320

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.247  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1cbd2dab5

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31319

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1cbd2dab5

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31319
Phase 4 Rip-up And Reroute | Checksum: 1cbd2dab5

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31319

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cbd2dab5

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31319

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cbd2dab5

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31319
Phase 5 Delay and Skew Optimization | Checksum: 1cbd2dab5

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31319

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a3c122fc

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.247  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3c122fc

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31320
Phase 6 Post Hold Fix | Checksum: 1a3c122fc

Time (s): cpu = 00:09:39 ; elapsed = 00:08:26 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7668 ; free virtual = 31320

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000186915 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a3c122fc

Time (s): cpu = 00:09:42 ; elapsed = 00:08:27 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7656 ; free virtual = 31307

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3c122fc

Time (s): cpu = 00:09:42 ; elapsed = 00:08:27 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7656 ; free virtual = 31307

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a3c122fc

Time (s): cpu = 00:09:42 ; elapsed = 00:08:27 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7655 ; free virtual = 31307

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 1a3c122fc

Time (s): cpu = 00:09:42 ; elapsed = 00:08:27 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7667 ; free virtual = 31319

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=9.247  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 19e9805aa

Time (s): cpu = 00:09:43 ; elapsed = 00:08:28 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 7667 ; free virtual = 31319
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:43 ; elapsed = 00:08:28 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 8160 ; free virtual = 31812

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:46 ; elapsed = 00:08:33 . Memory (MB): peak = 5550.934 ; gain = 943.242 ; free physical = 8160 ; free virtual = 31812
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5550.934 ; gain = 0.000 ; free physical = 8161 ; free virtual = 31813
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5550.934 ; gain = 0.000 ; free physical = 8158 ; free virtual = 31812
INFO: [Common 17-1381] The checkpoint '/home/centos/Documents/CWM-ECAD/Ex8/Ex8.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/centos/Documents/CWM-ECAD/Ex8/Ex8.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5574.949 ; gain = 24.012 ; free physical = 8165 ; free virtual = 31816
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/centos/Documents/CWM-ECAD/Ex8/Ex8.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5574.949 ; gain = 0.000 ; free physical = 8188 ; free virtual = 31840
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun 10 13:24:04 2021...
