a:2:{s:7:"current";a:9:{s:4:"date";a:2:{s:7:"created";i:1537078321;s:8:"modified";i:1537078383;}s:7:"creator";s:11:"Jiaxun Yang";s:4:"user";s:7:"flygoat";s:11:"last_change";b:0;s:11:"contributor";a:1:{s:7:"flygoat";s:11:"Jiaxun Yang";}s:5:"title";s:11:"Errata:diei";s:11:"description";a:2:{s:15:"tableofcontents";a:3:{i:0;a:4:{s:3:"hid";s:10:"erratadiei";s:5:"title";s:11:"Errata:diei";s:4:"type";s:2:"ul";s:5:"level";i:1;}i:1;a:4:{s:3:"hid";s:9:"变种一";s:5:"title";s:9:"变种一";s:4:"type";s:2:"ul";s:5:"level";i:2;}i:2;a:4:{s:3:"hid";s:9:"变种二";s:5:"title";s:9:"变种二";s:4:"type";s:2:"ul";s:5:"level";i:2;}}s:8:"abstract";s:266:"Errata:diei

几乎所有实现了MIPS Release2的龙芯处理器中对于DI/EI 中断关闭/打开的指令实现均存在问题，但其问题存在两种变种。

若在存在这些问题的处理器中希望打开关闭中断，可以直接操作CP0寄存器。";}s:8:"internal";a:2:{s:5:"cache";b:1;s:3:"toc";b:1;}s:8:"relation";a:1:{s:10:"firstimage";s:0:"";}}s:10:"persistent";a:5:{s:4:"date";a:2:{s:7:"created";i:1537078321;s:8:"modified";i:1537078383;}s:7:"creator";s:11:"Jiaxun Yang";s:4:"user";s:7:"flygoat";s:11:"last_change";b:0;s:11:"contributor";a:1:{s:7:"flygoat";s:11:"Jiaxun Yang";}}}