// Seed: 405106411
module module_0;
  id_1(
      .id_0(id_2), .id_1(), .id_2(id_2 & id_2)
  );
  wire id_3, id_4;
  id_5(
      1, 1, id_2
  );
  supply1 id_6 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2
    , id_5,
    input  tri   id_3
);
  wire id_6;
  module_0();
  wire id_7, id_8;
endmodule
module module_2;
  module_0();
  wire id_1;
  final id_1 = id_1;
  logic [7:0] id_2;
  assign id_2[""] = $display(id_1);
endmodule
