Classic Timing Analyzer report for Projeto2SD
Thu Dec 13 14:01:35 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 12.535 ns                        ; Controller:controller|tZ[0] ; tZ[0]                       ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 69.92 MHz ( period = 14.302 ns ) ; Controller:controller|tY[0] ; RegisterY:regY|out[2]       ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Memory:comb_4|out[1]        ; Controller:controller|tX[1] ; clk        ; clk      ; 16           ;
; Total number of failed paths ;                                          ;               ;                                  ;                             ;                             ;            ;          ; 16           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 69.92 MHz ( period = 14.302 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; 69.92 MHz ( period = 14.302 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; 72.06 MHz ( period = 13.878 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; 72.06 MHz ( period = 13.878 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; 75.27 MHz ( period = 13.286 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; 75.27 MHz ( period = 13.286 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; 75.27 MHz ( period = 13.286 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; 75.27 MHz ( period = 13.286 ns )               ; Controller:controller|tZ[1] ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; 75.83 MHz ( period = 13.188 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; 76.18 MHz ( period = 13.126 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.889 ns                ;
; N/A   ; 77.50 MHz ( period = 12.904 ns )               ; Controller:controller|tX[1] ; RegisterX:regX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; 77.56 MHz ( period = 12.894 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; 81.74 MHz ( period = 12.234 ns )               ; Controller:controller|tY[0] ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.444 ns                ;
; N/A   ; 81.77 MHz ( period = 12.230 ns )               ; Controller:controller|tX[0] ; RegisterX:regX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.442 ns                ;
; N/A   ; 81.81 MHz ( period = 12.224 ns )               ; Controller:controller|tY[2] ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.438 ns                ;
; N/A   ; 81.82 MHz ( period = 12.222 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.448 ns                ;
; N/A   ; 81.83 MHz ( period = 12.220 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.447 ns                ;
; N/A   ; 81.85 MHz ( period = 12.218 ns )               ; Controller:controller|tZ[0] ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.446 ns                ;
; N/A   ; 95.64 MHz ( period = 10.456 ns )               ; Memory:comb_4|val[1]        ; RegisterX:regX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.897 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Memory:comb_4|out[1]  ; clk        ; clk      ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[1]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 1.008 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[1]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 1.000 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[1]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Memory:comb_4|out[0]  ; clk        ; clk      ; None                        ; None                      ; 0.555 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterX:regZ|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.701 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[0]       ; RegisterX:regZ|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterX:regZ|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.693 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.682 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Counter:comb_3|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Memory:comb_4|out[2]  ; clk        ; clk      ; None                        ; None                      ; 0.483 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Counter:comb_3|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.587 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterX:regZ|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.511 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterX:regX|out[1]       ; RegisterX:regX|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[1]       ; Counter:comb_3|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[2]       ; Counter:comb_3|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Counter:comb_3|out[0]       ; Counter:comb_3|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[0]       ; RegisterY:regY|out[0] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[1]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[1] ; clk        ; clk      ; None                        ; None                      ; 0.457 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[2]       ; RegisterY:regY|out[2] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegisterY:regY|out[3]       ; RegisterY:regY|out[3] ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                           ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                  ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tX[1] ; clk        ; clk      ; None                       ; None                       ; 0.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[2]  ; Controller:controller|tZ[0] ; clk        ; clk      ; None                       ; None                       ; 0.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tY[0] ; clk        ; clk      ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tY[2] ; clk        ; clk      ; None                       ; None                       ; 1.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tZ[1] ; clk        ; clk      ; None                       ; None                       ; 1.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[2]  ; Controller:controller|tX[0] ; clk        ; clk      ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[0]  ; Controller:controller|tZ[1] ; clk        ; clk      ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[0] ; Memory:comb_4|val[1]        ; clk        ; clk      ; None                       ; None                       ; 0.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tY[2] ; clk        ; clk      ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tY[0] ; clk        ; clk      ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memory:comb_4|out[1]  ; Controller:controller|tX[0] ; clk        ; clk      ; None                       ; None                       ; 1.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[2] ; Memory:comb_4|val[1]        ; clk        ; clk      ; None                       ; None                       ; 1.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[1] ; Memory:comb_4|val[1]        ; clk        ; clk      ; None                       ; None                       ; 1.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[2] ; Memory:comb_4|out[2]        ; clk        ; clk      ; None                       ; None                       ; 0.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[1] ; Memory:comb_4|out[1]        ; clk        ; clk      ; None                       ; None                       ; 0.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter:comb_3|out[0] ; Memory:comb_4|out[0]        ; clk        ; clk      ; None                       ; None                       ; 0.555 ns                 ;
+------------------------------------------+-----------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+-----------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To               ; From Clock ;
+-------+--------------+------------+-----------------------------+------------------+------------+
; N/A   ; None         ; 12.535 ns  ; Controller:controller|tZ[0] ; tZ[0]            ; clk        ;
; N/A   ; None         ; 11.723 ns  ; Controller:controller|tX[1] ; tX[1]            ; clk        ;
; N/A   ; None         ; 11.205 ns  ; Controller:controller|tX[0] ; tX[0]            ; clk        ;
; N/A   ; None         ; 10.952 ns  ; Controller:controller|tZ[1] ; tZ[1]            ; clk        ;
; N/A   ; None         ; 10.853 ns  ; Controller:controller|tY[0] ; tY[0]            ; clk        ;
; N/A   ; None         ; 10.691 ns  ; Controller:controller|tY[2] ; tY[2]            ; clk        ;
; N/A   ; None         ; 9.491 ns   ; Memory:comb_4|val[1]        ; valMemory[1]     ; clk        ;
; N/A   ; None         ; 7.467 ns   ; Counter:comb_3|out[0]       ; outCounter[0]    ; clk        ;
; N/A   ; None         ; 7.371 ns   ; RegisterX:regX|out[1]       ; outULA[1]        ; clk        ;
; N/A   ; None         ; 7.298 ns   ; RegisterY:regY|out[1]       ; outULA[1]        ; clk        ;
; N/A   ; None         ; 7.296 ns   ; Memory:comb_4|out[1]        ; funcOutMemory[1] ; clk        ;
; N/A   ; None         ; 7.230 ns   ; Memory:comb_4|out[0]        ; funcOutMemory[0] ; clk        ;
; N/A   ; None         ; 7.058 ns   ; Memory:comb_4|out[2]        ; funcOutMemory[2] ; clk        ;
; N/A   ; None         ; 6.807 ns   ; RegisterY:regY|out[0]       ; outY[0]          ; clk        ;
; N/A   ; None         ; 6.391 ns   ; RegisterY:regY|out[0]       ; outULA[0]        ; clk        ;
; N/A   ; None         ; 6.282 ns   ; Counter:comb_3|out[2]       ; outCounter[2]    ; clk        ;
; N/A   ; None         ; 6.208 ns   ; Counter:comb_3|out[1]       ; outCounter[1]    ; clk        ;
; N/A   ; None         ; 6.068 ns   ; RegisterY:regY|out[2]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 6.044 ns   ; RegisterY:regY|out[1]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 6.009 ns   ; RegisterX:regX|out[1]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 5.988 ns   ; RegisterX:regX|out[1]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 5.892 ns   ; RegisterY:regY|out[3]       ; outULA[3]        ; clk        ;
; N/A   ; None         ; 5.884 ns   ; RegisterX:regZ|out[2]       ; outZ[2]          ; clk        ;
; N/A   ; None         ; 5.860 ns   ; RegisterX:regZ|out[1]       ; outZ[1]          ; clk        ;
; N/A   ; None         ; 5.854 ns   ; RegisterY:regY|out[1]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 5.636 ns   ; RegisterY:regY|out[3]       ; outY[3]          ; clk        ;
; N/A   ; None         ; 5.510 ns   ; RegisterY:regY|out[2]       ; outULA[2]        ; clk        ;
; N/A   ; None         ; 5.420 ns   ; RegisterY:regY|out[1]       ; outY[1]          ; clk        ;
; N/A   ; None         ; 5.371 ns   ; RegisterX:regX|out[1]       ; outX[1]          ; clk        ;
; N/A   ; None         ; 5.170 ns   ; RegisterY:regY|out[2]       ; outY[2]          ; clk        ;
; N/A   ; None         ; 5.142 ns   ; RegisterX:regZ|out[3]       ; outZ[3]          ; clk        ;
; N/A   ; None         ; 5.107 ns   ; RegisterX:regZ|out[0]       ; outZ[0]          ; clk        ;
+-------+--------------+------------+-----------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 13 14:01:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto2SD -c Projeto2SD --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Memory:comb_4|val[1]" is a latch
    Warning: Node "Controller:controller|tX[1]" is a latch
    Warning: Node "Controller:controller|tX[0]" is a latch
    Warning: Node "Memory:comb_4|out[1]" is a latch
    Warning: Node "Memory:comb_4|out[2]" is a latch
    Warning: Node "Memory:comb_4|out[0]" is a latch
    Warning: Node "Controller:controller|tY[0]" is a latch
    Warning: Node "Controller:controller|tY[2]" is a latch
    Warning: Node "Controller:controller|tZ[1]" is a latch
    Warning: Node "Controller:controller|tZ[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Memory:comb_4|out[0]" as buffer
    Info: Detected ripple clock "Memory:comb_4|out[2]" as buffer
    Info: Detected ripple clock "Memory:comb_4|out[1]" as buffer
    Info: Detected gated clock "Controller:controller|Mux6~0" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[0]" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[2]" as buffer
    Info: Detected ripple clock "Counter:comb_3|out[1]" as buffer
    Info: Detected gated clock "Counter:comb_3|LessThan0~0" as buffer
Info: Clock "clk" has Internal fmax of 69.92 MHz between source register "Controller:controller|tY[0]" and destination register "RegisterY:regY|out[1]" (period= 14.302 ns)
    Info: + Longest register to register delay is 1.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y4_N14; Fanout = 6; REG Node = 'Controller:controller|tY[0]'
        Info: 2: + IC(0.270 ns) + CELL(0.228 ns) = 0.498 ns; Loc. = LCCOMB_X31_Y4_N26; Fanout = 2; COMB Node = 'RegisterY:regY|out[1]~1'
        Info: 3: + IC(0.234 ns) + CELL(0.746 ns) = 1.478 ns; Loc. = LCFF_X31_Y4_N25; Fanout = 9; REG Node = 'RegisterY:regY|out[1]'
        Info: Total cell delay = 0.974 ns ( 65.90 % )
        Info: Total interconnect delay = 0.504 ns ( 34.10 % )
    Info: - Smallest clock skew is -5.583 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X31_Y4_N25; Fanout = 9; REG Node = 'RegisterY:regY|out[1]'
            Info: Total cell delay = 1.472 ns ( 59.26 % )
            Info: Total interconnect delay = 1.012 ns ( 40.74 % )
        Info: - Longest clock path from clock "clk" to source register is 8.067 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.880 ns) + CELL(0.712 ns) = 3.446 ns; Loc. = LCFF_X30_Y4_N31; Fanout = 7; REG Node = 'Counter:comb_3|out[1]'
            Info: 3: + IC(0.286 ns) + CELL(0.228 ns) = 3.960 ns; Loc. = LCCOMB_X30_Y4_N0; Fanout = 4; COMB Node = 'Counter:comb_3|LessThan0~0'
            Info: 4: + IC(0.239 ns) + CELL(0.053 ns) = 4.252 ns; Loc. = LCCOMB_X30_Y4_N18; Fanout = 5; REG Node = 'Memory:comb_4|out[0]'
            Info: 5: + IC(0.255 ns) + CELL(0.228 ns) = 4.735 ns; Loc. = LCCOMB_X30_Y4_N14; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
            Info: 6: + IC(2.378 ns) + CELL(0.000 ns) = 7.113 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
            Info: 7: + IC(0.901 ns) + CELL(0.053 ns) = 8.067 ns; Loc. = LCCOMB_X31_Y4_N14; Fanout = 6; REG Node = 'Controller:controller|tY[0]'
            Info: Total cell delay = 2.128 ns ( 26.38 % )
            Info: Total interconnect delay = 5.939 ns ( 73.62 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Memory:comb_4|out[1]" and destination pin or register "Controller:controller|tX[1]" for clock "clk" (Hold time is 3.484 ns)
    Info: + Largest clock skew is 4.030 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.069 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.880 ns) + CELL(0.712 ns) = 3.446 ns; Loc. = LCFF_X30_Y4_N31; Fanout = 7; REG Node = 'Counter:comb_3|out[1]'
            Info: 3: + IC(0.286 ns) + CELL(0.228 ns) = 3.960 ns; Loc. = LCCOMB_X30_Y4_N0; Fanout = 4; COMB Node = 'Counter:comb_3|LessThan0~0'
            Info: 4: + IC(0.239 ns) + CELL(0.053 ns) = 4.252 ns; Loc. = LCCOMB_X30_Y4_N18; Fanout = 5; REG Node = 'Memory:comb_4|out[0]'
            Info: 5: + IC(0.255 ns) + CELL(0.228 ns) = 4.735 ns; Loc. = LCCOMB_X30_Y4_N14; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
            Info: 6: + IC(2.378 ns) + CELL(0.000 ns) = 7.113 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
            Info: 7: + IC(0.903 ns) + CELL(0.053 ns) = 8.069 ns; Loc. = LCCOMB_X31_Y4_N10; Fanout = 2; REG Node = 'Controller:controller|tX[1]'
            Info: Total cell delay = 2.128 ns ( 26.37 % )
            Info: Total interconnect delay = 5.941 ns ( 73.63 % )
        Info: - Shortest clock path from clock "clk" to source register is 4.039 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.880 ns) + CELL(0.712 ns) = 3.446 ns; Loc. = LCFF_X30_Y4_N21; Fanout = 7; REG Node = 'Counter:comb_3|out[0]'
            Info: 3: + IC(0.248 ns) + CELL(0.053 ns) = 3.747 ns; Loc. = LCCOMB_X30_Y4_N0; Fanout = 4; COMB Node = 'Counter:comb_3|LessThan0~0'
            Info: 4: + IC(0.239 ns) + CELL(0.053 ns) = 4.039 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 7; REG Node = 'Memory:comb_4|out[1]'
            Info: Total cell delay = 1.672 ns ( 41.40 % )
            Info: Total interconnect delay = 2.367 ns ( 58.60 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 0.546 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 7; REG Node = 'Memory:comb_4|out[1]'
        Info: 2: + IC(0.321 ns) + CELL(0.225 ns) = 0.546 ns; Loc. = LCCOMB_X31_Y4_N10; Fanout = 2; REG Node = 'Controller:controller|tX[1]'
        Info: Total cell delay = 0.225 ns ( 41.21 % )
        Info: Total interconnect delay = 0.321 ns ( 58.79 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clk" to destination pin "tZ[0]" through register "Controller:controller|tZ[0]" is 12.535 ns
    Info: + Longest clock path from clock "clk" to source register is 8.054 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.880 ns) + CELL(0.712 ns) = 3.446 ns; Loc. = LCFF_X30_Y4_N31; Fanout = 7; REG Node = 'Counter:comb_3|out[1]'
        Info: 3: + IC(0.286 ns) + CELL(0.228 ns) = 3.960 ns; Loc. = LCCOMB_X30_Y4_N0; Fanout = 4; COMB Node = 'Counter:comb_3|LessThan0~0'
        Info: 4: + IC(0.239 ns) + CELL(0.053 ns) = 4.252 ns; Loc. = LCCOMB_X30_Y4_N18; Fanout = 5; REG Node = 'Memory:comb_4|out[0]'
        Info: 5: + IC(0.255 ns) + CELL(0.228 ns) = 4.735 ns; Loc. = LCCOMB_X30_Y4_N14; Fanout = 1; COMB Node = 'Controller:controller|Mux6~0'
        Info: 6: + IC(2.378 ns) + CELL(0.000 ns) = 7.113 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'Controller:controller|Mux6~0clkctrl'
        Info: 7: + IC(0.888 ns) + CELL(0.053 ns) = 8.054 ns; Loc. = LCCOMB_X30_Y4_N10; Fanout = 5; REG Node = 'Controller:controller|tZ[0]'
        Info: Total cell delay = 2.128 ns ( 26.42 % )
        Info: Total interconnect delay = 5.926 ns ( 73.58 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y4_N10; Fanout = 5; REG Node = 'Controller:controller|tZ[0]'
        Info: 2: + IC(2.529 ns) + CELL(1.952 ns) = 4.481 ns; Loc. = PIN_E8; Fanout = 0; PIN Node = 'tZ[0]'
        Info: Total cell delay = 1.952 ns ( 43.56 % )
        Info: Total interconnect delay = 2.529 ns ( 56.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Thu Dec 13 14:01:35 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


