Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed May 17 16:21:36 2023
| Host         : zybzzz running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file at7_timing_summary_routed.rpt -rpx at7_timing_summary_routed.rpx
| Design       : at7
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.391        0.000                      0                   80        0.208        0.000                      0                   80        7.000        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_i             {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_i                                                                                                                                                               7.000        0.000                       0                     1  
  clk_out2_clk_wiz_0       35.391        0.000                      0                   80        0.208        0.000                      0                   80       19.500        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.391ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.905ns (42.132%)  route 2.616ns (57.868%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.007ns = ( 37.993 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 r  uut_counter/timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    uut_counter/timer_cnt_reg[16]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.901 r  uut_counter/timer_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    uut_counter/timer_cnt_reg[20]_i_1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.124 r  uut_counter/timer_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.124    uut_counter/timer_cnt_reg[24]_i_1_n_7
    SLICE_X32Y41         FDCE                                         r  uut_counter/timer_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.444    37.993    uut_counter/clk_out2
    SLICE_X32Y41         FDCE                                         r  uut_counter/timer_cnt_reg[24]/C
                         clock pessimism             -0.411    37.582    
                         clock uncertainty           -0.129    37.453    
    SLICE_X32Y41         FDCE (Setup_fdce_C_D)        0.062    37.515    uut_counter/timer_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                 35.391    

Slack (MET) :             35.393ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.902ns (42.094%)  route 2.616ns (57.906%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 r  uut_counter/timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    uut_counter/timer_cnt_reg[16]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.121 r  uut_counter/timer_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.121    uut_counter/timer_cnt_reg[20]_i_1_n_6
    SLICE_X32Y40         FDCE                                         r  uut_counter/timer_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.443    37.992    uut_counter/clk_out2
    SLICE_X32Y40         FDCE                                         r  uut_counter/timer_cnt_reg[21]/C
                         clock pessimism             -0.411    37.581    
                         clock uncertainty           -0.129    37.452    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.062    37.514    uut_counter/timer_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                 35.393    

Slack (MET) :             35.414ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.881ns (41.823%)  route 2.616ns (58.177%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 r  uut_counter/timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    uut_counter/timer_cnt_reg[16]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.100 r  uut_counter/timer_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.100    uut_counter/timer_cnt_reg[20]_i_1_n_4
    SLICE_X32Y40         FDCE                                         r  uut_counter/timer_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.443    37.992    uut_counter/clk_out2
    SLICE_X32Y40         FDCE                                         r  uut_counter/timer_cnt_reg[23]/C
                         clock pessimism             -0.411    37.581    
                         clock uncertainty           -0.129    37.452    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.062    37.514    uut_counter/timer_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -2.100    
  -------------------------------------------------------------------
                         slack                                 35.414    

Slack (MET) :             35.488ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.807ns (40.850%)  route 2.616ns (59.150%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 r  uut_counter/timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    uut_counter/timer_cnt_reg[16]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.026 r  uut_counter/timer_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.026    uut_counter/timer_cnt_reg[20]_i_1_n_5
    SLICE_X32Y40         FDCE                                         r  uut_counter/timer_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.443    37.992    uut_counter/clk_out2
    SLICE_X32Y40         FDCE                                         r  uut_counter/timer_cnt_reg[22]/C
                         clock pessimism             -0.411    37.581    
                         clock uncertainty           -0.129    37.452    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.062    37.514    uut_counter/timer_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                 35.488    

Slack (MET) :             35.504ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.791ns (40.635%)  route 2.616ns (59.365%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.787 r  uut_counter/timer_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.787    uut_counter/timer_cnt_reg[16]_i_1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.010 r  uut_counter/timer_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    uut_counter/timer_cnt_reg[20]_i_1_n_7
    SLICE_X32Y40         FDCE                                         r  uut_counter/timer_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.443    37.992    uut_counter/clk_out2
    SLICE_X32Y40         FDCE                                         r  uut_counter/timer_cnt_reg[20]/C
                         clock pessimism             -0.411    37.581    
                         clock uncertainty           -0.129    37.452    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.062    37.514    uut_counter/timer_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -2.010    
  -------------------------------------------------------------------
                         slack                                 35.504    

Slack (MET) :             35.507ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 1.788ns (40.595%)  route 2.616ns (59.405%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.007 r  uut_counter/timer_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.007    uut_counter/timer_cnt_reg[16]_i_1_n_6
    SLICE_X32Y39         FDCE                                         r  uut_counter/timer_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.443    37.992    uut_counter/clk_out2
    SLICE_X32Y39         FDCE                                         r  uut_counter/timer_cnt_reg[17]/C
                         clock pessimism             -0.411    37.581    
                         clock uncertainty           -0.129    37.452    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.062    37.514    uut_counter/timer_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 35.507    

Slack (MET) :             35.528ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.767ns (40.310%)  route 2.616ns (59.690%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.986 r  uut_counter/timer_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.986    uut_counter/timer_cnt_reg[16]_i_1_n_4
    SLICE_X32Y39         FDCE                                         r  uut_counter/timer_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.443    37.992    uut_counter/clk_out2
    SLICE_X32Y39         FDCE                                         r  uut_counter/timer_cnt_reg[19]/C
                         clock pessimism             -0.411    37.581    
                         clock uncertainty           -0.129    37.452    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.062    37.514    uut_counter/timer_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -1.986    
  -------------------------------------------------------------------
                         slack                                 35.528    

Slack (MET) :             35.602ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.693ns (39.285%)  route 2.616ns (60.715%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.912 r  uut_counter/timer_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    uut_counter/timer_cnt_reg[16]_i_1_n_5
    SLICE_X32Y39         FDCE                                         r  uut_counter/timer_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.443    37.992    uut_counter/clk_out2
    SLICE_X32Y39         FDCE                                         r  uut_counter/timer_cnt_reg[18]/C
                         clock pessimism             -0.411    37.581    
                         clock uncertainty           -0.129    37.452    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.062    37.514    uut_counter/timer_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                 35.602    

Slack (MET) :             35.618ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.677ns (39.059%)  route 2.616ns (60.941%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.673 r  uut_counter/timer_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.673    uut_counter/timer_cnt_reg[12]_i_1_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.896 r  uut_counter/timer_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    uut_counter/timer_cnt_reg[16]_i_1_n_7
    SLICE_X32Y39         FDCE                                         r  uut_counter/timer_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.443    37.992    uut_counter/clk_out2
    SLICE_X32Y39         FDCE                                         r  uut_counter/timer_cnt_reg[16]/C
                         clock pessimism             -0.411    37.581    
                         clock uncertainty           -0.129    37.452    
    SLICE_X32Y39         FDCE (Setup_fdce_C_D)        0.062    37.514    uut_counter/timer_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 35.618    

Slack (MET) :             35.620ns  (required time - arrival time)
  Source:                 uut_counter/timer_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_counter/timer_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.674ns (39.017%)  route 2.616ns (60.983%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 37.991 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.247ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.772    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.714 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.053    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.957 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.560    -2.397    uut_counter/clk_out2
    SLICE_X32Y35         FDCE                                         r  uut_counter/timer_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.941 f  uut_counter/timer_cnt_reg[2]/Q
                         net (fo=2, routed)           0.859    -1.082    uut_counter/timer_cnt_reg[2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    -0.958 r  uut_counter/display_num[0]_i_3/O
                         net (fo=2, routed)           0.415    -0.542    uut_counter/display_num[0]_i_3_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I5_O)        0.124    -0.418 r  uut_counter/timer_cnt[0]_i_7/O
                         net (fo=25, routed)          1.342     0.923    uut_counter/timer_cnt[0]_i_7_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I1_O)        0.124     1.047 r  uut_counter/timer_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.047    uut_counter/timer_cnt[4]_i_3_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.445 r  uut_counter/timer_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.445    uut_counter/timer_cnt_reg[4]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  uut_counter/timer_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.559    uut_counter/timer_cnt_reg[8]_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.893 r  uut_counter/timer_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.893    uut_counter/timer_cnt_reg[12]_i_1_n_6
    SLICE_X32Y38         FDCE                                         r  uut_counter/timer_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N11                                               0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    41.448 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.629    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    34.875 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    36.457    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.548 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          1.442    37.991    uut_counter/clk_out2
    SLICE_X32Y38         FDCE                                         r  uut_counter/timer_cnt_reg[13]/C
                         clock pessimism             -0.411    37.580    
                         clock uncertainty           -0.129    37.451    
    SLICE_X32Y38         FDCE (Setup_fdce_C_D)        0.062    37.513    uut_counter/timer_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         37.513    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 35.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uut_seg7/current_display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/dtube_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.152%)  route 0.128ns (40.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.559    -0.360    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.219 r  uut_seg7/current_display_num_reg[3]/Q
                         net (fo=7, routed)           0.128    -0.091    uut_seg7/current_display_num[3]
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.046 r  uut_seg7/dtube_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    uut_seg7/dtube_data[6]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  uut_seg7/dtube_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.826    -0.281    uut_seg7/CLK
    SLICE_X35Y36         FDCE                                         r  uut_seg7/dtube_data_reg[6]/C
                         clock pessimism             -0.065    -0.346    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.092    -0.254    uut_seg7/dtube_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uut_counter/display_num_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/current_display_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.492%)  route 0.115ns (35.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.560    -0.359    uut_counter/clk_out2
    SLICE_X34Y38         FDCE                                         r  uut_counter/display_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.195 r  uut_counter/display_num_reg[10]/Q
                         net (fo=2, routed)           0.115    -0.080    uut_counter/display_num[10]
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045    -0.035 r  uut_counter/current_display_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.035    uut_seg7/D[2]
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.827    -0.280    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[2]/C
                         clock pessimism             -0.065    -0.345    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.092    -0.253    uut_seg7/current_display_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uut_seg7/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/current_display_num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.199%)  route 0.157ns (45.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.560    -0.359    uut_seg7/CLK
    SLICE_X33Y37         FDCE                                         r  uut_seg7/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.218 r  uut_seg7/div_cnt_reg[6]/Q
                         net (fo=10, routed)          0.157    -0.061    uut_counter/Q[0]
    SLICE_X35Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.016 r  uut_counter/current_display_num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    uut_seg7/D[0]
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.827    -0.280    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[0]/C
                         clock pessimism             -0.046    -0.326    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.092    -0.234    uut_seg7/current_display_num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uut_seg7/current_display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/dtube_data_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.723%)  route 0.169ns (47.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.559    -0.360    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.219 r  uut_seg7/current_display_num_reg[3]/Q
                         net (fo=7, routed)           0.169    -0.050    uut_seg7/current_display_num[3]
    SLICE_X35Y38         LUT4 (Prop_lut4_I1_O)        0.048    -0.002 r  uut_seg7/dtube_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    uut_seg7/dtube_data[5]_i_1_n_0
    SLICE_X35Y38         FDPE                                         r  uut_seg7/dtube_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.829    -0.278    uut_seg7/CLK
    SLICE_X35Y38         FDPE                                         r  uut_seg7/dtube_data_reg[5]/C
                         clock pessimism             -0.065    -0.343    
    SLICE_X35Y38         FDPE (Hold_fdpe_C_D)         0.107    -0.236    uut_seg7/dtube_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uut_seg7/current_display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/dtube_data_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.190ns (52.708%)  route 0.170ns (47.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.559    -0.360    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.219 r  uut_seg7/current_display_num_reg[3]/Q
                         net (fo=7, routed)           0.170    -0.049    uut_seg7/current_display_num[3]
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.049     0.000 r  uut_seg7/dtube_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.000    uut_seg7/dtube_data[3]_i_1_n_0
    SLICE_X35Y38         FDPE                                         r  uut_seg7/dtube_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.829    -0.278    uut_seg7/CLK
    SLICE_X35Y38         FDPE                                         r  uut_seg7/dtube_data_reg[3]/C
                         clock pessimism             -0.065    -0.343    
    SLICE_X35Y38         FDPE (Hold_fdpe_C_D)         0.107    -0.236    uut_seg7/dtube_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uut_seg7/current_display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/dtube_data_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.177%)  route 0.170ns (47.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.559    -0.360    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.219 r  uut_seg7/current_display_num_reg[3]/Q
                         net (fo=7, routed)           0.170    -0.049    uut_seg7/current_display_num[3]
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.004 r  uut_seg7/dtube_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.004    uut_seg7/dtube_data[1]_i_1_n_0
    SLICE_X35Y38         FDPE                                         r  uut_seg7/dtube_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.829    -0.278    uut_seg7/CLK
    SLICE_X35Y38         FDPE                                         r  uut_seg7/dtube_data_reg[1]/C
                         clock pessimism             -0.065    -0.343    
    SLICE_X35Y38         FDPE (Hold_fdpe_C_D)         0.092    -0.251    uut_seg7/dtube_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uut_seg7/current_display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/dtube_data_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.324%)  route 0.169ns (47.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.559    -0.360    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.219 r  uut_seg7/current_display_num_reg[3]/Q
                         net (fo=7, routed)           0.169    -0.050    uut_seg7/current_display_num[3]
    SLICE_X35Y38         LUT4 (Prop_lut4_I1_O)        0.045    -0.005 r  uut_seg7/dtube_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.005    uut_seg7/dtube_data[0]_i_1_n_0
    SLICE_X35Y38         FDPE                                         r  uut_seg7/dtube_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.829    -0.278    uut_seg7/CLK
    SLICE_X35Y38         FDPE                                         r  uut_seg7/dtube_data_reg[0]/C
                         clock pessimism             -0.065    -0.343    
    SLICE_X35Y38         FDPE (Hold_fdpe_C_D)         0.091    -0.252    uut_seg7/dtube_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uut_counter/display_num_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/current_display_num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.033%)  route 0.145ns (40.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.560    -0.359    uut_counter/clk_out2
    SLICE_X34Y38         FDCE                                         r  uut_counter/display_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDCE (Prop_fdce_C_Q)         0.164    -0.195 r  uut_counter/display_num_reg[11]/Q
                         net (fo=2, routed)           0.145    -0.050    uut_counter/display_num[11]
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.045    -0.005 r  uut_counter/current_display_num[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.005    uut_seg7/D[3]
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.827    -0.280    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[3]/C
                         clock pessimism             -0.065    -0.345    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.092    -0.253    uut_seg7/current_display_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uut_seg7/div_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.561    -0.358    uut_seg7/CLK
    SLICE_X33Y38         FDCE                                         r  uut_seg7/div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.128    -0.230 r  uut_seg7/div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.115    -0.116    uut_seg7/div_cnt_reg_n_0_[3]
    SLICE_X33Y38         LUT6 (Prop_lut6_I0_O)        0.098    -0.018 r  uut_seg7/div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    uut_seg7/p_0_in[5]
    SLICE_X33Y38         FDCE                                         r  uut_seg7/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.830    -0.277    uut_seg7/CLK
    SLICE_X33Y38         FDCE                                         r  uut_seg7/div_cnt_reg[5]/C
                         clock pessimism             -0.081    -0.358    
    SLICE_X33Y38         FDCE (Hold_fdce_C_D)         0.092    -0.266    uut_seg7/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uut_counter/display_num_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_seg7/current_display_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.436     0.436 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.877    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.449 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -0.945    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.919 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.559    -0.360    uut_counter/clk_out2
    SLICE_X34Y37         FDCE                                         r  uut_counter/display_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.196 r  uut_counter/display_num_reg[5]/Q
                         net (fo=2, routed)           0.146    -0.050    uut_counter/display_num[5]
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.045    -0.005 r  uut_counter/current_display_num[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.005    uut_seg7/D[1]
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.956    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.686 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.136    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.107 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=64, routed)          0.827    -0.280    uut_seg7/CLK
    SLICE_X35Y37         FDCE                                         r  uut_seg7/current_display_num_reg[1]/C
                         clock pessimism             -0.067    -0.347    
    SLICE_X35Y37         FDCE (Hold_fdce_C_D)         0.091    -0.256    uut_seg7/current_display_num_reg[1]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   u1_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X34Y36    uut_counter/display_num_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X34Y38    uut_counter/display_num_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X34Y38    uut_counter/display_num_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X34Y39    uut_counter/display_num_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X34Y39    uut_counter/display_num_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X34Y39    uut_counter/display_num_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X34Y39    uut_counter/display_num_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X34Y36    uut_counter/display_num_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y39    uut_counter/display_num_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y39    uut_counter/display_num_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y39    uut_counter/display_num_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y39    uut_counter/display_num_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y37    uut_counter/display_num_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y37    uut_counter/display_num_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y37    uut_counter/display_num_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y37    uut_counter/display_num_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y38    uut_counter/timer_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y38    uut_counter/timer_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y38    uut_counter/display_num_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y38    uut_counter/display_num_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y39    uut_counter/display_num_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y39    uut_counter/display_num_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y39    uut_counter/display_num_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y39    uut_counter/display_num_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y37    uut_counter/display_num_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y37    uut_counter/display_num_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y37    uut_counter/display_num_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y37    uut_counter/display_num_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   u1_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



