# Compiled verilog files
code/build/

# Generated simulation files (.vcd)
code/sim/

# Generated report files
code/report/

# Web files
web/
