
*** Running vivado
    with args -log ula_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ula_main.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ula_main.tcl -notrace
Command: synth_design -top ula_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 329.824 ; gain = 120.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ula_main' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/ula_main.vhd:44]
INFO: [Synth 8-3491] module 'calcula' declared at 'C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:35' bound to instance 'calc' of component 'calcula' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/ula_main.vhd:64]
INFO: [Synth 8-638] synthesizing module 'calcula' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:43]
INFO: [Synth 8-3491] module 'somador_subtrator' declared at 'C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:34' bound to instance 'soma' of component 'somador_subtrator' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:59]
INFO: [Synth 8-638] synthesizing module 'somador_subtrator' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'somador_subtrator' (1#1) [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:43]
INFO: [Synth 8-3491] module 'somador_subtrator' declared at 'C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:34' bound to instance 'subtracao' of component 'somador_subtrator' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:67]
INFO: [Synth 8-3491] module 'somador_subtrator' declared at 'C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/somador_subtrator.vhd:34' bound to instance 'soma_A_1' of component 'somador_subtrator' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:75]
WARNING: [Synth 8-614] signal 's_soma' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 'e_soma' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 's_subtracao' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 'e_subtracao' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 's_mult' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 's_div' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 's_mod' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 's_sqrt' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 's_soma_A_1' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
WARNING: [Synth 8-614] signal 'e_soma_A_1' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'calcula' (2#1) [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:43]
INFO: [Synth 8-3491] module 'disp_binario' declared at 'C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/disp_binario.vhd:34' bound to instance 'mostra_binario' of component 'disp_binario' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/ula_main.vhd:72]
INFO: [Synth 8-638] synthesizing module 'disp_binario' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/disp_binario.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'disp_binario' (3#1) [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/disp_binario.vhd:39]
WARNING: [Synth 8-614] signal 'bin_aux4' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/ula_main.vhd:80]
WARNING: [Synth 8-614] signal 'bin_aux3' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/ula_main.vhd:80]
WARNING: [Synth 8-614] signal 'bin_aux2' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/ula_main.vhd:80]
WARNING: [Synth 8-614] signal 'bin_aux1' is read in the process but is not in the sensitivity list [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/ula_main.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'ula_main' (4#1) [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/ula_main.vhd:44]
WARNING: [Synth 8-3331] design ula_main has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 367.254 ; gain = 157.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 367.254 ; gain = 157.742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/constrs_1/imports/PED/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/constrs_1/imports/PED/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/constrs_1/imports/PED/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ula_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ula_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 659.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'saida_reg' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 's_mult_reg' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 's_div_reg' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 's_mod_reg' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 's_sqrt_reg' [C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.srcs/sources_1/new/calcula.vhd:125]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ula_main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module somador_subtrator 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module calcula 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ula_main has unconnected port clk
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\calc/s_sqrt_reg[1] )
WARNING: [Synth 8-3332] Sequential element (calc/s_sqrt_reg[1]) is unused and will be removed from module ula_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT2   |    10|
|3     |LUT3   |     8|
|4     |LUT4   |    24|
|5     |LUT5   |    20|
|6     |LUT6   |    28|
|7     |MUXF7  |     3|
|8     |LD     |    27|
|9     |IBUF   |    14|
|10    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   164|
|2     |  calc   |calcula |   114|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 659.277 ; gain = 108.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 659.277 ; gain = 449.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 659.277 ; gain = 411.465
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/Documents/PortableGit/000-repositorios/ped/PED_2018-1_trabalho_final/PED_2018-1_trabalho_final.runs/synth_1/ula_main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 659.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 04 10:04:33 2018...
