# ğŸš€ Week 2 â€“ BabySoC Fundamentals & Functional Modelling

This repository contains my work for **Week 2 / Task 2** of the **VSD BabySoC Project**.
The objective is to perform **functional modelling** of BabySoC using **Icarus Verilog** and **GTKWave**, and to analyze reset, clock, and dataflow signals.

---

## ğŸ“‚ Repository Structure

```
week2-babysoc/
â”‚â”€â”€ output/
â”‚    â”œâ”€â”€ pre_synth_sim.out   # Simulation binary (compiled with iverilog)
â”‚    â”œâ”€â”€ pre_synth_sim.vcd   # Waveform dump (for GTKWave)
â”‚â”€â”€ screenshots/             # GTKWave screenshots for analysis
â”‚â”€â”€ README.md                # Documentation (this file)
```

---

## âš™ï¸ Tools Used

* **Icarus Verilog (iverilog)** â†’ compile & simulate Verilog design
* **VVP** â†’ run simulation executable (`.out`)
* **GTKWave** â†’ visualize waveforms from `.vcd` file

---

## ğŸ› ï¸ Workflow

1. **Compile BabySoC design**

   ```bash
   iverilog -o output/pre_synth_sim.out src/*.v
   ```

2. **Run simulation & generate VCD**

   ```bash
   vvp output/pre_synth_sim.out
   ```

3. **Open waveform in GTKWave**

   ```bash
   gtkwave output/pre_synth_sim.vcd
   ```

---

## ğŸ” Signal Analysis

### 1ï¸âƒ£ Reset (`reset`)

* **Observation:**

  * When `reset = 1`, system is idle (DAC and OUT inactive).
  * When `reset = 0`, normal functional activity begins.

ğŸ“¸ Screenshot: <img width="1861" height="1045" alt="Screenshot from 2025-10-04 11-44-18" src="https://github.com/user-attachments/assets/95d8fa16-56f2-4506-880f-b065310a7bf9" />


---

### 2ï¸âƒ£ Clock (`CLK`)

* **Observation:**

  * Clock toggles continuously.
  * Provides timing reference for sequential logic.

ğŸ“¸ Screenshot: <img width="1581" height="263" alt="Screenshot from 2025-10-04 12-42-22" src="https://github.com/user-attachments/assets/15df1543-1ffd-4d2b-87f7-15e704ed9adb" />


---

### 3ï¸âƒ£ Dataflow Between Modules (`REF`, `OUT`, `RV_TO_DAC[9:0]`)

* **REF** â†’ Input reference clock for PLL.
* **RV_TO_DAC[9:0]** â†’ Digital values (088, 089, 078 â€¦) showing data transfer from core â†’ DAC.

**Dataflow Path:**

```
Core Logic â†’ DAC â†’ VCO â†’ PLL Output (OUT)
```

ğŸ“¸ Screenshot: <img width="1861" height="1045" alt="Screenshot from 2025-10-04 11-52-50" src="https://github.com/user-attachments/assets/de17a60d-a72d-4cc7-89f7-8c7fd50ab202" />
<img width="1861" height="1045" alt="Screenshot from 2025-10-04 11-53-52" src="https://github.com/user-attachments/assets/c57167fd-06f3-4a53-aba0-a52e5ef10770" />


---

## âœ… Deliverables

* Simulation binary (`pre_synth_sim.out`)
* VCD waveform dump (`pre_synth_sim.vcd`)
* GTKWave screenshots (`screenshots/`)

---

## ğŸ“š References

* [VSDBabySoC Project Labs](https://github.com/hemanthkumardm/SFAL-VSD-SoCJourney/tree/main/12.%20VSDBabySoC%20Project)
* VLSI System Design (VSD) SoC Journey

---
