Verilog code for full adder in Behavioral Design Style.
