= Padding plugin

The plugin adds two vhdl hardware designs.
Both rely completely on combinational logic.


== Padder

Use the `padder` to pad data in an `std_logic_vector` to bytes.

[source, vhdl]
----
include:::partial$padder.vhd[lines=42..53]
----
. The number of bits you want to use for each data point in the input data. 
. The number of data points that make up the input data


.Examples
[example]
--
* The sequence of bits `1010` is padded to `00001010` when `DATA_WIDTH` is 4 and `DATA_DEPTH` is 1.
* The sequence of bits `1010 is padded to `00000010_000010` when `DATA_WIDTH` is 2 and `DATA_DEPTH` is 2.
--

== Padding Remover

The `padding_remover` applies the reverse operation of the `padder`.
It will strip padding from the input data.

[source, vhdl]
--
include:::partial$padding_remover.vhd[lines=51..62]
--