#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1057d7c40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1057cdf00 .scope module, "tb_top_system" "tb_top_system" 3 4;
 .timescale -9 -9;
P_0x1057d9590 .param/l "CLK_HALF" 1 3 28, +C4<00000000000000000000000000110010>;
P_0x1057d95d0 .param/l "FUNCTION_ALIGN_LEFT" 1 3 42, C4<00>;
P_0x1057d9610 .param/l "FUNCTION_ALIGN_RIGHT" 1 3 43, C4<01>;
P_0x1057d9650 .param/l "FUNCTION_RANGE_BETWEEN_COMPARES" 1 3 44, C4<10>;
P_0x1057d9690 .param/l "REG_COMPARE1" 1 3 33, C4<000011>;
P_0x1057d96d0 .param/l "REG_COMPARE2" 1 3 34, C4<000101>;
P_0x1057d9710 .param/l "REG_COUNTER_EN" 1 3 32, C4<000010>;
P_0x1057d9750 .param/l "REG_COUNTER_RESET" 1 3 35, C4<000111>;
P_0x1057d9790 .param/l "REG_COUNTER_VAL" 1 3 36, C4<001000>;
P_0x1057d97d0 .param/l "REG_FUNCTIONS" 1 3 40, C4<001101>;
P_0x1057d9810 .param/l "REG_PERIOD" 1 3 31, C4<000000>;
P_0x1057d9850 .param/l "REG_PRESCALE" 1 3 37, C4<001010>;
P_0x1057d9890 .param/l "REG_PWM_EN" 1 3 39, C4<001100>;
P_0x1057d98d0 .param/l "REG_UPNOTDOWN" 1 3 38, C4<001011>;
P_0x1057d9910 .param/l "SCLK_HALF" 1 3 29, +C4<00000000000000000000000000110010>;
v0xc630be260_0 .var "clk", 0 0;
v0xc630be300_0 .var "counter_lsb", 7 0;
v0xc630be3a0_0 .var "cs_n", 0 0;
v0xc630be440_0 .net "pwm_out", 0 0, L_0xc630c04d0;  1 drivers
v0xc630be4e0_0 .var "rst_n", 0 0;
v0xc630be580_0 .var "sclk", 0 0;
v0xc630be620_0 .net "tb_miso", 0 0, L_0x1057cb080;  1 drivers
v0xc630be6c0_0 .var "tb_mosi", 0 0;
S_0x1057ce080 .scope task, "apply_reset" "apply_reset" 3 56, 3 56 0, S_0x1057cdf00;
 .timescale -9 -9;
TD_tb_top_system.apply_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc630be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be6c0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc630be4e0_0, 0, 1;
    %delay 250, 0;
    %vpi_call/w 3 65 "$display", "Time %0t: Reset deasserted.", $time {0 0 0};
    %end;
S_0x1057cec50 .scope task, "check_pwm_duty" "check_pwm_duty" 3 129, 3 129 0, S_0x1057cdf00;
 .timescale -9 -9;
v0xc63058a00_0 .var/i "exp", 31 0;
v0xc63058be0_0 .var/i "high_count", 31 0;
v0xc63058b40_0 .var/i "high_per_period", 31 0;
v0xc63059040_0 .var/i "i", 31 0;
v0xc630590e0_0 .var/i "num_periods", 31 0;
v0xc63059180_0 .var/i "period_val", 31 0;
v0xc63059220_0 .var/i "total_ticks", 31 0;
E_0xc63005900 .event posedge, v0xc63059360_0;
TD_tb_top_system.check_pwm_duty ;
    %load/vec4 v0xc63059180_0;
    %addi 1, 0, 32;
    %load/vec4 v0xc630590e0_0;
    %mul;
    %store/vec4 v0xc63059220_0, 0, 32;
    %load/vec4 v0xc63058b40_0;
    %load/vec4 v0xc630590e0_0;
    %mul;
    %store/vec4 v0xc63058a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc63058be0_0, 0, 32;
    %delay 250, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc63059040_0, 0, 32;
T_1.0 ;
    %load/vec4 v0xc63059040_0;
    %load/vec4 v0xc63059220_0;
    %cmp/s;
    %jmp/0xz T_1.1, 5;
    %wait E_0xc63005900;
    %load/vec4 v0xc630be440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xc63058be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc63058be0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0xc63059040_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc63059040_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0xc63058a00_0;
    %subi 1, 0, 32;
    %load/vec4 v0xc63058be0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_1.6, 5;
    %load/vec4 v0xc63058be0_0;
    %load/vec4 v0xc63058a00_0;
    %addi 1, 0, 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call/w 3 151 "$display", "[PASS] PWM duty aprox. corect: high=%0d, expected ~%0d", v0xc63058be0_0, v0xc63058a00_0 {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 3 154 "$display", "[FAIL] PWM duty incorect: high=%0d, expected %0d", v0xc63058be0_0, v0xc63058a00_0 {0 0 0};
T_1.5 ;
    %end;
S_0x1057cedd0 .scope module, "dut" "top" 3 18, 4 1 0, S_0x1057cdf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sclk";
    .port_info 3 /INPUT 1 "cs_n";
    .port_info 4 /INPUT 1 "miso";
    .port_info 5 /OUTPUT 1 "mosi";
    .port_info 6 /OUTPUT 1 "pwm_out";
v0xc630bcbe0_0 .net "addr", 5 0, L_0x1057c61c0;  1 drivers
v0xc630bcc80_0 .net "byte_sync", 0 0, L_0x1057cdb80;  1 drivers
v0xc630bcd20_0 .net "clk", 0 0, v0xc630be260_0;  1 drivers
v0xc630bcdc0_0 .net "compare1", 15 0, L_0xc630c0310;  1 drivers
v0xc630bce60_0 .net "compare2", 15 0, L_0xc630c0380;  1 drivers
v0xc630bcf00_0 .net "count_reset", 0 0, L_0xc630c00e0;  1 drivers
v0xc630bcfa0_0 .net "counter_val", 15 0, L_0xc630c0460;  1 drivers
v0xc630bd040_0 .net "cs_n", 0 0, v0xc630be3a0_0;  1 drivers
v0xc630bd0e0_0 .net "data_in", 7 0, L_0x1057cef50;  1 drivers
v0xc630bd180_0 .net "data_out", 7 0, L_0x1057d8b70;  1 drivers
v0xc630bd220_0 .net "data_read", 7 0, v0xc6305b840_0;  1 drivers
v0xc630bd2c0_0 .net "data_write", 7 0, L_0x1057c4ea0;  1 drivers
v0xc630bd360_0 .net "en", 0 0, L_0xc630c0070;  1 drivers
v0xc630bd400_0 .net "functions", 7 0, v0xc6305b980_0;  1 drivers
v0xc630bd4a0_0 .net "miso", 0 0, v0xc630be6c0_0;  1 drivers
v0xc630bd540_0 .net "mosi", 0 0, L_0x1057cb080;  alias, 1 drivers
v0xc630bd5e0_0 .net "period", 15 0, L_0xc630c0000;  1 drivers
v0xc630bd680_0 .net "prescale", 7 0, v0xc6305bac0_0;  1 drivers
v0xc630bd720_0 .net "pwm_en", 0 0, L_0xc630c0230;  1 drivers
v0xc630bd7c0_0 .net "pwm_out", 0 0, L_0xc630c04d0;  alias, 1 drivers
v0xc630bd860_0 .net "read", 0 0, L_0x1057ce200;  1 drivers
v0xc630bd900_0 .net "rst_n", 0 0, v0xc630be4e0_0;  1 drivers
v0xc630bd9a0_0 .net "sclk", 0 0, v0xc630be580_0;  1 drivers
v0xc630bda40_0 .net "upnotdown", 0 0, L_0xc630c0150;  1 drivers
v0xc630bdae0_0 .net "write", 0 0, L_0x1057ccd80;  1 drivers
S_0x1057cd880 .scope module, "i_counter" "counter" 4 84, 5 1 0, S_0x1057cedd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 16 "count_val";
    .port_info 3 /INPUT 16 "period";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "count_reset";
    .port_info 6 /INPUT 1 "upnotdown";
    .port_info 7 /INPUT 8 "prescale";
L_0xc630c0460 .functor BUFZ 16, v0xc630597c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0xc62c78058 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0xc630592c0_0 .net/2u *"_ivl_2", 15 0, L_0xc62c78058;  1 drivers
v0xc63059360_0 .net "clk", 0 0, v0xc630be260_0;  alias, 1 drivers
v0xc63059400_0 .net "count_reset", 0 0, L_0xc630c00e0;  alias, 1 drivers
v0xc630594a0_0 .net "count_val", 15 0, L_0xc630c0460;  alias, 1 drivers
v0xc63059540_0 .net "en", 0 0, L_0xc630c0070;  alias, 1 drivers
v0xc630595e0_0 .net "period", 15 0, L_0xc630c0000;  alias, 1 drivers
v0xc63059680_0 .net "prescale", 7 0, v0xc6305bac0_0;  alias, 1 drivers
v0xc63059720_0 .net "psc_limit", 15 0, L_0xc6283c780;  1 drivers
v0xc630597c0_0 .var "r_count", 15 0;
v0xc63059860_0 .var "r_psc", 15 0;
v0xc63059900_0 .net "rst_n", 0 0, v0xc630be4e0_0;  alias, 1 drivers
v0xc630599a0_0 .net "upnotdown", 0 0, L_0xc630c0150;  alias, 1 drivers
E_0xc63005940/0 .event negedge, v0xc63059900_0;
E_0xc63005940/1 .event posedge, v0xc63059360_0;
E_0xc63005940 .event/or E_0xc63005940/0, E_0xc63005940/1;
L_0xc6283c780 .shift/l 16, L_0xc62c78058, v0xc6305bac0_0;
S_0x1057cda00 .scope module, "i_instr_dcd" "instr_dcd" 4 51, 6 1 0, S_0x1057cedd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "byte_sync";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "read";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 6 "addr";
    .port_info 8 /INPUT 8 "data_read";
    .port_info 9 /OUTPUT 8 "data_write";
P_0xc6309c180 .param/l "ST_DATA" 1 6 42, +C4<00000000000000000000000000000001>;
P_0xc6309c1c0 .param/l "ST_SETUP" 1 6 41, +C4<00000000000000000000000000000000>;
L_0x1057ce200 .functor BUFZ 1, v0xc6305a300_0, C4<0>, C4<0>, C4<0>;
L_0x1057ccd80 .functor BUFZ 1, v0xc6305a3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1057c61c0 .functor BUFZ 6, v0xc6305a1c0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x1057c4ea0 .functor BUFZ 8, v0xc6305a260_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0xc62c78010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xc63059a40_0 .net/2u *"_ivl_8", 7 0, L_0xc62c78010;  1 drivers
v0xc63059ae0_0 .net "addr", 5 0, L_0x1057c61c0;  alias, 1 drivers
v0xc63059b80_0 .var "base_addr", 5 0;
v0xc63059c20_0 .var "byte_sel", 0 0;
v0xc63059cc0_0 .net "byte_sync", 0 0, L_0x1057cdb80;  alias, 1 drivers
v0xc63059d60_0 .net "clk", 0 0, v0xc630be260_0;  alias, 1 drivers
v0xc63059e00_0 .net "data_in", 7 0, L_0x1057cef50;  alias, 1 drivers
v0xc63059ea0_0 .net "data_out", 7 0, L_0x1057d8b70;  alias, 1 drivers
v0xc63059f40_0 .net "data_read", 7 0, v0xc6305b840_0;  alias, 1 drivers
v0xc63059fe0_0 .net "data_write", 7 0, L_0x1057c4ea0;  alias, 1 drivers
v0xc6305a080_0 .var "is_read_op", 0 0;
v0xc6305a120_0 .var "next_state", 0 0;
v0xc6305a1c0_0 .var "r_addr", 5 0;
v0xc6305a260_0 .var "r_data_write", 7 0;
v0xc6305a300_0 .var "r_read", 0 0;
v0xc6305a3a0_0 .var "r_write", 0 0;
v0xc6305a440_0 .net "read", 0 0, L_0x1057ce200;  alias, 1 drivers
v0xc6305a4e0_0 .net "rst_n", 0 0, v0xc630be4e0_0;  alias, 1 drivers
v0xc6305a580_0 .var "state", 0 0;
v0xc6305a620_0 .net "write", 0 0, L_0x1057ccd80;  alias, 1 drivers
E_0xc630059c0 .event anyedge, v0xc6305a580_0, v0xc63059cc0_0;
L_0x1057d8b70 .functor MUXZ 8, L_0xc62c78010, v0xc6305b840_0, v0xc6305a300_0, C4<>;
S_0x1057cc440 .scope module, "i_pwm_gen" "pwm_gen" 4 95, 7 1 0, S_0x1057cedd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pwm_en";
    .port_info 3 /INPUT 16 "period";
    .port_info 4 /INPUT 8 "functions";
    .port_info 5 /INPUT 16 "compare1";
    .port_info 6 /INPUT 16 "compare2";
    .port_info 7 /INPUT 16 "count_val";
    .port_info 8 /OUTPUT 1 "pwm_out";
L_0xc630c04d0 .functor BUFZ 1, v0xc6305ad00_0, C4<0>, C4<0>, C4<0>;
v0xc6305a6c0_0 .net "align_mode", 0 0, L_0x1057d8c10;  1 drivers
v0xc6305a760_0 .net "align_right", 0 0, L_0x1057d8cb0;  1 drivers
v0xc6305a800_0 .net "clk", 0 0, v0xc630be260_0;  alias, 1 drivers
v0xc6305a8a0_0 .net "compare1", 15 0, L_0xc630c0310;  alias, 1 drivers
v0xc6305a940_0 .net "compare2", 15 0, L_0xc630c0380;  alias, 1 drivers
v0xc6305a9e0_0 .net "count_val", 15 0, L_0xc630c0460;  alias, 1 drivers
v0xc6305aa80_0 .net "functions", 7 0, v0xc6305b980_0;  alias, 1 drivers
v0xc6305ab20_0 .net "period", 15 0, L_0xc630c0000;  alias, 1 drivers
v0xc6305abc0_0 .net "pwm_en", 0 0, L_0xc630c0230;  alias, 1 drivers
v0xc6305ac60_0 .net "pwm_out", 0 0, L_0xc630c04d0;  alias, 1 drivers
v0xc6305ad00_0 .var "r_pwm", 0 0;
v0xc6305ada0_0 .net "rst_n", 0 0, v0xc630be4e0_0;  alias, 1 drivers
E_0xc63005a00/0 .event anyedge, v0xc6305abc0_0, v0xc6305a8a0_0, v0xc6305a940_0, v0xc6305a6c0_0;
E_0xc63005a00/1 .event anyedge, v0xc6305a760_0, v0xc630594a0_0;
E_0xc63005a00 .event/or E_0xc63005a00/0, E_0xc63005a00/1;
L_0x1057d8c10 .part v0xc6305b980_0, 1, 1;
L_0x1057d8cb0 .part v0xc6305b980_0, 0, 1;
S_0x1057cc5c0 .scope module, "i_regs" "regs" 4 64, 8 1 0, S_0x1057cedd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "addr";
    .port_info 5 /OUTPUT 8 "data_read";
    .port_info 6 /INPUT 8 "data_write";
    .port_info 7 /INPUT 16 "counter_val";
    .port_info 8 /OUTPUT 16 "period";
    .port_info 9 /OUTPUT 1 "en";
    .port_info 10 /OUTPUT 1 "count_reset";
    .port_info 11 /OUTPUT 1 "upnotdown";
    .port_info 12 /OUTPUT 8 "prescale";
    .port_info 13 /OUTPUT 1 "pwm_en";
    .port_info 14 /OUTPUT 8 "functions";
    .port_info 15 /OUTPUT 16 "compare1";
    .port_info 16 /OUTPUT 16 "compare2";
L_0xc630c0000 .functor BUFZ 16, v0xc6305ba20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0xc630c0070 .functor BUFZ 1, v0xc6305b8e0_0, C4<0>, C4<0>, C4<0>;
L_0xc630c00e0 .functor BUFZ 1, v0xc6305b7a0_0, C4<0>, C4<0>, C4<0>;
L_0xc630c0150 .functor BUFZ 1, v0xc6305bc00_0, C4<0>, C4<0>, C4<0>;
L_0xc630c0230 .functor BUFZ 1, v0xc6305bb60_0, C4<0>, C4<0>, C4<0>;
L_0xc630c0310 .functor BUFZ 16, v0xc6305b660_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0xc630c0380 .functor BUFZ 16, v0xc6305b700_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xc6305ae40_0 .net "addr", 5 0, L_0x1057c61c0;  alias, 1 drivers
v0xc6305aee0_0 .net "clk", 0 0, v0xc630be260_0;  alias, 1 drivers
v0xc6305af80_0 .net "compare1", 15 0, L_0xc630c0310;  alias, 1 drivers
v0xc6305b020_0 .net "compare2", 15 0, L_0xc630c0380;  alias, 1 drivers
v0xc6305b0c0_0 .net "count_reset", 0 0, L_0xc630c00e0;  alias, 1 drivers
v0xc6305b160_0 .net "counter_val", 15 0, L_0xc630c0460;  alias, 1 drivers
v0xc6305b200_0 .net "data_read", 7 0, v0xc6305b840_0;  alias, 1 drivers
v0xc6305b2a0_0 .net "data_write", 7 0, L_0x1057c4ea0;  alias, 1 drivers
v0xc6305b340_0 .net "en", 0 0, L_0xc630c0070;  alias, 1 drivers
v0xc6305b3e0_0 .net "functions", 7 0, v0xc6305b980_0;  alias, 1 drivers
v0xc6305b480_0 .net "period", 15 0, L_0xc630c0000;  alias, 1 drivers
v0xc6305b520_0 .net "prescale", 7 0, v0xc6305bac0_0;  alias, 1 drivers
v0xc6305b5c0_0 .net "pwm_en", 0 0, L_0xc630c0230;  alias, 1 drivers
v0xc6305b660_0 .var "r_compare1", 15 0;
v0xc6305b700_0 .var "r_compare2", 15 0;
v0xc6305b7a0_0 .var "r_count_reset", 0 0;
v0xc6305b840_0 .var "r_data_read", 7 0;
v0xc6305b8e0_0 .var "r_en", 0 0;
v0xc6305b980_0 .var "r_functions", 7 0;
v0xc6305ba20_0 .var "r_period", 15 0;
v0xc6305bac0_0 .var "r_prescale", 7 0;
v0xc6305bb60_0 .var "r_pwm_en", 0 0;
v0xc6305bc00_0 .var "r_upnotdown", 0 0;
v0xc6305bca0_0 .net "read", 0 0, L_0x1057ce200;  alias, 1 drivers
v0xc6305bd40_0 .net "rst_n", 0 0, v0xc630be4e0_0;  alias, 1 drivers
v0xc6305bde0_0 .net "upnotdown", 0 0, L_0xc630c0150;  alias, 1 drivers
v0xc6305be80_0 .net "write", 0 0, L_0x1057ccd80;  alias, 1 drivers
E_0xc63005ac0/0 .event anyedge, v0xc6305a440_0, v0xc63059ae0_0, v0xc6305ba20_0, v0xc6305b8e0_0;
E_0xc63005ac0/1 .event anyedge, v0xc6305b660_0, v0xc6305b700_0, v0xc630594a0_0, v0xc6305bac0_0;
E_0xc63005ac0/2 .event anyedge, v0xc6305bc00_0, v0xc6305bb60_0, v0xc6305b980_0;
E_0xc63005ac0 .event/or E_0xc63005ac0/0, E_0xc63005ac0/1, E_0xc63005ac0/2;
S_0x1057c90a0 .scope module, "i_spi_bridge" "spi_bridge" 4 39, 9 1 0, S_0x1057cedd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sclk";
    .port_info 3 /INPUT 1 "cs_n";
    .port_info 4 /INPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "miso";
    .port_info 6 /OUTPUT 1 "byte_sync";
    .port_info 7 /OUTPUT 8 "data_in";
    .port_info 8 /INPUT 8 "data_out";
L_0x1057cb080 .functor BUFZ 1, v0xc630bc960_0, C4<0>, C4<0>, C4<0>;
L_0x1057cdb80 .functor BUFZ 1, v0xc630bc820_0, C4<0>, C4<0>, C4<0>;
L_0x1057cef50 .functor BUFZ 8, v0xc630bc8c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xc630bc000_0 .var "bit_cnt", 2 0;
v0xc630bc0a0_0 .var "byte_counter", 7 0;
v0xc630bc140_0 .var "byte_counter_prev", 7 0;
v0xc630bc1e0_0 .var "byte_counter_sync1", 7 0;
v0xc630bc280_0 .var "byte_counter_sync2", 7 0;
v0xc630bc320_0 .net "byte_sync", 0 0, L_0x1057cdb80;  alias, 1 drivers
v0xc630bc3c0_0 .var "captured_data", 7 0;
v0xc630bc460_0 .net "clk", 0 0, v0xc630be260_0;  alias, 1 drivers
v0xc630bc500_0 .net "cs_n", 0 0, v0xc630be3a0_0;  alias, 1 drivers
v0xc630bc5a0_0 .net "data_in", 7 0, L_0x1057cef50;  alias, 1 drivers
v0xc630bc640_0 .net "data_out", 7 0, L_0x1057d8b70;  alias, 1 drivers
v0xc630bc6e0_0 .net "miso", 0 0, L_0x1057cb080;  alias, 1 drivers
v0xc630bc780_0 .net "mosi", 0 0, v0xc630be6c0_0;  alias, 1 drivers
v0xc630bc820_0 .var "r_byte_sync", 0 0;
v0xc630bc8c0_0 .var "r_data_in", 7 0;
v0xc630bc960_0 .var "r_miso", 0 0;
v0xc630bca00_0 .net "rst_n", 0 0, v0xc630be4e0_0;  alias, 1 drivers
v0xc630bcaa0_0 .net "sclk", 0 0, v0xc630be580_0;  alias, 1 drivers
v0xc630bcb40_0 .var "shift_reg", 7 0;
E_0xc63005b80 .event negedge, v0xc63059900_0, v0xc630bc500_0;
E_0xc63005bc0 .event negedge, v0xc63059900_0, v0xc630bcaa0_0;
E_0xc63005c00/0 .event negedge, v0xc63059900_0;
E_0xc63005c00/1 .event posedge, v0xc630bcaa0_0;
E_0xc63005c00 .event/or E_0xc63005c00/0, E_0xc63005c00/1;
S_0x1057c4d20 .scope task, "spi_read_reg" "spi_read_reg" 3 108, 3 108 0, S_0x1057cdf00;
 .timescale -9 -9;
v0xc630bdb80_0 .var "addr", 5 0;
v0xc630bdc20_0 .var "cmd", 7 0;
v0xc630bdcc0_0 .var "data", 7 0;
v0xc630bdd60_0 .var "rx", 7 0;
TD_tb_top_system.spi_read_reg ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0xc630bdb80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xc630bdc20_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be3a0_0, 0, 1;
    %load/vec4 v0xc630bdc20_0;
    %store/vec4 v0xc630bdf40_0, 0, 8;
    %fork TD_tb_top_system.spi_transfer_byte, S_0xc6285c000;
    %join;
    %load/vec4 v0xc630bdea0_0;
    %store/vec4 v0xc630bdd60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630bdf40_0, 0, 8;
    %fork TD_tb_top_system.spi_transfer_byte, S_0xc6285c000;
    %join;
    %load/vec4 v0xc630bdea0_0;
    %store/vec4 v0xc630bdcc0_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc630be3a0_0, 0, 1;
    %vpi_call/w 3 124 "$display", "Time %0t: SPI READ   addr=0x%02h  data=0x%02h", $time, v0xc630bdb80_0, v0xc630bdcc0_0 {0 0 0};
    %delay 200, 0;
    %end;
S_0xc6285c000 .scope task, "spi_transfer_byte" "spi_transfer_byte" 3 69, 3 69 0, S_0x1057cdf00;
 .timescale -9 -9;
v0xc630bde00_0 .var/i "i", 31 0;
v0xc630bdea0_0 .var "rx", 7 0;
v0xc630bdf40_0 .var "tx", 7 0;
TD_tb_top_system.spi_transfer_byte ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630bdea0_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xc630bde00_0, 0, 32;
T_3.7 ;
    %load/vec4 v0xc630bde00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.8, 5;
    %load/vec4 v0xc630bdf40_0;
    %load/vec4 v0xc630bde00_0;
    %part/s 1;
    %store/vec4 v0xc630be6c0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc630be580_0, 0, 1;
    %delay 25, 0;
    %load/vec4 v0xc630be620_0;
    %ix/getv/s 4, v0xc630bde00_0;
    %store/vec4 v0xc630bdea0_0, 4, 1;
    %delay 25, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be580_0, 0, 1;
    %load/vec4 v0xc630bde00_0;
    %subi 1, 0, 32;
    %store/vec4 v0xc630bde00_0, 0, 32;
    %jmp T_3.7;
T_3.8 ;
    %end;
S_0xc6285c180 .scope task, "spi_write_reg" "spi_write_reg" 3 87, 3 87 0, S_0x1057cdf00;
 .timescale -9 -9;
v0xc630bdfe0_0 .var "addr", 5 0;
v0xc630be080_0 .var "cmd", 7 0;
v0xc630be120_0 .var "data", 7 0;
v0xc630be1c0_0 .var "dummy", 7 0;
TD_tb_top_system.spi_write_reg ;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0xc630bdfe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xc630be080_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be3a0_0, 0, 1;
    %load/vec4 v0xc630be080_0;
    %store/vec4 v0xc630bdf40_0, 0, 8;
    %fork TD_tb_top_system.spi_transfer_byte, S_0xc6285c000;
    %join;
    %load/vec4 v0xc630bdea0_0;
    %store/vec4 v0xc630be1c0_0, 0, 8;
    %load/vec4 v0xc630be120_0;
    %store/vec4 v0xc630bdf40_0, 0, 8;
    %fork TD_tb_top_system.spi_transfer_byte, S_0xc6285c000;
    %join;
    %load/vec4 v0xc630bdea0_0;
    %store/vec4 v0xc630be1c0_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc630be3a0_0, 0, 1;
    %vpi_call/w 3 103 "$display", "Time %0t: SPI WRITE  addr=0x%02h  data=0x%02h", $time, v0xc630bdfe0_0, v0xc630be120_0 {0 0 0};
    %delay 200, 0;
    %end;
    .scope S_0x1057c90a0;
T_5 ;
    %wait E_0xc63005c00;
    %load/vec4 v0xc630bca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xc630bc000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc630bcb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc630bc0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc630bc3c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xc630bc500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xc630bc000_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xc630bcb40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xc630bc780_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xc630bcb40_0, 0;
    %load/vec4 v0xc630bc000_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xc630bc000_0, 0;
    %load/vec4 v0xc630bcb40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xc630bc780_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xc630bc3c0_0, 0;
    %load/vec4 v0xc630bc0a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xc630bc0a0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xc630bc000_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xc630bc000_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1057c90a0;
T_6 ;
    %wait E_0xc63005bc0;
    %load/vec4 v0xc630bca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc630bc960_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xc630bc500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xc630bc640_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0xc630bc000_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0xc630bc960_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1057c90a0;
T_7 ;
    %wait E_0xc63005b80;
    %load/vec4 v0xc630bca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xc630bc640_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0xc630bc960_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1057c90a0;
T_8 ;
    %wait E_0xc63005940;
    %load/vec4 v0xc630bca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc630bc1e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc630bc280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc630bc140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc630bc820_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc630bc8c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xc630bc0a0_0;
    %assign/vec4 v0xc630bc1e0_0, 0;
    %load/vec4 v0xc630bc1e0_0;
    %assign/vec4 v0xc630bc280_0, 0;
    %load/vec4 v0xc630bc280_0;
    %assign/vec4 v0xc630bc140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc630bc820_0, 0;
    %load/vec4 v0xc630bc280_0;
    %load/vec4 v0xc630bc140_0;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc630bc820_0, 0;
    %load/vec4 v0xc630bc3c0_0;
    %assign/vec4 v0xc630bc8c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1057cda00;
T_9 ;
    %wait E_0xc630059c0;
    %load/vec4 v0xc6305a580_0;
    %store/vec4 v0xc6305a120_0, 0, 1;
    %load/vec4 v0xc6305a580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0xc63059cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc6305a120_0, 0, 1;
T_9.3 ;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0xc63059cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc6305a120_0, 0, 1;
T_9.5 ;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1057cda00;
T_10 ;
    %wait E_0xc63005940;
    %load/vec4 v0xc6305a4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305a300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305a3a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc6305a1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc6305a260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305a080_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xc63059b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc63059c20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305a3a0_0, 0;
    %load/vec4 v0xc63059cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0xc6305a580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0xc63059e00_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xc6305a080_0, 0;
    %load/vec4 v0xc63059e00_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0xc63059c20_0, 0;
    %load/vec4 v0xc63059e00_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0xc63059b80_0, 0;
    %load/vec4 v0xc63059e00_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0xc6305a1c0_0, 0;
    %load/vec4 v0xc63059e00_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xc6305a300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc6305a580_0, 0;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0xc6305a080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %load/vec4 v0xc63059b80_0;
    %assign/vec4 v0xc6305a1c0_0, 0;
    %load/vec4 v0xc63059e00_0;
    %assign/vec4 v0xc6305a260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc6305a3a0_0, 0;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305a300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305a580_0, 0;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1057cc5c0;
T_11 ;
    %wait E_0xc63005940;
    %load/vec4 v0xc6305bd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc6305ba20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305b7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305bc00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc6305bac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305bb60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xc6305b980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc6305b660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc6305b700_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc6305b7a0_0, 0;
    %load/vec4 v0xc6305be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0xc6305ae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %jmp T_11.16;
T_11.4 ;
    %load/vec4 v0xc6305b2a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc6305ba20_0, 4, 5;
    %jmp T_11.16;
T_11.5 ;
    %load/vec4 v0xc6305b2a0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc6305ba20_0, 4, 5;
    %jmp T_11.16;
T_11.6 ;
    %load/vec4 v0xc6305b2a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0xc6305b8e0_0, 0;
    %jmp T_11.16;
T_11.7 ;
    %load/vec4 v0xc6305b2a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc6305b660_0, 4, 5;
    %jmp T_11.16;
T_11.8 ;
    %load/vec4 v0xc6305b2a0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc6305b660_0, 4, 5;
    %jmp T_11.16;
T_11.9 ;
    %load/vec4 v0xc6305b2a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc6305b700_0, 4, 5;
    %jmp T_11.16;
T_11.10 ;
    %load/vec4 v0xc6305b2a0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xc6305b700_0, 4, 5;
    %jmp T_11.16;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc6305b7a0_0, 0;
    %jmp T_11.16;
T_11.12 ;
    %load/vec4 v0xc6305b2a0_0;
    %assign/vec4 v0xc6305bac0_0, 0;
    %jmp T_11.16;
T_11.13 ;
    %load/vec4 v0xc6305b2a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0xc6305bc00_0, 0;
    %jmp T_11.16;
T_11.14 ;
    %load/vec4 v0xc6305b2a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0xc6305bb60_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0xc6305b2a0_0;
    %assign/vec4 v0xc6305b980_0, 0;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1057cc5c0;
T_12 ;
    %wait E_0xc63005ac0;
    %load/vec4 v0xc6305bca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xc6305ae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.2 ;
    %load/vec4 v0xc6305ba20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.3 ;
    %load/vec4 v0xc6305ba20_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.4 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0xc6305b8e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.5 ;
    %load/vec4 v0xc6305b660_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.6 ;
    %load/vec4 v0xc6305b660_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.7 ;
    %load/vec4 v0xc6305b700_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.8 ;
    %load/vec4 v0xc6305b700_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.10 ;
    %load/vec4 v0xc6305b160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.11 ;
    %load/vec4 v0xc6305b160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.12 ;
    %load/vec4 v0xc6305bac0_0;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.13 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0xc6305bc00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.14 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0xc6305bb60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.15 ;
    %load/vec4 v0xc6305b980_0;
    %store/vec4 v0xc6305b840_0, 0, 8;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1057cd880;
T_13 ;
    %wait E_0xc63005940;
    %load/vec4 v0xc63059900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc630597c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc63059860_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xc63059400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc630597c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc63059860_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xc63059540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc63059860_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0xc63059860_0;
    %addi 1, 0, 16;
    %assign/vec4 v0xc63059860_0, 0;
    %load/vec4 v0xc63059860_0;
    %pad/u 32;
    %load/vec4 v0xc63059720_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc63059860_0, 0;
    %load/vec4 v0xc630599a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0xc630597c0_0;
    %load/vec4 v0xc630595e0_0;
    %cmp/e;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xc630597c0_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0xc630597c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0xc630597c0_0, 0;
T_13.11 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0xc630597c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0xc630595e0_0;
    %assign/vec4 v0xc630597c0_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0xc630597c0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0xc630597c0_0, 0;
T_13.13 ;
T_13.9 ;
T_13.6 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1057cc440;
T_14 ;
    %wait E_0xc63005a00;
    %load/vec4 v0xc6305abc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xc6305a8a0_0;
    %load/vec4 v0xc6305a940_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xc6305a6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0xc6305a760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0xc6305a8a0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0xc6305a9e0_0;
    %load/vec4 v0xc6305a8a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
T_14.11 ;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0xc6305a9e0_0;
    %load/vec4 v0xc6305a8a0_0;
    %cmp/u;
    %jmp/0xz  T_14.12, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
T_14.13 ;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0xc6305a9e0_0;
    %load/vec4 v0xc6305a8a0_0;
    %cmp/u;
    %jmp/0xz  T_14.14, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0xc6305a9e0_0;
    %load/vec4 v0xc6305a940_0;
    %cmp/u;
    %jmp/0xz  T_14.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
    %jmp T_14.17;
T_14.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc6305ad00_0, 0, 1;
T_14.17 ;
T_14.15 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1057cdf00;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be260_0, 0, 1;
T_15.0 ;
    %delay 50, 0;
    %load/vec4 v0xc630be260_0;
    %inv;
    %store/vec4 v0xc630be260_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x1057cdf00;
T_16 ;
    %vpi_call/w 3 52 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1057cdf00 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x1057cdf00;
T_17 ;
    %vpi_call/w 3 161 "$display", "--- Starting Testbench ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc630be3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc630be6c0_0, 0, 1;
    %fork TD_tb_top_system.apply_reset, S_0x1057ce080;
    %join;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %vpi_call/w 3 180 "$display", "\012--- Test 1: PWM ALIGN_LEFT, compare1=3, period=7 ---" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xc63059180_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0xc63058b40_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0xc630590e0_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x1057cec50;
    %join;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0xc630bdb80_0, 0, 6;
    %fork TD_tb_top_system.spi_read_reg, S_0x1057c4d20;
    %join;
    %load/vec4 v0xc630bdcc0_0;
    %store/vec4 v0xc630be300_0, 0, 8;
    %vpi_call/w 3 186 "$display", "\012--- Test 2: PWM RANGE_BETWEEN_COMPARES, c1=2, c2=6 ---" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xc63059180_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0xc63058b40_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0xc630590e0_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x1057cec50;
    %join;
    %vpi_call/w 3 193 "$display", "\012--- Test 3: PWM ALIGN_RIGHT, compare1=5 ---" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xc63059180_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0xc63058b40_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0xc630590e0_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x1057cec50;
    %join;
    %vpi_call/w 3 199 "$display", "\012--- Test 4: PWM UNALIGNED EDGE CASE EQUAL COMPARES ---" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xc63059180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc63058b40_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xc630590e0_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x1057cec50;
    %join;
    %vpi_call/w 3 206 "$display", "\012--- Test 5: PWM NOT TRIGGER AT START, compare1=0 ---" {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0xc630bdfe0_0, 0, 6;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xc630be120_0, 0, 8;
    %fork TD_tb_top_system.spi_write_reg, S_0xc6285c180;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xc63059180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc63058b40_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0xc630590e0_0, 0, 32;
    %fork TD_tb_top_system.check_pwm_duty, S_0x1057cec50;
    %join;
    %vpi_call/w 3 213 "$display", "\012--- Finished Testbench ---" {0 0 0};
    %vpi_call/w 3 214 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb_top.v";
    "top.v";
    "counter.v";
    "instr_dcd.v";
    "pwm_gen.v";
    "regs.v";
    "spi_bridge.v";
