-makelib ies_lib/sim_clk_gen_v1_0_2 \
  "../../../../Testes1308.srcs/sources_1/bd/design_T_fixedop/ipshared/d987/hdl/sim_clk_gen_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_T_fixedop/ip/design_T_fixedop_sim_clk_gen_0_0/sim/design_T_fixedop_sim_clk_gen_0_0.v" \
-endlib
-makelib ies_lib/xlconstant_v1_1_5 \
  "../../../../Testes1308.srcs/sources_1/bd/design_T_fixedop/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_0_0/sim/design_T_fixedop_xlconstant_0_0.v" \
  "../../../bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_0_1/sim/design_T_fixedop_xlconstant_0_1.v" \
  "../../../bd/design_T_fixedop/sim/design_T_fixedop.v" \
  "../../../bd/design_T_fixedop/ip/design_T_fixedop_xlconstant_1_0/sim/design_T_fixedop_xlconstant_1_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/syn/vhdl/CMFfixedop_mul_mubkb.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/impl/verilog/CMFfixedop_mul_mubkb.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/syn/vhdl/CMFfixedop.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_T_fixedop/ipshared/bb4f/CMFfixedop/solution1/impl/verilog/CMFfixedop.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_T_fixedop/ip/design_T_fixedop_CMFfixedop_0_1/sim/design_T_fixedop_CMFfixedop_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

