iverilog '-Wall' '-g2012' design.sv testbench.sv
