Address ; RegName ; Clk ; Rst ; Port ; Public ; Signal ; BitPos ; Default ; SW(R/W) ; HW(W) ; MCU(W) ; MISC ; Description
0x000;APB_CTRL_SYSCLK_CONF; clk ; reset_n ;;;; [31:16] ; 16'h0 ; RO   ;;;;
;;;;;;apb_ctrl_soc_clk_sel; [15:14]; 2'd0; R/W ;;;;
;;;;;; ; [13]; 1'b0; RO ;;;;
;;;;;;apb_ctrl_rst_tick_cnt; [12]; 1'b0; R/W ;;;;
;;;;Not;;reg_clk_en; [11]; 1'b0; R/W ;;;;
;;;;;;apb_ctrl_clk_320m_en ; [10] ; 1'b0; R/W ;;;;
;;;;;;apb_ctrl_pre_div_cnt; [9:0]; 10'h1; R/W ;;;;
0x004;APB_CTRL_TICK_CONF; clk ; reset_n ;;;; [31:17]; 15'd0; RO   ;;;;
;;;;;;apb_ctrl_tick_enable; [16]; 1'd1; R/W ;;;;
;;;;;;apb_ctrl_ck8m_tick_num; [15:8]; 8'd7; R/W ;;;;
;;;;;;apb_ctrl_xtal_tick_num; [7:0]; 8'd39; R/W ;;;;
0x008;APB_CTRL_CLK_OUT_EN; clk ; reset_n ;;;; [31:11];21'd0; RO   ;;;;
;;;;;;reg_clk_xtal_oen; [10];1'b1; R/W ;;;;
;;;;;;reg_clk40x_bb_oen; [9];1'b1; R/W ;;;;
;;;;;;reg_clk_dac_cpu_oen; [8];1'b1; R/W ;;;;
;;;;;;reg_clk_adc_inf_oen; [7];1'b1; R/W ;;;;
;;;;;;reg_clk_320m_oen; [6];1'b1; R/W ;;;;
;;;;;;reg_clk160_oen; [5];1'b1; R/W ;;;;
;;;;;;reg_clk80_oen; [4];1'b1; R/W ;;;;
;;;;;;reg_clk_bb_oen; [3];1'b1; R/W ;;;;
;;;;;;reg_clk44_oen; [2];1'b1; R/W ;;;;
;;;;;;reg_clk22_oen; [1];1'b1; R/W ;;;;
;;;;;;reg_clk20_oen; [0];1'b1; R/W ;;;;
0x00C;HOST_INF_SEL; clk ; reset_n ;;;;[31:8];24'h0;RO;;;;
;;;;;;peri_io_swap;[7:0];8'h0;R/W;;;;
0x010;EXT_MEM_PMS_LOCK; clk ;po_reset_n;;;;[31:1];31'h0;RO;;;;
;;;; Not ;;ext_mem_pms_lock;[0];1'b0;R/W;ext_mem_pms_lock/lock;;;
0x014;FLASH_ACE0_ATTR; clk ;po_reset_n;;;;[31:3];29'h0;RO;;;;
;;;;;;flash_ace0_attr;[2:0]     ;3'h7;R/W;ext_mem_pms_lock/lock;;;
0x018;FLASH_ACE1_ATTR; clk ;po_reset_n;;;;[31:3];29'h0;RO;;;;
;;;;;;flash_ace1_attr;[2:0]     ;3'h7;R/W;ext_mem_pms_lock/lock;;;
0x01C;FLASH_ACE2_ATTR; clk ;po_reset_n;;;;[31:3];29'h0;RO;;;;
;;;;;;flash_ace2_attr;[2:0]     ;3'h7;R/W;ext_mem_pms_lock/lock;;;
0x020;FLASH_ACE3_ATTR; clk ;po_reset_n;;;;[31:3];29'h0;RO;;;;
;;;;;;flash_ace3_attr;[2:0]     ;3'h7;R/W;ext_mem_pms_lock/lock;;;
0x024;FLASH_ACE0_ADDR; clk ;po_reset_n;;;flash_ace0_addr_s;[31:0]    ;32'h0;R/W;ext_mem_pms_lock/lock;;;
0x028;FLASH_ACE1_ADDR; clk ;po_reset_n;;;flash_ace1_addr_s;[31:0]    ;32'h10000000;R/W;ext_mem_pms_lock/lock;;;
0x02C;FLASH_ACE2_ADDR; clk ;po_reset_n;;;flash_ace2_addr_s;[31:0]    ;32'h20000000;R/W;ext_mem_pms_lock/lock;;;
0x030;FLASH_ACE3_ADDR; clk ;po_reset_n;;;flash_ace3_addr_s;[31:0]    ;32'h30000000;R/W;ext_mem_pms_lock/lock;;;
0x034;FLASH_ACE0_SIZE; clk ;po_reset_n;;;;[31:16];16'h0;RO;;;;
;;;;;;flash_ace0_size;[15:0]    ;16'h1000;R/W;ext_mem_pms_lock/lock;;;
0x038;FLASH_ACE1_SIZE; clk ;po_reset_n;;;;[31:16];16'h0;RO;;;;
;;;;;;flash_ace1_size;[15:0]    ;16'h1000;R/W;ext_mem_pms_lock/lock;;;
0x03C;FLASH_ACE2_SIZE; clk ;po_reset_n;;;;[31:16];16'h0;RO;;;;
;;;;;;flash_ace2_size;[15:0]    ;16'h1000;R/W;ext_mem_pms_lock/lock;;;
0x040;FLASH_ACE3_SIZE; clk ;po_reset_n;;;;[31:16];16'h0;RO;;;;
;;;;;;flash_ace3_size;[15:0]    ;16'h1000;R/W;ext_mem_pms_lock/lock;;;
0x044;SRAM_ACE0_ATTR; clk ;po_reset_n;;;;[31:3];29'h0;RO;;;;
;;;;;;sram_ace0_attr;[2:0]     ;3'h7;R/W;ext_mem_pms_lock/lock;;;
0x048;SRAM_ACE1_ATTR; clk ;po_reset_n;;;;[31:3];29'h0;RO;;;;
;;;;;;sram_ace1_attr;[2:0]     ;3'h7;R/W;ext_mem_pms_lock/lock;;;
0x04C;SRAM_ACE2_ATTR; clk ;po_reset_n;;;;[31:3];29'h0;RO;;;;
;;;;;;sram_ace2_attr;[2:0]     ;3'h7;R/W;ext_mem_pms_lock/lock;;;
0x050;SRAM_ACE3_ATTR; clk ;po_reset_n;;;;[31:3];29'h0;RO;;;;
;;;;;;sram_ace3_attr;[2:0]     ;3'h7;R/W;ext_mem_pms_lock/lock;;;
0x054;SRAM_ACE0_ADDR; clk ;po_reset_n;;;sram_ace0_addr_s;[31:0];32'h0;R/W;ext_mem_pms_lock/lock;;;
0x058;SRAM_ACE1_ADDR; clk ;po_reset_n;;;sram_ace1_addr_s;[31:0];32'h10000000;R/W;ext_mem_pms_lock/lock;;;
0x05C;SRAM_ACE2_ADDR; clk ;po_reset_n;;;sram_ace2_addr_s;[31:0];32'h20000000;R/W;ext_mem_pms_lock/lock;;;
0x060;SRAM_ACE3_ADDR; clk ;po_reset_n;;;sram_ace3_addr_s;[31:0];32'h30000000;R/W;ext_mem_pms_lock/lock;;;
0x064;SRAM_ACE0_SIZE; clk ;po_reset_n;;;;[31:16];16'h0;RO;;;;
;;;;;;sram_ace0_size;[15:0]    ;16'h1000;R/W;ext_mem_pms_lock/lock;;;
0x068;SRAM_ACE1_SIZE; clk ;po_reset_n;;;;[31:16];16'h0;RO;;;;
;;;;;;sram_ace1_size;[15:0]    ;16'h1000;R/W;ext_mem_pms_lock/lock;;;
0x06C;SRAM_ACE2_SIZE; clk ;po_reset_n;;;;[31:16];16'h0;RO;;;;
;;;;;;sram_ace2_size;[15:0]    ;16'h1000;R/W;ext_mem_pms_lock/lock;;;
0x070;SRAM_ACE3_SIZE; clk ;po_reset_n;;;;[31:16];16'h0;RO;;;;
;;;;;;sram_ace3_size;[15:0]    ;16'h1000;R/W;ext_mem_pms_lock/lock;;;
0x074;SPI_MEM_PMS_CTRL; clk ; reset_n ;;;;[31:7];25'h0;RO;;;;
;;;;;;spi_mem_reject_cde;[6:2];5'h0;RO;;;;
;;;;;;spi_mem_reject_clr;[1];1'b0;WOD;;;;
;;;;;;spi_mem_reject_int;[0];1'b0;RO;;;;
0x078;SPI_MEM_REJECT_ADDR; clk ; reset_n ;;;spi_mem_reject_addr;[31:0];32'h0;RO;;;;
0x07C;APB_CTRL_SDIO_CTRL; clk ; reset_n ;;;;[31:1];31'h0;RO;;;;
;;;;;;reg_sdio_win_access_en;[0];1'h0;R/W ;;;;
0x080;REDCY_SIG0_REG; clk ; reset_n ;;;redcy_andor;[31];1'h0;RO;;;;
;;;;;;redcy_sig0;[30:0];31'h0;R/W ;;;;
0x084;REDCY_SIG1_REG; clk ; reset_n ;;;redcy_nandor;[31];1'h0;RO;;;;
;;;;;;redcy_sig1;[30:0];31'h0;R/W ;;;;
0x088;WIFI_BB_CFG;clk;reset_n;;;reg_wifi_bb_cfg;[31:0];32'h0;R/W;;;;
0x08C;WIFI_BB_CFG_2;clk;reset_n;;;reg_wifi_bb_cfg_2;[31:0];32'h0;R/W;;;;
0x090;WIFI_CLK_EN;clk;reset_n;;;reg_wifi_clk_en;[31:0];32'hfffce030;R/W;;;;
0x094;WIFI_RST_EN;clk;reset_n;;;reg_wifi_rst;[31:0];32'h0;R/W;;;;
0x098;FRONT_END_MEM_PD;clk;reset_n;;;;[31:6];26'b0;RO;;;;
;;;;;;reg_dc_mem_force_pd;[5];1'b0;R/W;;;;
;;;;;;reg_dc_mem_force_pu;[4];1'b1;R/W;;;;
;;;;;;reg_pbus_mem_force_pd;[3];1'b0;R/W;;;;
;;;;;;reg_pbus_mem_force_pu;[2];1'b1;R/W;;;;
;;;;;;reg_agc_mem_force_pd;[1];1'b0;R/W;;;;
;;;;;;reg_agc_mem_force_pu;[0];1'b1;R/W;;;;
0x3FC;APB_CTRL_DATE; clk ; reset_n ; Not ;;apb_ctrl_date ;[31:0] ;32'h1906210;R/W ;;;;
