Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1402
design__instance__area,22705.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005751548451371491
power__switching__total,0.00013080732605885714
power__leakage__total,6.539749506373482E-7
power__total,0.0007066161488182843
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26775363240003913
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2831628900394007
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.116312018864022
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.649439409521205
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.116312
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.400440
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29459649442629166
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3274849095706667
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6374900787692156
timing__setup__ws__corner:nom_slow_1p08V_125C,13.07733336412352
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.637490
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.140081
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.277753133909887
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.30019024227176505
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30939524040714544
timing__setup__ws__corner:nom_typ_1p20V_25C,14.079511288692522
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309395
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.205128
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26775363240003913
clock__skew__worst_setup,0.2831628900394007
timing__hold__ws,0.116312018864022
timing__setup__ws,13.07733336412352
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116312
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.140081
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1402
design__instance__area__stdcell,22705.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.784528
design__instance__utilization__stdcell,0.784528
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,69
design__instance__area__class:inverter,381.024
design__instance__count__class:sequential_cell,183
design__instance__area__class:sequential_cell,8632.92
design__instance__count__class:multi_input_combinational_cell,733
design__instance__area__class:multi_input_combinational_cell,7896.27
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,351
design__instance__area__class:timing_repair_buffer,5250.87
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,43261.1
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,263
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
antenna_diodes_count,5
design__instance__count__class:antenna_cell,5
design__instance__area__class:antenna_cell,27.216
route__net,1590
route__net__special,2
route__drc_errors__iter:0,1196
route__wirelength__iter:0,48018
route__drc_errors__iter:1,562
route__wirelength__iter:1,47566
route__drc_errors__iter:2,531
route__wirelength__iter:2,47421
route__drc_errors__iter:3,92
route__wirelength__iter:3,47132
route__drc_errors__iter:4,10
route__wirelength__iter:4,47094
route__drc_errors__iter:5,0
route__wirelength__iter:5,47091
route__drc_errors,0
route__wirelength,47091
route__vias,9811
route__vias__singlecut,9811
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,435.855
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,177
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,177
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,177
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,177
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000170488
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000017883
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000740803
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000017883
design_powergrid__voltage__worst,0.000017883
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.000017883
design_powergrid__drop__worst__net:VPWR,0.0000170488
design_powergrid__voltage__worst__net:VGND,0.000017883
design_powergrid__drop__worst__net:VGND,0.000017883
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000008450000000000000411714932979645453769990126602351665496826171875
ir__drop__worst,0.0000169999999999999998659926114807916519566788338124752044677734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
