\section{Execute Module}

\begin{figure}[h!]
    \centering
    \input{arch/figures/exm-arch.tex}
    \caption{Schematic view of the Execute Module}
    \label{fig:exm}
\end{figure}

\subsection{Interface}

\begin{content}
The execute module implements TBC. The signals are described in table \ref{tab:exm-interface}. 
\end{content}

\input{arch/tables/exm-interface}

\subsection{Specification}

\subsection{Behavior}

\subsubsection{LUI behavior}

\begin{content}
    The LUI behavior emits a register write request with the first input value. This value is the sign-extended immediate of the instruction, computed in the decode stage.
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/exm-behavior-lui.tex}
    \caption{Timing diagram of the LUI behavior of the execute module}
    \label{fig:exm-behavior-lui}
\end{figure}

\subsubsection{AUIPC behavior}

\begin{content}
    The AUIPC behavior computes the sum of the first input with the program counter. This first input is the sign-extended immediate of the instruction, computed in the decode stage.
    
    A register write request is emitted to store the value.
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/exm-behavior-auipc.tex}
    \caption{Timing diagram of the AUIPC behavior of the execute module}
    \label{fig:exm-behavior-auipc}
\end{figure}

\subsubsection{Unconditional jump behavior}

\paragraph{JAL}

\begin{content}
    The JAL behavior emits a branch request to the address offset provided by the first input.
    
    A register write request is emitted to store the address of the following instruction.
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/exm-behavior-jump-jal.tex}
    \caption{Timing diagram of the jump behavior of the execute module for the JAL instruction}
    \label{fig:exm-behavior-jump-jal}
\end{figure}

\paragraph{JALR}

\begin{content}
    The JALR behavior emits a branch request to the address offset provided by the sum of the first and second input.
    
    A register write request is emitted to store the address of the following instruction.
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/exm-behavior-jump-jalr.tex}
    \caption{Timing diagram of the jump behavior of the execute module for the JALR instruction}
    \label{fig:exm-behavior-jump-jalr}
\end{figure}

\subsubsection{Branch behavior}

\begin{content}
    The branch behavior compares the first two inputs depending on the instruction variant. The BEQ and BNE variants check whether the two inputs are equal or not equal respectively. The BLT and BLTU variants check whether the first input is lower than the second input using a signed and unsigned comparison respectively. The BGE and BGEU variants check whether the first input is greater or equal to the second input using a signed and unsigned comparison respectively.
    
    A branch request is emitted in case of successful comparison, providing the address offset given in the third input.
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/exm-behavior-branch.tex}
    \caption{Timing diagram of the branch behavior of the execute module}
    \label{fig:exm-behavior-branch}
\end{figure}

\input{arch/tables/exm-behavior-branch}

\subsubsection{Load behavior}

\begin{content}
    The load behavior fetches an 8/16/32-bit word from memory at the address given in the first instruction input for the LB/LBU, LH/LHU and LW instructions respectively. The value is zero-extended to 32-bits for the U variants while it is signed extended to 32-bits otherwise. 
    
    A register write request is then emitted to store the value. 
    
    This behavior induces a pipeline stall due to the memory access time.
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/exm-behavior-load.tex}
    \caption{Timing diagram of the load behavior of the execute module}
    \label{fig:exm-behavior-load}
\end{figure}

\input{arch/tables/exm-behavior-load}

\subsubsection{Store behavior}

\begin{content}
    The store behavior writes a 8/16/32-bit word to memory at the address given in the first instruction input for the SB, SH and SW instructions respectively.

    Although there is no need for the pipeline to wait for the data to be written, this behavior induces a pipeline stall in revision 1.0.0 as a write request takes at least two cycles to complete while the memory interface shall be ready to receive new requests in the next pipeline cycle.
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/exm-behavior-store.tex}
    \caption{Timing diagram of the store behavior of the execute module}
    \label{fig:exm-behavior-store}
\end{figure}

\input{arch/tables/exm-behavior-store}

\subsubsection{Arithmetic and logic behavior}

\begin{content}
  The arithmetic and logic behavior applies to OP and OP-IMM opcodes. As DECM handles the processing of instruction inputs, both OP and OP-IMM instructions have the same associated behavior in EXM.

  The arithmetic and logic behavior computes the following integer operations : signed sum, signed substraction, bitwise exclusive-or, bitwise or, bitwise and, signed comparison, unsigned comparison, left logical shift, right logical shift and right arithmetic shift.
  
  A register write request is then emitted to store the value.
\end{content}

\begin{figure}[H]
    \centering
    \input{arch/figures/exm-behavior-arithmetic-logic.tex}
    \caption{Timing diagram of the arithmetic and logic behavior of the execute module}
    \label{fig:exm-behavior-arithmetic-logic}
\end{figure}

\input{arch/tables/exm-behavior-arithmetic-logic}

\subsubsection{Hazard behaviors}

\begin{content}
  Hazard behaviors are described in section \ref{pipeline-stall}.
\end{content}

\newpage