

================================================================
== Vitis HLS Report for 'unpack_blk_to_stream'
================================================================
* Date:           Sun Jan 19 20:57:19 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        SoC_hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.544 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_255_1  |        ?|        ?|         6|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    108|    -|
|Register         |        -|    -|     110|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     146|    186|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------+------------+---------+----+----+----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  36|  40|    0|
    +--------------+------------+---------+----+----+----+-----+
    |Total         |            |        0|   0|  36|  40|    0|
    +--------------+------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_write_state3    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_76_p3            |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |last_seen_3_fu_161_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln255_fu_127_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |axis_data_last_fu_156_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln255_fu_121_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          19|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |blk_stream_TDATA_blk_n           |   9|          2|    1|          2|
    |float_stream_TDATA_blk_n         |   9|          2|    1|          2|
    |float_stream_TDATA_int_regslice  |  20|          4|   32|        128|
    |float_stream_TLAST_int_regslice  |  14|          3|    1|          3|
    |last_seen_fu_72                  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 108|         23|   40|        147|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |axis_data_last_reg_216       |   1|   0|    1|          0|
    |last_seen_2_reg_183          |   1|   0|    1|          0|
    |last_seen_fu_72              |   1|   0|    1|          0|
    |or_ln255_reg_188             |   1|   0|    1|          0|
    |tmp_1_reg_192                |   1|   0|    1|          0|
    |tmp_1_reg_192_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_2_reg_206                |  32|   0|   32|          0|
    |tmp_4_reg_211                |   1|   0|    1|          0|
    |tmp_reg_178                  |   1|   0|    1|          0|
    |tmp_s_reg_201                |  32|   0|   32|          0|
    |trunc_ln257_reg_196          |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 110|   0|  110|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_AWADDR    |   in|    4|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_ARADDR    |   in|    4|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|   return void|
|ap_clk               |   in|    1|  ap_ctrl_hs|   unpack_blk_to_stream|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|   unpack_blk_to_stream|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|   unpack_blk_to_stream|  return value|
|float_stream_TREADY  |   in|    1|        axis|  float_stream_V_last_V|       pointer|
|float_stream_TVALID  |  out|    1|        axis|  float_stream_V_last_V|       pointer|
|float_stream_TLAST   |  out|    1|        axis|  float_stream_V_last_V|       pointer|
|blk_stream_TDATA     |   in|   96|        axis|             blk_stream|       pointer|
|blk_stream_TVALID    |   in|    1|        axis|             blk_stream|       pointer|
|blk_stream_TREADY    |  out|    1|        axis|             blk_stream|       pointer|
|float_stream_TDATA   |  out|   32|        axis|  float_stream_V_data_V|       pointer|
|float_stream_TKEEP   |  out|    4|        axis|  float_stream_V_keep_V|       pointer|
|float_stream_TSTRB   |  out|    4|        axis|  float_stream_V_strb_V|       pointer|
|float_stream_TUSER   |  out|   32|        axis|  float_stream_V_user_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%last_seen = alloca i32 1" [../../src/MatCalc.cpp:253]   --->   Operation 9 'alloca' 'last_seen' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln248 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [../../src/MatCalc.cpp:248]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %blk_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %blk_stream"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %float_stream_V_data_V, i4 %float_stream_V_keep_V, i4 %float_stream_V_strb_V, i32 %float_stream_V_user_V, i1 %float_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %float_stream_V_data_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %float_stream_V_keep_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %float_stream_V_strb_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %float_stream_V_user_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %float_stream_V_last_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln255 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %float_stream_V_data_V, i4 %float_stream_V_keep_V, i4 %float_stream_V_strb_V, i32 %float_stream_V_user_V, i1 %float_stream_V_last_V, i1 0, i1 0, void @empty_4" [../../src/MatCalc.cpp:255]   --->   Operation 20 'specaxissidechannel' 'specaxissidechannel_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln253 = store i1 0, i1 %last_seen" [../../src/MatCalc.cpp:253]   --->   Operation 21 'store' 'store_ln253' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln255 = br void %while.cond" [../../src/MatCalc.cpp:255]   --->   Operation 22 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i96P128A, i96 %blk_stream, i32 1" [../../src/MatCalc.cpp:255]   --->   Operation 23 'nbreadreq' 'tmp' <Predicate = true> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%last_seen_2 = load i1 %last_seen" [../../src/MatCalc.cpp:267]   --->   Operation 24 'load' 'last_seen_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln255)   --->   "%xor_ln255 = xor i1 %last_seen_2, i1 1" [../../src/MatCalc.cpp:255]   --->   Operation 25 'xor' 'xor_ln255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln255 = or i1 %tmp, i1 %xor_ln255" [../../src/MatCalc.cpp:255]   --->   Operation 26 'or' 'or_ln255' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %or_ln255, void %while.end, void %while.body" [../../src/MatCalc.cpp:255]   --->   Operation 27 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln256 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../src/MatCalc.cpp:256]   --->   Operation 28 'specpipeline' 'specpipeline_ln256' <Predicate = (or_ln255)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln255 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../src/MatCalc.cpp:255]   --->   Operation 29 'specloopname' 'specloopname_ln255' <Predicate = (or_ln255)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.77ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i96P128A, i96 %blk_stream, i32 1" [../../src/MatCalc.cpp:256]   --->   Operation 30 'nbreadreq' 'tmp_1' <Predicate = (or_ln255)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %tmp_1, void %if.end12, void %VITIS_LOOP_260_2" [../../src/MatCalc.cpp:256]   --->   Operation 31 'br' 'br_ln256' <Predicate = (or_ln255)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%blk_stream_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %blk_stream" [../../src/MatCalc.cpp:257]   --->   Operation 32 'read' 'blk_stream_read' <Predicate = (or_ln255 & tmp_1)> <Delay = 0.48> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i96 %blk_stream_read" [../../src/MatCalc.cpp:257]   --->   Operation 33 'trunc' 'trunc_ln257' <Predicate = (or_ln255 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %blk_stream_read, i32 32, i32 63" [../../src/MatCalc.cpp:257]   --->   Operation 34 'partselect' 'tmp_s' <Predicate = (or_ln255 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %blk_stream_read, i32 64, i32 95" [../../src/MatCalc.cpp:257]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = (or_ln255 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln255 = br void %while.cond" [../../src/MatCalc.cpp:255]   --->   Operation 36 'br' 'br_ln255' <Predicate = (or_ln255)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 37 [2/2] (1.29ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i32P0A.i1P0A, i32 %float_stream_V_data_V, i4 %float_stream_V_keep_V, i4 %float_stream_V_strb_V, i32 %float_stream_V_user_V, i1 %float_stream_V_last_V, i32 %trunc_ln257, i4 0, i4 0, i32 0, i1 0" [../../src/MatCalc.cpp:277]   --->   Operation 37 'write' 'write_ln277' <Predicate = (or_ln255 & tmp_1)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 38 [1/1] (1.77ns)   --->   "%tmp_4 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i96P128A, i96 %blk_stream, i32 1" [../../src/MatCalc.cpp:267]   --->   Operation 38 'nbreadreq' 'tmp_4' <Predicate = (or_ln255 & tmp_1)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%ret_ln281 = ret" [../../src/MatCalc.cpp:281]   --->   Operation 48 'ret' 'ret_ln281' <Predicate = (!or_ln255)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.54>
ST_4 : Operation 39 [1/2] (1.29ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i32P0A.i1P0A, i32 %float_stream_V_data_V, i4 %float_stream_V_keep_V, i4 %float_stream_V_strb_V, i32 %float_stream_V_user_V, i1 %float_stream_V_last_V, i32 %trunc_ln257, i4 0, i4 0, i32 0, i1 0" [../../src/MatCalc.cpp:277]   --->   Operation 39 'write' 'write_ln277' <Predicate = (tmp_1)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 40 [2/2] (1.29ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i32P0A.i1P0A, i32 %float_stream_V_data_V, i4 %float_stream_V_keep_V, i4 %float_stream_V_strb_V, i32 %float_stream_V_user_V, i1 %float_stream_V_last_V, i32 %tmp_s, i4 0, i4 0, i32 0, i1 0" [../../src/MatCalc.cpp:277]   --->   Operation 40 'write' 'write_ln277' <Predicate = (tmp_1)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 41 [1/1] (0.97ns)   --->   "%axis_data_last = xor i1 %tmp_4, i1 1" [../../src/MatCalc.cpp:267]   --->   Operation 41 'xor' 'axis_data_last' <Predicate = (tmp_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.97ns)   --->   "%last_seen_3 = or i1 %last_seen_2, i1 %axis_data_last" [../../src/MatCalc.cpp:267]   --->   Operation 42 'or' 'last_seen_3' <Predicate = (tmp_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln253 = store i1 %last_seen_3, i1 %last_seen" [../../src/MatCalc.cpp:253]   --->   Operation 43 'store' 'store_ln253' <Predicate = (tmp_1)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 44 [1/2] (1.29ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i32P0A.i1P0A, i32 %float_stream_V_data_V, i4 %float_stream_V_keep_V, i4 %float_stream_V_strb_V, i32 %float_stream_V_user_V, i1 %float_stream_V_last_V, i32 %tmp_s, i4 0, i4 0, i32 0, i1 0" [../../src/MatCalc.cpp:277]   --->   Operation 44 'write' 'write_ln277' <Predicate = (tmp_1)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 45 [2/2] (1.29ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i32P0A.i1P0A, i32 %float_stream_V_data_V, i4 %float_stream_V_keep_V, i4 %float_stream_V_strb_V, i32 %float_stream_V_user_V, i1 %float_stream_V_last_V, i32 %tmp_2, i4 0, i4 0, i32 0, i1 %axis_data_last" [../../src/MatCalc.cpp:277]   --->   Operation 45 'write' 'write_ln277' <Predicate = (tmp_1)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 46 [1/2] (1.29ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i32P0A.i1P0A, i32 %float_stream_V_data_V, i4 %float_stream_V_keep_V, i4 %float_stream_V_strb_V, i32 %float_stream_V_user_V, i1 %float_stream_V_last_V, i32 %tmp_2, i4 0, i4 0, i32 0, i1 %axis_data_last" [../../src/MatCalc.cpp:277]   --->   Operation 46 'write' 'write_ln277' <Predicate = (tmp_1)> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln279 = br void %if.end12" [../../src/MatCalc.cpp:279]   --->   Operation 47 'br' 'br_ln279' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ blk_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ float_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ float_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ float_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ float_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ float_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
last_seen                 (alloca             ) [ 0111100]
spectopmodule_ln248       (spectopmodule      ) [ 0000000]
specinterface_ln0         (specinterface      ) [ 0000000]
specbitsmap_ln0           (specbitsmap        ) [ 0000000]
specinterface_ln0         (specinterface      ) [ 0000000]
specbitsmap_ln0           (specbitsmap        ) [ 0000000]
specbitsmap_ln0           (specbitsmap        ) [ 0000000]
specbitsmap_ln0           (specbitsmap        ) [ 0000000]
specbitsmap_ln0           (specbitsmap        ) [ 0000000]
specbitsmap_ln0           (specbitsmap        ) [ 0000000]
specinterface_ln0         (specinterface      ) [ 0000000]
specaxissidechannel_ln255 (specaxissidechannel) [ 0000000]
store_ln253               (store              ) [ 0000000]
br_ln255                  (br                 ) [ 0000000]
tmp                       (nbreadreq          ) [ 0010000]
last_seen_2               (load               ) [ 0101100]
xor_ln255                 (xor                ) [ 0000000]
or_ln255                  (or                 ) [ 0011000]
br_ln255                  (br                 ) [ 0000000]
specpipeline_ln256        (specpipeline       ) [ 0000000]
specloopname_ln255        (specloopname       ) [ 0000000]
tmp_1                     (nbreadreq          ) [ 0111111]
br_ln256                  (br                 ) [ 0000000]
blk_stream_read           (read               ) [ 0000000]
trunc_ln257               (trunc              ) [ 0101100]
tmp_s                     (partselect         ) [ 0111110]
tmp_2                     (partselect         ) [ 0111111]
br_ln255                  (br                 ) [ 0000000]
tmp_4                     (nbreadreq          ) [ 0100100]
write_ln277               (write              ) [ 0000000]
axis_data_last            (xor                ) [ 0011011]
last_seen_3               (or                 ) [ 0000000]
store_ln253               (store              ) [ 0000000]
write_ln277               (write              ) [ 0000000]
write_ln277               (write              ) [ 0000000]
br_ln279                  (br                 ) [ 0000000]
ret_ln281                 (ret                ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="blk_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blk_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="float_stream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="float_stream_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="float_stream_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="float_stream_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="float_stream_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i32P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="last_seen_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last_seen/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="96" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 tmp_1/2 tmp_4/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="blk_stream_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="96" slack="0"/>
<pin id="86" dir="0" index="1" bw="96" slack="0"/>
<pin id="87" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="blk_stream_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="32" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="32" slack="1"/>
<pin id="98" dir="0" index="7" bw="1" slack="0"/>
<pin id="99" dir="0" index="8" bw="1" slack="0"/>
<pin id="100" dir="0" index="9" bw="1" slack="0"/>
<pin id="101" dir="0" index="10" bw="1" slack="0"/>
<pin id="102" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/3 write_ln277/4 write_ln277/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln253_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="last_seen_2_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_seen_2/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="xor_ln255_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln255/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="or_ln255_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln257_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="96" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln257/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_s_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="96" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="96" slack="0"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="0" index="3" bw="8" slack="0"/>
<pin id="151" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="axis_data_last_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="axis_data_last/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="last_seen_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="last_seen_3/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln253_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="3"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/4 "/>
</bind>
</comp>

<comp id="171" class="1005" name="last_seen_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="last_seen "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="183" class="1005" name="last_seen_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="2"/>
<pin id="185" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last_seen_2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="or_ln255_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln255 "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="trunc_ln257_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln257 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_s_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2"/>
<pin id="203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="3"/>
<pin id="208" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_4_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="axis_data_last_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axis_data_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="109"><net_src comp="68" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="90" pin=8"/></net>

<net id="111"><net_src comp="70" pin="0"/><net_sink comp="90" pin=9"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="90" pin=10"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="84" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="84" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="84" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="72" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="181"><net_src comp="76" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="186"><net_src comp="118" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="191"><net_src comp="127" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="76" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="132" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="90" pin=6"/></net>

<net id="204"><net_src comp="136" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="90" pin=6"/></net>

<net id="209"><net_src comp="146" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="90" pin=6"/></net>

<net id="214"><net_src comp="76" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="219"><net_src comp="156" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="90" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: float_stream_V_data_V | {4 5 6 }
	Port: float_stream_V_keep_V | {4 5 6 }
	Port: float_stream_V_strb_V | {4 5 6 }
	Port: float_stream_V_user_V | {4 5 6 }
	Port: float_stream_V_last_V | {4 5 6 }
 - Input state : 
	Port: unpack_blk_to_stream : blk_stream | {1 2 3 }
  - Chain level:
	State 1
		store_ln253 : 1
	State 2
		xor_ln255 : 1
		or_ln255 : 1
		br_ln255 : 1
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln255_fu_121      |    0    |    2    |
|          |    axis_data_last_fu_156   |    0    |    2    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln255_fu_127      |    0    |    2    |
|          |     last_seen_3_fu_161     |    0    |    2    |
|----------|----------------------------|---------|---------|
| nbreadreq|     grp_nbreadreq_fu_76    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   | blk_stream_read_read_fu_84 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_90      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln257_fu_132     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_s_fu_136        |    0    |    0    |
|          |        tmp_2_fu_146        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    8    |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|axis_data_last_reg_216|    1   |
|  last_seen_2_reg_183 |    1   |
|   last_seen_reg_171  |    1   |
|   or_ln255_reg_188   |    1   |
|     tmp_1_reg_192    |    1   |
|     tmp_2_reg_206    |   32   |
|     tmp_4_reg_211    |    1   |
|      tmp_reg_178     |    1   |
|     tmp_s_reg_201    |   32   |
|  trunc_ln257_reg_196 |   32   |
+----------------------+--------+
|         Total        |   103  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_90 |  p6  |   3  |  32  |   96   ||    0    ||    14   |
| grp_write_fu_90 |  p10 |   2  |   1  |    2   ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   98   ||  3.2953 ||    0    ||    23   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    8   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   23   |
|  Register |    -   |   103  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   103  |   31   |
+-----------+--------+--------+--------+
