Info: Generated by version: 24.1 build 115
Info: Starting: Create simulation model
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test --family="Agilex 7" --part=AGFB014R24B2E2V
Warning: io_pll_test.iopll_0: Able to implement PLL - Actual outclk frequency 2 differs from requested setting
Warning: io_pll_test.iopll_0: Able to implement PLL - Actual outclk frequency 4 differs from requested setting
Info: io_pll_test: "Transforming system: io_pll_test"
Info: io_pll_test: "Naming system components in system: io_pll_test"
Info: io_pll_test: "Processing generation queue"
Info: io_pll_test: "Generating: io_pll_test"
Info: io_pll_test: "Generating: io_pll_test_altera_iopll_1931_zsdxr3a"
Info: io_pll_test: Done "io_pll_test" with 2 modules, 2 files
Info: Generating the following file(s) for VCS simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ --use-relative-paths=true --modelsim-flow=traditional
Info: Generating the following file(s) for VCS simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for XCELIUM simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --block-symbol-file --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test --family="Agilex 7" --part=AGFB014R24B2E2V
Warning: io_pll_test.iopll_0: Able to implement PLL - Actual outclk frequency 2 differs from requested setting
Warning: io_pll_test.iopll_0: Able to implement PLL - Actual outclk frequency 4 differs from requested setting
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --synthesis=VERILOG --greybox --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test --family="Agilex 7" --part=AGFB014R24B2E2V
Warning: io_pll_test.iopll_0: Able to implement PLL - Actual outclk frequency 2 differs from requested setting
Warning: io_pll_test.iopll_0: Able to implement PLL - Actual outclk frequency 4 differs from requested setting
Info: io_pll_test: "Transforming system: io_pll_test"
Info: io_pll_test: "Naming system components in system: io_pll_test"
Info: io_pll_test: "Processing generation queue"
Info: io_pll_test: "Generating: io_pll_test"
Info: io_pll_test: "Generating: io_pll_test_altera_iopll_1931_zsdxr3a"
Info: io_pll_test: Done "io_pll_test" with 2 modules, 7 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --synthesis=VERILOG --ipxact --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: IP-XACT
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in io_pll_test. No files generated.
Info: Finished: Generate IP Core Documentation
