

================================================================
== Synthesis Summary Report of 'yuv_filter'
================================================================
+ General Information: 
    * Date:           Fri Feb 28 17:09:37 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        yuv_filter_solution
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+-----------+-----------+----------+-----------+------+----------+---------------+--------+-----------+------------+-----+
    |        Modules       | Issue|      |  Latency  |  Latency  | Iteration|           | Trip |          |               |        |           |            |     |
    |        & Loops       | Type | Slack|  (cycles) |    (ns)   |  Latency |  Interval | Count| Pipelined|     BRAM      |   DSP  |     FF    |     LUT    | URAM|
    +----------------------+------+------+-----------+-----------+----------+-----------+------+----------+---------------+--------+-----------+------------+-----+
    |+ yuv_filter          |     -|  0.00|  395685267|  3.957e+09|         -|  395685268|     -|        no|  12291 (4389%)|  7 (3%)|  3909 (3%)|  6557 (12%)|    -|
    | o RGB2YUV_LOOP_X     |     -|  7.30|  196611840|  1.966e+09|    102402|          -|  1920|        no|              -|       -|          -|           -|    -|
    |  o RGB2YUV_LOOP_Y    |     -|  7.30|     102400|  1.024e+06|        80|          -|  1280|        no|              -|       -|          -|           -|    -|
    | o YUV_SCALE_LOOP_X   |     -|  7.30|    9834240|  9.834e+07|      5122|          -|  1920|        no|              -|       -|          -|           -|    -|
    |  o YUV_SCALE_LOOP_Y  |     -|  7.30|       5120|  5.120e+04|         4|          -|  1280|        no|              -|       -|          -|           -|    -|
    | o YUV2RGB_LOOP_X     |     -|  7.30|  189239040|  1.892e+09|     98562|          -|  1920|        no|              -|       -|          -|           -|    -|
    |  o YUV2RGB_LOOP_Y    |     -|  7.30|      98560|  9.856e+05|        77|          -|  1280|        no|              -|       -|          -|           -|    -|
    +----------------------+------+------+-----------+-----------+----------+-----------+------+----------+---------------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 16    | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=3            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+--------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | in_channels_ch1_1  | 0x10   | 32    | W      | Data signal of in_channels_ch1   |                                                                                    |
| s_axi_control | in_channels_ch1_2  | 0x14   | 32    | W      | Data signal of in_channels_ch1   |                                                                                    |
| s_axi_control | in_channels_ch2_1  | 0x1c   | 32    | W      | Data signal of in_channels_ch2   |                                                                                    |
| s_axi_control | in_channels_ch2_2  | 0x20   | 32    | W      | Data signal of in_channels_ch2   |                                                                                    |
| s_axi_control | in_channels_ch3_1  | 0x28   | 32    | W      | Data signal of in_channels_ch3   |                                                                                    |
| s_axi_control | in_channels_ch3_2  | 0x2c   | 32    | W      | Data signal of in_channels_ch3   |                                                                                    |
| s_axi_control | in_width_1         | 0x34   | 32    | W      | Data signal of in_width          |                                                                                    |
| s_axi_control | in_width_2         | 0x38   | 32    | W      | Data signal of in_width          |                                                                                    |
| s_axi_control | in_height_1        | 0x40   | 32    | W      | Data signal of in_height         |                                                                                    |
| s_axi_control | in_height_2        | 0x44   | 32    | W      | Data signal of in_height         |                                                                                    |
| s_axi_control | out_channels_ch1_1 | 0x4c   | 32    | W      | Data signal of out_channels_ch1  |                                                                                    |
| s_axi_control | out_channels_ch1_2 | 0x50   | 32    | W      | Data signal of out_channels_ch1  |                                                                                    |
| s_axi_control | out_channels_ch2_1 | 0x58   | 32    | W      | Data signal of out_channels_ch2  |                                                                                    |
| s_axi_control | out_channels_ch2_2 | 0x5c   | 32    | W      | Data signal of out_channels_ch2  |                                                                                    |
| s_axi_control | out_channels_ch3_1 | 0x64   | 32    | W      | Data signal of out_channels_ch3  |                                                                                    |
| s_axi_control | out_channels_ch3_2 | 0x68   | 32    | W      | Data signal of out_channels_ch3  |                                                                                    |
| s_axi_control | out_width_1        | 0x70   | 32    | W      | Data signal of out_width         |                                                                                    |
| s_axi_control | out_width_2        | 0x74   | 32    | W      | Data signal of out_width         |                                                                                    |
| s_axi_control | out_height_1       | 0x7c   | 32    | W      | Data signal of out_height        |                                                                                    |
| s_axi_control | out_height_2       | 0x80   | 32    | W      | Data signal of out_height        |                                                                                    |
| s_axi_control | Y_scale            | 0x88   | 32    | W      | Data signal of Y_scale           |                                                                                    |
| s_axi_control | U_scale            | 0x90   | 32    | W      | Data signal of U_scale           |                                                                                    |
| s_axi_control | V_scale            | 0x98   | 32    | W      | Data signal of V_scale           |                                                                                    |
+---------------+--------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| in       | inout     | pointer       |
| out      | inout     | pointer       |
| Y_scale  | in        | unsigned char |
| U_scale  | in        | unsigned char |
| V_scale  | in        | unsigned char |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                                           |
+----------+---------------+-----------+----------+---------------------------------------------------+
| in       | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| in       | s_axi_control | interface | offset   |                                                   |
| in       | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| in       | s_axi_control | interface | offset   |                                                   |
| in       | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| in       | s_axi_control | interface | offset   |                                                   |
| in       | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| in       | s_axi_control | interface | offset   |                                                   |
| in       | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| in       | s_axi_control | interface | offset   |                                                   |
| out      | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| out      | s_axi_control | interface | offset   |                                                   |
| out      | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| out      | s_axi_control | interface | offset   |                                                   |
| out      | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| out      | s_axi_control | interface | offset   |                                                   |
| out      | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| out      | s_axi_control | interface | offset   |                                                   |
| out      | m_axi_gmem    | interface |          | channel=0 channel=0 channel=0 channel=0 channel=0 |
| out      | s_axi_control | interface | offset   |                                                   |
| Y_scale  | s_axi_control | register  |          | name=Y_scale offset=0x88 range=32                 |
| U_scale  | s_axi_control | register  |          | name=U_scale offset=0x90 range=32                 |
| V_scale  | s_axi_control | register  |          | name=V_scale offset=0x98 range=32                 |
+----------+---------------+-----------+----------+---------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+------------------+-----------------------------------------------------------------+-----------+--------------+----------+----------------+----------------------------------------------------------------+------------+------------------------------------------------+
| HW Interface | Variable         | Access Location                                                 | Direction | Burst Status | Length   | Loop           | Loop Location                                                  | Resolution | Problem                                        |
+--------------+------------------+-----------------------------------------------------------------+-----------+--------------+----------+----------------+----------------------------------------------------------------+------------+------------------------------------------------+
| m_axi_gmem   | in_channels_ch1  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:80:6   | read      | Widen Fail   |          | RGB2YUV_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7  | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | in_channels_ch1  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:80:6   | read      | Fail         |          | RGB2YUV_LOOP_X | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4  | 214-230    | Stride is incompatible                         |
| m_axi_gmem   | in_channels_ch1  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:80:6   | read      | Inferred     | variable | RGB2YUV_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7  |            |                                                |
| m_axi_gmem   | in_channels_ch2  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:14  | read      | Widen Fail   |          | RGB2YUV_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7  | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | in_channels_ch2  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:14  | read      | Fail         |          | RGB2YUV_LOOP_X | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4  | 214-230    | Stride is incompatible                         |
| m_axi_gmem   | in_channels_ch2  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81:14  | read      | Inferred     | variable | RGB2YUV_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7  |            |                                                |
| m_axi_gmem   | in_channels_ch3  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82:14  | read      | Widen Fail   |          | RGB2YUV_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7  | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | in_channels_ch3  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82:14  | read      | Fail         |          | RGB2YUV_LOOP_X | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:75:4  | 214-230    | Stride is incompatible                         |
| m_axi_gmem   | in_channels_ch3  | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82:14  | read      | Inferred     | variable | RGB2YUV_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:78:7  |            |                                                |
| m_axi_gmem   | out_channels_ch1 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130:34 | write     | Widen Fail   |          | YUV2RGB_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | out_channels_ch1 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130:34 | write     | Fail         |          | YUV2RGB_LOOP_X | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4 | 214-230    | Stride is incompatible                         |
| m_axi_gmem   | out_channels_ch1 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130:34 | write     | Inferred     | variable | YUV2RGB_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7 |            |                                                |
| m_axi_gmem   | out_channels_ch2 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131:34 | write     | Widen Fail   |          | YUV2RGB_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | out_channels_ch2 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131:34 | write     | Fail         |          | YUV2RGB_LOOP_X | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4 | 214-230    | Stride is incompatible                         |
| m_axi_gmem   | out_channels_ch2 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131:34 | write     | Inferred     | variable | YUV2RGB_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7 |            |                                                |
| m_axi_gmem   | out_channels_ch3 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132:34 | write     | Widen Fail   |          | YUV2RGB_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7 | 214-234    | Sequential access length is not divisible by 2 |
| m_axi_gmem   | out_channels_ch3 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132:34 | write     | Fail         |          | YUV2RGB_LOOP_X | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4 | 214-230    | Stride is incompatible                         |
| m_axi_gmem   | out_channels_ch3 | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132:34 | write     | Inferred     | variable | YUV2RGB_LOOP_Y | E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7 |            |                                                |
+--------------+------------------+-----------------------------------------------------------------+-----------+--------------+----------+----------------+----------------------------------------------------------------+------------+------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+--------------+--------+-----------+---------+
| Name                                | DSP | Pragma | Variable     | Op     | Impl      | Latency |
+-------------------------------------+-----+--------+--------------+--------+-----------+---------+
| + yuv_filter                        | 7   |        |              |        |           |         |
|   icmp_ln75_fu_766_p2               |     |        | icmp_ln75    | seteq  | auto      | 0       |
|   icmp_ln75_1_fu_774_p2             |     |        | icmp_ln75_1  | seteq  | auto      | 0       |
|   add_ln75_fu_779_p2                |     |        | add_ln75     | add    | fabric    | 0       |
|   add_ln86_1_fu_809_p2              |     |        | add_ln86_1   | add    | fabric    | 0       |
|   icmp_ln78_fu_837_p2               |     |        | icmp_ln78    | seteq  | auto      | 0       |
|   add_ln78_fu_842_p2                |     |        | add_ln78     | add    | fabric    | 0       |
|   add_ln86_fu_856_p2                |     |        | add_ln86     | add    | fabric    | 0       |
|   lshr_ln80_fu_978_p2               |     |        | lshr_ln80    | lshr   | auto_pipe | 0       |
|   lshr_ln81_fu_998_p2               |     |        | lshr_ln81    | lshr   | auto_pipe | 0       |
|   lshr_ln82_fu_1018_p2              |     |        | lshr_ln82    | lshr   | auto_pipe | 0       |
|   add_ln83_3_fu_1048_p2             |     |        | add_ln83_3   | add    | fabric    | 0       |
|   mac_muladd_8ns_5ns_8ns_13_4_1_U6  | 1   |        | mul_ln83     | mul    | dsp_slice | 3       |
|   add_ln83_4_fu_1151_p2             |     |        | add_ln83_4   | add    | fabric    | 0       |
|   mac_muladd_8ns_5ns_8ns_13_4_1_U6  | 1   |        | add_ln83_1   | add    | dsp_slice | 3       |
|   Y_fu_1243_p2                      |     |        | Y            | add    | fabric    | 0       |
|   mul_8ns_8s_16_1_1_U1              |     |        | mul_ln84     | mul    | auto      | 0       |
|   mac_muladd_8ns_7s_16s_16_4_1_U7   | 1   |        | mul_ln84_1   | mul    | dsp_slice | 3       |
|   mac_muladd_8ns_7s_16s_16_4_1_U7   | 1   |        | sext_ln84    | sext   | dsp_slice | 3       |
|   mac_muladd_8ns_7s_16s_16_4_1_U7   | 1   |        | add_ln84     | add    | dsp_slice | 3       |
|   add_ln84_2_fu_1188_p2             |     |        | add_ln84_2   | add    | fabric    | 0       |
|   xor_ln84_fu_1249_p2               |     |        | xor_ln84     | xor    | auto      | 0       |
|   mul_8ns_8s_16_1_1_U2              |     |        | mul_ln85     | mul    | auto      | 0       |
|   sub_ln85_fu_1100_p2               |     |        | sub_ln85     | sub    | fabric    | 0       |
|   mac_muladd_8ns_7ns_16ns_16_4_1_U8 | 1   |        | mul_ln85_1   | mul    | dsp_slice | 3       |
|   mac_muladd_8ns_7ns_16ns_16_4_1_U8 | 1   |        | zext_ln85    | zext   | dsp_slice | 3       |
|   mac_muladd_8ns_7ns_16ns_16_4_1_U8 | 1   |        | add_ln85     | add    | dsp_slice | 3       |
|   add_ln85_2_fu_1214_p2             |     |        | add_ln85_2   | add    | fabric    | 0       |
|   xor_ln85_fu_1262_p2               |     |        | xor_ln85     | xor    | auto      | 0       |
|   icmp_ln156_fu_1278_p2             |     |        | icmp_ln156   | seteq  | auto      | 0       |
|   add_ln156_fu_1283_p2              |     |        | add_ln156    | add    | fabric    | 0       |
|   add_ln17_fu_1313_p2               |     |        | add_ln17     | add    | fabric    | 0       |
|   icmp_ln159_fu_1344_p2             |     |        | icmp_ln159   | seteq  | auto      | 0       |
|   add_ln159_fu_1349_p2              |     |        | add_ln159    | add    | fabric    | 0       |
|   add_ln161_fu_1359_p2              |     |        | add_ln161    | add    | fabric    | 0       |
|   mul_8ns_8ns_15_1_1_U3             |     |        | mul_ln164    | mul    | auto      | 0       |
|   mul_8ns_8ns_15_1_1_U4             |     |        | mul_ln165    | mul    | auto      | 0       |
|   mul_8ns_8ns_15_1_1_U5             |     |        | mul_ln166    | mul    | auto      | 0       |
|   icmp_ln115_fu_1432_p2             |     |        | icmp_ln115   | seteq  | auto      | 0       |
|   add_ln115_fu_1437_p2              |     |        | add_ln115    | add    | fabric    | 0       |
|   add_ln121_1_fu_1467_p2            |     |        | add_ln121_1  | add    | fabric    | 0       |
|   icmp_ln118_fu_1481_p2             |     |        | icmp_ln118   | seteq  | auto      | 0       |
|   add_ln118_fu_1486_p2              |     |        | add_ln118    | add    | fabric    | 0       |
|   add_ln121_fu_1500_p2              |     |        | add_ln121    | add    | fabric    | 0       |
|   C_fu_1622_p2                      |     |        | C            | add    | fabric    | 0       |
|   xor_ln125_fu_1676_p2              |     |        | xor_ln125    | xor    | auto      | 0       |
|   xor_ln126_fu_1656_p2              |     |        | xor_ln126    | xor    | auto      | 0       |
|   mac_muladd_9s_9ns_8ns_18_4_1_U9   | 1   |        | mul_ln127    | mul    | dsp_slice | 3       |
|   mac_muladd_9s_9ns_8ns_18_4_1_U9   | 1   |        | add_ln127    | add    | dsp_slice | 3       |
|   mac_muladd_9ns_8s_18s_18_4_1_U10  | 1   |        | mul_ln127_1  | mul    | dsp_slice | 3       |
|   mac_muladd_9ns_8s_18s_18_4_1_U10  | 1   |        | add_ln127_1  | add    | dsp_slice | 3       |
|   icmp_ln127_fu_1750_p2             |     |        | icmp_ln127   | seteq  | auto      | 0       |
|   select_ln127_fu_1772_p3           |     |        | select_ln127 | select | auto_sel  | 0       |
|   or_ln127_fu_1780_p2               |     |        | or_ln127     | or     | auto      | 0       |
|   R_1_fu_1786_p3                    |     |        | R_1          | select | auto_sel  | 0       |
|   mac_muladd_9s_8s_18s_18_4_1_U11   | 1   |        | mul_ln128    | mul    | dsp_slice | 3       |
|   mac_muladd_9s_8s_18s_18_4_1_U11   | 1   |        | sext_ln128_2 | sext   | dsp_slice | 3       |
|   mac_muladd_8s_8s_18s_18_4_1_U12   | 1   |        | mul_ln128_1  | mul    | dsp_slice | 3       |
|   mac_muladd_8s_8s_18s_18_4_1_U12   | 1   |        | sext_ln128_3 | sext   | dsp_slice | 3       |
|   mac_muladd_9s_8s_18s_18_4_1_U11   | 1   |        | add_ln128    | add    | dsp_slice | 3       |
|   mac_muladd_8s_8s_18s_18_4_1_U12   | 1   |        | add_ln128_1  | add    | dsp_slice | 3       |
|   icmp_ln128_fu_1897_p2             |     |        | icmp_ln128   | seteq  | auto      | 0       |
|   select_ln128_fu_1919_p3           |     |        | select_ln128 | select | auto_sel  | 0       |
|   or_ln128_fu_1927_p2               |     |        | or_ln128     | or     | auto      | 0       |
|   G_1_fu_1933_p3                    |     |        | G_1          | select | auto_sel  | 0       |
|   icmp_ln129_fu_1794_p2             |     |        | icmp_ln129   | setgt  | auto      | 0       |
|   select_ln129_fu_1815_p3           |     |        | select_ln129 | select | auto_sel  | 0       |
|   or_ln129_fu_1823_p2               |     |        | or_ln129     | or     | auto      | 0       |
|   B_1_fu_1829_p3                    |     |        | B_1          | select | auto_sel  | 0       |
|   shl_ln130_fu_1844_p2              |     |        | shl_ln130    | shl    | auto_pipe | 0       |
|   shl_ln130_2_fu_1861_p2            |     |        | shl_ln130_2  | shl    | auto_pipe | 0       |
|   shl_ln131_fu_1948_p2              |     |        | shl_ln131    | shl    | auto_pipe | 0       |
|   shl_ln131_2_fu_1965_p2            |     |        | shl_ln131_2  | shl    | auto_pipe | 0       |
|   shl_ln132_fu_1974_p2              |     |        | shl_ln132    | shl    | auto_pipe | 0       |
|   shl_ln132_2_fu_1882_p2            |     |        | shl_ln132_2  | shl    | auto_pipe | 0       |
+-------------------------------------+-----+--------+--------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------+--------------+-----------+-------+------+--------+----------------------+------+---------+------------------+
| Name                     | Usage        | Type      | BRAM  | URAM | Pragma | Variable             | Impl | Latency | Bitwidth, Depth, |
|                          |              |           |       |      |        |                      |      |         | Banks            |
+--------------------------+--------------+-----------+-------+------+--------+----------------------+------+---------+------------------+
| + yuv_filter             |              |           | 12291 | 0    |        |                      |      |         |                  |
|   control_s_axi_U        | interface    | s_axilite |       |      |        |                      |      |         |                  |
|   gmem_m_axi_U           | interface    | m_axi     | 3     |      |        |                      |      |         |                  |
|   p_yuv_channels_ch1_U   | ram_1p array |           | 2048  |      |        | p_yuv_channels_ch1   | auto | 1       | 8, 2457600, 1    |
|   p_yuv_channels_ch2_U   | ram_1p array |           | 2048  |      |        | p_yuv_channels_ch2   | auto | 1       | 8, 2457600, 1    |
|   p_yuv_channels_ch3_U   | ram_1p array |           | 2048  |      |        | p_yuv_channels_ch3   | auto | 1       | 8, 2457600, 1    |
|   p_scale_channels_ch1_U | ram_1p array |           | 2048  |      |        | p_scale_channels_ch1 | auto | 1       | 8, 2457600, 1    |
|   p_scale_channels_ch2_U | ram_1p array |           | 2048  |      |        | p_scale_channels_ch2 | auto | 1       | 8, 2457600, 1    |
|   p_scale_channels_ch3_U | ram_1p array |           | 2048  |      |        | p_scale_channels_ch3 | auto | 1       | 8, 2457600, 1    |
+--------------------------+--------------+-----------+-------+------+--------+----------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+------------------+-------------------------------------+
| Type           | Options          | Location                            |
+----------------+------------------+-------------------------------------+
| loop_tripcount | min=200 max=1920 | ../../yuv_filter.c:76 in rgb2yuv    |
| loop_tripcount | min=200 max=1280 | ../../yuv_filter.c:79 in rgb2yuv    |
| loop_tripcount | min=200 max=1920 | ../../yuv_filter.c:116 in yuv2rgb   |
| pipeline       | off              | ../../yuv_filter.c:119 in yuv2rgb   |
| loop_tripcount | min=200 max=1280 | ../../yuv_filter.c:120 in yuv2rgb   |
| loop_tripcount | min=200 max=1920 | ../../yuv_filter.c:157 in yuv_scale |
| loop_tripcount | min=200 max=1280 | ../../yuv_filter.c:160 in yuv_scale |
| pipeline       | off=true         | hls_config.cfg:14 in rgb2yuv        |
| pipeline       | off=true         | hls_config.cfg:15 in rgb2yuv        |
| pipeline       | off=true         | hls_config.cfg:16 in yuv2rgb        |
| pipeline       | off=true         | hls_config.cfg:17 in yuv_scale      |
| pipeline       | off=true         | hls_config.cfg:18 in yuv_scale      |
+----------------+------------------+-------------------------------------+


