$date
	Sat Jun 26 19:44:34 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 256 ! mem_cpu_data [255:0] $end
$var wire 1 " mem_cpu_ack $end
$var wire 1 # cpu_mem_write $end
$var wire 1 $ cpu_mem_enable $end
$var wire 256 % cpu_mem_data [255:0] $end
$var wire 32 & cpu_mem_addr [31:0] $end
$var reg 1 ' Clk $end
$var reg 1 ( Reset $end
$var reg 1 ) Start $end
$var reg 27 * address [26:0] $end
$var reg 1 + flag $end
$var reg 4 , index [3:0] $end
$var reg 24 - tag [23:0] $end
$var integer 32 . counter [31:0] $end
$var integer 32 / i [31:0] $end
$var integer 32 0 j [31:0] $end
$var integer 32 1 outfile [31:0] $end
$var integer 32 2 outfile2 [31:0] $end
$scope module CPU $end
$var wire 1 3 Flush $end
$var wire 1 ' clk_i $end
$var wire 1 ( rst_i $end
$var wire 1 ) start_i $end
$var wire 32 4 reg_o2 [31:0] $end
$var wire 32 5 reg_o1 [31:0] $end
$var wire 32 6 pc_mem_new [31:0] $end
$var wire 32 7 mux2ALU [31:0] $end
$var wire 1 # mem_write_o $end
$var wire 1 $ mem_enable_o $end
$var wire 256 8 mem_data_o [255:0] $end
$var wire 256 9 mem_data_i [255:0] $end
$var wire 32 : mem_addr_o [31:0] $end
$var wire 1 " mem_ack_i $end
$var wire 32 ; instr_o [31:0] $end
$var wire 32 < imm_o [31:0] $end
$var wire 7 = ctrl_o [6:0] $end
$var wire 1 > cpu_stall $end
$var wire 32 ? WB_MUX [31:0] $end
$var wire 1 @ Stall_o $end
$var wire 32 A PC_o [31:0] $end
$var wire 32 B PC_MUX [31:0] $end
$var wire 1 C PCWrite_o $end
$var wire 1 D NoOp_o $end
$var wire 32 E MEM_o [31:0] $end
$var wire 5 F MEM_WB_RDaddr_o [4:0] $end
$var wire 32 G MEM_WB_MEM_Result_o [31:0] $end
$var wire 2 H MEM_WB_Ctrl_o [1:0] $end
$var wire 32 I MEM_WB_ALU_Result_o [31:0] $end
$var wire 32 J IF_ID_o [31:0] $end
$var wire 32 K IF_ID_PC_o [31:0] $end
$var wire 10 L ID_EX_func_o [9:0] $end
$var wire 32 M ID_EX_Reg_o2 [31:0] $end
$var wire 32 N ID_EX_Reg_o1 [31:0] $end
$var wire 5 O ID_EX_RS2addr_o [4:0] $end
$var wire 5 P ID_EX_RS1addr_o [4:0] $end
$var wire 5 Q ID_EX_RDaddr_o [4:0] $end
$var wire 32 R ID_EX_Imm_o [31:0] $end
$var wire 7 S ID_EX_Ctrl_o [6:0] $end
$var wire 32 T Forward_MUX_B [31:0] $end
$var wire 32 U Forward_MUX_A [31:0] $end
$var wire 2 V ForwardB_o [1:0] $end
$var wire 2 W ForwardA_o [1:0] $end
$var wire 32 X EX_MEM_Reg_o2 [31:0] $end
$var wire 5 Y EX_MEM_RDaddr_o [4:0] $end
$var wire 4 Z EX_MEM_Ctrl_o [3:0] $end
$var wire 32 [ EX_MEM_ALU_Result_o [31:0] $end
$var wire 1 \ Branch_o $end
$var wire 32 ] Add_Imm_o [31:0] $end
$var wire 32 ^ ALU_o [31:0] $end
$var wire 4 _ ALUCtrl_o [3:0] $end
$scope module ALU $end
$var wire 32 ` data1_i [31:0] $end
$var wire 32 a data0_i [31:0] $end
$var wire 4 b ALUCtrl_i [3:0] $end
$var reg 32 c data_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 2 d ALUOp_i [1:0] $end
$var wire 10 e func_i [9:0] $end
$var reg 4 f ALUCtrl_o [3:0] $end
$upscope $end
$scope module Add_Imm $end
$var wire 32 g data_o [31:0] $end
$var wire 32 h data1_in [31:0] $end
$var wire 32 i data0_in [31:0] $end
$upscope $end
$scope module Add_PC $end
$var wire 32 j data1_in [31:0] $end
$var wire 32 k data_o [31:0] $end
$var wire 32 l data0_in [31:0] $end
$upscope $end
$scope module Control $end
$var wire 7 m Op_i [6:0] $end
$var wire 1 D NoOp_i $end
$var wire 7 n Ctrl_o [6:0] $end
$var reg 2 o ALUOp [1:0] $end
$var reg 1 p ALUSrc $end
$var reg 1 \ Branch_o $end
$var reg 1 q Mem2Reg $end
$var reg 1 r MemRead $end
$var reg 1 s MemWrite $end
$var reg 1 t RegWrite $end
$upscope $end
$scope module EX_MEM_Registers $end
$var wire 32 u ALU_Result_i [31:0] $end
$var wire 4 v Ctrl_i [3:0] $end
$var wire 1 ' clk_i $end
$var wire 1 > cpu_stall_i $end
$var wire 32 w RS2data_i [31:0] $end
$var wire 5 x RDaddr_i [4:0] $end
$var reg 32 y ALU_Result_o [31:0] $end
$var reg 4 z Ctrl_o [3:0] $end
$var reg 5 { RDaddr_o [4:0] $end
$var reg 32 | RS2data_o [31:0] $end
$upscope $end
$scope module Forwarding_Unit $end
$var wire 5 } MEM_RDaddr_i [4:0] $end
$var wire 1 ~ MEM_RegWrite_i $end
$var wire 1 !" WB_RegWrite_i $end
$var wire 5 "" WB_RDaddr_i [4:0] $end
$var wire 5 #" EX_RS2addr_i [4:0] $end
$var wire 5 $" EX_RS1addr_i [4:0] $end
$var reg 2 %" ForwardA_o [1:0] $end
$var reg 2 &" ForwardB_o [1:0] $end
$upscope $end
$scope module Hazard_Detection $end
$var wire 1 '" ID_EX_MemRead_i $end
$var wire 5 (" RS1addr_i [4:0] $end
$var wire 5 )" RS2addr_i [4:0] $end
$var wire 5 *" ID_EX_RDaddr_i [4:0] $end
$var reg 1 D NoOp_o $end
$var reg 1 C PCWrite_o $end
$var reg 1 @ Stall_o $end
$upscope $end
$scope module ID_EX_Registers $end
$var wire 7 +" Ctrl_i [6:0] $end
$var wire 5 ," RDaddr_i [4:0] $end
$var wire 5 -" RS1addr_i [4:0] $end
$var wire 5 ." RS2addr_i [4:0] $end
$var wire 1 ' clk_i $end
$var wire 10 /" func_i [9:0] $end
$var wire 1 > cpu_stall_i $end
$var wire 32 0" RS2data_i [31:0] $end
$var wire 32 1" RS1data_i [31:0] $end
$var wire 32 2" Imm_i [31:0] $end
$var reg 7 3" Ctrl_o [6:0] $end
$var reg 32 4" Imm_o [31:0] $end
$var reg 5 5" RDaddr_o [4:0] $end
$var reg 5 6" RS1addr_o [4:0] $end
$var reg 32 7" RS1data_o [31:0] $end
$var reg 5 8" RS2addr_o [4:0] $end
$var reg 32 9" RS2data_o [31:0] $end
$var reg 10 :" func_o [9:0] $end
$upscope $end
$scope module IF_ID_Registers $end
$var wire 1 3 Flush_i $end
$var wire 1 ' clk_i $end
$var wire 1 @ stall_i $end
$var wire 32 ;" pc_i [31:0] $end
$var wire 32 <" data_i [31:0] $end
$var wire 1 > cpu_stall_i $end
$var reg 32 =" data_new [31:0] $end
$var reg 32 >" data_o [31:0] $end
$var reg 32 ?" pc_new [31:0] $end
$var reg 32 @" pc_o [31:0] $end
$upscope $end
$scope module Imm_Gen $end
$var wire 32 A" data_i [31:0] $end
$var reg 32 B" data_o [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 C" instr_o [31:0] $end
$var wire 32 D" addr_i [31:0] $end
$upscope $end
$scope module MEM_WB_Registers $end
$var wire 32 E" ALU_Result_i [31:0] $end
$var wire 2 F" Ctrl_i [1:0] $end
$var wire 5 G" RDaddr_i [4:0] $end
$var wire 1 ' clk_i $end
$var wire 1 H" cpu_stall_i $end
$var wire 32 I" MEM_Result_i [31:0] $end
$var reg 32 J" ALU_Result_o [31:0] $end
$var reg 2 K" Ctrl_o [1:0] $end
$var reg 32 L" MEM_Result_o [31:0] $end
$var reg 5 M" RDaddr_o [4:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 N" data1_i [31:0] $end
$var wire 1 O" select_i $end
$var wire 32 P" data_o [31:0] $end
$var wire 32 Q" data0_i [31:0] $end
$upscope $end
$scope module MUX_ForwardA $end
$var wire 32 R" data0_i [31:0] $end
$var wire 32 S" data2_i [31:0] $end
$var wire 32 T" data3_i [31:0] $end
$var wire 2 U" select_i [1:0] $end
$var wire 32 V" data1_i [31:0] $end
$var reg 32 W" data_o [31:0] $end
$upscope $end
$scope module MUX_ForwardB $end
$var wire 32 X" data0_i [31:0] $end
$var wire 32 Y" data2_i [31:0] $end
$var wire 32 Z" data3_i [31:0] $end
$var wire 2 [" select_i [1:0] $end
$var wire 32 \" data1_i [31:0] $end
$var reg 32 ]" data_o [31:0] $end
$upscope $end
$scope module MUX_PCSrc $end
$var wire 32 ^" data0_i [31:0] $end
$var wire 32 _" data1_i [31:0] $end
$var wire 1 3 select_i $end
$var wire 32 `" data_o [31:0] $end
$upscope $end
$scope module MUX_REGSrc $end
$var wire 32 a" data0_i [31:0] $end
$var wire 32 b" data1_i [31:0] $end
$var wire 1 c" select_i $end
$var wire 32 d" data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 C PCWrite_i $end
$var wire 1 ' clk_i $end
$var wire 32 e" pc_i [31:0] $end
$var wire 1 ( rst_i $end
$var wire 1 f" stall_i $end
$var wire 1 ) start_i $end
$var wire 1 > cpu_stall_i $end
$var reg 32 g" pc_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 h" RDaddr_i [4:0] $end
$var wire 32 i" RDdata_i [31:0] $end
$var wire 5 j" RS1addr_i [4:0] $end
$var wire 5 k" RS2addr_i [4:0] $end
$var wire 1 l" RegWrite_i $end
$var wire 1 ' clk_i $end
$var wire 32 m" RS2data_o [31:0] $end
$var wire 32 n" RS1data_o [31:0] $end
$upscope $end
$scope module dcache $end
$var wire 1 o" cache_dirty $end
$var wire 1 p" cache_sram_enable $end
$var wire 4 q" cache_sram_index [3:0] $end
$var wire 1 r" cache_sram_write $end
$var wire 1 ' clk_i $end
$var wire 1 s" cpu_MemRead_i $end
$var wire 1 t" cpu_MemWrite_i $end
$var wire 32 u" cpu_addr_i [31:0] $end
$var wire 32 v" cpu_data_i [31:0] $end
$var wire 32 w" cpu_data_o [31:0] $end
$var wire 1 x" cpu_req $end
$var wire 1 > cpu_stall_o $end
$var wire 256 y" mem_data_o [255:0] $end
$var wire 1 $ mem_enable_o $end
$var wire 1 # mem_write_o $end
$var wire 256 z" r_hit_data [255:0] $end
$var wire 1 ( rst_i $end
$var wire 1 {" write_hit $end
$var wire 1 |" sram_valid $end
$var wire 22 }" sram_tag [21:0] $end
$var wire 1 ~" sram_dirty $end
$var wire 25 !# sram_cache_tag [24:0] $end
$var wire 256 "# sram_cache_data [255:0] $end
$var wire 256 ## mem_data_i [255:0] $end
$var wire 32 $# mem_addr_o [31:0] $end
$var wire 1 " mem_ack_i $end
$var wire 1 %# hit $end
$var wire 23 &# cpu_tag [22:0] $end
$var wire 5 '# cpu_offset [4:0] $end
$var wire 4 (# cpu_index [3:0] $end
$var wire 25 )# cache_sram_tag [24:0] $end
$var wire 256 *# cache_sram_data [255:0] $end
$var reg 1 +# cache_write $end
$var reg 32 ,# cpu_data [31:0] $end
$var reg 1 -# mem_enable $end
$var reg 1 .# mem_write $end
$var reg 3 /# state [2:0] $end
$var reg 256 0# w_hit_data [255:0] $end
$var reg 1 1# write_back $end
$scope module dcache_sram $end
$var wire 4 2# addr_i [3:0] $end
$var wire 1 ' clk_i $end
$var wire 256 3# data_i [255:0] $end
$var wire 1 p" enable_i $end
$var wire 1 ( rst_i $end
$var wire 25 4# tag_i [24:0] $end
$var wire 1 r" write_i $end
$var reg 256 5# data_o [255:0] $end
$var reg 1 %# hit_o $end
$var reg 25 6# tag_o [24:0] $end
$var integer 32 7# i [31:0] $end
$var integer 32 8# j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 " ack_o $end
$var wire 32 9# addr_i [31:0] $end
$var wire 1 ' clk_i $end
$var wire 256 :# data_i [255:0] $end
$var wire 256 ;# data_o [255:0] $end
$var wire 1 $ enable_i $end
$var wire 1 ( rst_i $end
$var wire 1 # write_i $end
$var wire 27 <# addr [26:0] $end
$var reg 4 =# count [3:0] $end
$var reg 256 ># data [255:0] $end
$var reg 2 ?# state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ?#
bx >#
b0 =#
bx <#
bx ;#
bx :#
bx00000 9#
b10 8#
b10000 7#
bx 6#
bx 5#
b1xxxxxxxxxxxxxxxxxxxxxxxx 4#
bx 3#
bx 2#
01#
bx 0#
b0 /#
0.#
0-#
bx ,#
0+#
bx *#
b1xxxxxxxxxxxxxxxxxxxxxxxx )#
bx (#
bx '#
bx &#
x%#
bx00000 $#
bx ##
bx "#
bx !#
x~"
bx }"
x|"
x{"
bx z"
bx y"
xx"
bx w"
bx v"
bx u"
xt"
xs"
xr"
bx q"
xp"
xo"
bx n"
bx m"
xl"
bx k"
bx j"
bx i"
bx h"
b0 g"
zf"
bx e"
bx d"
xc"
bx b"
bx a"
bx `"
bx _"
b100 ^"
bx ]"
bx \"
bx ["
bz Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bz T"
bx S"
bx R"
bx Q"
bx P"
xO"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
zH"
bx G"
bx F"
bx E"
b0 D"
bx C"
bx B"
bx A"
bx @"
b0 ?"
bx >"
bx ="
bx <"
b0 ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
x'"
bx &"
bx %"
bx $"
bx #"
bx ""
x!"
x~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
xt
xs
xr
xq
xp
bx o
bx n
bx m
b0 l
b100 k
b100 j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
x\
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
xD
xC
bx B
b0 A
x@
bx ?
x>
bx =
bx <
bx ;
bx00000 :
bx 9
bx 8
bx 7
b100 6
bx 5
bx 4
x3
bx 2
bx 1
bx 0
bx /
b0 .
bx -
bx ,
x+
bx *
0)
1(
0'
bx00000 &
bx %
0$
0#
0"
bx !
$end
#25
b0 <#
0r"
0>
b0 &
b0 :
b0 $#
b0 9#
0o"
0{"
0p"
0x"
b0 ^
b0 c
b0 u
b100 B
b100 `"
b100 e"
b0 4
b0 0"
b0 m"
b0 5
b0 1"
b0 n"
03
b0 ?
b0 V"
b0 \"
b0 d"
b0 i"
0c"
0!"
0l"
bx00000000000000000000000000000000 0#
b1000000000000000000000000 )#
b1000000000000000000000000 4#
b0 &#
b0 q"
b0 2#
b0 (#
b0 '#
b0 F"
0t"
0s"
0~
b110 _
b110 b
b110 f
b0 7
b0 `
b0 P"
b0 T
b0 w
b0 Q"
b0 ]"
b0 U
b0 a
b0 W"
b0 v
b0 d
0O"
0'"
b0 ]
b0 g
b0 _"
b0 <
b0 i
b0 2"
b0 B"
b0 ,"
b0 ."
b0 -"
b0 /"
b0 k"
b0 j"
b0 m
b0 )"
b0 ("
b10011110000011 ="
0@
1C
0D
b0 V
b0 &"
b0 ["
b0 W
b0 %"
b0 U"
0\
0p
b0 o
0s
0r
0q
b0 =
b0 n
b0 +"
0t
b0 F
b0 ""
b0 M"
b0 h"
b0 G
b0 L"
b0 b"
b0 I
b0 J"
b0 a"
b0 H
b0 K"
b0 Y
b0 {
b0 }
b0 G"
b0 X
b0 |
b0 v"
b0 [
b0 y
b0 E"
b0 S"
b0 Y"
b0 u"
b0 Z
b0 z
b0 Q
b0 x
b0 *"
b0 5"
b0 L
b0 e
b0 :"
b0 R
b0 4"
b0 N"
b0 M
b0 9"
b0 X"
b0 N
b0 7"
b0 R"
b0 S
b0 3"
b0 J
b0 >"
b0 A"
b0 K
b0 h
b0 @"
b101 2
b11 1
b10 0
b10011110000011 ;
b10011110000011 <"
b10011110000011 C"
b1000000000 /
1)
0(
#50
1p
1r
1q
b1000111 =
b1000111 n
b1000111 +"
1t
b10000000010011100000011 ="
b1111 ,"
b10 /"
b11 m
b10000000010011100000011 ;
b10000000010011100000011 <"
b10000000010011100000011 C"
b1000 B
b1000 `"
b1000 e"
b100 ?"
b10011110000011 J
b10011110000011 >"
b10011110000011 A"
b0 O
b0 #"
b0 8"
b0 P
b0 $"
b0 6"
b1000 6
b1000 k
b1000 ^"
b100 A
b100 l
b100 ;"
b100 D"
b100 g"
b1 .
0+
1'
#100
0'
#150
b100000000010011010000011 ="
b110 _
b110 b
b110 f
b111 v
1O"
1'"
b100 <
b100 i
b100 2"
b100 B"
b1110 ,"
b100 ."
b100 k"
b100 )"
b100000000010011010000011 ;
b100000000010011010000011 <"
b100000000010011010000011 C"
b1100 B
b1100 `"
b1100 e"
b1000 ?"
b1111 Q
b1111 x
b1111 *"
b1111 5"
b10 L
b10 e
b10 :"
b1000111 S
b1000111 3"
b10000000010011100000011 J
b10000000010011100000011 >"
b10000000010011100000011 A"
b1000 ]
b1000 g
b1000 _"
b100 K
b100 h
b100 @"
b1100 6
b1100 k
b1100 ^"
b1000 A
b1000 l
b1000 ;"
b1000 D"
b1000 g"
b10 .
1'
#200
0'
#250
x>
b100 ^
b100 c
b100 u
1p"
1x"
b110000000010011000000011 ="
b1000 <
b1000 i
b1000 2"
b1000 B"
b1101 ,"
b1000 ."
b1000 k"
b1000 )"
b100 7
b100 `
b100 P"
b11 F"
1s"
1~
b110000000010011000000011 ;
b110000000010011000000011 <"
b110000000010011000000011 C"
b10000 B
b10000 `"
b10000 e"
b1100 ?"
b100000000010011010000011 J
b100000000010011010000011 >"
b100000000010011010000011 A"
b10000 ]
b10000 g
b10000 _"
b1000 K
b1000 h
b1000 @"
b1110 Q
b1110 x
b1110 *"
b1110 5"
b100 O
b100 #"
b100 8"
b100 R
b100 4"
b100 N"
b1111 Y
b1111 {
b1111 }
b1111 G"
b111 Z
b111 z
b10000 6
b10000 k
b10000 ^"
b1100 A
b1100 l
b1100 ;"
b1100 D"
b1100 g"
b11 .
1'
#300
0'
#350
1>
0%#
b100 .
1'
#400
0'
#450
b100 /#
b101 .
1+
1'
#500
0'
#550
1$
1-#
b1 /#
b110 .
1'
#600
0'
#650
b1 =#
b1 ?#
b111 .
1'
#700
0'
#750
b10 =#
b1000 .
1'
#800
0'
#850
b11 =#
b1001 .
1'
#900
0'
#950
b100 =#
b1010 .
1'
#1000
0'
#1050
b101 =#
b1011 .
1'
#1100
0'
#1150
b110 =#
b1100 .
1'
#1200
0'
#1250
b111 =#
b1101 .
1'
#1300
0'
#1350
b1000 =#
b1110 .
1'
#1400
0'
#1450
1"
b1001 =#
b1111 .
1'
#1500
0'
#1550
1r"
0"
1+#
0$
0-#
b10 /#
b0 =#
b0 ?#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 *#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 3#
b10000 .
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 !
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 9
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 ##
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 ;#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 >#
1'
#1600
0'
#1650
0>
0r"
bx00000000000000000000000000000000 *#
bx00000000000000000000000000000000 3#
b11101110111011101111111111111111 E
b11101110111011101111111111111111 I"
b11101110111011101111111111111111 w"
b11101110111011101111111111111111 ,#
0+#
b0 /#
1%#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 z"
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 %
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 8
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 y"
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 :#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 "#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 5#
b10001 .
1'
#1700
0'
#1750
bx0000000000000000000000000000000000000000000000000000000000000000 *#
bx0000000000000000000000000000000000000000000000000000000000000000 3#
bx0000000000000000000000000000000000000000000000000000000000000000 0#
b11001100110011001101110111011101 E
b11001100110011001101110111011101 I"
b11001100110011001101110111011101 w"
b11001100110011001101110111011101 ,#
b1000 ^
b1000 c
b1000 u
b1000000000010010110000011 ="
b100 '#
b1000 7
b1000 `
b1000 P"
b1100 <
b1100 i
b1100 2"
b1100 B"
b1100 ,"
b1100 ."
b1100 k"
b1100 )"
b1000000000010010110000011 ;
b1000000000010010110000011 <"
b1000000000010010110000011 C"
b10100 B
b10100 `"
b10100 e"
b10000 ?"
b1110 Y
b1110 {
b1110 }
b1110 G"
b100 [
b100 y
b100 E"
b100 S"
b100 Y"
b100 u"
b1101 Q
b1101 x
b1101 *"
b1101 5"
b1000 O
b1000 #"
b1000 8"
b1000 R
b1000 4"
b1000 N"
b110000000010011000000011 J
b110000000010011000000011 >"
b110000000010011000000011 A"
b11000 ]
b11000 g
b11000 _"
b1100 K
b1100 h
b1100 @"
b10100 6
b10100 k
b10100 ^"
b10000 A
b10000 l
b10000 ;"
b10000 D"
b10000 g"
1%#
b10010 .
0+
1'
#1800
0'
#1850
b1010000000010010100000011 ="
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *#
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 3#
1p
1r
1q
b1000111 =
b1000111 n
b1000111 +"
1t
b1100 ^
b1100 c
b1100 u
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0#
b10101010101010101011101110111011 E
b10101010101010101011101110111011 I"
b10101010101010101011101110111011 w"
b10101010101010101011101110111011 ,#
b10000 <
b10000 i
b10000 2"
b10000 B"
b1011 ,"
b10000 ."
b10000 k"
b10000 )"
1C
0@
0D
b1100 7
b1100 `
b1100 P"
b1000 '#
b1010000000010010100000011 ;
b1010000000010010100000011 <"
b1010000000010010100000011 C"
b11000 B
b11000 `"
b11000 e"
b10100 ?"
b1000000000010010110000011 J
b1000000000010010110000011 >"
b1000000000010010110000011 A"
b100000 ]
b100000 g
b100000 _"
b10000 K
b10000 h
b10000 @"
b1100 Q
b1100 x
b1100 *"
b1100 5"
b1100 O
b1100 #"
b1100 8"
b1100 R
b1100 4"
b1100 N"
b1101 Y
b1101 {
b1101 }
b1101 G"
b1000 [
b1000 y
b1000 E"
b1000 S"
b1000 Y"
b1000 u"
1%#
b11000 6
b11000 k
b11000 ^"
b10100 A
b10100 l
b10100 ;"
b10100 D"
b10100 g"
b10011 .
1'
#1900
0'
#1950
bx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *#
bx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 3#
bx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0#
b10001000100010001001100110011001 E
b10001000100010001001100110011001 I"
b10001000100010001001100110011001 w"
b10001000100010001001100110011001 ,#
b10000 ^
b10000 c
b10000 u
b1100000000010010010000011 ="
b1100 '#
b10000 7
b10000 `
b10000 P"
b10100 <
b10100 i
b10100 2"
b10100 B"
b1010 ,"
b10100 ."
b10100 k"
b10100 )"
b1100000000010010010000011 ;
b1100000000010010010000011 <"
b1100000000010010010000011 C"
b11100 B
b11100 `"
b11100 e"
b11000 ?"
b1100 Y
b1100 {
b1100 }
b1100 G"
b1100 [
b1100 y
b1100 E"
b1100 S"
b1100 Y"
b1100 u"
b1011 Q
b1011 x
b1011 *"
b1011 5"
b10000 O
b10000 #"
b10000 8"
b10000 R
b10000 4"
b10000 N"
b1010000000010010100000011 J
b1010000000010010100000011 >"
b1010000000010010100000011 A"
b101000 ]
b101000 g
b101000 _"
b10100 K
b10100 h
b10100 @"
b11100 6
b11100 k
b11100 ^"
b11000 A
b11000 l
b11000 ;"
b11000 D"
b11000 g"
1%#
b10100 .
1'
#2000
0'
#2050
bx0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *#
bx0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 3#
b10100 ^
b10100 c
b10100 u
bx0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0#
b1100110011001100111011101110111 E
b1100110011001100111011101110111 I"
b1100110011001100111011101110111 w"
b1100110011001100111011101110111 ,#
b1110000000010010000000011 ="
b11000 <
b11000 i
b11000 2"
b11000 B"
b1001 ,"
b11000 ."
b11000 k"
b11000 )"
b10100 7
b10100 `
b10100 P"
b10000 '#
b1110000000010010000000011 ;
b1110000000010010000000011 <"
b1110000000010010000000011 C"
b100000 B
b100000 `"
b100000 e"
b11100 ?"
b1100000000010010010000011 J
b1100000000010010010000011 >"
b1100000000010010010000011 A"
b110000 ]
b110000 g
b110000 _"
b11000 K
b11000 h
b11000 @"
b1010 Q
b1010 x
b1010 *"
b1010 5"
b10100 O
b10100 #"
b10100 8"
b10100 R
b10100 4"
b10100 N"
b1011 Y
b1011 {
b1011 }
b1011 G"
b10000 [
b10000 y
b10000 E"
b10000 S"
b10000 Y"
b10000 u"
1%#
b100000 6
b100000 k
b100000 ^"
b11100 A
b11100 l
b11100 ;"
b11100 D"
b11100 g"
b10101 .
1'
#2100
0'
#2150
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *#
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 3#
bx000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0#
b1000100010001000101010101010101 E
b1000100010001000101010101010101 I"
b1000100010001000101010101010101 w"
b1000100010001000101010101010101 ,#
b11000 ^
b11000 c
b11000 u
b10000000000010101110000011 ="
b10100 '#
b11000 7
b11000 `
b11000 P"
b11100 <
b11100 i
b11100 2"
b11100 B"
b1000 ,"
b11100 ."
b11100 k"
b11100 )"
b10000000000010101110000011 ;
b10000000000010101110000011 <"
b10000000000010101110000011 C"
b100100 B
b100100 `"
b100100 e"
b100000 ?"
b1010 Y
b1010 {
b1010 }
b1010 G"
b10100 [
b10100 y
b10100 E"
b10100 S"
b10100 Y"
b10100 u"
b1001 Q
b1001 x
b1001 *"
b1001 5"
b11000 O
b11000 #"
b11000 8"
b11000 R
b11000 4"
b11000 N"
b1110000000010010000000011 J
b1110000000010010000000011 >"
b1110000000010010000000011 A"
b111000 ]
b111000 g
b111000 _"
b11100 K
b11100 h
b11100 @"
b100100 6
b100100 k
b100100 ^"
b100000 A
b100000 l
b100000 ;"
b100000 D"
b100000 g"
1%#
b10110 .
1'
#2200
0'
#2250
bx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *#
bx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 3#
b11100 ^
b11100 c
b11100 u
bx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 0#
b100010001000100011001100110011 E
b100010001000100011001100110011 I"
b100010001000100011001100110011 w"
b100010001000100011001100110011 ,#
b10010000000010101100000011 ="
b100000 <
b100000 i
b100000 2"
b100000 B"
b10111 ,"
b0 ."
b1010 /"
b0 k"
b0 )"
b11100 7
b11100 `
b11100 P"
b11000 '#
b10010000000010101100000011 ;
b10010000000010101100000011 <"
b10010000000010101100000011 C"
b101000 B
b101000 `"
b101000 e"
b100100 ?"
b10000000000010101110000011 J
b10000000000010101110000011 >"
b10000000000010101110000011 A"
b1000000 ]
b1000000 g
b1000000 _"
b100000 K
b100000 h
b100000 @"
b1000 Q
b1000 x
b1000 *"
b1000 5"
b11100 O
b11100 #"
b11100 8"
b11100 R
b11100 4"
b11100 N"
b1001 Y
b1001 {
b1001 }
b1001 G"
b11000 [
b11000 y
b11000 E"
b11000 S"
b11000 Y"
b11000 u"
1%#
b101000 6
b101000 k
b101000 ^"
b100100 A
b100100 l
b100100 ;"
b100100 D"
b100100 g"
b10111 .
1'
#2300
0'
#2350
b0 *#
b0 3#
b0 0#
b1000100010001 E
b1000100010001 I"
b1000100010001 w"
b1000100010001 ,#
b100000 ^
b100000 c
b100000 u
b10100000000010101010000011 ="
b11100 '#
b110 _
b110 b
b110 f
b100000 7
b100000 `
b100000 P"
b100100 <
b100100 i
b100100 2"
b100100 B"
b10110 ,"
b100 ."
b100 k"
b100 )"
b10100000000010101010000011 ;
b10100000000010101010000011 <"
b10100000000010101010000011 C"
b101100 B
b101100 `"
b101100 e"
b101000 ?"
b1000 Y
b1000 {
b1000 }
b1000 G"
b11100 [
b11100 y
b11100 E"
b11100 S"
b11100 Y"
b11100 u"
b10111 Q
b10111 x
b10111 *"
b10111 5"
b0 O
b0 #"
b0 8"
b1010 L
b1010 e
b1010 :"
b100000 R
b100000 4"
b100000 N"
b10010000000010101100000011 J
b10010000000010101100000011 >"
b10010000000010101100000011 A"
b1001000 ]
b1001000 g
b1001000 _"
b100100 K
b100100 h
b100100 @"
b101100 6
b101100 k
b101100 ^"
b101000 A
b101000 l
b101000 ;"
b101000 D"
b101000 g"
1%#
b11000 .
1'
#2400
0'
#2450
b1 <#
b100100 ^
b100100 c
b100100 u
b100000 &
b100000 :
b100000 $#
b100000 9#
b11101110111011101111111111111111 E
b11101110111011101111111111111111 I"
b11101110111011101111111111111111 w"
b11101110111011101111111111111111 ,#
b10110000000010101000000011 ="
b101000 <
b101000 i
b101000 2"
b101000 B"
b10101 ,"
b1000 ."
b1000 k"
b1000 )"
b100100 7
b100100 `
b100100 P"
b1 q"
b1 2#
b1 (#
b0 '#
b10110000000010101000000011 ;
b10110000000010101000000011 <"
b10110000000010101000000011 C"
b110000 B
b110000 `"
b110000 e"
b101100 ?"
b10100000000010101010000011 J
b10100000000010101010000011 >"
b10100000000010101010000011 A"
b1010000 ]
b1010000 g
b1010000 _"
b101000 K
b101000 h
b101000 @"
b10110 Q
b10110 x
b10110 *"
b10110 5"
b100 O
b100 #"
b100 8"
b100100 R
b100100 4"
b100100 N"
b10111 Y
b10111 {
b10111 }
b10111 G"
b100000 [
b100000 y
b100000 E"
b100000 S"
b100000 Y"
b100000 u"
1%#
b110000 6
b110000 k
b110000 ^"
b101100 A
b101100 l
b101100 ;"
b101100 D"
b101100 g"
b11001 .
1'
#2500
0'
#2550
b101000 ^
b101000 c
b101000 u
b11000000000010100110000011 ="
1>
b100 '#
b101000 7
b101000 `
b101000 P"
b101100 <
b101100 i
b101100 2"
b101100 B"
b10100 ,"
b1100 ."
b1100 k"
b1100 )"
b11000000000010100110000011 ;
b11000000000010100110000011 <"
b11000000000010100110000011 C"
b110100 B
b110100 `"
b110100 e"
b110000 ?"
b0 E
b0 I"
b0 w"
b0 ,#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 *#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 3#
b10110 Y
b10110 {
b10110 }
b10110 G"
b100100 [
b100100 y
b100100 E"
b100100 S"
b100100 Y"
b100100 u"
b10101 Q
b10101 x
b10101 *"
b10101 5"
b1000 O
b1000 #"
b1000 8"
b101000 R
b101000 4"
b101000 N"
b10110000000010101000000011 J
b10110000000010101000000011 >"
b10110000000010101000000011 A"
b1011000 ]
b1011000 g
b1011000 _"
b101100 K
b101100 h
b101100 @"
b110100 6
b110100 k
b110100 ^"
b110000 A
b110000 l
b110000 ;"
b110000 D"
b110000 g"
b0 z"
b0 %
b0 8
b0 y"
b0 :#
b0 "#
b0 5#
0%#
b11010 .
1'
#2600
0'
#2650
b11001100110011001101110111011101 E
b11001100110011001101110111011101 I"
b11001100110011001101110111011101 w"
b11001100110011001101110111011101 ,#
b100 /#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 z"
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 %
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 8
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 y"
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 :#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 "#
b100010001000100100010001000100011001100110011010001000100010001010101010101010110011001100110011101110111011110001000100010001001100110011001101010101010101010111011101110111100110011001100110111011101110111101110111011101111111111111111 5#
b11011 .
1+
1'
#2700
0'
#2750
1$
1-#
b1 /#
b11100 .
1'
#2800
0'
#2850
b1 =#
b1 ?#
b11101 .
1'
#2900
0'
#2950
b10 =#
b11110 .
1'
#3000
0'
#3050
b11 =#
b11111 .
b1111 *
b1111 ,
b0 -
b10000 /
b10 0
1'
#3100
0'
#3150
b100 =#
1'
