ğŸ‘¨â€ğŸ“ BE.Electronics and Communication Engineering graduate.
Currently i'm learning ASIC,FPGA design and verification.
ğŸ’» My daily routine is coding verilog, system verilog and post it in github.ğŸ“¤
