[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Iff/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Iff/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<113> s<112> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<block_tb> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:16>
n<> u<4> t<Port> p<5> l<1:18> el<1:18>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:17> el<1:19>
n<> u<6> t<Module_nonansi_header> p<110> c<2> s<22> l<1:1> el<1:20>
n<> u<7> t<NetType_Wire> p<16> s<8> l<2:2> el<2:6>
n<> u<8> t<Data_type_or_implicit> p<16> s<15> l<2:7> el<2:7>
n<clk> u<9> t<StringConst> p<14> s<13> l<2:7> el<2:10>
n<0> u<10> t<IntConst> p<11> l<2:13> el<2:14>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:13> el<2:14>
n<> u<12> t<Primary> p<13> c<11> l<2:13> el<2:14>
n<> u<13> t<Expression> p<14> c<12> l<2:13> el<2:14>
n<> u<14> t<Net_decl_assignment> p<15> c<9> l<2:7> el<2:14>
n<> u<15> t<List_of_net_decl_assignments> p<16> c<14> l<2:7> el<2:14>
n<> u<16> t<Net_declaration> p<17> c<7> l<2:2> el<2:15>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:2> el<2:15>
n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:2> el<2:15>
n<> u<19> t<Module_common_item> p<20> c<18> l<2:2> el<2:15>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:2> el<2:15>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<2:2> el<2:15>
n<> u<22> t<Module_item> p<110> c<21> s<38> l<2:2> el<2:15>
n<> u<23> t<NetType_Wire> p<32> s<24> l<3:2> el<3:6>
n<> u<24> t<Data_type_or_implicit> p<32> s<31> l<3:7> el<3:7>
n<en> u<25> t<StringConst> p<30> s<29> l<3:7> el<3:9>
n<0> u<26> t<IntConst> p<27> l<3:12> el<3:13>
n<> u<27> t<Primary_literal> p<28> c<26> l<3:12> el<3:13>
n<> u<28> t<Primary> p<29> c<27> l<3:12> el<3:13>
n<> u<29> t<Expression> p<30> c<28> l<3:12> el<3:13>
n<> u<30> t<Net_decl_assignment> p<31> c<25> l<3:7> el<3:13>
n<> u<31> t<List_of_net_decl_assignments> p<32> c<30> l<3:7> el<3:13>
n<> u<32> t<Net_declaration> p<33> c<23> l<3:2> el<3:14>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<3:2> el<3:14>
n<> u<34> t<Module_or_generate_item_declaration> p<35> c<33> l<3:2> el<3:14>
n<> u<35> t<Module_common_item> p<36> c<34> l<3:2> el<3:14>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<3:2> el<3:14>
n<> u<37> t<Non_port_module_item> p<38> c<36> l<3:2> el<3:14>
n<> u<38> t<Module_item> p<110> c<37> s<54> l<3:2> el<3:14>
n<> u<39> t<NetType_Wire> p<48> s<40> l<4:2> el<4:6>
n<> u<40> t<Data_type_or_implicit> p<48> s<47> l<4:7> el<4:7>
n<a> u<41> t<StringConst> p<46> s<45> l<4:7> el<4:8>
n<0> u<42> t<IntConst> p<43> l<4:11> el<4:12>
n<> u<43> t<Primary_literal> p<44> c<42> l<4:11> el<4:12>
n<> u<44> t<Primary> p<45> c<43> l<4:11> el<4:12>
n<> u<45> t<Expression> p<46> c<44> l<4:11> el<4:12>
n<> u<46> t<Net_decl_assignment> p<47> c<41> l<4:7> el<4:12>
n<> u<47> t<List_of_net_decl_assignments> p<48> c<46> l<4:7> el<4:12>
n<> u<48> t<Net_declaration> p<49> c<39> l<4:2> el<4:13>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<4:2> el<4:13>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<4:2> el<4:13>
n<> u<51> t<Module_common_item> p<52> c<50> l<4:2> el<4:13>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<4:2> el<4:13>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<4:2> el<4:13>
n<> u<54> t<Module_item> p<110> c<53> s<67> l<4:2> el<4:13>
n<> u<55> t<IntVec_TypeReg> p<56> l<5:2> el<5:5>
n<> u<56> t<Data_type> p<60> c<55> s<59> l<5:2> el<5:5>
n<y> u<57> t<StringConst> p<58> l<5:6> el<5:7>
n<> u<58> t<Variable_decl_assignment> p<59> c<57> l<5:6> el<5:7>
n<> u<59> t<List_of_variable_decl_assignments> p<60> c<58> l<5:6> el<5:7>
n<> u<60> t<Variable_declaration> p<61> c<56> l<5:2> el<5:8>
n<> u<61> t<Data_declaration> p<62> c<60> l<5:2> el<5:8>
n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<5:2> el<5:8>
n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<5:2> el<5:8>
n<> u<64> t<Module_common_item> p<65> c<63> l<5:2> el<5:8>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<5:2> el<5:8>
n<> u<66> t<Non_port_module_item> p<67> c<65> l<5:2> el<5:8>
n<> u<67> t<Module_item> p<110> c<66> s<108> l<5:2> el<5:8>
n<> u<68> t<AlwaysKeywd_Always> p<104> s<103> l<6:2> el<6:8>
n<> u<69> t<Edge_Posedge> p<85> s<73> l<6:11> el<6:18>
n<clk> u<70> t<StringConst> p<71> l<6:19> el<6:22>
n<> u<71> t<Primary_literal> p<72> c<70> l<6:19> el<6:22>
n<> u<72> t<Primary> p<73> c<71> l<6:19> el<6:22>
n<> u<73> t<Expression> p<85> c<72> s<84> l<6:19> el<6:22>
n<en> u<74> t<StringConst> p<75> l<6:27> el<6:29>
n<> u<75> t<Primary_literal> p<76> c<74> l<6:27> el<6:29>
n<> u<76> t<Primary> p<77> c<75> l<6:27> el<6:29>
n<> u<77> t<Expression> p<83> c<76> s<82> l<6:27> el<6:29>
n<1> u<78> t<IntConst> p<79> l<6:33> el<6:34>
n<> u<79> t<Primary_literal> p<80> c<78> l<6:33> el<6:34>
n<> u<80> t<Primary> p<81> c<79> l<6:33> el<6:34>
n<> u<81> t<Expression> p<83> c<80> l<6:33> el<6:34>
n<> u<82> t<BinOp_Equiv> p<83> s<81> l<6:30> el<6:32>
n<> u<83> t<Expression> p<85> c<77> l<6:27> el<6:34>
n<> u<84> t<IFF> p<85> s<83> l<6:23> el<6:26>
n<> u<85> t<Event_expression> p<86> c<69> l<6:11> el<6:34>
n<> u<86> t<Event_control> p<87> c<85> l<6:9> el<6:35>
n<> u<87> t<Procedural_timing_control> p<101> c<86> s<100> l<6:9> el<6:35>
n<y> u<88> t<StringConst> p<89> l<7:11> el<7:12>
n<> u<89> t<Ps_or_hierarchical_identifier> p<92> c<88> s<91> l<7:11> el<7:12>
n<> u<90> t<Bit_select> p<91> l<7:13> el<7:13>
n<> u<91> t<Select> p<92> c<90> l<7:13> el<7:13>
n<> u<92> t<Variable_lvalue> p<97> c<89> s<96> l<7:11> el<7:12>
n<a> u<93> t<StringConst> p<94> l<7:16> el<7:17>
n<> u<94> t<Primary_literal> p<95> c<93> l<7:16> el<7:17>
n<> u<95> t<Primary> p<96> c<94> l<7:16> el<7:17>
n<> u<96> t<Expression> p<97> c<95> l<7:16> el<7:17>
n<> u<97> t<Nonblocking_assignment> p<98> c<92> l<7:11> el<7:17>
n<> u<98> t<Statement_item> p<99> c<97> l<7:11> el<7:18>
n<> u<99> t<Statement> p<100> c<98> l<7:11> el<7:18>
n<> u<100> t<Statement_or_null> p<101> c<99> l<7:11> el<7:18>
n<> u<101> t<Procedural_timing_control_statement> p<102> c<87> l<6:9> el<7:18>
n<> u<102> t<Statement_item> p<103> c<101> l<6:9> el<7:18>
n<> u<103> t<Statement> p<104> c<102> l<6:9> el<7:18>
n<> u<104> t<Always_construct> p<105> c<68> l<6:2> el<7:18>
n<> u<105> t<Module_common_item> p<106> c<104> l<6:2> el<7:18>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<6:2> el<7:18>
n<> u<107> t<Non_port_module_item> p<108> c<106> l<6:2> el<7:18>
n<> u<108> t<Module_item> p<110> c<107> s<109> l<6:2> el<7:18>
n<> u<109> t<Endmodule> p<110> l<8:1> el<8:10>
n<> u<110> t<Module_declaration> p<111> c<6> l<1:1> el<8:10>
n<> u<111> t<Description> p<112> c<110> l<1:1> el<8:10>
n<> u<112> t<Source_text> p<113> c<111> l<1:1> el<8:10>
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<9:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Iff/dut.sv:1:1: No timescale set for "block_tb".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/Iff/dut.sv:1:1: Compile module "work@block_tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/Iff/dut.sv:1:1: Top level module "work@block_tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             1
constant                                              10
cont_assign                                            6
design                                                 1
event_control                                          1
logic_net                                             11
logic_typespec                                         8
module_inst                                            3
operation                                              3
ref_obj                                                4
ref_typespec                                          11
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             2
constant                                              10
cont_assign                                            9
design                                                 1
event_control                                          2
logic_net                                             11
logic_typespec                                         8
module_inst                                            3
operation                                              6
ref_obj                                                8
ref_typespec                                          11
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Iff/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Iff/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Iff/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@block_tb)
|vpiElaborated:1
|vpiName:work@block_tb
|uhdmallModules:
\_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@block_tb)
  |vpiFullName:work@block_tb
  |vpiDefName:work@block_tb
  |vpiNet:
  \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.clk)
      |vpiParent:
      \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@block_tb.clk
      |vpiActual:
      \_logic_typespec: , line:2:2, endln:2:6
    |vpiName:clk
    |vpiFullName:work@block_tb.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.en)
      |vpiParent:
      \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
      |vpiFullName:work@block_tb.en
      |vpiActual:
      \_logic_typespec: , line:3:2, endln:3:6
    |vpiName:en
    |vpiFullName:work@block_tb.en
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.a)
      |vpiParent:
      \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
      |vpiFullName:work@block_tb.a
      |vpiActual:
      \_logic_typespec: , line:4:2, endln:4:6
    |vpiName:a
    |vpiFullName:work@block_tb.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@block_tb.y), line:5:6, endln:5:7
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.y)
      |vpiParent:
      \_logic_net: (work@block_tb.y), line:5:6, endln:5:7
      |vpiFullName:work@block_tb.y
      |vpiActual:
      \_logic_typespec: , line:5:2, endln:5:5
    |vpiName:y
    |vpiFullName:work@block_tb.y
    |vpiNetType:48
  |vpiProcess:
  \_always: , line:6:2, endln:7:18
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_event_control: , line:6:9, endln:6:35
      |vpiParent:
      \_always: , line:6:2, endln:7:18
      |vpiCondition:
      \_operation: , line:6:11, endln:6:34
        |vpiParent:
        \_event_control: , line:6:9, endln:6:35
        |vpiOpType:39
        |vpiOperand:
        \_operation: , line:6:19, endln:6:22
          |vpiParent:
          \_operation: , line:6:11, endln:6:34
          |vpiOpType:68
          |vpiOperand:
          \_ref_obj: (work@block_tb.clk), line:6:19, endln:6:22
            |vpiParent:
            \_operation: , line:6:19, endln:6:22
            |vpiName:clk
            |vpiFullName:work@block_tb.clk
            |vpiActual:
            \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
          |vpiOperand:
          \_operation: , line:6:27, endln:6:34
            |vpiParent:
            \_operation: , line:6:19, endln:6:22
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@block_tb.en), line:6:27, endln:6:29
              |vpiParent:
              \_operation: , line:6:27, endln:6:34
              |vpiName:en
              |vpiFullName:work@block_tb.en
              |vpiActual:
              \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
            |vpiOperand:
            \_constant: , line:6:33, endln:6:34
              |vpiParent:
              \_operation: , line:6:27, endln:6:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:7:11, endln:7:17
        |vpiParent:
        \_event_control: , line:6:9, endln:6:35
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@block_tb.a), line:7:16, endln:7:17
          |vpiParent:
          \_assignment: , line:7:11, endln:7:17
          |vpiName:a
          |vpiFullName:work@block_tb.a
          |vpiActual:
          \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
        |vpiLhs:
        \_ref_obj: (work@block_tb.y), line:7:11, endln:7:12
          |vpiParent:
          \_assignment: , line:7:11, endln:7:17
          |vpiName:y
          |vpiFullName:work@block_tb.y
          |vpiActual:
          \_logic_net: (work@block_tb.y), line:5:6, endln:5:7
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiName:work@block_tb
  |vpiDefName:work@block_tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.clk)
      |vpiParent:
      \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@block_tb.clk
      |vpiActual:
      \_logic_typespec: , line:2:2, endln:2:6
    |vpiName:clk
    |vpiFullName:work@block_tb.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.en)
      |vpiParent:
      \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
      |vpiFullName:work@block_tb.en
      |vpiActual:
      \_logic_typespec: , line:3:2, endln:3:6
    |vpiName:en
    |vpiFullName:work@block_tb.en
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.a)
      |vpiParent:
      \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
      |vpiFullName:work@block_tb.a
      |vpiActual:
      \_logic_typespec: , line:4:2, endln:4:6
    |vpiName:a
    |vpiFullName:work@block_tb.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@block_tb.y), line:5:6, endln:5:7
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.y)
      |vpiParent:
      \_logic_net: (work@block_tb.y), line:5:6, endln:5:7
      |vpiFullName:work@block_tb.y
      |vpiActual:
      \_logic_typespec: , line:5:2, endln:5:5
    |vpiName:y
    |vpiFullName:work@block_tb.y
    |vpiNetType:48
  |vpiTopModule:1
  |vpiProcess:
  \_always: , line:6:2, endln:7:18
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_event_control: , line:6:9, endln:6:35
      |vpiParent:
      \_always: , line:6:2, endln:7:18
      |vpiCondition:
      \_operation: , line:6:11, endln:6:34
        |vpiParent:
        \_event_control: , line:6:9, endln:6:35
        |vpiOpType:39
        |vpiOperand:
        \_operation: , line:6:19, endln:6:22
          |vpiParent:
          \_operation: , line:6:11, endln:6:34
          |vpiOpType:68
          |vpiOperand:
          \_ref_obj: (work@block_tb.clk), line:6:19, endln:6:22
            |vpiParent:
            \_operation: , line:6:19, endln:6:22
            |vpiName:clk
            |vpiFullName:work@block_tb.clk
            |vpiActual:
            \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
          |vpiOperand:
          \_operation: , line:6:27, endln:6:34
            |vpiParent:
            \_operation: , line:6:19, endln:6:22
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@block_tb.en), line:6:27, endln:6:29
              |vpiParent:
              \_operation: , line:6:27, endln:6:34
              |vpiName:en
              |vpiFullName:work@block_tb.en
              |vpiActual:
              \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
            |vpiOperand:
            \_constant: , line:6:33, endln:6:34
      |vpiStmt:
      \_assignment: , line:7:11, endln:7:17
        |vpiParent:
        \_event_control: , line:6:9, endln:6:35
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@block_tb.a), line:7:16, endln:7:17
          |vpiParent:
          \_assignment: , line:7:11, endln:7:17
          |vpiName:a
          |vpiFullName:work@block_tb.a
          |vpiActual:
          \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
        |vpiLhs:
        \_ref_obj: (work@block_tb.y), line:7:11, endln:7:12
          |vpiParent:
          \_assignment: , line:7:11, endln:7:17
          |vpiName:y
          |vpiFullName:work@block_tb.y
          |vpiActual:
          \_logic_net: (work@block_tb.y), line:5:6, endln:5:7
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:2:7, endln:2:10
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:2:13, endln:2:14
      |vpiParent:
      \_cont_assign: , line:2:7, endln:2:10
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
  |vpiContAssign:
  \_cont_assign: , line:3:7, endln:3:9
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:3:12, endln:3:13
      |vpiParent:
      \_cont_assign: , line:3:7, endln:3:9
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
  |vpiContAssign:
  \_cont_assign: , line:4:7, endln:4:8
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:4:11, endln:4:12
      |vpiParent:
      \_cont_assign: , line:4:7, endln:4:8
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
\_weaklyReferenced:
\_logic_typespec: , line:2:2, endln:2:6
\_logic_typespec: , line:3:2, endln:3:6
\_logic_typespec: , line:4:2, endln:4:6
\_logic_typespec: , line:5:2, endln:5:5
  |vpiParent:
  \_logic_net: (work@block_tb.y), line:5:6, endln:5:7
\_logic_typespec: , line:2:2, endln:2:6
\_logic_typespec: , line:3:2, endln:3:6
\_logic_typespec: , line:4:2, endln:4:6
\_logic_typespec: , line:5:2, endln:5:5
\_cont_assign: , line:2:7, endln:2:10
  |vpiParent:
  \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:2:13, endln:2:14
  |vpiLhs:
  \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
    |vpiParent:
    \_cont_assign: , line:2:7, endln:2:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.clk)
      |vpiParent:
      \_logic_net: (work@block_tb.clk), line:2:7, endln:2:10
      |vpiFullName:work@block_tb.clk
      |vpiActual:
      \_logic_typespec: , line:2:2, endln:2:6
    |vpiName:clk
    |vpiFullName:work@block_tb.clk
    |vpiNetType:1
\_cont_assign: , line:3:7, endln:3:9
  |vpiParent:
  \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:3:12, endln:3:13
  |vpiLhs:
  \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
    |vpiParent:
    \_cont_assign: , line:3:7, endln:3:9
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.en)
      |vpiParent:
      \_logic_net: (work@block_tb.en), line:3:7, endln:3:9
      |vpiFullName:work@block_tb.en
      |vpiActual:
      \_logic_typespec: , line:3:2, endln:3:6
    |vpiName:en
    |vpiFullName:work@block_tb.en
    |vpiNetType:1
\_cont_assign: , line:4:7, endln:4:8
  |vpiParent:
  \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/Iff/dut.sv, line:1:1, endln:8:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:4:11, endln:4:12
  |vpiLhs:
  \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
    |vpiParent:
    \_cont_assign: , line:4:7, endln:4:8
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.a)
      |vpiParent:
      \_logic_net: (work@block_tb.a), line:4:7, endln:4:8
      |vpiFullName:work@block_tb.a
      |vpiActual:
      \_logic_typespec: , line:4:2, endln:4:6
    |vpiName:a
    |vpiFullName:work@block_tb.a
    |vpiNetType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Iff/dut.sv | ${SURELOG_DIR}/build/regression/Iff/roundtrip/dut_000.sv | 4 | 8 |