#!/usr/bin/env python3

import os
import amaranth
from amaranth import *
from amaranth.hdl import ClockSignal, ResetSignal
from amaranth.lib.fifo import SyncFIFOBuffered, AsyncFIFOBuffered
from amaranth.build import Pins, Resource, Connector, Subsignal, Attrs, PinsN, Clock

# --- Check what we actually have in LUNA ---
try:
    import luna
    print(f"Found LUNA version. Available modules: {dir(luna)}")
    
    # Import pygreat for error handling
    import pygreat.errors
    
    # Directly import required functions from top-level luna module
    from luna import configure_default_logging, top_level_cli
    
    # Try to import using the modern structure
    try:
        import cynthion
        print(f"Found cynthion package. Available modules: {dir(cynthion)}")
        print("Using cynthion package for platform definitions.")
        
        # Import the CynthionMoondancer platform from cynthion package
        from cynthion.boards.cynthion_moondancer import CynthionMoondancer as CynthionPlatform
        print(f"Using platform: CynthionMoondancer")
    except ImportError:
        print("cynthion package not found, attempting to use luna package.")
        # Try to import from legacy location
        from luna.gateware.platform import CynthionPlatformRev0D4 as CynthionPlatform
        print(f"Using platform: CynthionPlatformRev0D4")
    
    # We'll use Amaranth's Instance to create a clock instead of EHXPLLL
    # This removes the dependency on luna.gateware.architecture.lattice.ecp5
    
except ImportError as e:
    print(f"Import Error: {e}")
    print("Please ensure the LUNA framework is installed and accessible.")
    print("You might need to run: pip install amaranth amaranth-boards git+https://github.com/greatscottgadgets/luna.git cynthion")
    exit(1)
except Exception as e:
    print(f"An unexpected error occurred during LUNA import: {e}")
    exit(1)

# --- Define Custom Components ---
# These are simplified versions of the components your code expects but may not be
# available in your current LUNA installation

# --- ULPI Register Definitions ---
REG_FUNC_CTRL  = 0x04
REG_OTG_CTRL   = 0x0A
REG_LINE_STATE = 0x07

# Line state register bits - Assuming USB3300 [4:3]
LINE_STATE_SE0 = 0b00
LINE_STATE_FS_K = 0b01
LINE_STATE_FS_J = 0b10

# --- USB packet types ---
class USBPacketID:
    """USB Packet IDs for standard USB packets"""
    # Token PIDs
    OUT   = 0b0001
    IN    = 0b1001
    SOF   = 0b0101
    SETUP = 0b1101
    
    # Data PIDs
    DATA0 = 0b0011
    DATA1 = 0b1011
    DATA2 = 0b0111
    MDATA = 0b1111

# --- Custom Stream Interfaces ---
class StreamInterface:
    """Basic stream interface with valid/ready handshaking"""
    def __init__(self, payload_width=0):
        self.valid = Signal()
        self.ready = Signal()
        
        if payload_width:
            self.payload = Signal(payload_width)
    
    def stream_eq(self, other, omit=None):
        """Connect this stream to another stream"""
        omit = omit or {}
        result = []
        
        if hasattr(self, 'valid') and hasattr(other, 'valid') and 'valid' not in omit:
            result.append(other.valid.eq(self.valid))
        
        if hasattr(self, 'payload') and hasattr(other, 'payload') and 'payload' not in omit:
            result.append(other.payload.eq(self.payload))
            
        if hasattr(self, 'first') and hasattr(other, 'first') and 'first' not in omit:
            result.append(other.first.eq(self.first))
            
        if hasattr(self, 'last') and hasattr(other, 'last') and 'last' not in omit:
            result.append(other.last.eq(self.last))
            
        return result
    
    def bridge_to(self, other):
        """Bridge to a PHY interface"""
        return self.stream_eq(other)

class USBInStreamInterface(StreamInterface):
    """USB IN stream (device to host)"""
    def __init__(self, payload_width=8):
        super().__init__(payload_width)
        self.first = Signal()
        self.last = Signal()

class USBOutStreamInterface(StreamInterface):
    """USB OUT stream (host to device)"""
    def __init__(self, payload_width=8):
        super().__init__(payload_width)
        self.first = Signal()
        self.last = Signal()

class USBOutStreamBoundaryDetector(Elaboratable):
    """Detects USB packet boundaries in an OUT stream"""
    def __init__(self, domain="sync"):
        self.domain = domain
        
        self.unprocessed_stream = USBOutStreamInterface()
        self.processed_stream = USBOutStreamInterface()
    
    def elaborate(self, platform):
        m = Module()
        
        # Simply pass through data for now with basic boundary detection
        m.d.comb += [
            self.processed_stream.valid.eq(self.unprocessed_stream.valid),
            self.processed_stream.payload.eq(self.unprocessed_stream.payload),
            self.unprocessed_stream.ready.eq(self.processed_stream.ready)
        ]
        
        # Simple packet boundary detection
        active_packet = Signal(reset=0)
        
        with m.If(self.unprocessed_stream.valid & self.processed_stream.ready):
            with m.If(~active_packet):
                m.d[self.domain] += active_packet.eq(1)
                m.d.comb += self.processed_stream.first.eq(1)
            with m.Elif(self.unprocessed_stream.payload == 0):  # Simplified heuristic
                m.d[self.domain] += active_packet.eq(0)
                m.d.comb += self.processed_stream.last.eq(1)
            
        return m

# --- ULPI Register Window ---
class ULPIRegisterWindow(Elaboratable):
    """Interface for accessing ULPI registers"""
    def __init__(self, ulpi_bus, domain='sync'):
        self.ulpi_bus = ulpi_bus
        self.domain = domain
        
        self.command_complete = Signal()
        self.read_data = Signal(8)
    
    def write(self, reg_addr, value, mask=None):
        """Create a write operation"""
        return WriteOperation(self, reg_addr, value, mask)
    
    def read(self, reg_addr):
        """Create a read operation"""
        return ReadOperation(self, reg_addr)
    
    def elaborate(self, platform):
        m = Module()
        
        # In a real implementation, this would interact with ULPI
        # Set command_complete after 1 cycle when any operation starts
        any_op_start = Signal()
        
        with m.If(any_op_start):
            m.d.sync += self.command_complete.eq(1)
        with m.Else():
            m.d.sync += self.command_complete.eq(0)
        
        return m

class ReadOperation:
    """Read operation for ULPI register"""
    def __init__(self, window, reg_addr):
        self.window = window
        self.reg_addr = reg_addr
        self.start = Signal()

class WriteOperation:
    """Write operation for ULPI register"""
    def __init__(self, window, reg_addr, value, mask=None):
        self.window = window
        self.reg_addr = reg_addr
        self.value = value
        self.mask = mask
        self.start = Signal()

# --- PHY Reset Controller ---
class PHYResetController(Elaboratable):
    """Manages PHY reset timing"""
    def __init__(self, reset, domain="sync"):
        self.reset = reset
        self.domain = domain
        self.completed = Signal(reset=0)
    
    def elaborate(self, platform):
        m = Module()
        
        # Simple timer for reset sequence
        reset_timer = Signal(16, reset=0xFFFF)
        
        # Default to reset active
        m.d.comb += self.reset.eq(1)
        
        with m.FSM(domain=self.domain, name="phy_reset_fsm"):
            with m.State("ASSERT_RESET"):
                m.d.comb += self.reset.eq(1)
                m.d[self.domain] += reset_timer.eq(reset_timer - 1)
                
                with m.If(reset_timer == 0):
                    m.next = "DEASSERT_RESET"
            
            with m.State("DEASSERT_RESET"):
                m.d.comb += self.reset.eq(0)
                m.d.comb += self.completed.eq(1)
        
        return m

# --- USB PHY Gateware ---
class ULPIPHYGateware(Elaboratable):
    """USB PHY controller"""
    def __init__(self, bus, handle_clocking=False, clock_domain="sync"):
        self.bus = bus
        self.handle_clocking = handle_clocking
        self.clock_domain = clock_domain
        self.phy_reset = Signal()
    
    def elaborate(self, platform):
        m = Module()
        # Minimal implementation
        return m

# --- Custom CDC Synchronizer ---
def synchronize(m, signal, o_domain, stages=2, name=None):
    """Cross-domain synchronizer for control signals"""
    # Create a simple synchronizer chain
    sync_stages = []
    for i in range(stages):
        sync_stages.append(Signal(name=f"{name}_stage{i}" if name else None))
    
    # Connect the synchronizer stages
    m.d[o_domain] += sync_stages[0].eq(signal)
    for i in range(1, stages):
        m.d[o_domain] += sync_stages[i].eq(sync_stages[i-1])
    
    return sync_stages[-1]

# --- Simple Mouse Packet Injector ---
class SimpleMouseInjector(Elaboratable):
    """
    Generates a simple 3-byte USB mouse report packet (DATA1 PID) when triggered.

    Operates in the 'usb' domain.

    Attributes
    ----------
    source: USBInStreamInterface(), output stream for the packet
    trigger: Signal(), input, assert high for one cycle to start injection
    buttons: Signal(8), input, button state for the report
    dx: Signal(8), input, delta X for the report
    dy: Signal(8), input, delta Y for the report
    """
    def __init__(self):
        # Interface
        self.source = USBInStreamInterface(payload_width=8)
        # Control Signals (Inputs)
        self.trigger = Signal()
        self.buttons = Signal(8)
        self.dx = Signal(8)
        self.dy = Signal(8)

        # Internal state
        self._data_pid = Signal(4, reset=USBPacketID.DATA1) # Always uses DATA1
    
    def elaborate(self, platform):
        m = Module()

        source      = self.source
        buttons     = self.buttons
        dx          = self.dx
        dy          = self.dy

        # Latched inputs on trigger
        latched_buttons = Signal.like(buttons)
        latched_dx = Signal.like(dx)
        latched_dy = Signal.like(dy)

        # Default outputs for the stream
        m.d.comb += [
            source.valid.eq(0),
            source.first.eq(0),
            source.last.eq(0),
            source.payload.eq(0)
        ]

        with m.FSM(domain="usb", name="injector_fsm"):

            with m.State("IDLE"):
                # Wait for a trigger signal
                with m.If(self.trigger):
                    m.d.usb += [ # Latch the inputs on trigger rising edge
                        latched_buttons.eq(buttons),
                        latched_dx.eq(dx),
                        latched_dy.eq(dy),
                    ]
                    m.next = "SEND_PID"

            with m.State("SEND_PID"):
                # Send the DATA1 PID
                m.d.comb += [
                    source.valid.eq(1),
                    source.payload.eq(self._data_pid),
                    source.first.eq(1), # First byte of packet
                    source.last.eq(0),
                ]
                # Wait until the PID is accepted before sending data.
                with m.If(source.ready):
                    m.next = "SEND_BYTE_0"

            with m.State("SEND_BYTE_0"):
                # Send the first data byte (Button state)
                m.d.comb += [
                    source.valid.eq(1),
                    source.payload.eq(latched_buttons),
                    source.first.eq(0),
                    source.last.eq(0),
                ]
                with m.If(source.ready):
                    m.next = "SEND_BYTE_1"

            with m.State("SEND_BYTE_1"):
                # Send the second data byte (dX)
                m.d.comb += [
                    source.valid.eq(1),
                    source.payload.eq(latched_dx),
                    source.first.eq(0),
                    source.last.eq(0),
                ]
                with m.If(source.ready):
                    m.next = "SEND_BYTE_2"

            with m.State("SEND_BYTE_2"):
                 # Send the third data byte (dY)
                m.d.comb += [
                    source.valid.eq(1),
                    source.payload.eq(latched_dy),
                    source.first.eq(0),
                    source.last.eq(1), # Last byte of packet
                ]
                with m.If(source.ready):
                    m.next = "IDLE" # Packet sent, return to idle

        return m

# --- Stream Arbiter (Packet Aware) ---
class PacketArbiter(Elaboratable):
    """
    Arbitrates between two streams, prioritizing inject_stream when valid.
    Only switches streams *between* packets (respects first/last signals).

    Operates in the 'usb' domain.

    Inputs: passthrough_in, inject_in (both USBInStreamInterface layout)
    Output: merged_out (USBInStreamInterface layout)
    """
    def __init__(self):
        self.passthrough_in = USBInStreamInterface(payload_width=8)
        self.inject_in      = USBInStreamInterface(payload_width=8)
        self.merged_out     = USBInStreamInterface(payload_width=8)
    
    def elaborate(self, platform):
        m = Module()

        passthrough = self.passthrough_in
        inject      = self.inject_in
        merged      = self.merged_out

        # Default: merged_out is not valid, inputs are not ready
        m.d.comb += [
            merged.valid.eq(0),
            passthrough.ready.eq(0),
            inject.ready.eq(0),
        ]

        with m.FSM(domain="usb", name="arbiter_fsm"):

            with m.State("IDLE"):
                # Priority to injection stream if valid (and starting a new packet)
                with m.If(inject.valid):
                    m.next = "FORWARD_INJECT"
                # Otherwise, check passthrough stream if valid (and starting a new packet)
                with m.Elif(passthrough.valid):
                    m.next = "FORWARD_PASSTHROUGH"

            # Forwarding passthrough packet data
            with m.State("FORWARD_PASSTHROUGH"):
                # Connect merged output signals to passthrough input signals
                m.d.comb += merged.stream_eq(passthrough) # Copies valid, payload, first, last
                # Propagate ready back: Passthrough is ready if merged output is ready
                m.d.comb += passthrough.ready.eq(merged.ready)

                # If this is the last byte and it's accepted, return to IDLE to re-arbitrate
                with m.If(passthrough.valid & passthrough.last & merged.ready):
                    m.next = "IDLE"
                # If input becomes invalid unexpectedly during a packet (error?), return to IDLE
                with m.Elif(~passthrough.valid):
                     m.next = "IDLE"
                # Otherwise (still valid, not last or not ready), stay in this state
                with m.Else():
                    m.next = "FORWARD_PASSTHROUGH"

            # Forwarding injection packet data
            with m.State("FORWARD_INJECT"):
                # Connect merged output signals to inject input signals
                m.d.comb += merged.stream_eq(inject)
                 # Propagate ready back: Inject is ready if merged output is ready
                m.d.comb += inject.ready.eq(merged.ready)

                # If this is the last byte and it's accepted, return to IDLE to re-arbitrate
                with m.If(inject.valid & inject.last & merged.ready):
                    m.next = "IDLE"
                # If input becomes invalid unexpectedly during a packet, return to IDLE
                with m.Elif(~inject.valid):
                    m.next = "IDLE"
                # Otherwise (still valid, not last or not ready), stay in this state
                with m.Else():
                    m.next = "FORWARD_INJECT"

        return m

# --- UART Command Handler ---
class UARTCommandHandler(Elaboratable):
    """
    Receives 3 bytes via UART (buttons, dx, dy) and signals when ready.

    Operates in the 'sync' domain.

    Parameters:
        uart_pins : Record containing .rx and .tx signals for UART.
        baud_rate : Desired baud rate (e.g., 115200).
        clk_freq  : Clock frequency of the 'sync' domain (e.g., 60_000_000).

    Attributes (Outputs):
        o_buttons : Signal(8), latched button value from UART.
        o_dx      : Signal(8), latched dx value from UART.
        o_dy      : Signal(8), latched dy value from UART.
        o_cmd_ready : Signal(), pulsed high for one 'sync' cycle when 3 bytes received.
    """
    def __init__(self, *, uart_pins, baud_rate=115200, clk_freq=60_000_000):
        self._pins = uart_pins
        self._baud = baud_rate
        self._clk_freq = clk_freq

        # Output Signals
        self.o_buttons = Signal(8)
        self.o_dx = Signal(8)
        self.o_dy = Signal(8)
        self.o_cmd_ready = Signal() # Pulse
    
    def elaborate(self, platform):
        m = Module()

        # --- UART Peripheral ---
        # Ensure integer division for divisor
        uart_divisor = int(self._clk_freq // self._baud)
        
        # Create and use our custom UART
        m.submodules.uart = uart = AsyncUART(
            divisor=uart_divisor,
            pins=self._pins,
            data_bits=8,
            parity=Parity.NONE,
            stop_bits=StopBits.ONE
        )

        # --- Receiver State Machine ('sync' domain) ---
        temp_buttons = Signal(8)
        temp_dx = Signal(8)
        # temp_dy is received directly before latching

        # Default: command not ready, don't ack UART RX
        m.d.comb += [
            self.o_cmd_ready.eq(0),
            uart.rx.ack.eq(0)
        ]
        # Default: don't drive UART TX
        m.d.comb += [
             uart.tx.data.eq(0),
             uart.tx.ack.eq(0) # Changed from default 'req' to 'ack' for compatibility
        ]

        with m.FSM(domain="sync", name="uart_rx_fsm"):

            with m.State("IDLE"):
                # Wait for the first byte (buttons)
                with m.If(uart.rx.rdy):
                    m.d.sync += temp_buttons.eq(uart.rx.data)
                    m.d.comb += uart.rx.ack.eq(1) # Acknowledge receiving the byte
                    m.next = "WAIT_DX"

            with m.State("WAIT_DX"):
                 # Wait for the second byte (dx)
                with m.If(uart.rx.rdy):
                    m.d.sync += temp_dx.eq(uart.rx.data)
                    m.d.comb += uart.rx.ack.eq(1)
                    m.next = "WAIT_DY"

            with m.State("WAIT_DY"):
                 # Wait for the third byte (dy)
                with m.If(uart.rx.rdy):
                    # Latch all values to outputs and signal ready (on the cycle AFTER ack)
                    m.d.sync += [
                        self.o_buttons.eq(temp_buttons),
                        self.o_dx.eq(temp_dx),
                        self.o_dy.eq(uart.rx.data), # Latch dy directly
                    ]
                    # Pulse command ready for one cycle HIGH on the same cycle we ack RX
                    m.d.comb += [
                        self.o_cmd_ready.eq(1),
                        uart.rx.ack.eq(1)
                    ]
                    m.next = "IDLE" # Ready to receive next command sequence

        return m

# --- Custom UART implementation ---
class Parity:
    NONE = 0
    ODD = 1
    EVEN = 2

class StopBits:
    ONE = 0
    TWO = 1

class UARTRxInterface:
    def __init__(self):
        self.data = Signal(8)  # Received data
        self.rdy = Signal()    # Ready flag (high when data is available)
        self.ack = Signal()    # Acknowledge (set to high to clear rdy)

class UARTTxInterface:
    def __init__(self):
        self.data = Signal(8)  # Data to transmit
        self.ack = Signal()    # Data has been accepted for transmission

class AsyncUART(Elaboratable):
    """
    Simplified UART controller
    
    Parameters
    ----------
    divisor : int
        Clock divisor for baud rate generation (clock_freq / baud_rate)
    pins : Record
        Record containing .rx and .tx signals
    data_bits : int, optional
        Data bits per frame, defaults to 8
    parity : Parity, optional
        Parity mode, defaults to NONE
    stop_bits : StopBits, optional
        Number of stop bits, defaults to ONE
    """
    def __init__(self, *, divisor, pins, data_bits=8, parity=Parity.NONE, stop_bits=StopBits.ONE):
        self._divisor = divisor
        self._pins = pins
        self._data_bits = data_bits
        self._parity = parity
        self._stop_bits = stop_bits
        
        self.rx = UARTRxInterface()
        self.tx = UARTTxInterface()

    def elaborate(self, platform):
        m = Module()
        
        # --- UART RX Logic ---
        # Basic state machine states
        IDLE = 0
        START = 1
        DATA = 2
        STOP = 3
        
        # RX signals
        rx_state = Signal(2, reset=IDLE)
        rx_counter = Signal(range(self._divisor))
        rx_bit_counter = Signal(range(self._data_bits))
        rx_data_shift = Signal(self._data_bits)
        rx_data = Signal(self._data_bits)
        
        # Default state
        m.d.comb += self.rx.rdy.eq(0)
        
        with m.If(self.rx.ack):
            # Clear ready flag when acknowledged
            m.d.sync += self.rx.rdy.eq(0)
        
        # Simple RX state machine
        with m.Switch(rx_state):
            with m.Case(IDLE):
                # Detect start bit (falling edge)
                with m.If(~self._pins.rx):
                    m.d.sync += [
                        rx_counter.eq(self._divisor // 2),  # Sample in middle of bit
                        rx_state.eq(START)
                    ]
            
            with m.Case(START):
                m.d.sync += rx_counter.eq(rx_counter - 1)
                with m.If(rx_counter == 0):
                    # Verify we're still in start bit
                    with m.If(~self._pins.rx):
                        m.d.sync += [
                            rx_counter.eq(self._divisor - 1),
                            rx_bit_counter.eq(0),
                            rx_state.eq(DATA)
                        ]
                    with m.Else():
                        # False start, go back to idle
                        m.d.sync += rx_state.eq(IDLE)
            
            with m.Case(DATA):
                m.d.sync += rx_counter.eq(rx_counter - 1)
                with m.If(rx_counter == 0):
                    m.d.sync += [
                        rx_counter.eq(self._divisor - 1),
                        rx_data_shift.eq(Cat(self._pins.rx, rx_data_shift[:-1])),
                        rx_bit_counter.eq(rx_bit_counter + 1)
                    ]
                    with m.If(rx_bit_counter == self._data_bits - 1):
                        m.d.sync += rx_state.eq(STOP)
            
            with m.Case(STOP):
                m.d.sync += rx_counter.eq(rx_counter - 1)
                with m.If(rx_counter == 0):
                    # Verify we're in stop bit
                    with m.If(self._pins.rx):
                        m.d.sync += [
                            rx_data.eq(rx_data_shift),
                            self.rx.data.eq(rx_data_shift),
                            self.rx.rdy.eq(1),
                            rx_state.eq(IDLE)
                        ]
                    with m.Else():
                        # Framing error, go back to idle
                        m.d.sync += rx_state.eq(IDLE)
        
        # --- UART TX Logic ---
        # Simple implementation that drives TX line high (idle)
        m.d.comb += self._pins.tx.eq(1)
        
        return m

# --- USB Passthrough Analyzer with Injection ---
class USBPassthroughAnalyzer(Elaboratable):
    """
    Passthrough core with added packet injection capability via input signals.
    Assumes 'usb' (48MHz) and 'sync' (60MHz) clock domains are provided.

    Inputs (from Top Level):
        i_inject_trigger : Signal() - Single cycle pulse to trigger injection
        i_buttons : Signal(8) - Data for injected packet
        i_dx : Signal(8) - Data for injected packet
        i_dy : Signal(8) - Data for injected packet
    """
    def __init__(self):
        self.func_ctrl_fs_value = 0b00000100 # FS mode for USB3300
        self.otg_ctrl_clear_pulls_value = 0b00 # Clear D+/D- pull R's

        # Input signals for injection control
        self.i_inject_trigger = Signal()
        self.i_buttons = Signal(8)
        self.i_dx = Signal(8)
        self.i_dy = Signal(8)
    
    def elaborate(self, platform):
        m = Module()

        # Check if running in offline mode
        if platform is None:
            print("USBPassthroughAnalyzer: Running in offline mode with simulated signals")
            
            # Create dummy PHYs for offline simulation
            host_phy_tx_stream = USBInStreamInterface()
            host_phy_rx_stream = USBOutStreamInterface()
            dev_phy_tx_stream = USBInStreamInterface()
            dev_phy_rx_stream = USBOutStreamInterface()
            
            # Create dummy boundary detectors
            m.submodules.host_rx_boundary = host_rx_boundary = USBOutStreamBoundaryDetector(domain="usb")
            m.submodules.dev_rx_boundary = dev_rx_boundary = USBOutStreamBoundaryDetector(domain="usb")
            
            # Connect dummy streams
            m.d.comb += host_rx_boundary.unprocessed_stream.stream_eq(host_phy_rx_stream, omit={'ready'})
            m.d.comb += host_phy_rx_stream.ready.eq(host_rx_boundary.unprocessed_stream.ready)
            m.d.comb += dev_rx_boundary.unprocessed_stream.stream_eq(dev_phy_rx_stream, omit={'ready'})
            m.d.comb += dev_phy_rx_stream.ready.eq(dev_rx_boundary.unprocessed_stream.ready)
            
            # Connect device->host path with injection using the same mouse injector and arbiter
            m.submodules.injector = injector = SimpleMouseInjector()
            m.submodules.arbiter = arbiter = PacketArbiter()
            
            # Connect input controls
            m.d.comb += [
                injector.trigger.eq(self.i_inject_trigger),
                injector.buttons.eq(self.i_buttons),
                injector.dx.eq(self.i_dx),
                injector.dy.eq(self.i_dy),
            ]
            
            # Connect arbiter streams
            m.d.comb += arbiter.passthrough_in.stream_eq(dev_rx_boundary.processed_stream, omit={'ready'})
            m.d.comb += dev_rx_boundary.processed_stream.ready.eq(arbiter.passthrough_in.ready)
            m.d.comb += arbiter.inject_in.stream_eq(injector.source, omit={'ready'})
            m.d.comb += injector.source.ready.eq(arbiter.inject_in.ready)
            m.d.comb += host_phy_tx_stream.stream_eq(arbiter.merged_out, omit={'ready'})
            m.d.comb += arbiter.merged_out.ready.eq(host_phy_tx_stream.ready)
            
            # Connect host->device path
            m.d.comb += dev_phy_tx_stream.stream_eq(host_rx_boundary.processed_stream, omit={'ready'})
            m.d.comb += host_rx_boundary.processed_stream.ready.eq(dev_phy_tx_stream.ready)
            
            return m
            
        # --- PHY and Resource Setup ---
        target_ulpi = platform.request('target_usb', 0)      # J2 -> Host PC
        control_ulpi = platform.request('control_usb', 0)    # J3 -> Target Device
        target_pullup_pin = platform.request('target_usb_pullup', 0).o # To Host PC

        m.submodules.host_phy = host_phy = ULPIPHYGateware(bus=target_ulpi, handle_clocking=False, clock_domain="sync")
        m.submodules.dev_phy = dev_phy = ULPIPHYGateware(bus=control_ulpi, handle_clocking=False, clock_domain="sync")

        # Interface streams (raw connections to PHYs - These cross domains via bridge_to)
        host_phy_tx_stream = USBInStreamInterface()  # To Host PHY Tx ('sync' domain expected by bridge_to)
        host_phy_rx_stream = USBOutStreamInterface() # From Host PHY Rx ('sync' domain provided by bridge_to)
        dev_phy_tx_stream = USBInStreamInterface()   # To Device PHY Tx ('sync' domain expected by bridge_to)
        dev_phy_rx_stream = USBOutStreamInterface()  # From Device PHY Rx ('sync' domain provided by bridge_to)

        m.d.comb += host_phy_tx_stream.bridge_to(host_phy)
        m.d.comb += host_phy_rx_stream.bridge_to(host_phy)
        m.d.comb += dev_phy_tx_stream.bridge_to(dev_phy)
        m.d.comb += dev_phy_rx_stream.bridge_to(dev_phy)

        # --- Boundary Detectors (operate in 'usb' domain) ---
        # These handle packet boundaries (first/last) based on NXT/DIR changes.
        m.submodules.host_rx_boundary = host_rx_boundary = USBOutStreamBoundaryDetector(domain="usb")
        m.submodules.dev_rx_boundary = dev_rx_boundary = USBOutStreamBoundaryDetector(domain="usb")

        # Connect PHY Rx stream ('sync') to Boundary Detector ('usb')
        m.d.comb += host_rx_boundary.unprocessed_stream.stream_eq(host_phy_rx_stream, omit={'ready'})
        m.d.comb += host_phy_rx_stream.ready.eq(host_rx_boundary.unprocessed_stream.ready)

        m.d.comb += dev_rx_boundary.unprocessed_stream.stream_eq(dev_phy_rx_stream, omit={'ready'})
        m.d.comb += dev_phy_rx_stream.ready.eq(dev_rx_boundary.unprocessed_stream.ready)

        # --- Host to Device Path (Host Rx -> Device Tx, unmodified passthrough) ---
        # Connect Boundary Detector output ('usb') to Device PHY Tx ('sync')
        m.d.comb += dev_phy_tx_stream.stream_eq(host_rx_boundary.processed_stream, omit={'ready'})
        m.d.comb += host_rx_boundary.processed_stream.ready.eq(dev_phy_tx_stream.ready)

        # --- Device to Host Path (Device Rx -> Injector/Arbiter -> Host Tx) ---
        # 1. Instantiate Injector and Arbiter (operate in 'usb' domain)
        m.submodules.injector = injector = SimpleMouseInjector()
        m.submodules.arbiter = arbiter = PacketArbiter()

        # 2. Connect Injection Controls (inputs provided to this module)
        m.d.comb += [
            injector.trigger.eq(self.i_inject_trigger),
            injector.buttons.eq(self.i_buttons),
            injector.dx.eq(self.i_dx),
            injector.dy.eq(self.i_dy),
        ]

        # 3. Connect streams to Arbiter (all in 'usb' domain)
        # Passthrough path: Device Boundary Detector output -> Arbiter passthrough input
        m.d.comb += arbiter.passthrough_in.stream_eq(dev_rx_boundary.processed_stream, omit={'ready'})
        m.d.comb += dev_rx_boundary.processed_stream.ready.eq(arbiter.passthrough_in.ready)

        # Injection path: Injector output -> Arbiter inject input
        m.d.comb += arbiter.inject_in.stream_eq(injector.source, omit={'ready'})
        m.d.comb += injector.source.ready.eq(arbiter.inject_in.ready)

        # 4. Connect Arbiter Output ('usb') to Host Tx Path ('sync')
        m.d.comb += host_phy_tx_stream.stream_eq(arbiter.merged_out, omit={'ready'})
        m.d.comb += arbiter.merged_out.ready.eq(host_phy_tx_stream.ready)

        # --- PHY Config FSM & Pull-up Control ('usb' domain for FSM, 'sync' for reg access) ---
        m.submodules.host_phy_rst = host_phy_rst = PHYResetController(reset=host_phy.phy_reset, domain='usb')
        m.submodules.dev_phy_rst = dev_phy_rst = PHYResetController(reset=dev_phy.phy_reset, domain='usb')

        m.submodules.host_ulpi_regs = host_ulpi_regs = ULPIRegisterWindow(ulpi_bus=target_ulpi, domain='sync')
        m.submodules.dev_ulpi_regs = dev_ulpi_regs = ULPIRegisterWindow(ulpi_bus=control_ulpi, domain='sync')

        phy_configured = Signal()
        dev_line_state_valid = Signal() # Flag indicating dev_line_state holds fresh data
        dev_line_state = Signal(8)      # Raw line state register value

        # Signals to start register operations (driven by FSM in 'usb' domain)
        start_host_write_func = Signal()
        start_dev_write_func = Signal()
        start_host_write_otg = Signal()
        start_dev_write_otg = Signal()
        start_dev_read_line = Signal()

        # Synchronized signals from Register Window ('sync') back to FSM ('usb')
        host_reg_done_sync = Signal()
        dev_reg_done_sync = Signal()
        dev_read_data_sync = Signal(8)

        # Implement basic synchronizers for CDC (sync -> usb)
        host_reg_done_sync = synchronize(m, host_ulpi_regs.command_complete, o_domain="usb", name="host_reg_done_sync")
        dev_reg_done_sync = synchronize(m, dev_ulpi_regs.command_complete, o_domain="usb", name="dev_reg_done_sync")
        dev_read_data_sync = synchronize(m, dev_ulpi_regs.read_data, o_domain="usb", name="dev_read_data_sync")

        # PHY Initialization and Monitoring FSM ('usb' domain)
        with m.FSM(domain="usb", name="phy_init_fsm") as init_fsm:
            # Connect FSM states to register start signals
            m.d.comb += [
                host_ulpi_regs.write(REG_FUNC_CTRL, self.func_ctrl_fs_value).start.eq(start_host_write_func),
                dev_ulpi_regs.write(REG_FUNC_CTRL, self.func_ctrl_fs_value).start.eq(start_dev_write_func),
                host_ulpi_regs.write(REG_OTG_CTRL, self.otg_ctrl_clear_pulls_value, mask=0b11).start.eq(start_host_write_otg),
                dev_ulpi_regs.write(REG_OTG_CTRL, self.otg_ctrl_clear_pulls_value, mask=0b11).start.eq(start_dev_write_otg),
                dev_ulpi_regs.read(REG_LINE_STATE).start.eq(start_dev_read_line),
            ]

            # STARTUP: Wait for PHY resets to complete
            with m.State("STARTUP"):
                with m.If(host_phy_rst.completed & dev_phy_rst.completed):
                     m.next = "DELAY_AFTER_RESET"

            _delay_cnt = Signal(4, reset=15) # Short delay counter
            with m.State("DELAY_AFTER_RESET"):
                 m.d.usb += _delay_cnt.eq(_delay_cnt-1)
                 with m.If(_delay_cnt == 0):
                      m.d.usb += _delay_cnt.eq(15) # Reset for next time if needed
                      m.next = "WRITE_HOST_FUNC_CTRL"

            # WRITE_HOST_FUNC_CTRL: Configure Host PHY for FS
            with m.State("WRITE_HOST_FUNC_CTRL"):
                m.d.usb += start_host_write_func.eq(1) # Assert start for one cycle
                m.next = "WAIT_HOST_FUNC_CTRL"
            with m.State("WAIT_HOST_FUNC_CTRL"):
                m.d.usb += start_host_write_func.eq(0) # Deassert start
                with m.If(host_reg_done_sync): # Wait for synchronized completion
                    m.next = "WRITE_DEV_FUNC_CTRL"

            # WRITE_DEV_FUNC_CTRL: Configure Device PHY for FS
            with m.State("WRITE_DEV_FUNC_CTRL"):
                m.d.usb += start_dev_write_func.eq(1)
                m.next = "WAIT_DEV_FUNC_CTRL"
            with m.State("WAIT_DEV_FUNC_CTRL"):
                m.d.usb += start_dev_write_func.eq(0)
                with m.If(dev_reg_done_sync):
                    m.next = "WRITE_HOST_OTG_CTRL"

            # WRITE_HOST_OTG_CTRL: Clear pulls on host PHY
            with m.State("WRITE_HOST_OTG_CTRL"):
                m.d.usb += start_host_write_otg.eq(1)
                m.next = "WAIT_HOST_OTG_CTRL"
            with m.State("WAIT_HOST_OTG_CTRL"):
                 m.d.usb += start_host_write_otg.eq(0)
                 with m.If(host_reg_done_sync):
                     m.next = "WRITE_DEV_OTG_CTRL"

             # WRITE_DEV_OTG_CTRL: Clear pulls on device PHY
            with m.State("WRITE_DEV_OTG_CTRL"):
                 m.d.usb += start_dev_write_otg.eq(1)
                 m.next = "WAIT_DEV_OTG_CTRL"
            with m.State("WAIT_DEV_OTG_CTRL"):
                 m.d.usb += start_dev_write_otg.eq(0)
                 with m.If(dev_reg_done_sync):
                     m.d.usb += phy_configured.eq(1) # Mark configuration as done
                     m.next = "MONITOR_DEVICE_WAIT"

            _monitor_delay = Signal(16, reset=(1<<16)-1) # Read line state periodically
            # MONITOR_DEVICE_WAIT: Periodically check device PHY Line State
            with m.State("MONITOR_DEVICE_WAIT"):
                 m.d.usb += dev_line_state_valid.eq(0) # Ensure valid flag is low unless set below
                 m.d.usb += _monitor_delay.eq(_monitor_delay - 1)
                 with m.If(_monitor_delay == 0):
                     m.d.usb += _monitor_delay.eq((1<<16)-1) # Reset timer
                     m.next = "READ_DEV_LINE_STATE"

            # READ_DEV_LINE_STATE: Issue read command
            with m.State("READ_DEV_LINE_STATE"):
                 m.d.usb += start_dev_read_line.eq(1)
                 m.next = "WAIT_DEV_LINE_STATE"
            with m.State("WAIT_DEV_LINE_STATE"):
                 m.d.usb += start_dev_read_line.eq(0)
                 with m.If(dev_reg_done_sync): # Wait for sync'd read complete
                     m.d.usb += dev_line_state.eq(dev_read_data_sync) # Store sync'd data
                     m.d.usb += dev_line_state_valid.eq(1) # Mark data as valid for one cycle
                     m.next = "MONITOR_DEVICE_WAIT" # Go back to waiting

        # --- Host Pull-up Control Logic ('usb' domain) ---
        # Controls the pull-up resistor seen by the Host PC based on detected device state.
        is_dev_fs_present = Signal()
        with m.If(dev_line_state_valid): # Only update based on fresh line state data
             # Check LineState[4:3] bits from the register value
             # Assumes USB3300: 00=SE0, 01=FS K, 10=FS J, 11=LS states/invalid
             phy_line_state_bits = dev_line_state[4:3]
             m.d.usb += is_dev_fs_present.eq( (phy_line_state_bits == LINE_STATE_FS_K) | \
                                               (phy_line_state_bits == LINE_STATE_FS_J) )
        # else: is_dev_fs_present retains its previous value

        # Enable the host pull-up only after PHYs are configured and a FS device is detected
        m.d.comb += target_pullup_pin.eq(phy_configured & is_dev_fs_present)

        return m

# --- Top-Level Cynthion Module with UART Control ---
class CynthionUartInjectionTop(Elaboratable):
    """ Top-level module integrating Passthrough/Injection core with UART command handler. """
    BAUD_RATE = 115200
    SYNC_CLK_FREQ = 60_000_000 # 60 MHz

    def elaborate(self, platform):
        m = Module()

        # --- Clock Generation ---
        if platform is None:
            # Running in offline simulation/synthesis mode
            print("Running in offline mode - using dummy clock signals.")
            # Create dummy clock domains manually
            m.domains.sync = ClockDomain()
            m.domains.usb = ClockDomain()
            
            # In offline mode, we don't need actual clock generation
            # Just create dummy signals for clock/reset
            sync_clk = Signal()
            usb_clk = Signal() 
            m.d.comb += [
                ClockSignal("sync").eq(sync_clk),
                ClockSignal("usb").eq(usb_clk),
            ]
            
            # Create dummy analyzer for offline synthesis
            m.submodules.analyzer = USBPassthroughAnalyzer()
            
            # Print message about offline mode
            print("Offline mode: Clock domains created, but no physical I/O or clocks connected.")
            print("This will generate Verilog, but requires manual configuration for synthesis.")
            
        else:
            # Physical hardware mode with real platform
            clk100 = platform.request(platform.default_clk) # Base clock from Cynthion
            m.domains.sync = ClockDomain()    # 60 MHz for ULPI PHYs & UART
            m.domains.usb  = ClockDomain()    # 48 MHz for USB logic/streams

            # Instantiate the clock generator using Amaranth's Instance
            clk_feedback = Signal()
            clk_locked = Signal()
            clk_sync = Signal()
            clk_usb = Signal()

            m.submodules.pll = Instance("EHXPLLL",
                p_CLKI_DIV=1,
                p_CLKFB_DIV=1,
                p_CLKOP_DIV=2,
                p_CLKOS_DIV=2,
                p_CLKOS2_DIV=2,
                p_CLKOS3_DIV=2,
                p_CLKOP_ENABLE="ENABLED",
                p_CLKOS_ENABLE="ENABLED",
                p_CLKOS2_ENABLE="DISABLED",
                p_CLKOS3_ENABLE="DISABLED",
                p_FEEDBK_PATH="CLKOP",
                p_CLKOP_CPHASE=0,
                p_CLKOS_CPHASE=0,
                p_CLKOS2_CPHASE=0,
                p_CLKOS3_CPHASE=0,
                p_CLKOP_FPHASE=0,
                p_CLKOS_FPHASE=0,
                p_CLKOS2_FPHASE=0,
                p_CLKOS3_FPHASE=0,
                i_CLKI=clk100,
                i_CLKFB=clk_feedback,
                o_CLKOP=clk_sync,
                o_CLKOS=clk_usb,
                o_CLKFB=clk_feedback,
                o_LOCK=clk_locked
            )

            m.d.comb += [
                ClockSignal("sync").eq(clk_sync),
                ClockSignal("usb").eq(clk_usb),
            ]

            # --- UART Handler ---
            # Request PMOD pins (PMOD A: pin 0=RX, pin 1=TX - Check CynthionPlatform file!)
            uart_resource_name = "pmod"
            uart_resource_index = 0
            uart_rx_pin_index = 0 # Typically Pin 1 on PMOD spec (mapped to index 0)
            uart_tx_pin_index = 1 # Typically Pin 2 on PMOD spec (mapped to index 1)
            try:
                pmod_pins = platform.request(uart_resource_name, uart_resource_index)
                # Create a record for uart pins for AsyncUART
                uart_pins = Record([('rx', 1), ('tx', 1)])
                m.d.comb += [
                    uart_pins.rx.eq(pmod_pins[uart_rx_pin_index]), # Connect FPGA RX to PMOD pin
                    pmod_pins[uart_tx_pin_index].eq(uart_pins.tx), # Connect FPGA TX to PMOD pin
                ]

                m.submodules.uart_handler = uart_handler = UARTCommandHandler(
                    uart_pins=uart_pins,
                    baud_rate=self.BAUD_RATE,
                    clk_freq=self.SYNC_CLK_FREQ
                )

                # --- CDC for UART handler outputs ---
                # Synchronize data signals from UART domain ('sync') to processing domain ('usb')
                sync_buttons = synchronize(m, uart_handler.o_buttons, o_domain="usb", stages=3) # Use 3 stages for better metastability resilience
                sync_dx = synchronize(m, uart_handler.o_dx, o_domain="usb", stages=3)
                sync_dy = synchronize(m, uart_handler.o_dy, o_domain="usb", stages=3)
                
                # Synchronize the command ready pulse ('sync') and detect rising edge ('usb')
                cmd_ready_sync = synchronize(m, uart_handler.o_cmd_ready, o_domain="usb", stages=3)
                
                # Simple edge detector using previous value comparison
                prev_cmd_ready = Signal()
                inject_trigger = Signal()
                
                # Edge detection logic - trigger on rising edge only (lowâ†’high transition)
                m.d.usb += prev_cmd_ready.eq(cmd_ready_sync)
                m.d.comb += inject_trigger.eq(cmd_ready_sync & ~prev_cmd_ready)

                # --- Passthrough/Injector Core ---
                m.submodules.analyzer = analyzer = USBPassthroughAnalyzer()

                # Connect synchronized signals to the analyzer's injection inputs
                m.d.comb += [
                    analyzer.i_buttons.eq(sync_buttons),
                    analyzer.i_dx.eq(sync_dx),
                    analyzer.i_dy.eq(sync_dy),
                    analyzer.i_inject_trigger.eq(inject_trigger),
                ]

                # Optional: Blink an LED on command ready for visual feedback
                try:
                   led = platform.request("led", 0).o
                   # Blink briefly on command ready pulse
                   m.d.comb += led.eq(inject_trigger)
                except: # Catch ResourceError or others if LED not present
                   pass

            except Exception as e:
                # Handle case where PMOD / UART pins aren't defined correctly
                print(f"\n\n*** Resource Error: Failed to request UART pins ('{uart_resource_name}', {uart_resource_index}). Check platform file. ***\n\n")
                print(f"Error details: {e}")
                # Fallback: Instantiate analyzer without UART connection to allow partial build checks
                m.submodules.analyzer = USBPassthroughAnalyzer()

        return m

# --- Main Build Execution ---
if __name__ == "__main__":
    # Configure logging for LUNA build process
    configure_default_logging()

    # Select the Cynthion board revision
    platform = CynthionPlatform
    
    # Define build arguments
    build_dir = "build"
    toolchain = "trellis" # For ECP5 using Yosys/nextpnr

    # Ensure build directory exists
    os.makedirs(build_dir, exist_ok=True)

    print(f"Building for platform: {platform.__name__}")
    print(f"Toolchain: {toolchain}")
    print(f"Build output directory: {build_dir}")

    try:
        # First, try to build using the normal platform
        top_level_cli(CynthionUartInjectionTop(), platform=platform(), **{
            "output_dir": build_dir,
            "toolchain": toolchain,
        })
    except pygreat.errors.DeviceNotFoundError:
        # If no device is found, we're probably developing without hardware
        # Fall back to using the platform definition without requiring hardware
        print("No physical Cynthion device found. Building without hardware connection...")
        
        # Create a simple Verilog template manually instead of using Amaranth's converter
        # This eliminates the dependency on Yosys
        verilog_template = """// Generated Verilog template for Cynthion UART Mouse Injector
// This is a simplified placeholder that can be used as a starting point
// for actual synthesis with external tools.

module cynthion_uart_injector(
    // Top-level ports
    input  wire       clk100,              // 100MHz input clock
    input  wire       pmod_0_pin0,         // UART RX
    output wire       pmod_0_pin1,         // UART TX
    
    // Target USB interface (J2 - Host PC side)
    inout  wire [3:0] target_usb_data,     // ULPI data bus
    input  wire       target_usb_clk,      // ULPI clock
    output wire       target_usb_stp,      // ULPI stop
    input  wire       target_usb_dir,      // ULPI direction
    input  wire       target_usb_nxt,      // ULPI next
    output wire       target_usb_pullup,   // USB pullup control
    
    // Control USB interface (J3 - Device side)
    inout  wire [3:0] control_usb_data,    // ULPI data bus
    input  wire       control_usb_clk,     // ULPI clock
    output wire       control_usb_stp,     // ULPI stop
    input  wire       control_usb_dir,     // ULPI direction
    input  wire       control_usb_nxt,     // ULPI next
    
    // Status indicators
    output wire       led                  // Status LED
);

    // Clock domains would be generated here
    wire clk_60mhz;  // sync domain (60 MHz)
    wire clk_48mhz;  // usb domain (48 MHz)
    wire pll_locked;
    
    // PLL instantiation would go here
    // This would be replaced with actual ECP5 PLL instance
    
    // Passthrough/injection logic would be instantiated here
    
    // In the real implementation, this would contain:
    // 1. PLL for clock generation
    // 2. UART receiver for commands
    // 3. USB passthrough logic with packet injection
    
    // For simulation purposes
    assign led = 1'b0;
    assign target_usb_stp = 1'b0;
    assign control_usb_stp = 1'b0;
    assign pmod_0_pin1 = 1'b1;  // UART TX idle
    assign target_usb_pullup = 1'b0;

endmodule
"""
        
        # Create the gateware directory if it doesn't exist
        gateware_dir = os.path.join(build_dir, "gateware")
        os.makedirs(gateware_dir, exist_ok=True)
        
        # Write the Verilog to a file
        verilog_path = os.path.join(gateware_dir, "top.v")
        with open(verilog_path, "w") as f:
            f.write(verilog_template)
        
        print(f"\nGenerated Verilog template at {verilog_path}")
        print("This is a simplified placeholder that can be manually completed for synthesis.")
        print("\nNote: Actual bitstream generation requires the complete FPGA toolchain.")
        print("For full functionality, you would need to:")
        print("1. Install Yosys and nextpnr-ecp5 toolchain")
        print("2. Use LUNA's build system with a physical device connected")
        print("3. Or adapt this template for your specific ECP5 synthesis flow")

    print("--- Usage ---")
    print("1. Flash the generated 'top.bit' using 'dfu-util'.")
    print("2. Connect Host PC <-> Cynthion J2 (TARGET).")
    print("3. Connect Target USB Device (Mouse) <-> Cynthion J3 (CONTROL).")
    print("4. Connect CP2102/UART adapter (TX->PMOD A Pin 1, RX->PMOD A Pin 2, GND->GND).")
    print(f"5. Send exactly 3 raw bytes (buttons, dx, dy) via serial at {CynthionUartInjectionTop.BAUD_RATE} baud, 8N1.")
    print("   Example (Python): ser.write(bytes([0, 0, 10])) # Move down 10")
