// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module EdgeDetect_Top_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st7_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv9_1FE = 9'b111111110;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_FE = 8'b11111110;
parameter    ap_const_lv8_FD = 8'b11111101;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv19_3A8 = 19'b1110101000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv21_1171 = 21'b1000101110001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_rows_V_read;
input  [7:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm = 5'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [7:0] p_027_0_i_reg_536;
wire   [8:0] rows_cast_cast_fu_547_p1;
wire   [8:0] cols_cast_cast_fu_551_p1;
wire   [1:0] tmp_1_fu_555_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_74;
wire   [1:0] p_neg392_i_cast_fu_570_p2;
wire   [0:0] tmp_2_fu_561_p2;
wire   [8:0] p_anchor_2_1_cast_cast_fu_584_p1;
wire   [0:0] tmp_3_fu_588_p2;
wire   [0:0] tmp_124_2_fu_604_p2;
wire   [9:0] tmp_128_2_cast_fu_622_p1;
wire   [7:0] tmp_6_fu_626_p2;
wire   [7:0] tmp_7_fu_631_p2;
wire   [1:0] tmp_4_fu_636_p2;
wire   [1:0] tmp_8_fu_642_p2;
wire   [0:0] exitcond1_fu_652_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_106;
wire   [7:0] i_V_fu_657_p2;
reg   [7:0] i_V_reg_3287;
wire   [0:0] tmp_10_fu_663_p2;
reg   [0:0] tmp_10_reg_3292;
wire   [0:0] rev_fu_673_p2;
reg   [0:0] rev_reg_3296;
wire   [0:0] icmp_fu_689_p2;
reg   [0:0] icmp_reg_3301;
wire   [0:0] tmp_11_fu_695_p2;
reg   [0:0] tmp_11_reg_3306;
wire   [0:0] tmp_179_0_1_fu_700_p2;
reg   [0:0] tmp_179_0_1_reg_3310;
wire   [0:0] tmp_179_0_2_fu_706_p2;
reg   [0:0] tmp_179_0_2_reg_3314;
wire   [0:0] tmp_12_fu_712_p2;
reg   [0:0] tmp_12_reg_3318;
wire   [1:0] row_assign_8_fu_961_p2;
reg   [1:0] row_assign_8_reg_3331;
wire   [1:0] row_assign_8_0_1_t_fu_1004_p2;
reg   [1:0] row_assign_8_0_1_t_reg_3338;
wire   [1:0] row_assign_8_0_2_t_fu_1047_p2;
reg   [1:0] row_assign_8_0_2_t_reg_3345;
wire   [0:0] exitcond_fu_1056_p2;
reg   [0:0] exitcond_reg_3352;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_bdd_139;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] or_cond_i_i_reg_3361;
reg    ap_sig_bdd_169;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] or_cond_i_reg_3409;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1;
reg    ap_sig_bdd_185;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [7:0] j_V_fu_1061_p2;
wire   [0:0] or_cond_i_i_fu_1108_p2;
wire   [0:0] brmerge2_fu_1207_p2;
reg   [0:0] brmerge2_reg_3365;
reg   [6:0] k_buf_0_val_3_addr_reg_3378;
wire   [1:0] col_assign_1_0_t_fu_1225_p2;
reg   [1:0] col_assign_1_0_t_reg_3384;
reg   [6:0] k_buf_0_val_4_addr_reg_3397;
reg   [6:0] k_buf_0_val_5_addr_reg_3403;
wire   [0:0] or_cond_i_fu_1230_p2;
reg   [6:0] k_buf_1_val_3_addr_reg_3413;
reg   [6:0] k_buf_1_val_4_addr_reg_3419;
reg   [6:0] k_buf_1_val_5_addr_reg_3425;
reg   [6:0] k_buf_2_val_3_addr_reg_3431;
reg   [6:0] k_buf_2_val_4_addr_reg_3437;
reg   [6:0] k_buf_2_val_5_addr_reg_3443;
wire   [24:0] p_Val2_18_0_0_2_fu_1476_p2;
reg   [24:0] p_Val2_18_0_0_2_reg_3449;
wire   [19:0] p_Val2_15_0_1_fu_1506_p2;
reg   [19:0] p_Val2_15_0_1_reg_3454;
wire   [24:0] tmp58_fu_1577_p2;
reg   [24:0] tmp58_reg_3459;
wire   [24:0] tmp59_fu_1635_p2;
reg   [24:0] tmp59_reg_3464;
wire   [24:0] p_Val2_18_1_0_2_fu_1873_p2;
reg   [24:0] p_Val2_18_1_0_2_reg_3469;
wire   [19:0] p_Val2_15_1_1_fu_1903_p2;
reg   [19:0] p_Val2_15_1_1_reg_3474;
wire   [24:0] tmp64_fu_1974_p2;
reg   [24:0] tmp64_reg_3479;
wire   [24:0] tmp65_fu_2032_p2;
reg   [24:0] tmp65_reg_3484;
wire   [24:0] p_Val2_18_2_0_2_fu_2252_p2;
reg   [24:0] p_Val2_18_2_0_2_reg_3489;
wire   [19:0] p_Val2_15_2_1_fu_2282_p2;
reg   [19:0] p_Val2_15_2_1_reg_3494;
wire   [24:0] tmp70_fu_2353_p2;
reg   [24:0] tmp70_reg_3499;
wire   [24:0] tmp71_fu_2411_p2;
reg   [24:0] tmp71_reg_3504;
wire   [6:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
wire   [6:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [6:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
wire   [6:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [6:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [6:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [6:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
wire   [6:0] k_buf_1_val_3_address1;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [7:0] k_buf_1_val_3_d1;
wire   [6:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
wire   [6:0] k_buf_1_val_4_address1;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [6:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
wire   [6:0] k_buf_1_val_5_address1;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [6:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
wire   [6:0] k_buf_2_val_3_address1;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [7:0] k_buf_2_val_3_d1;
wire   [6:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
wire   [6:0] k_buf_2_val_4_address1;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [6:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
wire   [6:0] k_buf_2_val_5_address1;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_s_reg_514;
reg   [7:0] p_014_0_i_reg_525;
reg    ap_sig_cseq_ST_st7_fsm_4;
reg    ap_sig_bdd_371;
wire   [63:0] tmp_36_fu_1212_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_178;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1366_p3;
reg   [7:0] src_kernel_win_0_val_0_1_1_fu_182;
reg   [7:0] src_kernel_win_0_val_1_1_fu_186;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1384_p3;
reg   [7:0] src_kernel_win_0_val_1_1_1_fu_190;
reg   [7:0] src_kernel_win_0_val_2_1_fu_194;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1402_p3;
reg   [7:0] src_kernel_win_0_val_2_1_1_fu_198;
reg   [7:0] src_kernel_win_1_val_0_1_fu_202;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1763_p3;
reg   [7:0] src_kernel_win_1_val_0_1_1_fu_206;
reg   [7:0] src_kernel_win_1_val_1_1_fu_210;
wire   [7:0] src_kernel_win_1_val_1_0_fu_1781_p3;
reg   [7:0] src_kernel_win_1_val_1_1_1_fu_214;
reg   [7:0] src_kernel_win_1_val_2_1_fu_218;
wire   [7:0] src_kernel_win_1_val_2_0_fu_1799_p3;
reg   [7:0] src_kernel_win_1_val_2_1_1_fu_222;
reg   [7:0] src_kernel_win_2_val_0_1_fu_226;
wire   [7:0] src_kernel_win_2_val_0_0_fu_2142_p3;
reg   [7:0] src_kernel_win_2_val_0_1_1_fu_230;
reg   [7:0] src_kernel_win_2_val_1_1_fu_234;
wire   [7:0] src_kernel_win_2_val_1_0_fu_2160_p3;
reg   [7:0] src_kernel_win_2_val_1_1_1_fu_238;
reg   [7:0] src_kernel_win_2_val_2_1_fu_242;
wire   [7:0] src_kernel_win_2_val_2_0_fu_2178_p3;
reg   [7:0] src_kernel_win_2_val_2_1_1_fu_246;
reg   [7:0] right_border_buf_0_val_0_1_fu_250;
wire   [7:0] col_buf_0_val_0_0_fu_1273_p3;
reg   [7:0] right_border_buf_0_val_0_1_1_fu_254;
reg   [7:0] right_border_buf_2_val_2_1_fu_258;
reg   [7:0] right_border_buf_0_val_1_1_fu_262;
wire   [7:0] col_buf_0_val_1_0_fu_1291_p3;
reg   [7:0] right_border_buf_0_val_1_1_1_fu_266;
reg   [7:0] right_border_buf_2_val_2_1_1_fu_270;
wire   [7:0] col_buf_2_val_2_0_fu_2094_p3;
reg   [7:0] right_border_buf_0_val_2_1_fu_274;
wire   [7:0] col_buf_0_val_2_0_fu_1309_p3;
reg   [7:0] right_border_buf_0_val_2_1_1_fu_278;
reg   [7:0] right_border_buf_2_val_1_1_fu_282;
reg   [7:0] right_border_buf_1_val_0_1_fu_286;
wire   [7:0] col_buf_1_val_0_0_fu_1670_p3;
reg   [7:0] right_border_buf_1_val_0_1_1_fu_290;
reg   [7:0] right_border_buf_2_val_1_1_1_fu_294;
wire   [7:0] col_buf_2_val_1_0_fu_2076_p3;
reg   [7:0] right_border_buf_1_val_1_1_fu_298;
wire   [7:0] col_buf_1_val_1_0_fu_1688_p3;
reg   [7:0] right_border_buf_1_val_1_1_1_fu_302;
reg   [7:0] right_border_buf_2_val_0_1_fu_306;
reg   [7:0] right_border_buf_1_val_2_1_fu_310;
wire   [7:0] col_buf_1_val_2_0_fu_1706_p3;
reg   [7:0] right_border_buf_1_val_2_1_1_fu_314;
reg   [7:0] right_border_buf_2_val_0_1_1_fu_318;
wire   [7:0] col_buf_2_val_0_0_fu_2058_p3;
wire   [1:0] tmp_fu_567_p1;
wire   [0:0] not_tmp_s_fu_579_p2;
wire   [0:0] tmp_17_fu_593_p1;
wire   [8:0] tmp_127_2_fu_609_p3;
wire   [8:0] tmp_128_2_fu_616_p2;
wire   [1:0] tmp_5_fu_596_p3;
wire   [1:0] tmp_15_fu_576_p1;
wire   [0:0] ult_fu_668_p2;
wire   [6:0] tmp_18_fu_679_p4;
wire   [8:0] tmp_41_cast_cast_fu_648_p1;
wire   [8:0] tmp_13_fu_717_p2;
wire   [0:0] tmp_20_fu_723_p3;
wire   [0:0] tmp_14_fu_737_p2;
wire   [0:0] rev6_fu_731_p2;
wire   [7:0] p_assign_7_fu_756_p2;
wire   [0:0] tmp_22_fu_748_p3;
wire  signed [8:0] p_assign_7_cast_fu_762_p1;
wire   [8:0] p_p2_i424_i_fu_766_p3;
wire   [7:0] p_assign_6_0_1_fu_783_p2;
wire   [0:0] tmp_25_fu_793_p3;
wire  signed [8:0] p_assign_6_0_1_cast_fu_789_p1;
wire   [0:0] tmp_205_0_1_fu_807_p2;
wire   [0:0] rev1_fu_801_p2;
wire   [0:0] tmp_26_fu_818_p3;
wire   [7:0] p_assign_7_0_1_fu_826_p2;
wire   [7:0] p_p2_i424_i_0_1_fu_832_p3;
wire  signed [8:0] p_p2_i424_i_0_1_cast_fu_840_p1;
wire   [7:0] p_assign_6_0_2_fu_853_p2;
wire   [0:0] tmp_28_fu_863_p3;
wire  signed [8:0] p_assign_6_0_2_cast_fu_859_p1;
wire   [0:0] tmp_205_0_2_fu_877_p2;
wire   [0:0] rev2_fu_871_p2;
wire   [0:0] tmp_29_fu_888_p3;
wire   [7:0] p_assign_7_0_2_fu_896_p2;
wire   [7:0] p_p2_i424_i_0_2_fu_902_p3;
wire  signed [8:0] p_p2_i424_i_0_2_cast_fu_910_p1;
wire   [0:0] or_cond_i423_i_fu_742_p2;
wire   [1:0] tmp_31_fu_928_p1;
wire   [1:0] tmp_24_fu_779_p1;
wire   [0:0] tmp_23_fu_774_p2;
wire   [1:0] tmp_32_fu_940_p2;
wire   [0:0] brmerge_fu_923_p2;
wire   [1:0] tmp_203_0_cast_mux_cast_fu_932_p3;
wire   [1:0] tmp_33_fu_945_p3;
wire   [1:0] y_1_fu_953_p3;
wire   [0:0] or_cond_i423_i_0_1_fu_812_p2;
wire   [1:0] tmp_34_fu_971_p1;
wire   [1:0] tmp_27_fu_849_p1;
wire   [0:0] tmp_215_0_1_fu_844_p2;
wire   [1:0] tmp_35_fu_983_p2;
wire   [0:0] brmerge3_fu_966_p2;
wire   [1:0] p_assign_6_0_1_cast_mux_cast_fu_975_p3;
wire   [1:0] tmp_40_fu_988_p3;
wire   [1:0] y_1_0_1_fu_996_p3;
wire   [0:0] or_cond_i423_i_0_2_fu_882_p2;
wire   [1:0] tmp_41_fu_1014_p1;
wire   [1:0] tmp_30_fu_919_p1;
wire   [0:0] tmp_215_0_2_fu_914_p2;
wire   [1:0] tmp_42_fu_1026_p2;
wire   [0:0] brmerge4_fu_1009_p2;
wire   [1:0] p_assign_6_0_2_cast_mux_cast_fu_1018_p3;
wire   [1:0] tmp_43_fu_1031_p3;
wire   [1:0] y_1_0_2_fu_1039_p3;
wire   [6:0] tmp_45_fu_1067_p4;
wire   [8:0] tmp_44_cast_cast_fu_1052_p1;
wire   [8:0] ImagLoc_x_fu_1083_p2;
wire   [0:0] tmp_46_fu_1089_p3;
wire   [0:0] tmp_19_fu_1103_p2;
wire   [0:0] rev3_fu_1097_p2;
wire   [8:0] ImagLoc_x_cast_mux_fu_1119_p3;
wire   [7:0] p_assign_1_fu_1139_p2;
wire   [0:0] tmp_47_fu_1131_p3;
wire  signed [8:0] p_assign_1_cast_fu_1145_p1;
wire   [8:0] p_p2_i_i_fu_1149_p3;
wire  signed [9:0] p_p2_i_i_cast_cast_fu_1157_p1;
wire   [0:0] brmerge1_fu_1114_p2;
wire   [9:0] ImagLoc_x_cast_mux_cast_fu_1127_p1;
wire   [9:0] p_assign_2_fu_1166_p2;
wire   [0:0] tmp_21_fu_1161_p2;
wire   [0:0] sel_tmp1_fu_1179_p2;
wire   [0:0] sel_tmp2_fu_1185_p2;
wire   [9:0] sel_tmp_fu_1171_p3;
wire   [9:0] x_fu_1191_p3;
wire  signed [31:0] x_cast_fu_1199_p1;
wire   [1:0] tmp_48_fu_1203_p1;
wire   [0:0] icmp2_fu_1077_p2;
wire   [7:0] tmp_37_fu_1262_p5;
wire   [7:0] tmp_38_fu_1280_p5;
wire   [7:0] tmp_39_fu_1298_p5;
wire   [7:0] tmp_44_fu_1355_p5;
wire   [7:0] tmp_49_fu_1373_p5;
wire   [7:0] tmp_50_fu_1391_p5;
wire   [18:0] p_shl1_fu_1431_p3;
wire   [9:0] p_shl2_fu_1443_p3;
wire   [19:0] p_shl1_cast_fu_1439_p1;
wire   [19:0] p_shl2_cast_fu_1451_p1;
wire   [19:0] p_Val2_15_0_0_1_fu_1455_p2;
wire  signed [23:0] p_Val2_15_0_0_1_cast_fu_1461_p1;
wire   [18:0] grp_fu_2909_p3;
wire   [24:0] tmp90_cast_fu_1473_p1;
wire   [24:0] tmp_223_0_0_1_cast_fu_1465_p1;
wire   [18:0] p_shl3_fu_1482_p3;
wire   [9:0] p_shl4_fu_1494_p3;
wire   [19:0] p_shl3_cast_fu_1490_p1;
wire   [19:0] p_shl4_cast_fu_1502_p1;
wire   [18:0] p_shl5_fu_1516_p3;
wire   [9:0] p_shl6_fu_1528_p3;
wire   [19:0] p_shl5_cast_fu_1524_p1;
wire   [19:0] p_shl6_cast_fu_1536_p1;
wire   [19:0] p_Val2_15_0_1_2_fu_1540_p2;
wire  signed [23:0] p_Val2_15_0_1_2_cast_fu_1546_p1;
wire   [7:0] p_Val2_15_0_2_fu_1558_p0;
wire   [18:0] p_Val2_15_0_2_fu_1558_p2;
wire   [20:0] p_Val2_15_0_1_1_fu_2927_p2;
wire   [20:0] tmp_223_0_2_cast_cast_fu_1564_p1;
(* use_dsp48 = "no" *) wire   [20:0] tmp57_fu_1568_p2;
wire   [24:0] tmp93_cast_fu_1573_p1;
wire   [24:0] tmp_223_0_1_2_cast_cast_fu_1550_p1;
wire   [18:0] p_shl_fu_1583_p3;
wire   [9:0] p_shl7_fu_1595_p3;
wire   [19:0] p_shl_cast_fu_1591_p1;
wire   [19:0] p_shl7_cast_fu_1603_p1;
wire   [19:0] p_Val2_15_0_2_1_fu_1607_p2;
wire  signed [23:0] p_Val2_15_0_2_1_cast_fu_1613_p1;
wire   [7:0] p_Val2_15_0_2_2_fu_1625_p0;
wire   [18:0] p_Val2_15_0_2_2_fu_1625_p2;
wire   [24:0] tmp_223_0_2_1_cast_cast_fu_1617_p1;
wire   [24:0] tmp_223_0_2_2_cast_cast_fu_1631_p1;
wire   [7:0] tmp_53_fu_1659_p5;
wire   [7:0] tmp_54_fu_1677_p5;
wire   [7:0] tmp_56_fu_1695_p5;
wire   [7:0] tmp_57_fu_1752_p5;
wire   [7:0] tmp_58_fu_1770_p5;
wire   [7:0] tmp_59_fu_1788_p5;
wire   [18:0] p_shl8_fu_1828_p3;
wire   [9:0] p_shl9_fu_1840_p3;
wire   [19:0] p_shl8_cast_fu_1836_p1;
wire   [19:0] p_shl9_cast_fu_1848_p1;
wire   [19:0] p_Val2_15_1_0_1_fu_1852_p2;
wire  signed [23:0] p_Val2_15_1_0_1_cast_fu_1858_p1;
wire   [18:0] grp_fu_2918_p3;
wire   [24:0] tmp95_cast_fu_1870_p1;
wire   [24:0] tmp_223_1_0_1_cast_fu_1862_p1;
wire   [18:0] p_shl10_fu_1879_p3;
wire   [9:0] p_shl11_fu_1891_p3;
wire   [19:0] p_shl10_cast_fu_1887_p1;
wire   [19:0] p_shl11_cast_fu_1899_p1;
wire   [18:0] p_shl12_fu_1913_p3;
wire   [9:0] p_shl13_fu_1925_p3;
wire   [19:0] p_shl12_cast_fu_1921_p1;
wire   [19:0] p_shl13_cast_fu_1933_p1;
wire   [19:0] p_Val2_15_1_1_2_fu_1937_p2;
wire  signed [23:0] p_Val2_15_1_1_2_cast_fu_1943_p1;
wire   [7:0] p_Val2_15_1_2_fu_1955_p0;
wire   [18:0] p_Val2_15_1_2_fu_1955_p2;
wire   [20:0] p_Val2_15_1_1_1_fu_2941_p2;
wire   [20:0] tmp_223_1_2_cast_cast_fu_1961_p1;
(* use_dsp48 = "no" *) wire   [20:0] tmp63_fu_1965_p2;
wire   [24:0] tmp98_cast_fu_1970_p1;
wire   [24:0] tmp_223_1_1_2_cast_cast_fu_1947_p1;
wire   [18:0] p_shl14_fu_1980_p3;
wire   [9:0] p_shl15_fu_1992_p3;
wire   [19:0] p_shl14_cast_fu_1988_p1;
wire   [19:0] p_shl15_cast_fu_2000_p1;
wire   [19:0] p_Val2_15_1_2_1_fu_2004_p2;
wire  signed [23:0] p_Val2_15_1_2_1_cast_fu_2010_p1;
wire   [7:0] p_Val2_15_1_2_2_fu_2022_p0;
wire   [18:0] p_Val2_15_1_2_2_fu_2022_p2;
wire   [24:0] tmp_223_1_2_1_cast_cast_fu_2014_p1;
wire   [24:0] tmp_223_1_2_2_cast_cast_fu_2028_p1;
wire   [7:0] tmp_62_fu_2047_p5;
wire   [7:0] tmp_63_fu_2065_p5;
wire   [7:0] tmp_64_fu_2083_p5;
wire   [7:0] tmp_65_fu_2131_p5;
wire   [7:0] tmp_67_fu_2149_p5;
wire   [7:0] tmp_68_fu_2167_p5;
wire   [18:0] p_shl16_fu_2207_p3;
wire   [9:0] p_shl17_fu_2219_p3;
wire   [19:0] p_shl16_cast_fu_2215_p1;
wire   [19:0] p_shl17_cast_fu_2227_p1;
wire   [19:0] p_Val2_15_2_0_1_fu_2231_p2;
wire  signed [23:0] p_Val2_15_2_0_1_cast_fu_2237_p1;
wire   [18:0] grp_fu_2948_p3;
wire   [24:0] tmp100_cast_fu_2249_p1;
wire   [24:0] tmp_223_2_0_1_cast_fu_2241_p1;
wire   [18:0] p_shl18_fu_2258_p3;
wire   [9:0] p_shl19_fu_2270_p3;
wire   [19:0] p_shl18_cast_fu_2266_p1;
wire   [19:0] p_shl19_cast_fu_2278_p1;
wire   [18:0] p_shl20_fu_2292_p3;
wire   [9:0] p_shl21_fu_2304_p3;
wire   [19:0] p_shl20_cast_fu_2300_p1;
wire   [19:0] p_shl21_cast_fu_2312_p1;
wire   [19:0] p_Val2_15_2_1_2_fu_2316_p2;
wire  signed [23:0] p_Val2_15_2_1_2_cast_fu_2322_p1;
wire   [7:0] p_Val2_15_2_2_fu_2334_p0;
wire   [18:0] p_Val2_15_2_2_fu_2334_p2;
wire   [20:0] p_Val2_15_2_1_1_fu_2934_p2;
wire   [20:0] tmp_223_2_2_cast_cast_fu_2340_p1;
(* use_dsp48 = "no" *) wire   [20:0] tmp69_fu_2344_p2;
wire   [24:0] tmp103_cast_fu_2349_p1;
wire   [24:0] tmp_223_2_1_2_cast_cast_fu_2326_p1;
wire   [18:0] p_shl22_fu_2359_p3;
wire   [9:0] p_shl23_fu_2371_p3;
wire   [19:0] p_shl22_cast_fu_2367_p1;
wire   [19:0] p_shl23_cast_fu_2379_p1;
wire   [19:0] p_Val2_15_2_2_1_fu_2383_p2;
wire  signed [23:0] p_Val2_15_2_2_1_cast_fu_2389_p1;
wire   [7:0] p_Val2_15_2_2_2_fu_2401_p0;
wire   [18:0] p_Val2_15_2_2_2_fu_2401_p2;
wire   [24:0] tmp_223_2_2_1_cast_cast_fu_2393_p1;
wire   [24:0] tmp_223_2_2_2_cast_cast_fu_2407_p1;
wire  signed [23:0] p_Val2_15_0_1_cast_fu_2537_p1;
wire   [25:0] p_Val2_18_0_0_2_cast_fu_2534_p1;
wire   [25:0] tmp_223_0_1_cast_fu_2540_p1;
wire   [25:0] tmp92_cast_fu_2550_p1;
wire   [25:0] tmp56_fu_2544_p2;
wire   [25:0] p_Val2_18_0_2_fu_2553_p2;
wire   [26:0] tmp94_cast_fu_2563_p1;
wire   [26:0] p_Val2_18_0_2_cast_fu_2559_p1;
wire   [26:0] p_Val2_3_fu_2566_p2;
wire   [0:0] tmp_60_fu_2582_p3;
wire   [7:0] p_Val2_1_fu_2572_p4;
wire   [7:0] tmp_1_i_i_fu_2590_p1;
wire   [7:0] p_Val2_2_fu_2602_p2;
wire   [0:0] tmp_66_fu_2594_p3;
wire   [0:0] tmp_70_fu_2608_p3;
wire   [0:0] not_Result_9_i_i_fu_2616_p2;
wire   [4:0] tmp_52_fu_2628_p4;
wire   [0:0] Range1_all_zeros_fu_2638_p2;
wire   [0:0] carry_i_fu_2622_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_2644_p2;
wire  signed [23:0] p_Val2_15_1_1_cast_fu_2662_p1;
wire   [25:0] p_Val2_18_1_0_2_cast_fu_2659_p1;
wire   [25:0] tmp_223_1_1_cast_fu_2665_p1;
wire   [25:0] tmp97_cast_fu_2675_p1;
wire   [25:0] tmp62_fu_2669_p2;
wire   [25:0] p_Val2_18_1_2_fu_2678_p2;
wire   [26:0] tmp99_cast_fu_2688_p1;
wire   [26:0] p_Val2_18_1_2_cast_fu_2684_p1;
wire   [26:0] p_Val2_s_fu_2691_p2;
wire   [0:0] tmp_74_fu_2707_p3;
wire   [7:0] p_Val2_4_fu_2697_p4;
wire   [7:0] tmp_1_i_i1_fu_2715_p1;
wire   [7:0] p_Val2_5_fu_2727_p2;
wire   [0:0] tmp_75_fu_2719_p3;
wire   [0:0] tmp_76_fu_2733_p3;
wire   [0:0] not_Result_9_i_i1_fu_2741_p2;
wire   [4:0] tmp_61_fu_2753_p4;
wire   [0:0] Range1_all_zeros_1_fu_2763_p2;
wire   [0:0] carry_i1_fu_2747_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_2769_p2;
wire  signed [23:0] p_Val2_15_2_1_cast_fu_2787_p1;
wire   [25:0] p_Val2_18_2_0_2_cast_fu_2784_p1;
wire   [25:0] tmp_223_2_1_cast_fu_2790_p1;
wire   [25:0] tmp102_cast_fu_2800_p1;
wire   [25:0] tmp68_fu_2794_p2;
wire   [25:0] p_Val2_18_2_2_fu_2803_p2;
wire   [26:0] tmp104_cast_fu_2813_p1;
wire   [26:0] p_Val2_18_2_2_cast_fu_2809_p1;
wire   [26:0] p_Val2_7_fu_2816_p2;
wire   [0:0] tmp_80_fu_2832_p3;
wire   [7:0] p_Val2_8_fu_2822_p4;
wire   [7:0] tmp_1_i_i2_fu_2840_p1;
wire   [7:0] p_Val2_9_fu_2852_p2;
wire   [0:0] tmp_81_fu_2844_p3;
wire   [0:0] tmp_82_fu_2858_p3;
wire   [0:0] not_Result_9_i_i2_fu_2866_p2;
wire   [4:0] tmp_69_fu_2878_p4;
wire   [0:0] Range1_all_zeros_2_fu_2888_p2;
wire   [0:0] carry_i2_fu_2872_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_2894_p2;
wire   [7:0] grp_fu_2909_p0;
wire   [7:0] grp_fu_2909_p1;
wire   [10:0] grp_fu_2909_p2;
wire   [7:0] grp_fu_2918_p0;
wire   [7:0] grp_fu_2918_p1;
wire   [10:0] grp_fu_2918_p2;
wire   [7:0] p_Val2_15_0_1_1_fu_2927_p0;
wire   [13:0] p_Val2_15_0_1_1_fu_2927_p1;
wire   [7:0] p_Val2_15_2_1_1_fu_2934_p0;
wire   [13:0] p_Val2_15_2_1_1_fu_2934_p1;
wire   [7:0] p_Val2_15_1_1_1_fu_2941_p0;
wire   [13:0] p_Val2_15_1_1_1_fu_2941_p1;
wire   [7:0] grp_fu_2948_p0;
wire   [7:0] grp_fu_2948_p1;
wire   [10:0] grp_fu_2948_p2;
reg   [4:0] ap_NS_fsm;
wire   [8:0] grp_fu_2909_p00;
wire   [8:0] grp_fu_2909_p10;
wire   [8:0] grp_fu_2918_p00;
wire   [8:0] grp_fu_2918_p10;
wire   [8:0] grp_fu_2948_p00;
wire   [8:0] grp_fu_2948_p10;
wire   [20:0] p_Val2_15_0_1_1_fu_2927_p00;
wire   [18:0] p_Val2_15_0_2_2_fu_1625_p00;
wire   [18:0] p_Val2_15_0_2_fu_1558_p00;
wire   [20:0] p_Val2_15_1_1_1_fu_2941_p00;
wire   [18:0] p_Val2_15_1_2_2_fu_2022_p00;
wire   [18:0] p_Val2_15_1_2_fu_1955_p00;
wire   [20:0] p_Val2_15_2_1_1_fu_2934_p00;
wire   [18:0] p_Val2_15_2_2_2_fu_2401_p00;
wire   [18:0] p_Val2_15_2_2_fu_2334_p00;
reg    ap_sig_bdd_1987;
reg    ap_sig_bdd_1989;
reg    ap_sig_bdd_1986;
reg    ap_sig_bdd_1992;


EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_0_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_5_address0 ),
    .ce0( k_buf_0_val_5_ce0 ),
    .q0( k_buf_0_val_5_q0 ),
    .address1( k_buf_0_val_5_address1 ),
    .ce1( k_buf_0_val_5_ce1 ),
    .we1( k_buf_0_val_5_we1 ),
    .d1( k_buf_0_val_5_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_1_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_3_address0 ),
    .ce0( k_buf_1_val_3_ce0 ),
    .q0( k_buf_1_val_3_q0 ),
    .address1( k_buf_1_val_3_address1 ),
    .ce1( k_buf_1_val_3_ce1 ),
    .we1( k_buf_1_val_3_we1 ),
    .d1( k_buf_1_val_3_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_1_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_4_address0 ),
    .ce0( k_buf_1_val_4_ce0 ),
    .q0( k_buf_1_val_4_q0 ),
    .address1( k_buf_1_val_4_address1 ),
    .ce1( k_buf_1_val_4_ce1 ),
    .we1( k_buf_1_val_4_we1 ),
    .d1( k_buf_1_val_4_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_1_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_5_address0 ),
    .ce0( k_buf_1_val_5_ce0 ),
    .q0( k_buf_1_val_5_q0 ),
    .address1( k_buf_1_val_5_address1 ),
    .ce1( k_buf_1_val_5_ce1 ),
    .we1( k_buf_1_val_5_we1 ),
    .d1( k_buf_1_val_5_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_2_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_3_address0 ),
    .ce0( k_buf_2_val_3_ce0 ),
    .q0( k_buf_2_val_3_q0 ),
    .address1( k_buf_2_val_3_address1 ),
    .ce1( k_buf_2_val_3_ce1 ),
    .we1( k_buf_2_val_3_we1 ),
    .d1( k_buf_2_val_3_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_2_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_4_address0 ),
    .ce0( k_buf_2_val_4_ce0 ),
    .q0( k_buf_2_val_4_q0 ),
    .address1( k_buf_2_val_4_address1 ),
    .ce1( k_buf_2_val_4_ce1 ),
    .we1( k_buf_2_val_4_we1 ),
    .d1( k_buf_2_val_4_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
k_buf_2_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_5_address0 ),
    .ce0( k_buf_2_val_5_ce0 ),
    .q0( k_buf_2_val_5_q0 ),
    .address1( k_buf_2_val_5_address1 ),
    .ce1( k_buf_2_val_5_ce1 ),
    .we1( k_buf_2_val_5_we1 ),
    .d1( k_buf_2_val_5_d1 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U14(
    .din1( right_border_buf_0_val_0_1_fu_250 ),
    .din2( right_border_buf_0_val_0_1_1_fu_254 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_37_fu_1262_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U15(
    .din1( right_border_buf_0_val_1_1_fu_262 ),
    .din2( right_border_buf_0_val_1_1_1_fu_266 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_38_fu_1280_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U16(
    .din1( right_border_buf_0_val_2_1_fu_274 ),
    .din2( right_border_buf_0_val_2_1_1_fu_278 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_39_fu_1298_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U17(
    .din1( col_buf_0_val_0_0_fu_1273_p3 ),
    .din2( col_buf_0_val_1_0_fu_1291_p3 ),
    .din3( col_buf_0_val_2_0_fu_1309_p3 ),
    .din4( row_assign_8_reg_3331 ),
    .dout( tmp_44_fu_1355_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U18(
    .din1( col_buf_0_val_0_0_fu_1273_p3 ),
    .din2( col_buf_0_val_1_0_fu_1291_p3 ),
    .din3( col_buf_0_val_2_0_fu_1309_p3 ),
    .din4( row_assign_8_0_1_t_reg_3338 ),
    .dout( tmp_49_fu_1373_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U19(
    .din1( col_buf_0_val_0_0_fu_1273_p3 ),
    .din2( col_buf_0_val_1_0_fu_1291_p3 ),
    .din3( col_buf_0_val_2_0_fu_1309_p3 ),
    .din4( row_assign_8_0_2_t_reg_3345 ),
    .dout( tmp_50_fu_1391_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U20(
    .din1( right_border_buf_1_val_0_1_fu_286 ),
    .din2( right_border_buf_1_val_0_1_1_fu_290 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_53_fu_1659_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U21(
    .din1( right_border_buf_1_val_1_1_fu_298 ),
    .din2( right_border_buf_1_val_1_1_1_fu_302 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_54_fu_1677_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U22(
    .din1( right_border_buf_1_val_2_1_fu_310 ),
    .din2( right_border_buf_1_val_2_1_1_fu_314 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_56_fu_1695_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U23(
    .din1( col_buf_1_val_0_0_fu_1670_p3 ),
    .din2( col_buf_1_val_1_0_fu_1688_p3 ),
    .din3( col_buf_1_val_2_0_fu_1706_p3 ),
    .din4( row_assign_8_reg_3331 ),
    .dout( tmp_57_fu_1752_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U24(
    .din1( col_buf_1_val_0_0_fu_1670_p3 ),
    .din2( col_buf_1_val_1_0_fu_1688_p3 ),
    .din3( col_buf_1_val_2_0_fu_1706_p3 ),
    .din4( row_assign_8_0_1_t_reg_3338 ),
    .dout( tmp_58_fu_1770_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U25(
    .din1( col_buf_1_val_0_0_fu_1670_p3 ),
    .din2( col_buf_1_val_1_0_fu_1688_p3 ),
    .din3( col_buf_1_val_2_0_fu_1706_p3 ),
    .din4( row_assign_8_0_2_t_reg_3345 ),
    .dout( tmp_59_fu_1788_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U26(
    .din1( right_border_buf_2_val_0_1_1_fu_318 ),
    .din2( right_border_buf_2_val_0_1_fu_306 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_62_fu_2047_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U27(
    .din1( right_border_buf_2_val_1_1_1_fu_294 ),
    .din2( right_border_buf_2_val_1_1_fu_282 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_63_fu_2065_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U28(
    .din1( right_border_buf_2_val_2_1_1_fu_270 ),
    .din2( right_border_buf_2_val_2_1_fu_258 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3384 ),
    .dout( tmp_64_fu_2083_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U29(
    .din1( col_buf_2_val_0_0_fu_2058_p3 ),
    .din2( col_buf_2_val_1_0_fu_2076_p3 ),
    .din3( col_buf_2_val_2_0_fu_2094_p3 ),
    .din4( row_assign_8_reg_3331 ),
    .dout( tmp_65_fu_2131_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U30(
    .din1( col_buf_2_val_0_0_fu_2058_p3 ),
    .din2( col_buf_2_val_1_0_fu_2076_p3 ),
    .din3( col_buf_2_val_2_0_fu_2094_p3 ),
    .din4( row_assign_8_0_1_t_reg_3338 ),
    .dout( tmp_67_fu_2149_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U31(
    .din1( col_buf_2_val_0_0_fu_2058_p3 ),
    .din2( col_buf_2_val_1_0_fu_2076_p3 ),
    .din3( col_buf_2_val_2_0_fu_2094_p3 ),
    .din4( row_assign_8_0_2_t_reg_3345 ),
    .dout( tmp_68_fu_2167_p5 )
);

EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1_U32(
    .din0( grp_fu_2909_p0 ),
    .din1( grp_fu_2909_p1 ),
    .din2( grp_fu_2909_p2 ),
    .dout( grp_fu_2909_p3 )
);

EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1_U33(
    .din0( grp_fu_2918_p0 ),
    .din1( grp_fu_2918_p1 ),
    .din2( grp_fu_2918_p2 ),
    .dout( grp_fu_2918_p3 )
);

EdgeDetect_Top_mul_mul_8ns_14ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
EdgeDetect_Top_mul_mul_8ns_14ns_21_1_U34(
    .din0( p_Val2_15_0_1_1_fu_2927_p0 ),
    .din1( p_Val2_15_0_1_1_fu_2927_p1 ),
    .dout( p_Val2_15_0_1_1_fu_2927_p2 )
);

EdgeDetect_Top_mul_mul_8ns_14ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
EdgeDetect_Top_mul_mul_8ns_14ns_21_1_U35(
    .din0( p_Val2_15_2_1_1_fu_2934_p0 ),
    .din1( p_Val2_15_2_1_1_fu_2934_p1 ),
    .dout( p_Val2_15_2_1_1_fu_2934_p2 )
);

EdgeDetect_Top_mul_mul_8ns_14ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
EdgeDetect_Top_mul_mul_8ns_14ns_21_1_U36(
    .din0( p_Val2_15_1_1_1_fu_2941_p0 ),
    .din1( p_Val2_15_1_1_1_fu_2941_p1 ),
    .dout( p_Val2_15_1_1_1_fu_2941_p2 )
);

EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1_U37(
    .din0( grp_fu_2948_p0 ),
    .din1( grp_fu_2948_p1 ),
    .din2( grp_fu_2948_p2 ),
    .dout( grp_fu_2948_p3 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == exitcond_fu_1056_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_652_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_652_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_652_p2)) | (~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_4)) begin
        p_014_0_i_reg_525 <= i_V_reg_3287;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_2_fu_561_p2 == ap_const_lv1_0))) begin
        p_014_0_i_reg_525 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == exitcond_fu_1056_p2))) begin
        p_027_0_i_reg_536 <= j_V_fu_1061_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_652_p2))) begin
        p_027_0_i_reg_536 <= ap_const_lv8_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_s_reg_514 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_2_fu_561_p2 == ap_const_lv1_0))) begin
        tmp_s_reg_514 <= tmp_1_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1 <= or_cond_i_reg_3409;
        exitcond_reg_3352 <= exitcond_fu_1056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == exitcond_fu_1056_p2))) begin
        brmerge2_reg_3365 <= brmerge2_fu_1207_p2;
        col_assign_1_0_t_reg_3384 <= col_assign_1_0_t_fu_1225_p2;
        k_buf_0_val_3_addr_reg_3378 <= tmp_36_fu_1212_p1;
        k_buf_0_val_4_addr_reg_3397 <= tmp_36_fu_1212_p1;
        k_buf_0_val_5_addr_reg_3403 <= tmp_36_fu_1212_p1;
        k_buf_1_val_3_addr_reg_3413 <= tmp_36_fu_1212_p1;
        k_buf_1_val_4_addr_reg_3419 <= tmp_36_fu_1212_p1;
        k_buf_1_val_5_addr_reg_3425 <= tmp_36_fu_1212_p1;
        k_buf_2_val_3_addr_reg_3431 <= tmp_36_fu_1212_p1;
        k_buf_2_val_4_addr_reg_3437 <= tmp_36_fu_1212_p1;
        k_buf_2_val_5_addr_reg_3443 <= tmp_36_fu_1212_p1;
        or_cond_i_i_reg_3361 <= or_cond_i_i_fu_1108_p2;
        or_cond_i_reg_3409 <= or_cond_i_fu_1230_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_3287 <= i_V_fu_657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_652_p2))) begin
        icmp_reg_3301 <= icmp_fu_689_p2;
        rev_reg_3296 <= rev_fu_673_p2;
        row_assign_8_0_1_t_reg_3338 <= row_assign_8_0_1_t_fu_1004_p2;
        row_assign_8_0_2_t_reg_3345 <= row_assign_8_0_2_t_fu_1047_p2;
        row_assign_8_reg_3331 <= row_assign_8_fu_961_p2;
        tmp_10_reg_3292 <= tmp_10_fu_663_p2;
        tmp_11_reg_3306 <= tmp_11_fu_695_p2;
        tmp_12_reg_3318 <= tmp_12_fu_712_p2;
        tmp_179_0_1_reg_3310 <= tmp_179_0_1_fu_700_p2;
        tmp_179_0_2_reg_3314 <= tmp_179_0_2_fu_706_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == or_cond_i_reg_3409))) begin
        p_Val2_15_0_1_reg_3454[19 : 2] <= p_Val2_15_0_1_fu_1506_p2[19 : 2];
        p_Val2_15_1_1_reg_3474[19 : 2] <= p_Val2_15_1_1_fu_1903_p2[19 : 2];
        p_Val2_15_2_1_reg_3494[19 : 2] <= p_Val2_15_2_1_fu_2282_p2[19 : 2];
        p_Val2_18_0_0_2_reg_3449 <= p_Val2_18_0_0_2_fu_1476_p2;
        p_Val2_18_1_0_2_reg_3469 <= p_Val2_18_1_0_2_fu_1873_p2;
        p_Val2_18_2_0_2_reg_3489 <= p_Val2_18_2_0_2_fu_2252_p2;
        tmp58_reg_3459 <= tmp58_fu_1577_p2;
        tmp59_reg_3464[24 : 2] <= tmp59_fu_1635_p2[24 : 2];
        tmp64_reg_3479 <= tmp64_fu_1974_p2;
        tmp65_reg_3484[24 : 2] <= tmp65_fu_2032_p2[24 : 2];
        tmp70_reg_3499 <= tmp70_fu_2353_p2;
        tmp71_reg_3504[24 : 2] <= tmp71_fu_2411_p2[24 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        right_border_buf_0_val_0_1_1_fu_254 <= right_border_buf_0_val_0_1_fu_250;
        right_border_buf_0_val_0_1_fu_250 <= col_buf_0_val_0_0_fu_1273_p3;
        right_border_buf_0_val_1_1_1_fu_266 <= right_border_buf_0_val_1_1_fu_262;
        right_border_buf_0_val_1_1_fu_262 <= col_buf_0_val_1_0_fu_1291_p3;
        right_border_buf_0_val_2_1_1_fu_278 <= right_border_buf_0_val_2_1_fu_274;
        right_border_buf_0_val_2_1_fu_274 <= col_buf_0_val_2_0_fu_1309_p3;
        right_border_buf_1_val_0_1_1_fu_290 <= right_border_buf_1_val_0_1_fu_286;
        right_border_buf_1_val_0_1_fu_286 <= col_buf_1_val_0_0_fu_1670_p3;
        right_border_buf_1_val_1_1_1_fu_302 <= right_border_buf_1_val_1_1_fu_298;
        right_border_buf_1_val_1_1_fu_298 <= col_buf_1_val_1_0_fu_1688_p3;
        right_border_buf_1_val_2_1_1_fu_314 <= right_border_buf_1_val_2_1_fu_310;
        right_border_buf_1_val_2_1_fu_310 <= col_buf_1_val_2_0_fu_1706_p3;
        right_border_buf_2_val_0_1_1_fu_318 <= col_buf_2_val_0_0_fu_2058_p3;
        right_border_buf_2_val_0_1_fu_306 <= right_border_buf_2_val_0_1_1_fu_318;
        right_border_buf_2_val_1_1_1_fu_294 <= col_buf_2_val_1_0_fu_2076_p3;
        right_border_buf_2_val_1_1_fu_282 <= right_border_buf_2_val_1_1_1_fu_294;
        right_border_buf_2_val_2_1_1_fu_270 <= col_buf_2_val_2_0_fu_2094_p3;
        right_border_buf_2_val_2_1_fu_258 <= right_border_buf_2_val_2_1_1_fu_270;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        src_kernel_win_0_val_0_1_1_fu_182 <= src_kernel_win_0_val_0_1_fu_178;
        src_kernel_win_0_val_0_1_fu_178 <= src_kernel_win_0_val_0_0_fu_1366_p3;
        src_kernel_win_0_val_1_1_1_fu_190 <= src_kernel_win_0_val_1_1_fu_186;
        src_kernel_win_0_val_1_1_fu_186 <= src_kernel_win_0_val_1_0_fu_1384_p3;
        src_kernel_win_0_val_2_1_1_fu_198 <= src_kernel_win_0_val_2_1_fu_194;
        src_kernel_win_0_val_2_1_fu_194 <= src_kernel_win_0_val_2_0_fu_1402_p3;
        src_kernel_win_1_val_0_1_1_fu_206 <= src_kernel_win_1_val_0_1_fu_202;
        src_kernel_win_1_val_0_1_fu_202 <= src_kernel_win_1_val_0_0_fu_1763_p3;
        src_kernel_win_1_val_1_1_1_fu_214 <= src_kernel_win_1_val_1_1_fu_210;
        src_kernel_win_1_val_1_1_fu_210 <= src_kernel_win_1_val_1_0_fu_1781_p3;
        src_kernel_win_1_val_2_1_1_fu_222 <= src_kernel_win_1_val_2_1_fu_218;
        src_kernel_win_1_val_2_1_fu_218 <= src_kernel_win_1_val_2_0_fu_1799_p3;
        src_kernel_win_2_val_0_1_1_fu_230 <= src_kernel_win_2_val_0_1_fu_226;
        src_kernel_win_2_val_0_1_fu_226 <= src_kernel_win_2_val_0_0_fu_2142_p3;
        src_kernel_win_2_val_1_1_1_fu_238 <= src_kernel_win_2_val_1_1_fu_234;
        src_kernel_win_2_val_1_1_fu_234 <= src_kernel_win_2_val_1_0_fu_2160_p3;
        src_kernel_win_2_val_2_1_1_fu_246 <= src_kernel_win_2_val_2_1_fu_242;
        src_kernel_win_2_val_2_1_fu_242 <= src_kernel_win_2_val_2_0_fu_2178_p3;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or exitcond1_fu_652_p2 or ap_sig_cseq_ST_st3_fsm_2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_652_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_652_p2 or ap_sig_cseq_ST_st3_fsm_2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_652_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_139) begin
    if (ap_sig_bdd_139) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_74) begin
    if (ap_sig_bdd_74) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_106) begin
    if (ap_sig_bdd_106) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_371) begin
    if (ap_sig_bdd_371) begin
        ap_sig_cseq_ST_st7_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_2_reg_3314 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_2_reg_3314)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_2_reg_3314 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_2_reg_3314)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_1_reg_3310 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_1_reg_3310)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_0_V_dout or k_buf_0_val_3_q0 or ap_sig_bdd_1987 or ap_sig_bdd_1989 or ap_sig_bdd_1986) begin
    if (ap_sig_bdd_1986) begin
        if (ap_sig_bdd_1989) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (ap_sig_bdd_1987) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_1_reg_3310 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_1_reg_3310)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_11_reg_3306 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_11_reg_3306)))) begin
        k_buf_0_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_0_V_dout or k_buf_0_val_4_q0 or ap_sig_bdd_1989 or ap_sig_bdd_1986 or ap_sig_bdd_1992) begin
    if (ap_sig_bdd_1986) begin
        if (ap_sig_bdd_1989) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (ap_sig_bdd_1992) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_11_reg_3306 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_11_reg_3306)))) begin
        k_buf_0_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_2_reg_3314 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_2_reg_3314)))) begin
        k_buf_1_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_2_reg_3314 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_2_reg_3314)))) begin
        k_buf_1_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_1_reg_3310 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_1_reg_3310)))) begin
        k_buf_1_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_1_V_dout or k_buf_1_val_3_q0 or ap_sig_bdd_1987 or ap_sig_bdd_1989 or ap_sig_bdd_1986) begin
    if (ap_sig_bdd_1986) begin
        if (ap_sig_bdd_1989) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if (ap_sig_bdd_1987) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_1_reg_3310 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_1_reg_3310)))) begin
        k_buf_1_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_11_reg_3306 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_11_reg_3306)))) begin
        k_buf_1_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_1_V_dout or k_buf_1_val_4_q0 or ap_sig_bdd_1989 or ap_sig_bdd_1986 or ap_sig_bdd_1992) begin
    if (ap_sig_bdd_1986) begin
        if (ap_sig_bdd_1989) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if (ap_sig_bdd_1992) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_11_reg_3306 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_11_reg_3306)))) begin
        k_buf_1_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_2_reg_3314 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_2_reg_3314)))) begin
        k_buf_2_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_2_reg_3314 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_2_reg_3314)))) begin
        k_buf_2_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_1_reg_3310 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_1_reg_3310)))) begin
        k_buf_2_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_2_V_dout or k_buf_2_val_3_q0 or ap_sig_bdd_1987 or ap_sig_bdd_1989 or ap_sig_bdd_1986) begin
    if (ap_sig_bdd_1986) begin
        if (ap_sig_bdd_1989) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if (ap_sig_bdd_1987) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_179_0_1_reg_3310 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_179_0_1_reg_3310)))) begin
        k_buf_2_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_11_reg_3306 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_11_reg_3306)))) begin
        k_buf_2_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_2_V_dout or k_buf_2_val_4_q0 or ap_sig_bdd_1989 or ap_sig_bdd_1986 or ap_sig_bdd_1992) begin
    if (ap_sig_bdd_1986) begin
        if (ap_sig_bdd_1989) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if (ap_sig_bdd_1992) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or tmp_11_reg_3306 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_11_reg_3306)))) begin
        k_buf_2_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

always @ (tmp_10_reg_3292 or icmp_reg_3301 or exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_2_fu_561_p2 or exitcond1_fu_652_p2 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_169 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_185 or ap_reg_ppiten_pp0_it2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(tmp_2_fu_561_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_652_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : 
        begin
            if (~((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_169 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_185 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_st7_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st7_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_cast_mux_cast_fu_1127_p1 = ImagLoc_x_cast_mux_fu_1119_p3;

assign ImagLoc_x_cast_mux_fu_1119_p3 = ((or_cond_i_i_fu_1108_p2[0:0] === 1'b1) ? ImagLoc_x_fu_1083_p2 : ap_const_lv9_0);

assign ImagLoc_x_fu_1083_p2 = ($signed(ap_const_lv9_1FF) + $signed(tmp_44_cast_cast_fu_1052_p1));

assign Range1_all_zeros_1_fu_2763_p2 = (tmp_61_fu_2753_p4 == ap_const_lv5_0? 1'b1: 1'b0);

assign Range1_all_zeros_2_fu_2888_p2 = (tmp_69_fu_2878_p4 == ap_const_lv5_0? 1'b1: 1'b0);

assign Range1_all_zeros_fu_2638_p2 = (tmp_52_fu_2628_p4 == ap_const_lv5_0? 1'b1: 1'b0);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_106 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_139 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_10_reg_3292 or icmp_reg_3301 or exitcond_reg_3352 or or_cond_i_i_reg_3361) begin
    ap_sig_bdd_169 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301)) | ((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292)) | ((ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_lv1_0 == icmp_reg_3301) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & ~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end


always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1) begin
    ap_sig_bdd_185 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3409_pp0_it1) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end


always @ (exitcond_reg_3352 or ap_sig_cseq_ST_pp0_stg0_fsm_3 or or_cond_i_i_reg_3361 or ap_reg_ppiten_pp0_it1) begin
    ap_sig_bdd_1986 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_reg_3352) & ~(ap_const_lv1_0 == or_cond_i_i_reg_3361) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end


always @ (icmp_reg_3301 or tmp_179_0_1_reg_3310) begin
    ap_sig_bdd_1987 = ((ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_179_0_1_reg_3310));
end


always @ (tmp_10_reg_3292 or icmp_reg_3301) begin
    ap_sig_bdd_1989 = (~(ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_10_reg_3292));
end


always @ (icmp_reg_3301 or tmp_11_reg_3306) begin
    ap_sig_bdd_1992 = ((ap_const_lv1_0 == icmp_reg_3301) & ~(ap_const_lv1_0 == tmp_11_reg_3306));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_371 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_74 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign brmerge1_fu_1114_p2 = (or_cond_i_i_fu_1108_p2 | tmp_124_2_fu_604_p2);

assign brmerge2_fu_1207_p2 = (rev_reg_3296 | tmp_19_fu_1103_p2);

assign brmerge3_fu_966_p2 = (or_cond_i423_i_0_1_fu_812_p2 | tmp_3_fu_588_p2);

assign brmerge4_fu_1009_p2 = (or_cond_i423_i_0_2_fu_882_p2 | tmp_3_fu_588_p2);

assign brmerge_fu_923_p2 = (or_cond_i423_i_fu_742_p2 | tmp_3_fu_588_p2);

assign brmerge_i_i_not_i_i1_fu_2769_p2 = (Range1_all_zeros_1_fu_2763_p2 & carry_i1_fu_2747_p2);

assign brmerge_i_i_not_i_i2_fu_2894_p2 = (Range1_all_zeros_2_fu_2888_p2 & carry_i2_fu_2872_p2);

assign brmerge_i_i_not_i_i_fu_2644_p2 = (Range1_all_zeros_fu_2638_p2 & carry_i_fu_2622_p2);

assign carry_i1_fu_2747_p2 = (tmp_76_fu_2733_p3 | not_Result_9_i_i1_fu_2741_p2);

assign carry_i2_fu_2872_p2 = (tmp_82_fu_2858_p3 | not_Result_9_i_i2_fu_2866_p2);

assign carry_i_fu_2622_p2 = (tmp_70_fu_2608_p3 | not_Result_9_i_i_fu_2616_p2);

assign col_assign_1_0_t_fu_1225_p2 = (tmp_8_fu_642_p2 - tmp_48_fu_1203_p1);

assign col_buf_0_val_0_0_fu_1273_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_37_fu_1262_p5);

assign col_buf_0_val_1_0_fu_1291_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_38_fu_1280_p5);

assign col_buf_0_val_2_0_fu_1309_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_39_fu_1298_p5);

assign col_buf_1_val_0_0_fu_1670_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_53_fu_1659_p5);

assign col_buf_1_val_1_0_fu_1688_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_54_fu_1677_p5);

assign col_buf_1_val_2_0_fu_1706_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_56_fu_1695_p5);

assign col_buf_2_val_0_0_fu_2058_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_62_fu_2047_p5);

assign col_buf_2_val_1_0_fu_2076_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_63_fu_2065_p5);

assign col_buf_2_val_2_0_fu_2094_p3 = ((brmerge2_reg_3365[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_64_fu_2083_p5);

assign cols_cast_cast_fu_551_p1 = p_src_cols_V_read;

assign exitcond1_fu_652_p2 = (p_014_0_i_reg_525 == tmp_7_fu_631_p2? 1'b1: 1'b0);

assign exitcond_fu_1056_p2 = (p_027_0_i_reg_536 == tmp_6_fu_626_p2? 1'b1: 1'b0);

assign grp_fu_2909_p0 = grp_fu_2909_p00;

assign grp_fu_2909_p00 = src_kernel_win_0_val_2_1_1_fu_198;

assign grp_fu_2909_p1 = grp_fu_2909_p10;

assign grp_fu_2909_p10 = src_kernel_win_0_val_2_0_fu_1402_p3;

assign grp_fu_2909_p2 = ap_const_lv19_3A8;

assign grp_fu_2918_p0 = grp_fu_2918_p00;

assign grp_fu_2918_p00 = src_kernel_win_1_val_2_1_1_fu_222;

assign grp_fu_2918_p1 = grp_fu_2918_p10;

assign grp_fu_2918_p10 = src_kernel_win_1_val_2_0_fu_1799_p3;

assign grp_fu_2918_p2 = ap_const_lv19_3A8;

assign grp_fu_2948_p0 = grp_fu_2948_p00;

assign grp_fu_2948_p00 = src_kernel_win_2_val_2_1_1_fu_246;

assign grp_fu_2948_p1 = grp_fu_2948_p10;

assign grp_fu_2948_p10 = src_kernel_win_2_val_2_0_fu_2178_p3;

assign grp_fu_2948_p2 = ap_const_lv19_3A8;

assign i_V_fu_657_p2 = (p_014_0_i_reg_525 + ap_const_lv8_1);

assign icmp2_fu_1077_p2 = (tmp_45_fu_1067_p4 != ap_const_lv7_0? 1'b1: 1'b0);

assign icmp_fu_689_p2 = (tmp_18_fu_679_p4 != ap_const_lv7_0? 1'b1: 1'b0);

assign j_V_fu_1061_p2 = (p_027_0_i_reg_536 + ap_const_lv8_1);

assign k_buf_0_val_3_address0 = tmp_36_fu_1212_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_3378;

assign k_buf_0_val_3_d1 = p_src_data_stream_0_V_dout;

assign k_buf_0_val_4_address0 = tmp_36_fu_1212_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_3397;

assign k_buf_0_val_5_address0 = tmp_36_fu_1212_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_3403;

assign k_buf_1_val_3_address0 = tmp_36_fu_1212_p1;

assign k_buf_1_val_3_address1 = k_buf_1_val_3_addr_reg_3413;

assign k_buf_1_val_3_d1 = p_src_data_stream_1_V_dout;

assign k_buf_1_val_4_address0 = tmp_36_fu_1212_p1;

assign k_buf_1_val_4_address1 = k_buf_1_val_4_addr_reg_3419;

assign k_buf_1_val_5_address0 = tmp_36_fu_1212_p1;

assign k_buf_1_val_5_address1 = k_buf_1_val_5_addr_reg_3425;

assign k_buf_2_val_3_address0 = tmp_36_fu_1212_p1;

assign k_buf_2_val_3_address1 = k_buf_2_val_3_addr_reg_3431;

assign k_buf_2_val_3_d1 = p_src_data_stream_2_V_dout;

assign k_buf_2_val_4_address0 = tmp_36_fu_1212_p1;

assign k_buf_2_val_4_address1 = k_buf_2_val_4_addr_reg_3437;

assign k_buf_2_val_5_address0 = tmp_36_fu_1212_p1;

assign k_buf_2_val_5_address1 = k_buf_2_val_5_addr_reg_3443;

assign not_Result_9_i_i1_fu_2741_p2 = (tmp_75_fu_2719_p3 ^ ap_const_lv1_1);

assign not_Result_9_i_i2_fu_2866_p2 = (tmp_81_fu_2844_p3 ^ ap_const_lv1_1);

assign not_Result_9_i_i_fu_2616_p2 = (tmp_66_fu_2594_p3 ^ ap_const_lv1_1);

assign not_tmp_s_fu_579_p2 = (p_src_rows_V_read != ap_const_lv8_1? 1'b1: 1'b0);

assign or_cond_i423_i_0_1_fu_812_p2 = (tmp_205_0_1_fu_807_p2 & rev1_fu_801_p2);

assign or_cond_i423_i_0_2_fu_882_p2 = (tmp_205_0_2_fu_877_p2 & rev2_fu_871_p2);

assign or_cond_i423_i_fu_742_p2 = (tmp_14_fu_737_p2 & rev6_fu_731_p2);

assign or_cond_i_fu_1230_p2 = (icmp_reg_3301 & icmp2_fu_1077_p2);

assign or_cond_i_i_fu_1108_p2 = (tmp_19_fu_1103_p2 & rev3_fu_1097_p2);

assign p_Val2_15_0_0_1_cast_fu_1461_p1 = $signed(p_Val2_15_0_0_1_fu_1455_p2);

assign p_Val2_15_0_0_1_fu_1455_p2 = (p_shl1_cast_fu_1439_p1 - p_shl2_cast_fu_1451_p1);

assign p_Val2_15_0_1_1_fu_2927_p0 = p_Val2_15_0_1_1_fu_2927_p00;

assign p_Val2_15_0_1_1_fu_2927_p00 = src_kernel_win_0_val_1_1_fu_186;

assign p_Val2_15_0_1_1_fu_2927_p1 = ap_const_lv21_1171;

assign p_Val2_15_0_1_2_cast_fu_1546_p1 = $signed(p_Val2_15_0_1_2_fu_1540_p2);

assign p_Val2_15_0_1_2_fu_1540_p2 = (p_shl5_cast_fu_1524_p1 - p_shl6_cast_fu_1536_p1);

assign p_Val2_15_0_1_cast_fu_2537_p1 = $signed(p_Val2_15_0_1_reg_3454);

assign p_Val2_15_0_1_fu_1506_p2 = (p_shl3_cast_fu_1490_p1 - p_shl4_cast_fu_1502_p1);

assign p_Val2_15_0_2_1_cast_fu_1613_p1 = $signed(p_Val2_15_0_2_1_fu_1607_p2);

assign p_Val2_15_0_2_1_fu_1607_p2 = (p_shl_cast_fu_1591_p1 - p_shl7_cast_fu_1603_p1);

assign p_Val2_15_0_2_2_fu_1625_p0 = p_Val2_15_0_2_2_fu_1625_p00;

assign p_Val2_15_0_2_2_fu_1625_p00 = src_kernel_win_0_val_0_0_fu_1366_p3;

assign p_Val2_15_0_2_2_fu_1625_p2 = (p_Val2_15_0_2_2_fu_1625_p0 * $signed('h3A8));

assign p_Val2_15_0_2_fu_1558_p0 = p_Val2_15_0_2_fu_1558_p00;

assign p_Val2_15_0_2_fu_1558_p00 = src_kernel_win_0_val_0_1_1_fu_182;

assign p_Val2_15_0_2_fu_1558_p2 = (p_Val2_15_0_2_fu_1558_p0 * $signed('h3A8));

assign p_Val2_15_1_0_1_cast_fu_1858_p1 = $signed(p_Val2_15_1_0_1_fu_1852_p2);

assign p_Val2_15_1_0_1_fu_1852_p2 = (p_shl8_cast_fu_1836_p1 - p_shl9_cast_fu_1848_p1);

assign p_Val2_15_1_1_1_fu_2941_p0 = p_Val2_15_1_1_1_fu_2941_p00;

assign p_Val2_15_1_1_1_fu_2941_p00 = src_kernel_win_1_val_1_1_fu_210;

assign p_Val2_15_1_1_1_fu_2941_p1 = ap_const_lv21_1171;

assign p_Val2_15_1_1_2_cast_fu_1943_p1 = $signed(p_Val2_15_1_1_2_fu_1937_p2);

assign p_Val2_15_1_1_2_fu_1937_p2 = (p_shl12_cast_fu_1921_p1 - p_shl13_cast_fu_1933_p1);

assign p_Val2_15_1_1_cast_fu_2662_p1 = $signed(p_Val2_15_1_1_reg_3474);

assign p_Val2_15_1_1_fu_1903_p2 = (p_shl10_cast_fu_1887_p1 - p_shl11_cast_fu_1899_p1);

assign p_Val2_15_1_2_1_cast_fu_2010_p1 = $signed(p_Val2_15_1_2_1_fu_2004_p2);

assign p_Val2_15_1_2_1_fu_2004_p2 = (p_shl14_cast_fu_1988_p1 - p_shl15_cast_fu_2000_p1);

assign p_Val2_15_1_2_2_fu_2022_p0 = p_Val2_15_1_2_2_fu_2022_p00;

assign p_Val2_15_1_2_2_fu_2022_p00 = src_kernel_win_1_val_0_0_fu_1763_p3;

assign p_Val2_15_1_2_2_fu_2022_p2 = (p_Val2_15_1_2_2_fu_2022_p0 * $signed('h3A8));

assign p_Val2_15_1_2_fu_1955_p0 = p_Val2_15_1_2_fu_1955_p00;

assign p_Val2_15_1_2_fu_1955_p00 = src_kernel_win_1_val_0_1_1_fu_206;

assign p_Val2_15_1_2_fu_1955_p2 = (p_Val2_15_1_2_fu_1955_p0 * $signed('h3A8));

assign p_Val2_15_2_0_1_cast_fu_2237_p1 = $signed(p_Val2_15_2_0_1_fu_2231_p2);

assign p_Val2_15_2_0_1_fu_2231_p2 = (p_shl16_cast_fu_2215_p1 - p_shl17_cast_fu_2227_p1);

assign p_Val2_15_2_1_1_fu_2934_p0 = p_Val2_15_2_1_1_fu_2934_p00;

assign p_Val2_15_2_1_1_fu_2934_p00 = src_kernel_win_2_val_1_1_fu_234;

assign p_Val2_15_2_1_1_fu_2934_p1 = ap_const_lv21_1171;

assign p_Val2_15_2_1_2_cast_fu_2322_p1 = $signed(p_Val2_15_2_1_2_fu_2316_p2);

assign p_Val2_15_2_1_2_fu_2316_p2 = (p_shl20_cast_fu_2300_p1 - p_shl21_cast_fu_2312_p1);

assign p_Val2_15_2_1_cast_fu_2787_p1 = $signed(p_Val2_15_2_1_reg_3494);

assign p_Val2_15_2_1_fu_2282_p2 = (p_shl18_cast_fu_2266_p1 - p_shl19_cast_fu_2278_p1);

assign p_Val2_15_2_2_1_cast_fu_2389_p1 = $signed(p_Val2_15_2_2_1_fu_2383_p2);

assign p_Val2_15_2_2_1_fu_2383_p2 = (p_shl22_cast_fu_2367_p1 - p_shl23_cast_fu_2379_p1);

assign p_Val2_15_2_2_2_fu_2401_p0 = p_Val2_15_2_2_2_fu_2401_p00;

assign p_Val2_15_2_2_2_fu_2401_p00 = src_kernel_win_2_val_0_0_fu_2142_p3;

assign p_Val2_15_2_2_2_fu_2401_p2 = (p_Val2_15_2_2_2_fu_2401_p0 * $signed('h3A8));

assign p_Val2_15_2_2_fu_2334_p0 = p_Val2_15_2_2_fu_2334_p00;

assign p_Val2_15_2_2_fu_2334_p00 = src_kernel_win_2_val_0_1_1_fu_230;

assign p_Val2_15_2_2_fu_2334_p2 = (p_Val2_15_2_2_fu_2334_p0 * $signed('h3A8));

assign p_Val2_18_0_0_2_cast_fu_2534_p1 = p_Val2_18_0_0_2_reg_3449;

assign p_Val2_18_0_0_2_fu_1476_p2 = (tmp90_cast_fu_1473_p1 + tmp_223_0_0_1_cast_fu_1465_p1);

assign p_Val2_18_0_2_cast_fu_2559_p1 = p_Val2_18_0_2_fu_2553_p2;

assign p_Val2_18_0_2_fu_2553_p2 = (tmp92_cast_fu_2550_p1 + tmp56_fu_2544_p2);

assign p_Val2_18_1_0_2_cast_fu_2659_p1 = p_Val2_18_1_0_2_reg_3469;

assign p_Val2_18_1_0_2_fu_1873_p2 = (tmp95_cast_fu_1870_p1 + tmp_223_1_0_1_cast_fu_1862_p1);

assign p_Val2_18_1_2_cast_fu_2684_p1 = p_Val2_18_1_2_fu_2678_p2;

assign p_Val2_18_1_2_fu_2678_p2 = (tmp97_cast_fu_2675_p1 + tmp62_fu_2669_p2);

assign p_Val2_18_2_0_2_cast_fu_2784_p1 = p_Val2_18_2_0_2_reg_3489;

assign p_Val2_18_2_0_2_fu_2252_p2 = (tmp100_cast_fu_2249_p1 + tmp_223_2_0_1_cast_fu_2241_p1);

assign p_Val2_18_2_2_cast_fu_2809_p1 = p_Val2_18_2_2_fu_2803_p2;

assign p_Val2_18_2_2_fu_2803_p2 = (tmp102_cast_fu_2800_p1 + tmp68_fu_2794_p2);

assign p_Val2_1_fu_2572_p4 = {{p_Val2_3_fu_2566_p2[ap_const_lv32_15 : ap_const_lv32_E]}};

assign p_Val2_2_fu_2602_p2 = (p_Val2_1_fu_2572_p4 + tmp_1_i_i_fu_2590_p1);

assign p_Val2_3_fu_2566_p2 = (tmp94_cast_fu_2563_p1 + p_Val2_18_0_2_cast_fu_2559_p1);

assign p_Val2_4_fu_2697_p4 = {{p_Val2_s_fu_2691_p2[ap_const_lv32_15 : ap_const_lv32_E]}};

assign p_Val2_5_fu_2727_p2 = (p_Val2_4_fu_2697_p4 + tmp_1_i_i1_fu_2715_p1);

assign p_Val2_7_fu_2816_p2 = (tmp104_cast_fu_2813_p1 + p_Val2_18_2_2_cast_fu_2809_p1);

assign p_Val2_8_fu_2822_p4 = {{p_Val2_7_fu_2816_p2[ap_const_lv32_15 : ap_const_lv32_E]}};

assign p_Val2_9_fu_2852_p2 = (p_Val2_8_fu_2822_p4 + tmp_1_i_i2_fu_2840_p1);

assign p_Val2_s_fu_2691_p2 = (tmp99_cast_fu_2688_p1 + p_Val2_18_1_2_cast_fu_2684_p1);

assign p_anchor_2_1_cast_cast_fu_584_p1 = not_tmp_s_fu_579_p2;

assign p_assign_1_cast_fu_1145_p1 = $signed(p_assign_1_fu_1139_p2);

assign p_assign_1_fu_1139_p2 = (ap_const_lv8_1 - p_027_0_i_reg_536);

assign p_assign_2_fu_1166_p2 = ($signed(tmp_128_2_cast_fu_622_p1) - $signed(p_p2_i_i_cast_cast_fu_1157_p1));

assign p_assign_6_0_1_cast_fu_789_p1 = $signed(p_assign_6_0_1_fu_783_p2);

assign p_assign_6_0_1_cast_mux_cast_fu_975_p3 = ((or_cond_i423_i_0_1_fu_812_p2[0:0] === 1'b1) ? tmp_34_fu_971_p1 : ap_const_lv2_0);

assign p_assign_6_0_1_fu_783_p2 = ($signed(ap_const_lv8_FE) + $signed(p_014_0_i_reg_525));

assign p_assign_6_0_2_cast_fu_859_p1 = $signed(p_assign_6_0_2_fu_853_p2);

assign p_assign_6_0_2_cast_mux_cast_fu_1018_p3 = ((or_cond_i423_i_0_2_fu_882_p2[0:0] === 1'b1) ? tmp_41_fu_1014_p1 : ap_const_lv2_0);

assign p_assign_6_0_2_fu_853_p2 = ($signed(ap_const_lv8_FD) + $signed(p_014_0_i_reg_525));

assign p_assign_7_0_1_fu_826_p2 = (ap_const_lv8_2 - p_014_0_i_reg_525);

assign p_assign_7_0_2_fu_896_p2 = (ap_const_lv8_3 - p_014_0_i_reg_525);

assign p_assign_7_cast_fu_762_p1 = $signed(p_assign_7_fu_756_p2);

assign p_assign_7_fu_756_p2 = (ap_const_lv8_1 - p_014_0_i_reg_525);

assign p_dst_data_stream_0_V_din = ((brmerge_i_i_not_i_i_fu_2644_p2[0:0] === 1'b1) ? p_Val2_2_fu_2602_p2 : ap_const_lv8_FF);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i_not_i_i1_fu_2769_p2[0:0] === 1'b1) ? p_Val2_5_fu_2727_p2 : ap_const_lv8_FF);

assign p_dst_data_stream_2_V_din = ((brmerge_i_i_not_i_i2_fu_2894_p2[0:0] === 1'b1) ? p_Val2_9_fu_2852_p2 : ap_const_lv8_FF);

assign p_neg392_i_cast_fu_570_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_fu_567_p1));

assign p_p2_i424_i_0_1_cast_fu_840_p1 = $signed(p_p2_i424_i_0_1_fu_832_p3);

assign p_p2_i424_i_0_1_fu_832_p3 = ((tmp_26_fu_818_p3[0:0] === 1'b1) ? p_assign_7_0_1_fu_826_p2 : p_assign_6_0_1_fu_783_p2);

assign p_p2_i424_i_0_2_cast_fu_910_p1 = $signed(p_p2_i424_i_0_2_fu_902_p3);

assign p_p2_i424_i_0_2_fu_902_p3 = ((tmp_29_fu_888_p3[0:0] === 1'b1) ? p_assign_7_0_2_fu_896_p2 : p_assign_6_0_2_fu_853_p2);

assign p_p2_i424_i_fu_766_p3 = ((tmp_22_fu_748_p3[0:0] === 1'b1) ? p_assign_7_cast_fu_762_p1 : tmp_13_fu_717_p2);

assign p_p2_i_i_cast_cast_fu_1157_p1 = $signed(p_p2_i_i_fu_1149_p3);

assign p_p2_i_i_fu_1149_p3 = ((tmp_47_fu_1131_p3[0:0] === 1'b1) ? p_assign_1_cast_fu_1145_p1 : ImagLoc_x_fu_1083_p2);

assign p_shl10_cast_fu_1887_p1 = p_shl10_fu_1879_p3;

assign p_shl10_fu_1879_p3 = {{src_kernel_win_1_val_1_1_1_fu_214}, {ap_const_lv11_0}};

assign p_shl11_cast_fu_1899_p1 = p_shl11_fu_1891_p3;

assign p_shl11_fu_1891_p3 = {{src_kernel_win_1_val_1_1_1_fu_214}, {ap_const_lv2_0}};

assign p_shl12_cast_fu_1921_p1 = p_shl12_fu_1913_p3;

assign p_shl12_fu_1913_p3 = {{src_kernel_win_1_val_1_0_fu_1781_p3}, {ap_const_lv11_0}};

assign p_shl13_cast_fu_1933_p1 = p_shl13_fu_1925_p3;

assign p_shl13_fu_1925_p3 = {{src_kernel_win_1_val_1_0_fu_1781_p3}, {ap_const_lv2_0}};

assign p_shl14_cast_fu_1988_p1 = p_shl14_fu_1980_p3;

assign p_shl14_fu_1980_p3 = {{src_kernel_win_1_val_0_1_fu_202}, {ap_const_lv11_0}};

assign p_shl15_cast_fu_2000_p1 = p_shl15_fu_1992_p3;

assign p_shl15_fu_1992_p3 = {{src_kernel_win_1_val_0_1_fu_202}, {ap_const_lv2_0}};

assign p_shl16_cast_fu_2215_p1 = p_shl16_fu_2207_p3;

assign p_shl16_fu_2207_p3 = {{src_kernel_win_2_val_2_1_fu_242}, {ap_const_lv11_0}};

assign p_shl17_cast_fu_2227_p1 = p_shl17_fu_2219_p3;

assign p_shl17_fu_2219_p3 = {{src_kernel_win_2_val_2_1_fu_242}, {ap_const_lv2_0}};

assign p_shl18_cast_fu_2266_p1 = p_shl18_fu_2258_p3;

assign p_shl18_fu_2258_p3 = {{src_kernel_win_2_val_1_1_1_fu_238}, {ap_const_lv11_0}};

assign p_shl19_cast_fu_2278_p1 = p_shl19_fu_2270_p3;

assign p_shl19_fu_2270_p3 = {{src_kernel_win_2_val_1_1_1_fu_238}, {ap_const_lv2_0}};

assign p_shl1_cast_fu_1439_p1 = p_shl1_fu_1431_p3;

assign p_shl1_fu_1431_p3 = {{src_kernel_win_0_val_2_1_fu_194}, {ap_const_lv11_0}};

assign p_shl20_cast_fu_2300_p1 = p_shl20_fu_2292_p3;

assign p_shl20_fu_2292_p3 = {{src_kernel_win_2_val_1_0_fu_2160_p3}, {ap_const_lv11_0}};

assign p_shl21_cast_fu_2312_p1 = p_shl21_fu_2304_p3;

assign p_shl21_fu_2304_p3 = {{src_kernel_win_2_val_1_0_fu_2160_p3}, {ap_const_lv2_0}};

assign p_shl22_cast_fu_2367_p1 = p_shl22_fu_2359_p3;

assign p_shl22_fu_2359_p3 = {{src_kernel_win_2_val_0_1_fu_226}, {ap_const_lv11_0}};

assign p_shl23_cast_fu_2379_p1 = p_shl23_fu_2371_p3;

assign p_shl23_fu_2371_p3 = {{src_kernel_win_2_val_0_1_fu_226}, {ap_const_lv2_0}};

assign p_shl2_cast_fu_1451_p1 = p_shl2_fu_1443_p3;

assign p_shl2_fu_1443_p3 = {{src_kernel_win_0_val_2_1_fu_194}, {ap_const_lv2_0}};

assign p_shl3_cast_fu_1490_p1 = p_shl3_fu_1482_p3;

assign p_shl3_fu_1482_p3 = {{src_kernel_win_0_val_1_1_1_fu_190}, {ap_const_lv11_0}};

assign p_shl4_cast_fu_1502_p1 = p_shl4_fu_1494_p3;

assign p_shl4_fu_1494_p3 = {{src_kernel_win_0_val_1_1_1_fu_190}, {ap_const_lv2_0}};

assign p_shl5_cast_fu_1524_p1 = p_shl5_fu_1516_p3;

assign p_shl5_fu_1516_p3 = {{src_kernel_win_0_val_1_0_fu_1384_p3}, {ap_const_lv11_0}};

assign p_shl6_cast_fu_1536_p1 = p_shl6_fu_1528_p3;

assign p_shl6_fu_1528_p3 = {{src_kernel_win_0_val_1_0_fu_1384_p3}, {ap_const_lv2_0}};

assign p_shl7_cast_fu_1603_p1 = p_shl7_fu_1595_p3;

assign p_shl7_fu_1595_p3 = {{src_kernel_win_0_val_0_1_fu_178}, {ap_const_lv2_0}};

assign p_shl8_cast_fu_1836_p1 = p_shl8_fu_1828_p3;

assign p_shl8_fu_1828_p3 = {{src_kernel_win_1_val_2_1_fu_218}, {ap_const_lv11_0}};

assign p_shl9_cast_fu_1848_p1 = p_shl9_fu_1840_p3;

assign p_shl9_fu_1840_p3 = {{src_kernel_win_1_val_2_1_fu_218}, {ap_const_lv2_0}};

assign p_shl_cast_fu_1591_p1 = p_shl_fu_1583_p3;

assign p_shl_fu_1583_p3 = {{src_kernel_win_0_val_0_1_fu_178}, {ap_const_lv11_0}};

assign rev1_fu_801_p2 = (tmp_25_fu_793_p3 ^ ap_const_lv1_1);

assign rev2_fu_871_p2 = (tmp_28_fu_863_p3 ^ ap_const_lv1_1);

assign rev3_fu_1097_p2 = (tmp_46_fu_1089_p3 ^ ap_const_lv1_1);

assign rev6_fu_731_p2 = (tmp_20_fu_723_p3 ^ ap_const_lv1_1);

assign rev_fu_673_p2 = (ult_fu_668_p2 ^ ap_const_lv1_1);

assign row_assign_8_0_1_t_fu_1004_p2 = (p_neg392_i_cast_fu_570_p2 - y_1_0_1_fu_996_p3);

assign row_assign_8_0_2_t_fu_1047_p2 = (p_neg392_i_cast_fu_570_p2 - y_1_0_2_fu_1039_p3);

assign row_assign_8_fu_961_p2 = (p_neg392_i_cast_fu_570_p2 - y_1_fu_953_p3);

assign rows_cast_cast_fu_547_p1 = p_src_rows_V_read;

assign sel_tmp1_fu_1179_p2 = (brmerge1_fu_1114_p2 ^ ap_const_lv1_1);

assign sel_tmp2_fu_1185_p2 = (tmp_21_fu_1161_p2 & sel_tmp1_fu_1179_p2);

assign sel_tmp_fu_1171_p3 = ((brmerge1_fu_1114_p2[0:0] === 1'b1) ? ImagLoc_x_cast_mux_cast_fu_1127_p1 : p_assign_2_fu_1166_p2);

assign src_kernel_win_0_val_0_0_fu_1366_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_44_fu_1355_p5 : col_buf_0_val_0_0_fu_1273_p3);

assign src_kernel_win_0_val_1_0_fu_1384_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_49_fu_1373_p5 : col_buf_0_val_1_0_fu_1291_p3);

assign src_kernel_win_0_val_2_0_fu_1402_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_50_fu_1391_p5 : col_buf_0_val_2_0_fu_1309_p3);

assign src_kernel_win_1_val_0_0_fu_1763_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_57_fu_1752_p5 : col_buf_1_val_0_0_fu_1670_p3);

assign src_kernel_win_1_val_1_0_fu_1781_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_58_fu_1770_p5 : col_buf_1_val_1_0_fu_1688_p3);

assign src_kernel_win_1_val_2_0_fu_1799_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_59_fu_1788_p5 : col_buf_1_val_2_0_fu_1706_p3);

assign src_kernel_win_2_val_0_0_fu_2142_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_65_fu_2131_p5 : col_buf_2_val_0_0_fu_2058_p3);

assign src_kernel_win_2_val_1_0_fu_2160_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_67_fu_2149_p5 : col_buf_2_val_1_0_fu_2076_p3);

assign src_kernel_win_2_val_2_0_fu_2178_p3 = ((tmp_12_reg_3318[0:0] === 1'b1) ? tmp_68_fu_2167_p5 : col_buf_2_val_2_0_fu_2094_p3);

assign tmp100_cast_fu_2249_p1 = grp_fu_2948_p3;

assign tmp102_cast_fu_2800_p1 = tmp70_reg_3499;

assign tmp103_cast_fu_2349_p1 = tmp69_fu_2344_p2;

assign tmp104_cast_fu_2813_p1 = tmp71_reg_3504;

assign tmp56_fu_2544_p2 = (p_Val2_18_0_0_2_cast_fu_2534_p1 + tmp_223_0_1_cast_fu_2540_p1);

assign tmp57_fu_1568_p2 = (p_Val2_15_0_1_1_fu_2927_p2 + tmp_223_0_2_cast_cast_fu_1564_p1);

assign tmp58_fu_1577_p2 = (tmp93_cast_fu_1573_p1 + tmp_223_0_1_2_cast_cast_fu_1550_p1);

assign tmp59_fu_1635_p2 = (tmp_223_0_2_1_cast_cast_fu_1617_p1 + tmp_223_0_2_2_cast_cast_fu_1631_p1);

assign tmp62_fu_2669_p2 = (p_Val2_18_1_0_2_cast_fu_2659_p1 + tmp_223_1_1_cast_fu_2665_p1);

assign tmp63_fu_1965_p2 = (p_Val2_15_1_1_1_fu_2941_p2 + tmp_223_1_2_cast_cast_fu_1961_p1);

assign tmp64_fu_1974_p2 = (tmp98_cast_fu_1970_p1 + tmp_223_1_1_2_cast_cast_fu_1947_p1);

assign tmp65_fu_2032_p2 = (tmp_223_1_2_1_cast_cast_fu_2014_p1 + tmp_223_1_2_2_cast_cast_fu_2028_p1);

assign tmp68_fu_2794_p2 = (p_Val2_18_2_0_2_cast_fu_2784_p1 + tmp_223_2_1_cast_fu_2790_p1);

assign tmp69_fu_2344_p2 = (p_Val2_15_2_1_1_fu_2934_p2 + tmp_223_2_2_cast_cast_fu_2340_p1);

assign tmp70_fu_2353_p2 = (tmp103_cast_fu_2349_p1 + tmp_223_2_1_2_cast_cast_fu_2326_p1);

assign tmp71_fu_2411_p2 = (tmp_223_2_2_1_cast_cast_fu_2393_p1 + tmp_223_2_2_2_cast_cast_fu_2407_p1);

assign tmp90_cast_fu_1473_p1 = grp_fu_2909_p3;

assign tmp92_cast_fu_2550_p1 = tmp58_reg_3459;

assign tmp93_cast_fu_1573_p1 = tmp57_fu_1568_p2;

assign tmp94_cast_fu_2563_p1 = tmp59_reg_3464;

assign tmp95_cast_fu_1870_p1 = grp_fu_2918_p3;

assign tmp97_cast_fu_2675_p1 = tmp64_reg_3479;

assign tmp98_cast_fu_1970_p1 = tmp63_fu_1965_p2;

assign tmp99_cast_fu_2688_p1 = tmp65_reg_3484;

assign tmp_10_fu_663_p2 = (p_014_0_i_reg_525 < p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_11_fu_695_p2 = (p_anchor_2_1_cast_cast_fu_584_p1 == tmp_41_cast_cast_fu_648_p1? 1'b1: 1'b0);

assign tmp_124_2_fu_604_p2 = (p_src_cols_V_read == ap_const_lv8_1? 1'b1: 1'b0);

assign tmp_127_2_fu_609_p3 = {{p_src_cols_V_read}, {ap_const_lv1_0}};

assign tmp_128_2_cast_fu_622_p1 = tmp_128_2_fu_616_p2;

assign tmp_128_2_fu_616_p2 = ($signed(ap_const_lv9_1FE) + $signed(tmp_127_2_fu_609_p3));

assign tmp_12_fu_712_p2 = (p_014_0_i_reg_525 > p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_13_fu_717_p2 = ($signed(ap_const_lv9_1FF) + $signed(tmp_41_cast_cast_fu_648_p1));

assign tmp_14_fu_737_p2 = ($signed(tmp_13_fu_717_p2) < $signed(rows_cast_cast_fu_547_p1)? 1'b1: 1'b0);

assign tmp_15_fu_576_p1 = p_src_cols_V_read[1:0];

assign tmp_179_0_1_fu_700_p2 = (p_014_0_i_reg_525 == ap_const_lv8_0? 1'b1: 1'b0);

assign tmp_179_0_2_fu_706_p2 = (p_014_0_i_reg_525 == ap_const_lv8_1? 1'b1: 1'b0);

assign tmp_17_fu_593_p1 = p_src_rows_V_read[0:0];

assign tmp_18_fu_679_p4 = {{p_014_0_i_reg_525[ap_const_lv32_7 : ap_const_lv32_1]}};

assign tmp_19_fu_1103_p2 = ($signed(ImagLoc_x_fu_1083_p2) < $signed(cols_cast_cast_fu_551_p1)? 1'b1: 1'b0);

assign tmp_1_fu_555_p2 = (tmp_s_reg_514 + ap_const_lv2_1);

assign tmp_1_i_i1_fu_2715_p1 = tmp_74_fu_2707_p3;

assign tmp_1_i_i2_fu_2840_p1 = tmp_80_fu_2832_p3;

assign tmp_1_i_i_fu_2590_p1 = tmp_60_fu_2582_p3;

assign tmp_203_0_cast_mux_cast_fu_932_p3 = ((or_cond_i423_i_fu_742_p2[0:0] === 1'b1) ? tmp_31_fu_928_p1 : ap_const_lv2_0);

assign tmp_205_0_1_fu_807_p2 = ($signed(p_assign_6_0_1_cast_fu_789_p1) < $signed(rows_cast_cast_fu_547_p1)? 1'b1: 1'b0);

assign tmp_205_0_2_fu_877_p2 = ($signed(p_assign_6_0_2_cast_fu_859_p1) < $signed(rows_cast_cast_fu_547_p1)? 1'b1: 1'b0);

assign tmp_20_fu_723_p3 = tmp_13_fu_717_p2[ap_const_lv32_8];

assign tmp_215_0_1_fu_844_p2 = ($signed(p_p2_i424_i_0_1_cast_fu_840_p1) < $signed(rows_cast_cast_fu_547_p1)? 1'b1: 1'b0);

assign tmp_215_0_2_fu_914_p2 = ($signed(p_p2_i424_i_0_2_cast_fu_910_p1) < $signed(rows_cast_cast_fu_547_p1)? 1'b1: 1'b0);

assign tmp_21_fu_1161_p2 = ($signed(p_p2_i_i_fu_1149_p3) < $signed(cols_cast_cast_fu_551_p1)? 1'b1: 1'b0);

assign tmp_223_0_0_1_cast_fu_1465_p1 = $unsigned(p_Val2_15_0_0_1_cast_fu_1461_p1);

assign tmp_223_0_1_2_cast_cast_fu_1550_p1 = $unsigned(p_Val2_15_0_1_2_cast_fu_1546_p1);

assign tmp_223_0_1_cast_fu_2540_p1 = $unsigned(p_Val2_15_0_1_cast_fu_2537_p1);

assign tmp_223_0_2_1_cast_cast_fu_1617_p1 = $unsigned(p_Val2_15_0_2_1_cast_fu_1613_p1);

assign tmp_223_0_2_2_cast_cast_fu_1631_p1 = p_Val2_15_0_2_2_fu_1625_p2;

assign tmp_223_0_2_cast_cast_fu_1564_p1 = p_Val2_15_0_2_fu_1558_p2;

assign tmp_223_1_0_1_cast_fu_1862_p1 = $unsigned(p_Val2_15_1_0_1_cast_fu_1858_p1);

assign tmp_223_1_1_2_cast_cast_fu_1947_p1 = $unsigned(p_Val2_15_1_1_2_cast_fu_1943_p1);

assign tmp_223_1_1_cast_fu_2665_p1 = $unsigned(p_Val2_15_1_1_cast_fu_2662_p1);

assign tmp_223_1_2_1_cast_cast_fu_2014_p1 = $unsigned(p_Val2_15_1_2_1_cast_fu_2010_p1);

assign tmp_223_1_2_2_cast_cast_fu_2028_p1 = p_Val2_15_1_2_2_fu_2022_p2;

assign tmp_223_1_2_cast_cast_fu_1961_p1 = p_Val2_15_1_2_fu_1955_p2;

assign tmp_223_2_0_1_cast_fu_2241_p1 = $unsigned(p_Val2_15_2_0_1_cast_fu_2237_p1);

assign tmp_223_2_1_2_cast_cast_fu_2326_p1 = $unsigned(p_Val2_15_2_1_2_cast_fu_2322_p1);

assign tmp_223_2_1_cast_fu_2790_p1 = $unsigned(p_Val2_15_2_1_cast_fu_2787_p1);

assign tmp_223_2_2_1_cast_cast_fu_2393_p1 = $unsigned(p_Val2_15_2_2_1_cast_fu_2389_p1);

assign tmp_223_2_2_2_cast_cast_fu_2407_p1 = p_Val2_15_2_2_2_fu_2401_p2;

assign tmp_223_2_2_cast_cast_fu_2340_p1 = p_Val2_15_2_2_fu_2334_p2;

assign tmp_22_fu_748_p3 = tmp_13_fu_717_p2[ap_const_lv32_8];

assign tmp_23_fu_774_p2 = ($signed(p_p2_i424_i_fu_766_p3) < $signed(rows_cast_cast_fu_547_p1)? 1'b1: 1'b0);

assign tmp_24_fu_779_p1 = p_p2_i424_i_fu_766_p3[1:0];

assign tmp_25_fu_793_p3 = p_assign_6_0_1_fu_783_p2[ap_const_lv32_7];

assign tmp_26_fu_818_p3 = p_assign_6_0_1_fu_783_p2[ap_const_lv32_7];

assign tmp_27_fu_849_p1 = p_p2_i424_i_0_1_fu_832_p3[1:0];

assign tmp_28_fu_863_p3 = p_assign_6_0_2_fu_853_p2[ap_const_lv32_7];

assign tmp_29_fu_888_p3 = p_assign_6_0_2_fu_853_p2[ap_const_lv32_7];

assign tmp_2_fu_561_p2 = (tmp_s_reg_514 == ap_const_lv2_2? 1'b1: 1'b0);

assign tmp_30_fu_919_p1 = p_p2_i424_i_0_2_fu_902_p3[1:0];

assign tmp_31_fu_928_p1 = tmp_13_fu_717_p2[1:0];

assign tmp_32_fu_940_p2 = (tmp_4_fu_636_p2 - tmp_24_fu_779_p1);

assign tmp_33_fu_945_p3 = ((tmp_23_fu_774_p2[0:0] === 1'b1) ? tmp_24_fu_779_p1 : tmp_32_fu_940_p2);

assign tmp_34_fu_971_p1 = p_assign_6_0_1_fu_783_p2[1:0];

assign tmp_35_fu_983_p2 = (tmp_4_fu_636_p2 - tmp_27_fu_849_p1);

assign tmp_36_fu_1212_p1 = $unsigned(x_cast_fu_1199_p1);

assign tmp_3_fu_588_p2 = (p_src_rows_V_read == ap_const_lv8_1? 1'b1: 1'b0);

assign tmp_40_fu_988_p3 = ((tmp_215_0_1_fu_844_p2[0:0] === 1'b1) ? tmp_27_fu_849_p1 : tmp_35_fu_983_p2);

assign tmp_41_cast_cast_fu_648_p1 = p_014_0_i_reg_525;

assign tmp_41_fu_1014_p1 = p_assign_6_0_2_fu_853_p2[1:0];

assign tmp_42_fu_1026_p2 = (tmp_4_fu_636_p2 - tmp_30_fu_919_p1);

assign tmp_43_fu_1031_p3 = ((tmp_215_0_2_fu_914_p2[0:0] === 1'b1) ? tmp_30_fu_919_p1 : tmp_42_fu_1026_p2);

assign tmp_44_cast_cast_fu_1052_p1 = p_027_0_i_reg_536;

assign tmp_45_fu_1067_p4 = {{p_027_0_i_reg_536[ap_const_lv32_7 : ap_const_lv32_1]}};

assign tmp_46_fu_1089_p3 = ImagLoc_x_fu_1083_p2[ap_const_lv32_8];

assign tmp_47_fu_1131_p3 = ImagLoc_x_fu_1083_p2[ap_const_lv32_8];

assign tmp_48_fu_1203_p1 = x_fu_1191_p3[1:0];

assign tmp_4_fu_636_p2 = (tmp_5_fu_596_p3 ^ ap_const_lv2_2);

assign tmp_52_fu_2628_p4 = {{p_Val2_3_fu_2566_p2[ap_const_lv32_1A : ap_const_lv32_16]}};

assign tmp_5_fu_596_p3 = {{tmp_17_fu_593_p1}, {ap_const_lv1_0}};

assign tmp_60_fu_2582_p3 = p_Val2_3_fu_2566_p2[ap_const_lv32_D];

assign tmp_61_fu_2753_p4 = {{p_Val2_s_fu_2691_p2[ap_const_lv32_1A : ap_const_lv32_16]}};

assign tmp_66_fu_2594_p3 = p_Val2_3_fu_2566_p2[ap_const_lv32_15];

assign tmp_69_fu_2878_p4 = {{p_Val2_7_fu_2816_p2[ap_const_lv32_1A : ap_const_lv32_16]}};

assign tmp_6_fu_626_p2 = (ap_const_lv8_2 + p_src_cols_V_read);

assign tmp_70_fu_2608_p3 = p_Val2_2_fu_2602_p2[ap_const_lv32_7];

assign tmp_74_fu_2707_p3 = p_Val2_s_fu_2691_p2[ap_const_lv32_D];

assign tmp_75_fu_2719_p3 = p_Val2_s_fu_2691_p2[ap_const_lv32_15];

assign tmp_76_fu_2733_p3 = p_Val2_5_fu_2727_p2[ap_const_lv32_7];

assign tmp_7_fu_631_p2 = (ap_const_lv8_2 + p_src_rows_V_read);

assign tmp_80_fu_2832_p3 = p_Val2_7_fu_2816_p2[ap_const_lv32_D];

assign tmp_81_fu_2844_p3 = p_Val2_7_fu_2816_p2[ap_const_lv32_15];

assign tmp_82_fu_2858_p3 = p_Val2_9_fu_2852_p2[ap_const_lv32_7];

assign tmp_8_fu_642_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_15_fu_576_p1));

assign tmp_fu_567_p1 = p_src_rows_V_read[1:0];

assign ult_fu_668_p2 = (p_014_0_i_reg_525 < p_src_rows_V_read? 1'b1: 1'b0);

assign x_cast_fu_1199_p1 = $signed(x_fu_1191_p3);

assign x_fu_1191_p3 = ((sel_tmp2_fu_1185_p2[0:0] === 1'b1) ? p_p2_i_i_cast_cast_fu_1157_p1 : sel_tmp_fu_1171_p3);

assign y_1_0_1_fu_996_p3 = ((brmerge3_fu_966_p2[0:0] === 1'b1) ? p_assign_6_0_1_cast_mux_cast_fu_975_p3 : tmp_40_fu_988_p3);

assign y_1_0_2_fu_1039_p3 = ((brmerge4_fu_1009_p2[0:0] === 1'b1) ? p_assign_6_0_2_cast_mux_cast_fu_1018_p3 : tmp_43_fu_1031_p3);

assign y_1_fu_953_p3 = ((brmerge_fu_923_p2[0:0] === 1'b1) ? tmp_203_0_cast_mux_cast_fu_932_p3 : tmp_33_fu_945_p3);
always @ (posedge ap_clk) begin
    p_Val2_15_0_1_reg_3454[1:0] <= 2'b00;
    tmp59_reg_3464[1:0] <= 2'b00;
    p_Val2_15_1_1_reg_3474[1:0] <= 2'b00;
    tmp65_reg_3484[1:0] <= 2'b00;
    p_Val2_15_2_1_reg_3494[1:0] <= 2'b00;
    tmp71_reg_3504[1:0] <= 2'b00;
end



endmodule //EdgeDetect_Top_Filter2D

