INFO-FLOW: Workspace /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1 opened at Wed Sep 14 20:23:27 CST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.48 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.62 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
Execute     config_export -version=2.0.1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.63 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
Execute   source ./project/solution1/directives.tcl 
Execute     set_directive_top -name channel_gen channel_gen 
INFO: [HLS 200-1510] Running: set_directive_top -name channel_gen channel_gen 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.659 MB.
INFO: [HLS 200-10] Analyzing design file '../channel_code/rand.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../channel_code/rand.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang ../channel_code/rand.cpp -foptimization-record-file=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.rand.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.rand.cpp.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.rand.cpp.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top channel_gen -name=channel_gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.25 sec.
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/utils.hpp:72:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/utils.hpp:83:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/utils.hpp:94:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/utils.hpp:105:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:106:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:123:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:134:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:141:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:148:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:155:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:183:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:189:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:203:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:228:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:360:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:363:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:366:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:370:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:373:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:379:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:448:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:452:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:454:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:471:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:473:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:489:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:491:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:493:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:495:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:497:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:499:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:501:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:503:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:505:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:507:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:510:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:516:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:518:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:520:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:522:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:524:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:526:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:529:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:531:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:534:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:536:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:956:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:957:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:967:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:968:9
Execute       clang_tidy xilinx-systemc-detector /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/.systemc_flag -fix-errors /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.09 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/all.directive.json -fix-errors /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.04 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.7 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang-tidy.rand.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang-tidy.rand.pp.0.cpp.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang-tidy.rand.pp.0.cpp.err.log 
Command         ap_eval done; 3.93 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.3 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/xilinx-dataflow-lawyer.rand.pp.0.cpp.diag.yml /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/xilinx-dataflow-lawyer.rand.pp.0.cpp.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/xilinx-dataflow-lawyer.rand.pp.0.cpp.err.log 
Command       ap_eval done; 1.98 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.rand.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.rand.pp.0.cpp.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.rand.pp.0.cpp.err.log 
Command       ap_eval done; 1.97 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/utils.hpp:72:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/utils.hpp:83:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/utils.hpp:94:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/utils.hpp:105:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:106:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:123:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:134:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:141:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:148:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:155:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:183:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:189:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:203:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:228:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:360:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:363:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:366:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:370:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:373:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:379:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:448:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:452:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:454:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:471:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:473:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:489:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:491:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:493:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:495:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:497:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:499:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:501:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:503:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:505:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:507:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:510:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:516:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:518:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:520:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:522:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:524:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:526:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:529:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:531:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:534:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:536:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:956:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:957:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:967:9
WARNING: [HLS 207-5514] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ../channel_code/xf_fintech/rng.hpp:968:9
WARNING: [HLS 207-5301] unused parameter 'seed': ../channel_code/xf_fintech/rng.hpp:1070:31
WARNING: [HLS 207-5301] unused parameter 'seed': ../channel_code/xf_fintech/rng.hpp:1079:41
WARNING: [HLS 207-5301] unused parameter 'data': ../channel_code/xf_fintech/rng.hpp:1086:34
WARNING: [HLS 207-5301] unused parameter 'uniformR': ../channel_code/xf_fintech/rng.hpp:1100:22
WARNING: [HLS 207-5301] unused parameter 'uniformR': ../channel_code/xf_fintech/rng.hpp:1110:22
WARNING: [HLS 207-5301] unused parameter 'gaussianR': ../channel_code/xf_fintech/rng.hpp:1110:39
WARNING: [HLS 207-5301] unused parameter 'gaussR': ../channel_code/xf_fintech/rng.hpp:1118:25
WARNING: [HLS 207-5301] unused parameter 'gaussL': ../channel_code/xf_fintech/rng.hpp:1118:40
WARNING: [HLS 207-5301] unused parameter 'seed': ../channel_code/xf_fintech/rng.hpp:1401:30
WARNING: [HLS 207-5301] unused parameter 'seed': ../channel_code/xf_fintech/rng.hpp:1410:41
WARNING: [HLS 207-5301] unused parameter 'data': ../channel_code/xf_fintech/rng.hpp:1417:34
WARNING: [HLS 207-5301] unused parameter 'A': ../channel_code/xf_fintech/rng.hpp:1426:34
WARNING: [HLS 207-5301] unused parameter 'B': ../channel_code/xf_fintech/rng.hpp:1426:49
WARNING: [HLS 207-5301] unused parameter 'C': ../channel_code/xf_fintech/rng.hpp:1426:64
WARNING: [HLS 207-5301] unused parameter 'uniformR': ../channel_code/xf_fintech/rng.hpp:1441:22
WARNING: [HLS 207-5301] unused parameter 'uniformR': ../channel_code/xf_fintech/rng.hpp:1450:22
WARNING: [HLS 207-5301] unused parameter 'gaussianR': ../channel_code/xf_fintech/rng.hpp:1450:39
INFO: [HLS 200-10] Analyzing design file '../channel_code/channel_gen.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../channel_code/channel_gen.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang ../channel_code/channel_gen.cpp -foptimization-record-file=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.channel_gen.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.channel_gen.cpp.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.channel_gen.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top channel_gen -name=channel_gen 
Execute       list_core -type functional_unit 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.57 sec.
Execute       clang_tidy xilinx-systemc-detector /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/.systemc_flag -fix-errors /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/all.directive.json -fix-errors /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang-tidy.channel_gen.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang-tidy.channel_gen.pp.0.cpp.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang-tidy.channel_gen.pp.0.cpp.err.log 
Command         ap_eval done; 1.05 sec.
Command       clang_tidy done; 1.12 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/xilinx-dataflow-lawyer.channel_gen.pp.0.cpp.diag.yml /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/xilinx-dataflow-lawyer.channel_gen.pp.0.cpp.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/xilinx-dataflow-lawyer.channel_gen.pp.0.cpp.err.log 
Command       ap_eval done; 0.63 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.channel_gen.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.channel_gen.pp.0.cpp.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.channel_gen.pp.0.cpp.err.log 
Command       ap_eval done; 0.59 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.76 seconds. CPU system time: 0.97 seconds. Elapsed time: 23.68 seconds; current allocated memory: 255.863 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.g.bc" "/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.g.bc /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.g.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.0.bc > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 1.74 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.74 sec.
Execute       run_link_or_opt -opt -out /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=channel_gen -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=channel_gen -reflow-float-conversion -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.7 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.7 sec.
Execute       run_link_or_opt -out /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.28 sec.
Execute       run_link_or_opt -opt -out /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=channel_gen 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=channel_gen -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.28 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.28 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=channel_gen -mllvm -hls-db-dir -mllvm /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium > /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 2.64 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'float xf::fintech::inverseCumulativeNormalPPND7<float>(float)' (../channel_code/xf_fintech/rng.hpp:323:26)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937::next()' into 'xf::fintech::MT19937IcnRng<float>::next()' (../channel_code/xf_fintech/rng.hpp:1247:34)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'rand(hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (../channel_code/rand.cpp:10:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'rand(hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (../channel_code/rand.cpp:16:10)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<float>::next()' into 'rand(hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (../channel_code/rand.cpp:15:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:42:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:216:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:204:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:198:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:190:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:178:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:171:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:163:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:151:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:145:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:137:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:125:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:119:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:111:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:103:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:100:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read()' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:98:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<64>, 1ul, 1ul, 1ul> const&)' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:87:13)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.210.220.230.240.250.260.270.280.328.338)' into 'fp_struct<double>::to_double() const (.207.217.227.237.247.257.267.277.325.335)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.207.217.227.237.247.257.267.277.325.335)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'float xf::fintech::internal::FPTwoSub<float>(float, float)' into 'float xf::fintech::inverseCumulativeNormalPPND7<float>(float)' (../channel_code/xf_fintech/rng.hpp:273:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'float xf::fintech::inverseCumulativeNormalPPND7<float>(float)' (../channel_code/xf_fintech/rng.hpp:273:0)
INFO: [HLS 214-178] Inlining function 'float xf::fintech::internal::FPTwoMul<float>(float, float)' into 'float xf::fintech::inverseCumulativeNormalPPND7<float>(float)' (../channel_code/xf_fintech/rng.hpp:273:0)
INFO: [HLS 214-178] Inlining function 'xf::fintech::MT19937IcnRng<float>::seedInitialization(ap_uint<32>)' into 'rand(hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' (../channel_code/rand.cpp:7:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'channel_gen(hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<64>, 1ul, 1ul, 1ul>, 0>&)' (../channel_code/channel_gen.cpp:5:0)
WARNING: [HLS 214-281] Estimating pipelined function 'pow_reduce::pow_generic<double>' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i22.s_struct.ap_fixeds' into 'rand(hls::stream<ap_fixed<22, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.69 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.33 seconds; current allocated memory: 259.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 259.438 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top channel_gen -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.0.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.79 seconds; current allocated memory: 363.462 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.1.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command         transform done; 0.55 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1000: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.45 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 524.314 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.g.1.bc to /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.o.1.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (../channel_code/channel_gen.cpp:50) in function 'channel_gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_115_4' (../channel_code/channel_gen.cpp:18) in function 'channel_gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_6' (../channel_code/channel_gen.cpp:18) in function 'channel_gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_7' (../channel_code/channel_gen.cpp:18) in function 'channel_gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_9' (../channel_code/channel_gen.cpp:18) in function 'channel_gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_10' (../channel_code/channel_gen.cpp:18) in function 'channel_gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_12' (../channel_code/channel_gen.cpp:18) in function 'channel_gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_13' (../channel_code/channel_gen.cpp:18) in function 'channel_gen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_15' (../channel_code/channel_gen.cpp:18) in function 'channel_gen' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_3taps' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'weight_2taps' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x_real_2taps.V' (../channel_code/channel_gen.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x_imag_2taps.V' (../channel_code/channel_gen.cpp:25) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'n_2taps.V' (../channel_code/channel_gen.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x_real_3taps.V' (../channel_code/channel_gen.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x_imag_3taps.V' (../channel_code/channel_gen.cpp:29) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'n_3taps.V' (../channel_code/channel_gen.cpp:30) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'weight_3taps' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_2taps' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_real_2taps.V' (../channel_code/channel_gen.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_imag_2taps.V' (../channel_code/channel_gen.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_2taps.V' (../channel_code/channel_gen.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_real_3taps.V' (../channel_code/channel_gen.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x_imag_3taps.V' (../channel_code/channel_gen.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_3taps.V' (../channel_code/channel_gen.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [HLS 200-805] An internal stream 'random_num' (../channel_code/channel_gen.cpp:42) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
Command         transform done; 1.03 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../channel_code/xf_fintech/rng.hpp:273:42) to (../channel_code/xf_fintech/rng.hpp:376:9) in function 'xf::fintech::inverseCumulativeNormalPPND7<float>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../channel_code/xf_fintech/rng.hpp:709:20) to (../channel_code/rand.cpp:17:1) in function 'rand'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../channel_code/channel_gen.cpp:92:66) to (../channel_code/channel_gen.cpp:95:19) in function 'channel_gen'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xf::fintech::inverseCumulativeNormalPPND7<float>' into 'rand' (../channel_code/xf_fintech/rng.hpp:1248) automatically.
Command         transform done; 0.6 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.73 seconds; current allocated memory: 683.948 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.o.2.bc -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_96_3' (../channel_code/channel_gen.cpp:14:13) in function 'channel_gen' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_95_2' (../channel_code/channel_gen.cpp:14:13) in function 'channel_gen'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_1.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_1.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_1.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_1.V'.
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_even_0.V' (../channel_code/xf_fintech/rng.hpp:616:22)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_even_1.V' (../channel_code/xf_fintech/rng.hpp:617:22)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (../channel_code/xf_fintech/rng.hpp:737:31)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_even_0.V' (../channel_code/xf_fintech/rng.hpp:741:32)
INFO: [HLS 200-472] Inferring partial write operation for 'x_real_6taps.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'x_real_6taps.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_6taps.V' (../channel_code/channel_gen.cpp:178:18)
INFO: [HLS 200-472] Inferring partial write operation for 'n_9taps.V' (../channel_code/channel_gen.cpp:204:18)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_even_0.V' (../channel_code/xf_fintech/rng.hpp:625:32)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_even_1.V' (../channel_code/xf_fintech/rng.hpp:626:32)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (../channel_code/xf_fintech/rng.hpp:628:31)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_odd_1.V' (../channel_code/xf_fintech/rng.hpp:629:31)
INFO: [HLS 200-472] Inferring partial write operation for 'x_real_6taps.V' (../channel_code/channel_gen.cpp:168:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x_imag_6taps.V' (../channel_code/channel_gen.cpp:169:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x_real_9taps.V' (../channel_code/channel_gen.cpp:195:22)
INFO: [HLS 200-472] Inferring partial write operation for 'x_imag_9taps.V' (../channel_code/channel_gen.cpp:196:22)
Command         transform done; 0.89 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 875.552 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.51 sec.
Command     elaborate done; 35.55 sec.
Execute     ap_eval exec zip -j /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.18 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'channel_gen' ...
Execute       ap_set_top_model channel_gen 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
Execute       get_model_list channel_gen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model channel_gen 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       preproc_iomode -model rand 
Execute       preproc_iomode -model seedInitialization 
Execute       preproc_iomode -model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       preproc_iomode -model pow_generic<double> 
Execute       preproc_iomode -model channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       get_model_list channel_gen -filter all-wo-channel 
INFO-FLOW: Model list for configure: channel_gen_Pipeline_VITIS_LOOP_60_1 pow_generic<double> seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization rand channel_gen_Pipeline_VITIS_LOOP_167_10 channel_gen_Pipeline_VITIS_LOOP_181_12 channel_gen_Pipeline_VITIS_LOOP_141_7 channel_gen_Pipeline_VITIS_LOOP_154_9 channel_gen_Pipeline_VITIS_LOOP_115_4 channel_gen_Pipeline_VITIS_LOOP_128_6 channel_gen_Pipeline_VITIS_LOOP_194_13 channel_gen_Pipeline_VITIS_LOOP_207_15 channel_gen
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_60_1 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_60_1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : seedInitialization_Pipeline_SEED_INIT_LOOP ...
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       apply_spec_resource_limit seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO-FLOW: Configuring Module : seedInitialization ...
Execute       set_default_model seedInitialization 
Execute       apply_spec_resource_limit seedInitialization 
INFO-FLOW: Configuring Module : rand ...
Execute       set_default_model rand 
Execute       apply_spec_resource_limit rand 
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_167_10 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_167_10 
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_181_12 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_181_12 
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_141_7 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_141_7 
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_154_9 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_154_9 
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_115_4 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_115_4 
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_128_6 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_128_6 
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_194_13 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_194_13 
INFO-FLOW: Configuring Module : channel_gen_Pipeline_VITIS_LOOP_207_15 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       apply_spec_resource_limit channel_gen_Pipeline_VITIS_LOOP_207_15 
INFO-FLOW: Configuring Module : channel_gen ...
Execute       set_default_model channel_gen 
Execute       apply_spec_resource_limit channel_gen 
INFO-FLOW: Model list for preprocess: channel_gen_Pipeline_VITIS_LOOP_60_1 pow_generic<double> seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization rand channel_gen_Pipeline_VITIS_LOOP_167_10 channel_gen_Pipeline_VITIS_LOOP_181_12 channel_gen_Pipeline_VITIS_LOOP_141_7 channel_gen_Pipeline_VITIS_LOOP_154_9 channel_gen_Pipeline_VITIS_LOOP_115_4 channel_gen_Pipeline_VITIS_LOOP_128_6 channel_gen_Pipeline_VITIS_LOOP_194_13 channel_gen_Pipeline_VITIS_LOOP_207_15 channel_gen
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_60_1 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_60_1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: seedInitialization_Pipeline_SEED_INIT_LOOP ...
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       cdfg_preprocess -model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       rtl_gen_preprocess seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO-FLOW: Preprocessing Module: seedInitialization ...
Execute       set_default_model seedInitialization 
Execute       cdfg_preprocess -model seedInitialization 
Execute       rtl_gen_preprocess seedInitialization 
INFO-FLOW: Preprocessing Module: rand ...
Execute       set_default_model rand 
Execute       cdfg_preprocess -model rand 
Execute       rtl_gen_preprocess rand 
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_167_10 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_167_10 
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_181_12 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_181_12 
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_141_7 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_141_7 
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_154_9 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_154_9 
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_115_4 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_115_4 
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_128_6 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_128_6 
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_194_13 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_194_13 
INFO-FLOW: Preprocessing Module: channel_gen_Pipeline_VITIS_LOOP_207_15 ...
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       cdfg_preprocess -model channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_207_15 
INFO-FLOW: Preprocessing Module: channel_gen ...
Execute       set_default_model channel_gen 
Execute       cdfg_preprocess -model channel_gen 
Execute       rtl_gen_preprocess channel_gen 
INFO-FLOW: Model list for synthesis: channel_gen_Pipeline_VITIS_LOOP_60_1 pow_generic<double> seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization rand channel_gen_Pipeline_VITIS_LOOP_167_10 channel_gen_Pipeline_VITIS_LOOP_181_12 channel_gen_Pipeline_VITIS_LOOP_141_7 channel_gen_Pipeline_VITIS_LOOP_154_9 channel_gen_Pipeline_VITIS_LOOP_115_4 channel_gen_Pipeline_VITIS_LOOP_128_6 channel_gen_Pipeline_VITIS_LOOP_194_13 channel_gen_Pipeline_VITIS_LOOP_207_15 channel_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_60_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 876.352 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_60_1.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_60_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 876.656 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_60_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 877.304 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 878.025 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seedInitialization_Pipeline_SEED_INIT_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       schedule -model seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SEED_INIT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 2, loop 'SEED_INIT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 878.208 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling seedInitialization_Pipeline_SEED_INIT_LOOP.
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       bind -model seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 878.361 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.bind.adb -f 
INFO-FLOW: Finish binding seedInitialization_Pipeline_SEED_INIT_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seedInitialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seedInitialization 
Execute       schedule -model seedInitialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 878.475 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.sched.adb -f 
INFO-FLOW: Finish scheduling seedInitialization.
Execute       set_default_model seedInitialization 
Execute       bind -model seedInitialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.565 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.bind.adb -f 
INFO-FLOW: Finish binding seedInitialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rand' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rand 
Execute       schedule -model rand 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 879.475 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.sched.adb -f 
INFO-FLOW: Finish scheduling rand.
Execute       set_default_model rand 
Execute       bind -model rand 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 880.609 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.bind.adb -f 
INFO-FLOW: Finish binding rand.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_167_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_167_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_167_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 880.811 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_167_10.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_167_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 880.999 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_167_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_181_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_181_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_20) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_181_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 881.224 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_181_12.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_181_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 881.467 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_181_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_141_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_141_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 881.656 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_141_7.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_141_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 881.953 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_141_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_154_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_154_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_154_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 882.164 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_154_9.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_154_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 882.422 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_154_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_115_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_115_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 882.558 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_115_4.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_115_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 882.800 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_115_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_128_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_128_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_128_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 882.986 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_128_6.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_128_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 883.234 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_128_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_194_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_194_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 883.390 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_194_13.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_194_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 883.574 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_194_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen_Pipeline_VITIS_LOOP_207_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       schedule -model channel_gen_Pipeline_VITIS_LOOP_207_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_207_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 883.813 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen_Pipeline_VITIS_LOOP_207_15.
Execute       set_default_model channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       bind -model channel_gen_Pipeline_VITIS_LOOP_207_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 884.030 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.bind.adb -f 
INFO-FLOW: Finish binding channel_gen_Pipeline_VITIS_LOOP_207_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'channel_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model channel_gen 
Execute       schedule -model channel_gen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 885.436 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.sched.adb -f 
INFO-FLOW: Finish scheduling channel_gen.
Execute       set_default_model channel_gen 
Execute       bind -model channel_gen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 887.409 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.bind.adb -f 
INFO-FLOW: Finish binding channel_gen.
Execute       get_model_list channel_gen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       rtl_gen_preprocess seedInitialization 
Execute       rtl_gen_preprocess rand 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       rtl_gen_preprocess channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       rtl_gen_preprocess channel_gen 
INFO-FLOW: Model list for RTL generation: channel_gen_Pipeline_VITIS_LOOP_60_1 pow_generic<double> seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization rand channel_gen_Pipeline_VITIS_LOOP_167_10 channel_gen_Pipeline_VITIS_LOOP_181_12 channel_gen_Pipeline_VITIS_LOOP_141_7 channel_gen_Pipeline_VITIS_LOOP_154_9 channel_gen_Pipeline_VITIS_LOOP_115_4 channel_gen_Pipeline_VITIS_LOOP_128_6 channel_gen_Pipeline_VITIS_LOOP_194_13 channel_gen_Pipeline_VITIS_LOOP_207_15 channel_gen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_60_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_60_1 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_60_1' pipeline 'VITIS_LOOP_60_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_60_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 887.901 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_60_1 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_60_1 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_60_1 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_60_1 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_60_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_60_1 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_60_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_60_1 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_60_1 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_60_1 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_60_1 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pow_generic<double> -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_69ns_122_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 890.406 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model pow_generic<double> -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model pow_generic<double> -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model pow_generic<double> -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.adb 
Execute       db_write -model pow_generic<double> -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pow_generic<double> -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seedInitialization_Pipeline_SEED_INIT_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seedInitialization_Pipeline_SEED_INIT_LOOP -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seedInitialization_Pipeline_SEED_INIT_LOOP' pipeline 'SEED_INIT_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seedInitialization_Pipeline_SEED_INIT_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 893.806 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl seedInitialization_Pipeline_SEED_INIT_LOOP -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       gen_rtl seedInitialization_Pipeline_SEED_INIT_LOOP -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       syn_report -csynth -model seedInitialization_Pipeline_SEED_INIT_LOOP -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/seedInitialization_Pipeline_SEED_INIT_LOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seedInitialization_Pipeline_SEED_INIT_LOOP -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/seedInitialization_Pipeline_SEED_INIT_LOOP_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seedInitialization_Pipeline_SEED_INIT_LOOP -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seedInitialization_Pipeline_SEED_INIT_LOOP -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.adb 
Execute       db_write -model seedInitialization_Pipeline_SEED_INIT_LOOP -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seedInitialization_Pipeline_SEED_INIT_LOOP -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seedInitialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seedInitialization -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seedInitialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.902 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl seedInitialization -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_seedInitialization 
Execute       gen_rtl seedInitialization -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_seedInitialization 
Execute       syn_report -csynth -model seedInitialization -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/seedInitialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seedInitialization -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/seedInitialization_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seedInitialization -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seedInitialization -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.adb 
Execute       db_write -model seedInitialization -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seedInitialization -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rand' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model rand -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.compgen.tcl 
WARNING: [RTGEN 206-101] Register 't' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rngMT19937ICN_uniformRNG_x_k_p_0_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rngMT19937ICN_uniformRNG_x_k_p_1_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rngMT19937ICN_uniformRNG_x_k_p_2_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rngMT19937ICN_uniformRNG_x_k_p_m_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rngMT19937ICN_uniformRNG_addr_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rand'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 897.818 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl rand -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_rand 
Execute       gen_rtl rand -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_rand 
Execute       syn_report -csynth -model rand -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/rand_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model rand -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/rand_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model rand -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -model rand -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.adb 
Execute       db_write -model rand -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rand -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_167_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_167_10 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_167_10' pipeline 'VITIS_LOOP_167_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_167_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 902.568 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_167_10 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_167_10 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_167_10 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_167_10 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_167_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_167_10 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_167_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_167_10 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_167_10 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_167_10 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_167_10 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_181_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_181_12 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_181_12' pipeline 'VITIS_LOOP_181_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_37_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_22s_15ns_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_181_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.006 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_181_12 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_181_12 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_181_12 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_181_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_181_12 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_181_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_181_12 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_181_12 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_181_12 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_181_12 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_141_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_141_7 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_141_7' pipeline 'VITIS_LOOP_141_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_22_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_141_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 905.532 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_141_7 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_141_7 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_141_7 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_141_7 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_141_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_141_7 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_141_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_141_7 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_141_7 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_141_7 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_141_7 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_154_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_154_9 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_154_9' pipeline 'VITIS_LOOP_154_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_37_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_22_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_154_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 907.194 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_154_9 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_154_9 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_154_9 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_154_9 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_154_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_154_9 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_154_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_154_9 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_154_9 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_154_9 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_154_9 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_115_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_115_4 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_115_4' pipeline 'VITIS_LOOP_115_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_115_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 908.589 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_115_4 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_115_4 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_115_4 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_115_4 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_115_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_115_4 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_115_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_115_4 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_115_4 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_115_4 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_115_4 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_128_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_128_6 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_128_6' pipeline 'VITIS_LOOP_128_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_37_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_22s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_128_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 909.905 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_128_6 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_128_6 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_128_6 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_128_6 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_128_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_128_6 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_128_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_128_6 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_128_6 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_128_6 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_128_6 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_194_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_194_13 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_194_13' pipeline 'VITIS_LOOP_194_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_194_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 911.284 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_194_13 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_194_13 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_194_13 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_194_13 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_194_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_194_13 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_194_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_194_13 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_194_13 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_194_13 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_194_13 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen_Pipeline_VITIS_LOOP_207_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen_Pipeline_VITIS_LOOP_207_15 -top_prefix channel_gen_ -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'channel_gen_Pipeline_VITIS_LOOP_207_15' pipeline 'VITIS_LOOP_207_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_37_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen_Pipeline_VITIS_LOOP_207_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 912.604 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_207_15 -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       gen_rtl channel_gen_Pipeline_VITIS_LOOP_207_15 -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15 
Execute       syn_report -csynth -model channel_gen_Pipeline_VITIS_LOOP_207_15 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_207_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen_Pipeline_VITIS_LOOP_207_15 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_Pipeline_VITIS_LOOP_207_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen_Pipeline_VITIS_LOOP_207_15 -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_207_15 -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.adb 
Execute       db_write -model channel_gen_Pipeline_VITIS_LOOP_207_15 -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen_Pipeline_VITIS_LOOP_207_15 -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'channel_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model channel_gen -top_prefix  -sub_prefix channel_gen_ -mg_file /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_in_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_in_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'channel_gen/data_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'channel_gen' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Global array 'rngMT19937ICN_uniformRNG_mt_even_0_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'rngMT19937ICN_uniformRNG_mt_even_1_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'rngMT19937ICN_uniformRNG_mt_odd_0_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'rngMT19937ICN_uniformRNG_mt_odd_1_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'rngMT19937ICN_uniformRNG_x_k_p_0_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'rngMT19937ICN_uniformRNG_x_k_p_1_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_44_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_59s_61ns_119_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_9s_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_9ns_32ns_8_13_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'channel_gen'.
Command       create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 917.970 MB.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       gen_rtl channel_gen -istop -style xilinx -f -lang vhdl -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/vhdl/channel_gen 
Execute       gen_rtl channel_gen -istop -style xilinx -f -lang vlog -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/verilog/channel_gen 
Execute       syn_report -csynth -model channel_gen -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model channel_gen -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/channel_gen_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model channel_gen -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -model channel_gen -f -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.adb 
Execute       db_write -model channel_gen -bindview -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info channel_gen -p /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen 
Execute       export_constraint_db -f -tool general -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.constraint.tcl 
Execute       syn_report -designview -model channel_gen -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.design.xml 
Command       syn_report done; 0.36 sec.
Execute       syn_report -csynthDesign -model channel_gen -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model channel_gen -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model channel_gen -o /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks channel_gen 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain channel_gen 
INFO-FLOW: Model list for RTL component generation: channel_gen_Pipeline_VITIS_LOOP_60_1 pow_generic<double> seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization rand channel_gen_Pipeline_VITIS_LOOP_167_10 channel_gen_Pipeline_VITIS_LOOP_181_12 channel_gen_Pipeline_VITIS_LOOP_141_7 channel_gen_Pipeline_VITIS_LOOP_154_9 channel_gen_Pipeline_VITIS_LOOP_115_4 channel_gen_Pipeline_VITIS_LOOP_128_6 channel_gen_Pipeline_VITIS_LOOP_194_13 channel_gen_Pipeline_VITIS_LOOP_207_15 channel_gen
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_60_1] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.compgen.tcl 
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component channel_gen_mul_54s_69ns_122_1_1.
INFO-FLOW: Append model channel_gen_mul_54s_69ns_122_1_1
INFO-FLOW: Found component channel_gen_mul_13s_71s_71_1_1.
INFO-FLOW: Append model channel_gen_mul_13s_71s_71_1_1
INFO-FLOW: Found component channel_gen_mul_43ns_36ns_79_1_1.
INFO-FLOW: Append model channel_gen_mul_43ns_36ns_79_1_1
INFO-FLOW: Found component channel_gen_mul_49ns_44ns_93_1_1.
INFO-FLOW: Append model channel_gen_mul_49ns_44ns_93_1_1
INFO-FLOW: Found component channel_gen_mul_50ns_50ns_100_1_1.
INFO-FLOW: Append model channel_gen_mul_50ns_50ns_100_1_1
INFO-FLOW: Found component channel_gen_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model channel_gen_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb.
INFO-FLOW: Append model channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb
INFO-FLOW: Found component channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud.
INFO-FLOW: Append model channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud
INFO-FLOW: Found component channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe.
INFO-FLOW: Append model channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe
INFO-FLOW: Handling components in module [seedInitialization_Pipeline_SEED_INIT_LOOP] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
INFO-FLOW: Found component channel_gen_mul_32s_32ns_32_1_1.
INFO-FLOW: Append model channel_gen_mul_32s_32ns_32_1_1
INFO-FLOW: Found component channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V.
INFO-FLOW: Append model channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seedInitialization] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.compgen.tcl 
INFO-FLOW: Handling components in module [rand] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.compgen.tcl 
INFO-FLOW: Found component channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: Found component channel_gen_fmul_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model channel_gen_fmul_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component channel_gen_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model channel_gen_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Found component channel_gen_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model channel_gen_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Found component channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Found component channel_gen_flog_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model channel_gen_flog_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V.
INFO-FLOW: Append model channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_167_10] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.compgen.tcl 
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_181_12] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.compgen.tcl 
INFO-FLOW: Found component channel_gen_mul_22s_22s_37_1_1.
INFO-FLOW: Append model channel_gen_mul_22s_22s_37_1_1
INFO-FLOW: Found component channel_gen_mul_mul_22s_15ns_37_4_1.
INFO-FLOW: Append model channel_gen_mul_mul_22s_15ns_37_4_1
INFO-FLOW: Found component channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps.
INFO-FLOW: Append model channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_141_7] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.compgen.tcl 
INFO-FLOW: Found component channel_gen_mux_32_22_1_1.
INFO-FLOW: Append model channel_gen_mux_32_22_1_1
INFO-FLOW: Found component channel_gen_mux_42_22_1_1.
INFO-FLOW: Append model channel_gen_mux_42_22_1_1
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_154_9] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.compgen.tcl 
INFO-FLOW: Found component channel_gen_mul_22s_22ns_37_1_1.
INFO-FLOW: Append model channel_gen_mul_22s_22ns_37_1_1
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_115_4] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.compgen.tcl 
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_128_6] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.compgen.tcl 
INFO-FLOW: Found component channel_gen_mul_mul_16s_22s_37_4_1.
INFO-FLOW: Append model channel_gen_mul_mul_16s_22s_37_4_1
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_194_13] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_gen_Pipeline_VITIS_LOOP_207_15] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.compgen.tcl 
INFO-FLOW: Found component channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps.
INFO-FLOW: Append model channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps
INFO-FLOW: Found component channel_gen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [channel_gen] ... 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.compgen.tcl 
INFO-FLOW: Found component channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1.
INFO-FLOW: Append model channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1
INFO-FLOW: Found component channel_gen_sitodp_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model channel_gen_sitodp_32ns_64_2_no_dsp_1
INFO-FLOW: Found component channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1.
INFO-FLOW: Append model channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1
INFO-FLOW: Found component channel_gen_sdiv_9ns_32ns_8_13_seq_1.
INFO-FLOW: Append model channel_gen_sdiv_9ns_32ns_8_13_seq_1
INFO-FLOW: Found component channel_gen_mul_32s_32s_32_1_1.
INFO-FLOW: Append model channel_gen_mul_32s_32s_32_1_1
INFO-FLOW: Found component channel_gen_sdiv_32ns_9s_32_36_seq_1.
INFO-FLOW: Append model channel_gen_sdiv_32ns_9s_32_36_seq_1
INFO-FLOW: Found component channel_gen_mul_32ns_32ns_63_1_1.
INFO-FLOW: Append model channel_gen_mul_32ns_32ns_63_1_1
INFO-FLOW: Found component channel_gen_mul_22s_22s_44_1_1.
INFO-FLOW: Append model channel_gen_mul_22s_22s_44_1_1
INFO-FLOW: Found component channel_gen_mul_59s_61ns_119_1_1.
INFO-FLOW: Append model channel_gen_mul_59s_61ns_119_1_1
INFO-FLOW: Found component channel_gen_x_real_6taps_V.
INFO-FLOW: Append model channel_gen_x_real_6taps_V
INFO-FLOW: Found component channel_gen_n_6taps_V.
INFO-FLOW: Append model channel_gen_n_6taps_V
INFO-FLOW: Found component channel_gen_x_real_9taps_V.
INFO-FLOW: Append model channel_gen_x_real_9taps_V
INFO-FLOW: Found component channel_gen_n_9taps_V.
INFO-FLOW: Append model channel_gen_n_9taps_V
INFO-FLOW: Found component channel_gen_fifo_w22_d2_S.
INFO-FLOW: Append model channel_gen_fifo_w22_d2_S
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Found component channel_gen_regslice_both.
INFO-FLOW: Append model channel_gen_regslice_both
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_60_1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model seedInitialization_Pipeline_SEED_INIT_LOOP
INFO-FLOW: Append model seedInitialization
INFO-FLOW: Append model rand
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_167_10
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_181_12
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_141_7
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_154_9
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_115_4
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_128_6
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_194_13
INFO-FLOW: Append model channel_gen_Pipeline_VITIS_LOOP_207_15
INFO-FLOW: Append model channel_gen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: channel_gen_flow_control_loop_pipe_sequential_init channel_gen_mul_54s_69ns_122_1_1 channel_gen_mul_13s_71s_71_1_1 channel_gen_mul_43ns_36ns_79_1_1 channel_gen_mul_49ns_44ns_93_1_1 channel_gen_mul_50ns_50ns_100_1_1 channel_gen_mac_muladd_16s_15ns_19s_31_4_1 channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe channel_gen_mul_32s_32ns_32_1_1 channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V channel_gen_flow_control_loop_pipe_sequential_init channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1 channel_gen_fmul_32ns_32ns_32_2_full_dsp_1 channel_gen_fmul_32ns_32ns_32_2_max_dsp_1 channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1 channel_gen_fpext_32ns_64_1_no_dsp_1 channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1 channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1 channel_gen_flog_32ns_32ns_32_5_full_dsp_1 channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V channel_gen_flow_control_loop_pipe_sequential_init channel_gen_mul_22s_22s_37_1_1 channel_gen_mul_mul_22s_15ns_37_4_1 channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps channel_gen_flow_control_loop_pipe_sequential_init channel_gen_mux_32_22_1_1 channel_gen_mux_42_22_1_1 channel_gen_flow_control_loop_pipe_sequential_init channel_gen_mul_22s_22ns_37_1_1 channel_gen_flow_control_loop_pipe_sequential_init channel_gen_flow_control_loop_pipe_sequential_init channel_gen_mul_mul_16s_22s_37_4_1 channel_gen_flow_control_loop_pipe_sequential_init channel_gen_flow_control_loop_pipe_sequential_init channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps channel_gen_flow_control_loop_pipe_sequential_init channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1 channel_gen_sitodp_32ns_64_2_no_dsp_1 channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1 channel_gen_sdiv_9ns_32ns_8_13_seq_1 channel_gen_mul_32s_32s_32_1_1 channel_gen_sdiv_32ns_9s_32_36_seq_1 channel_gen_mul_32ns_32ns_63_1_1 channel_gen_mul_22s_22s_44_1_1 channel_gen_mul_59s_61ns_119_1_1 channel_gen_x_real_6taps_V channel_gen_n_6taps_V channel_gen_x_real_9taps_V channel_gen_n_9taps_V channel_gen_fifo_w22_d2_S channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_regslice_both channel_gen_Pipeline_VITIS_LOOP_60_1 pow_generic_double_s seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization rand channel_gen_Pipeline_VITIS_LOOP_167_10 channel_gen_Pipeline_VITIS_LOOP_181_12 channel_gen_Pipeline_VITIS_LOOP_141_7 channel_gen_Pipeline_VITIS_LOOP_154_9 channel_gen_Pipeline_VITIS_LOOP_115_4 channel_gen_Pipeline_VITIS_LOOP_128_6 channel_gen_Pipeline_VITIS_LOOP_194_13 channel_gen_Pipeline_VITIS_LOOP_207_15 channel_gen
INFO-FLOW: Generating /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_mul_54s_69ns_122_1_1
INFO-FLOW: To file: write model channel_gen_mul_13s_71s_71_1_1
INFO-FLOW: To file: write model channel_gen_mul_43ns_36ns_79_1_1
INFO-FLOW: To file: write model channel_gen_mul_49ns_44ns_93_1_1
INFO-FLOW: To file: write model channel_gen_mul_50ns_50ns_100_1_1
INFO-FLOW: To file: write model channel_gen_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb
INFO-FLOW: To file: write model channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud
INFO-FLOW: To file: write model channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe
INFO-FLOW: To file: write model channel_gen_mul_32s_32ns_32_1_1
INFO-FLOW: To file: write model channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model channel_gen_fmul_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model channel_gen_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model channel_gen_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model channel_gen_flog_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_mul_22s_22s_37_1_1
INFO-FLOW: To file: write model channel_gen_mul_mul_22s_15ns_37_4_1
INFO-FLOW: To file: write model channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_mux_32_22_1_1
INFO-FLOW: To file: write model channel_gen_mux_42_22_1_1
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_mul_22s_22ns_37_1_1
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_mul_mul_16s_22s_37_4_1
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps
INFO-FLOW: To file: write model channel_gen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1
INFO-FLOW: To file: write model channel_gen_sitodp_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1
INFO-FLOW: To file: write model channel_gen_sdiv_9ns_32ns_8_13_seq_1
INFO-FLOW: To file: write model channel_gen_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model channel_gen_sdiv_32ns_9s_32_36_seq_1
INFO-FLOW: To file: write model channel_gen_mul_32ns_32ns_63_1_1
INFO-FLOW: To file: write model channel_gen_mul_22s_22s_44_1_1
INFO-FLOW: To file: write model channel_gen_mul_59s_61ns_119_1_1
INFO-FLOW: To file: write model channel_gen_x_real_6taps_V
INFO-FLOW: To file: write model channel_gen_n_6taps_V
INFO-FLOW: To file: write model channel_gen_x_real_9taps_V
INFO-FLOW: To file: write model channel_gen_n_9taps_V
INFO-FLOW: To file: write model channel_gen_fifo_w22_d2_S
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_regslice_both
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_60_1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model seedInitialization_Pipeline_SEED_INIT_LOOP
INFO-FLOW: To file: write model seedInitialization
INFO-FLOW: To file: write model rand
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_167_10
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_181_12
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_141_7
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_154_9
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_115_4
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_128_6
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_194_13
INFO-FLOW: To file: write model channel_gen_Pipeline_VITIS_LOOP_207_15
INFO-FLOW: To file: write model channel_gen
INFO-FLOW: Generating /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/vhdl' dstVlogDir='/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/vlog' tclDir='/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db' modelList='channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_54s_69ns_122_1_1
channel_gen_mul_13s_71s_71_1_1
channel_gen_mul_43ns_36ns_79_1_1
channel_gen_mul_49ns_44ns_93_1_1
channel_gen_mul_50ns_50ns_100_1_1
channel_gen_mac_muladd_16s_15ns_19s_31_4_1
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe
channel_gen_mul_32s_32ns_32_1_1
channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1
channel_gen_fmul_32ns_32ns_32_2_full_dsp_1
channel_gen_fmul_32ns_32ns_32_2_max_dsp_1
channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1
channel_gen_fpext_32ns_64_1_no_dsp_1
channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1
channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1
channel_gen_flog_32ns_32ns_32_5_full_dsp_1
channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_22s_22s_37_1_1
channel_gen_mul_mul_22s_15ns_37_4_1
channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mux_32_22_1_1
channel_gen_mux_42_22_1_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_22s_22ns_37_1_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_mul_16s_22s_37_4_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1
channel_gen_sitodp_32ns_64_2_no_dsp_1
channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1
channel_gen_sdiv_9ns_32ns_8_13_seq_1
channel_gen_mul_32s_32s_32_1_1
channel_gen_sdiv_32ns_9s_32_36_seq_1
channel_gen_mul_32ns_32ns_63_1_1
channel_gen_mul_22s_22s_44_1_1
channel_gen_mul_59s_61ns_119_1_1
channel_gen_x_real_6taps_V
channel_gen_n_6taps_V
channel_gen_x_real_9taps_V
channel_gen_n_9taps_V
channel_gen_fifo_w22_d2_S
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_Pipeline_VITIS_LOOP_60_1
pow_generic_double_s
seedInitialization_Pipeline_SEED_INIT_LOOP
seedInitialization
rand
channel_gen_Pipeline_VITIS_LOOP_167_10
channel_gen_Pipeline_VITIS_LOOP_181_12
channel_gen_Pipeline_VITIS_LOOP_141_7
channel_gen_Pipeline_VITIS_LOOP_154_9
channel_gen_Pipeline_VITIS_LOOP_115_4
channel_gen_Pipeline_VITIS_LOOP_128_6
channel_gen_Pipeline_VITIS_LOOP_194_13
channel_gen_Pipeline_VITIS_LOOP_207_15
channel_gen
' expOnly='0'
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.compgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb' using auto ROMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud' using auto ROMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe' using auto ROMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.22 sec.
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.compgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.compgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps' using auto ROMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.compgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.compgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.compgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps' using auto ROMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'channel_gen_x_real_6taps_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'channel_gen_n_6taps_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'channel_gen_x_real_9taps_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'channel_gen_n_9taps_V_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'random_num_U(channel_gen_fifo_w22_d2_S)' using Shift Registers.
Command       ap_source done; 0.19 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.87 seconds; current allocated memory: 927.765 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name channel_gen_Pipeline_VITIS_LOOP_60_1
INFO-FLOW: No bind nodes found for module_name pow_generic_double_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -disable_deadlock_detection 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_54s_69ns_122_1_1
channel_gen_mul_13s_71s_71_1_1
channel_gen_mul_43ns_36ns_79_1_1
channel_gen_mul_49ns_44ns_93_1_1
channel_gen_mul_50ns_50ns_100_1_1
channel_gen_mac_muladd_16s_15ns_19s_31_4_1
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe
channel_gen_mul_32s_32ns_32_1_1
channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1
channel_gen_fmul_32ns_32ns_32_2_full_dsp_1
channel_gen_fmul_32ns_32ns_32_2_max_dsp_1
channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1
channel_gen_fpext_32ns_64_1_no_dsp_1
channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1
channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1
channel_gen_flog_32ns_32ns_32_5_full_dsp_1
channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_22s_22s_37_1_1
channel_gen_mul_mul_22s_15ns_37_4_1
channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mux_32_22_1_1
channel_gen_mux_42_22_1_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_22s_22ns_37_1_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_mul_16s_22s_37_4_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1
channel_gen_sitodp_32ns_64_2_no_dsp_1
channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1
channel_gen_sdiv_9ns_32ns_8_13_seq_1
channel_gen_mul_32s_32s_32_1_1
channel_gen_sdiv_32ns_9s_32_36_seq_1
channel_gen_mul_32ns_32ns_63_1_1
channel_gen_mul_22s_22s_44_1_1
channel_gen_mul_59s_61ns_119_1_1
channel_gen_x_real_6taps_V
channel_gen_n_6taps_V
channel_gen_x_real_9taps_V
channel_gen_n_9taps_V
channel_gen_fifo_w22_d2_S
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_Pipeline_VITIS_LOOP_60_1
pow_generic_double_s
seedInitialization_Pipeline_SEED_INIT_LOOP
seedInitialization
rand
channel_gen_Pipeline_VITIS_LOOP_167_10
channel_gen_Pipeline_VITIS_LOOP_181_12
channel_gen_Pipeline_VITIS_LOOP_141_7
channel_gen_Pipeline_VITIS_LOOP_154_9
channel_gen_Pipeline_VITIS_LOOP_115_4
channel_gen_Pipeline_VITIS_LOOP_128_6
channel_gen_Pipeline_VITIS_LOOP_194_13
channel_gen_Pipeline_VITIS_LOOP_207_15
channel_gen
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.constraint.tcl 
Execute       sc_get_clocks channel_gen 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_flog_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fmul_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_sitodp_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 937.546 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for channel_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for channel_gen.
Execute       syn_report -model channel_gen -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 70.83 MHz
Command     autosyn done; 11.93 sec.
Command   csynth_design done; 47.67 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 37.79 seconds. CPU system time: 1.65 seconds. Elapsed time: 47.67 seconds; current allocated memory: 937.537 MB.
Command ap_source done; 49.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1 opened at Wed Sep 14 20:24:26 CST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.72 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
Execute     config_export -version=2.0.1 
Command   open_solution done; 0.82 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
Execute   source ./project/solution1/directives.tcl 
Execute     set_directive_top -name channel_gen channel_gen 
INFO: [HLS 200-1510] Running: set_directive_top -name channel_gen channel_gen 
Execute   export_design -rtl verilog -format ip_catalog -version 2.0.1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -version 2.0.1 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -version=2.0.1 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 2.0.1
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=channel_gen xml_exists=0
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to channel_gen
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=80 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_54s_69ns_122_1_1
channel_gen_mul_13s_71s_71_1_1
channel_gen_mul_43ns_36ns_79_1_1
channel_gen_mul_49ns_44ns_93_1_1
channel_gen_mul_50ns_50ns_100_1_1
channel_gen_mac_muladd_16s_15ns_19s_31_4_1
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud
channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe
channel_gen_mul_32s_32ns_32_1_1
channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1
channel_gen_fmul_32ns_32ns_32_2_full_dsp_1
channel_gen_fmul_32ns_32ns_32_2_max_dsp_1
channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1
channel_gen_fpext_32ns_64_1_no_dsp_1
channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1
channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1
channel_gen_flog_32ns_32ns_32_5_full_dsp_1
channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_22s_22s_37_1_1
channel_gen_mul_mul_22s_15ns_37_4_1
channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12_weight_6taps
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mux_32_22_1_1
channel_gen_mux_42_22_1_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_22s_22ns_37_1_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_mul_mul_16s_22s_37_4_1
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15_weight_9taps
channel_gen_flow_control_loop_pipe_sequential_init
channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1
channel_gen_sitodp_32ns_64_2_no_dsp_1
channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1
channel_gen_sdiv_9ns_32ns_8_13_seq_1
channel_gen_mul_32s_32s_32_1_1
channel_gen_sdiv_32ns_9s_32_36_seq_1
channel_gen_mul_32ns_32ns_63_1_1
channel_gen_mul_22s_22s_44_1_1
channel_gen_mul_59s_61ns_119_1_1
channel_gen_x_real_6taps_V
channel_gen_n_6taps_V
channel_gen_x_real_9taps_V
channel_gen_n_9taps_V
channel_gen_fifo_w22_d2_S
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_regslice_both
channel_gen_Pipeline_VITIS_LOOP_60_1
pow_generic_double_s
seedInitialization_Pipeline_SEED_INIT_LOOP
seedInitialization
rand
channel_gen_Pipeline_VITIS_LOOP_167_10
channel_gen_Pipeline_VITIS_LOOP_181_12
channel_gen_Pipeline_VITIS_LOOP_141_7
channel_gen_Pipeline_VITIS_LOOP_154_9
channel_gen_Pipeline_VITIS_LOOP_115_4
channel_gen_Pipeline_VITIS_LOOP_128_6
channel_gen_Pipeline_VITIS_LOOP_194_13
channel_gen_Pipeline_VITIS_LOOP_207_15
channel_gen
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_60_1.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/seedInitialization.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/rand.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_167_10.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_181_12.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_141_7.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_154_9.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_115_4.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_128_6.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_194_13.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen_Pipeline_VITIS_LOOP_207_15.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.constraint.tcl 
Execute     sc_get_clocks channel_gen 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_flog_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fmul_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/misc/channel_gen_sitodp_32ns_64_2_no_dsp_1_ip.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to channel_gen
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=channel_gen
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.rtl_wrap.cfg.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.constraint.tcl 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/channel_gen.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s project/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file project/solution1/impl/export.zip
Command   export_design done; 17.6 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.56 seconds. CPU system time: 0.96 seconds. Elapsed time: 17.6 seconds; current allocated memory: 260.207 MB.
Command ap_source done; 18.59 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1 opened at Thu Sep 15 00:10:30 CST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.73 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
Execute     config_export -version=2.0.1 
Command   open_solution done; 0.82 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
Execute   source ./project/solution1/directives.tcl 
Execute     set_directive_top -name channel_gen channel_gen 
INFO: [HLS 200-1510] Running: set_directive_top -name channel_gen channel_gen 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.21 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.94 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.68 seconds. CPU system time: 0.56 seconds. Elapsed time: 7.94 seconds; current allocated memory: 251.739 MB.
Command ap_source done; 8.93 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1 opened at Thu Sep 15 00:11:03 CST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.72 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.79 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
Execute     config_export -version=2.0.1 
Command   open_solution done; 0.81 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
Execute   source ./project/solution1/directives.tcl 
Execute     set_directive_top -name channel_gen channel_gen 
INFO: [HLS 200-1510] Running: set_directive_top -name channel_gen channel_gen 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.22 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.53 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.35 seconds; current allocated memory: 251.738 MB.
Command ap_source done; 3.35 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1 opened at Thu Sep 15 00:11:55 CST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.73 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.83 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
Execute     config_export -version=2.0.1 
Command   open_solution done; 0.85 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
Execute   source ./project/solution1/directives.tcl 
Execute     set_directive_top -name channel_gen channel_gen 
INFO: [HLS 200-1510] Running: set_directive_top -name channel_gen channel_gen 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.63 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.35 seconds; current allocated memory: 251.722 MB.
Command ap_source done; error code: 1; 2.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1 opened at Thu Sep 15 00:12:14 CST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.72 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
Execute     config_export -version=2.0.1 
Command   open_solution done; 0.81 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
Execute   source ./project/solution1/directives.tcl 
Execute     set_directive_top -name channel_gen channel_gen 
INFO: [HLS 200-1510] Running: set_directive_top -name channel_gen channel_gen 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.22 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.37 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.54 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.37 seconds; current allocated memory: 251.737 MB.
Command ap_source done; 3.36 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1 opened at Mon Nov 28 15:30:30 CST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.72 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.83 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
Execute     config_export -version=2.0.1 
Command   open_solution done; 0.84 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 2.0.1 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 2.0.1 
Execute   source ./project/solution1/directives.tcl 
Execute     set_directive_top -name channel_gen channel_gen 
INFO: [HLS 200-1510] Running: set_directive_top -name channel_gen channel_gen 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /mnt/HLSNAS/g110064539/composable_IP_file/channel_src/channel/project/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.25 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.57 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.73 seconds. CPU system time: 0.21 seconds. Elapsed time: 0.57 seconds; current allocated memory: 251.739 MB.
Command ap_source done; 1.7 sec.
Execute cleanup_all 
