git clone --depth 1 --no-tags https://github.com/UJ-SIAO/SPI-MASTER-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334650516
git clone --depth 1 --no-tags https://github.com/petermayes/PRM_CoilDriverCode_Mk8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337042441
git clone --depth 1 --no-tags https://github.com/eugenemonnier/myFirstPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336135176
git clone --depth 1 --no-tags https://github.com/gurcuoglu/TK-Gate-sartl-sayac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331924725
git clone --depth 1 --no-tags https://github.com/NickWroble/ECEN-3002-FPGA-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335778086
git clone --depth 1 --no-tags https://github.com/ESEO-Tech/Verilog-Squash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337038794
git clone --depth 1 --no-tags https://github.com/khushilms-cs19/iverilog_LD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341175089
git clone --depth 1 --no-tags https://github.com/wellytung/bitcoin_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341158692
git clone --depth 1 --no-tags https://github.com/ryonaya/logic_design_Taiko.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340894888
git clone --depth 1 --no-tags https://github.com/Jim-CTChen/RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333809738
git clone --depth 1 --no-tags https://github.com/Brihany/Brithany.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333176615
git clone --depth 1 --no-tags https://github.com/anirudh-ashrit/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333649131
git clone --depth 1 --no-tags https://github.com/kahveciderin/verilog_viz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334405686
git clone --depth 1 --no-tags https://github.com/manav1403/DD_course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334691570
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Image-Display-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334659206
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/IR-Infrared--decoder-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334651706
git clone --depth 1 --no-tags https://github.com/ValeryAndreevichPushkarev/Cache-MemoryBlock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339989608
git clone --depth 1 --no-tags https://github.com/samarth1612/Kogge-Stone-Adder-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335963791
git clone --depth 1 --no-tags https://github.com/SARAMAG/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339721923
git clone --depth 1 --no-tags https://github.com/thfreber/ECC43.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337507918
git clone --depth 1 --no-tags https://github.com/tarahijaharis/FPGA_Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340636337
git clone --depth 1 --no-tags https://github.com/devcat36/CHIP8-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331506205
git clone --depth 1 --no-tags https://github.com/jasonsie88/digital_circuit_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331610429
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-universal-shifts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332375938
git clone --depth 1 --no-tags https://github.com/alexfang757/ece411-mp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337400475
git clone --depth 1 --no-tags https://github.com/Sibakumarpanda/Design-of-Arbiter-Verilog-Siba-Kumar-Panda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336758472
git clone --depth 1 --no-tags https://github.com/Orzica/Turbo-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339029800
git clone --depth 1 --no-tags https://github.com/Metal2/ISALab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339145115
git clone --depth 1 --no-tags https://github.com/highpreef/PS-2-Mouse-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337403808
git clone --depth 1 --no-tags https://github.com/ShihPingLin/NTHU_10720EE_223000_Logic_Design_Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337586301
git clone --depth 1 --no-tags https://github.com/SaeeSaadat/ComputerArchitectureProject-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336621841
git clone --depth 1 --no-tags https://github.com/aryanghbd/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336073593
git clone --depth 1 --no-tags https://github.com/RichardEGeorge/ULX3S-Passthru.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338588407
git clone --depth 1 --no-tags https://github.com/JohnnyBerb/ECE3300L_Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339199574
git clone --depth 1 --no-tags https://github.com/bojanaperovic/NARdomaci4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339138947
git clone --depth 1 --no-tags https://github.com/shresta-m/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336503312
git clone --depth 1 --no-tags https://github.com/JPC1994/374RISC_Proc_G21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336379076
git clone --depth 1 --no-tags https://github.com/calphool/M2ToVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336704868
git clone --depth 1 --no-tags https://github.com/Tommyr7/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/337029176
git clone --depth 1 --no-tags https://github.com/wolfram1293/3S_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340886180
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341041062
git clone --depth 1 --no-tags https://github.com/faggiorick/LAB3_ISA_Group27.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340959287
git clone --depth 1 --no-tags https://github.com/jsl28/Hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335977743
git clone --depth 1 --no-tags https://github.com/HateHanzo/asyn_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336148182
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-4bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332380387
git clone --depth 1 --no-tags https://github.com/hcgcarry/computer_architecture_nctu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332611233
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwpit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333896575
git clone --depth 1 --no-tags https://github.com/lixuf/E203_RC32IMAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334059961
git clone --depth 1 --no-tags https://github.com/Tatev2919/Synch_Fast_to_Slow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334115491
git clone --depth 1 --no-tags https://github.com/Tatev2919/ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334163607
git clone --depth 1 --no-tags https://github.com/pedrompt97/iob-div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332874190
git clone --depth 1 --no-tags https://github.com/vadimpy/mipt_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339557683
git clone --depth 1 --no-tags https://github.com/SARAMAG/32BIT_SINGLE-STAGE_RISC-V_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339705558
git clone --depth 1 --no-tags https://github.com/henrytsai88/Claw-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332160497
git clone --depth 1 --no-tags https://github.com/varun-kr/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332389067
git clone --depth 1 --no-tags https://github.com/ychoudhury/UTSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332869609
git clone --depth 1 --no-tags https://github.com/Kal-Abali/DigitalLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331434819
git clone --depth 1 --no-tags https://github.com/sandy30538/MSOC_Final_Pairhmm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331583257
git clone --depth 1 --no-tags https://github.com/Austin4705/VerilogTests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332543523
git clone --depth 1 --no-tags https://github.com/jjg/fpga-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332544459
git clone --depth 1 --no-tags https://github.com/tejeshvaish/CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332063526
git clone --depth 1 --no-tags https://github.com/jtschuster/dlxcapstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332538911
git clone --depth 1 --no-tags https://github.com/mbrea-c/mips32-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333071266
git clone --depth 1 --no-tags https://github.com/kanumadai/Vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/333068571
git clone --depth 1 --no-tags https://github.com/AsicVault/asicvault-ip-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334107727
git clone --depth 1 --no-tags https://github.com/sreyhani/FloatingMatrixMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334702851
git clone --depth 1 --no-tags https://github.com/dattran96/Pulse-Oxymetry-and-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335237391
git clone --depth 1 --no-tags https://github.com/2bu14shashwata/VLSI_course_topics-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335238924
git clone --depth 1 --no-tags https://github.com/SamanthaZhang-stu/Digital_Design_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335169039
git clone --depth 1 --no-tags https://github.com/mfkiwl/Generic_BRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338752249
git clone --depth 1 --no-tags https://github.com/BrianEE07/DCLAB_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339438720
git clone --depth 1 --no-tags https://github.com/thisstillwill/ELE206-Fall-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334002647
git clone --depth 1 --no-tags https://github.com/cdh0527/Framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334169734
git clone --depth 1 --no-tags https://github.com/Sibakumarpanda/4bit-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336840437
git clone --depth 1 --no-tags https://github.com/hodjabedir/AES-Algoritmasi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336800086
git clone --depth 1 --no-tags https://github.com/chongrufan123/key_reg_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336760417
git clone --depth 1 --no-tags https://github.com/nhcl1/ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335448973
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/UART-TX-IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334649986
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Serial-Interface-transmitterreceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334659064
git clone --depth 1 --no-tags https://github.com/andrewb1999/symbiflow-arch-defs-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335836106
git clone --depth 1 --no-tags https://github.com/Vinitha14/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338410424
git clone --depth 1 --no-tags https://github.com/bellis14/8-bit_Four_Function_Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/338198362
git clone --depth 1 --no-tags https://github.com/VasilisMpletsos/Clock_Divider_VLSI_AUTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/339214874
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/RTL-design-for-MATLAB-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340563727
git clone --depth 1 --no-tags https://github.com/Leavrth/mips-5-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340409127
git clone --depth 1 --no-tags https://github.com/VasiliyMatr/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341169917
git clone --depth 1 --no-tags https://github.com/lskating/work_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/334592455
git clone --depth 1 --no-tags https://github.com/lone-lobo/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336035897
git clone --depth 1 --no-tags https://github.com/alexiaperezv/ECEN350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336359032
git clone --depth 1 --no-tags https://github.com/horsada/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/336297087
git clone --depth 1 --no-tags https://github.com/AkarshNKolekar/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340485602
git clone --depth 1 --no-tags https://github.com/giulio-naggi/isa33Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340467467
git clone --depth 1 --no-tags https://github.com/quangmnh/String-Recognition-HCMUT-2019-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/340559916
git clone --depth 1 --no-tags https://github.com/kksweet8845/RISC-V-5-stage-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/335340096
git clone --depth 1 --no-tags https://github.com/alexandreremondini/RSA-GDHL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/332026660
