
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k sha512.v sha_top.v

yosys> verific -vlog2k sha512.v sha_top.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha512.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha_top.v'
VERIFIC-WARNING [VERI-1407] sha_top.v:28: attribute target identifier 'resource_sharing' not found in this scope
VERIFIC-WARNING [VERI-1407] sha_top.v:27: attribute target identifier 'resource_sharing' not found in this scope
VERIFIC-WARNING [VERI-1407] sha_top.v:26: attribute target identifier 'resource_sharing' not found in this scope
VERIFIC-WARNING [VERI-1407] sha_top.v:25: attribute target identifier 'resource_sharing' not found in this scope

yosys> synth_rs -top sha_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top sha_top

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] sha_top.v:1: compiling module 'sha_top'
VERIFIC-INFO [VERI-1018] sha512.v:138: compiling module 'sha512'
VERIFIC-WARNING [VERI-1209] sha512.v:247: expression size 8 truncated to fit in target size 7
VERIFIC-WARNING [VERI-1209] sha512.v:1006: expression size 32 truncated to fit in target size 5
Importing module sha_top.
Importing module sha512.

3.4.1. Analyzing design hierarchy..
Top module:  \sha_top
Used module:     \sha512

3.4.2. Analyzing design hierarchy..
Top module:  \sha_top
Used module:     \sha512
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha512.
<suppressed ~18 debug messages>
Optimizing module sha_top.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module sha512.
<suppressed ~4 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~15184 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 4 unused cells and 2324 unused wires.
<suppressed ~241 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module sha_top...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~124 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
    New ctrl vector for $pmux cell $flatten\I0.$verific$select_739$sha512.v:980$1191: { $flatten\I0.$verific$n37066$315 $flatten\I0.$verific$n37067$316 $flatten\I0.$verific$n37068$317 $flatten\I0.$verific$n37069$318 $flatten\I0.$verific$n37070$319 $flatten\I0.$verific$n37071$320 $flatten\I0.$verific$n37072$321 $flatten\I0.$verific$n37073$322 $flatten\I0.$verific$n37074$323 $flatten\I0.$verific$n37075$324 $flatten\I0.$verific$n37076$325 $flatten\I0.$verific$n37077$326 }
    New ctrl vector for $pmux cell $flatten\I0.$verific$select_774$sha512.v:1002$1200: { $flatten\I0.$verific$n37673$328 $flatten\I0.$verific$n37674$329 $flatten\I0.$verific$n37675$330 $flatten\I0.$verific$n37676$331 $flatten\I0.$verific$n37066$315 $flatten\I0.$verific$n37067$316 $flatten\I0.$verific$n37068$317 $flatten\I0.$verific$n37069$318 $flatten\I0.$verific$n37070$319 $flatten\I0.$verific$n37071$320 $flatten\I0.$verific$n37072$321 $flatten\I0.$verific$n37073$322 $flatten\I0.$verific$n37074$323 $flatten\I0.$verific$n37075$324 $flatten\I0.$verific$n37076$325 $flatten\I0.$verific$n37077$326 }
    New ctrl vector for $pmux cell $flatten\I1.$verific$select_739$sha512.v:980$1191: { $flatten\I1.$verific$n37066$315 $flatten\I1.$verific$n37067$316 $flatten\I1.$verific$n37068$317 $flatten\I1.$verific$n37069$318 $flatten\I1.$verific$n37070$319 $flatten\I1.$verific$n37071$320 $flatten\I1.$verific$n37072$321 $flatten\I1.$verific$n37073$322 $flatten\I1.$verific$n37074$323 $flatten\I1.$verific$n37075$324 $flatten\I1.$verific$n37076$325 $flatten\I1.$verific$n37077$326 }
    New ctrl vector for $pmux cell $flatten\I1.$verific$select_774$sha512.v:1002$1200: { $flatten\I1.$verific$n37673$328 $flatten\I1.$verific$n37674$329 $flatten\I1.$verific$n37675$330 $flatten\I1.$verific$n37676$331 $flatten\I1.$verific$n37066$315 $flatten\I1.$verific$n37067$316 $flatten\I1.$verific$n37068$317 $flatten\I1.$verific$n37069$318 $flatten\I1.$verific$n37070$319 $flatten\I1.$verific$n37071$320 $flatten\I1.$verific$n37072$321 $flatten\I1.$verific$n37073$322 $flatten\I1.$verific$n37074$323 $flatten\I1.$verific$n37075$324 $flatten\I1.$verific$n37076$325 $flatten\I1.$verific$n37077$326 }
    New ctrl vector for $pmux cell $flatten\I2.$verific$select_739$sha512.v:980$1191: { $flatten\I2.$verific$n37066$315 $flatten\I2.$verific$n37067$316 $flatten\I2.$verific$n37068$317 $flatten\I2.$verific$n37069$318 $flatten\I2.$verific$n37070$319 $flatten\I2.$verific$n37071$320 $flatten\I2.$verific$n37072$321 $flatten\I2.$verific$n37073$322 $flatten\I2.$verific$n37074$323 $flatten\I2.$verific$n37075$324 $flatten\I2.$verific$n37076$325 $flatten\I2.$verific$n37077$326 }
    New ctrl vector for $pmux cell $flatten\I2.$verific$select_774$sha512.v:1002$1200: { $flatten\I2.$verific$n37673$328 $flatten\I2.$verific$n37674$329 $flatten\I2.$verific$n37675$330 $flatten\I2.$verific$n37676$331 $flatten\I2.$verific$n37066$315 $flatten\I2.$verific$n37067$316 $flatten\I2.$verific$n37068$317 $flatten\I2.$verific$n37069$318 $flatten\I2.$verific$n37070$319 $flatten\I2.$verific$n37071$320 $flatten\I2.$verific$n37072$321 $flatten\I2.$verific$n37073$322 $flatten\I2.$verific$n37074$323 $flatten\I2.$verific$n37075$324 $flatten\I2.$verific$n37076$325 $flatten\I2.$verific$n37077$326 }
    New ctrl vector for $pmux cell $flatten\I3.$verific$select_739$sha512.v:980$1191: { $flatten\I3.$verific$n37066$315 $flatten\I3.$verific$n37067$316 $flatten\I3.$verific$n37068$317 $flatten\I3.$verific$n37069$318 $flatten\I3.$verific$n37070$319 $flatten\I3.$verific$n37071$320 $flatten\I3.$verific$n37072$321 $flatten\I3.$verific$n37073$322 $flatten\I3.$verific$n37074$323 $flatten\I3.$verific$n37075$324 $flatten\I3.$verific$n37076$325 $flatten\I3.$verific$n37077$326 }
    New ctrl vector for $pmux cell $flatten\I3.$verific$select_774$sha512.v:1002$1200: { $flatten\I3.$verific$n37673$328 $flatten\I3.$verific$n37674$329 $flatten\I3.$verific$n37675$330 $flatten\I3.$verific$n37676$331 $flatten\I3.$verific$n37066$315 $flatten\I3.$verific$n37067$316 $flatten\I3.$verific$n37068$317 $flatten\I3.$verific$n37069$318 $flatten\I3.$verific$n37070$319 $flatten\I3.$verific$n37071$320 $flatten\I3.$verific$n37072$321 $flatten\I3.$verific$n37073$322 $flatten\I3.$verific$n37074$323 $flatten\I3.$verific$n37075$324 $flatten\I3.$verific$n37076$325 $flatten\I3.$verific$n37077$326 }
  Optimizing cells in module \sha_top.
Performed a total of 8 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
<suppressed ~2664 debug messages>
Removed a total of 888 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\I3.$verific$text_o_reg$sha512.v:1014$1213 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$round_reg$sha512.v:824$1133 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$read_counter_reg$sha512.v:1014$1214 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$cmd_reg$sha512.v:211$931 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$Wt_reg$sha512.v:824$1150 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W9_reg$sha512.v:824$1144 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W8_reg$sha512.v:824$1143 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W7_reg$sha512.v:824$1142 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W6_reg$sha512.v:824$1141 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W5_reg$sha512.v:824$1140 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W4_reg$sha512.v:824$1139 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W3_reg$sha512.v:824$1138 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W2_reg$sha512.v:824$1137 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W1_reg$sha512.v:824$1136 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W14_reg$sha512.v:824$1149 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W13_reg$sha512.v:824$1148 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W12_reg$sha512.v:824$1147 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W11_reg$sha512.v:824$1146 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W10_reg$sha512.v:824$1145 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$W0_reg$sha512.v:824$1135 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$Kt_reg$sha512.v:938$1170 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H_reg$sha512.v:824$1158 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H7_reg$sha512.v:824$1166 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H6_reg$sha512.v:824$1165 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H5_reg$sha512.v:824$1164 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H4_reg$sha512.v:824$1163 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H3_reg$sha512.v:824$1162 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H2_reg$sha512.v:824$1161 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H1_reg$sha512.v:824$1160 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$H0_reg$sha512.v:824$1159 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$G_reg$sha512.v:824$1157 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$F_reg$sha512.v:824$1156 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$E_reg$sha512.v:824$1155 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$D_reg$sha512.v:824$1154 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$C_reg$sha512.v:824$1153 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$B_reg$sha512.v:824$1152 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I3.$verific$A_reg$sha512.v:824$1151 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$text_o_reg$sha512.v:1014$1213 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$round_reg$sha512.v:824$1133 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$read_counter_reg$sha512.v:1014$1214 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$text_o_reg$sha512.v:1014$1213 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$round_reg$sha512.v:824$1133 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$read_counter_reg$sha512.v:1014$1214 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$cmd_reg$sha512.v:211$931 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$Wt_reg$sha512.v:824$1150 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W9_reg$sha512.v:824$1144 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W8_reg$sha512.v:824$1143 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W7_reg$sha512.v:824$1142 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W6_reg$sha512.v:824$1141 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W5_reg$sha512.v:824$1140 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W4_reg$sha512.v:824$1139 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W3_reg$sha512.v:824$1138 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W2_reg$sha512.v:824$1137 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W1_reg$sha512.v:824$1136 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W14_reg$sha512.v:824$1149 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W13_reg$sha512.v:824$1148 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W12_reg$sha512.v:824$1147 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W11_reg$sha512.v:824$1146 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W10_reg$sha512.v:824$1145 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$W0_reg$sha512.v:824$1135 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$Kt_reg$sha512.v:938$1170 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H_reg$sha512.v:824$1158 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H7_reg$sha512.v:824$1166 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H6_reg$sha512.v:824$1165 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H5_reg$sha512.v:824$1164 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H4_reg$sha512.v:824$1163 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H3_reg$sha512.v:824$1162 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H2_reg$sha512.v:824$1161 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H1_reg$sha512.v:824$1160 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$H0_reg$sha512.v:824$1159 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$G_reg$sha512.v:824$1157 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$F_reg$sha512.v:824$1156 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$E_reg$sha512.v:824$1155 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$D_reg$sha512.v:824$1154 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$C_reg$sha512.v:824$1153 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$B_reg$sha512.v:824$1152 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I2.$verific$A_reg$sha512.v:824$1151 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$cmd_reg$sha512.v:211$931 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$Wt_reg$sha512.v:824$1150 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W9_reg$sha512.v:824$1144 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W8_reg$sha512.v:824$1143 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W7_reg$sha512.v:824$1142 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W6_reg$sha512.v:824$1141 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W5_reg$sha512.v:824$1140 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W4_reg$sha512.v:824$1139 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W3_reg$sha512.v:824$1138 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W2_reg$sha512.v:824$1137 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W1_reg$sha512.v:824$1136 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W14_reg$sha512.v:824$1149 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W13_reg$sha512.v:824$1148 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W12_reg$sha512.v:824$1147 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W11_reg$sha512.v:824$1146 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W10_reg$sha512.v:824$1145 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$W0_reg$sha512.v:824$1135 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$Kt_reg$sha512.v:938$1170 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H_reg$sha512.v:824$1158 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H7_reg$sha512.v:824$1166 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H6_reg$sha512.v:824$1165 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H5_reg$sha512.v:824$1164 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H4_reg$sha512.v:824$1163 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H3_reg$sha512.v:824$1162 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H2_reg$sha512.v:824$1161 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H1_reg$sha512.v:824$1160 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$H0_reg$sha512.v:824$1159 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$G_reg$sha512.v:824$1157 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$F_reg$sha512.v:824$1156 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$E_reg$sha512.v:824$1155 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$D_reg$sha512.v:824$1154 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$C_reg$sha512.v:824$1153 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$B_reg$sha512.v:824$1152 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I0.$verific$A_reg$sha512.v:824$1151 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$text_o_reg$sha512.v:1014$1213 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$round_reg$sha512.v:824$1133 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$read_counter_reg$sha512.v:1014$1214 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$cmd_reg$sha512.v:211$931 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$Wt_reg$sha512.v:824$1150 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W9_reg$sha512.v:824$1144 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W8_reg$sha512.v:824$1143 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W7_reg$sha512.v:824$1142 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W6_reg$sha512.v:824$1141 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W5_reg$sha512.v:824$1140 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W4_reg$sha512.v:824$1139 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W3_reg$sha512.v:824$1138 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W2_reg$sha512.v:824$1137 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W1_reg$sha512.v:824$1136 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W14_reg$sha512.v:824$1149 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W13_reg$sha512.v:824$1148 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W12_reg$sha512.v:824$1147 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W11_reg$sha512.v:824$1146 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W10_reg$sha512.v:824$1145 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$W0_reg$sha512.v:824$1135 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$Kt_reg$sha512.v:938$1170 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H_reg$sha512.v:824$1158 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H7_reg$sha512.v:824$1166 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H6_reg$sha512.v:824$1165 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H5_reg$sha512.v:824$1164 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H4_reg$sha512.v:824$1163 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H3_reg$sha512.v:824$1162 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H2_reg$sha512.v:824$1161 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H1_reg$sha512.v:824$1160 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$H0_reg$sha512.v:824$1159 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$G_reg$sha512.v:824$1157 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$F_reg$sha512.v:824$1156 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$E_reg$sha512.v:824$1155 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$D_reg$sha512.v:824$1154 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$C_reg$sha512.v:824$1153 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$B_reg$sha512.v:824$1152 ($aldff) from module sha_top.
Removing never-active async load on $flatten\I1.$verific$A_reg$sha512.v:824$1151 ($aldff) from module sha_top.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 16 unused cells and 80 unused wires.
<suppressed ~17 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~108 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.32. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.32.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking sha_top.I0.Kt as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking sha_top.I1.Kt as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking sha_top.I2.Kt as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking sha_top.I3.Kt as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> fsm_opt

3.32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_merge -nomux

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\I3.$verific$text_o_reg$sha512.v:1014$1213 ($dff) from module sha_top (D = $flatten\I3.$verific$n37887$916, Q = \I3.text_o).
Adding EN signal on $flatten\I3.$verific$read_counter_reg$sha512.v:1014$1214 ($dff) from module sha_top (D = $flatten\I3.$verific$n37920$917, Q = \I3.read_counter).
Adding EN signal on $flatten\I3.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I3.$verific$n35$338 [3:2], Q = \I3.cmd [3:2]).
Adding EN signal on $flatten\I3.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I3.$verific$n35$338 [1:0], Q = \I3.cmd [1:0]).
Adding EN signal on $flatten\I3.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I3.$verific$n35$338 [4], Q = \I3.cmd [4]).
Adding EN signal on $flatten\I3.$verific$busy_reg$sha512.v:824$1134 ($dff) from module sha_top (D = $flatten\I3.$verific$n25842$313, Q = \I3.busy).
Adding EN signal on $flatten\I3.$verific$Wt_reg$sha512.v:824$1150 ($dff) from module sha_top (D = $flatten\I3.$verific$n26818$756 [31:0], Q = \I3.Wt [31:0]).
Adding EN signal on $flatten\I3.$verific$Wt_reg$sha512.v:824$1150 ($dff) from module sha_top (D = $flatten\I3.$verific$n26818$756 [63:32], Q = \I3.Wt [63:32]).
Adding EN signal on $flatten\I3.$verific$W9_reg$sha512.v:824$1144 ($dff) from module sha_top (D = $flatten\I3.$verific$n26428$750 [63:32], Q = \I3.W9 [63:32]).
Adding EN signal on $flatten\I3.$verific$W9_reg$sha512.v:824$1144 ($dff) from module sha_top (D = $flatten\I3.$verific$n26428$750 [31:0], Q = \I3.W9 [31:0]).
Adding EN signal on $flatten\I3.$verific$W8_reg$sha512.v:824$1143 ($dff) from module sha_top (D = $flatten\I3.$verific$n26363$749 [63:32], Q = \I3.W8 [63:32]).
Adding EN signal on $flatten\I3.$verific$W8_reg$sha512.v:824$1143 ($dff) from module sha_top (D = $flatten\I3.$verific$n26363$749 [31:0], Q = \I3.W8 [31:0]).
Adding EN signal on $flatten\I3.$verific$W7_reg$sha512.v:824$1142 ($dff) from module sha_top (D = $flatten\I3.$verific$n26298$748 [63:32], Q = \I3.W7 [63:32]).
Adding EN signal on $flatten\I3.$verific$W7_reg$sha512.v:824$1142 ($dff) from module sha_top (D = $flatten\I3.$verific$n26298$748 [31:0], Q = \I3.W7 [31:0]).
Adding EN signal on $flatten\I3.$verific$W6_reg$sha512.v:824$1141 ($dff) from module sha_top (D = $flatten\I3.$verific$n26233$747 [63:32], Q = \I3.W6 [63:32]).
Adding EN signal on $flatten\I3.$verific$W6_reg$sha512.v:824$1141 ($dff) from module sha_top (D = $flatten\I3.$verific$n26233$747 [31:0], Q = \I3.W6 [31:0]).
Adding EN signal on $flatten\I3.$verific$W5_reg$sha512.v:824$1140 ($dff) from module sha_top (D = $flatten\I3.$verific$n26168$746 [63:32], Q = \I3.W5 [63:32]).
Adding EN signal on $flatten\I3.$verific$W5_reg$sha512.v:824$1140 ($dff) from module sha_top (D = $flatten\I3.$verific$n26168$746 [31:0], Q = \I3.W5 [31:0]).
Adding EN signal on $flatten\I3.$verific$W4_reg$sha512.v:824$1139 ($dff) from module sha_top (D = $flatten\I3.$verific$n26103$745 [63:32], Q = \I3.W4 [63:32]).
Adding EN signal on $flatten\I3.$verific$W4_reg$sha512.v:824$1139 ($dff) from module sha_top (D = $flatten\I3.$verific$n26103$745 [31:0], Q = \I3.W4 [31:0]).
Adding EN signal on $flatten\I3.$verific$W3_reg$sha512.v:824$1138 ($dff) from module sha_top (D = $flatten\I3.$verific$n26038$744 [63:32], Q = \I3.W3 [63:32]).
Adding EN signal on $flatten\I3.$verific$W3_reg$sha512.v:824$1138 ($dff) from module sha_top (D = $flatten\I3.$verific$n26038$744 [31:0], Q = \I3.W3 [31:0]).
Adding EN signal on $flatten\I3.$verific$W2_reg$sha512.v:824$1137 ($dff) from module sha_top (D = $flatten\I3.$verific$n25973$743 [63:32], Q = \I3.W2 [63:32]).
Adding EN signal on $flatten\I3.$verific$W2_reg$sha512.v:824$1137 ($dff) from module sha_top (D = $flatten\I3.$verific$n25973$743 [31:0], Q = \I3.W2 [31:0]).
Adding EN signal on $flatten\I3.$verific$W1_reg$sha512.v:824$1136 ($dff) from module sha_top (D = $flatten\I3.$verific$n25908$742 [63:32], Q = \I3.W1 [63:32]).
Adding EN signal on $flatten\I3.$verific$W1_reg$sha512.v:824$1136 ($dff) from module sha_top (D = $flatten\I3.$verific$n25908$742 [31:0], Q = \I3.W1 [31:0]).
Adding EN signal on $flatten\I3.$verific$W14_reg$sha512.v:824$1149 ($dff) from module sha_top (D = $flatten\I3.$verific$n26753$755 [63:32], Q = \I3.W14 [63:32]).
Adding EN signal on $flatten\I3.$verific$W14_reg$sha512.v:824$1149 ($dff) from module sha_top (D = $flatten\I3.$verific$n26753$755 [31:0], Q = \I3.W14 [31:0]).
Adding EN signal on $flatten\I3.$verific$W13_reg$sha512.v:824$1148 ($dff) from module sha_top (D = $flatten\I3.$verific$n26688$754 [63:32], Q = \I3.W13 [63:32]).
Adding EN signal on $flatten\I3.$verific$W13_reg$sha512.v:824$1148 ($dff) from module sha_top (D = $flatten\I3.$verific$n26688$754 [31:0], Q = \I3.W13 [31:0]).
Adding EN signal on $flatten\I3.$verific$W12_reg$sha512.v:824$1147 ($dff) from module sha_top (D = $flatten\I3.$verific$n26623$753 [63:32], Q = \I3.W12 [63:32]).
Adding EN signal on $flatten\I3.$verific$W12_reg$sha512.v:824$1147 ($dff) from module sha_top (D = $flatten\I3.$verific$n26623$753 [31:0], Q = \I3.W12 [31:0]).
Adding EN signal on $flatten\I3.$verific$W11_reg$sha512.v:824$1146 ($dff) from module sha_top (D = $flatten\I3.$verific$n26558$752 [63:32], Q = \I3.W11 [63:32]).
Adding EN signal on $flatten\I3.$verific$W11_reg$sha512.v:824$1146 ($dff) from module sha_top (D = $flatten\I3.$verific$n26558$752 [31:0], Q = \I3.W11 [31:0]).
Adding EN signal on $flatten\I3.$verific$W10_reg$sha512.v:824$1145 ($dff) from module sha_top (D = $flatten\I3.$verific$n26493$751 [63:32], Q = \I3.W10 [63:32]).
Adding EN signal on $flatten\I3.$verific$W10_reg$sha512.v:824$1145 ($dff) from module sha_top (D = $flatten\I3.$verific$n26493$751 [31:0], Q = \I3.W10 [31:0]).
Adding EN signal on $flatten\I3.$verific$W0_reg$sha512.v:824$1135 ($dff) from module sha_top (D = $flatten\I3.$verific$n25843$741 [31:0], Q = \I3.W0 [31:0]).
Adding EN signal on $flatten\I3.$verific$W0_reg$sha512.v:824$1135 ($dff) from module sha_top (D = $flatten\I3.$verific$n25843$741 [63:32], Q = \I3.W0 [63:32]).
Adding EN signal on $flatten\I3.$verific$H_reg$sha512.v:824$1158 ($dff) from module sha_top (D = $flatten\I3.$verific$n27338$764, Q = \I3.H).
Adding EN signal on $flatten\I3.$verific$H7_reg$sha512.v:824$1166 ($dff) from module sha_top (D = $flatten\I3.$verific$n27858$772, Q = \I3.H7).
Adding EN signal on $flatten\I3.$verific$H6_reg$sha512.v:824$1165 ($dff) from module sha_top (D = $flatten\I3.$verific$n27793$771, Q = \I3.H6).
Adding EN signal on $flatten\I3.$verific$H5_reg$sha512.v:824$1164 ($dff) from module sha_top (D = $flatten\I3.$verific$n27728$770, Q = \I3.H5).
Adding EN signal on $flatten\I3.$verific$H4_reg$sha512.v:824$1163 ($dff) from module sha_top (D = $flatten\I3.$verific$n27663$769, Q = \I3.H4).
Adding EN signal on $flatten\I3.$verific$H3_reg$sha512.v:824$1162 ($dff) from module sha_top (D = $flatten\I3.$verific$n27598$768, Q = \I3.H3).
Adding EN signal on $flatten\I3.$verific$H2_reg$sha512.v:824$1161 ($dff) from module sha_top (D = $flatten\I3.$verific$n27533$767, Q = \I3.H2).
Adding EN signal on $flatten\I3.$verific$H1_reg$sha512.v:824$1160 ($dff) from module sha_top (D = $flatten\I3.$verific$n27468$766, Q = \I3.H1).
Adding EN signal on $flatten\I3.$verific$H0_reg$sha512.v:824$1159 ($dff) from module sha_top (D = $flatten\I3.$verific$n27403$765, Q = \I3.H0).
Adding EN signal on $flatten\I3.$verific$G_reg$sha512.v:824$1157 ($dff) from module sha_top (D = $flatten\I3.$verific$n27273$763, Q = \I3.G).
Adding EN signal on $flatten\I3.$verific$F_reg$sha512.v:824$1156 ($dff) from module sha_top (D = $flatten\I3.$verific$n27208$762, Q = \I3.F).
Adding EN signal on $flatten\I3.$verific$E_reg$sha512.v:824$1155 ($dff) from module sha_top (D = $flatten\I3.$verific$n27143$761, Q = \I3.E).
Adding EN signal on $flatten\I3.$verific$D_reg$sha512.v:824$1154 ($dff) from module sha_top (D = $flatten\I3.$verific$n27078$760, Q = \I3.D).
Adding EN signal on $flatten\I3.$verific$C_reg$sha512.v:824$1153 ($dff) from module sha_top (D = $flatten\I3.$verific$n27013$759, Q = \I3.C).
Adding EN signal on $flatten\I3.$verific$B_reg$sha512.v:824$1152 ($dff) from module sha_top (D = $flatten\I3.$verific$n26948$758, Q = \I3.B).
Adding EN signal on $flatten\I3.$verific$A_reg$sha512.v:824$1151 ($dff) from module sha_top (D = $flatten\I3.$verific$n26883$757, Q = \I3.A).
Adding EN signal on $flatten\I2.$verific$text_o_reg$sha512.v:1014$1213 ($dff) from module sha_top (D = $flatten\I2.$verific$n37887$916, Q = \I2.text_o).
Adding EN signal on $flatten\I2.$verific$read_counter_reg$sha512.v:1014$1214 ($dff) from module sha_top (D = $flatten\I2.$verific$n37920$917, Q = \I2.read_counter).
Adding EN signal on $flatten\I2.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I2.$verific$n35$338 [3:2], Q = \I2.cmd [3:2]).
Adding EN signal on $flatten\I2.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I2.$verific$n35$338 [1:0], Q = \I2.cmd [1:0]).
Adding EN signal on $flatten\I2.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I2.$verific$n35$338 [4], Q = \I2.cmd [4]).
Adding EN signal on $flatten\I2.$verific$busy_reg$sha512.v:824$1134 ($dff) from module sha_top (D = $flatten\I2.$verific$n25842$313, Q = \I2.busy).
Adding EN signal on $flatten\I2.$verific$Wt_reg$sha512.v:824$1150 ($dff) from module sha_top (D = $flatten\I2.$verific$n26818$756 [31:0], Q = \I2.Wt [31:0]).
Adding EN signal on $flatten\I2.$verific$Wt_reg$sha512.v:824$1150 ($dff) from module sha_top (D = $flatten\I2.$verific$n26818$756 [63:32], Q = \I2.Wt [63:32]).
Adding EN signal on $flatten\I2.$verific$W9_reg$sha512.v:824$1144 ($dff) from module sha_top (D = $flatten\I2.$verific$n26428$750 [63:32], Q = \I2.W9 [63:32]).
Adding EN signal on $flatten\I2.$verific$W9_reg$sha512.v:824$1144 ($dff) from module sha_top (D = $flatten\I2.$verific$n26428$750 [31:0], Q = \I2.W9 [31:0]).
Adding EN signal on $flatten\I2.$verific$W8_reg$sha512.v:824$1143 ($dff) from module sha_top (D = $flatten\I2.$verific$n26363$749 [63:32], Q = \I2.W8 [63:32]).
Adding EN signal on $flatten\I2.$verific$W8_reg$sha512.v:824$1143 ($dff) from module sha_top (D = $flatten\I2.$verific$n26363$749 [31:0], Q = \I2.W8 [31:0]).
Adding EN signal on $flatten\I2.$verific$W7_reg$sha512.v:824$1142 ($dff) from module sha_top (D = $flatten\I2.$verific$n26298$748 [63:32], Q = \I2.W7 [63:32]).
Adding EN signal on $flatten\I2.$verific$W7_reg$sha512.v:824$1142 ($dff) from module sha_top (D = $flatten\I2.$verific$n26298$748 [31:0], Q = \I2.W7 [31:0]).
Adding EN signal on $flatten\I2.$verific$W6_reg$sha512.v:824$1141 ($dff) from module sha_top (D = $flatten\I2.$verific$n26233$747 [63:32], Q = \I2.W6 [63:32]).
Adding EN signal on $flatten\I2.$verific$W6_reg$sha512.v:824$1141 ($dff) from module sha_top (D = $flatten\I2.$verific$n26233$747 [31:0], Q = \I2.W6 [31:0]).
Adding EN signal on $flatten\I2.$verific$W5_reg$sha512.v:824$1140 ($dff) from module sha_top (D = $flatten\I2.$verific$n26168$746 [63:32], Q = \I2.W5 [63:32]).
Adding EN signal on $flatten\I2.$verific$W5_reg$sha512.v:824$1140 ($dff) from module sha_top (D = $flatten\I2.$verific$n26168$746 [31:0], Q = \I2.W5 [31:0]).
Adding EN signal on $flatten\I2.$verific$W4_reg$sha512.v:824$1139 ($dff) from module sha_top (D = $flatten\I2.$verific$n26103$745 [63:32], Q = \I2.W4 [63:32]).
Adding EN signal on $flatten\I2.$verific$W4_reg$sha512.v:824$1139 ($dff) from module sha_top (D = $flatten\I2.$verific$n26103$745 [31:0], Q = \I2.W4 [31:0]).
Adding EN signal on $flatten\I2.$verific$W3_reg$sha512.v:824$1138 ($dff) from module sha_top (D = $flatten\I2.$verific$n26038$744 [63:32], Q = \I2.W3 [63:32]).
Adding EN signal on $flatten\I2.$verific$W3_reg$sha512.v:824$1138 ($dff) from module sha_top (D = $flatten\I2.$verific$n26038$744 [31:0], Q = \I2.W3 [31:0]).
Adding EN signal on $flatten\I2.$verific$W2_reg$sha512.v:824$1137 ($dff) from module sha_top (D = $flatten\I2.$verific$n25973$743 [63:32], Q = \I2.W2 [63:32]).
Adding EN signal on $flatten\I2.$verific$W2_reg$sha512.v:824$1137 ($dff) from module sha_top (D = $flatten\I2.$verific$n25973$743 [31:0], Q = \I2.W2 [31:0]).
Adding EN signal on $flatten\I2.$verific$W1_reg$sha512.v:824$1136 ($dff) from module sha_top (D = $flatten\I2.$verific$n25908$742 [63:32], Q = \I2.W1 [63:32]).
Adding EN signal on $flatten\I2.$verific$W1_reg$sha512.v:824$1136 ($dff) from module sha_top (D = $flatten\I2.$verific$n25908$742 [31:0], Q = \I2.W1 [31:0]).
Adding EN signal on $flatten\I2.$verific$W14_reg$sha512.v:824$1149 ($dff) from module sha_top (D = $flatten\I2.$verific$n26753$755 [63:32], Q = \I2.W14 [63:32]).
Adding EN signal on $flatten\I2.$verific$W14_reg$sha512.v:824$1149 ($dff) from module sha_top (D = $flatten\I2.$verific$n26753$755 [31:0], Q = \I2.W14 [31:0]).
Adding EN signal on $flatten\I2.$verific$W13_reg$sha512.v:824$1148 ($dff) from module sha_top (D = $flatten\I2.$verific$n26688$754 [63:32], Q = \I2.W13 [63:32]).
Adding EN signal on $flatten\I2.$verific$W13_reg$sha512.v:824$1148 ($dff) from module sha_top (D = $flatten\I2.$verific$n26688$754 [31:0], Q = \I2.W13 [31:0]).
Adding EN signal on $flatten\I2.$verific$W12_reg$sha512.v:824$1147 ($dff) from module sha_top (D = $flatten\I2.$verific$n26623$753 [63:32], Q = \I2.W12 [63:32]).
Adding EN signal on $flatten\I2.$verific$W12_reg$sha512.v:824$1147 ($dff) from module sha_top (D = $flatten\I2.$verific$n26623$753 [31:0], Q = \I2.W12 [31:0]).
Adding EN signal on $flatten\I2.$verific$W11_reg$sha512.v:824$1146 ($dff) from module sha_top (D = $flatten\I2.$verific$n26558$752 [63:32], Q = \I2.W11 [63:32]).
Adding EN signal on $flatten\I2.$verific$W11_reg$sha512.v:824$1146 ($dff) from module sha_top (D = $flatten\I2.$verific$n26558$752 [31:0], Q = \I2.W11 [31:0]).
Adding EN signal on $flatten\I2.$verific$W10_reg$sha512.v:824$1145 ($dff) from module sha_top (D = $flatten\I2.$verific$n26493$751 [63:32], Q = \I2.W10 [63:32]).
Adding EN signal on $flatten\I2.$verific$W10_reg$sha512.v:824$1145 ($dff) from module sha_top (D = $flatten\I2.$verific$n26493$751 [31:0], Q = \I2.W10 [31:0]).
Adding EN signal on $flatten\I2.$verific$W0_reg$sha512.v:824$1135 ($dff) from module sha_top (D = $flatten\I2.$verific$n25843$741 [31:0], Q = \I2.W0 [31:0]).
Adding EN signal on $flatten\I2.$verific$W0_reg$sha512.v:824$1135 ($dff) from module sha_top (D = $flatten\I2.$verific$n25843$741 [63:32], Q = \I2.W0 [63:32]).
Adding EN signal on $flatten\I2.$verific$H_reg$sha512.v:824$1158 ($dff) from module sha_top (D = $flatten\I2.$verific$n27338$764, Q = \I2.H).
Adding EN signal on $flatten\I2.$verific$H7_reg$sha512.v:824$1166 ($dff) from module sha_top (D = $flatten\I2.$verific$n27858$772, Q = \I2.H7).
Adding EN signal on $flatten\I2.$verific$H6_reg$sha512.v:824$1165 ($dff) from module sha_top (D = $flatten\I2.$verific$n27793$771, Q = \I2.H6).
Adding EN signal on $flatten\I2.$verific$H5_reg$sha512.v:824$1164 ($dff) from module sha_top (D = $flatten\I2.$verific$n27728$770, Q = \I2.H5).
Adding EN signal on $flatten\I2.$verific$H4_reg$sha512.v:824$1163 ($dff) from module sha_top (D = $flatten\I2.$verific$n27663$769, Q = \I2.H4).
Adding EN signal on $flatten\I2.$verific$H3_reg$sha512.v:824$1162 ($dff) from module sha_top (D = $flatten\I2.$verific$n27598$768, Q = \I2.H3).
Adding EN signal on $flatten\I2.$verific$H2_reg$sha512.v:824$1161 ($dff) from module sha_top (D = $flatten\I2.$verific$n27533$767, Q = \I2.H2).
Adding EN signal on $flatten\I2.$verific$H1_reg$sha512.v:824$1160 ($dff) from module sha_top (D = $flatten\I2.$verific$n27468$766, Q = \I2.H1).
Adding EN signal on $flatten\I2.$verific$H0_reg$sha512.v:824$1159 ($dff) from module sha_top (D = $flatten\I2.$verific$n27403$765, Q = \I2.H0).
Adding EN signal on $flatten\I2.$verific$G_reg$sha512.v:824$1157 ($dff) from module sha_top (D = $flatten\I2.$verific$n27273$763, Q = \I2.G).
Adding EN signal on $flatten\I2.$verific$F_reg$sha512.v:824$1156 ($dff) from module sha_top (D = $flatten\I2.$verific$n27208$762, Q = \I2.F).
Adding EN signal on $flatten\I2.$verific$E_reg$sha512.v:824$1155 ($dff) from module sha_top (D = $flatten\I2.$verific$n27143$761, Q = \I2.E).
Adding EN signal on $flatten\I2.$verific$D_reg$sha512.v:824$1154 ($dff) from module sha_top (D = $flatten\I2.$verific$n27078$760, Q = \I2.D).
Adding EN signal on $flatten\I2.$verific$C_reg$sha512.v:824$1153 ($dff) from module sha_top (D = $flatten\I2.$verific$n27013$759, Q = \I2.C).
Adding EN signal on $flatten\I2.$verific$B_reg$sha512.v:824$1152 ($dff) from module sha_top (D = $flatten\I2.$verific$n26948$758, Q = \I2.B).
Adding EN signal on $flatten\I2.$verific$A_reg$sha512.v:824$1151 ($dff) from module sha_top (D = $flatten\I2.$verific$n26883$757, Q = \I2.A).
Adding EN signal on $flatten\I1.$verific$text_o_reg$sha512.v:1014$1213 ($dff) from module sha_top (D = $flatten\I1.$verific$n37887$916, Q = \I1.text_o).
Adding EN signal on $flatten\I1.$verific$read_counter_reg$sha512.v:1014$1214 ($dff) from module sha_top (D = $flatten\I1.$verific$n37920$917, Q = \I1.read_counter).
Adding EN signal on $flatten\I1.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I1.$verific$n35$338 [3:2], Q = \I1.cmd [3:2]).
Adding EN signal on $flatten\I1.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I1.$verific$n35$338 [1:0], Q = \I1.cmd [1:0]).
Adding EN signal on $flatten\I1.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I1.$verific$n35$338 [4], Q = \I1.cmd [4]).
Adding EN signal on $flatten\I1.$verific$busy_reg$sha512.v:824$1134 ($dff) from module sha_top (D = $flatten\I1.$verific$n25842$313, Q = \I1.busy).
Adding EN signal on $flatten\I1.$verific$Wt_reg$sha512.v:824$1150 ($dff) from module sha_top (D = $flatten\I1.$verific$n26818$756 [31:0], Q = \I1.Wt [31:0]).
Adding EN signal on $flatten\I1.$verific$Wt_reg$sha512.v:824$1150 ($dff) from module sha_top (D = $flatten\I1.$verific$n26818$756 [63:32], Q = \I1.Wt [63:32]).
Adding EN signal on $flatten\I1.$verific$W9_reg$sha512.v:824$1144 ($dff) from module sha_top (D = $flatten\I1.$verific$n26428$750 [63:32], Q = \I1.W9 [63:32]).
Adding EN signal on $flatten\I1.$verific$W9_reg$sha512.v:824$1144 ($dff) from module sha_top (D = $flatten\I1.$verific$n26428$750 [31:0], Q = \I1.W9 [31:0]).
Adding EN signal on $flatten\I1.$verific$W8_reg$sha512.v:824$1143 ($dff) from module sha_top (D = $flatten\I1.$verific$n26363$749 [63:32], Q = \I1.W8 [63:32]).
Adding EN signal on $flatten\I1.$verific$W8_reg$sha512.v:824$1143 ($dff) from module sha_top (D = $flatten\I1.$verific$n26363$749 [31:0], Q = \I1.W8 [31:0]).
Adding EN signal on $flatten\I1.$verific$W7_reg$sha512.v:824$1142 ($dff) from module sha_top (D = $flatten\I1.$verific$n26298$748 [63:32], Q = \I1.W7 [63:32]).
Adding EN signal on $flatten\I1.$verific$W7_reg$sha512.v:824$1142 ($dff) from module sha_top (D = $flatten\I1.$verific$n26298$748 [31:0], Q = \I1.W7 [31:0]).
Adding EN signal on $flatten\I1.$verific$W6_reg$sha512.v:824$1141 ($dff) from module sha_top (D = $flatten\I1.$verific$n26233$747 [63:32], Q = \I1.W6 [63:32]).
Adding EN signal on $flatten\I1.$verific$W6_reg$sha512.v:824$1141 ($dff) from module sha_top (D = $flatten\I1.$verific$n26233$747 [31:0], Q = \I1.W6 [31:0]).
Adding EN signal on $flatten\I1.$verific$W5_reg$sha512.v:824$1140 ($dff) from module sha_top (D = $flatten\I1.$verific$n26168$746 [63:32], Q = \I1.W5 [63:32]).
Adding EN signal on $flatten\I1.$verific$W5_reg$sha512.v:824$1140 ($dff) from module sha_top (D = $flatten\I1.$verific$n26168$746 [31:0], Q = \I1.W5 [31:0]).
Adding EN signal on $flatten\I1.$verific$W4_reg$sha512.v:824$1139 ($dff) from module sha_top (D = $flatten\I1.$verific$n26103$745 [63:32], Q = \I1.W4 [63:32]).
Adding EN signal on $flatten\I1.$verific$W4_reg$sha512.v:824$1139 ($dff) from module sha_top (D = $flatten\I1.$verific$n26103$745 [31:0], Q = \I1.W4 [31:0]).
Adding EN signal on $flatten\I1.$verific$W3_reg$sha512.v:824$1138 ($dff) from module sha_top (D = $flatten\I1.$verific$n26038$744 [63:32], Q = \I1.W3 [63:32]).
Adding EN signal on $flatten\I1.$verific$W3_reg$sha512.v:824$1138 ($dff) from module sha_top (D = $flatten\I1.$verific$n26038$744 [31:0], Q = \I1.W3 [31:0]).
Adding EN signal on $flatten\I1.$verific$W2_reg$sha512.v:824$1137 ($dff) from module sha_top (D = $flatten\I1.$verific$n25973$743 [63:32], Q = \I1.W2 [63:32]).
Adding EN signal on $flatten\I1.$verific$W2_reg$sha512.v:824$1137 ($dff) from module sha_top (D = $flatten\I1.$verific$n25973$743 [31:0], Q = \I1.W2 [31:0]).
Adding EN signal on $flatten\I1.$verific$W1_reg$sha512.v:824$1136 ($dff) from module sha_top (D = $flatten\I1.$verific$n25908$742 [63:32], Q = \I1.W1 [63:32]).
Adding EN signal on $flatten\I1.$verific$W1_reg$sha512.v:824$1136 ($dff) from module sha_top (D = $flatten\I1.$verific$n25908$742 [31:0], Q = \I1.W1 [31:0]).
Adding EN signal on $flatten\I1.$verific$W14_reg$sha512.v:824$1149 ($dff) from module sha_top (D = $flatten\I1.$verific$n26753$755 [63:32], Q = \I1.W14 [63:32]).
Adding EN signal on $flatten\I1.$verific$W14_reg$sha512.v:824$1149 ($dff) from module sha_top (D = $flatten\I1.$verific$n26753$755 [31:0], Q = \I1.W14 [31:0]).
Adding EN signal on $flatten\I1.$verific$W13_reg$sha512.v:824$1148 ($dff) from module sha_top (D = $flatten\I1.$verific$n26688$754 [63:32], Q = \I1.W13 [63:32]).
Adding EN signal on $flatten\I1.$verific$W13_reg$sha512.v:824$1148 ($dff) from module sha_top (D = $flatten\I1.$verific$n26688$754 [31:0], Q = \I1.W13 [31:0]).
Adding EN signal on $flatten\I1.$verific$W12_reg$sha512.v:824$1147 ($dff) from module sha_top (D = $flatten\I1.$verific$n26623$753 [63:32], Q = \I1.W12 [63:32]).
Adding EN signal on $flatten\I1.$verific$W12_reg$sha512.v:824$1147 ($dff) from module sha_top (D = $flatten\I1.$verific$n26623$753 [31:0], Q = \I1.W12 [31:0]).
Adding EN signal on $flatten\I1.$verific$W11_reg$sha512.v:824$1146 ($dff) from module sha_top (D = $flatten\I1.$verific$n26558$752 [63:32], Q = \I1.W11 [63:32]).
Adding EN signal on $flatten\I1.$verific$W11_reg$sha512.v:824$1146 ($dff) from module sha_top (D = $flatten\I1.$verific$n26558$752 [31:0], Q = \I1.W11 [31:0]).
Adding EN signal on $flatten\I1.$verific$W10_reg$sha512.v:824$1145 ($dff) from module sha_top (D = $flatten\I1.$verific$n26493$751 [63:32], Q = \I1.W10 [63:32]).
Adding EN signal on $flatten\I1.$verific$W10_reg$sha512.v:824$1145 ($dff) from module sha_top (D = $flatten\I1.$verific$n26493$751 [31:0], Q = \I1.W10 [31:0]).
Adding EN signal on $flatten\I1.$verific$W0_reg$sha512.v:824$1135 ($dff) from module sha_top (D = $flatten\I1.$verific$n25843$741 [31:0], Q = \I1.W0 [31:0]).
Adding EN signal on $flatten\I1.$verific$W0_reg$sha512.v:824$1135 ($dff) from module sha_top (D = $flatten\I1.$verific$n25843$741 [63:32], Q = \I1.W0 [63:32]).
Adding EN signal on $flatten\I1.$verific$H_reg$sha512.v:824$1158 ($dff) from module sha_top (D = $flatten\I1.$verific$n27338$764, Q = \I1.H).
Adding EN signal on $flatten\I1.$verific$H7_reg$sha512.v:824$1166 ($dff) from module sha_top (D = $flatten\I1.$verific$n27858$772, Q = \I1.H7).
Adding EN signal on $flatten\I1.$verific$H6_reg$sha512.v:824$1165 ($dff) from module sha_top (D = $flatten\I1.$verific$n27793$771, Q = \I1.H6).
Adding EN signal on $flatten\I1.$verific$H5_reg$sha512.v:824$1164 ($dff) from module sha_top (D = $flatten\I1.$verific$n27728$770, Q = \I1.H5).
Adding EN signal on $flatten\I1.$verific$H4_reg$sha512.v:824$1163 ($dff) from module sha_top (D = $flatten\I1.$verific$n27663$769, Q = \I1.H4).
Adding EN signal on $flatten\I1.$verific$H3_reg$sha512.v:824$1162 ($dff) from module sha_top (D = $flatten\I1.$verific$n27598$768, Q = \I1.H3).
Adding EN signal on $flatten\I1.$verific$H2_reg$sha512.v:824$1161 ($dff) from module sha_top (D = $flatten\I1.$verific$n27533$767, Q = \I1.H2).
Adding EN signal on $flatten\I1.$verific$H1_reg$sha512.v:824$1160 ($dff) from module sha_top (D = $flatten\I1.$verific$n27468$766, Q = \I1.H1).
Adding EN signal on $flatten\I1.$verific$H0_reg$sha512.v:824$1159 ($dff) from module sha_top (D = $flatten\I1.$verific$n27403$765, Q = \I1.H0).
Adding EN signal on $flatten\I1.$verific$G_reg$sha512.v:824$1157 ($dff) from module sha_top (D = $flatten\I1.$verific$n27273$763, Q = \I1.G).
Adding EN signal on $flatten\I1.$verific$F_reg$sha512.v:824$1156 ($dff) from module sha_top (D = $flatten\I1.$verific$n27208$762, Q = \I1.F).
Adding EN signal on $flatten\I1.$verific$E_reg$sha512.v:824$1155 ($dff) from module sha_top (D = $flatten\I1.$verific$n27143$761, Q = \I1.E).
Adding EN signal on $flatten\I1.$verific$D_reg$sha512.v:824$1154 ($dff) from module sha_top (D = $flatten\I1.$verific$n27078$760, Q = \I1.D).
Adding EN signal on $flatten\I1.$verific$C_reg$sha512.v:824$1153 ($dff) from module sha_top (D = $flatten\I1.$verific$n27013$759, Q = \I1.C).
Adding EN signal on $flatten\I1.$verific$B_reg$sha512.v:824$1152 ($dff) from module sha_top (D = $flatten\I1.$verific$n26948$758, Q = \I1.B).
Adding EN signal on $flatten\I1.$verific$A_reg$sha512.v:824$1151 ($dff) from module sha_top (D = $flatten\I1.$verific$n26883$757, Q = \I1.A).
Adding EN signal on $flatten\I0.$verific$text_o_reg$sha512.v:1014$1213 ($dff) from module sha_top (D = $flatten\I0.$verific$n37887$916, Q = \I0.text_o).
Adding EN signal on $flatten\I0.$verific$read_counter_reg$sha512.v:1014$1214 ($dff) from module sha_top (D = $flatten\I0.$verific$n37920$917, Q = \I0.read_counter).
Adding EN signal on $flatten\I0.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I0.$verific$n35$338 [3:2], Q = \I0.cmd [3:2]).
Adding EN signal on $flatten\I0.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I0.$verific$n35$338 [1:0], Q = \I0.cmd [1:0]).
Adding EN signal on $flatten\I0.$verific$cmd_reg$sha512.v:211$931 ($dff) from module sha_top (D = $flatten\I0.$verific$n35$338 [4], Q = \I0.cmd [4]).
Adding EN signal on $flatten\I0.$verific$busy_reg$sha512.v:824$1134 ($dff) from module sha_top (D = $flatten\I0.$verific$n25842$313, Q = \I0.busy).
Adding EN signal on $flatten\I0.$verific$Wt_reg$sha512.v:824$1150 ($dff) from module sha_top (D = $flatten\I0.$verific$n26818$756 [31:0], Q = \I0.Wt [31:0]).
Adding EN signal on $flatten\I0.$verific$Wt_reg$sha512.v:824$1150 ($dff) from module sha_top (D = $flatten\I0.$verific$n26818$756 [63:32], Q = \I0.Wt [63:32]).
Adding EN signal on $flatten\I0.$verific$W9_reg$sha512.v:824$1144 ($dff) from module sha_top (D = $flatten\I0.$verific$n26428$750 [63:32], Q = \I0.W9 [63:32]).
Adding EN signal on $flatten\I0.$verific$W9_reg$sha512.v:824$1144 ($dff) from module sha_top (D = $flatten\I0.$verific$n26428$750 [31:0], Q = \I0.W9 [31:0]).
Adding EN signal on $flatten\I0.$verific$W8_reg$sha512.v:824$1143 ($dff) from module sha_top (D = $flatten\I0.$verific$n26363$749 [63:32], Q = \I0.W8 [63:32]).
Adding EN signal on $flatten\I0.$verific$W8_reg$sha512.v:824$1143 ($dff) from module sha_top (D = $flatten\I0.$verific$n26363$749 [31:0], Q = \I0.W8 [31:0]).
Adding EN signal on $flatten\I0.$verific$W7_reg$sha512.v:824$1142 ($dff) from module sha_top (D = $flatten\I0.$verific$n26298$748 [63:32], Q = \I0.W7 [63:32]).
Adding EN signal on $flatten\I0.$verific$W7_reg$sha512.v:824$1142 ($dff) from module sha_top (D = $flatten\I0.$verific$n26298$748 [31:0], Q = \I0.W7 [31:0]).
Adding EN signal on $flatten\I0.$verific$W6_reg$sha512.v:824$1141 ($dff) from module sha_top (D = $flatten\I0.$verific$n26233$747 [63:32], Q = \I0.W6 [63:32]).
Adding EN signal on $flatten\I0.$verific$W6_reg$sha512.v:824$1141 ($dff) from module sha_top (D = $flatten\I0.$verific$n26233$747 [31:0], Q = \I0.W6 [31:0]).
Adding EN signal on $flatten\I0.$verific$W5_reg$sha512.v:824$1140 ($dff) from module sha_top (D = $flatten\I0.$verific$n26168$746 [63:32], Q = \I0.W5 [63:32]).
Adding EN signal on $flatten\I0.$verific$W5_reg$sha512.v:824$1140 ($dff) from module sha_top (D = $flatten\I0.$verific$n26168$746 [31:0], Q = \I0.W5 [31:0]).
Adding EN signal on $flatten\I0.$verific$W4_reg$sha512.v:824$1139 ($dff) from module sha_top (D = $flatten\I0.$verific$n26103$745 [63:32], Q = \I0.W4 [63:32]).
Adding EN signal on $flatten\I0.$verific$W4_reg$sha512.v:824$1139 ($dff) from module sha_top (D = $flatten\I0.$verific$n26103$745 [31:0], Q = \I0.W4 [31:0]).
Adding EN signal on $flatten\I0.$verific$W3_reg$sha512.v:824$1138 ($dff) from module sha_top (D = $flatten\I0.$verific$n26038$744 [63:32], Q = \I0.W3 [63:32]).
Adding EN signal on $flatten\I0.$verific$W3_reg$sha512.v:824$1138 ($dff) from module sha_top (D = $flatten\I0.$verific$n26038$744 [31:0], Q = \I0.W3 [31:0]).
Adding EN signal on $flatten\I0.$verific$W2_reg$sha512.v:824$1137 ($dff) from module sha_top (D = $flatten\I0.$verific$n25973$743 [63:32], Q = \I0.W2 [63:32]).
Adding EN signal on $flatten\I0.$verific$W2_reg$sha512.v:824$1137 ($dff) from module sha_top (D = $flatten\I0.$verific$n25973$743 [31:0], Q = \I0.W2 [31:0]).
Adding EN signal on $flatten\I0.$verific$W1_reg$sha512.v:824$1136 ($dff) from module sha_top (D = $flatten\I0.$verific$n25908$742 [63:32], Q = \I0.W1 [63:32]).
Adding EN signal on $flatten\I0.$verific$W1_reg$sha512.v:824$1136 ($dff) from module sha_top (D = $flatten\I0.$verific$n25908$742 [31:0], Q = \I0.W1 [31:0]).
Adding EN signal on $flatten\I0.$verific$W14_reg$sha512.v:824$1149 ($dff) from module sha_top (D = $flatten\I0.$verific$n26753$755 [63:32], Q = \I0.W14 [63:32]).
Adding EN signal on $flatten\I0.$verific$W14_reg$sha512.v:824$1149 ($dff) from module sha_top (D = $flatten\I0.$verific$n26753$755 [31:0], Q = \I0.W14 [31:0]).
Adding EN signal on $flatten\I0.$verific$W13_reg$sha512.v:824$1148 ($dff) from module sha_top (D = $flatten\I0.$verific$n26688$754 [63:32], Q = \I0.W13 [63:32]).
Adding EN signal on $flatten\I0.$verific$W13_reg$sha512.v:824$1148 ($dff) from module sha_top (D = $flatten\I0.$verific$n26688$754 [31:0], Q = \I0.W13 [31:0]).
Adding EN signal on $flatten\I0.$verific$W12_reg$sha512.v:824$1147 ($dff) from module sha_top (D = $flatten\I0.$verific$n26623$753 [63:32], Q = \I0.W12 [63:32]).
Adding EN signal on $flatten\I0.$verific$W12_reg$sha512.v:824$1147 ($dff) from module sha_top (D = $flatten\I0.$verific$n26623$753 [31:0], Q = \I0.W12 [31:0]).
Adding EN signal on $flatten\I0.$verific$W11_reg$sha512.v:824$1146 ($dff) from module sha_top (D = $flatten\I0.$verific$n26558$752 [63:32], Q = \I0.W11 [63:32]).
Adding EN signal on $flatten\I0.$verific$W11_reg$sha512.v:824$1146 ($dff) from module sha_top (D = $flatten\I0.$verific$n26558$752 [31:0], Q = \I0.W11 [31:0]).
Adding EN signal on $flatten\I0.$verific$W10_reg$sha512.v:824$1145 ($dff) from module sha_top (D = $flatten\I0.$verific$n26493$751 [63:32], Q = \I0.W10 [63:32]).
Adding EN signal on $flatten\I0.$verific$W10_reg$sha512.v:824$1145 ($dff) from module sha_top (D = $flatten\I0.$verific$n26493$751 [31:0], Q = \I0.W10 [31:0]).
Adding EN signal on $flatten\I0.$verific$W0_reg$sha512.v:824$1135 ($dff) from module sha_top (D = $flatten\I0.$verific$n25843$741 [31:0], Q = \I0.W0 [31:0]).
Adding EN signal on $flatten\I0.$verific$W0_reg$sha512.v:824$1135 ($dff) from module sha_top (D = $flatten\I0.$verific$n25843$741 [63:32], Q = \I0.W0 [63:32]).
Adding EN signal on $flatten\I0.$verific$H_reg$sha512.v:824$1158 ($dff) from module sha_top (D = $flatten\I0.$verific$n27338$764, Q = \I0.H).
Adding EN signal on $flatten\I0.$verific$H7_reg$sha512.v:824$1166 ($dff) from module sha_top (D = $flatten\I0.$verific$n27858$772, Q = \I0.H7).
Adding EN signal on $flatten\I0.$verific$H6_reg$sha512.v:824$1165 ($dff) from module sha_top (D = $flatten\I0.$verific$n27793$771, Q = \I0.H6).
Adding EN signal on $flatten\I0.$verific$H5_reg$sha512.v:824$1164 ($dff) from module sha_top (D = $flatten\I0.$verific$n27728$770, Q = \I0.H5).
Adding EN signal on $flatten\I0.$verific$H4_reg$sha512.v:824$1163 ($dff) from module sha_top (D = $flatten\I0.$verific$n27663$769, Q = \I0.H4).
Adding EN signal on $flatten\I0.$verific$H3_reg$sha512.v:824$1162 ($dff) from module sha_top (D = $flatten\I0.$verific$n27598$768, Q = \I0.H3).
Adding EN signal on $flatten\I0.$verific$H2_reg$sha512.v:824$1161 ($dff) from module sha_top (D = $flatten\I0.$verific$n27533$767, Q = \I0.H2).
Adding EN signal on $flatten\I0.$verific$H1_reg$sha512.v:824$1160 ($dff) from module sha_top (D = $flatten\I0.$verific$n27468$766, Q = \I0.H1).
Adding EN signal on $flatten\I0.$verific$H0_reg$sha512.v:824$1159 ($dff) from module sha_top (D = $flatten\I0.$verific$n27403$765, Q = \I0.H0).
Adding EN signal on $flatten\I0.$verific$G_reg$sha512.v:824$1157 ($dff) from module sha_top (D = $flatten\I0.$verific$n27273$763, Q = \I0.G).
Adding EN signal on $flatten\I0.$verific$F_reg$sha512.v:824$1156 ($dff) from module sha_top (D = $flatten\I0.$verific$n27208$762, Q = \I0.F).
Adding EN signal on $flatten\I0.$verific$E_reg$sha512.v:824$1155 ($dff) from module sha_top (D = $flatten\I0.$verific$n27143$761, Q = \I0.E).
Adding EN signal on $flatten\I0.$verific$D_reg$sha512.v:824$1154 ($dff) from module sha_top (D = $flatten\I0.$verific$n27078$760, Q = \I0.D).
Adding EN signal on $flatten\I0.$verific$C_reg$sha512.v:824$1153 ($dff) from module sha_top (D = $flatten\I0.$verific$n27013$759, Q = \I0.C).
Adding EN signal on $flatten\I0.$verific$B_reg$sha512.v:824$1152 ($dff) from module sha_top (D = $flatten\I0.$verific$n26948$758, Q = \I0.B).
Adding EN signal on $flatten\I0.$verific$A_reg$sha512.v:824$1151 ($dff) from module sha_top (D = $flatten\I0.$verific$n26883$757, Q = \I0.A).

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 6 unused cells and 3 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~204 debug messages>

yosys> opt_muxtree

3.42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

yosys> opt_reduce

3.43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
<suppressed ~3825 debug messages>
Removed a total of 1275 cells.

yosys> opt_share

3.45. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.46. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 0 unused cells and 1243 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.56. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6168 ($ne).
Removed top 3 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6170 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6181 ($ne).
Removed top 2 bits (of 5) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1217 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1235 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1236 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1237 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1238 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1239 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1240 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1241 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1242 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1243 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1244 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1245 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1246 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1247 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1248 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1249 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1251 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1252 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1253 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1254 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1255 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1256 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1257 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1258 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1259 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1260 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1261 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1262 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1263 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1264 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1284 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1285 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1286 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1287 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1289 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1291 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1293 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1294 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1296 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1298 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1300 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1301 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1303 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1304 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1305 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1306 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1307 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1325 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I3.$auto$bmuxmap.cc:60:execute$1328 ($mux).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6421 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6410 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6408 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6406 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6391 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6378 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6376 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6361 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6350 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6348 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6346 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6331 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6091 ($ne).
Removed top 2 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6322 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6320 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6318 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6316 ($ne).
Removed top 5 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6301 ($ne).
Removed top 5 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6286 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6271 ($ne).
Removed top 4 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6258 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6256 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6241 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6078 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7245 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7232 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7230 ($ne).
Removed top 4 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6228 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6226 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6211 ($ne).
Removed top 6 bits (of 7) from port B of cell sha_top.$flatten\I3.$verific$add_58$sha512.v:247$972 ($add).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_726$sha512.v:967$1176 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_727$sha512.v:968$1177 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_728$sha512.v:969$1178 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_729$sha512.v:970$1179 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_730$sha512.v:971$1180 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_731$sha512.v:972$1181 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_732$sha512.v:973$1182 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_733$sha512.v:974$1183 ($eq).
Removed top 3 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_734$sha512.v:975$1184 ($eq).
Removed top 3 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_735$sha512.v:976$1185 ($eq).
Removed top 4 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_736$sha512.v:977$1186 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_757$sha512.v:985$1193 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_758$sha512.v:986$1194 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_759$sha512.v:987$1195 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I3.$verific$equal_760$sha512.v:988$1196 ($eq).
Removed top 1 bits (of 6) from port A of cell sha_top.$flatten\I3.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 5 bits (of 6) from port B of cell sha_top.$flatten\I3.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 1 bits (of 6) from port Y of cell sha_top.$flatten\I3.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 7 bits (of 64) from port B of cell sha_top.$flatten\I3.$verific$xor_34$sha512.v:228$948 ($xor).
Removed top 6 bits (of 64) from port B of cell sha_top.$flatten\I3.$verific$xor_38$sha512.v:231$952 ($xor).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6151 ($ne).
Removed top 1 bits (of 3) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8379 ($ne).
Removed top 6 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8395 ($ne).
Removed top 5 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8397 ($ne).
Removed top 4 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8399 ($ne).
Removed top 3 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8401 ($ne).
Removed top 2 bits (of 4) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8403 ($ne).
Removed top 1 bits (of 3) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8407 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8428 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8430 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8432 ($ne).
Removed top 2 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8434 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8443 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8458 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8460 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8473 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8488 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8490 ($ne).
Removed top 3 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8492 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8503 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8518 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8520 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8533 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8548 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8550 ($ne).
Removed top 3 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8552 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8563 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8578 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8580 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8593 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8608 ($ne).
Removed top 4 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8610 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8623 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8638 ($ne).
Removed top 4 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8640 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8653 ($ne).
Removed top 5 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8668 ($ne).
Removed top 5 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8683 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8698 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8700 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8702 ($ne).
Removed top 2 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8704 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8713 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8728 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8730 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8732 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8743 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8758 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8760 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6166 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8773 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8788 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8790 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8792 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8803 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8818 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8820 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8833 ($ne).
Removed top 2 bits (of 5) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1217 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1235 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1236 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1237 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1238 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1239 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1240 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1241 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1242 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1243 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1244 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1245 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1246 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1247 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1248 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1249 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1251 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1252 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1253 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1254 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1255 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1256 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1257 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1258 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1259 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1260 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1261 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1262 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1263 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1264 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1284 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1285 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1286 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1287 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1289 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1291 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1293 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1294 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1296 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1298 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1300 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1301 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1303 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1304 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1305 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1306 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1307 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1325 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I2.$auto$bmuxmap.cc:60:execute$1328 ($mux).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6076 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6061 ($ne).
Removed top 2 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6052 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6050 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7215 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7204 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7202 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7200 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6451 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6438 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6436 ($ne).
Removed top 6 bits (of 7) from port B of cell sha_top.$flatten\I2.$verific$add_58$sha512.v:247$972 ($add).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_726$sha512.v:967$1176 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_727$sha512.v:968$1177 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_728$sha512.v:969$1178 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_729$sha512.v:970$1179 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_730$sha512.v:971$1180 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_731$sha512.v:972$1181 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_732$sha512.v:973$1182 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_733$sha512.v:974$1183 ($eq).
Removed top 3 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_734$sha512.v:975$1184 ($eq).
Removed top 3 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_735$sha512.v:976$1185 ($eq).
Removed top 4 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_736$sha512.v:977$1186 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_757$sha512.v:985$1193 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_758$sha512.v:986$1194 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_759$sha512.v:987$1195 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I2.$verific$equal_760$sha512.v:988$1196 ($eq).
Removed top 1 bits (of 5) from mux cell sha_top.$flatten\I2.$verific$mux_13$sha512.v:210$930 ($mux).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6198 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6196 ($ne).
Removed top 1 bits (of 6) from port A of cell sha_top.$flatten\I2.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 5 bits (of 6) from port B of cell sha_top.$flatten\I2.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 1 bits (of 6) from port Y of cell sha_top.$flatten\I2.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 7 bits (of 64) from port B of cell sha_top.$flatten\I2.$verific$xor_34$sha512.v:228$948 ($xor).
Removed top 6 bits (of 64) from port B of cell sha_top.$flatten\I2.$verific$xor_38$sha512.v:231$952 ($xor).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6136 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6138 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7799 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7814 ($ne).
Removed top 4 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7816 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7829 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7844 ($ne).
Removed top 4 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7846 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7859 ($ne).
Removed top 5 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7874 ($ne).
Removed top 5 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7889 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7904 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7906 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7908 ($ne).
Removed top 2 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7910 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7919 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7934 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7936 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7938 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7949 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7964 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7966 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7979 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7994 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7996 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7998 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8009 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8024 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8026 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$8039 ($ne).
Removed top 2 bits (of 5) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1217 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1235 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1236 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1237 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1238 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1239 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1240 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1241 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1242 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1243 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1244 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1245 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1246 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1247 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1248 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1249 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1251 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1252 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1253 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1254 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1255 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1256 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1257 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1258 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1259 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1260 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1261 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1262 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1263 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1264 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1284 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1285 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1286 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1287 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1289 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1291 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1293 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1294 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1296 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1298 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1300 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1301 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1303 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1304 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1305 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1306 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1307 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1325 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I1.$auto$bmuxmap.cc:60:execute$1328 ($mux).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6902 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6900 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6048 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6885 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6046 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6872 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6870 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6855 ($ne).
Removed top 2 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6846 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6844 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6842 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6840 ($ne).
Removed top 1 bits (of 3) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6819 ($ne).
Removed top 2 bits (of 4) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6815 ($ne).
Removed top 3 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6813 ($ne).
Removed top 4 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6811 ($ne).
Removed top 5 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6809 ($ne).
Removed top 6 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6807 ($ne).
Removed top 1 bits (of 3) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6791 ($ne).
Removed top 1 bits (of 3) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6025 ($ne).
Removed top 2 bits (of 4) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6021 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7185 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7172 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7170 ($ne).
Removed top 6 bits (of 7) from port B of cell sha_top.$flatten\I1.$verific$add_58$sha512.v:247$972 ($add).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_726$sha512.v:967$1176 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_727$sha512.v:968$1177 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_728$sha512.v:969$1178 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_729$sha512.v:970$1179 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_730$sha512.v:971$1180 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_731$sha512.v:972$1181 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_732$sha512.v:973$1182 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_733$sha512.v:974$1183 ($eq).
Removed top 3 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_734$sha512.v:975$1184 ($eq).
Removed top 3 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_735$sha512.v:976$1185 ($eq).
Removed top 4 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_736$sha512.v:977$1186 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_757$sha512.v:985$1193 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_758$sha512.v:986$1194 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_759$sha512.v:987$1195 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I1.$verific$equal_760$sha512.v:988$1196 ($eq).
Removed top 1 bits (of 5) from mux cell sha_top.$flatten\I1.$verific$mux_13$sha512.v:210$930 ($mux).
Removed top 1 bits (of 6) from port A of cell sha_top.$flatten\I1.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 5 bits (of 6) from port B of cell sha_top.$flatten\I1.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 1 bits (of 6) from port Y of cell sha_top.$flatten\I1.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 7 bits (of 64) from port B of cell sha_top.$flatten\I1.$verific$xor_34$sha512.v:228$948 ($xor).
Removed top 6 bits (of 64) from port B of cell sha_top.$flatten\I1.$verific$xor_38$sha512.v:231$952 ($xor).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6106 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6108 ($ne).
Removed top 3 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6110 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6121 ($ne).
Removed top 1 bits (of 3) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7585 ($ne).
Removed top 6 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7601 ($ne).
Removed top 5 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7603 ($ne).
Removed top 4 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7605 ($ne).
Removed top 3 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7607 ($ne).
Removed top 2 bits (of 4) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7609 ($ne).
Removed top 1 bits (of 3) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7613 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7634 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7636 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7638 ($ne).
Removed top 2 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7640 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7649 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7664 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7666 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7679 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7694 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7696 ($ne).
Removed top 3 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7698 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7709 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7724 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7726 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7739 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7754 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7756 ($ne).
Removed top 3 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7758 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7769 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7784 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7786 ($ne).
Removed top 2 bits (of 5) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1217 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1235 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1236 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1237 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1238 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1239 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1240 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1241 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1242 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1243 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1244 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1245 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1246 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1247 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1248 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1249 ($mux).
Removed top 5 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1251 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1252 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1253 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1254 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1255 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1256 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1257 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1258 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1259 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1260 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1261 ($mux).
Removed top 4 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1262 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1263 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1264 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1284 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1285 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1286 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1287 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1289 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1291 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1293 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1294 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1296 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1298 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1300 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1301 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1303 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1304 ($mux).
Removed top 3 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1305 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1306 ($mux).
Removed top 2 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1307 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1325 ($mux).
Removed top 1 bits (of 64) from mux cell sha_top.$flatten\I0.$auto$bmuxmap.cc:60:execute$1328 ($mux).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7125 ($ne).
Removed top 3 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6019 ($ne).
Removed top 2 bits (of 5) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7116 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7114 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7112 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7110 ($ne).
Removed top 4 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6017 ($ne).
Removed top 5 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7095 ($ne).
Removed top 5 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6015 ($ne).
Removed top 5 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7080 ($ne).
Removed top 6 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6013 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7065 ($ne).
Removed top 4 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7052 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7050 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7035 ($ne).
Removed top 4 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7022 ($ne).
Removed top 4 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7020 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7005 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6992 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6990 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6975 ($ne).
Removed top 1 bits (of 3) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$5997 ($ne).
Removed top 3 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6964 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6962 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6960 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6945 ($ne).
Removed top 3 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6932 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6930 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7155 ($ne).
Removed top 2 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7144 ($ne).
Removed top 2 bits (of 7) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7142 ($ne).
Removed top 2 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$7140 ($ne).
Removed top 3 bits (of 8) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6915 ($ne).
Removed top 3 bits (of 6) from port B of cell sha_top.$auto$opt_dff.cc:195:make_patterns_logic$6904 ($ne).
Removed top 6 bits (of 7) from port B of cell sha_top.$flatten\I0.$verific$add_58$sha512.v:247$972 ($add).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_726$sha512.v:967$1176 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_727$sha512.v:968$1177 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_728$sha512.v:969$1178 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_729$sha512.v:970$1179 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_730$sha512.v:971$1180 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_731$sha512.v:972$1181 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_732$sha512.v:973$1182 ($eq).
Removed top 2 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_733$sha512.v:974$1183 ($eq).
Removed top 3 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_734$sha512.v:975$1184 ($eq).
Removed top 3 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_735$sha512.v:976$1185 ($eq).
Removed top 4 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_736$sha512.v:977$1186 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_757$sha512.v:985$1193 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_758$sha512.v:986$1194 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_759$sha512.v:987$1195 ($eq).
Removed top 1 bits (of 5) from port B of cell sha_top.$flatten\I0.$verific$equal_760$sha512.v:988$1196 ($eq).
Removed top 1 bits (of 5) from mux cell sha_top.$flatten\I0.$verific$mux_13$sha512.v:210$930 ($mux).
Removed top 1 bits (of 6) from port A of cell sha_top.$flatten\I0.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 5 bits (of 6) from port B of cell sha_top.$flatten\I0.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 1 bits (of 6) from port Y of cell sha_top.$flatten\I0.$verific$sub_777$sha512.v:1006$1203 ($sub).
Removed top 7 bits (of 64) from port B of cell sha_top.$flatten\I0.$verific$xor_34$sha512.v:228$948 ($xor).
Removed top 6 bits (of 64) from port B of cell sha_top.$flatten\I0.$verific$xor_38$sha512.v:231$952 ($xor).
Removed top 1 bits (of 5) from mux cell sha_top.$flatten\I2.$verific$mux_12$sha512.v:210$929 ($mux).
Removed top 1 bits (of 5) from mux cell sha_top.$flatten\I1.$verific$mux_12$sha512.v:210$929 ($mux).
Removed top 1 bits (of 5) from mux cell sha_top.$flatten\I0.$verific$mux_12$sha512.v:210$929 ($mux).
Removed top 2 bits (of 5) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$1216.
Removed top 1026 bits (of 4096) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$1218.
Removed top 514 bits (of 2048) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$1283.
Removed top 257 bits (of 1024) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$1316.
Removed top 254 bits (of 512) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$1333.
Removed top 64 bits (of 256) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$1342.
Removed top 16 bits (of 64) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5640.
Removed top 8 bits (of 32) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5705.
Removed top 4 bits (of 16) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5738.
Removed top 2 bits (of 8) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5755.
Removed top 1 bits (of 4) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5764.
Removed top 112 bits (of 448) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5774.
Removed top 56 bits (of 224) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5839.
Removed top 28 bits (of 112) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5872.
Removed top 14 bits (of 56) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5889.
Removed top 7 bits (of 28) from wire sha_top.$flatten\I0.$auto$bmuxmap.cc:58:execute$5898.
Removed top 1 bits (of 5) from wire sha_top.$flatten\I0.$verific$n29$337.
Removed top 1 bits (of 5) from wire sha_top.$flatten\I0.$verific$n35$338.
Removed top 1 bits (of 6) from wire sha_top.$flatten\I0.$verific$n37757$909.
Removed top 2 bits (of 5) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$1216.
Removed top 1026 bits (of 4096) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$1218.
Removed top 514 bits (of 2048) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$1283.
Removed top 257 bits (of 1024) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$1316.
Removed top 128 bits (of 512) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$1333.
Removed top 64 bits (of 256) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$1342.
Removed top 16 bits (of 64) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5640.
Removed top 8 bits (of 32) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5705.
Removed top 4 bits (of 16) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5738.
Removed top 2 bits (of 8) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5755.
Removed top 1 bits (of 4) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5764.
Removed top 112 bits (of 448) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5774.
Removed top 56 bits (of 224) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5839.
Removed top 28 bits (of 112) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5872.
Removed top 14 bits (of 56) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5889.
Removed top 7 bits (of 28) from wire sha_top.$flatten\I1.$auto$bmuxmap.cc:58:execute$5898.
Removed top 1 bits (of 5) from wire sha_top.$flatten\I1.$verific$n29$337.
Removed top 1 bits (of 5) from wire sha_top.$flatten\I1.$verific$n35$338.
Removed top 1 bits (of 6) from wire sha_top.$flatten\I1.$verific$n37757$909.
Removed top 2 bits (of 5) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$1216.
Removed top 1026 bits (of 4096) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$1218.
Removed top 1296 bits (of 2048) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$1283.
Removed top 257 bits (of 1024) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$1316.
Removed top 128 bits (of 512) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$1333.
Removed top 64 bits (of 256) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$1342.
Removed top 16 bits (of 64) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5640.
Removed top 8 bits (of 32) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5705.
Removed top 4 bits (of 16) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5738.
Removed top 2 bits (of 8) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5755.
Removed top 1 bits (of 4) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5764.
Removed top 112 bits (of 448) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5774.
Removed top 56 bits (of 224) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5839.
Removed top 28 bits (of 112) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5872.
Removed top 14 bits (of 56) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5889.
Removed top 7 bits (of 28) from wire sha_top.$flatten\I2.$auto$bmuxmap.cc:58:execute$5898.
Removed top 1 bits (of 5) from wire sha_top.$flatten\I2.$verific$n29$337.
Removed top 1 bits (of 5) from wire sha_top.$flatten\I2.$verific$n35$338.
Removed top 1 bits (of 6) from wire sha_top.$flatten\I2.$verific$n37757$909.
Removed top 2 bits (of 5) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$1216.
Removed top 1026 bits (of 4096) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$1218.
Removed top 257 bits (of 1024) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$1316.
Removed top 16 bits (of 64) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5640.
Removed top 8 bits (of 32) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5705.
Removed top 4 bits (of 16) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5738.
Removed top 2 bits (of 8) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5755.
Removed top 1 bits (of 4) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5764.
Removed top 112 bits (of 448) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5774.
Removed top 56 bits (of 224) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5839.
Removed top 28 bits (of 112) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5872.
Removed top 14 bits (of 56) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5889.
Removed top 7 bits (of 28) from wire sha_top.$flatten\I3.$auto$bmuxmap.cc:58:execute$5898.
Removed top 1 bits (of 6) from wire sha_top.$flatten\I3.$verific$n37757$909.

yosys> peepopt

3.57. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 0 unused cells and 75 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.59. Executing BMUXMAP pass.

yosys> demuxmap

3.60. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.61. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sha_top:
  creating $macc model for $flatten\I0.$verific$add_40$sha512.v:233$954 ($add).
  creating $macc model for $flatten\I0.$verific$add_41$sha512.v:233$955 ($add).
  creating $macc model for $flatten\I0.$verific$add_42$sha512.v:233$956 ($add).
  creating $macc model for $flatten\I0.$verific$add_44$sha512.v:235$958 ($add).
  creating $macc model for $flatten\I0.$verific$add_45$sha512.v:235$959 ($add).
  creating $macc model for $flatten\I0.$verific$add_46$sha512.v:235$960 ($add).
  creating $macc model for $flatten\I0.$verific$add_47$sha512.v:235$961 ($add).
  creating $macc model for $flatten\I0.$verific$add_482$sha512.v:806$1048 ($add).
  creating $macc model for $flatten\I0.$verific$add_484$sha512.v:807$1050 ($add).
  creating $macc model for $flatten\I0.$verific$add_486$sha512.v:808$1052 ($add).
  creating $macc model for $flatten\I0.$verific$add_488$sha512.v:809$1054 ($add).
  creating $macc model for $flatten\I0.$verific$add_49$sha512.v:237$963 ($add).
  creating $macc model for $flatten\I0.$verific$add_490$sha512.v:810$1056 ($add).
  creating $macc model for $flatten\I0.$verific$add_492$sha512.v:811$1058 ($add).
  creating $macc model for $flatten\I0.$verific$add_494$sha512.v:812$1060 ($add).
  creating $macc model for $flatten\I0.$verific$add_496$sha512.v:813$1062 ($add).
  creating $macc model for $flatten\I0.$verific$add_52$sha512.v:240$966 ($add).
  creating $macc model for $flatten\I0.$verific$add_54$sha512.v:241$968 ($add).
  creating $macc model for $flatten\I0.$verific$add_58$sha512.v:247$972 ($add).
  creating $macc model for $flatten\I0.$verific$sub_777$sha512.v:1006$1203 ($sub).
  creating $macc model for $flatten\I1.$verific$add_40$sha512.v:233$954 ($add).
  creating $macc model for $flatten\I1.$verific$add_41$sha512.v:233$955 ($add).
  creating $macc model for $flatten\I1.$verific$add_42$sha512.v:233$956 ($add).
  creating $macc model for $flatten\I1.$verific$add_44$sha512.v:235$958 ($add).
  creating $macc model for $flatten\I1.$verific$add_45$sha512.v:235$959 ($add).
  creating $macc model for $flatten\I1.$verific$add_46$sha512.v:235$960 ($add).
  creating $macc model for $flatten\I1.$verific$add_47$sha512.v:235$961 ($add).
  creating $macc model for $flatten\I1.$verific$add_482$sha512.v:806$1048 ($add).
  creating $macc model for $flatten\I1.$verific$add_484$sha512.v:807$1050 ($add).
  creating $macc model for $flatten\I1.$verific$add_486$sha512.v:808$1052 ($add).
  creating $macc model for $flatten\I1.$verific$add_488$sha512.v:809$1054 ($add).
  creating $macc model for $flatten\I1.$verific$add_49$sha512.v:237$963 ($add).
  creating $macc model for $flatten\I1.$verific$add_490$sha512.v:810$1056 ($add).
  creating $macc model for $flatten\I1.$verific$add_492$sha512.v:811$1058 ($add).
  creating $macc model for $flatten\I1.$verific$add_494$sha512.v:812$1060 ($add).
  creating $macc model for $flatten\I1.$verific$add_496$sha512.v:813$1062 ($add).
  creating $macc model for $flatten\I1.$verific$add_52$sha512.v:240$966 ($add).
  creating $macc model for $flatten\I1.$verific$add_54$sha512.v:241$968 ($add).
  creating $macc model for $flatten\I1.$verific$add_58$sha512.v:247$972 ($add).
  creating $macc model for $flatten\I1.$verific$sub_777$sha512.v:1006$1203 ($sub).
  creating $macc model for $flatten\I2.$verific$add_40$sha512.v:233$954 ($add).
  creating $macc model for $flatten\I2.$verific$add_41$sha512.v:233$955 ($add).
  creating $macc model for $flatten\I2.$verific$add_42$sha512.v:233$956 ($add).
  creating $macc model for $flatten\I2.$verific$add_44$sha512.v:235$958 ($add).
  creating $macc model for $flatten\I2.$verific$add_45$sha512.v:235$959 ($add).
  creating $macc model for $flatten\I2.$verific$add_46$sha512.v:235$960 ($add).
  creating $macc model for $flatten\I2.$verific$add_47$sha512.v:235$961 ($add).
  creating $macc model for $flatten\I2.$verific$add_482$sha512.v:806$1048 ($add).
  creating $macc model for $flatten\I2.$verific$add_484$sha512.v:807$1050 ($add).
  creating $macc model for $flatten\I2.$verific$add_486$sha512.v:808$1052 ($add).
  creating $macc model for $flatten\I2.$verific$add_488$sha512.v:809$1054 ($add).
  creating $macc model for $flatten\I2.$verific$add_49$sha512.v:237$963 ($add).
  creating $macc model for $flatten\I2.$verific$add_490$sha512.v:810$1056 ($add).
  creating $macc model for $flatten\I2.$verific$add_492$sha512.v:811$1058 ($add).
  creating $macc model for $flatten\I2.$verific$add_494$sha512.v:812$1060 ($add).
  creating $macc model for $flatten\I2.$verific$add_496$sha512.v:813$1062 ($add).
  creating $macc model for $flatten\I2.$verific$add_52$sha512.v:240$966 ($add).
  creating $macc model for $flatten\I2.$verific$add_54$sha512.v:241$968 ($add).
  creating $macc model for $flatten\I2.$verific$add_58$sha512.v:247$972 ($add).
  creating $macc model for $flatten\I2.$verific$sub_777$sha512.v:1006$1203 ($sub).
  creating $macc model for $flatten\I3.$verific$add_40$sha512.v:233$954 ($add).
  creating $macc model for $flatten\I3.$verific$add_41$sha512.v:233$955 ($add).
  creating $macc model for $flatten\I3.$verific$add_42$sha512.v:233$956 ($add).
  creating $macc model for $flatten\I3.$verific$add_44$sha512.v:235$958 ($add).
  creating $macc model for $flatten\I3.$verific$add_45$sha512.v:235$959 ($add).
  creating $macc model for $flatten\I3.$verific$add_46$sha512.v:235$960 ($add).
  creating $macc model for $flatten\I3.$verific$add_47$sha512.v:235$961 ($add).
  creating $macc model for $flatten\I3.$verific$add_482$sha512.v:806$1048 ($add).
  creating $macc model for $flatten\I3.$verific$add_484$sha512.v:807$1050 ($add).
  creating $macc model for $flatten\I3.$verific$add_486$sha512.v:808$1052 ($add).
  creating $macc model for $flatten\I3.$verific$add_488$sha512.v:809$1054 ($add).
  creating $macc model for $flatten\I3.$verific$add_49$sha512.v:237$963 ($add).
  creating $macc model for $flatten\I3.$verific$add_490$sha512.v:810$1056 ($add).
  creating $macc model for $flatten\I3.$verific$add_492$sha512.v:811$1058 ($add).
  creating $macc model for $flatten\I3.$verific$add_494$sha512.v:812$1060 ($add).
  creating $macc model for $flatten\I3.$verific$add_496$sha512.v:813$1062 ($add).
  creating $macc model for $flatten\I3.$verific$add_52$sha512.v:240$966 ($add).
  creating $macc model for $flatten\I3.$verific$add_54$sha512.v:241$968 ($add).
  creating $macc model for $flatten\I3.$verific$add_58$sha512.v:247$972 ($add).
  creating $macc model for $flatten\I3.$verific$sub_777$sha512.v:1006$1203 ($sub).
  merging $macc model for $flatten\I3.$verific$add_49$sha512.v:237$963 into $flatten\I3.$verific$add_54$sha512.v:241$968.
  merging $macc model for $flatten\I3.$verific$add_46$sha512.v:235$960 into $flatten\I3.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I3.$verific$add_45$sha512.v:235$959 into $flatten\I3.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I3.$verific$add_44$sha512.v:235$958 into $flatten\I3.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I3.$verific$add_41$sha512.v:233$955 into $flatten\I3.$verific$add_42$sha512.v:233$956.
  merging $macc model for $flatten\I3.$verific$add_40$sha512.v:233$954 into $flatten\I3.$verific$add_42$sha512.v:233$956.
  merging $macc model for $flatten\I2.$verific$add_49$sha512.v:237$963 into $flatten\I2.$verific$add_54$sha512.v:241$968.
  merging $macc model for $flatten\I2.$verific$add_46$sha512.v:235$960 into $flatten\I2.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I2.$verific$add_45$sha512.v:235$959 into $flatten\I2.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I2.$verific$add_44$sha512.v:235$958 into $flatten\I2.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I2.$verific$add_41$sha512.v:233$955 into $flatten\I2.$verific$add_42$sha512.v:233$956.
  merging $macc model for $flatten\I2.$verific$add_40$sha512.v:233$954 into $flatten\I2.$verific$add_42$sha512.v:233$956.
  merging $macc model for $flatten\I1.$verific$add_49$sha512.v:237$963 into $flatten\I1.$verific$add_54$sha512.v:241$968.
  merging $macc model for $flatten\I1.$verific$add_46$sha512.v:235$960 into $flatten\I1.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I1.$verific$add_45$sha512.v:235$959 into $flatten\I1.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I1.$verific$add_44$sha512.v:235$958 into $flatten\I1.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I1.$verific$add_41$sha512.v:233$955 into $flatten\I1.$verific$add_42$sha512.v:233$956.
  merging $macc model for $flatten\I1.$verific$add_40$sha512.v:233$954 into $flatten\I1.$verific$add_42$sha512.v:233$956.
  merging $macc model for $flatten\I0.$verific$add_49$sha512.v:237$963 into $flatten\I0.$verific$add_54$sha512.v:241$968.
  merging $macc model for $flatten\I0.$verific$add_46$sha512.v:235$960 into $flatten\I0.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I0.$verific$add_45$sha512.v:235$959 into $flatten\I0.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I0.$verific$add_44$sha512.v:235$958 into $flatten\I0.$verific$add_47$sha512.v:235$961.
  merging $macc model for $flatten\I0.$verific$add_41$sha512.v:233$955 into $flatten\I0.$verific$add_42$sha512.v:233$956.
  merging $macc model for $flatten\I0.$verific$add_40$sha512.v:233$954 into $flatten\I0.$verific$add_42$sha512.v:233$956.
  creating $alu model for $macc $flatten\I2.$verific$add_496$sha512.v:813$1062.
  creating $alu model for $macc $flatten\I2.$verific$add_494$sha512.v:812$1060.
  creating $alu model for $macc $flatten\I2.$verific$add_492$sha512.v:811$1058.
  creating $alu model for $macc $flatten\I2.$verific$add_490$sha512.v:810$1056.
  creating $alu model for $macc $flatten\I2.$verific$add_488$sha512.v:809$1054.
  creating $alu model for $macc $flatten\I2.$verific$add_486$sha512.v:808$1052.
  creating $alu model for $macc $flatten\I2.$verific$add_484$sha512.v:807$1050.
  creating $alu model for $macc $flatten\I2.$verific$add_482$sha512.v:806$1048.
  creating $alu model for $macc $flatten\I2.$verific$sub_777$sha512.v:1006$1203.
  creating $alu model for $macc $flatten\I2.$verific$add_58$sha512.v:247$972.
  creating $alu model for $macc $flatten\I3.$verific$add_482$sha512.v:806$1048.
  creating $alu model for $macc $flatten\I1.$verific$sub_777$sha512.v:1006$1203.
  creating $alu model for $macc $flatten\I1.$verific$add_58$sha512.v:247$972.
  creating $alu model for $macc $flatten\I1.$verific$add_52$sha512.v:240$966.
  creating $alu model for $macc $flatten\I1.$verific$add_496$sha512.v:813$1062.
  creating $alu model for $macc $flatten\I1.$verific$add_494$sha512.v:812$1060.
  creating $alu model for $macc $flatten\I1.$verific$add_492$sha512.v:811$1058.
  creating $alu model for $macc $flatten\I1.$verific$add_490$sha512.v:810$1056.
  creating $alu model for $macc $flatten\I3.$verific$add_484$sha512.v:807$1050.
  creating $alu model for $macc $flatten\I1.$verific$add_488$sha512.v:809$1054.
  creating $alu model for $macc $flatten\I1.$verific$add_486$sha512.v:808$1052.
  creating $alu model for $macc $flatten\I1.$verific$add_484$sha512.v:807$1050.
  creating $alu model for $macc $flatten\I1.$verific$add_482$sha512.v:806$1048.
  creating $alu model for $macc $flatten\I3.$verific$add_486$sha512.v:808$1052.
  creating $alu model for $macc $flatten\I3.$verific$add_488$sha512.v:809$1054.
  creating $alu model for $macc $flatten\I2.$verific$add_52$sha512.v:240$966.
  creating $alu model for $macc $flatten\I3.$verific$add_490$sha512.v:810$1056.
  creating $alu model for $macc $flatten\I3.$verific$add_492$sha512.v:811$1058.
  creating $alu model for $macc $flatten\I0.$verific$sub_777$sha512.v:1006$1203.
  creating $alu model for $macc $flatten\I0.$verific$add_58$sha512.v:247$972.
  creating $alu model for $macc $flatten\I0.$verific$add_52$sha512.v:240$966.
  creating $alu model for $macc $flatten\I0.$verific$add_496$sha512.v:813$1062.
  creating $alu model for $macc $flatten\I0.$verific$add_494$sha512.v:812$1060.
  creating $alu model for $macc $flatten\I0.$verific$add_492$sha512.v:811$1058.
  creating $alu model for $macc $flatten\I0.$verific$add_490$sha512.v:810$1056.
  creating $alu model for $macc $flatten\I3.$verific$add_494$sha512.v:812$1060.
  creating $alu model for $macc $flatten\I0.$verific$add_488$sha512.v:809$1054.
  creating $alu model for $macc $flatten\I0.$verific$add_486$sha512.v:808$1052.
  creating $alu model for $macc $flatten\I0.$verific$add_484$sha512.v:807$1050.
  creating $alu model for $macc $flatten\I0.$verific$add_482$sha512.v:806$1048.
  creating $alu model for $macc $flatten\I3.$verific$add_496$sha512.v:813$1062.
  creating $alu model for $macc $flatten\I3.$verific$add_52$sha512.v:240$966.
  creating $alu model for $macc $flatten\I3.$verific$add_58$sha512.v:247$972.
  creating $alu model for $macc $flatten\I3.$verific$sub_777$sha512.v:1006$1203.
  creating $macc cell for $flatten\I1.$verific$add_42$sha512.v:233$956: $auto$alumacc.cc:365:replace_macc$9237
  creating $macc cell for $flatten\I3.$verific$add_47$sha512.v:235$961: $auto$alumacc.cc:365:replace_macc$9238
  creating $macc cell for $flatten\I0.$verific$add_54$sha512.v:241$968: $auto$alumacc.cc:365:replace_macc$9239
  creating $macc cell for $flatten\I2.$verific$add_42$sha512.v:233$956: $auto$alumacc.cc:365:replace_macc$9240
  creating $macc cell for $flatten\I3.$verific$add_42$sha512.v:233$956: $auto$alumacc.cc:365:replace_macc$9241
  creating $macc cell for $flatten\I0.$verific$add_47$sha512.v:235$961: $auto$alumacc.cc:365:replace_macc$9242
  creating $macc cell for $flatten\I2.$verific$add_54$sha512.v:241$968: $auto$alumacc.cc:365:replace_macc$9243
  creating $macc cell for $flatten\I1.$verific$add_47$sha512.v:235$961: $auto$alumacc.cc:365:replace_macc$9244
  creating $macc cell for $flatten\I3.$verific$add_54$sha512.v:241$968: $auto$alumacc.cc:365:replace_macc$9245
  creating $macc cell for $flatten\I0.$verific$add_42$sha512.v:233$956: $auto$alumacc.cc:365:replace_macc$9246
  creating $macc cell for $flatten\I1.$verific$add_54$sha512.v:241$968: $auto$alumacc.cc:365:replace_macc$9247
  creating $macc cell for $flatten\I2.$verific$add_47$sha512.v:235$961: $auto$alumacc.cc:365:replace_macc$9248
  creating $alu cell for $flatten\I3.$verific$sub_777$sha512.v:1006$1203: $auto$alumacc.cc:485:replace_alu$9249
  creating $alu cell for $flatten\I3.$verific$add_58$sha512.v:247$972: $auto$alumacc.cc:485:replace_alu$9252
  creating $alu cell for $flatten\I3.$verific$add_52$sha512.v:240$966: $auto$alumacc.cc:485:replace_alu$9255
  creating $alu cell for $flatten\I3.$verific$add_496$sha512.v:813$1062: $auto$alumacc.cc:485:replace_alu$9258
  creating $alu cell for $flatten\I0.$verific$add_482$sha512.v:806$1048: $auto$alumacc.cc:485:replace_alu$9261
  creating $alu cell for $flatten\I0.$verific$add_484$sha512.v:807$1050: $auto$alumacc.cc:485:replace_alu$9264
  creating $alu cell for $flatten\I0.$verific$add_486$sha512.v:808$1052: $auto$alumacc.cc:485:replace_alu$9267
  creating $alu cell for $flatten\I0.$verific$add_488$sha512.v:809$1054: $auto$alumacc.cc:485:replace_alu$9270
  creating $alu cell for $flatten\I3.$verific$add_494$sha512.v:812$1060: $auto$alumacc.cc:485:replace_alu$9273
  creating $alu cell for $flatten\I0.$verific$add_490$sha512.v:810$1056: $auto$alumacc.cc:485:replace_alu$9276
  creating $alu cell for $flatten\I0.$verific$add_492$sha512.v:811$1058: $auto$alumacc.cc:485:replace_alu$9279
  creating $alu cell for $flatten\I0.$verific$add_494$sha512.v:812$1060: $auto$alumacc.cc:485:replace_alu$9282
  creating $alu cell for $flatten\I0.$verific$add_496$sha512.v:813$1062: $auto$alumacc.cc:485:replace_alu$9285
  creating $alu cell for $flatten\I0.$verific$add_52$sha512.v:240$966: $auto$alumacc.cc:485:replace_alu$9288
  creating $alu cell for $flatten\I0.$verific$add_58$sha512.v:247$972: $auto$alumacc.cc:485:replace_alu$9291
  creating $alu cell for $flatten\I0.$verific$sub_777$sha512.v:1006$1203: $auto$alumacc.cc:485:replace_alu$9294
  creating $alu cell for $flatten\I3.$verific$add_492$sha512.v:811$1058: $auto$alumacc.cc:485:replace_alu$9297
  creating $alu cell for $flatten\I3.$verific$add_490$sha512.v:810$1056: $auto$alumacc.cc:485:replace_alu$9300
  creating $alu cell for $flatten\I2.$verific$add_52$sha512.v:240$966: $auto$alumacc.cc:485:replace_alu$9303
  creating $alu cell for $flatten\I3.$verific$add_488$sha512.v:809$1054: $auto$alumacc.cc:485:replace_alu$9306
  creating $alu cell for $flatten\I3.$verific$add_486$sha512.v:808$1052: $auto$alumacc.cc:485:replace_alu$9309
  creating $alu cell for $flatten\I1.$verific$add_482$sha512.v:806$1048: $auto$alumacc.cc:485:replace_alu$9312
  creating $alu cell for $flatten\I1.$verific$add_484$sha512.v:807$1050: $auto$alumacc.cc:485:replace_alu$9315
  creating $alu cell for $flatten\I1.$verific$add_486$sha512.v:808$1052: $auto$alumacc.cc:485:replace_alu$9318
  creating $alu cell for $flatten\I1.$verific$add_488$sha512.v:809$1054: $auto$alumacc.cc:485:replace_alu$9321
  creating $alu cell for $flatten\I3.$verific$add_484$sha512.v:807$1050: $auto$alumacc.cc:485:replace_alu$9324
  creating $alu cell for $flatten\I1.$verific$add_490$sha512.v:810$1056: $auto$alumacc.cc:485:replace_alu$9327
  creating $alu cell for $flatten\I1.$verific$add_492$sha512.v:811$1058: $auto$alumacc.cc:485:replace_alu$9330
  creating $alu cell for $flatten\I1.$verific$add_494$sha512.v:812$1060: $auto$alumacc.cc:485:replace_alu$9333
  creating $alu cell for $flatten\I1.$verific$add_496$sha512.v:813$1062: $auto$alumacc.cc:485:replace_alu$9336
  creating $alu cell for $flatten\I1.$verific$add_52$sha512.v:240$966: $auto$alumacc.cc:485:replace_alu$9339
  creating $alu cell for $flatten\I1.$verific$add_58$sha512.v:247$972: $auto$alumacc.cc:485:replace_alu$9342
  creating $alu cell for $flatten\I1.$verific$sub_777$sha512.v:1006$1203: $auto$alumacc.cc:485:replace_alu$9345
  creating $alu cell for $flatten\I3.$verific$add_482$sha512.v:806$1048: $auto$alumacc.cc:485:replace_alu$9348
  creating $alu cell for $flatten\I2.$verific$add_58$sha512.v:247$972: $auto$alumacc.cc:485:replace_alu$9351
  creating $alu cell for $flatten\I2.$verific$sub_777$sha512.v:1006$1203: $auto$alumacc.cc:485:replace_alu$9354
  creating $alu cell for $flatten\I2.$verific$add_482$sha512.v:806$1048: $auto$alumacc.cc:485:replace_alu$9357
  creating $alu cell for $flatten\I2.$verific$add_484$sha512.v:807$1050: $auto$alumacc.cc:485:replace_alu$9360
  creating $alu cell for $flatten\I2.$verific$add_486$sha512.v:808$1052: $auto$alumacc.cc:485:replace_alu$9363
  creating $alu cell for $flatten\I2.$verific$add_488$sha512.v:809$1054: $auto$alumacc.cc:485:replace_alu$9366
  creating $alu cell for $flatten\I2.$verific$add_490$sha512.v:810$1056: $auto$alumacc.cc:485:replace_alu$9369
  creating $alu cell for $flatten\I2.$verific$add_492$sha512.v:811$1058: $auto$alumacc.cc:485:replace_alu$9372
  creating $alu cell for $flatten\I2.$verific$add_494$sha512.v:812$1060: $auto$alumacc.cc:485:replace_alu$9375
  creating $alu cell for $flatten\I2.$verific$add_496$sha512.v:813$1062: $auto$alumacc.cc:485:replace_alu$9378
  created 44 $alu and 12 $macc cells.

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_merge -nomux

3.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.67. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.68. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 24 unused cells and 24 unused wires.
<suppressed ~29 debug messages>

yosys> opt_expr

3.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_muxtree

3.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.74. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.75. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> opt_expr

3.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 2

yosys> stat

3.78. Printing statistics.

=== sha_top ===

   Number of wires:               2043
   Number of wire bits:         739829
   Number of public wires:         253
   Number of public wire bits:   15951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2551
     $alu                           44
     $and                           12
     $dff                            8
     $dffe                         213
     $eq                            60
     $logic_not                      4
     $macc                          12
     $mux                         1700
     $ne                           265
     $not                            4
     $pmux                           8
     $reduce_and                   144
     $reduce_bool                   29
     $reduce_or                      4
     $xor                           44


yosys> memory -nomap

3.79. Executing MEMORY pass.

yosys> opt_mem

3.79.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.79.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.79.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.79.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.79.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.79.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> memory_share

3.79.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.79.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.79.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> memory_collect

3.79.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.80. Printing statistics.

=== sha_top ===

   Number of wires:               2043
   Number of wire bits:         739829
   Number of public wires:         253
   Number of public wire bits:   15951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2551
     $alu                           44
     $and                           12
     $dff                            8
     $dffe                         213
     $eq                            60
     $logic_not                      4
     $macc                          12
     $mux                         1700
     $ne                           265
     $not                            4
     $pmux                           8
     $reduce_and                   144
     $reduce_bool                   29
     $reduce_or                      4
     $xor                           44


yosys> muxpack

3.81. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1393 debug messages>

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> pmuxtree

3.83. Executing PMUXTREE pass.

yosys> muxpack

3.84. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting sha_top.$auto$pmuxtree.cc:65:recursive_mux_generator$9709 ... sha_top.$auto$pmuxtree.cc:65:recursive_mux_generator$9711 to a pmux with 2 cases.
Converting sha_top.$auto$pmuxtree.cc:65:recursive_mux_generator$9623 ... sha_top.$auto$pmuxtree.cc:65:recursive_mux_generator$9625 to a pmux with 2 cases.
Converting sha_top.$auto$pmuxtree.cc:65:recursive_mux_generator$9537 ... sha_top.$auto$pmuxtree.cc:65:recursive_mux_generator$9539 to a pmux with 2 cases.
Converting sha_top.$auto$pmuxtree.cc:65:recursive_mux_generator$9451 ... sha_top.$auto$pmuxtree.cc:65:recursive_mux_generator$9453 to a pmux with 2 cases.
Converted 8 (p)mux cells into 4 pmux cells.
<suppressed ~1485 debug messages>

yosys> memory_map

3.85. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.86. Printing statistics.

=== sha_top ===

   Number of wires:               2215
   Number of wire bits:         743473
   Number of public wires:         253
   Number of public wire bits:   15951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2711
     $alu                           44
     $and                           12
     $dff                            8
     $dffe                         213
     $eq                            60
     $logic_not                      4
     $macc                          12
     $mux                         1804
     $ne                           265
     $not                           12
     $or                            20
     $pmux                           4
     $reduce_and                   144
     $reduce_bool                   29
     $reduce_or                     36
     $xor                           44


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.87. Executing TECHMAP pass (map to technology primitives).

3.87.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.87.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.87.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper maccmap for cells of type $macc.
  add \I1.f6_W14_64 (64 bits, unsigned)
  add { \I1.W0 [31:0] \I1.W0 [63:32] } (64 bits, unsigned)
  add \I1.f5_W1_64 (64 bits, unsigned)
  add { \I1.W9 [31:0] \I1.W9 [63:32] } (64 bits, unsigned)
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
  add \I0.H (64 bits, unsigned)
  add { \I0.Wt [31:0] \I0.Wt [63:32] } (64 bits, unsigned)
  add \I0.Kt (64 bits, unsigned)
  add \I0.f1_EFG_64 (64 bits, unsigned)
  add \I0.f4_E_64 (64 bits, unsigned)
  add \I0.T1_64 (64 bits, unsigned)
  add \I0.f3_A_64 (64 bits, unsigned)
  add \I0.f2_ABC_64 (64 bits, unsigned)
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$3f5816c888d561f8e32a8977eece62cb643241f3\_80_rs_alu for cells of type $alu.
  add \I0.f6_W14_64 (64 bits, unsigned)
  add { \I0.W0 [31:0] \I0.W0 [63:32] } (64 bits, unsigned)
  add \I0.f5_W1_64 (64 bits, unsigned)
  add { \I0.W9 [31:0] \I0.W9 [63:32] } (64 bits, unsigned)
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
  add \I3.f6_W14_64 (64 bits, unsigned)
  add { \I3.W0 [31:0] \I3.W0 [63:32] } (64 bits, unsigned)
  add \I3.f5_W1_64 (64 bits, unsigned)
  add { \I3.W9 [31:0] \I3.W9 [63:32] } (64 bits, unsigned)
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
  add \I1.H (64 bits, unsigned)
  add { \I1.Wt [31:0] \I1.Wt [63:32] } (64 bits, unsigned)
  add \I1.Kt (64 bits, unsigned)
  add \I1.f1_EFG_64 (64 bits, unsigned)
  add \I1.f4_E_64 (64 bits, unsigned)
  add \I3.H (64 bits, unsigned)
  add { \I3.Wt [31:0] \I3.Wt [63:32] } (64 bits, unsigned)
  add \I3.Kt (64 bits, unsigned)
  add \I3.f1_EFG_64 (64 bits, unsigned)
  add \I3.f4_E_64 (64 bits, unsigned)
  add \I3.T1_64 (64 bits, unsigned)
  add \I3.f3_A_64 (64 bits, unsigned)
  add \I3.f2_ABC_64 (64 bits, unsigned)
  add \I2.H (64 bits, unsigned)
  add { \I2.Wt [31:0] \I2.Wt [63:32] } (64 bits, unsigned)
  add \I2.Kt (64 bits, unsigned)
  add \I2.f1_EFG_64 (64 bits, unsigned)
  add \I2.f4_E_64 (64 bits, unsigned)
  add \I1.T1_64 (64 bits, unsigned)
  add \I1.f3_A_64 (64 bits, unsigned)
  add \I1.f2_ABC_64 (64 bits, unsigned)
  add \I2.T1_64 (64 bits, unsigned)
  add \I2.f3_A_64 (64 bits, unsigned)
  add \I2.f2_ABC_64 (64 bits, unsigned)
  add \I2.f6_W14_64 (64 bits, unsigned)
  add { \I2.W0 [31:0] \I2.W0 [63:32] } (64 bits, unsigned)
  add \I2.f5_W1_64 (64 bits, unsigned)
  add { \I2.W9 [31:0] \I2.W9 [63:32] } (64 bits, unsigned)
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
No more expansions possible.
<suppressed ~8110 debug messages>

yosys> stat

3.88. Printing statistics.

=== sha_top ===

   Number of wires:               9146
   Number of wire bits:         848309
   Number of public wires:         253
   Number of public wire bits:   15951
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             147595
     $_AND_                       8332
     $_DFFE_PP_                   8361
     $_DFF_P_                      284
     $_MUX_                     107614
     $_NOT_                       3448
     $_OR_                        5274
     $_XOR_                      11978
     adder_carry                  2304


yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~15778 debug messages>

yosys> opt_merge -nomux

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
<suppressed ~35004 debug messages>
Removed a total of 11668 cells.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 3364 unused cells and 4167 unused wires.
<suppressed ~3365 debug messages>

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~1112 debug messages>

yosys> opt_muxtree

3.98. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.99. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.101. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.102. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.103. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> opt_expr

3.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~41084 debug messages>

yosys> techmap -map +/techmap.v

3.106. Executing TECHMAP pass (map to technology primitives).

3.106.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_merge -nomux

3.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

yosys> opt_muxtree

3.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.112. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 0 unused cells and 440 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 1

yosys> abc -dff

3.115. Executing ABC pass (technology mapping using ABC).

3.115.1. Summary of detected clock domains:
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7614, arst={ }, srst={ }
  226 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7623, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8876, arst={ }, srst={ }
  198 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7645, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7675, arst={ }, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7705, arst={ }, srst={ }
  135 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7735, arst={ }, srst={ }
  138 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7765, arst={ }, srst={ }
  135 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7795, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7825, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7855, arst={ }, srst={ }
  197 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7885, arst={ }, srst={ }
  214 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7915, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7945, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7975, arst={ }, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6192, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8005, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8035, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8067, arst={ }, srst={ }
  1544 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8118, arst={ }, srst={ }
  6081 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8099, arst={ }, srst={ }
  641 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8373, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7196, arst={ }, srst={ }
  30 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$6798, arst={ }, srst={ }
  229 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6042, arst={ }, srst={ }
  229 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6836, arst={ }, srst={ }
  198 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6866, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6896, arst={ }, srst={ }
  66 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8082, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8050, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8020, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7990, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7960, arst={ }, srst={ }
  148 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7930, arst={ }, srst={ }
  159 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7900, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7870, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7840, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7810, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6792, arst={ }, srst={ }
  42 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6820, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6829, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6851, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6881, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6911, arst={ }, srst={ }
  68 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6941, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6971, arst={ }, srst={ }
  68 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7001, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7031, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7061, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7091, arst={ }, srst={ }
  154 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7121, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7151, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7181, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7211, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7241, arst={ }, srst={ }
  67 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7273, arst={ }, srst={ }
  2585 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7324, arst={ }, srst={ }
  4091 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7305, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7579, arst={ }, srst={ }
  138 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6462, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7226, arst={ }, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6494, arst={ }, srst={ }
  199 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6072, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8844, arst={ }, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8814, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8784, arst={ }, srst={ }
  138 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8754, arst={ }, srst={ }
  219 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8724, arst={ }, srst={ }
  204 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8694, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8664, arst={ }, srst={ }
  135 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8634, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8604, arst={ }, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8574, arst={ }, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8544, arst={ }, srst={ }
  135 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8514, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8484, arst={ }, srst={ }
  199 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8454, arst={ }, srst={ }
  228 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8424, arst={ }, srst={ }
  32 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$8386, arst={ }, srst={ }
  133 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6162, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$5998, arst={ }, srst={ }
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6026, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6035, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6057, arst={ }, srst={ }
  68 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6087, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6117, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6147, arst={ }, srst={ }
  68 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6177, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6207, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6237, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6267, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6297, arst={ }, srst={ }
  150 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6327, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6357, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6387, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6417, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6447, arst={ }, srst={ }
  68 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  2454 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6530, arst={ }, srst={ }
  4091 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6511, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$6785, arst={ }, srst={ }
  76 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6222, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7256, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6252, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6282, arst={ }, srst={ }
  127 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6312, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6102, arst={ }, srst={ }
  114 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6342, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6372, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6402, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6432, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8380, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8408, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8417, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8439, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8469, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8499, arst={ }, srst={ }
  68 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8529, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8559, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8589, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8619, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8649, arst={ }, srst={ }
  122 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8679, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8709, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8739, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8769, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8799, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8829, arst={ }, srst={ }
  67 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8861, arst={ }, srst={ }
  2912 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8912, arst={ }, srst={ }
  3637 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$8893, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6926, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7166, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5991, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6956, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6986, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7016, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$6004, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$6007, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7046, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7076, arst={ }, srst={ }
  126 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7106, arst={ }, srst={ }
  113 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7136, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7780, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7750, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7720, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7690, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7660, arst={ }, srst={ }
  165 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7630, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$7592, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7288, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$6132, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$7586, arst={ }, srst={ }
  30907 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  5236 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$6001, arst={ }, srst={ }

3.115.2. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7614
Extracted 41 gates and 82 wires to a netlist network with 40 inputs and 36 outputs.

3.115.2.1. Executing ABC.

3.115.3. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7623
Extracted 226 gates and 331 wires to a netlist network with 104 inputs and 130 outputs.

3.115.3.1. Executing ABC.

3.115.4. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8876
Extracted 132 gates and 203 wires to a netlist network with 70 inputs and 67 outputs.

3.115.4.1. Executing ABC.

3.115.5. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7645
Extracted 198 gates and 305 wires to a netlist network with 106 inputs and 98 outputs.

3.115.5.1. Executing ABC.

3.115.6. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7675
Extracted 134 gates and 208 wires to a netlist network with 73 inputs and 36 outputs.

3.115.6.1. Executing ABC.

3.115.7. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7705
Extracted 136 gates and 213 wires to a netlist network with 76 inputs and 36 outputs.

3.115.7.1. Executing ABC.

3.115.8. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7735
Extracted 135 gates and 211 wires to a netlist network with 75 inputs and 37 outputs.

3.115.8.1. Executing ABC.

3.115.9. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7765
Extracted 138 gates and 216 wires to a netlist network with 77 inputs and 37 outputs.

3.115.9.1. Executing ABC.

3.115.10. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7795
Extracted 135 gates and 211 wires to a netlist network with 75 inputs and 35 outputs.

3.115.10.1. Executing ABC.

3.115.11. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7825
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 33 outputs.

3.115.11.1. Executing ABC.

3.115.12. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7855
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 33 outputs.

3.115.12.1. Executing ABC.

3.115.13. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7885
Extracted 197 gates and 285 wires to a netlist network with 87 inputs and 73 outputs.

3.115.13.1. Executing ABC.

3.115.14. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7915
Extracted 214 gates and 321 wires to a netlist network with 106 inputs and 88 outputs.

3.115.14.1. Executing ABC.

3.115.15. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7945
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 33 outputs.

3.115.15.1. Executing ABC.

3.115.16. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7975
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 34 outputs.

3.115.16.1. Executing ABC.

3.115.17. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6192
Extracted 136 gates and 213 wires to a netlist network with 76 inputs and 36 outputs.

3.115.17.1. Executing ABC.

3.115.18. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8005
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 33 outputs.

3.115.18.1. Executing ABC.

3.115.19. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8035
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 33 outputs.

3.115.19.1. Executing ABC.

3.115.20. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8067
Extracted 133 gates and 206 wires to a netlist network with 72 inputs and 68 outputs.

3.115.20.1. Executing ABC.

3.115.21. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8118
Extracted 1544 gates and 2578 wires to a netlist network with 1033 inputs and 514 outputs.

3.115.21.1. Executing ABC.

3.115.22. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8099
Extracted 5697 gates and 7333 wires to a netlist network with 1634 inputs and 3326 outputs.

3.115.22.1. Executing ABC.

3.115.23. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8373
Extracted 641 gates and 1191 wires to a netlist network with 549 inputs and 609 outputs.

3.115.23.1. Executing ABC.

3.115.24. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7196
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 34 outputs.

3.115.24.1. Executing ABC.

3.115.25. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6798
Extracted 30 gates and 54 wires to a netlist network with 23 inputs and 19 outputs.

3.115.25.1. Executing ABC.

3.115.26. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6042
Extracted 229 gates and 336 wires to a netlist network with 106 inputs and 132 outputs.

3.115.26.1. Executing ABC.

3.115.27. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6836
Extracted 229 gates and 336 wires to a netlist network with 106 inputs and 132 outputs.

3.115.27.1. Executing ABC.

3.115.28. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6866
Extracted 198 gates and 306 wires to a netlist network with 107 inputs and 97 outputs.

3.115.28.1. Executing ABC.

3.115.29. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6896
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 34 outputs.

3.115.29.1. Executing ABC.

3.115.30. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8082
Extracted 66 gates and 103 wires to a netlist network with 36 inputs and 33 outputs.

3.115.30.1. Executing ABC.

3.115.31. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8050
Extracted 103 gates and 178 wires to a netlist network with 74 inputs and 67 outputs.

3.115.31.1. Executing ABC.

3.115.32. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8020
Extracted 107 gates and 185 wires to a netlist network with 77 inputs and 70 outputs.

3.115.32.1. Executing ABC.

3.115.33. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7990
Extracted 101 gates and 174 wires to a netlist network with 72 inputs and 66 outputs.

3.115.33.1. Executing ABC.

3.115.34. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7960
Extracted 104 gates and 180 wires to a netlist network with 75 inputs and 67 outputs.

3.115.34.1. Executing ABC.

3.115.35. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7930
Extracted 148 gates and 248 wires to a netlist network with 99 inputs and 101 outputs.

3.115.35.1. Executing ABC.

3.115.36. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7900
Extracted 159 gates and 240 wires to a netlist network with 80 inputs and 99 outputs.

3.115.36.1. Executing ABC.

3.115.37. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7870
Extracted 102 gates and 176 wires to a netlist network with 73 inputs and 66 outputs.

3.115.37.1. Executing ABC.

3.115.38. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7840
Extracted 107 gates and 184 wires to a netlist network with 76 inputs and 70 outputs.

3.115.38.1. Executing ABC.

3.115.39. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7810
Extracted 102 gates and 176 wires to a netlist network with 73 inputs and 65 outputs.

3.115.39.1. Executing ABC.

3.115.40. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6792
Extracted 65 gates and 74 wires to a netlist network with 8 inputs and 25 outputs.

3.115.40.1. Executing ABC.

3.115.41. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6820
Extracted 42 gates and 84 wires to a netlist network with 41 inputs and 37 outputs.

3.115.41.1. Executing ABC.

3.115.42. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6829
Extracted 132 gates and 203 wires to a netlist network with 70 inputs and 99 outputs.

3.115.42.1. Executing ABC.

3.115.43. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6851
Extracted 134 gates and 207 wires to a netlist network with 72 inputs and 98 outputs.

3.115.43.1. Executing ABC.

3.115.44. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6881
Extracted 73 gates and 116 wires to a netlist network with 42 inputs and 37 outputs.

3.115.44.1. Executing ABC.

3.115.45. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6911
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 34 outputs.

3.115.45.1. Executing ABC.

3.115.46. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6941
Extracted 68 gates and 107 wires to a netlist network with 38 inputs and 33 outputs.

3.115.46.1. Executing ABC.

3.115.47. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6971
Extracted 70 gates and 111 wires to a netlist network with 40 inputs and 34 outputs.

3.115.47.1. Executing ABC.

3.115.48. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7001
Extracted 68 gates and 107 wires to a netlist network with 38 inputs and 33 outputs.

3.115.48.1. Executing ABC.

3.115.49. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7031
Extracted 73 gates and 117 wires to a netlist network with 43 inputs and 37 outputs.

3.115.49.1. Executing ABC.

3.115.50. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7061
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 34 outputs.

3.115.50.1. Executing ABC.

3.115.51. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7091
Extracted 133 gates and 187 wires to a netlist network with 53 inputs and 74 outputs.

3.115.51.1. Executing ABC.

3.115.52. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7121
Extracted 154 gates and 230 wires to a netlist network with 75 inputs and 92 outputs.

3.115.52.1. Executing ABC.

3.115.53. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7151
Extracted 72 gates and 115 wires to a netlist network with 42 inputs and 37 outputs.

3.115.53.1. Executing ABC.

3.115.54. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7181
Extracted 73 gates and 117 wires to a netlist network with 43 inputs and 37 outputs.

3.115.54.1. Executing ABC.

3.115.55. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7211
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 33 outputs.

3.115.55.1. Executing ABC.

3.115.56. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7241
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 34 outputs.

3.115.56.1. Executing ABC.

3.115.57. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7273
Extracted 67 gates and 105 wires to a netlist network with 37 inputs and 34 outputs.

3.115.57.1. Executing ABC.

3.115.58. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7324
Extracted 2457 gates and 3750 wires to a netlist network with 1292 inputs and 706 outputs.

3.115.58.1. Executing ABC.

3.115.59. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7305
Extracted 3643 gates and 4385 wires to a netlist network with 741 inputs and 1419 outputs.

3.115.59.1. Executing ABC.

3.115.60. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7579
Extracted 65 gates and 100 wires to a netlist network with 34 inputs and 33 outputs.

3.115.60.1. Executing ABC.

3.115.61. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6462
Extracted 138 gates and 216 wires to a netlist network with 77 inputs and 38 outputs.

3.115.61.1. Executing ABC.

3.115.62. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7226
Extracted 74 gates and 118 wires to a netlist network with 43 inputs and 37 outputs.

3.115.62.1. Executing ABC.

3.115.63. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6494
Extracted 136 gates and 210 wires to a netlist network with 73 inputs and 71 outputs.

3.115.63.1. Executing ABC.

3.115.64. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6072
Extracted 199 gates and 308 wires to a netlist network with 108 inputs and 98 outputs.

3.115.64.1. Executing ABC.

3.115.65. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8844
Extracted 132 gates and 205 wires to a netlist network with 72 inputs and 34 outputs.

3.115.65.1. Executing ABC.

3.115.66. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8814
Extracted 136 gates and 213 wires to a netlist network with 76 inputs and 35 outputs.

3.115.66.1. Executing ABC.

3.115.67. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8784
Extracted 132 gates and 205 wires to a netlist network with 72 inputs and 34 outputs.

3.115.67.1. Executing ABC.

3.115.68. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8754
Extracted 138 gates and 216 wires to a netlist network with 77 inputs and 37 outputs.

3.115.68.1. Executing ABC.

3.115.69. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8724
Extracted 219 gates and 325 wires to a netlist network with 105 inputs and 87 outputs.

3.115.69.1. Executing ABC.

3.115.70. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8694
Extracted 204 gates and 292 wires to a netlist network with 87 inputs and 74 outputs.

3.115.70.1. Executing ABC.

3.115.71. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8664
Extracted 134 gates and 208 wires to a netlist network with 73 inputs and 36 outputs.

3.115.71.1. Executing ABC.

3.115.72. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8634
Extracted 135 gates and 211 wires to a netlist network with 75 inputs and 34 outputs.

3.115.72.1. Executing ABC.

3.115.73. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8604
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 35 outputs.

3.115.73.1. Executing ABC.

3.115.74. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8574
Extracted 136 gates and 213 wires to a netlist network with 76 inputs and 35 outputs.

3.115.74.1. Executing ABC.

3.115.75. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8544
Extracted 136 gates and 212 wires to a netlist network with 75 inputs and 38 outputs.

3.115.75.1. Executing ABC.

3.115.76. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8514
Extracted 135 gates and 211 wires to a netlist network with 75 inputs and 35 outputs.

3.115.76.1. Executing ABC.

3.115.77. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8484
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 35 outputs.

3.115.77.1. Executing ABC.

3.115.78. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8454
Extracted 199 gates and 308 wires to a netlist network with 108 inputs and 98 outputs.

3.115.78.1. Executing ABC.

3.115.79. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8424
Extracted 228 gates and 334 wires to a netlist network with 105 inputs and 131 outputs.

3.115.79.1. Executing ABC.

3.115.80. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$8386
Extracted 32 gates and 56 wires to a netlist network with 23 inputs and 19 outputs.

3.115.80.1. Executing ABC.

3.115.81. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6162
Extracted 133 gates and 207 wires to a netlist network with 73 inputs and 34 outputs.

3.115.81.1. Executing ABC.

3.115.82. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5998
Extracted 65 gates and 74 wires to a netlist network with 8 inputs and 25 outputs.

3.115.82.1. Executing ABC.

3.115.83. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6026
Extracted 41 gates and 81 wires to a netlist network with 39 inputs and 36 outputs.

3.115.83.1. Executing ABC.

3.115.84. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6035
Extracted 132 gates and 203 wires to a netlist network with 70 inputs and 99 outputs.

3.115.84.1. Executing ABC.

3.115.85. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6057
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.115.85.1. Executing ABC.

3.115.86. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6087
Extracted 68 gates and 107 wires to a netlist network with 38 inputs and 33 outputs.

3.115.86.1. Executing ABC.

3.115.87. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6117
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 34 outputs.

3.115.87.1. Executing ABC.

3.115.88. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6147
Extracted 73 gates and 117 wires to a netlist network with 43 inputs and 37 outputs.

3.115.88.1. Executing ABC.

3.115.89. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6177
Extracted 68 gates and 107 wires to a netlist network with 38 inputs and 33 outputs.

3.115.89.1. Executing ABC.

3.115.90. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6207
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 33 outputs.

3.115.90.1. Executing ABC.

3.115.91. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6237
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 33 outputs.

3.115.91.1. Executing ABC.

3.115.92. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6267
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 34 outputs.

3.115.92.1. Executing ABC.

3.115.93. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6297
Extracted 132 gates and 185 wires to a netlist network with 52 inputs and 72 outputs.

3.115.93.1. Executing ABC.

3.115.94. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6327
Extracted 150 gates and 223 wires to a netlist network with 72 inputs and 88 outputs.

3.115.94.1. Executing ABC.

3.115.95. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6357
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 33 outputs.

3.115.95.1. Executing ABC.

3.115.96. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6387
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 34 outputs.

3.115.96.1. Executing ABC.

3.115.97. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6417
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 33 outputs.

3.115.97.1. Executing ABC.

3.115.98. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6447
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.115.98.1. Executing ABC.

3.115.99. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 68 gates and 107 wires to a netlist network with 38 inputs and 33 outputs.

3.115.99.1. Executing ABC.

3.115.100. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6530
Extracted 2454 gates and 3744 wires to a netlist network with 1289 inputs and 580 outputs.

3.115.100.1. Executing ABC.

3.115.101. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6511
Extracted 3643 gates and 4386 wires to a netlist network with 742 inputs and 1418 outputs.

3.115.101.1. Executing ABC.

3.115.102. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6785
Extracted 65 gates and 100 wires to a netlist network with 34 inputs and 33 outputs.

3.115.102.1. Executing ABC.

3.115.103. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6222
Extracted 76 gates and 121 wires to a netlist network with 44 inputs and 39 outputs.

3.115.103.1. Executing ABC.

3.115.104. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7256
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 36 outputs.

3.115.104.1. Executing ABC.

3.115.105. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6252
Extracted 73 gates and 117 wires to a netlist network with 43 inputs and 36 outputs.

3.115.105.1. Executing ABC.

3.115.106. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6282
Extracted 70 gates and 111 wires to a netlist network with 40 inputs and 35 outputs.

3.115.106.1. Executing ABC.

3.115.107. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6312
Extracted 127 gates and 175 wires to a netlist network with 47 inputs and 67 outputs.

3.115.107.1. Executing ABC.

3.115.108. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6102
Extracted 72 gates and 115 wires to a netlist network with 42 inputs and 36 outputs.

3.115.108.1. Executing ABC.

3.115.109. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6342
Extracted 114 gates and 179 wires to a netlist network with 64 inputs and 67 outputs.

3.115.109.1. Executing ABC.

3.115.110. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6372
Extracted 73 gates and 117 wires to a netlist network with 43 inputs and 36 outputs.

3.115.110.1. Executing ABC.

3.115.111. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6402
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 36 outputs.

3.115.111.1. Executing ABC.

3.115.112. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6432
Extracted 73 gates and 117 wires to a netlist network with 43 inputs and 36 outputs.

3.115.112.1. Executing ABC.

3.115.113. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8380
Extracted 65 gates and 74 wires to a netlist network with 8 inputs and 25 outputs.

3.115.113.1. Executing ABC.

3.115.114. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8408
Extracted 39 gates and 78 wires to a netlist network with 38 inputs and 35 outputs.

3.115.114.1. Executing ABC.

3.115.115. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8417
Extracted 132 gates and 204 wires to a netlist network with 71 inputs and 100 outputs.

3.115.115.1. Executing ABC.

3.115.116. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8439
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.115.116.1. Executing ABC.

3.115.117. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8469
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.115.117.1. Executing ABC.

3.115.118. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8499
Extracted 74 gates and 119 wires to a netlist network with 44 inputs and 37 outputs.

3.115.118.1. Executing ABC.

3.115.119. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8529
Extracted 68 gates and 107 wires to a netlist network with 38 inputs and 34 outputs.

3.115.119.1. Executing ABC.

3.115.120. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8559
Extracted 70 gates and 111 wires to a netlist network with 40 inputs and 34 outputs.

3.115.120.1. Executing ABC.

3.115.121. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8589
Extracted 70 gates and 111 wires to a netlist network with 40 inputs and 35 outputs.

3.115.121.1. Executing ABC.

3.115.122. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8619
Extracted 70 gates and 111 wires to a netlist network with 40 inputs and 34 outputs.

3.115.122.1. Executing ABC.

3.115.123. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8649
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 34 outputs.

3.115.123.1. Executing ABC.

3.115.124. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8679
Extracted 122 gates and 166 wires to a netlist network with 43 inputs and 64 outputs.

3.115.124.1. Executing ABC.

3.115.125. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8709
Extracted 108 gates and 167 wires to a netlist network with 58 inputs and 61 outputs.

3.115.125.1. Executing ABC.

3.115.126. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8739
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.115.126.1. Executing ABC.

3.115.127. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8769
Extracted 70 gates and 111 wires to a netlist network with 40 inputs and 35 outputs.

3.115.127.1. Executing ABC.

3.115.128. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8799
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.115.128.1. Executing ABC.

3.115.129. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8829
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 36 outputs.

3.115.129.1. Executing ABC.

3.115.130. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8861
Extracted 67 gates and 105 wires to a netlist network with 37 inputs and 34 outputs.

3.115.130.1. Executing ABC.

3.115.131. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8912
Extracted 2464 gates and 3762 wires to a netlist network with 1297 inputs and 959 outputs.

3.115.131.1. Executing ABC.

3.115.132. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$8893
Extracted 3637 gates and 4367 wires to a netlist network with 729 inputs and 1412 outputs.

3.115.132.1. Executing ABC.

3.115.133. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6926
Extracted 72 gates and 115 wires to a netlist network with 42 inputs and 35 outputs.

3.115.133.1. Executing ABC.

3.115.134. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7166
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 33 outputs.

3.115.134.1. Executing ABC.

3.115.135. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5991
Extracted 65 gates and 100 wires to a netlist network with 34 inputs and 33 outputs.

3.115.135.1. Executing ABC.

3.115.136. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6956
Extracted 72 gates and 115 wires to a netlist network with 42 inputs and 35 outputs.

3.115.136.1. Executing ABC.

3.115.137. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6986
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.115.137.1. Executing ABC.

3.115.138. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7016
Extracted 72 gates and 115 wires to a netlist network with 42 inputs and 36 outputs.

3.115.138.1. Executing ABC.

3.115.139. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6004
Extracted 25 gates and 46 wires to a netlist network with 20 inputs and 17 outputs.

3.115.139.1. Executing ABC.

3.115.140. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6007
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.115.140.1. Executing ABC.

3.115.141. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7046
Extracted 69 gates and 109 wires to a netlist network with 39 inputs and 33 outputs.

3.115.141.1. Executing ABC.

3.115.142. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7076
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.115.142.1. Executing ABC.

3.115.143. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7106
Extracted 126 gates and 173 wires to a netlist network with 46 inputs and 67 outputs.

3.115.143.1. Executing ABC.

3.115.144. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7136
Extracted 113 gates and 177 wires to a netlist network with 63 inputs and 66 outputs.

3.115.144.1. Executing ABC.

3.115.145. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7780
Extracted 101 gates and 174 wires to a netlist network with 72 inputs and 65 outputs.

3.115.145.1. Executing ABC.

3.115.146. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7750
Extracted 102 gates and 175 wires to a netlist network with 72 inputs and 68 outputs.

3.115.146.1. Executing ABC.

3.115.147. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7720
Extracted 106 gates and 184 wires to a netlist network with 77 inputs and 69 outputs.

3.115.147.1. Executing ABC.

3.115.148. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7690
Extracted 102 gates and 176 wires to a netlist network with 73 inputs and 67 outputs.

3.115.148.1. Executing ABC.

3.115.149. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7660
Extracted 107 gates and 184 wires to a netlist network with 76 inputs and 69 outputs.

3.115.149.1. Executing ABC.

3.115.150. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7630
Extracted 165 gates and 270 wires to a netlist network with 104 inputs and 132 outputs.

3.115.150.1. Executing ABC.

3.115.151. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$7592
Extracted 29 gates and 52 wires to a netlist network with 22 inputs and 19 outputs.

3.115.151.1. Executing ABC.

3.115.152. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7288
Extracted 71 gates and 113 wires to a netlist network with 41 inputs and 38 outputs.

3.115.152.1. Executing ABC.

3.115.153. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6132
Extracted 75 gates and 120 wires to a netlist network with 44 inputs and 38 outputs.

3.115.153.1. Executing ABC.

3.115.154. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$7586
Extracted 65 gates and 74 wires to a netlist network with 8 inputs and 25 outputs.

3.115.154.1. Executing ABC.

3.115.155. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 30459 gates and 41289 wires to a netlist network with 10828 inputs and 5291 outputs.

3.115.155.1. Executing ABC.

3.115.156. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$6001
Extracted 5236 gates and 9139 wires to a netlist network with 3901 inputs and 1923 outputs.

3.115.156.1. Executing ABC.

yosys> abc -dff

3.116. Executing ABC pass (technology mapping using ABC).

3.116.1. Summary of detected clock domains:
  102 cells in clk=\clk_i, en=$abc$160507$auto$opt_dff.cc:219:make_patterns_logic$7675, arst={ }, srst={ }
  131 cells in clk=\clk_i, en=$abc$185196$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$184336$auto$opt_dff.cc:219:make_patterns_logic$6267, arst={ }, srst={ }
  167 cells in clk=\clk_i, en=$abc$160339$auto$opt_dff.cc:219:make_patterns_logic$7645, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$184031$auto$opt_dff.cc:219:make_patterns_logic$6177, arst={ }, srst={ }
  131 cells in clk=\clk_i, en=$abc$159968$auto$opt_dff.cc:219:make_patterns_logic$7614, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$184234$auto$opt_dff.cc:219:make_patterns_logic$6237, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$184132$auto$opt_dff.cc:219:make_patterns_logic$6207, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$201756$auto$opt_dff.cc:194:make_patterns_logic$6007, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$abc$160206$auto$opt_dff.cc:219:make_patterns_logic$8876, arst={ }, srst={ }
  706 cells in clk=\clk_i, en=$abc$160010$auto$opt_dff.cc:219:make_patterns_logic$7623, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$185092$auto$opt_dff.cc:219:make_patterns_logic$6447, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$184990$auto$opt_dff.cc:219:make_patterns_logic$6417, arst={ }, srst={ }
  98 cells in clk=\clk_i, en=$abc$184888$auto$opt_dff.cc:219:make_patterns_logic$6387, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$184786$auto$opt_dff.cc:219:make_patterns_logic$6357, arst={ }, srst={ }
  158 cells in clk=\clk_i, en=$abc$184603$auto$opt_dff.cc:219:make_patterns_logic$6327, arst={ }, srst={ }
  164 cells in clk=\clk_i, en=$abc$184438$auto$opt_dff.cc:219:make_patterns_logic$6297, arst={ }, srst={ }
  647 cells in clk=\clk_i, en=$abc$191436$auto$opt_dff.cc:194:make_patterns_logic$6785, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$201726$auto$opt_dff.cc:194:make_patterns_logic$6004, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$201212$auto$opt_dff.cc:219:make_patterns_logic$7166, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$201107$auto$opt_dff.cc:219:make_patterns_logic$6926, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$193666$auto$opt_dff.cc:219:make_patterns_logic$8649, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$abc$193563$auto$opt_dff.cc:219:make_patterns_logic$8619, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$203397$auto$opt_dff.cc:219:make_patterns_logic$7586, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$192578$auto$opt_dff.cc:219:make_patterns_logic$6432, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$193460$auto$opt_dff.cc:219:make_patterns_logic$8589, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$193357$auto$opt_dff.cc:219:make_patterns_logic$8559, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$193256$auto$opt_dff.cc:219:make_patterns_logic$8529, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$193149$auto$opt_dff.cc:219:make_patterns_logic$8499, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$191747$auto$opt_dff.cc:219:make_patterns_logic$6252, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$191643$auto$opt_dff.cc:219:make_patterns_logic$7256, arst={ }, srst={ }
  78 cells in clk=\clk_i, en=$abc$191534$auto$opt_dff.cc:219:make_patterns_logic$6222, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$192684$auto$opt_dff.cc:219:make_patterns_logic$8380, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$203289$auto$opt_dff.cc:219:make_patterns_logic$6132, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$203152$auto$opt_dff.cc:194:make_patterns_logic$7592, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$201517$auto$opt_dff.cc:219:make_patterns_logic$6986, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$201412$auto$opt_dff.cc:219:make_patterns_logic$6956, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$abc$201314$auto$opt_dff.cc:194:make_patterns_logic$5991, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$161138$auto$opt_dff.cc:219:make_patterns_logic$7855, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$181343$auto$opt_dff.cc:219:make_patterns_logic$8844, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$172861$auto$opt_dff.cc:219:make_patterns_logic$6881, arst={ }, srst={ }
  112 cells in clk=\clk_i, en=$abc$172694$auto$opt_dff.cc:219:make_patterns_logic$6851, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$abc$181174$auto$opt_dff.cc:219:make_patterns_logic$6072, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$abc$181037$auto$opt_dff.cc:219:make_patterns_logic$6494, arst={ }, srst={ }
  676 cells in clk=\clk_i, en=$abc$172529$auto$opt_dff.cc:219:make_patterns_logic$6829, arst={ }, srst={ }
  395 cells in clk=\clk_i, en=$abc$172485$auto$opt_dff.cc:219:make_patterns_logic$6820, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$172434$auto$opt_dff.cc:219:make_patterns_logic$6792, arst={ }, srst={ }
  126 cells in clk=\clk_i, en=$abc$203185$auto$opt_dff.cc:219:make_patterns_logic$7288, arst={ }, srst={ }
  721 cells in clk=\clk_i, en=$abc$202954$auto$opt_dff.cc:219:make_patterns_logic$7630, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$180930$auto$opt_dff.cc:219:make_patterns_logic$7226, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$abc$180822$auto$opt_dff.cc:219:make_patterns_logic$6462, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$abc$172159$auto$opt_dff.cc:219:make_patterns_logic$7840, arst={ }, srst={ }
  607 cells in clk=\clk_i, en=$abc$180724$auto$opt_dff.cc:194:make_patterns_logic$7579, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$abc$172024$auto$opt_dff.cc:219:make_patterns_logic$7870, arst={ }, srst={ }
  138 cells in clk=\clk_i, en=$abc$171832$auto$opt_dff.cc:219:make_patterns_logic$7900, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$193045$auto$opt_dff.cc:219:make_patterns_logic$8469, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$abc$192941$auto$opt_dff.cc:219:make_patterns_logic$8439, arst={ }, srst={ }
  706 cells in clk=\clk_i, en=$abc$192776$auto$opt_dff.cc:219:make_patterns_logic$8417, arst={ }, srst={ }
  531 cells in clk=\clk_i, en=$abc$192735$auto$opt_dff.cc:219:make_patterns_logic$8408, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$abc$192474$auto$opt_dff.cc:219:make_patterns_logic$6402, arst={ }, srst={ }
  85 cells in clk=\clk_i, en=$abc$192368$auto$opt_dff.cc:219:make_patterns_logic$6372, arst={ }, srst={ }
  156 cells in clk=\clk_i, en=$abc$192221$auto$opt_dff.cc:219:make_patterns_logic$6342, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$192116$auto$opt_dff.cc:219:make_patterns_logic$6102, arst={ }, srst={ }
  138 cells in clk=\clk_i, en=$abc$191956$auto$opt_dff.cc:219:make_patterns_logic$6312, arst={ }, srst={ }
  98 cells in clk=\clk_i, en=$abc$191853$auto$opt_dff.cc:219:make_patterns_logic$6282, arst={ }, srst={ }
  159 cells in clk=\clk_i, en=$abc$171651$auto$opt_dff.cc:219:make_patterns_logic$7930, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$171514$auto$opt_dff.cc:219:make_patterns_logic$7960, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$171380$auto$opt_dff.cc:219:make_patterns_logic$7990, arst={ }, srst={ }
  78 cells in clk=\clk_i, en=$abc$171240$auto$opt_dff.cc:219:make_patterns_logic$8020, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$abc$162110$auto$opt_dff.cc:219:make_patterns_logic$8067, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$171104$auto$opt_dff.cc:219:make_patterns_logic$8050, arst={ }, srst={ }
  67 cells in clk=\clk_i, en=$abc$171005$auto$opt_dff.cc:219:make_patterns_logic$8082, arst={ }, srst={ }
  183 cells in clk=\clk_i, en=$abc$202815$auto$opt_dff.cc:219:make_patterns_logic$7660, arst={ }, srst={ }
  119 cells in clk=\clk_i, en=$abc$202680$auto$opt_dff.cc:219:make_patterns_logic$7690, arst={ }, srst={ }
  127 cells in clk=\clk_i, en=$abc$202541$auto$opt_dff.cc:219:make_patterns_logic$7720, arst={ }, srst={ }
  121 cells in clk=\clk_i, en=$abc$202406$auto$opt_dff.cc:219:make_patterns_logic$7750, arst={ }, srst={ }
  124 cells in clk=\clk_i, en=$abc$202272$auto$opt_dff.cc:219:make_patterns_logic$7780, arst={ }, srst={ }
  186 cells in clk=\clk_i, en=$abc$202126$auto$opt_dff.cc:219:make_patterns_logic$7136, arst={ }, srst={ }
  169 cells in clk=\clk_i, en=$abc$201967$auto$opt_dff.cc:219:make_patterns_logic$7106, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$201863$auto$opt_dff.cc:219:make_patterns_logic$7076, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$201761$auto$opt_dff.cc:219:make_patterns_logic$7046, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$162007$auto$opt_dff.cc:219:make_patterns_logic$8035, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$161904$auto$opt_dff.cc:219:make_patterns_logic$8005, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$170902$auto$opt_dff.cc:219:make_patterns_logic$6896, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$abc$170734$auto$opt_dff.cc:219:make_patterns_logic$6866, arst={ }, srst={ }
  130 cells in clk=\clk_i, en=$abc$194479$auto$opt_dff.cc:219:make_patterns_logic$8861, arst={ }, srst={ }
  2629 cells in clk=\clk_i, en=$abc$194579$auto$opt_dff.cc:219:make_patterns_logic$8912, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$194375$auto$opt_dff.cc:219:make_patterns_logic$8829, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$194271$auto$opt_dff.cc:219:make_patterns_logic$8799, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$194168$auto$opt_dff.cc:219:make_patterns_logic$8769, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$194064$auto$opt_dff.cc:219:make_patterns_logic$8739, arst={ }, srst={ }
  187 cells in clk=\clk_i, en=$abc$193923$auto$opt_dff.cc:219:make_patterns_logic$8709, arst={ }, srst={ }
  166 cells in clk=\clk_i, en=$abc$193768$auto$opt_dff.cc:219:make_patterns_logic$8679, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$abc$161798$auto$opt_dff.cc:219:make_patterns_logic$6192, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$161592$auto$opt_dff.cc:219:make_patterns_logic$7945, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$183925$auto$opt_dff.cc:219:make_patterns_logic$6147, arst={ }, srst={ }
  68 cells in clk=\clk_i, en=$abc$183823$auto$opt_dff.cc:219:make_patterns_logic$6117, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$abc$183722$auto$opt_dff.cc:219:make_patterns_logic$6087, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$abc$183618$auto$opt_dff.cc:219:make_patterns_logic$6057, arst={ }, srst={ }
  630 cells in clk=\clk_i, en=$abc$183453$auto$opt_dff.cc:219:make_patterns_logic$6035, arst={ }, srst={ }
  530 cells in clk=\clk_i, en=$abc$183411$auto$opt_dff.cc:219:make_patterns_logic$6026, arst={ }, srst={ }
  7258 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=$abc$183223$auto$opt_dff.cc:194:make_patterns_logic$8386, arst={ }, srst={ }
  700 cells in clk=\clk_i, en=$abc$183025$auto$opt_dff.cc:219:make_patterns_logic$8424, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$abc$182856$auto$opt_dff.cc:219:make_patterns_logic$8454, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$182753$auto$opt_dff.cc:219:make_patterns_logic$8484, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$abc$182648$auto$opt_dff.cc:219:make_patterns_logic$8514, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$182542$auto$opt_dff.cc:219:make_patterns_logic$8544, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$182436$auto$opt_dff.cc:219:make_patterns_logic$8574, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$182333$auto$opt_dff.cc:219:make_patterns_logic$8604, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$182228$auto$opt_dff.cc:219:make_patterns_logic$8634, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$182124$auto$opt_dff.cc:219:make_patterns_logic$8664, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$abc$174250$auto$opt_dff.cc:219:make_patterns_logic$7241, arst={ }, srst={ }
  607 cells in clk=\clk_i, en=$abc$170535$auto$opt_dff.cc:219:make_patterns_logic$6836, arst={ }, srst={ }
  604 cells in clk=\clk_i, en=$abc$170336$auto$opt_dff.cc:219:make_patterns_logic$6042, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$abc$170303$auto$opt_dff.cc:194:make_patterns_logic$6798, arst={ }, srst={ }
  139 cells in clk=\clk_i, en=$abc$161408$auto$opt_dff.cc:219:make_patterns_logic$7915, arst={ }, srst={ }
  160 cells in clk=\clk_i, en=$abc$161241$auto$opt_dff.cc:219:make_patterns_logic$7885, arst={ }, srst={ }
  159 cells in clk=\clk_i, en=$abc$181950$auto$opt_dff.cc:219:make_patterns_logic$8694, arst={ }, srst={ }
  148 cells in clk=\clk_i, en=$abc$181761$auto$opt_dff.cc:219:make_patterns_logic$8724, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$181653$auto$opt_dff.cc:219:make_patterns_logic$8754, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$181551$auto$opt_dff.cc:219:make_patterns_logic$8784, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$181445$auto$opt_dff.cc:219:make_patterns_logic$8814, arst={ }, srst={ }
  2123 cells in clk=\clk_i, en=$abc$174452$auto$opt_dff.cc:219:make_patterns_logic$7324, arst={ }, srst={ }
  67 cells in clk=\clk_i, en=$abc$174352$auto$opt_dff.cc:219:make_patterns_logic$7273, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$abc$174148$auto$opt_dff.cc:219:make_patterns_logic$7211, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$abc$174042$auto$opt_dff.cc:219:make_patterns_logic$7181, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$173937$auto$opt_dff.cc:219:make_patterns_logic$7151, arst={ }, srst={ }
  109 cells in clk=\clk_i, en=$abc$173750$auto$opt_dff.cc:219:make_patterns_logic$7121, arst={ }, srst={ }
  122 cells in clk=\clk_i, en=$abc$173584$auto$opt_dff.cc:219:make_patterns_logic$7091, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$abc$173480$auto$opt_dff.cc:219:make_patterns_logic$7061, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$173374$auto$opt_dff.cc:219:make_patterns_logic$7031, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$173273$auto$opt_dff.cc:219:make_patterns_logic$7001, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$abc$173170$auto$opt_dff.cc:219:make_patterns_logic$6971, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$173069$auto$opt_dff.cc:219:make_patterns_logic$6941, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$abc$172967$auto$opt_dff.cc:219:make_patterns_logic$6911, arst={ }, srst={ }
  267 cells in clk=\clk_i, en=$abc$169526$auto$opt_dff.cc:194:make_patterns_logic$8373, arst={ }, srst={ }
  7509 cells in clk=\clk_i, en=$abc$163789$auto$opt_dff.cc:219:make_patterns_logic$8099, arst={ }, srst={ }
  2012 cells in clk=\clk_i, en=$abc$162244$auto$opt_dff.cc:219:make_patterns_logic$8118, arst={ }, srst={ }
  78 cells in clk=\clk_i, en=$abc$183257$auto$opt_dff.cc:219:make_patterns_logic$6162, arst={ }, srst={ }
  91 cells in clk=\clk_i, en=$abc$201621$auto$opt_dff.cc:219:make_patterns_logic$7016, arst={ }, srst={ }
  97 cells in clk=\clk_i, en=$abc$170200$auto$opt_dff.cc:219:make_patterns_logic$7196, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$183360$auto$opt_dff.cc:219:make_patterns_logic$5998, arst={ }, srst={ }
  87 cells in clk=\clk_i, en=$abc$161035$auto$opt_dff.cc:219:make_patterns_logic$7825, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$abc$160930$auto$opt_dff.cc:219:make_patterns_logic$7795, arst={ }, srst={ }
  8124 cells in clk=\clk_i, en=$abc$187622$auto$opt_dff.cc:219:make_patterns_logic$6511, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$172299$auto$opt_dff.cc:219:make_patterns_logic$7810, arst={ }, srst={ }
  76 cells in clk=\clk_i, en=$abc$160822$auto$opt_dff.cc:219:make_patterns_logic$7765, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$160717$auto$opt_dff.cc:219:make_patterns_logic$7735, arst={ }, srst={ }
  91 cells in clk=\clk_i, en=$abc$160611$auto$opt_dff.cc:219:make_patterns_logic$7705, arst={ }, srst={ }
  89 cells in clk=\clk_i, en=$abc$161695$auto$opt_dff.cc:219:make_patterns_logic$7975, arst={ }, srst={ }
  2230 cells in clk=\clk_i, en=$abc$185297$auto$opt_dff.cc:219:make_patterns_logic$6530, arst={ }, srst={ }
  8290 cells in clk=\clk_i, en=$abc$197304$auto$opt_dff.cc:219:make_patterns_logic$8893, arst={ }, srst={ }
  9191 cells in clk=\clk_i, en=$abc$176910$auto$opt_dff.cc:219:make_patterns_logic$7305, arst={ }, srst={ }
  1384 cells in clk=\clk_i, en=$abc$230769$auto$opt_dff.cc:194:make_patterns_logic$6001, arst={ }, srst={ }

3.116.2. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$160507$auto$opt_dff.cc:219:make_patterns_logic$7675
Extracted 102 gates and 174 wires to a netlist network with 72 inputs and 36 outputs.

3.116.2.1. Executing ABC.

3.116.3. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$185196$auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 131 gates and 201 wires to a netlist network with 70 inputs and 64 outputs.

3.116.3.1. Executing ABC.

3.116.4. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184336$auto$opt_dff.cc:219:make_patterns_logic$6267
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.116.4.1. Executing ABC.

3.116.5. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$160339$auto$opt_dff.cc:219:make_patterns_logic$7645
Extracted 167 gates and 273 wires to a netlist network with 106 inputs and 99 outputs.

3.116.5.1. Executing ABC.

3.116.6. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184031$auto$opt_dff.cc:219:make_patterns_logic$6177
Extracted 100 gates and 171 wires to a netlist network with 71 inputs and 33 outputs.

3.116.6.1. Executing ABC.

3.116.7. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$159968$auto$opt_dff.cc:219:make_patterns_logic$7614
Extracted 131 gates and 249 wires to a netlist network with 118 inputs and 35 outputs.

3.116.7.1. Executing ABC.

3.116.8. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184234$auto$opt_dff.cc:219:make_patterns_logic$6237
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.116.8.1. Executing ABC.

3.116.9. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184132$auto$opt_dff.cc:219:make_patterns_logic$6207
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.116.9.1. Executing ABC.

3.116.10. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201756$auto$opt_dff.cc:194:make_patterns_logic$6007
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.116.10.1. Executing ABC.

3.116.11. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$160206$auto$opt_dff.cc:219:make_patterns_logic$8876
Extracted 132 gates and 203 wires to a netlist network with 71 inputs and 68 outputs.

3.116.11.1. Executing ABC.

3.116.12. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$160010$auto$opt_dff.cc:219:make_patterns_logic$7623
Extracted 706 gates and 951 wires to a netlist network with 245 inputs and 131 outputs.

3.116.12.1. Executing ABC.

3.116.13. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$185092$auto$opt_dff.cc:219:make_patterns_logic$6447
Extracted 100 gates and 170 wires to a netlist network with 70 inputs and 35 outputs.

3.116.13.1. Executing ABC.

3.116.14. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184990$auto$opt_dff.cc:219:make_patterns_logic$6417
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 38 outputs.

3.116.14.1. Executing ABC.

3.116.15. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184888$auto$opt_dff.cc:219:make_patterns_logic$6387
Extracted 98 gates and 167 wires to a netlist network with 69 inputs and 35 outputs.

3.116.15.1. Executing ABC.

3.116.16. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184786$auto$opt_dff.cc:219:make_patterns_logic$6357
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 35 outputs.

3.116.16.1. Executing ABC.

3.116.17. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184603$auto$opt_dff.cc:219:make_patterns_logic$6327
Extracted 158 gates and 243 wires to a netlist network with 85 inputs and 86 outputs.

3.116.17.1. Executing ABC.

3.116.18. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$184438$auto$opt_dff.cc:219:make_patterns_logic$6297
Extracted 164 gates and 248 wires to a netlist network with 84 inputs and 74 outputs.

3.116.18.1. Executing ABC.

3.116.19. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191436$auto$opt_dff.cc:194:make_patterns_logic$6785
Extracted 647 gates and 1174 wires to a netlist network with 527 inputs and 590 outputs.

3.116.19.1. Executing ABC.

3.116.20. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201726$auto$opt_dff.cc:194:make_patterns_logic$6004
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 23 outputs.

3.116.20.1. Executing ABC.

3.116.21. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201212$auto$opt_dff.cc:219:make_patterns_logic$7166
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.116.21.1. Executing ABC.

3.116.22. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201107$auto$opt_dff.cc:219:make_patterns_logic$6926
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 35 outputs.

3.116.22.1. Executing ABC.

3.116.23. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193666$auto$opt_dff.cc:219:make_patterns_logic$8649
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.116.23.1. Executing ABC.

3.116.24. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193563$auto$opt_dff.cc:219:make_patterns_logic$8619
Extracted 106 gates and 183 wires to a netlist network with 77 inputs and 38 outputs.

3.116.24.1. Executing ABC.

3.116.25. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$203397$auto$opt_dff.cc:219:make_patterns_logic$7586
Extracted 38 gates and 47 wires to a netlist network with 9 inputs and 12 outputs.

3.116.25.1. Executing ABC.

3.116.26. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192578$auto$opt_dff.cc:219:make_patterns_logic$6432
Extracted 100 gates and 170 wires to a netlist network with 70 inputs and 35 outputs.

3.116.26.1. Executing ABC.

3.116.27. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193460$auto$opt_dff.cc:219:make_patterns_logic$8589
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.116.27.1. Executing ABC.

3.116.28. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193357$auto$opt_dff.cc:219:make_patterns_logic$8559
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.116.28.1. Executing ABC.

3.116.29. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193256$auto$opt_dff.cc:219:make_patterns_logic$8529
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 35 outputs.

3.116.29.1. Executing ABC.

3.116.30. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193149$auto$opt_dff.cc:219:make_patterns_logic$8499
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 36 outputs.

3.116.30.1. Executing ABC.

3.116.31. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191747$auto$opt_dff.cc:219:make_patterns_logic$6252
Extracted 92 gates and 154 wires to a netlist network with 62 inputs and 36 outputs.

3.116.31.1. Executing ABC.

3.116.32. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191643$auto$opt_dff.cc:219:make_patterns_logic$7256
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 36 outputs.

3.116.32.1. Executing ABC.

3.116.33. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191534$auto$opt_dff.cc:219:make_patterns_logic$6222
Extracted 78 gates and 126 wires to a netlist network with 48 inputs and 37 outputs.

3.116.33.1. Executing ABC.

3.116.34. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192684$auto$opt_dff.cc:219:make_patterns_logic$8380
Extracted 38 gates and 47 wires to a netlist network with 9 inputs and 12 outputs.

3.116.34.1. Executing ABC.

3.116.35. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$203289$auto$opt_dff.cc:219:make_patterns_logic$6132
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 36 outputs.

3.116.35.1. Executing ABC.

3.116.36. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$203152$auto$opt_dff.cc:194:make_patterns_logic$7592
Extracted 23 gates and 41 wires to a netlist network with 18 inputs and 17 outputs.

3.116.36.1. Executing ABC.

3.116.37. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201517$auto$opt_dff.cc:219:make_patterns_logic$6986
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.116.37.1. Executing ABC.

3.116.38. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201412$auto$opt_dff.cc:219:make_patterns_logic$6956
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 34 outputs.

3.116.38.1. Executing ABC.

3.116.39. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201314$auto$opt_dff.cc:194:make_patterns_logic$5991
Extracted 65 gates and 99 wires to a netlist network with 34 inputs and 33 outputs.

3.116.39.1. Executing ABC.

3.116.40. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$161138$auto$opt_dff.cc:219:make_patterns_logic$7855
Extracted 104 gates and 177 wires to a netlist network with 73 inputs and 36 outputs.

3.116.40.1. Executing ABC.

3.116.41. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$181343$auto$opt_dff.cc:219:make_patterns_logic$8844
Extracted 102 gates and 174 wires to a netlist network with 72 inputs and 36 outputs.

3.116.41.1. Executing ABC.

3.116.42. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172861$auto$opt_dff.cc:219:make_patterns_logic$6881
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 36 outputs.

3.116.42.1. Executing ABC.

3.116.43. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172694$auto$opt_dff.cc:219:make_patterns_logic$6851
Extracted 112 gates and 190 wires to a netlist network with 78 inputs and 71 outputs.

3.116.43.1. Executing ABC.

3.116.44. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$181174$auto$opt_dff.cc:219:make_patterns_logic$6072
Extracted 73 gates and 115 wires to a netlist network with 42 inputs and 36 outputs.

3.116.44.1. Executing ABC.

3.116.45. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$181037$auto$opt_dff.cc:219:make_patterns_logic$6494
Extracted 134 gates and 206 wires to a netlist network with 72 inputs and 69 outputs.

3.116.45.1. Executing ABC.

3.116.46. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172529$auto$opt_dff.cc:219:make_patterns_logic$6829
Extracted 676 gates and 900 wires to a netlist network with 224 inputs and 104 outputs.

3.116.46.1. Executing ABC.

3.116.47. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172485$auto$opt_dff.cc:219:make_patterns_logic$6820
Extracted 395 gates and 734 wires to a netlist network with 339 inputs and 36 outputs.

3.116.47.1. Executing ABC.

3.116.48. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172434$auto$opt_dff.cc:219:make_patterns_logic$6792
Extracted 38 gates and 47 wires to a netlist network with 9 inputs and 12 outputs.

3.116.48.1. Executing ABC.

3.116.49. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$203185$auto$opt_dff.cc:219:make_patterns_logic$7288
Extracted 126 gates and 195 wires to a netlist network with 69 inputs and 66 outputs.

3.116.49.1. Executing ABC.

3.116.50. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202954$auto$opt_dff.cc:219:make_patterns_logic$7630
Extracted 721 gates and 952 wires to a netlist network with 231 inputs and 138 outputs.

3.116.50.1. Executing ABC.

3.116.51. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$180930$auto$opt_dff.cc:219:make_patterns_logic$7226
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 36 outputs.

3.116.51.1. Executing ABC.

3.116.52. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$180822$auto$opt_dff.cc:219:make_patterns_logic$6462
Extracted 75 gates and 118 wires to a netlist network with 43 inputs and 39 outputs.

3.116.52.1. Executing ABC.

3.116.53. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172159$auto$opt_dff.cc:219:make_patterns_logic$7840
Extracted 74 gates and 117 wires to a netlist network with 43 inputs and 37 outputs.

3.116.53.1. Executing ABC.

3.116.54. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$180724$auto$opt_dff.cc:194:make_patterns_logic$7579
Extracted 607 gates and 1184 wires to a netlist network with 577 inputs and 575 outputs.

3.116.54.1. Executing ABC.

3.116.55. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172024$auto$opt_dff.cc:219:make_patterns_logic$7870
Extracted 70 gates and 110 wires to a netlist network with 40 inputs and 34 outputs.

3.116.55.1. Executing ABC.

3.116.56. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$171832$auto$opt_dff.cc:219:make_patterns_logic$7900
Extracted 138 gates and 193 wires to a netlist network with 55 inputs and 77 outputs.

3.116.56.1. Executing ABC.

3.116.57. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193045$auto$opt_dff.cc:219:make_patterns_logic$8469
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.116.57.1. Executing ABC.

3.116.58. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192941$auto$opt_dff.cc:219:make_patterns_logic$8439
Extracted 107 gates and 184 wires to a netlist network with 77 inputs and 70 outputs.

3.116.58.1. Executing ABC.

3.116.59. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192776$auto$opt_dff.cc:219:make_patterns_logic$8417
Extracted 706 gates and 924 wires to a netlist network with 218 inputs and 101 outputs.

3.116.59.1. Executing ABC.

3.116.60. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192735$auto$opt_dff.cc:219:make_patterns_logic$8408
Extracted 531 gates and 962 wires to a netlist network with 431 inputs and 37 outputs.

3.116.60.1. Executing ABC.

3.116.61. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192474$auto$opt_dff.cc:219:make_patterns_logic$6402
Extracted 74 gates and 119 wires to a netlist network with 45 inputs and 36 outputs.

3.116.61.1. Executing ABC.

3.116.62. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192368$auto$opt_dff.cc:219:make_patterns_logic$6372
Extracted 85 gates and 140 wires to a netlist network with 55 inputs and 37 outputs.

3.116.62.1. Executing ABC.

3.116.63. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192221$auto$opt_dff.cc:219:make_patterns_logic$6342
Extracted 156 gates and 260 wires to a netlist network with 104 inputs and 96 outputs.

3.116.63.1. Executing ABC.

3.116.64. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$192116$auto$opt_dff.cc:219:make_patterns_logic$6102
Extracted 82 gates and 135 wires to a netlist network with 53 inputs and 37 outputs.

3.116.64.1. Executing ABC.

3.116.65. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191956$auto$opt_dff.cc:219:make_patterns_logic$6312
Extracted 138 gates and 197 wires to a netlist network with 59 inputs and 72 outputs.

3.116.65.1. Executing ABC.

3.116.66. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191853$auto$opt_dff.cc:219:make_patterns_logic$6282
Extracted 98 gates and 167 wires to a netlist network with 69 inputs and 36 outputs.

3.116.66.1. Executing ABC.

3.116.67. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$171651$auto$opt_dff.cc:219:make_patterns_logic$7930
Extracted 159 gates and 246 wires to a netlist network with 87 inputs and 90 outputs.

3.116.67.1. Executing ABC.

3.116.68. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$171514$auto$opt_dff.cc:219:make_patterns_logic$7960
Extracted 72 gates and 114 wires to a netlist network with 42 inputs and 35 outputs.

3.116.68.1. Executing ABC.

3.116.69. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$171380$auto$opt_dff.cc:219:make_patterns_logic$7990
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 36 outputs.

3.116.69.1. Executing ABC.

3.116.70. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$171240$auto$opt_dff.cc:219:make_patterns_logic$8020
Extracted 78 gates and 123 wires to a netlist network with 45 inputs and 41 outputs.

3.116.70.1. Executing ABC.

3.116.71. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$162110$auto$opt_dff.cc:219:make_patterns_logic$8067
Extracted 75 gates and 117 wires to a netlist network with 42 inputs and 39 outputs.

3.116.71.1. Executing ABC.

3.116.72. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$171104$auto$opt_dff.cc:219:make_patterns_logic$8050
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 35 outputs.

3.116.72.1. Executing ABC.

3.116.73. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$171005$auto$opt_dff.cc:219:make_patterns_logic$8082
Extracted 67 gates and 104 wires to a netlist network with 37 inputs and 34 outputs.

3.116.73.1. Executing ABC.

3.116.74. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202815$auto$opt_dff.cc:219:make_patterns_logic$7660
Extracted 183 gates and 282 wires to a netlist network with 99 inputs and 92 outputs.

3.116.74.1. Executing ABC.

3.116.75. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202680$auto$opt_dff.cc:219:make_patterns_logic$7690
Extracted 119 gates and 185 wires to a netlist network with 66 inputs and 34 outputs.

3.116.75.1. Executing ABC.

3.116.76. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202541$auto$opt_dff.cc:219:make_patterns_logic$7720
Extracted 127 gates and 199 wires to a netlist network with 72 inputs and 38 outputs.

3.116.76.1. Executing ABC.

3.116.77. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202406$auto$opt_dff.cc:219:make_patterns_logic$7750
Extracted 121 gates and 188 wires to a netlist network with 67 inputs and 35 outputs.

3.116.77.1. Executing ABC.

3.116.78. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202272$auto$opt_dff.cc:219:make_patterns_logic$7780
Extracted 124 gates and 192 wires to a netlist network with 68 inputs and 36 outputs.

3.116.78.1. Executing ABC.

3.116.79. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202126$auto$opt_dff.cc:219:make_patterns_logic$7136
Extracted 186 gates and 301 wires to a netlist network with 115 inputs and 88 outputs.

3.116.79.1. Executing ABC.

3.116.80. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201967$auto$opt_dff.cc:219:make_patterns_logic$7106
Extracted 169 gates and 252 wires to a netlist network with 83 inputs and 75 outputs.

3.116.80.1. Executing ABC.

3.116.81. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201863$auto$opt_dff.cc:219:make_patterns_logic$7076
Extracted 101 gates and 172 wires to a netlist network with 71 inputs and 36 outputs.

3.116.81.1. Executing ABC.

3.116.82. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201761$auto$opt_dff.cc:219:make_patterns_logic$7046
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 34 outputs.

3.116.82.1. Executing ABC.

3.116.83. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$162007$auto$opt_dff.cc:219:make_patterns_logic$8035
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.116.83.1. Executing ABC.

3.116.84. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$161904$auto$opt_dff.cc:219:make_patterns_logic$8005
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.116.84.1. Executing ABC.

3.116.85. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$170902$auto$opt_dff.cc:219:make_patterns_logic$6896
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 36 outputs.

3.116.85.1. Executing ABC.

3.116.86. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$170734$auto$opt_dff.cc:219:make_patterns_logic$6866
Extracted 134 gates and 207 wires to a netlist network with 73 inputs and 97 outputs.

3.116.86.1. Executing ABC.

3.116.87. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194479$auto$opt_dff.cc:219:make_patterns_logic$8861
Extracted 130 gates and 199 wires to a netlist network with 69 inputs and 65 outputs.

3.116.87.1. Executing ABC.

3.116.88. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194579$auto$opt_dff.cc:219:make_patterns_logic$8912
Extracted 2187 gates and 3348 wires to a netlist network with 1161 inputs and 832 outputs.

3.116.88.1. Executing ABC.

3.116.89. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194375$auto$opt_dff.cc:219:make_patterns_logic$8829
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.116.89.1. Executing ABC.

3.116.90. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194271$auto$opt_dff.cc:219:make_patterns_logic$8799
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.116.90.1. Executing ABC.

3.116.91. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194168$auto$opt_dff.cc:219:make_patterns_logic$8769
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 34 outputs.

3.116.91.1. Executing ABC.

3.116.92. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$194064$auto$opt_dff.cc:219:make_patterns_logic$8739
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.116.92.1. Executing ABC.

3.116.93. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193923$auto$opt_dff.cc:219:make_patterns_logic$8709
Extracted 187 gates and 308 wires to a netlist network with 121 inputs and 92 outputs.

3.116.93.1. Executing ABC.

3.116.94. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193768$auto$opt_dff.cc:219:make_patterns_logic$8679
Extracted 166 gates and 253 wires to a netlist network with 87 inputs and 75 outputs.

3.116.94.1. Executing ABC.

3.116.95. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$161798$auto$opt_dff.cc:219:make_patterns_logic$6192
Extracted 75 gates and 119 wires to a netlist network with 44 inputs and 38 outputs.

3.116.95.1. Executing ABC.

3.116.96. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$161592$auto$opt_dff.cc:219:make_patterns_logic$7945
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.116.96.1. Executing ABC.

3.116.97. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183925$auto$opt_dff.cc:219:make_patterns_logic$6147
Extracted 82 gates and 135 wires to a netlist network with 53 inputs and 37 outputs.

3.116.97.1. Executing ABC.

3.116.98. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183823$auto$opt_dff.cc:219:make_patterns_logic$6117
Extracted 68 gates and 106 wires to a netlist network with 38 inputs and 33 outputs.

3.116.98.1. Executing ABC.

3.116.99. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183722$auto$opt_dff.cc:219:make_patterns_logic$6087
Extracted 70 gates and 110 wires to a netlist network with 40 inputs and 35 outputs.

3.116.99.1. Executing ABC.

3.116.100. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183618$auto$opt_dff.cc:219:make_patterns_logic$6057
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 33 outputs.

3.116.100.1. Executing ABC.

3.116.101. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183453$auto$opt_dff.cc:219:make_patterns_logic$6035
Extracted 630 gates and 849 wires to a netlist network with 219 inputs and 102 outputs.

3.116.101.1. Executing ABC.

3.116.102. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183411$auto$opt_dff.cc:219:make_patterns_logic$6026
Extracted 530 gates and 959 wires to a netlist network with 429 inputs and 37 outputs.

3.116.102.1. Executing ABC.

3.116.103. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 7257 gates and 8798 wires to a netlist network with 1541 inputs and 1832 outputs.

3.116.103.1. Executing ABC.

3.116.104. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183223$auto$opt_dff.cc:194:make_patterns_logic$8386
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 18 outputs.

3.116.104.1. Executing ABC.

3.116.105. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183025$auto$opt_dff.cc:219:make_patterns_logic$8424
Extracted 700 gates and 903 wires to a netlist network with 203 inputs and 111 outputs.

3.116.105.1. Executing ABC.

3.116.106. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$182856$auto$opt_dff.cc:219:make_patterns_logic$8454
Extracted 107 gates and 182 wires to a netlist network with 75 inputs and 70 outputs.

3.116.106.1. Executing ABC.

3.116.107. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$182753$auto$opt_dff.cc:219:make_patterns_logic$8484
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 35 outputs.

3.116.107.1. Executing ABC.

3.116.108. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$182648$auto$opt_dff.cc:219:make_patterns_logic$8514
Extracted 107 gates and 184 wires to a netlist network with 77 inputs and 38 outputs.

3.116.108.1. Executing ABC.

3.116.109. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$182542$auto$opt_dff.cc:219:make_patterns_logic$8544
Extracted 101 gates and 172 wires to a netlist network with 71 inputs and 35 outputs.

3.116.109.1. Executing ABC.

3.116.110. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$182436$auto$opt_dff.cc:219:make_patterns_logic$8574
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.116.110.1. Executing ABC.

3.116.111. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$182333$auto$opt_dff.cc:219:make_patterns_logic$8604
Extracted 103 gates and 175 wires to a netlist network with 72 inputs and 37 outputs.

3.116.111.1. Executing ABC.

3.116.112. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$182228$auto$opt_dff.cc:219:make_patterns_logic$8634
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.116.112.1. Executing ABC.

3.116.113. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$182124$auto$opt_dff.cc:219:make_patterns_logic$8664
Extracted 100 gates and 171 wires to a netlist network with 71 inputs and 34 outputs.

3.116.113.1. Executing ABC.

3.116.114. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$174250$auto$opt_dff.cc:219:make_patterns_logic$7241
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 34 outputs.

3.116.114.1. Executing ABC.

3.116.115. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$170535$auto$opt_dff.cc:219:make_patterns_logic$6836
Extracted 607 gates and 811 wires to a netlist network with 204 inputs and 107 outputs.

3.116.115.1. Executing ABC.

3.116.116. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$170336$auto$opt_dff.cc:219:make_patterns_logic$6042
Extracted 604 gates and 809 wires to a netlist network with 205 inputs and 104 outputs.

3.116.116.1. Executing ABC.

3.116.117. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$170303$auto$opt_dff.cc:194:make_patterns_logic$6798
Extracted 25 gates and 46 wires to a netlist network with 21 inputs and 18 outputs.

3.116.117.1. Executing ABC.

3.116.118. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$161408$auto$opt_dff.cc:219:make_patterns_logic$7915
Extracted 139 gates and 213 wires to a netlist network with 74 inputs and 89 outputs.

3.116.118.1. Executing ABC.

3.116.119. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$161241$auto$opt_dff.cc:219:make_patterns_logic$7885
Extracted 160 gates and 241 wires to a netlist network with 81 inputs and 76 outputs.

3.116.119.1. Executing ABC.

3.116.120. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$181950$auto$opt_dff.cc:219:make_patterns_logic$8694
Extracted 159 gates and 231 wires to a netlist network with 72 inputs and 75 outputs.

3.116.120.1. Executing ABC.

3.116.121. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$181761$auto$opt_dff.cc:219:make_patterns_logic$8724
Extracted 148 gates and 223 wires to a netlist network with 75 inputs and 92 outputs.

3.116.121.1. Executing ABC.

3.116.122. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$181653$auto$opt_dff.cc:219:make_patterns_logic$8754
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 36 outputs.

3.116.122.1. Executing ABC.

3.116.123. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$181551$auto$opt_dff.cc:219:make_patterns_logic$8784
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 35 outputs.

3.116.123.1. Executing ABC.

3.116.124. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$181445$auto$opt_dff.cc:219:make_patterns_logic$8814
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.116.124.1. Executing ABC.

3.116.125. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$174452$auto$opt_dff.cc:219:make_patterns_logic$7324
Extracted 1996 gates and 2950 wires to a netlist network with 954 inputs and 708 outputs.

3.116.125.1. Executing ABC.

3.116.126. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$174352$auto$opt_dff.cc:219:make_patterns_logic$7273
Extracted 67 gates and 104 wires to a netlist network with 37 inputs and 34 outputs.

3.116.126.1. Executing ABC.

3.116.127. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$174148$auto$opt_dff.cc:219:make_patterns_logic$7211
Extracted 73 gates and 115 wires to a netlist network with 42 inputs and 37 outputs.

3.116.127.1. Executing ABC.

3.116.128. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$174042$auto$opt_dff.cc:219:make_patterns_logic$7181
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 38 outputs.

3.116.128.1. Executing ABC.

3.116.129. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$173937$auto$opt_dff.cc:219:make_patterns_logic$7151
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 36 outputs.

3.116.129.1. Executing ABC.

3.116.130. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$173750$auto$opt_dff.cc:219:make_patterns_logic$7121
Extracted 109 gates and 150 wires to a netlist network with 41 inputs and 63 outputs.

3.116.130.1. Executing ABC.

3.116.131. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$173584$auto$opt_dff.cc:219:make_patterns_logic$7091
Extracted 122 gates and 161 wires to a netlist network with 39 inputs and 64 outputs.

3.116.131.1. Executing ABC.

3.116.132. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$173480$auto$opt_dff.cc:219:make_patterns_logic$7061
Extracted 74 gates and 117 wires to a netlist network with 43 inputs and 37 outputs.

3.116.132.1. Executing ABC.

3.116.133. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$173374$auto$opt_dff.cc:219:make_patterns_logic$7031
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 35 outputs.

3.116.133.1. Executing ABC.

3.116.134. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$173273$auto$opt_dff.cc:219:make_patterns_logic$7001
Extracted 72 gates and 113 wires to a netlist network with 41 inputs and 37 outputs.

3.116.134.1. Executing ABC.

3.116.135. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$173170$auto$opt_dff.cc:219:make_patterns_logic$6971
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 33 outputs.

3.116.135.1. Executing ABC.

3.116.136. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$173069$auto$opt_dff.cc:219:make_patterns_logic$6941
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 36 outputs.

3.116.136.1. Executing ABC.

3.116.137. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172967$auto$opt_dff.cc:219:make_patterns_logic$6911
Extracted 75 gates and 120 wires to a netlist network with 45 inputs and 36 outputs.

3.116.137.1. Executing ABC.

3.116.138. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$169526$auto$opt_dff.cc:194:make_patterns_logic$8373
Extracted 267 gates and 509 wires to a netlist network with 242 inputs and 234 outputs.

3.116.138.1. Executing ABC.

3.116.139. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$163789$auto$opt_dff.cc:219:make_patterns_logic$8099
Extracted 6998 gates and 8948 wires to a netlist network with 1950 inputs and 3160 outputs.

3.116.139.1. Executing ABC.

3.116.140. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$162244$auto$opt_dff.cc:219:make_patterns_logic$8118
Extracted 1948 gates and 2857 wires to a netlist network with 909 inputs and 580 outputs.

3.116.140.1. Executing ABC.

3.116.141. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183257$auto$opt_dff.cc:219:make_patterns_logic$6162
Extracted 78 gates and 126 wires to a netlist network with 48 inputs and 36 outputs.

3.116.141.1. Executing ABC.

3.116.142. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201621$auto$opt_dff.cc:219:make_patterns_logic$7016
Extracted 91 gates and 153 wires to a netlist network with 62 inputs and 36 outputs.

3.116.142.1. Executing ABC.

3.116.143. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$170200$auto$opt_dff.cc:219:make_patterns_logic$7196
Extracted 97 gates and 165 wires to a netlist network with 68 inputs and 35 outputs.

3.116.143.1. Executing ABC.

3.116.144. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$183360$auto$opt_dff.cc:219:make_patterns_logic$5998
Extracted 38 gates and 47 wires to a netlist network with 9 inputs and 12 outputs.

3.116.144.1. Executing ABC.

3.116.145. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$161035$auto$opt_dff.cc:219:make_patterns_logic$7825
Extracted 87 gates and 145 wires to a netlist network with 58 inputs and 34 outputs.

3.116.145.1. Executing ABC.

3.116.146. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$160930$auto$opt_dff.cc:219:make_patterns_logic$7795
Extracted 70 gates and 110 wires to a netlist network with 40 inputs and 34 outputs.

3.116.146.1. Executing ABC.

3.116.147. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$187622$auto$opt_dff.cc:219:make_patterns_logic$6511
Extracted 7549 gates and 8624 wires to a netlist network with 1075 inputs and 1966 outputs.

3.116.147.1. Executing ABC.

3.116.148. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$172299$auto$opt_dff.cc:219:make_patterns_logic$7810
Extracted 92 gates and 145 wires to a netlist network with 53 inputs and 35 outputs.

3.116.148.1. Executing ABC.

3.116.149. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$160822$auto$opt_dff.cc:219:make_patterns_logic$7765
Extracted 76 gates and 120 wires to a netlist network with 44 inputs and 39 outputs.

3.116.149.1. Executing ABC.

3.116.150. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$160717$auto$opt_dff.cc:219:make_patterns_logic$7735
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 37 outputs.

3.116.150.1. Executing ABC.

3.116.151. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$160611$auto$opt_dff.cc:219:make_patterns_logic$7705
Extracted 91 gates and 153 wires to a netlist network with 62 inputs and 36 outputs.

3.116.151.1. Executing ABC.

3.116.152. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$161695$auto$opt_dff.cc:219:make_patterns_logic$7975
Extracted 89 gates and 149 wires to a netlist network with 60 inputs and 35 outputs.

3.116.152.1. Executing ABC.

3.116.153. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$185297$auto$opt_dff.cc:219:make_patterns_logic$6530
Extracted 2229 gates and 3420 wires to a netlist network with 1191 inputs and 580 outputs.

3.116.153.1. Executing ABC.

3.116.154. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$197304$auto$opt_dff.cc:219:make_patterns_logic$8893
Extracted 8156 gates and 9241 wires to a netlist network with 1085 inputs and 1812 outputs.

3.116.154.1. Executing ABC.

3.116.155. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$176910$auto$opt_dff.cc:219:make_patterns_logic$7305
Extracted 8742 gates and 10273 wires to a netlist network with 1531 inputs and 2193 outputs.

3.116.155.1. Executing ABC.

3.116.156. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230769$auto$opt_dff.cc:194:make_patterns_logic$6001
Extracted 1384 gates and 2612 wires to a netlist network with 1228 inputs and 396 outputs.

3.116.156.1. Executing ABC.

yosys> abc -dff

3.117. Executing ABC pass (technology mapping using ABC).

3.117.1. Summary of detected clock domains:
  103 cells in clk=\clk_i, en=$abc$235097$abc$160507$auto$opt_dff.cc:219:make_patterns_logic$7675, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$abc$235200$abc$185196$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$235332$abc$184336$auto$opt_dff.cc:219:make_patterns_logic$6267, arst={ }, srst={ }
  168 cells in clk=\clk_i, en=$abc$235436$abc$160339$auto$opt_dff.cc:219:make_patterns_logic$7645, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$235604$abc$184031$auto$opt_dff.cc:219:make_patterns_logic$6177, arst={ }, srst={ }
  316 cells in clk=\clk_i, en=$abc$235705$abc$159968$auto$opt_dff.cc:219:make_patterns_logic$7614, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$235866$abc$184234$auto$opt_dff.cc:219:make_patterns_logic$6237, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$236071$abc$201756$auto$opt_dff.cc:194:make_patterns_logic$6007, arst={ }, srst={ }
  132 cells in clk=\clk_i, en=$abc$236076$abc$160206$auto$opt_dff.cc:219:make_patterns_logic$8876, arst={ }, srst={ }
  844 cells in clk=\clk_i, en=$abc$236210$abc$160010$auto$opt_dff.cc:219:make_patterns_logic$7623, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$237056$abc$185092$auto$opt_dff.cc:219:make_patterns_logic$6447, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$237160$abc$184990$auto$opt_dff.cc:219:make_patterns_logic$6417, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$237267$abc$184888$auto$opt_dff.cc:219:make_patterns_logic$6387, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$237370$abc$184786$auto$opt_dff.cc:219:make_patterns_logic$6357, arst={ }, srst={ }
  163 cells in clk=\clk_i, en=$abc$237474$abc$184603$auto$opt_dff.cc:219:make_patterns_logic$6327, arst={ }, srst={ }
  151 cells in clk=\clk_i, en=$abc$237639$abc$184438$auto$opt_dff.cc:219:make_patterns_logic$6297, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$238461$abc$201726$auto$opt_dff.cc:194:make_patterns_logic$6004, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$238491$abc$201212$auto$opt_dff.cc:219:make_patterns_logic$7166, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$238594$abc$201107$auto$opt_dff.cc:219:make_patterns_logic$6926, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$238699$abc$193666$auto$opt_dff.cc:219:make_patterns_logic$8649, arst={ }, srst={ }
  34 cells in clk=\clk_i, en=$abc$238910$abc$203397$auto$opt_dff.cc:219:make_patterns_logic$7586, arst={ }, srst={ }
  91 cells in clk=\clk_i, en=$abc$238942$abc$192578$auto$opt_dff.cc:219:make_patterns_logic$6432, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$239047$abc$193460$auto$opt_dff.cc:219:make_patterns_logic$8589, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$239151$abc$193357$auto$opt_dff.cc:219:make_patterns_logic$8559, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$239255$abc$193256$auto$opt_dff.cc:219:make_patterns_logic$8529, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$239357$abc$193149$auto$opt_dff.cc:219:make_patterns_logic$8499, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$239462$abc$191747$auto$opt_dff.cc:219:make_patterns_logic$6252, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$239567$abc$191643$auto$opt_dff.cc:219:make_patterns_logic$7256, arst={ }, srst={ }
  36 cells in clk=\clk_i, en=$abc$239777$abc$192684$auto$opt_dff.cc:219:make_patterns_logic$8380, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$239917$abc$203152$auto$opt_dff.cc:194:make_patterns_logic$7592, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$239940$abc$201517$auto$opt_dff.cc:219:make_patterns_logic$6986, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$240043$abc$201412$auto$opt_dff.cc:219:make_patterns_logic$6956, arst={ }, srst={ }
  665 cells in clk=\clk_i, en=$abc$240147$abc$201314$auto$opt_dff.cc:194:make_patterns_logic$5991, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$abc$240245$abc$161138$auto$opt_dff.cc:219:make_patterns_logic$7855, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$240350$abc$181343$auto$opt_dff.cc:219:make_patterns_logic$8844, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$240453$abc$172861$auto$opt_dff.cc:219:make_patterns_logic$6881, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$240558$abc$172694$auto$opt_dff.cc:219:make_patterns_logic$6851, arst={ }, srst={ }
  83 cells in clk=\clk_i, en=$abc$240698$abc$181174$auto$opt_dff.cc:219:make_patterns_logic$6072, arst={ }, srst={ }
  131 cells in clk=\clk_i, en=$abc$240804$abc$181037$auto$opt_dff.cc:219:make_patterns_logic$6494, arst={ }, srst={ }
  758 cells in clk=\clk_i, en=$abc$240939$abc$172529$auto$opt_dff.cc:219:make_patterns_logic$6829, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$241726$abc$172485$auto$opt_dff.cc:219:make_patterns_logic$6820, arst={ }, srst={ }
  34 cells in clk=\clk_i, en=$abc$242278$abc$172434$auto$opt_dff.cc:219:make_patterns_logic$6792, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$abc$242310$abc$203185$auto$opt_dff.cc:219:make_patterns_logic$7288, arst={ }, srst={ }
  788 cells in clk=\clk_i, en=$abc$242442$abc$202954$auto$opt_dff.cc:219:make_patterns_logic$7630, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$243232$abc$180930$auto$opt_dff.cc:219:make_patterns_logic$7226, arst={ }, srst={ }
  83 cells in clk=\clk_i, en=$abc$243338$abc$180822$auto$opt_dff.cc:219:make_patterns_logic$6462, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$243446$abc$172159$auto$opt_dff.cc:219:make_patterns_logic$7840, arst={ }, srst={ }
  785 cells in clk=\clk_i, en=$abc$243553$abc$180724$auto$opt_dff.cc:194:make_patterns_logic$7579, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$244193$abc$172024$auto$opt_dff.cc:219:make_patterns_logic$7870, arst={ }, srst={ }
  172 cells in clk=\clk_i, en=$abc$244296$abc$171832$auto$opt_dff.cc:219:make_patterns_logic$7900, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$244467$abc$193045$auto$opt_dff.cc:219:make_patterns_logic$8469, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$abc$244571$abc$192941$auto$opt_dff.cc:219:make_patterns_logic$8439, arst={ }, srst={ }
  779 cells in clk=\clk_i, en=$abc$244710$abc$192776$auto$opt_dff.cc:219:make_patterns_logic$8417, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$245494$abc$192735$auto$opt_dff.cc:219:make_patterns_logic$8408, arst={ }, srst={ }
  88 cells in clk=\clk_i, en=$abc$246110$abc$192474$auto$opt_dff.cc:219:make_patterns_logic$6402, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$246214$abc$192368$auto$opt_dff.cc:219:make_patterns_logic$6372, arst={ }, srst={ }
  151 cells in clk=\clk_i, en=$abc$246321$abc$192221$auto$opt_dff.cc:219:make_patterns_logic$6342, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$246499$abc$192116$auto$opt_dff.cc:219:make_patterns_logic$6102, arst={ }, srst={ }
  152 cells in clk=\clk_i, en=$abc$246605$abc$191956$auto$opt_dff.cc:219:make_patterns_logic$6312, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$246770$abc$191853$auto$opt_dff.cc:219:make_patterns_logic$6282, arst={ }, srst={ }
  168 cells in clk=\clk_i, en=$abc$246874$abc$171651$auto$opt_dff.cc:219:make_patterns_logic$7930, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$247066$abc$171514$auto$opt_dff.cc:219:make_patterns_logic$7960, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$247171$abc$171380$auto$opt_dff.cc:219:make_patterns_logic$7990, arst={ }, srst={ }
  109 cells in clk=\clk_i, en=$abc$247275$abc$171240$auto$opt_dff.cc:219:make_patterns_logic$8020, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$abc$247386$abc$162110$auto$opt_dff.cc:219:make_patterns_logic$8067, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$247491$abc$171104$auto$opt_dff.cc:219:make_patterns_logic$8050, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$238803$abc$193563$auto$opt_dff.cc:219:make_patterns_logic$8619, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$247595$abc$171005$auto$opt_dff.cc:219:make_patterns_logic$8082, arst={ }, srst={ }
  161 cells in clk=\clk_i, en=$abc$247695$abc$202815$auto$opt_dff.cc:219:make_patterns_logic$7660, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$247858$abc$202680$auto$opt_dff.cc:219:make_patterns_logic$7690, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$247961$abc$202541$auto$opt_dff.cc:219:make_patterns_logic$7720, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$248070$abc$202406$auto$opt_dff.cc:219:make_patterns_logic$7750, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$248173$abc$202272$auto$opt_dff.cc:219:make_patterns_logic$7780, arst={ }, srst={ }
  163 cells in clk=\clk_i, en=$abc$248279$abc$202126$auto$opt_dff.cc:219:make_patterns_logic$7136, arst={ }, srst={ }
  163 cells in clk=\clk_i, en=$abc$248469$abc$201967$auto$opt_dff.cc:219:make_patterns_logic$7106, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$248643$abc$201863$auto$opt_dff.cc:219:make_patterns_logic$7076, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$248748$abc$201761$auto$opt_dff.cc:219:make_patterns_logic$7046, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$248851$abc$162007$auto$opt_dff.cc:219:make_patterns_logic$8035, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$248953$abc$161904$auto$opt_dff.cc:219:make_patterns_logic$8005, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$249055$abc$170902$auto$opt_dff.cc:219:make_patterns_logic$6896, arst={ }, srst={ }
  159 cells in clk=\clk_i, en=$abc$249159$abc$170734$auto$opt_dff.cc:219:make_patterns_logic$6866, arst={ }, srst={ }
  130 cells in clk=\clk_i, en=$abc$249326$abc$194479$auto$opt_dff.cc:219:make_patterns_logic$8861, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$252022$abc$194375$auto$opt_dff.cc:219:make_patterns_logic$8829, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$252126$abc$194271$auto$opt_dff.cc:219:make_patterns_logic$8799, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$252230$abc$194168$auto$opt_dff.cc:219:make_patterns_logic$8769, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$252332$abc$194064$auto$opt_dff.cc:219:make_patterns_logic$8739, arst={ }, srst={ }
  171 cells in clk=\clk_i, en=$abc$252436$abc$193923$auto$opt_dff.cc:219:make_patterns_logic$8709, arst={ }, srst={ }
  169 cells in clk=\clk_i, en=$abc$252624$abc$193768$auto$opt_dff.cc:219:make_patterns_logic$8679, arst={ }, srst={ }
  86 cells in clk=\clk_i, en=$abc$252791$abc$161798$auto$opt_dff.cc:219:make_patterns_logic$6192, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$252899$abc$161592$auto$opt_dff.cc:219:make_patterns_logic$7945, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$253002$abc$183925$auto$opt_dff.cc:219:make_patterns_logic$6147, arst={ }, srst={ }
  77 cells in clk=\clk_i, en=$abc$253108$abc$183823$auto$opt_dff.cc:219:make_patterns_logic$6117, arst={ }, srst={ }
  81 cells in clk=\clk_i, en=$abc$253209$abc$183722$auto$opt_dff.cc:219:make_patterns_logic$6087, arst={ }, srst={ }
  78 cells in clk=\clk_i, en=$abc$253312$abc$183618$auto$opt_dff.cc:219:make_patterns_logic$6057, arst={ }, srst={ }
  701 cells in clk=\clk_i, en=$abc$253414$abc$183453$auto$opt_dff.cc:219:make_patterns_logic$6035, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$254124$abc$183411$auto$opt_dff.cc:219:make_patterns_logic$6026, arst={ }, srst={ }
  87 cells in clk=\clk_i, en=$abc$239671$abc$191534$auto$opt_dff.cc:219:make_patterns_logic$6222, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$261917$abc$183223$auto$opt_dff.cc:194:make_patterns_logic$8386, arst={ }, srst={ }
  665 cells in clk=\clk_i, en=$abc$261944$abc$183025$auto$opt_dff.cc:219:make_patterns_logic$8424, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$262609$abc$182856$auto$opt_dff.cc:219:make_patterns_logic$8454, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$262749$abc$182753$auto$opt_dff.cc:219:make_patterns_logic$8484, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$262851$abc$182648$auto$opt_dff.cc:219:make_patterns_logic$8514, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$262959$abc$182542$auto$opt_dff.cc:219:make_patterns_logic$8544, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$263061$abc$182436$auto$opt_dff.cc:219:make_patterns_logic$8574, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$263163$abc$182333$auto$opt_dff.cc:219:make_patterns_logic$8604, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$263267$abc$182228$auto$opt_dff.cc:219:make_patterns_logic$8634, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$263369$abc$182124$auto$opt_dff.cc:219:make_patterns_logic$8664, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$abc$263470$abc$174250$auto$opt_dff.cc:219:make_patterns_logic$7241, arst={ }, srst={ }
  651 cells in clk=\clk_i, en=$abc$263572$abc$170535$auto$opt_dff.cc:219:make_patterns_logic$6836, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$264944$abc$170303$auto$opt_dff.cc:194:make_patterns_logic$6798, arst={ }, srst={ }
  161 cells in clk=\clk_i, en=$abc$264970$abc$161408$auto$opt_dff.cc:219:make_patterns_logic$7915, arst={ }, srst={ }
  154 cells in clk=\clk_i, en=$abc$265138$abc$161241$auto$opt_dff.cc:219:make_patterns_logic$7885, arst={ }, srst={ }
  159 cells in clk=\clk_i, en=$abc$265306$abc$181950$auto$opt_dff.cc:219:make_patterns_logic$8694, arst={ }, srst={ }
  162 cells in clk=\clk_i, en=$abc$265473$abc$181761$auto$opt_dff.cc:219:make_patterns_logic$8724, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$265644$abc$181653$auto$opt_dff.cc:219:make_patterns_logic$8754, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$265750$abc$181551$auto$opt_dff.cc:219:make_patterns_logic$8784, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$265852$abc$181445$auto$opt_dff.cc:219:make_patterns_logic$8814, arst={ }, srst={ }
  67 cells in clk=\clk_i, en=$abc$268413$abc$174352$auto$opt_dff.cc:219:make_patterns_logic$7273, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$268513$abc$174148$auto$opt_dff.cc:219:make_patterns_logic$7211, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$abc$268619$abc$174042$auto$opt_dff.cc:219:make_patterns_logic$7181, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$268726$abc$173937$auto$opt_dff.cc:219:make_patterns_logic$7151, arst={ }, srst={ }
  129 cells in clk=\clk_i, en=$abc$268830$abc$173750$auto$opt_dff.cc:219:make_patterns_logic$7121, arst={ }, srst={ }
  129 cells in clk=\clk_i, en=$abc$268972$abc$173584$auto$opt_dff.cc:219:make_patterns_logic$7091, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$269127$abc$173480$auto$opt_dff.cc:219:make_patterns_logic$7061, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$269234$abc$173374$auto$opt_dff.cc:219:make_patterns_logic$7031, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$abc$269338$abc$173273$auto$opt_dff.cc:219:make_patterns_logic$7001, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$abc$269443$abc$173170$auto$opt_dff.cc:219:make_patterns_logic$6971, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$abc$269545$abc$173069$auto$opt_dff.cc:219:make_patterns_logic$6941, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$abc$269649$abc$172967$auto$opt_dff.cc:219:make_patterns_logic$6911, arst={ }, srst={ }
  883 cells in clk=\clk_i, en=$abc$269753$abc$169526$auto$opt_dff.cc:194:make_patterns_logic$8373, arst={ }, srst={ }
  8160 cells in clk=\clk_i, en=$abc$270052$abc$163789$auto$opt_dff.cc:219:make_patterns_logic$8099, arst={ }, srst={ }
  98 cells in clk=\clk_i, en=$abc$235968$abc$184132$auto$opt_dff.cc:219:make_patterns_logic$6207, arst={ }, srst={ }
  89 cells in clk=\clk_i, en=$abc$279706$abc$183257$auto$opt_dff.cc:219:make_patterns_logic$6162, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$279810$abc$201621$auto$opt_dff.cc:219:make_patterns_logic$7016, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$279915$abc$170200$auto$opt_dff.cc:219:make_patterns_logic$7196, arst={ }, srst={ }
  36 cells in clk=\clk_i, en=$abc$280018$abc$183360$auto$opt_dff.cc:219:make_patterns_logic$5998, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$abc$280052$abc$161035$auto$opt_dff.cc:219:make_patterns_logic$7825, arst={ }, srst={ }
  83 cells in clk=\clk_i, en=$abc$280155$abc$160930$auto$opt_dff.cc:219:make_patterns_logic$7795, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$abc$288124$abc$172299$auto$opt_dff.cc:219:make_patterns_logic$7810, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$abc$288230$abc$160822$auto$opt_dff.cc:219:make_patterns_logic$7765, arst={ }, srst={ }
  91 cells in clk=\clk_i, en=$abc$288339$abc$160717$auto$opt_dff.cc:219:make_patterns_logic$7735, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$288443$abc$160611$auto$opt_dff.cc:219:make_patterns_logic$7705, arst={ }, srst={ }
  97 cells in clk=\clk_i, en=$abc$288548$abc$161695$auto$opt_dff.cc:219:make_patterns_logic$7975, arst={ }, srst={ }
  2007 cells in clk=\clk_i, en=$abc$288651$abc$185297$auto$opt_dff.cc:219:make_patterns_logic$6530, arst={ }, srst={ }
  8347 cells in clk=\clk_i, en=$abc$290980$abc$197304$auto$opt_dff.cc:219:make_patterns_logic$8893, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$239811$abc$203289$auto$opt_dff.cc:219:make_patterns_logic$6132, arst={ }, srst={ }
  8230 cells in clk=\clk_i, en=$abc$280258$abc$187622$auto$opt_dff.cc:219:make_patterns_logic$6511, arst={ }, srst={ }
  6413 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  8817 cells in clk=\clk_i, en=$abc$299170$abc$176910$auto$opt_dff.cc:219:make_patterns_logic$7305, arst={ }, srst={ }
  2432 cells in clk=\clk_i, en=$abc$249457$abc$194579$auto$opt_dff.cc:219:make_patterns_logic$8912, arst={ }, srst={ }
  1057 cells in clk=\clk_i, en=$abc$237805$abc$191436$auto$opt_dff.cc:194:make_patterns_logic$6785, arst={ }, srst={ }
  676 cells in clk=\clk_i, en=$abc$264256$abc$170336$auto$opt_dff.cc:219:make_patterns_logic$6042, arst={ }, srst={ }
  1612 cells in clk=\clk_i, en=$abc$277379$abc$162244$auto$opt_dff.cc:219:make_patterns_logic$8118, arst={ }, srst={ }
  2286 cells in clk=\clk_i, en=$abc$265954$abc$174452$auto$opt_dff.cc:219:make_patterns_logic$7324, arst={ }, srst={ }
  1254 cells in clk=\clk_i, en=$abc$308150$abc$230769$auto$opt_dff.cc:194:make_patterns_logic$6001, arst={ }, srst={ }

3.117.2. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235097$abc$160507$auto$opt_dff.cc:219:make_patterns_logic$7675
Extracted 103 gates and 175 wires to a netlist network with 72 inputs and 36 outputs.

3.117.2.1. Executing ABC.

3.117.3. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235200$abc$185196$auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 132 gates and 203 wires to a netlist network with 71 inputs and 65 outputs.

3.117.3.1. Executing ABC.

3.117.4. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235332$abc$184336$auto$opt_dff.cc:219:make_patterns_logic$6267
Extracted 103 gates and 176 wires to a netlist network with 73 inputs and 36 outputs.

3.117.4.1. Executing ABC.

3.117.5. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235436$abc$160339$auto$opt_dff.cc:219:make_patterns_logic$7645
Extracted 168 gates and 274 wires to a netlist network with 106 inputs and 99 outputs.

3.117.5.1. Executing ABC.

3.117.6. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235604$abc$184031$auto$opt_dff.cc:219:make_patterns_logic$6177
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 34 outputs.

3.117.6.1. Executing ABC.

3.117.7. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235705$abc$159968$auto$opt_dff.cc:219:make_patterns_logic$7614
Extracted 316 gates and 484 wires to a netlist network with 168 inputs and 21 outputs.

3.117.7.1. Executing ABC.

3.117.8. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235866$abc$184234$auto$opt_dff.cc:219:make_patterns_logic$6237
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 33 outputs.

3.117.8.1. Executing ABC.

3.117.9. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$236071$abc$201756$auto$opt_dff.cc:194:make_patterns_logic$6007
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.117.9.1. Executing ABC.

3.117.10. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$236076$abc$160206$auto$opt_dff.cc:219:make_patterns_logic$8876
Extracted 132 gates and 203 wires to a netlist network with 71 inputs and 68 outputs.

3.117.10.1. Executing ABC.

3.117.11. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$236210$abc$160010$auto$opt_dff.cc:219:make_patterns_logic$7623
Extracted 844 gates and 1087 wires to a netlist network with 243 inputs and 132 outputs.

3.117.11.1. Executing ABC.

3.117.12. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$237056$abc$185092$auto$opt_dff.cc:219:make_patterns_logic$6447
Extracted 99 gates and 168 wires to a netlist network with 69 inputs and 36 outputs.

3.117.12.1. Executing ABC.

3.117.13. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$237160$abc$184990$auto$opt_dff.cc:219:make_patterns_logic$6417
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 37 outputs.

3.117.13.1. Executing ABC.

3.117.14. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$237267$abc$184888$auto$opt_dff.cc:219:make_patterns_logic$6387
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 35 outputs.

3.117.14.1. Executing ABC.

3.117.15. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$237370$abc$184786$auto$opt_dff.cc:219:make_patterns_logic$6357
Extracted 100 gates and 171 wires to a netlist network with 71 inputs and 34 outputs.

3.117.15.1. Executing ABC.

3.117.16. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$237474$abc$184603$auto$opt_dff.cc:219:make_patterns_logic$6327
Extracted 163 gates and 253 wires to a netlist network with 90 inputs and 87 outputs.

3.117.16.1. Executing ABC.

3.117.17. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$237639$abc$184438$auto$opt_dff.cc:219:make_patterns_logic$6297
Extracted 151 gates and 223 wires to a netlist network with 72 inputs and 73 outputs.

3.117.17.1. Executing ABC.

3.117.18. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238461$abc$201726$auto$opt_dff.cc:194:make_patterns_logic$6004
Extracted 22 gates and 42 wires to a netlist network with 20 inputs and 20 outputs.

3.117.18.1. Executing ABC.

3.117.19. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238491$abc$201212$auto$opt_dff.cc:219:make_patterns_logic$7166
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.117.19.1. Executing ABC.

3.117.20. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238594$abc$201107$auto$opt_dff.cc:219:make_patterns_logic$6926
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 35 outputs.

3.117.20.1. Executing ABC.

3.117.21. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238699$abc$193666$auto$opt_dff.cc:219:make_patterns_logic$8649
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 36 outputs.

3.117.21.1. Executing ABC.

3.117.22. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238910$abc$203397$auto$opt_dff.cc:219:make_patterns_logic$7586
Extracted 34 gates and 41 wires to a netlist network with 7 inputs and 12 outputs.

3.117.22.1. Executing ABC.

3.117.23. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238942$abc$192578$auto$opt_dff.cc:219:make_patterns_logic$6432
Extracted 91 gates and 152 wires to a netlist network with 61 inputs and 35 outputs.

3.117.23.1. Executing ABC.

3.117.24. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239047$abc$193460$auto$opt_dff.cc:219:make_patterns_logic$8589
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 36 outputs.

3.117.24.1. Executing ABC.

3.117.25. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239151$abc$193357$auto$opt_dff.cc:219:make_patterns_logic$8559
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.117.25.1. Executing ABC.

3.117.26. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239255$abc$193256$auto$opt_dff.cc:219:make_patterns_logic$8529
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 36 outputs.

3.117.26.1. Executing ABC.

3.117.27. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239357$abc$193149$auto$opt_dff.cc:219:make_patterns_logic$8499
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 37 outputs.

3.117.27.1. Executing ABC.

3.117.28. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239462$abc$191747$auto$opt_dff.cc:219:make_patterns_logic$6252
Extracted 92 gates and 155 wires to a netlist network with 63 inputs and 35 outputs.

3.117.28.1. Executing ABC.

3.117.29. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239567$abc$191643$auto$opt_dff.cc:219:make_patterns_logic$7256
Extracted 105 gates and 179 wires to a netlist network with 74 inputs and 37 outputs.

3.117.29.1. Executing ABC.

3.117.30. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239777$abc$192684$auto$opt_dff.cc:219:make_patterns_logic$8380
Extracted 36 gates and 43 wires to a netlist network with 7 inputs and 12 outputs.

3.117.30.1. Executing ABC.

3.117.31. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239917$abc$203152$auto$opt_dff.cc:194:make_patterns_logic$7592
Extracted 23 gates and 42 wires to a netlist network with 19 inputs and 17 outputs.

3.117.31.1. Executing ABC.

3.117.32. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239940$abc$201517$auto$opt_dff.cc:219:make_patterns_logic$6986
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.117.32.1. Executing ABC.

3.117.33. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240043$abc$201412$auto$opt_dff.cc:219:make_patterns_logic$6956
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 34 outputs.

3.117.33.1. Executing ABC.

3.117.34. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240147$abc$201314$auto$opt_dff.cc:194:make_patterns_logic$5991
Extracted 665 gates and 1092 wires to a netlist network with 427 inputs and 34 outputs.

3.117.34.1. Executing ABC.

3.117.35. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240245$abc$161138$auto$opt_dff.cc:219:make_patterns_logic$7855
Extracted 106 gates and 181 wires to a netlist network with 75 inputs and 37 outputs.

3.117.35.1. Executing ABC.

3.117.36. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240350$abc$181343$auto$opt_dff.cc:219:make_patterns_logic$8844
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 35 outputs.

3.117.36.1. Executing ABC.

3.117.37. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240453$abc$172861$auto$opt_dff.cc:219:make_patterns_logic$6881
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 36 outputs.

3.117.37.1. Executing ABC.

3.117.38. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240558$abc$172694$auto$opt_dff.cc:219:make_patterns_logic$6851
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 67 outputs.

3.117.38.1. Executing ABC.

3.117.39. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240698$abc$181174$auto$opt_dff.cc:219:make_patterns_logic$6072
Extracted 83 gates and 137 wires to a netlist network with 54 inputs and 46 outputs.

3.117.39.1. Executing ABC.

3.117.40. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240804$abc$181037$auto$opt_dff.cc:219:make_patterns_logic$6494
Extracted 131 gates and 200 wires to a netlist network with 69 inputs and 66 outputs.

3.117.40.1. Executing ABC.

3.117.41. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240939$abc$172529$auto$opt_dff.cc:219:make_patterns_logic$6829
Extracted 758 gates and 1009 wires to a netlist network with 251 inputs and 107 outputs.

3.117.41.1. Executing ABC.

3.117.42. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$241726$abc$172485$auto$opt_dff.cc:219:make_patterns_logic$6820
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.117.42.1. Executing ABC.

3.117.43. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242278$abc$172434$auto$opt_dff.cc:219:make_patterns_logic$6792
Extracted 34 gates and 41 wires to a netlist network with 7 inputs and 12 outputs.

3.117.43.1. Executing ABC.

3.117.44. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242310$abc$203185$auto$opt_dff.cc:219:make_patterns_logic$7288
Extracted 134 gates and 207 wires to a netlist network with 73 inputs and 70 outputs.

3.117.44.1. Executing ABC.

3.117.45. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242442$abc$202954$auto$opt_dff.cc:219:make_patterns_logic$7630
Extracted 788 gates and 1023 wires to a netlist network with 235 inputs and 137 outputs.

3.117.45.1. Executing ABC.

3.117.46. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$243232$abc$180930$auto$opt_dff.cc:219:make_patterns_logic$7226
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 35 outputs.

3.117.46.1. Executing ABC.

3.117.47. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$243338$abc$180822$auto$opt_dff.cc:219:make_patterns_logic$6462
Extracted 83 gates and 136 wires to a netlist network with 53 inputs and 37 outputs.

3.117.47.1. Executing ABC.

3.117.48. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$243446$abc$172159$auto$opt_dff.cc:219:make_patterns_logic$7840
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 35 outputs.

3.117.48.1. Executing ABC.

3.117.49. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$243553$abc$180724$auto$opt_dff.cc:194:make_patterns_logic$7579
Extracted 785 gates and 1453 wires to a netlist network with 668 inputs and 615 outputs.

3.117.49.1. Executing ABC.

3.117.50. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244193$abc$172024$auto$opt_dff.cc:219:make_patterns_logic$7870
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.117.50.1. Executing ABC.

3.117.51. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244296$abc$171832$auto$opt_dff.cc:219:make_patterns_logic$7900
Extracted 172 gates and 258 wires to a netlist network with 86 inputs and 74 outputs.

3.117.51.1. Executing ABC.

3.117.52. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244467$abc$193045$auto$opt_dff.cc:219:make_patterns_logic$8469
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.117.52.1. Executing ABC.

3.117.53. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244571$abc$192941$auto$opt_dff.cc:219:make_patterns_logic$8439
Extracted 107 gates and 184 wires to a netlist network with 77 inputs and 70 outputs.

3.117.53.1. Executing ABC.

3.117.54. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244710$abc$192776$auto$opt_dff.cc:219:make_patterns_logic$8417
Extracted 779 gates and 996 wires to a netlist network with 217 inputs and 97 outputs.

3.117.54.1. Executing ABC.

3.117.55. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$245494$abc$192735$auto$opt_dff.cc:219:make_patterns_logic$8408
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.117.55.1. Executing ABC.

3.117.56. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$246110$abc$192474$auto$opt_dff.cc:219:make_patterns_logic$6402
Extracted 88 gates and 147 wires to a netlist network with 59 inputs and 35 outputs.

3.117.56.1. Executing ABC.

3.117.57. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$246214$abc$192368$auto$opt_dff.cc:219:make_patterns_logic$6372
Extracted 92 gates and 155 wires to a netlist network with 63 inputs and 36 outputs.

3.117.57.1. Executing ABC.

3.117.58. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$246321$abc$192221$auto$opt_dff.cc:219:make_patterns_logic$6342
Extracted 151 gates and 250 wires to a netlist network with 99 inputs and 94 outputs.

3.117.58.1. Executing ABC.

3.117.59. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$246499$abc$192116$auto$opt_dff.cc:219:make_patterns_logic$6102
Extracted 92 gates and 155 wires to a netlist network with 63 inputs and 37 outputs.

3.117.59.1. Executing ABC.

3.117.60. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$246605$abc$191956$auto$opt_dff.cc:219:make_patterns_logic$6312
Extracted 152 gates and 224 wires to a netlist network with 72 inputs and 77 outputs.

3.117.60.1. Executing ABC.

3.117.61. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$246770$abc$191853$auto$opt_dff.cc:219:make_patterns_logic$6282
Extracted 82 gates and 134 wires to a netlist network with 52 inputs and 36 outputs.

3.117.61.1. Executing ABC.

3.117.62. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$246874$abc$171651$auto$opt_dff.cc:219:make_patterns_logic$7930
Extracted 168 gates and 265 wires to a netlist network with 97 inputs and 89 outputs.

3.117.62.1. Executing ABC.

3.117.63. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247066$abc$171514$auto$opt_dff.cc:219:make_patterns_logic$7960
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 36 outputs.

3.117.63.1. Executing ABC.

3.117.64. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247171$abc$171380$auto$opt_dff.cc:219:make_patterns_logic$7990
Extracted 103 gates and 176 wires to a netlist network with 73 inputs and 36 outputs.

3.117.64.1. Executing ABC.

3.117.65. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247275$abc$171240$auto$opt_dff.cc:219:make_patterns_logic$8020
Extracted 109 gates and 188 wires to a netlist network with 79 inputs and 40 outputs.

3.117.65.1. Executing ABC.

3.117.66. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247386$abc$162110$auto$opt_dff.cc:219:make_patterns_logic$8067
Extracted 73 gates and 113 wires to a netlist network with 40 inputs and 37 outputs.

3.117.66.1. Executing ABC.

3.117.67. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247491$abc$171104$auto$opt_dff.cc:219:make_patterns_logic$8050
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 35 outputs.

3.117.67.1. Executing ABC.

3.117.68. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$238803$abc$193563$auto$opt_dff.cc:219:make_patterns_logic$8619
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.117.68.1. Executing ABC.

3.117.69. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247595$abc$171005$auto$opt_dff.cc:219:make_patterns_logic$8082
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 38 outputs.

3.117.69.1. Executing ABC.

3.117.70. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247695$abc$202815$auto$opt_dff.cc:219:make_patterns_logic$7660
Extracted 161 gates and 265 wires to a netlist network with 104 inputs and 95 outputs.

3.117.70.1. Executing ABC.

3.117.71. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247858$abc$202680$auto$opt_dff.cc:219:make_patterns_logic$7690
Extracted 101 gates and 174 wires to a netlist network with 73 inputs and 34 outputs.

3.117.71.1. Executing ABC.

3.117.72. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247961$abc$202541$auto$opt_dff.cc:219:make_patterns_logic$7720
Extracted 105 gates and 182 wires to a netlist network with 77 inputs and 36 outputs.

3.117.72.1. Executing ABC.

3.117.73. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248070$abc$202406$auto$opt_dff.cc:219:make_patterns_logic$7750
Extracted 100 gates and 172 wires to a netlist network with 72 inputs and 34 outputs.

3.117.73.1. Executing ABC.

3.117.74. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248173$abc$202272$auto$opt_dff.cc:219:make_patterns_logic$7780
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 36 outputs.

3.117.74.1. Executing ABC.

3.117.75. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248279$abc$202126$auto$opt_dff.cc:219:make_patterns_logic$7136
Extracted 163 gates and 255 wires to a netlist network with 92 inputs and 88 outputs.

3.117.75.1. Executing ABC.

3.117.76. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248469$abc$201967$auto$opt_dff.cc:219:make_patterns_logic$7106
Extracted 163 gates and 240 wires to a netlist network with 77 inputs and 75 outputs.

3.117.76.1. Executing ABC.

3.117.77. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248643$abc$201863$auto$opt_dff.cc:219:make_patterns_logic$7076
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 36 outputs.

3.117.77.1. Executing ABC.

3.117.78. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248748$abc$201761$auto$opt_dff.cc:219:make_patterns_logic$7046
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 35 outputs.

3.117.78.1. Executing ABC.

3.117.79. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248851$abc$162007$auto$opt_dff.cc:219:make_patterns_logic$8035
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.117.79.1. Executing ABC.

3.117.80. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$248953$abc$161904$auto$opt_dff.cc:219:make_patterns_logic$8005
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 36 outputs.

3.117.80.1. Executing ABC.

3.117.81. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249055$abc$170902$auto$opt_dff.cc:219:make_patterns_logic$6896
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 36 outputs.

3.117.81.1. Executing ABC.

3.117.82. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249159$abc$170734$auto$opt_dff.cc:219:make_patterns_logic$6866
Extracted 159 gates and 258 wires to a netlist network with 99 inputs and 97 outputs.

3.117.82.1. Executing ABC.

3.117.83. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249326$abc$194479$auto$opt_dff.cc:219:make_patterns_logic$8861
Extracted 130 gates and 199 wires to a netlist network with 69 inputs and 65 outputs.

3.117.83.1. Executing ABC.

3.117.84. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$252022$abc$194375$auto$opt_dff.cc:219:make_patterns_logic$8829
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 36 outputs.

3.117.84.1. Executing ABC.

3.117.85. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$252126$abc$194271$auto$opt_dff.cc:219:make_patterns_logic$8799
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 36 outputs.

3.117.85.1. Executing ABC.

3.117.86. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$252230$abc$194168$auto$opt_dff.cc:219:make_patterns_logic$8769
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 36 outputs.

3.117.86.1. Executing ABC.

3.117.87. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$252332$abc$194064$auto$opt_dff.cc:219:make_patterns_logic$8739
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.117.87.1. Executing ABC.

3.117.88. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$252436$abc$193923$auto$opt_dff.cc:219:make_patterns_logic$8709
Extracted 171 gates and 276 wires to a netlist network with 105 inputs and 92 outputs.

3.117.88.1. Executing ABC.

3.117.89. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$252624$abc$193768$auto$opt_dff.cc:219:make_patterns_logic$8679
Extracted 169 gates and 257 wires to a netlist network with 88 inputs and 78 outputs.

3.117.89.1. Executing ABC.

3.117.90. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$252791$abc$161798$auto$opt_dff.cc:219:make_patterns_logic$6192
Extracted 86 gates and 141 wires to a netlist network with 55 inputs and 39 outputs.

3.117.90.1. Executing ABC.

3.117.91. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$252899$abc$161592$auto$opt_dff.cc:219:make_patterns_logic$7945
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.117.91.1. Executing ABC.

3.117.92. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$253002$abc$183925$auto$opt_dff.cc:219:make_patterns_logic$6147
Extracted 82 gates and 135 wires to a netlist network with 53 inputs and 37 outputs.

3.117.92.1. Executing ABC.

3.117.93. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$253108$abc$183823$auto$opt_dff.cc:219:make_patterns_logic$6117
Extracted 77 gates and 125 wires to a netlist network with 48 inputs and 33 outputs.

3.117.93.1. Executing ABC.

3.117.94. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$253209$abc$183722$auto$opt_dff.cc:219:make_patterns_logic$6087
Extracted 81 gates and 131 wires to a netlist network with 50 inputs and 36 outputs.

3.117.94.1. Executing ABC.

3.117.95. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$253312$abc$183618$auto$opt_dff.cc:219:make_patterns_logic$6057
Extracted 78 gates and 127 wires to a netlist network with 49 inputs and 42 outputs.

3.117.95.1. Executing ABC.

3.117.96. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$253414$abc$183453$auto$opt_dff.cc:219:make_patterns_logic$6035
Extracted 701 gates and 923 wires to a netlist network with 222 inputs and 104 outputs.

3.117.96.1. Executing ABC.

3.117.97. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$254124$abc$183411$auto$opt_dff.cc:219:make_patterns_logic$6026
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.117.97.1. Executing ABC.

3.117.98. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239671$abc$191534$auto$opt_dff.cc:219:make_patterns_logic$6222
Extracted 87 gates and 144 wires to a netlist network with 57 inputs and 36 outputs.

3.117.98.1. Executing ABC.

3.117.99. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261917$abc$183223$auto$opt_dff.cc:194:make_patterns_logic$8386
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 18 outputs.

3.117.99.1. Executing ABC.

3.117.100. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261944$abc$183025$auto$opt_dff.cc:219:make_patterns_logic$8424
Extracted 665 gates and 870 wires to a netlist network with 205 inputs and 110 outputs.

3.117.100.1. Executing ABC.

3.117.101. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$262609$abc$182856$auto$opt_dff.cc:219:make_patterns_logic$8454
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 67 outputs.

3.117.101.1. Executing ABC.

3.117.102. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$262749$abc$182753$auto$opt_dff.cc:219:make_patterns_logic$8484
Extracted 102 gates and 174 wires to a netlist network with 72 inputs and 35 outputs.

3.117.102.1. Executing ABC.

3.117.103. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$262851$abc$182648$auto$opt_dff.cc:219:make_patterns_logic$8514
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 36 outputs.

3.117.103.1. Executing ABC.

3.117.104. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$262959$abc$182542$auto$opt_dff.cc:219:make_patterns_logic$8544
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 35 outputs.

3.117.104.1. Executing ABC.

3.117.105. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263061$abc$182436$auto$opt_dff.cc:219:make_patterns_logic$8574
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.117.105.1. Executing ABC.

3.117.106. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263163$abc$182333$auto$opt_dff.cc:219:make_patterns_logic$8604
Extracted 104 gates and 176 wires to a netlist network with 72 inputs and 38 outputs.

3.117.106.1. Executing ABC.

3.117.107. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263267$abc$182228$auto$opt_dff.cc:219:make_patterns_logic$8634
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.117.107.1. Executing ABC.

3.117.108. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263369$abc$182124$auto$opt_dff.cc:219:make_patterns_logic$8664
Extracted 100 gates and 171 wires to a netlist network with 71 inputs and 34 outputs.

3.117.108.1. Executing ABC.

3.117.109. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263470$abc$174250$auto$opt_dff.cc:219:make_patterns_logic$7241
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 34 outputs.

3.117.109.1. Executing ABC.

3.117.110. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263572$abc$170535$auto$opt_dff.cc:219:make_patterns_logic$6836
Extracted 651 gates and 856 wires to a netlist network with 205 inputs and 106 outputs.

3.117.110.1. Executing ABC.

3.117.111. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$264944$abc$170303$auto$opt_dff.cc:194:make_patterns_logic$6798
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 18 outputs.

3.117.111.1. Executing ABC.

3.117.112. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$264970$abc$161408$auto$opt_dff.cc:219:make_patterns_logic$7915
Extracted 161 gates and 257 wires to a netlist network with 96 inputs and 89 outputs.

3.117.112.1. Executing ABC.

3.117.113. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265138$abc$161241$auto$opt_dff.cc:219:make_patterns_logic$7885
Extracted 154 gates and 229 wires to a netlist network with 75 inputs and 75 outputs.

3.117.113.1. Executing ABC.

3.117.114. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265306$abc$181950$auto$opt_dff.cc:219:make_patterns_logic$8694
Extracted 159 gates and 232 wires to a netlist network with 73 inputs and 74 outputs.

3.117.114.1. Executing ABC.

3.117.115. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265473$abc$181761$auto$opt_dff.cc:219:make_patterns_logic$8724
Extracted 162 gates and 251 wires to a netlist network with 89 inputs and 90 outputs.

3.117.115.1. Executing ABC.

3.117.116. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265644$abc$181653$auto$opt_dff.cc:219:make_patterns_logic$8754
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 36 outputs.

3.117.116.1. Executing ABC.

3.117.117. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265750$abc$181551$auto$opt_dff.cc:219:make_patterns_logic$8784
Extracted 102 gates and 174 wires to a netlist network with 72 inputs and 35 outputs.

3.117.117.1. Executing ABC.

3.117.118. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265852$abc$181445$auto$opt_dff.cc:219:make_patterns_logic$8814
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.117.118.1. Executing ABC.

3.117.119. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268413$abc$174352$auto$opt_dff.cc:219:make_patterns_logic$7273
Extracted 67 gates and 104 wires to a netlist network with 37 inputs and 34 outputs.

3.117.119.1. Executing ABC.

3.117.120. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268513$abc$174148$auto$opt_dff.cc:219:make_patterns_logic$7211
Extracted 72 gates and 114 wires to a netlist network with 42 inputs and 36 outputs.

3.117.120.1. Executing ABC.

3.117.121. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268619$abc$174042$auto$opt_dff.cc:219:make_patterns_logic$7181
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 38 outputs.

3.117.121.1. Executing ABC.

3.117.122. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268726$abc$173937$auto$opt_dff.cc:219:make_patterns_logic$7151
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 36 outputs.

3.117.122.1. Executing ABC.

3.117.123. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268830$abc$173750$auto$opt_dff.cc:219:make_patterns_logic$7121
Extracted 129 gates and 192 wires to a netlist network with 63 inputs and 83 outputs.

3.117.123.1. Executing ABC.

3.117.124. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268972$abc$173584$auto$opt_dff.cc:219:make_patterns_logic$7091
Extracted 129 gates and 175 wires to a netlist network with 46 inputs and 71 outputs.

3.117.124.1. Executing ABC.

3.117.125. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$269127$abc$173480$auto$opt_dff.cc:219:make_patterns_logic$7061
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 35 outputs.

3.117.125.1. Executing ABC.

3.117.126. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$269234$abc$173374$auto$opt_dff.cc:219:make_patterns_logic$7031
Extracted 72 gates and 113 wires to a netlist network with 41 inputs and 35 outputs.

3.117.126.1. Executing ABC.

3.117.127. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$269338$abc$173273$auto$opt_dff.cc:219:make_patterns_logic$7001
Extracted 73 gates and 113 wires to a netlist network with 40 inputs and 36 outputs.

3.117.127.1. Executing ABC.

3.117.128. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$269443$abc$173170$auto$opt_dff.cc:219:make_patterns_logic$6971
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 33 outputs.

3.117.128.1. Executing ABC.

3.117.129. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$269545$abc$173069$auto$opt_dff.cc:219:make_patterns_logic$6941
Extracted 75 gates and 121 wires to a netlist network with 46 inputs and 36 outputs.

3.117.129.1. Executing ABC.

3.117.130. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$269649$abc$172967$auto$opt_dff.cc:219:make_patterns_logic$6911
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 34 outputs.

3.117.130.1. Executing ABC.

3.117.131. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$269753$abc$169526$auto$opt_dff.cc:194:make_patterns_logic$8373
Extracted 883 gates and 1528 wires to a netlist network with 645 inputs and 244 outputs.

3.117.131.1. Executing ABC.

3.117.132. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$270052$abc$163789$auto$opt_dff.cc:219:make_patterns_logic$8099
Extracted 7585 gates and 9236 wires to a netlist network with 1651 inputs and 2666 outputs.

3.117.132.1. Executing ABC.

3.117.133. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235968$abc$184132$auto$opt_dff.cc:219:make_patterns_logic$6207
Extracted 98 gates and 166 wires to a netlist network with 68 inputs and 35 outputs.

3.117.133.1. Executing ABC.

3.117.134. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$279706$abc$183257$auto$opt_dff.cc:219:make_patterns_logic$6162
Extracted 89 gates and 148 wires to a netlist network with 59 inputs and 36 outputs.

3.117.134.1. Executing ABC.

3.117.135. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$279810$abc$201621$auto$opt_dff.cc:219:make_patterns_logic$7016
Extracted 100 gates and 170 wires to a netlist network with 70 inputs and 37 outputs.

3.117.135.1. Executing ABC.

3.117.136. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$279915$abc$170200$auto$opt_dff.cc:219:make_patterns_logic$7196
Extracted 82 gates and 135 wires to a netlist network with 53 inputs and 35 outputs.

3.117.136.1. Executing ABC.

3.117.137. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$280018$abc$183360$auto$opt_dff.cc:219:make_patterns_logic$5998
Extracted 36 gates and 43 wires to a netlist network with 7 inputs and 12 outputs.

3.117.137.1. Executing ABC.

3.117.138. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$280052$abc$161035$auto$opt_dff.cc:219:make_patterns_logic$7825
Extracted 70 gates and 110 wires to a netlist network with 40 inputs and 34 outputs.

3.117.138.1. Executing ABC.

3.117.139. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$280155$abc$160930$auto$opt_dff.cc:219:make_patterns_logic$7795
Extracted 83 gates and 137 wires to a netlist network with 54 inputs and 34 outputs.

3.117.139.1. Executing ABC.

3.117.140. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$288124$abc$172299$auto$opt_dff.cc:219:make_patterns_logic$7810
Extracted 74 gates and 116 wires to a netlist network with 42 inputs and 36 outputs.

3.117.140.1. Executing ABC.

3.117.141. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$288230$abc$160822$auto$opt_dff.cc:219:make_patterns_logic$7765
Extracted 75 gates and 119 wires to a netlist network with 44 inputs and 38 outputs.

3.117.141.1. Executing ABC.

3.117.142. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$288339$abc$160717$auto$opt_dff.cc:219:make_patterns_logic$7735
Extracted 91 gates and 152 wires to a netlist network with 61 inputs and 38 outputs.

3.117.142.1. Executing ABC.

3.117.143. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$288443$abc$160611$auto$opt_dff.cc:219:make_patterns_logic$7705
Extracted 92 gates and 154 wires to a netlist network with 62 inputs and 37 outputs.

3.117.143.1. Executing ABC.

3.117.144. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$288548$abc$161695$auto$opt_dff.cc:219:make_patterns_logic$7975
Extracted 97 gates and 165 wires to a netlist network with 68 inputs and 35 outputs.

3.117.144.1. Executing ABC.

3.117.145. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$288651$abc$185297$auto$opt_dff.cc:219:make_patterns_logic$6530
Extracted 2006 gates and 2973 wires to a netlist network with 967 inputs and 580 outputs.

3.117.145.1. Executing ABC.

3.117.146. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$290980$abc$197304$auto$opt_dff.cc:219:make_patterns_logic$8893
Extracted 8213 gates and 9544 wires to a netlist network with 1331 inputs and 1809 outputs.

3.117.146.1. Executing ABC.

3.117.147. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$239811$abc$203289$auto$opt_dff.cc:219:make_patterns_logic$6132
Extracted 92 gates and 155 wires to a netlist network with 63 inputs and 36 outputs.

3.117.147.1. Executing ABC.

3.117.148. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$280258$abc$187622$auto$opt_dff.cc:219:make_patterns_logic$6511
Extracted 7655 gates and 8962 wires to a netlist network with 1307 inputs and 2177 outputs.

3.117.148.1. Executing ABC.

3.117.149. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 6412 gates and 7542 wires to a netlist network with 1130 inputs and 1628 outputs.

3.117.149.1. Executing ABC.

3.117.150. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$299170$abc$176910$auto$opt_dff.cc:219:make_patterns_logic$7305
Extracted 8368 gates and 9747 wires to a netlist network with 1379 inputs and 2027 outputs.

3.117.150.1. Executing ABC.

3.117.151. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$249457$abc$194579$auto$opt_dff.cc:219:make_patterns_logic$8912
Extracted 1990 gates and 2938 wires to a netlist network with 948 inputs and 623 outputs.

3.117.151.1. Executing ABC.

3.117.152. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$237805$abc$191436$auto$opt_dff.cc:194:make_patterns_logic$6785
Extracted 1057 gates and 1797 wires to a netlist network with 740 inputs and 480 outputs.

3.117.152.1. Executing ABC.

3.117.153. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$264256$abc$170336$auto$opt_dff.cc:219:make_patterns_logic$6042
Extracted 676 gates and 885 wires to a netlist network with 209 inputs and 106 outputs.

3.117.153.1. Executing ABC.

3.117.154. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277379$abc$162244$auto$opt_dff.cc:219:make_patterns_logic$8118
Extracted 1612 gates and 2683 wires to a netlist network with 1071 inputs and 549 outputs.

3.117.154.1. Executing ABC.

3.117.155. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265954$abc$174452$auto$opt_dff.cc:219:make_patterns_logic$7324
Extracted 2159 gates and 3280 wires to a netlist network with 1121 inputs and 713 outputs.

3.117.155.1. Executing ABC.

3.117.156. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$308150$abc$230769$auto$opt_dff.cc:194:make_patterns_logic$6001
Extracted 1254 gates and 2380 wires to a netlist network with 1126 inputs and 442 outputs.

3.117.156.1. Executing ABC.

yosys> abc -dff

3.118. Executing ABC pass (technology mapping using ABC).

3.118.1. Summary of detected clock domains:
  102 cells in clk=\clk_i, en=$abc$309662$abc$235097$abc$160507$auto$opt_dff.cc:219:make_patterns_logic$7675, arst={ }, srst={ }
  135 cells in clk=\clk_i, en=$abc$309765$abc$235200$abc$185196$auto$opt_dff.cc:219:make_patterns_logic$6479, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$309898$abc$235332$abc$184336$auto$opt_dff.cc:219:make_patterns_logic$6267, arst={ }, srst={ }
  167 cells in clk=\clk_i, en=$abc$310003$abc$235436$abc$160339$auto$opt_dff.cc:219:make_patterns_logic$7645, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$310273$abc$235705$abc$159968$auto$opt_dff.cc:219:make_patterns_logic$7614, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$310589$abc$235866$abc$184234$auto$opt_dff.cc:219:make_patterns_logic$6237, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$310691$abc$236071$abc$201756$auto$opt_dff.cc:194:make_patterns_logic$6007, arst={ }, srst={ }
  129 cells in clk=\clk_i, en=$abc$310696$abc$236076$abc$160206$auto$opt_dff.cc:219:make_patterns_logic$8876, arst={ }, srst={ }
  808 cells in clk=\clk_i, en=$abc$310830$abc$236210$abc$160010$auto$opt_dff.cc:219:make_patterns_logic$7623, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$311639$abc$237056$abc$185092$auto$opt_dff.cc:219:make_patterns_logic$6447, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$311744$abc$237160$abc$184990$auto$opt_dff.cc:219:make_patterns_logic$6417, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$311850$abc$237267$abc$184888$auto$opt_dff.cc:219:make_patterns_logic$6387, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$311953$abc$237370$abc$184786$auto$opt_dff.cc:219:make_patterns_logic$6357, arst={ }, srst={ }
  154 cells in clk=\clk_i, en=$abc$312056$abc$237474$abc$184603$auto$opt_dff.cc:219:make_patterns_logic$6327, arst={ }, srst={ }
  23 cells in clk=\clk_i, en=$abc$312387$abc$238461$abc$201726$auto$opt_dff.cc:194:make_patterns_logic$6004, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$312412$abc$238491$abc$201212$auto$opt_dff.cc:219:make_patterns_logic$7166, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$312515$abc$238594$abc$201107$auto$opt_dff.cc:219:make_patterns_logic$6926, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$312620$abc$238699$abc$193666$auto$opt_dff.cc:219:make_patterns_logic$8649, arst={ }, srst={ }
  33 cells in clk=\clk_i, en=$abc$312725$abc$238910$abc$203397$auto$opt_dff.cc:219:make_patterns_logic$7586, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$312759$abc$238942$abc$192578$auto$opt_dff.cc:219:make_patterns_logic$6432, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$312864$abc$239047$abc$193460$auto$opt_dff.cc:219:make_patterns_logic$8589, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$312969$abc$239151$abc$193357$auto$opt_dff.cc:219:make_patterns_logic$8559, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$313073$abc$239255$abc$193256$auto$opt_dff.cc:219:make_patterns_logic$8529, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$313176$abc$239357$abc$193149$auto$opt_dff.cc:219:make_patterns_logic$8499, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$313282$abc$239462$abc$191747$auto$opt_dff.cc:219:make_patterns_logic$6252, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$313386$abc$239567$abc$191643$auto$opt_dff.cc:219:make_patterns_logic$7256, arst={ }, srst={ }
  33 cells in clk=\clk_i, en=$abc$313491$abc$239777$abc$192684$auto$opt_dff.cc:219:make_patterns_logic$8380, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$313525$abc$239917$abc$203152$auto$opt_dff.cc:194:make_patterns_logic$7592, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$313550$abc$239940$abc$201517$auto$opt_dff.cc:219:make_patterns_logic$6986, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$313653$abc$240043$abc$201412$auto$opt_dff.cc:219:make_patterns_logic$6956, arst={ }, srst={ }
  695 cells in clk=\clk_i, en=$abc$313757$abc$240147$abc$201314$auto$opt_dff.cc:194:make_patterns_logic$5991, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$314478$abc$240245$abc$161138$auto$opt_dff.cc:219:make_patterns_logic$7855, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$314584$abc$240350$abc$181343$auto$opt_dff.cc:219:make_patterns_logic$8844, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$abc$314686$abc$240453$abc$172861$auto$opt_dff.cc:219:make_patterns_logic$6881, arst={ }, srst={ }
  165 cells in clk=\clk_i, en=$abc$314791$abc$240558$abc$172694$auto$opt_dff.cc:219:make_patterns_logic$6851, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$314927$abc$240698$abc$181174$auto$opt_dff.cc:219:make_patterns_logic$6072, arst={ }, srst={ }
  135 cells in clk=\clk_i, en=$abc$315043$abc$240804$abc$181037$auto$opt_dff.cc:219:make_patterns_logic$6494, arst={ }, srst={ }
  11 cells in clk=\clk_i, en=$abc$315936$abc$241726$abc$172485$auto$opt_dff.cc:219:make_patterns_logic$6820, arst={ }, srst={ }
  33 cells in clk=\clk_i, en=$abc$315947$abc$242278$abc$172434$auto$opt_dff.cc:219:make_patterns_logic$6792, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$abc$315981$abc$242310$abc$203185$auto$opt_dff.cc:219:make_patterns_logic$7288, arst={ }, srst={ }
  805 cells in clk=\clk_i, en=$abc$316117$abc$242442$abc$202954$auto$opt_dff.cc:219:make_patterns_logic$7630, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$316923$abc$243232$abc$180930$auto$opt_dff.cc:219:make_patterns_logic$7226, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$317028$abc$243338$abc$180822$auto$opt_dff.cc:219:make_patterns_logic$6462, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$317134$abc$243446$abc$172159$auto$opt_dff.cc:219:make_patterns_logic$7840, arst={ }, srst={ }
  1127 cells in clk=\clk_i, en=$abc$317239$abc$243553$abc$180724$auto$opt_dff.cc:194:make_patterns_logic$7579, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$318040$abc$244193$abc$172024$auto$opt_dff.cc:219:make_patterns_logic$7870, arst={ }, srst={ }
  166 cells in clk=\clk_i, en=$abc$318144$abc$244296$abc$171832$auto$opt_dff.cc:219:make_patterns_logic$7900, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$318317$abc$244467$abc$193045$auto$opt_dff.cc:219:make_patterns_logic$8469, arst={ }, srst={ }
  110 cells in clk=\clk_i, en=$abc$318421$abc$244571$abc$192941$auto$opt_dff.cc:219:make_patterns_logic$8439, arst={ }, srst={ }
  777 cells in clk=\clk_i, en=$abc$318560$abc$244710$abc$192776$auto$opt_dff.cc:219:make_patterns_logic$8417, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$319336$abc$245494$abc$192735$auto$opt_dff.cc:219:make_patterns_logic$8408, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$319346$abc$246110$abc$192474$auto$opt_dff.cc:219:make_patterns_logic$6402, arst={ }, srst={ }
  106 cells in clk=\clk_i, en=$abc$319449$abc$246214$abc$192368$auto$opt_dff.cc:219:make_patterns_logic$6372, arst={ }, srst={ }
  172 cells in clk=\clk_i, en=$abc$319555$abc$246321$abc$192221$auto$opt_dff.cc:219:make_patterns_logic$6342, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$319729$abc$246499$abc$192116$auto$opt_dff.cc:219:make_patterns_logic$6102, arst={ }, srst={ }
  159 cells in clk=\clk_i, en=$abc$319835$abc$246605$abc$191956$auto$opt_dff.cc:219:make_patterns_logic$6312, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$320006$abc$246770$abc$191853$auto$opt_dff.cc:219:make_patterns_logic$6282, arst={ }, srst={ }
  168 cells in clk=\clk_i, en=$abc$320110$abc$246874$abc$171651$auto$opt_dff.cc:219:make_patterns_logic$7930, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$320279$abc$247066$abc$171514$auto$opt_dff.cc:219:make_patterns_logic$7960, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$320385$abc$247171$abc$171380$auto$opt_dff.cc:219:make_patterns_logic$7990, arst={ }, srst={ }
  107 cells in clk=\clk_i, en=$abc$320489$abc$247275$abc$171240$auto$opt_dff.cc:219:make_patterns_logic$8020, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$abc$320599$abc$247386$abc$162110$auto$opt_dff.cc:219:make_patterns_logic$8067, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$320702$abc$247491$abc$171104$auto$opt_dff.cc:219:make_patterns_logic$8050, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$320806$abc$238803$abc$193563$auto$opt_dff.cc:219:make_patterns_logic$8619, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$abc$320910$abc$247595$abc$171005$auto$opt_dff.cc:219:make_patterns_logic$8082, arst={ }, srst={ }
  161 cells in clk=\clk_i, en=$abc$321014$abc$247695$abc$202815$auto$opt_dff.cc:219:make_patterns_logic$7660, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$321179$abc$247858$abc$202680$auto$opt_dff.cc:219:make_patterns_logic$7690, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$321281$abc$247961$abc$202541$auto$opt_dff.cc:219:make_patterns_logic$7720, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$321387$abc$248070$abc$202406$auto$opt_dff.cc:219:make_patterns_logic$7750, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$321488$abc$248173$abc$202272$auto$opt_dff.cc:219:make_patterns_logic$7780, arst={ }, srst={ }
  165 cells in clk=\clk_i, en=$abc$321593$abc$248279$abc$202126$auto$opt_dff.cc:219:make_patterns_logic$7136, arst={ }, srst={ }
  163 cells in clk=\clk_i, en=$abc$321761$abc$248469$abc$201967$auto$opt_dff.cc:219:make_patterns_logic$7106, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$abc$321928$abc$248643$abc$201863$auto$opt_dff.cc:219:make_patterns_logic$7076, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$322034$abc$248748$abc$201761$auto$opt_dff.cc:219:make_patterns_logic$7046, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$322138$abc$248851$abc$162007$auto$opt_dff.cc:219:make_patterns_logic$8035, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$322240$abc$248953$abc$161904$auto$opt_dff.cc:219:make_patterns_logic$8005, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$322345$abc$249055$abc$170902$auto$opt_dff.cc:219:make_patterns_logic$6896, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$abc$322449$abc$249159$abc$170734$auto$opt_dff.cc:219:make_patterns_logic$6866, arst={ }, srst={ }
  131 cells in clk=\clk_i, en=$abc$322616$abc$249326$abc$194479$auto$opt_dff.cc:219:make_patterns_logic$8861, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$322747$abc$252022$abc$194375$auto$opt_dff.cc:219:make_patterns_logic$8829, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$322852$abc$252126$abc$194271$auto$opt_dff.cc:219:make_patterns_logic$8799, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$322957$abc$252230$abc$194168$auto$opt_dff.cc:219:make_patterns_logic$8769, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$323061$abc$252332$abc$194064$auto$opt_dff.cc:219:make_patterns_logic$8739, arst={ }, srst={ }
  170 cells in clk=\clk_i, en=$abc$323165$abc$252436$abc$193923$auto$opt_dff.cc:219:make_patterns_logic$8709, arst={ }, srst={ }
  166 cells in clk=\clk_i, en=$abc$323337$abc$252624$abc$193768$auto$opt_dff.cc:219:make_patterns_logic$8679, arst={ }, srst={ }
  96 cells in clk=\clk_i, en=$abc$323506$abc$252791$abc$161798$auto$opt_dff.cc:219:make_patterns_logic$6192, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$323615$abc$252899$abc$161592$auto$opt_dff.cc:219:make_patterns_logic$7945, arst={ }, srst={ }
  96 cells in clk=\clk_i, en=$abc$323718$abc$253002$abc$183925$auto$opt_dff.cc:219:make_patterns_logic$6147, arst={ }, srst={ }
  90 cells in clk=\clk_i, en=$abc$323824$abc$253108$abc$183823$auto$opt_dff.cc:219:make_patterns_logic$6117, arst={ }, srst={ }
  91 cells in clk=\clk_i, en=$abc$323925$abc$253209$abc$183722$auto$opt_dff.cc:219:make_patterns_logic$6087, arst={ }, srst={ }
  93 cells in clk=\clk_i, en=$abc$324030$abc$253312$abc$183618$auto$opt_dff.cc:219:make_patterns_logic$6057, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$324875$abc$254124$abc$183411$auto$opt_dff.cc:219:make_patterns_logic$6026, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$324990$abc$261917$abc$183223$auto$opt_dff.cc:194:make_patterns_logic$8386, arst={ }, srst={ }
  727 cells in clk=\clk_i, en=$abc$325016$abc$261944$abc$183025$auto$opt_dff.cc:219:make_patterns_logic$8424, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$325749$abc$262609$abc$182856$auto$opt_dff.cc:219:make_patterns_logic$8454, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$325886$abc$262749$abc$182753$auto$opt_dff.cc:219:make_patterns_logic$8484, arst={ }, srst={ }
  105 cells in clk=\clk_i, en=$abc$325988$abc$262851$abc$182648$auto$opt_dff.cc:219:make_patterns_logic$8514, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$326094$abc$262959$abc$182542$auto$opt_dff.cc:219:make_patterns_logic$8544, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$326196$abc$263061$abc$182436$auto$opt_dff.cc:219:make_patterns_logic$8574, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$326298$abc$263163$abc$182333$auto$opt_dff.cc:219:make_patterns_logic$8604, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$326403$abc$263267$abc$182228$auto$opt_dff.cc:219:make_patterns_logic$8634, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$326505$abc$263369$abc$182124$auto$opt_dff.cc:219:make_patterns_logic$8664, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=$abc$326606$abc$263470$abc$174250$auto$opt_dff.cc:219:make_patterns_logic$7241, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$327388$abc$264944$abc$170303$auto$opt_dff.cc:194:make_patterns_logic$6798, arst={ }, srst={ }
  162 cells in clk=\clk_i, en=$abc$327413$abc$264970$abc$161408$auto$opt_dff.cc:219:make_patterns_logic$7915, arst={ }, srst={ }
  161 cells in clk=\clk_i, en=$abc$327581$abc$265138$abc$161241$auto$opt_dff.cc:219:make_patterns_logic$7885, arst={ }, srst={ }
  159 cells in clk=\clk_i, en=$abc$327748$abc$265306$abc$181950$auto$opt_dff.cc:219:make_patterns_logic$8694, arst={ }, srst={ }
  163 cells in clk=\clk_i, en=$abc$327914$abc$265473$abc$181761$auto$opt_dff.cc:219:make_patterns_logic$8724, arst={ }, srst={ }
  104 cells in clk=\clk_i, en=$abc$328083$abc$265644$abc$181653$auto$opt_dff.cc:219:make_patterns_logic$8754, arst={ }, srst={ }
  101 cells in clk=\clk_i, en=$abc$328189$abc$265750$abc$181551$auto$opt_dff.cc:219:make_patterns_logic$8784, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$328291$abc$265852$abc$181445$auto$opt_dff.cc:219:make_patterns_logic$8814, arst={ }, srst={ }
  67 cells in clk=\clk_i, en=$abc$328393$abc$268413$abc$174352$auto$opt_dff.cc:219:make_patterns_logic$7273, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$328493$abc$268513$abc$174148$auto$opt_dff.cc:219:make_patterns_logic$7211, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$abc$328598$abc$268619$abc$174042$auto$opt_dff.cc:219:make_patterns_logic$7181, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$328705$abc$268726$abc$173937$auto$opt_dff.cc:219:make_patterns_logic$7151, arst={ }, srst={ }
  127 cells in clk=\clk_i, en=$abc$328809$abc$268830$abc$173750$auto$opt_dff.cc:219:make_patterns_logic$7121, arst={ }, srst={ }
  128 cells in clk=\clk_i, en=$abc$328971$abc$268972$abc$173584$auto$opt_dff.cc:219:make_patterns_logic$7091, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$abc$329133$abc$269127$abc$173480$auto$opt_dff.cc:219:make_patterns_logic$7061, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$329237$abc$269234$abc$173374$auto$opt_dff.cc:219:make_patterns_logic$7031, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$abc$329341$abc$269338$abc$173273$auto$opt_dff.cc:219:make_patterns_logic$7001, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$abc$329446$abc$269443$abc$173170$auto$opt_dff.cc:219:make_patterns_logic$6971, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$329548$abc$269545$abc$173069$auto$opt_dff.cc:219:make_patterns_logic$6941, arst={ }, srst={ }
  68 cells in clk=\clk_i, en=$abc$329652$abc$269649$abc$172967$auto$opt_dff.cc:219:make_patterns_logic$6911, arst={ }, srst={ }
  872 cells in clk=\clk_i, en=$abc$329754$abc$269753$abc$169526$auto$opt_dff.cc:194:make_patterns_logic$8373, arst={ }, srst={ }
  7644 cells in clk=\clk_i, en=$abc$330682$abc$270052$abc$163789$auto$opt_dff.cc:219:make_patterns_logic$8099, arst={ }, srst={ }
  92 cells in clk=\clk_i, en=$abc$338673$abc$235968$abc$184132$auto$opt_dff.cc:219:make_patterns_logic$6207, arst={ }, srst={ }
  97 cells in clk=\clk_i, en=$abc$338777$abc$279706$abc$183257$auto$opt_dff.cc:219:make_patterns_logic$6162, arst={ }, srst={ }
  84 cells in clk=\clk_i, en=$abc$338881$abc$279810$abc$201621$auto$opt_dff.cc:219:make_patterns_logic$7016, arst={ }, srst={ }
  742 cells in clk=\clk_i, en=$abc$324141$abc$253414$abc$183453$auto$opt_dff.cc:219:make_patterns_logic$6035, arst={ }, srst={ }
  86 cells in clk=\clk_i, en=$abc$338987$abc$279915$abc$170200$auto$opt_dff.cc:219:make_patterns_logic$7196, arst={ }, srst={ }
  34 cells in clk=\clk_i, en=$abc$339090$abc$280018$abc$183360$auto$opt_dff.cc:219:make_patterns_logic$5998, arst={ }, srst={ }
  83 cells in clk=\clk_i, en=$abc$339125$abc$280052$abc$161035$auto$opt_dff.cc:219:make_patterns_logic$7825, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$abc$339228$abc$280155$abc$160930$auto$opt_dff.cc:219:make_patterns_logic$7795, arst={ }, srst={ }
  73 cells in clk=\clk_i, en=$abc$339331$abc$288124$abc$172299$auto$opt_dff.cc:219:make_patterns_logic$7810, arst={ }, srst={ }
  94 cells in clk=\clk_i, en=$abc$339437$abc$288230$abc$160822$auto$opt_dff.cc:219:make_patterns_logic$7765, arst={ }, srst={ }
  89 cells in clk=\clk_i, en=$abc$339545$abc$288339$abc$160717$auto$opt_dff.cc:219:make_patterns_logic$7735, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$339650$abc$288443$abc$160611$auto$opt_dff.cc:219:make_patterns_logic$7705, arst={ }, srst={ }
  100 cells in clk=\clk_i, en=$abc$339756$abc$288548$abc$161695$auto$opt_dff.cc:219:make_patterns_logic$7975, arst={ }, srst={ }
  2161 cells in clk=\clk_i, en=$abc$339859$abc$288651$abc$185297$auto$opt_dff.cc:219:make_patterns_logic$6530, arst={ }, srst={ }
  85 cells in clk=\clk_i, en=$abc$350429$abc$239811$abc$203289$auto$opt_dff.cc:219:make_patterns_logic$6132, arst={ }, srst={ }
  752 cells in clk=\clk_i, en=$abc$315175$abc$240939$abc$172529$auto$opt_dff.cc:219:make_patterns_logic$6829, arst={ }, srst={ }
  162 cells in clk=\clk_i, en=$abc$312222$abc$237639$abc$184438$auto$opt_dff.cc:219:make_patterns_logic$6297, arst={ }, srst={ }
  99 cells in clk=\clk_i, en=$abc$324885$abc$239671$abc$191534$auto$opt_dff.cc:219:make_patterns_logic$6222, arst={ }, srst={ }
  665 cells in clk=\clk_i, en=$abc$326708$abc$263572$abc$170535$auto$opt_dff.cc:219:make_patterns_logic$6836, arst={ }, srst={ }
  91 cells in clk=\clk_i, en=$abc$310171$abc$235604$abc$184031$auto$opt_dff.cc:219:make_patterns_logic$6177, arst={ }, srst={ }
  6369 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  8085 cells in clk=\clk_i, en=$abc$350535$abc$280258$abc$187622$auto$opt_dff.cc:219:make_patterns_logic$6511, arst={ }, srst={ }
  8836 cells in clk=\clk_i, en=$abc$365069$abc$299170$abc$176910$auto$opt_dff.cc:219:make_patterns_logic$7305, arst={ }, srst={ }
  738 cells in clk=\clk_i, en=$abc$376243$abc$237805$abc$191436$auto$opt_dff.cc:194:make_patterns_logic$6785, arst={ }, srst={ }
  682 cells in clk=\clk_i, en=$abc$377268$abc$264256$abc$170336$auto$opt_dff.cc:219:make_patterns_logic$6042, arst={ }, srst={ }
  2287 cells in clk=\clk_i, en=$abc$379605$abc$265954$abc$174452$auto$opt_dff.cc:219:make_patterns_logic$7324, arst={ }, srst={ }
  2105 cells in clk=\clk_i, en=$abc$377968$abc$277379$abc$162244$auto$opt_dff.cc:219:make_patterns_logic$8118, arst={ }, srst={ }
  2426 cells in clk=\clk_i, en=$abc$373873$abc$249457$abc$194579$auto$opt_dff.cc:219:make_patterns_logic$8912, arst={ }, srst={ }
  8370 cells in clk=\clk_i, en=$abc$342187$abc$290980$abc$197304$auto$opt_dff.cc:219:make_patterns_logic$8893, arst={ }, srst={ }
  1281 cells in clk=\clk_i, en=$abc$382051$abc$308150$abc$230769$auto$opt_dff.cc:194:make_patterns_logic$6001, arst={ }, srst={ }

3.118.2. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$309662$abc$235097$abc$160507$auto$opt_dff.cc:219:make_patterns_logic$7675
Extracted 102 gates and 174 wires to a netlist network with 72 inputs and 36 outputs.

3.118.2.1. Executing ABC.

3.118.3. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$309765$abc$235200$abc$185196$auto$opt_dff.cc:219:make_patterns_logic$6479
Extracted 135 gates and 207 wires to a netlist network with 72 inputs and 67 outputs.

3.118.3.1. Executing ABC.

3.118.4. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$309898$abc$235332$abc$184336$auto$opt_dff.cc:219:make_patterns_logic$6267
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 35 outputs.

3.118.4.1. Executing ABC.

3.118.5. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310003$abc$235436$abc$160339$auto$opt_dff.cc:219:make_patterns_logic$7645
Extracted 167 gates and 273 wires to a netlist network with 106 inputs and 99 outputs.

3.118.5.1. Executing ABC.

3.118.6. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310273$abc$235705$abc$159968$auto$opt_dff.cc:219:make_patterns_logic$7614
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.118.6.1. Executing ABC.

3.118.7. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310589$abc$235866$abc$184234$auto$opt_dff.cc:219:make_patterns_logic$6237
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 36 outputs.

3.118.7.1. Executing ABC.

3.118.8. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310691$abc$236071$abc$201756$auto$opt_dff.cc:194:make_patterns_logic$6007
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 2 outputs.

3.118.8.1. Executing ABC.

3.118.9. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310696$abc$236076$abc$160206$auto$opt_dff.cc:219:make_patterns_logic$8876
Extracted 129 gates and 198 wires to a netlist network with 69 inputs and 67 outputs.

3.118.9.1. Executing ABC.

3.118.10. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310830$abc$236210$abc$160010$auto$opt_dff.cc:219:make_patterns_logic$7623
Extracted 808 gates and 1051 wires to a netlist network with 243 inputs and 132 outputs.

3.118.10.1. Executing ABC.

3.118.11. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$311639$abc$237056$abc$185092$auto$opt_dff.cc:219:make_patterns_logic$6447
Extracted 102 gates and 176 wires to a netlist network with 74 inputs and 35 outputs.

3.118.11.1. Executing ABC.

3.118.12. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$311744$abc$237160$abc$184990$auto$opt_dff.cc:219:make_patterns_logic$6417
Extracted 102 gates and 176 wires to a netlist network with 74 inputs and 35 outputs.

3.118.12.1. Executing ABC.

3.118.13. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$311850$abc$237267$abc$184888$auto$opt_dff.cc:219:make_patterns_logic$6387
Extracted 101 gates and 174 wires to a netlist network with 73 inputs and 35 outputs.

3.118.13.1. Executing ABC.

3.118.14. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$311953$abc$237370$abc$184786$auto$opt_dff.cc:219:make_patterns_logic$6357
Extracted 101 gates and 174 wires to a netlist network with 73 inputs and 34 outputs.

3.118.14.1. Executing ABC.

3.118.15. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312056$abc$237474$abc$184603$auto$opt_dff.cc:219:make_patterns_logic$6327
Extracted 154 gates and 239 wires to a netlist network with 85 inputs and 86 outputs.

3.118.15.1. Executing ABC.

3.118.16. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312387$abc$238461$abc$201726$auto$opt_dff.cc:194:make_patterns_logic$6004
Extracted 23 gates and 43 wires to a netlist network with 20 inputs and 21 outputs.

3.118.16.1. Executing ABC.

3.118.17. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312412$abc$238491$abc$201212$auto$opt_dff.cc:219:make_patterns_logic$7166
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.17.1. Executing ABC.

3.118.18. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312515$abc$238594$abc$201107$auto$opt_dff.cc:219:make_patterns_logic$6926
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 35 outputs.

3.118.18.1. Executing ABC.

3.118.19. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312620$abc$238699$abc$193666$auto$opt_dff.cc:219:make_patterns_logic$8649
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.19.1. Executing ABC.

3.118.20. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312725$abc$238910$abc$203397$auto$opt_dff.cc:219:make_patterns_logic$7586
Extracted 33 gates and 40 wires to a netlist network with 7 inputs and 12 outputs.

3.118.20.1. Executing ABC.

3.118.21. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312759$abc$238942$abc$192578$auto$opt_dff.cc:219:make_patterns_logic$6432
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.21.1. Executing ABC.

3.118.22. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312864$abc$239047$abc$193460$auto$opt_dff.cc:219:make_patterns_logic$8589
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.22.1. Executing ABC.

3.118.23. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312969$abc$239151$abc$193357$auto$opt_dff.cc:219:make_patterns_logic$8559
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 36 outputs.

3.118.23.1. Executing ABC.

3.118.24. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313073$abc$239255$abc$193256$auto$opt_dff.cc:219:make_patterns_logic$8529
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 36 outputs.

3.118.24.1. Executing ABC.

3.118.25. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313176$abc$239357$abc$193149$auto$opt_dff.cc:219:make_patterns_logic$8499
Extracted 105 gates and 180 wires to a netlist network with 75 inputs and 36 outputs.

3.118.25.1. Executing ABC.

3.118.26. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313282$abc$239462$abc$191747$auto$opt_dff.cc:219:make_patterns_logic$6252
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.26.1. Executing ABC.

3.118.27. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313386$abc$239567$abc$191643$auto$opt_dff.cc:219:make_patterns_logic$7256
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 36 outputs.

3.118.27.1. Executing ABC.

3.118.28. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313491$abc$239777$abc$192684$auto$opt_dff.cc:219:make_patterns_logic$8380
Extracted 33 gates and 40 wires to a netlist network with 7 inputs and 12 outputs.

3.118.28.1. Executing ABC.

3.118.29. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313525$abc$239917$abc$203152$auto$opt_dff.cc:194:make_patterns_logic$7592
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 16 outputs.

3.118.29.1. Executing ABC.

3.118.30. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313550$abc$239940$abc$201517$auto$opt_dff.cc:219:make_patterns_logic$6986
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.118.30.1. Executing ABC.

3.118.31. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313653$abc$240043$abc$201412$auto$opt_dff.cc:219:make_patterns_logic$6956
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 34 outputs.

3.118.31.1. Executing ABC.

3.118.32. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$313757$abc$240147$abc$201314$auto$opt_dff.cc:194:make_patterns_logic$5991
Extracted 695 gates and 1123 wires to a netlist network with 428 inputs and 34 outputs.

3.118.32.1. Executing ABC.

3.118.33. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$314478$abc$240245$abc$161138$auto$opt_dff.cc:219:make_patterns_logic$7855
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.33.1. Executing ABC.

3.118.34. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$314584$abc$240350$abc$181343$auto$opt_dff.cc:219:make_patterns_logic$8844
Extracted 102 gates and 174 wires to a netlist network with 72 inputs and 36 outputs.

3.118.34.1. Executing ABC.

3.118.35. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$314686$abc$240453$abc$172861$auto$opt_dff.cc:219:make_patterns_logic$6881
Extracted 106 gates and 181 wires to a netlist network with 75 inputs and 37 outputs.

3.118.35.1. Executing ABC.

3.118.36. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$314791$abc$240558$abc$172694$auto$opt_dff.cc:219:make_patterns_logic$6851
Extracted 165 gates and 269 wires to a netlist network with 104 inputs and 97 outputs.

3.118.36.1. Executing ABC.

3.118.37. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$314927$abc$240698$abc$181174$auto$opt_dff.cc:219:make_patterns_logic$6072
Extracted 100 gates and 171 wires to a netlist network with 71 inputs and 63 outputs.

3.118.37.1. Executing ABC.

3.118.38. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$315043$abc$240804$abc$181037$auto$opt_dff.cc:219:make_patterns_logic$6494
Extracted 135 gates and 207 wires to a netlist network with 72 inputs and 70 outputs.

3.118.38.1. Executing ABC.

3.118.39. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$315936$abc$241726$abc$172485$auto$opt_dff.cc:219:make_patterns_logic$6820
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 5 outputs.

3.118.39.1. Executing ABC.

3.118.40. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$315947$abc$242278$abc$172434$auto$opt_dff.cc:219:make_patterns_logic$6792
Extracted 33 gates and 40 wires to a netlist network with 7 inputs and 12 outputs.

3.118.40.1. Executing ABC.

3.118.41. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$315981$abc$242310$abc$203185$auto$opt_dff.cc:219:make_patterns_logic$7288
Extracted 73 gates and 115 wires to a netlist network with 42 inputs and 40 outputs.

3.118.41.1. Executing ABC.

3.118.42. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$316117$abc$242442$abc$202954$auto$opt_dff.cc:219:make_patterns_logic$7630
Extracted 805 gates and 1040 wires to a netlist network with 235 inputs and 137 outputs.

3.118.42.1. Executing ABC.

3.118.43. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$316923$abc$243232$abc$180930$auto$opt_dff.cc:219:make_patterns_logic$7226
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 35 outputs.

3.118.43.1. Executing ABC.

3.118.44. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$317028$abc$243338$abc$180822$auto$opt_dff.cc:219:make_patterns_logic$6462
Extracted 102 gates and 174 wires to a netlist network with 72 inputs and 37 outputs.

3.118.44.1. Executing ABC.

3.118.45. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$317134$abc$243446$abc$172159$auto$opt_dff.cc:219:make_patterns_logic$7840
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 36 outputs.

3.118.45.1. Executing ABC.

3.118.46. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$317239$abc$243553$abc$180724$auto$opt_dff.cc:194:make_patterns_logic$7579
Extracted 1127 gates and 1948 wires to a netlist network with 821 inputs and 649 outputs.

3.118.46.1. Executing ABC.

3.118.47. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$318040$abc$244193$abc$172024$auto$opt_dff.cc:219:make_patterns_logic$7870
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 36 outputs.

3.118.47.1. Executing ABC.

3.118.48. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$318144$abc$244296$abc$171832$auto$opt_dff.cc:219:make_patterns_logic$7900
Extracted 166 gates and 246 wires to a netlist network with 80 inputs and 74 outputs.

3.118.48.1. Executing ABC.

3.118.49. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$318317$abc$244467$abc$193045$auto$opt_dff.cc:219:make_patterns_logic$8469
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 35 outputs.

3.118.49.1. Executing ABC.

3.118.50. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$318421$abc$244571$abc$192941$auto$opt_dff.cc:219:make_patterns_logic$8439
Extracted 110 gates and 188 wires to a netlist network with 78 inputs and 71 outputs.

3.118.50.1. Executing ABC.

3.118.51. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$318560$abc$244710$abc$192776$auto$opt_dff.cc:219:make_patterns_logic$8417
Extracted 777 gates and 997 wires to a netlist network with 220 inputs and 99 outputs.

3.118.51.1. Executing ABC.

3.118.52. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$319336$abc$245494$abc$192735$auto$opt_dff.cc:219:make_patterns_logic$8408
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.118.52.1. Executing ABC.

3.118.53. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$319346$abc$246110$abc$192474$auto$opt_dff.cc:219:make_patterns_logic$6402
Extracted 101 gates and 174 wires to a netlist network with 73 inputs and 35 outputs.

3.118.53.1. Executing ABC.

3.118.54. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$319449$abc$246214$abc$192368$auto$opt_dff.cc:219:make_patterns_logic$6372
Extracted 106 gates and 183 wires to a netlist network with 77 inputs and 38 outputs.

3.118.54.1. Executing ABC.

3.118.55. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$319555$abc$246321$abc$192221$auto$opt_dff.cc:219:make_patterns_logic$6342
Extracted 172 gates and 286 wires to a netlist network with 114 inputs and 98 outputs.

3.118.55.1. Executing ABC.

3.118.56. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$319729$abc$246499$abc$192116$auto$opt_dff.cc:219:make_patterns_logic$6102
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 37 outputs.

3.118.56.1. Executing ABC.

3.118.57. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$319835$abc$246605$abc$191956$auto$opt_dff.cc:219:make_patterns_logic$6312
Extracted 159 gates and 238 wires to a netlist network with 79 inputs and 79 outputs.

3.118.57.1. Executing ABC.

3.118.58. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320006$abc$246770$abc$191853$auto$opt_dff.cc:219:make_patterns_logic$6282
Extracted 100 gates and 171 wires to a netlist network with 71 inputs and 36 outputs.

3.118.58.1. Executing ABC.

3.118.59. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320110$abc$246874$abc$171651$auto$opt_dff.cc:219:make_patterns_logic$7930
Extracted 168 gates and 265 wires to a netlist network with 97 inputs and 89 outputs.

3.118.59.1. Executing ABC.

3.118.60. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320279$abc$247066$abc$171514$auto$opt_dff.cc:219:make_patterns_logic$7960
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 35 outputs.

3.118.60.1. Executing ABC.

3.118.61. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320385$abc$247171$abc$171380$auto$opt_dff.cc:219:make_patterns_logic$7990
Extracted 104 gates and 177 wires to a netlist network with 73 inputs and 37 outputs.

3.118.61.1. Executing ABC.

3.118.62. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320489$abc$247275$abc$171240$auto$opt_dff.cc:219:make_patterns_logic$8020
Extracted 107 gates and 185 wires to a netlist network with 78 inputs and 38 outputs.

3.118.62.1. Executing ABC.

3.118.63. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320599$abc$247386$abc$162110$auto$opt_dff.cc:219:make_patterns_logic$8067
Extracted 73 gates and 113 wires to a netlist network with 40 inputs and 37 outputs.

3.118.63.1. Executing ABC.

3.118.64. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320702$abc$247491$abc$171104$auto$opt_dff.cc:219:make_patterns_logic$8050
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.118.64.1. Executing ABC.

3.118.65. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320806$abc$238803$abc$193563$auto$opt_dff.cc:219:make_patterns_logic$8619
Extracted 104 gates and 179 wires to a netlist network with 75 inputs and 36 outputs.

3.118.65.1. Executing ABC.

3.118.66. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$320910$abc$247595$abc$171005$auto$opt_dff.cc:219:make_patterns_logic$8082
Extracted 70 gates and 110 wires to a netlist network with 40 inputs and 37 outputs.

3.118.66.1. Executing ABC.

3.118.67. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321014$abc$247695$abc$202815$auto$opt_dff.cc:219:make_patterns_logic$7660
Extracted 161 gates and 265 wires to a netlist network with 104 inputs and 95 outputs.

3.118.67.1. Executing ABC.

3.118.68. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321179$abc$247858$abc$202680$auto$opt_dff.cc:219:make_patterns_logic$7690
Extracted 103 gates and 178 wires to a netlist network with 75 inputs and 36 outputs.

3.118.68.1. Executing ABC.

3.118.69. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321281$abc$247961$abc$202541$auto$opt_dff.cc:219:make_patterns_logic$7720
Extracted 104 gates and 180 wires to a netlist network with 76 inputs and 35 outputs.

3.118.69.1. Executing ABC.

3.118.70. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321387$abc$248070$abc$202406$auto$opt_dff.cc:219:make_patterns_logic$7750
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 36 outputs.

3.118.70.1. Executing ABC.

3.118.71. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321488$abc$248173$abc$202272$auto$opt_dff.cc:219:make_patterns_logic$7780
Extracted 104 gates and 180 wires to a netlist network with 76 inputs and 36 outputs.

3.118.71.1. Executing ABC.

3.118.72. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321593$abc$248279$abc$202126$auto$opt_dff.cc:219:make_patterns_logic$7136
Extracted 165 gates and 260 wires to a netlist network with 95 inputs and 89 outputs.

3.118.72.1. Executing ABC.

3.118.73. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321761$abc$248469$abc$201967$auto$opt_dff.cc:219:make_patterns_logic$7106
Extracted 163 gates and 240 wires to a netlist network with 77 inputs and 75 outputs.

3.118.73.1. Executing ABC.

3.118.74. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$321928$abc$248643$abc$201863$auto$opt_dff.cc:219:make_patterns_logic$7076
Extracted 74 gates and 117 wires to a netlist network with 43 inputs and 37 outputs.

3.118.74.1. Executing ABC.

3.118.75. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322034$abc$248748$abc$201761$auto$opt_dff.cc:219:make_patterns_logic$7046
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 35 outputs.

3.118.75.1. Executing ABC.

3.118.76. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322138$abc$248851$abc$162007$auto$opt_dff.cc:219:make_patterns_logic$8035
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.118.76.1. Executing ABC.

3.118.77. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322240$abc$248953$abc$161904$auto$opt_dff.cc:219:make_patterns_logic$8005
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 36 outputs.

3.118.77.1. Executing ABC.

3.118.78. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322345$abc$249055$abc$170902$auto$opt_dff.cc:219:make_patterns_logic$6896
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 36 outputs.

3.118.78.1. Executing ABC.

3.118.79. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322449$abc$249159$abc$170734$auto$opt_dff.cc:219:make_patterns_logic$6866
Extracted 134 gates and 207 wires to a netlist network with 73 inputs and 97 outputs.

3.118.79.1. Executing ABC.

3.118.80. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322616$abc$249326$abc$194479$auto$opt_dff.cc:219:make_patterns_logic$8861
Extracted 131 gates and 201 wires to a netlist network with 70 inputs and 66 outputs.

3.118.80.1. Executing ABC.

3.118.81. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322747$abc$252022$abc$194375$auto$opt_dff.cc:219:make_patterns_logic$8829
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.81.1. Executing ABC.

3.118.82. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322852$abc$252126$abc$194271$auto$opt_dff.cc:219:make_patterns_logic$8799
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.82.1. Executing ABC.

3.118.83. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$322957$abc$252230$abc$194168$auto$opt_dff.cc:219:make_patterns_logic$8769
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 36 outputs.

3.118.83.1. Executing ABC.

3.118.84. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$323061$abc$252332$abc$194064$auto$opt_dff.cc:219:make_patterns_logic$8739
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.84.1. Executing ABC.

3.118.85. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$323165$abc$252436$abc$193923$auto$opt_dff.cc:219:make_patterns_logic$8709
Extracted 170 gates and 275 wires to a netlist network with 105 inputs and 91 outputs.

3.118.85.1. Executing ABC.

3.118.86. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$323337$abc$252624$abc$193768$auto$opt_dff.cc:219:make_patterns_logic$8679
Extracted 166 gates and 253 wires to a netlist network with 87 inputs and 76 outputs.

3.118.86.1. Executing ABC.

3.118.87. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$323506$abc$252791$abc$161798$auto$opt_dff.cc:219:make_patterns_logic$6192
Extracted 96 gates and 163 wires to a netlist network with 67 inputs and 35 outputs.

3.118.87.1. Executing ABC.

3.118.88. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$323615$abc$252899$abc$161592$auto$opt_dff.cc:219:make_patterns_logic$7945
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 35 outputs.

3.118.88.1. Executing ABC.

3.118.89. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$323718$abc$253002$abc$183925$auto$opt_dff.cc:219:make_patterns_logic$6147
Extracted 96 gates and 163 wires to a netlist network with 67 inputs and 37 outputs.

3.118.89.1. Executing ABC.

3.118.90. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$323824$abc$253108$abc$183823$auto$opt_dff.cc:219:make_patterns_logic$6117
Extracted 90 gates and 152 wires to a netlist network with 62 inputs and 33 outputs.

3.118.90.1. Executing ABC.

3.118.91. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$323925$abc$253209$abc$183722$auto$opt_dff.cc:219:make_patterns_logic$6087
Extracted 91 gates and 154 wires to a netlist network with 63 inputs and 34 outputs.

3.118.91.1. Executing ABC.

3.118.92. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$324030$abc$253312$abc$183618$auto$opt_dff.cc:219:make_patterns_logic$6057
Extracted 93 gates and 158 wires to a netlist network with 65 inputs and 57 outputs.

3.118.92.1. Executing ABC.

3.118.93. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$324875$abc$254124$abc$183411$auto$opt_dff.cc:219:make_patterns_logic$6026
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.118.93.1. Executing ABC.

3.118.94. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$324990$abc$261917$abc$183223$auto$opt_dff.cc:194:make_patterns_logic$8386
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 16 outputs.

3.118.94.1. Executing ABC.

3.118.95. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325016$abc$261944$abc$183025$auto$opt_dff.cc:219:make_patterns_logic$8424
Extracted 727 gates and 932 wires to a netlist network with 205 inputs and 108 outputs.

3.118.95.1. Executing ABC.

3.118.96. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325749$abc$262609$abc$182856$auto$opt_dff.cc:219:make_patterns_logic$8454
Extracted 103 gates and 177 wires to a netlist network with 74 inputs and 66 outputs.

3.118.96.1. Executing ABC.

3.118.97. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325886$abc$262749$abc$182753$auto$opt_dff.cc:219:make_patterns_logic$8484
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 35 outputs.

3.118.97.1. Executing ABC.

3.118.98. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325988$abc$262851$abc$182648$auto$opt_dff.cc:219:make_patterns_logic$8514
Extracted 105 gates and 181 wires to a netlist network with 76 inputs and 36 outputs.

3.118.98.1. Executing ABC.

3.118.99. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326094$abc$262959$abc$182542$auto$opt_dff.cc:219:make_patterns_logic$8544
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 35 outputs.

3.118.99.1. Executing ABC.

3.118.100. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326196$abc$263061$abc$182436$auto$opt_dff.cc:219:make_patterns_logic$8574
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.118.100.1. Executing ABC.

3.118.101. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326298$abc$263163$abc$182333$auto$opt_dff.cc:219:make_patterns_logic$8604
Extracted 103 gates and 175 wires to a netlist network with 72 inputs and 37 outputs.

3.118.101.1. Executing ABC.

3.118.102. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326403$abc$263267$abc$182228$auto$opt_dff.cc:219:make_patterns_logic$8634
Extracted 101 gates and 173 wires to a netlist network with 72 inputs and 33 outputs.

3.118.102.1. Executing ABC.

3.118.103. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326505$abc$263369$abc$182124$auto$opt_dff.cc:219:make_patterns_logic$8664
Extracted 101 gates and 172 wires to a netlist network with 71 inputs and 35 outputs.

3.118.103.1. Executing ABC.

3.118.104. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326606$abc$263470$abc$174250$auto$opt_dff.cc:219:make_patterns_logic$7241
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 34 outputs.

3.118.104.1. Executing ABC.

3.118.105. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327388$abc$264944$abc$170303$auto$opt_dff.cc:194:make_patterns_logic$6798
Extracted 24 gates and 44 wires to a netlist network with 20 inputs and 18 outputs.

3.118.105.1. Executing ABC.

3.118.106. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327413$abc$264970$abc$161408$auto$opt_dff.cc:219:make_patterns_logic$7915
Extracted 162 gates and 259 wires to a netlist network with 97 inputs and 90 outputs.

3.118.106.1. Executing ABC.

3.118.107. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327581$abc$265138$abc$161241$auto$opt_dff.cc:219:make_patterns_logic$7885
Extracted 161 gates and 242 wires to a netlist network with 81 inputs and 76 outputs.

3.118.107.1. Executing ABC.

3.118.108. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327748$abc$265306$abc$181950$auto$opt_dff.cc:219:make_patterns_logic$8694
Extracted 159 gates and 232 wires to a netlist network with 73 inputs and 74 outputs.

3.118.108.1. Executing ABC.

3.118.109. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327914$abc$265473$abc$181761$auto$opt_dff.cc:219:make_patterns_logic$8724
Extracted 163 gates and 254 wires to a netlist network with 91 inputs and 91 outputs.

3.118.109.1. Executing ABC.

3.118.110. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328083$abc$265644$abc$181653$auto$opt_dff.cc:219:make_patterns_logic$8754
Extracted 104 gates and 178 wires to a netlist network with 74 inputs and 35 outputs.

3.118.110.1. Executing ABC.

3.118.111. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328189$abc$265750$abc$181551$auto$opt_dff.cc:219:make_patterns_logic$8784
Extracted 101 gates and 172 wires to a netlist network with 71 inputs and 35 outputs.

3.118.111.1. Executing ABC.

3.118.112. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328291$abc$265852$abc$181445$auto$opt_dff.cc:219:make_patterns_logic$8814
Extracted 102 gates and 175 wires to a netlist network with 73 inputs and 34 outputs.

3.118.112.1. Executing ABC.

3.118.113. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328393$abc$268413$abc$174352$auto$opt_dff.cc:219:make_patterns_logic$7273
Extracted 67 gates and 104 wires to a netlist network with 37 inputs and 34 outputs.

3.118.113.1. Executing ABC.

3.118.114. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328493$abc$268513$abc$174148$auto$opt_dff.cc:219:make_patterns_logic$7211
Extracted 72 gates and 114 wires to a netlist network with 42 inputs and 36 outputs.

3.118.114.1. Executing ABC.

3.118.115. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328598$abc$268619$abc$174042$auto$opt_dff.cc:219:make_patterns_logic$7181
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 38 outputs.

3.118.115.1. Executing ABC.

3.118.116. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328705$abc$268726$abc$173937$auto$opt_dff.cc:219:make_patterns_logic$7151
Extracted 71 gates and 111 wires to a netlist network with 40 inputs and 36 outputs.

3.118.116.1. Executing ABC.

3.118.117. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328809$abc$268830$abc$173750$auto$opt_dff.cc:219:make_patterns_logic$7121
Extracted 127 gates and 188 wires to a netlist network with 61 inputs and 81 outputs.

3.118.117.1. Executing ABC.

3.118.118. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328971$abc$268972$abc$173584$auto$opt_dff.cc:219:make_patterns_logic$7091
Extracted 128 gates and 174 wires to a netlist network with 46 inputs and 70 outputs.

3.118.118.1. Executing ABC.

3.118.119. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329133$abc$269127$abc$173480$auto$opt_dff.cc:219:make_patterns_logic$7061
Extracted 70 gates and 110 wires to a netlist network with 40 inputs and 34 outputs.

3.118.119.1. Executing ABC.

3.118.120. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329237$abc$269234$abc$173374$auto$opt_dff.cc:219:make_patterns_logic$7031
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 35 outputs.

3.118.120.1. Executing ABC.

3.118.121. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329341$abc$269338$abc$173273$auto$opt_dff.cc:219:make_patterns_logic$7001
Extracted 72 gates and 112 wires to a netlist network with 40 inputs and 36 outputs.

3.118.121.1. Executing ABC.

3.118.122. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329446$abc$269443$abc$173170$auto$opt_dff.cc:219:make_patterns_logic$6971
Extracted 75 gates and 121 wires to a netlist network with 46 inputs and 35 outputs.

3.118.122.1. Executing ABC.

3.118.123. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329548$abc$269545$abc$173069$auto$opt_dff.cc:219:make_patterns_logic$6941
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 36 outputs.

3.118.123.1. Executing ABC.

3.118.124. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329652$abc$269649$abc$172967$auto$opt_dff.cc:219:make_patterns_logic$6911
Extracted 68 gates and 106 wires to a netlist network with 38 inputs and 33 outputs.

3.118.124.1. Executing ABC.

3.118.125. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329754$abc$269753$abc$169526$auto$opt_dff.cc:194:make_patterns_logic$8373
Extracted 872 gates and 1488 wires to a netlist network with 616 inputs and 214 outputs.

3.118.125.1. Executing ABC.

3.118.126. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$330682$abc$270052$abc$163789$auto$opt_dff.cc:219:make_patterns_logic$8099
Extracted 7088 gates and 8944 wires to a netlist network with 1856 inputs and 3021 outputs.

3.118.126.1. Executing ABC.

3.118.127. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$338673$abc$235968$abc$184132$auto$opt_dff.cc:219:make_patterns_logic$6207
Extracted 92 gates and 156 wires to a netlist network with 64 inputs and 35 outputs.

3.118.127.1. Executing ABC.

3.118.128. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$338777$abc$279706$abc$183257$auto$opt_dff.cc:219:make_patterns_logic$6162
Extracted 97 gates and 164 wires to a netlist network with 67 inputs and 36 outputs.

3.118.128.1. Executing ABC.

3.118.129. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$338881$abc$279810$abc$201621$auto$opt_dff.cc:219:make_patterns_logic$7016
Extracted 84 gates and 139 wires to a netlist network with 55 inputs and 36 outputs.

3.118.129.1. Executing ABC.

3.118.130. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$324141$abc$253414$abc$183453$auto$opt_dff.cc:219:make_patterns_logic$6035
Extracted 742 gates and 968 wires to a netlist network with 226 inputs and 105 outputs.

3.118.130.1. Executing ABC.

3.118.131. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$338987$abc$279915$abc$170200$auto$opt_dff.cc:219:make_patterns_logic$7196
Extracted 86 gates and 143 wires to a netlist network with 57 inputs and 34 outputs.

3.118.131.1. Executing ABC.

3.118.132. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339090$abc$280018$abc$183360$auto$opt_dff.cc:219:make_patterns_logic$5998
Extracted 34 gates and 41 wires to a netlist network with 7 inputs and 12 outputs.

3.118.132.1. Executing ABC.

3.118.133. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339125$abc$280052$abc$161035$auto$opt_dff.cc:219:make_patterns_logic$7825
Extracted 83 gates and 137 wires to a netlist network with 54 inputs and 34 outputs.

3.118.133.1. Executing ABC.

3.118.134. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339228$abc$280155$abc$160930$auto$opt_dff.cc:219:make_patterns_logic$7795
Extracted 70 gates and 110 wires to a netlist network with 40 inputs and 34 outputs.

3.118.134.1. Executing ABC.

3.118.135. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339331$abc$288124$abc$172299$auto$opt_dff.cc:219:make_patterns_logic$7810
Extracted 73 gates and 115 wires to a netlist network with 42 inputs and 36 outputs.

3.118.135.1. Executing ABC.

3.118.136. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339437$abc$288230$abc$160822$auto$opt_dff.cc:219:make_patterns_logic$7765
Extracted 94 gates and 157 wires to a netlist network with 63 inputs and 37 outputs.

3.118.136.1. Executing ABC.

3.118.137. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339545$abc$288339$abc$160717$auto$opt_dff.cc:219:make_patterns_logic$7735
Extracted 89 gates and 149 wires to a netlist network with 60 inputs and 36 outputs.

3.118.137.1. Executing ABC.

3.118.138. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339650$abc$288443$abc$160611$auto$opt_dff.cc:219:make_patterns_logic$7705
Extracted 99 gates and 169 wires to a netlist network with 70 inputs and 36 outputs.

3.118.138.1. Executing ABC.

3.118.139. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339756$abc$288548$abc$161695$auto$opt_dff.cc:219:make_patterns_logic$7975
Extracted 100 gates and 171 wires to a netlist network with 71 inputs and 35 outputs.

3.118.139.1. Executing ABC.

3.118.140. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339859$abc$288651$abc$185297$auto$opt_dff.cc:219:make_patterns_logic$6530
Extracted 2160 gates and 3281 wires to a netlist network with 1121 inputs and 581 outputs.

3.118.140.1. Executing ABC.

3.118.141. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350429$abc$239811$abc$203289$auto$opt_dff.cc:219:make_patterns_logic$6132
Extracted 85 gates and 140 wires to a netlist network with 55 inputs and 37 outputs.

3.118.141.1. Executing ABC.

3.118.142. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$315175$abc$240939$abc$172529$auto$opt_dff.cc:219:make_patterns_logic$6829
Extracted 752 gates and 997 wires to a netlist network with 245 inputs and 102 outputs.

3.118.142.1. Executing ABC.

3.118.143. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$312222$abc$237639$abc$184438$auto$opt_dff.cc:219:make_patterns_logic$6297
Extracted 162 gates and 246 wires to a netlist network with 84 inputs and 73 outputs.

3.118.143.1. Executing ABC.

3.118.144. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$324885$abc$239671$abc$191534$auto$opt_dff.cc:219:make_patterns_logic$6222
Extracted 99 gates and 170 wires to a netlist network with 71 inputs and 36 outputs.

3.118.144.1. Executing ABC.

3.118.145. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326708$abc$263572$abc$170535$auto$opt_dff.cc:219:make_patterns_logic$6836
Extracted 665 gates and 880 wires to a netlist network with 215 inputs and 114 outputs.

3.118.145.1. Executing ABC.

3.118.146. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310171$abc$235604$abc$184031$auto$opt_dff.cc:219:make_patterns_logic$6177
Extracted 91 gates and 154 wires to a netlist network with 63 inputs and 34 outputs.

3.118.146.1. Executing ABC.

3.118.147. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 6368 gates and 7511 wires to a netlist network with 1143 inputs and 1630 outputs.

3.118.147.1. Executing ABC.

3.118.148. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$350535$abc$280258$abc$187622$auto$opt_dff.cc:219:make_patterns_logic$6511
Extracted 7510 gates and 8678 wires to a netlist network with 1168 inputs and 2031 outputs.

3.118.148.1. Executing ABC.

3.118.149. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$365069$abc$299170$abc$176910$auto$opt_dff.cc:219:make_patterns_logic$7305
Extracted 8387 gates and 9788 wires to a netlist network with 1401 inputs and 2042 outputs.

3.118.149.1. Executing ABC.

3.118.150. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$376243$abc$237805$abc$191436$auto$opt_dff.cc:194:make_patterns_logic$6785
Extracted 738 gates and 1237 wires to a netlist network with 499 inputs and 218 outputs.

3.118.150.1. Executing ABC.

3.118.151. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$377268$abc$264256$abc$170336$auto$opt_dff.cc:219:make_patterns_logic$6042
Extracted 682 gates and 892 wires to a netlist network with 210 inputs and 103 outputs.

3.118.151.1. Executing ABC.

3.118.152. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$379605$abc$265954$abc$174452$auto$opt_dff.cc:219:make_patterns_logic$7324
Extracted 2160 gates and 3273 wires to a netlist network with 1113 inputs and 710 outputs.

3.118.152.1. Executing ABC.

3.118.153. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$377968$abc$277379$abc$162244$auto$opt_dff.cc:219:make_patterns_logic$8118
Extracted 2086 gates and 3124 wires to a netlist network with 1038 inputs and 590 outputs.

3.118.153.1. Executing ABC.

3.118.154. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$373873$abc$249457$abc$194579$auto$opt_dff.cc:219:make_patterns_logic$8912
Extracted 1984 gates and 2930 wires to a netlist network with 946 inputs and 620 outputs.

3.118.154.1. Executing ABC.

3.118.155. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$342187$abc$290980$abc$197304$auto$opt_dff.cc:219:make_patterns_logic$8893
Extracted 8236 gates and 9578 wires to a netlist network with 1342 inputs and 1808 outputs.

3.118.155.1. Executing ABC.

3.118.156. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$382051$abc$308150$abc$230769$auto$opt_dff.cc:194:make_patterns_logic$6001
Extracted 1281 gates and 2398 wires to a netlist network with 1117 inputs and 428 outputs.

3.118.156.1. Executing ABC.

yosys> opt_ffinv

3.119. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~2930 debug messages>

yosys> opt_merge -nomux

3.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
<suppressed ~492 debug messages>
Removed a total of 164 cells.

yosys> opt_muxtree

3.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.123. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.125. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.126. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 1 unused cells and 346012 unused wires.
<suppressed ~102 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_muxtree

3.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.130. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.132. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.133. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.136. Executing BMUXMAP pass.

yosys> demuxmap

3.137. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_63eoIX/abc_tmp_1.scr

3.138. Executing ABC pass (technology mapping using ABC).

3.138.1. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Extracted 60700 gates and 71499 wires to a netlist network with 10799 inputs and 11199 outputs.

3.138.1.1. Executing ABC.
DE:   #PIs = 10799  #Luts = 22622  Max Lvl =  34  Avg Lvl =   3.59  [   1.19 sec. at Pass 0]{firstMap}
DE:   #PIs = 10799  #Luts = 20928  Max Lvl =  55  Avg Lvl =   5.54  [  51.23 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 10799  #Luts = 20898  Max Lvl =  55  Avg Lvl =   5.57  [  24.29 sec. at Pass 2]{map}
DE:   #PIs = 10799  #Luts = 20696  Max Lvl =  54  Avg Lvl =   5.60  [  33.08 sec. at Pass 3]{postMap}
DE:   #PIs = 10799  #Luts = 20661  Max Lvl =  54  Avg Lvl =   5.59  [  10.81 sec. at Pass 4]{finalMap}

yosys> opt_expr

3.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_merge -nomux

3.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.144. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.145. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$415310$auto$blifparse.cc:362:parse_blif$415471 ($_DFF_P_) from module sha_top.

yosys> opt_clean

3.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 0 unused cells and 68911 unused wires.
<suppressed ~28 debug messages>

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_muxtree

3.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.151. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.152. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..

yosys> opt_expr

3.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 2

yosys> opt_ffinv

3.155. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.156. Printing statistics.

=== sha_top ===

   Number of wires:              24419
   Number of wire bits:          39477
   Number of public wires:         126
   Number of public wire bits:    8596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              31487
     $_DFFE_PP_                   8361
     $_DFF_P_                      163
     $lut                        20659
     adder_carry                  2304


yosys> shregmap -minlen 8 -maxlen 20

3.157. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.158. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.159. Printing statistics.

=== sha_top ===

   Number of wires:              24420
   Number of wire bits:          39478
   Number of public wires:         126
   Number of public wire bits:    8596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              31487
     $_DFFE_PP0P_                 8361
     $_DFF_P_                      163
     $lut                        20659
     adder_carry                  2304


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.160. Executing TECHMAP pass (map to technology primitives).

3.160.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.160.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.160.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~37680 debug messages>

yosys> opt_expr -mux_undef

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~371717 debug messages>

yosys> simplemap

3.162. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_merge

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
<suppressed ~226134 debug messages>
Removed a total of 75378 cells.

yosys> opt_dff -nodffe -nosdff

3.165. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 0 unused cells and 94321 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
<suppressed ~10848 debug messages>

yosys> opt_merge -nomux

3.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
<suppressed ~2313 debug messages>
Removed a total of 771 cells.

yosys> opt_muxtree

3.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.172. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.173. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 0 unused cells and 2808 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_63eoIX/abc_tmp_2.scr

3.176. Executing ABC pass (technology mapping using ABC).

3.176.1. Extracting gate netlist of module `\sha_top' to `<abc-temp-dir>/input.blif'..
Extracted 80778 gates and 91577 wires to a netlist network with 10797 inputs and 11194 outputs.

3.176.1.1. Executing ABC.
DE:   #PIs = 10797  #Luts = 20635  Max Lvl =  45  Avg Lvl =   4.26  [   2.41 sec. at Pass 0]{firstMap}
DE:   #PIs = 10797  #Luts = 20396  Max Lvl =  52  Avg Lvl =   5.40  [  58.67 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 10797  #Luts = 20326  Max Lvl =  53  Avg Lvl =   5.46  [  22.61 sec. at Pass 2]{map}
DE:   #PIs = 10797  #Luts = 20301  Max Lvl =  52  Avg Lvl =   5.44  [  27.67 sec. at Pass 3]{postMap}
DE:   #PIs = 10797  #Luts = 20264  Max Lvl =  52  Avg Lvl =   5.42  [   8.20 sec. at Pass 4]{finalMap}

yosys> opt_expr

3.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.

yosys> opt_merge -nomux

3.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sha_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sha_top.
Performed a total of 0 changes.

yosys> opt_merge

3.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sha_top'.
Removed a total of 0 cells.

yosys> opt_share

3.182. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.183. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 0 unused cells and 70930 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module sha_top.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.186. Executing HIERARCHY pass (managing design hierarchy).

3.186.1. Analyzing design hierarchy..
Top module:  \sha_top

3.186.2. Analyzing design hierarchy..
Top module:  \sha_top
Removed 0 unused modules.

yosys> stat

3.187. Printing statistics.

=== sha_top ===

   Number of wires:              24024
   Number of wire bits:          39082
   Number of public wires:         126
   Number of public wire bits:    8596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              31092
     $lut                        20264
     adder_carry                  2304
     dffsre                       8524


yosys> opt_clean -purge

3.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sha_top..
Removed 0 unused cells and 44 unused wires.
<suppressed ~44 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.189. Executing Verilog backend.
Dumping module `\sha_top'.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: de3d569231, CPU: user 648.07s system 3.74s, MEM: 1419.27 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 68% 6x abc (866 sec), 9% 27x opt_clean (123 sec), ...
real 1091.29
user 1209.41
sys 48.81
