<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='777' type='762'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='8546'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='23233'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='302' u='r' c='_ZL21getRelaxedOpcodeArithRKN4llvm6MCInstE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='11666' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='11666' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='11688' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='11688' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='267'/>
