============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:12:23 pm
  Module:                 carry_select_adder_46814_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[19]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    2200         -  
      Drv Adjust:+       0         0  
         Arrival:=    2200            
                                      
   Required Time:=    2200            
       Data Path:-    2200            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2200            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                        Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  A[19]                                                    -       -     F     (arrival)                       2  5.9  1000     0       0    (-,-) 
  g359_dup/X                                               -       A->X  F     sky130_fd_sc_hd__clkbuf_1       1  5.6    62   325     325    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g201/Y        -       A->Y  R     sky130_fd_sc_hd__inv_2          2  8.9    50    67     392    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g196__2802/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_1        1  5.6    50    60     453    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g194__3680/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    60     513    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g192__5526/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  8.2    45    56     569    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g124__7098/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    58     627    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g122__5122/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  8.2    45    56     683    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g124__6161/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    52    58     742    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g122__7482/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  7.8    44    54     796    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g124__7410/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    58     854    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g122__2346/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  8.2    45    56     910    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g121__4319/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    58     968    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g119__5107/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  8.2    46    56    1024    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g121__2802/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    59    1082    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g119__3680/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  7.8    44    55    1137    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g121__1881/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    58    1195    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g119__7098/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2 10.4    54    62    1257    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g122__9945/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    62    1319    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g120__6161/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  7.8    44    55    1374    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g122__5477/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    58    1432    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g120__7410/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  7.8    44    55    1487    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g122__5526/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2        1  5.9    54    58    1545    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g120__4319/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  8.2    46    56    1601    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g122__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2        1 10.1    73    74    1674    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g120__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        3 15.2    50    62    1736    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g122__7482/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4        1 10.1    55    62    1798    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g120__1881/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4        3 13.1    44    53    1851    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g118__2883/Y -       B2->Y R     sky130_fd_sc_hd__o2bb2ai_2      1  5.9   121   125    1976    (-,-) 
  g843__5526/Y                                             -       A->Y  F     sky130_fd_sc_hd__nand2_2        1 17.7    87   104    2081    (-,-) 
  g831__9945/Y                                             -       A->Y  R     sky130_fd_sc_hd__nand2_8        1 51.3   109   119    2200    (-,-) 
  S[31]                                                    <<<     -     R     (port)                          -    -     -     0    2200    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

