// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2077\sampleModel2077_2_sub\Mysubsystem_33.v
// Created: 2024-06-10 22:14:31
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_33
// Source Path: sampleModel2077_2_sub/Subsystem/Mysubsystem_33
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_33
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [15:0] Out1;  // ufix16_En7


  wire [15:0] cfblk31_out1;  // ufix16_En7
  wire [16:0] cfblk41_y;  // ufix17_En7
  wire [15:0] cfblk41_out1;  // ufix16_En7


  assign cfblk31_out1 = {1'b0, {In1, 7'b0000000}};



  assign cfblk41_y = {1'b0, cfblk31_out1};
  assign cfblk41_out1 = cfblk41_y[15:0];



  assign Out1 = cfblk41_out1;

endmodule  // Mysubsystem_33

