#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002477fb530c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002477fb6cb10 .scope module, "descriptors_tb" "descriptors_tb" 3 10;
 .timescale -9 -12;
P_000002477fb02560 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000002477fb02598 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_000002477fb025d0 .param/l "PATCH_SIZE" 0 3 15, +C4<00000000000000000000000000000100>;
P_000002477fb02608 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000002477fb02640 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v000002477fbed510_0 .net "O1L1_x_address", 11 0, v000002477fbe8090_0;  1 drivers
v000002477fbeb850_0 .net/s "O1L1_x_grad", 7 0, L_000002477fb75550;  1 drivers
v000002477fbecc50_0 .net "O1L1_y_address", 11 0, v000002477fbe7eb0_0;  1 drivers
v000002477fbed1f0_0 .net/s "O1L1_y_grad", 7 0, L_000002477fb755c0;  1 drivers
v000002477fbeb3f0_0 .net "O1L2_x_address", 11 0, v000002477fbe7f50_0;  1 drivers
v000002477fbece30_0 .net/s "O1L2_x_grad", 7 0, L_000002477fb76890;  1 drivers
v000002477fbec610_0 .net "O1L2_y_address", 11 0, v000002477fbe6f10_0;  1 drivers
v000002477fbec2f0_0 .net/s "O1L2_y_grad", 7 0, L_000002477fb75390;  1 drivers
v000002477fbebfd0_0 .net "O2L1_x_address", 9 0, v000002477fbe83b0_0;  1 drivers
v000002477fbeb990_0 .net/s "O2L1_x_grad", 7 0, L_000002477fb76040;  1 drivers
v000002477fbeb710_0 .net "O2L1_y_address", 9 0, v000002477fbe8950_0;  1 drivers
v000002477fbeb0d0_0 .net/s "O2L1_y_grad", 7 0, L_000002477fb76120;  1 drivers
v000002477fbeb7b0_0 .net "O2L2_x_address", 9 0, v000002477fbe6c90_0;  1 drivers
v000002477fbeb8f0_0 .net/s "O2L2_x_grad", 7 0, L_000002477fb767b0;  1 drivers
v000002477fbec070_0 .net "O2L2_y_address", 9 0, v000002477fbe6dd0_0;  1 drivers
v000002477fbebb70_0 .net/s "O2L2_y_grad", 7 0, L_000002477fb760b0;  1 drivers
v000002477fbebd50_0 .net "O3L1_x_address", 7 0, v000002477fbe8ca0_0;  1 drivers
v000002477fbebdf0_0 .net/s "O3L1_x_grad", 7 0, L_000002477fb75f60;  1 drivers
v000002477fbec1b0_0 .net "O3L1_y_address", 7 0, v000002477fbe9ba0_0;  1 drivers
v000002477fbec9d0_0 .net/s "O3L1_y_grad", 7 0, L_000002477fb75be0;  1 drivers
v000002477fbed3d0_0 .net "O3L2_x_address", 7 0, v000002477fbe9060_0;  1 drivers
v000002477fbec890_0 .net/s "O3L2_x_grad", 7 0, L_000002477fb769e0;  1 drivers
v000002477fbed150_0 .net "O3L2_y_address", 7 0, v000002477fbe9880_0;  1 drivers
v000002477fbec4d0_0 .net/s "O3L2_y_grad", 7 0, L_000002477fb762e0;  1 drivers
v000002477fbebc10_0 .var "clk_in", 0 0;
v000002477fbecbb0_0 .net "desc_out", 23 0, v000002477fbea500_0;  1 drivers
v000002477fbec390_0 .net "desc_wea", 0 0, v000002477fbea960_0;  1 drivers
v000002477fbeb350_0 .net "desc_write_addr", 11 0, v000002477fbe9f60_0;  1 drivers
v000002477fbec750_0 .net "descriptors_done", 0 0, v000002477fbe9420_0;  1 drivers
v000002477fbeb210_0 .net "key_read_addr", 9 0, v000002477fbea000_0;  1 drivers
v000002477fbec570_0 .net "keypoint_read", 12 0, L_000002477fb75d30;  1 drivers
v000002477fbec930_0 .net "octave", 1 0, v000002477fbe8c00_0;  1 drivers
v000002477fbeb5d0_0 .var "rst_in", 0 0;
v000002477fbecd90_0 .var "start_desc", 0 0;
v000002477fbec6b0_0 .net "state", 3 0, v000002477fbe8f20_0;  1 drivers
S_000002477fa09cb0 .scope module, "O1L1_x" "xilinx_single_port_ram_read_first" 3 100, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fa09e40 .param/str "INIT_FILE" 0 4 16, "O1L1_x.mem";
P_000002477fa09e78 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002477fa09eb0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fa09ee8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fb6bc10 .array "BRAM", 0 4095, 7 0;
v000002477fb6c2f0_0 .net "addra", 11 0, v000002477fbe8090_0;  alias, 1 drivers
v000002477fb6b210_0 .net "clka", 0 0, v000002477fbebc10_0;  1 drivers
L_000002477fbf3598 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fb6abd0_0 .net "dina", 7 0, L_000002477fbf3598;  1 drivers
v000002477fb6ac70_0 .net "douta", 7 0, L_000002477fb75550;  alias, 1 drivers
L_000002477fbf3628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fb6ad10_0 .net "ena", 0 0, L_000002477fbf3628;  1 drivers
v000002477fb6b670_0 .var "ram_data", 7 0;
L_000002477fbf3670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fb6c610_0 .net "regcea", 0 0, L_000002477fbf3670;  1 drivers
v000002477fb6b990_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  1 drivers
L_000002477fbf35e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fb6bad0_0 .net "wea", 0 0, L_000002477fbf35e0;  1 drivers
S_000002477fa09f30 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fa09cb0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fa09f30
v000002477fb6bdf0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000002477fb6bdf0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002477fb6bdf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fb6bdf0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002477f9c9680 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fa09cb0;
 .timescale -9 -12;
L_000002477fb75550 .functor BUFZ 8, v000002477fb6b350_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fb6b350_0 .var "douta_reg", 7 0;
E_000002477fb26ea0 .event posedge, v000002477fb6b210_0;
S_000002477f9c9810 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fa09cb0;
 .timescale -9 -12;
S_000002477f9b0330 .scope module, "O1L1_y" "xilinx_single_port_ram_read_first" 3 116, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477f9c99a0 .param/str "INIT_FILE" 0 4 16, "O1L1_y.mem";
P_000002477f9c99d8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002477f9c9a10 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477f9c9a48 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fb6bcb0 .array "BRAM", 0 4095, 7 0;
v000002477fb6b2b0_0 .net "addra", 11 0, v000002477fbe7eb0_0;  alias, 1 drivers
v000002477fb6be90_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf36b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fb6adb0_0 .net "dina", 7 0, L_000002477fbf36b8;  1 drivers
v000002477fb6ae50_0 .net "douta", 7 0, L_000002477fb755c0;  alias, 1 drivers
L_000002477fbf3748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fb6bf30_0 .net "ena", 0 0, L_000002477fbf3748;  1 drivers
v000002477fb6aef0_0 .var "ram_data", 7 0;
L_000002477fbf3790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fb6c070_0 .net "regcea", 0 0, L_000002477fbf3790;  1 drivers
v000002477fb6c1b0_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf3700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fb6af90_0 .net "wea", 0 0, L_000002477fbf3700;  1 drivers
S_000002477f9b04c0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477f9b0330;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477f9b04c0
v000002477fb6a810_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000002477fb6a810_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000002477fb6a810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fb6a810_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000002477fa0f720 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477f9b0330;
 .timescale -9 -12;
L_000002477fb755c0 .functor BUFZ 8, v000002477fb6c250_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fb6c250_0 .var "douta_reg", 7 0;
S_000002477fa0f8b0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477f9b0330;
 .timescale -9 -12;
S_000002477f942830 .scope module, "O1L2_x" "xilinx_single_port_ram_read_first" 3 132, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fa0fa40 .param/str "INIT_FILE" 0 4 16, "O1L2_x.mem";
P_000002477fa0fa78 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002477fa0fab0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fa0fae8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fb6c4d0 .array "BRAM", 0 4095, 7 0;
v000002477fb54920_0 .net "addra", 11 0, v000002477fbe7f50_0;  alias, 1 drivers
v000002477fb54ce0_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf37d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fb53a20_0 .net "dina", 7 0, L_000002477fbf37d8;  1 drivers
v000002477fb54600_0 .net "douta", 7 0, L_000002477fb76890;  alias, 1 drivers
L_000002477fbf3868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fb54060_0 .net "ena", 0 0, L_000002477fbf3868;  1 drivers
v000002477fb53c00_0 .var "ram_data", 7 0;
L_000002477fbf38b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fb55280_0 .net "regcea", 0 0, L_000002477fbf38b0;  1 drivers
v000002477fb54e20_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf3820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fb55000_0 .net "wea", 0 0, L_000002477fbf3820;  1 drivers
S_000002477f9429c0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477f942830;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477f9429c0
v000002477fb6b3f0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000002477fb6b3f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000002477fb6b3f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fb6b3f0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000002477f942b50 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477f942830;
 .timescale -9 -12;
L_000002477fb76890 .functor BUFZ 8, v000002477fb6c390_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fb6c390_0 .var "douta_reg", 7 0;
S_000002477fbd8070 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477f942830;
 .timescale -9 -12;
S_000002477fbd8bb0 .scope module, "O1L2_y" "xilinx_single_port_ram_read_first" 3 148, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477f9b0650 .param/str "INIT_FILE" 0 4 16, "O1L2_y.mem";
P_000002477f9b0688 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000002477f9b06c0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477f9b06f8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fb55460 .array "BRAM", 0 4095, 7 0;
v000002477fb535c0_0 .net "addra", 11 0, v000002477fbe6f10_0;  alias, 1 drivers
v000002477fb53660_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf38f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fb538e0_0 .net "dina", 7 0, L_000002477fbf38f8;  1 drivers
v000002477fb53700_0 .net "douta", 7 0, L_000002477fb75390;  alias, 1 drivers
L_000002477fbf3988 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fb14bc0_0 .net "ena", 0 0, L_000002477fbf3988;  1 drivers
v000002477fb150c0_0 .var "ram_data", 7 0;
L_000002477fbf39d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fb152a0_0 .net "regcea", 0 0, L_000002477fbf39d0;  1 drivers
v000002477fb14940_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf3940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fb148a0_0 .net "wea", 0 0, L_000002477fbf3940;  1 drivers
S_000002477fbd8700 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbd8bb0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbd8700
v000002477fb550a0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000002477fb550a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000002477fb550a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fb550a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000002477fbd8d40 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbd8bb0;
 .timescale -9 -12;
L_000002477fb75390 .functor BUFZ 8, v000002477fb55320_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fb55320_0 .var "douta_reg", 7 0;
S_000002477fbd8a20 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbd8bb0;
 .timescale -9 -12;
S_000002477fbd8250 .scope module, "O2L1_x" "xilinx_single_port_ram_read_first" 3 180, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fbd9210 .param/str "INIT_FILE" 0 4 16, "O2L1_x.mem";
P_000002477fbd9248 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000002477fbd9280 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbd92b8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fb14620 .array "BRAM", 0 1023, 7 0;
v000002477fbdac50_0 .net "addra", 9 0, v000002477fbe83b0_0;  alias, 1 drivers
v000002477fbda250_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf3b38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbd9710_0 .net "dina", 7 0, L_000002477fbf3b38;  1 drivers
v000002477fbda070_0 .net "douta", 7 0, L_000002477fb76040;  alias, 1 drivers
L_000002477fbf3bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbda110_0 .net "ena", 0 0, L_000002477fbf3bc8;  1 drivers
v000002477fbdaa70_0 .var "ram_data", 7 0;
L_000002477fbf3c10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbda4d0_0 .net "regcea", 0 0, L_000002477fbf3c10;  1 drivers
v000002477fbda1b0_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf3b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbd9cb0_0 .net "wea", 0 0, L_000002477fbf3b80;  1 drivers
S_000002477fbd8ed0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbd8250;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbd8ed0
v000002477fb14a80_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000002477fb14a80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000002477fb14a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fb14a80_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000002477fbd83e0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbd8250;
 .timescale -9 -12;
L_000002477fb76040 .functor BUFZ 8, v000002477fb14440_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fb14440_0 .var "douta_reg", 7 0;
S_000002477fbd9060 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbd8250;
 .timescale -9 -12;
S_000002477fbd8890 .scope module, "O2L1_y" "xilinx_single_port_ram_read_first" 3 164, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fbdb310 .param/str "INIT_FILE" 0 4 16, "O2L1_y.mem";
P_000002477fbdb348 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000002477fbdb380 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbdb3b8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fbd9850 .array "BRAM", 0 1023, 7 0;
v000002477fbda2f0_0 .net "addra", 9 0, v000002477fbe8950_0;  alias, 1 drivers
v000002477fbd98f0_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf3a18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbd9990_0 .net "dina", 7 0, L_000002477fbf3a18;  1 drivers
v000002477fbdab10_0 .net "douta", 7 0, L_000002477fb76120;  alias, 1 drivers
L_000002477fbf3aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbda570_0 .net "ena", 0 0, L_000002477fbf3aa8;  1 drivers
v000002477fbd9c10_0 .var "ram_data", 7 0;
L_000002477fbf3af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbda610_0 .net "regcea", 0 0, L_000002477fbf3af0;  1 drivers
v000002477fbd9b70_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf3a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbd95d0_0 .net "wea", 0 0, L_000002477fbf3a60;  1 drivers
S_000002477fbd8570 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbd8890;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbd8570
v000002477fbd9670_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000002477fbd9670_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000002477fbd9670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbd9670_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000002477fbdcbc0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbd8890;
 .timescale -9 -12;
L_000002477fb76120 .functor BUFZ 8, v000002477fbd97b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fbd97b0_0 .var "douta_reg", 7 0;
S_000002477fbdc8a0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbd8890;
 .timescale -9 -12;
S_000002477fbdc260 .scope module, "O2L2_x" "xilinx_single_port_ram_read_first" 3 212, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fbdd410 .param/str "INIT_FILE" 0 4 16, "O2L2_x.mem";
P_000002477fbdd448 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000002477fbdd480 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbdd4b8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fbda390 .array "BRAM", 0 1023, 7 0;
v000002477fbd9530_0 .net "addra", 9 0, v000002477fbe6c90_0;  alias, 1 drivers
v000002477fbd9f30_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf3d78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbda430_0 .net "dina", 7 0, L_000002477fbf3d78;  1 drivers
v000002477fbdaed0_0 .net "douta", 7 0, L_000002477fb767b0;  alias, 1 drivers
L_000002477fbf3e08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbda6b0_0 .net "ena", 0 0, L_000002477fbf3e08;  1 drivers
v000002477fbda750_0 .var "ram_data", 7 0;
L_000002477fbf3e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbd93f0_0 .net "regcea", 0 0, L_000002477fbf3e50;  1 drivers
v000002477fbdabb0_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf3dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbda7f0_0 .net "wea", 0 0, L_000002477fbf3dc0;  1 drivers
S_000002477fbdc3f0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbdc260;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbdc3f0
v000002477fbd9ad0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000002477fbd9ad0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000002477fbd9ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbd9ad0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000002477fbdc580 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbdc260;
 .timescale -9 -12;
L_000002477fb767b0 .functor BUFZ 8, v000002477fbda9d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fbda9d0_0 .var "douta_reg", 7 0;
S_000002477fbdcd50 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbdc260;
 .timescale -9 -12;
S_000002477fbdcee0 .scope module, "O2L2_y" "xilinx_single_port_ram_read_first" 3 196, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fbdd500 .param/str "INIT_FILE" 0 4 16, "O2L2_y.mem";
P_000002477fbdd538 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000002477fbdd570 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbdd5a8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fbdaf70 .array "BRAM", 0 1023, 7 0;
v000002477fbdb010_0 .net "addra", 9 0, v000002477fbe6dd0_0;  alias, 1 drivers
v000002477fbd9490_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf3c58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbdb0b0_0 .net "dina", 7 0, L_000002477fbf3c58;  1 drivers
v000002477fbd9d50_0 .net "douta", 7 0, L_000002477fb760b0;  alias, 1 drivers
L_000002477fbf3ce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbdb150_0 .net "ena", 0 0, L_000002477fbf3ce8;  1 drivers
v000002477fbd9a30_0 .var "ram_data", 7 0;
L_000002477fbf3d30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbdb1f0_0 .net "regcea", 0 0, L_000002477fbf3d30;  1 drivers
v000002477fbd9fd0_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf3ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbd9df0_0 .net "wea", 0 0, L_000002477fbf3ca0;  1 drivers
S_000002477fbdc710 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbdcee0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbdc710
v000002477fbdae30_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v000002477fbdae30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v000002477fbdae30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbdae30_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_000002477fbdca30 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbdcee0;
 .timescale -9 -12;
L_000002477fb760b0 .functor BUFZ 8, v000002477fbda890_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fbda890_0 .var "douta_reg", 7 0;
S_000002477fbdd070 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbdcee0;
 .timescale -9 -12;
S_000002477fbdd200 .scope module, "O3L1_x" "xilinx_single_port_ram_read_first" 3 245, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fbdd5f0 .param/str "INIT_FILE" 0 4 16, "O3L1_x.mem";
P_000002477fbdd628 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000002477fbdd660 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbdd698 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fbdeef0 .array "BRAM", 0 255, 7 0;
v000002477fbdec70_0 .net "addra", 7 0, v000002477fbe8ca0_0;  alias, 1 drivers
v000002477fbdee50_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf3fb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbdd9b0_0 .net "dina", 7 0, L_000002477fbf3fb8;  1 drivers
v000002477fbdf3f0_0 .net "douta", 7 0, L_000002477fb75f60;  alias, 1 drivers
L_000002477fbf4048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbdda50_0 .net "ena", 0 0, L_000002477fbf4048;  1 drivers
v000002477fbdd7d0_0 .var "ram_data", 7 0;
L_000002477fbf4090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbdd910_0 .net "regcea", 0 0, L_000002477fbf4090;  1 drivers
v000002477fbdd870_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf4000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbdef90_0 .net "wea", 0 0, L_000002477fbf4000;  1 drivers
S_000002477fbdb450 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbdd200;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbdb450
v000002477fbd9350_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v000002477fbd9350_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v000002477fbd9350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbd9350_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_000002477fbdb5e0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbdd200;
 .timescale -9 -12;
L_000002477fb75f60 .functor BUFZ 8, v000002477fbddeb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fbddeb0_0 .var "douta_reg", 7 0;
S_000002477fbdba90 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbdd200;
 .timescale -9 -12;
S_000002477fbdb770 .scope module, "O3L1_y" "xilinx_single_port_ram_read_first" 3 229, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fbdf6f0 .param/str "INIT_FILE" 0 4 16, "O3L1_y.mem";
P_000002477fbdf728 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000002477fbdf760 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbdf798 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fbddaf0 .array "BRAM", 0 255, 7 0;
v000002477fbde8b0_0 .net "addra", 7 0, v000002477fbe9ba0_0;  alias, 1 drivers
v000002477fbde6d0_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf3e98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbdf030_0 .net "dina", 7 0, L_000002477fbf3e98;  1 drivers
v000002477fbdf170_0 .net "douta", 7 0, L_000002477fb75be0;  alias, 1 drivers
L_000002477fbf3f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbdde10_0 .net "ena", 0 0, L_000002477fbf3f28;  1 drivers
v000002477fbdf210_0 .var "ram_data", 7 0;
L_000002477fbf3f70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbdedb0_0 .net "regcea", 0 0, L_000002477fbf3f70;  1 drivers
v000002477fbddcd0_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf3ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbdf2b0_0 .net "wea", 0 0, L_000002477fbf3ee0;  1 drivers
S_000002477fbdb900 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbdb770;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbdb900
v000002477fbdf0d0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v000002477fbdf0d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v000002477fbdf0d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbdf0d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_000002477fbdbdb0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbdb770;
 .timescale -9 -12;
L_000002477fb75be0 .functor BUFZ 8, v000002477fbded10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fbded10_0 .var "douta_reg", 7 0;
S_000002477fbdbc20 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbdb770;
 .timescale -9 -12;
S_000002477fbdbf40 .scope module, "O3L2_x" "xilinx_single_port_ram_read_first" 3 277, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fbdffb0 .param/str "INIT_FILE" 0 4 16, "O3L2_x.mem";
P_000002477fbdffe8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000002477fbe0020 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbe0058 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fbddc30 .array "BRAM", 0 255, 7 0;
v000002477fbde450_0 .net "addra", 7 0, v000002477fbe9060_0;  alias, 1 drivers
v000002477fbdf530_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf41f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbde950_0 .net "dina", 7 0, L_000002477fbf41f8;  1 drivers
v000002477fbddd70_0 .net "douta", 7 0, L_000002477fb769e0;  alias, 1 drivers
L_000002477fbf4288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbde4f0_0 .net "ena", 0 0, L_000002477fbf4288;  1 drivers
v000002477fbdea90_0 .var "ram_data", 7 0;
L_000002477fbf42d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbddf50_0 .net "regcea", 0 0, L_000002477fbf42d0;  1 drivers
v000002477fbddff0_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf4240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbde130_0 .net "wea", 0 0, L_000002477fbf4240;  1 drivers
S_000002477fbdc0d0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbdbf40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbdc0d0
v000002477fbdf350_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v000002477fbdf350_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v000002477fbdf350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbdf350_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_000002477fbe17e0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbdbf40;
 .timescale -9 -12;
L_000002477fb769e0 .functor BUFZ 8, v000002477fbdf490_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fbdf490_0 .var "douta_reg", 7 0;
S_000002477fbe1970 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbdbf40;
 .timescale -9 -12;
S_000002477fbe1e20 .scope module, "O3L2_y" "xilinx_single_port_ram_read_first" 3 261, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000002477fbdfbf0 .param/str "INIT_FILE" 0 4 16, "O3L2_y.mem";
P_000002477fbdfc28 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000002477fbdfc60 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbdfc98 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000002477fbdd730 .array "BRAM", 0 255, 7 0;
v000002477fbde090_0 .net "addra", 7 0, v000002477fbe9880_0;  alias, 1 drivers
v000002477fbde310_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf40d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbde3b0_0 .net "dina", 7 0, L_000002477fbf40d8;  1 drivers
v000002477fbde590_0 .net "douta", 7 0, L_000002477fb762e0;  alias, 1 drivers
L_000002477fbf4168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbde630_0 .net "ena", 0 0, L_000002477fbf4168;  1 drivers
v000002477fbde770_0 .var "ram_data", 7 0;
L_000002477fbf41b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbde810_0 .net "regcea", 0 0, L_000002477fbf41b0;  1 drivers
v000002477fbdeb30_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf4120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbdebd0_0 .net "wea", 0 0, L_000002477fbf4120;  1 drivers
S_000002477fbe1010 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbe1e20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbe1010
v000002477fbdf5d0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v000002477fbdf5d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v000002477fbdf5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbdf5d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_000002477fbe1b00 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbe1e20;
 .timescale -9 -12;
L_000002477fb762e0 .functor BUFZ 8, v000002477fbde270_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002477fbde270_0 .var "douta_reg", 7 0;
S_000002477fbe1650 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbe1e20;
 .timescale -9 -12;
S_000002477fbe11a0 .scope module, "generator" "generate_descriptors" 3 39, 5 4 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "desc_write_addr";
    .port_info 3 /OUTPUT 1 "desc_wea";
    .port_info 4 /OUTPUT 24 "desc_out";
    .port_info 5 /OUTPUT 10 "key_read_addr";
    .port_info 6 /INPUT 13 "keypoint_read";
    .port_info 7 /INPUT 8 "O1L1_x_grad";
    .port_info 8 /INPUT 8 "O1L1_y_grad";
    .port_info 9 /OUTPUT 12 "O1L1_x_address";
    .port_info 10 /OUTPUT 12 "O1L1_y_address";
    .port_info 11 /INPUT 8 "O1L2_x_grad";
    .port_info 12 /INPUT 8 "O1L2_y_grad";
    .port_info 13 /OUTPUT 12 "O1L2_x_address";
    .port_info 14 /OUTPUT 12 "O1L2_y_address";
    .port_info 15 /INPUT 8 "O2L1_x_grad";
    .port_info 16 /INPUT 8 "O2L1_y_grad";
    .port_info 17 /OUTPUT 10 "O2L1_x_address";
    .port_info 18 /OUTPUT 10 "O2L1_y_address";
    .port_info 19 /INPUT 8 "O2L2_x_grad";
    .port_info 20 /INPUT 8 "O2L2_y_grad";
    .port_info 21 /OUTPUT 10 "O2L2_x_address";
    .port_info 22 /OUTPUT 10 "O2L2_y_address";
    .port_info 23 /INPUT 8 "O3L1_x_grad";
    .port_info 24 /INPUT 8 "O3L1_y_grad";
    .port_info 25 /OUTPUT 8 "O3L1_x_address";
    .port_info 26 /OUTPUT 8 "O3L1_y_address";
    .port_info 27 /INPUT 8 "O3L2_x_grad";
    .port_info 28 /INPUT 8 "O3L2_y_grad";
    .port_info 29 /OUTPUT 8 "O3L2_x_address";
    .port_info 30 /OUTPUT 8 "O3L2_y_address";
    .port_info 31 /OUTPUT 2 "octave_state_num";
    .port_info 32 /OUTPUT 4 "generic_state_num";
    .port_info 33 /INPUT 1 "start";
    .port_info 34 /OUTPUT 1 "descriptors_done";
P_000002477fbe09d0 .param/l "BIT_DEPTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_000002477fbe0a08 .param/l "DIMENSION" 0 5 5, +C4<00000000000000000000000001000000>;
P_000002477fbe0a40 .param/l "HEIGHT" 0 5 67, +C4<00000000000000000000000001000000>;
P_000002477fbe0a78 .param/l "NUMBER_KEYPOINTS" 0 5 6, +C4<00000000000000000000001111101000>;
P_000002477fbe0ab0 .param/l "NUMBER_OCTAVES" 0 5 7, +C4<00000000000000000000000000000011>;
P_000002477fbe0ae8 .param/l "PATCH_SIZE" 0 5 9, +C4<00000000000000000000000000000100>;
P_000002477fbe0b20 .param/l "WIDTH" 0 5 68, +C4<00000000000000000000000001000000>;
enum000002477fa98240 .enum2/s (32)
   "IDLE" 0,
   "READ" 1,
   "START_HISTOGRAM" 2,
   "PATCH_ONE" 3,
   "PATCH_TWO" 4,
   "PATCH_THREE" 5,
   "PATCH_FOUR" 6,
   "FINISH" 7
 ;
enum000002477fa9a2f0 .enum2/s (32)
   "O1" 0,
   "O2" 1,
   "O3" 2
 ;
v000002477fbe8090_0 .var "O1L1_x_address", 11 0;
v000002477fbe7730_0 .net/s "O1L1_x_grad", 7 0, L_000002477fb75550;  alias, 1 drivers
v000002477fbe7eb0_0 .var "O1L1_y_address", 11 0;
v000002477fbe8630_0 .net/s "O1L1_y_grad", 7 0, L_000002477fb755c0;  alias, 1 drivers
v000002477fbe7f50_0 .var "O1L2_x_address", 11 0;
v000002477fbe7ff0_0 .net/s "O1L2_x_grad", 7 0, L_000002477fb76890;  alias, 1 drivers
v000002477fbe6f10_0 .var "O1L2_y_address", 11 0;
v000002477fbe86d0_0 .net/s "O1L2_y_grad", 7 0, L_000002477fb75390;  alias, 1 drivers
v000002477fbe8130_0 .net "O1_histogram_done", 0 0, v000002477fbe44d0_0;  1 drivers
v000002477fbe7190_0 .var "O1_histogram_ea", 0 0;
v000002477fbe72d0_0 .net "O1_histogram_out", 23 0, v000002477fbe3e90_0;  1 drivers
v000002477fbe81d0_0 .net "O1_x_address", 11 0, v000002477fbe3030_0;  1 drivers
v000002477fbe7370_0 .var "O1_x_coord", 5 0;
v000002477fbe8270_0 .var/s "O1_x_grad", 7 0;
v000002477fbe8310_0 .net "O1_y_address", 11 0, v000002477fbe3b70_0;  1 drivers
v000002477fbe88b0_0 .var "O1_y_coord", 5 0;
v000002477fbe6bf0_0 .var/s "O1_y_grad", 7 0;
v000002477fbe83b0_0 .var "O2L1_x_address", 9 0;
v000002477fbe8810_0 .net/s "O2L1_x_grad", 7 0, L_000002477fb76040;  alias, 1 drivers
v000002477fbe8950_0 .var "O2L1_y_address", 9 0;
v000002477fbe6ab0_0 .net/s "O2L1_y_grad", 7 0, L_000002477fb76120;  alias, 1 drivers
v000002477fbe6c90_0 .var "O2L2_x_address", 9 0;
v000002477fbe6d30_0 .net/s "O2L2_x_grad", 7 0, L_000002477fb767b0;  alias, 1 drivers
v000002477fbe6dd0_0 .var "O2L2_y_address", 9 0;
v000002477fbea8c0_0 .net/s "O2L2_y_grad", 7 0, L_000002477fb760b0;  alias, 1 drivers
v000002477fbea6e0_0 .net "O2_histogram_done", 0 0, v000002477fbe6940_0;  1 drivers
v000002477fbe94c0_0 .var "O2_histogram_ea", 0 0;
v000002477fbe9920_0 .net "O2_histogram_out", 23 0, v000002477fbe6760_0;  1 drivers
v000002477fbe97e0_0 .net "O2_x_address", 9 0, v000002477fbe5900_0;  1 drivers
v000002477fbe8d40_0 .var "O2_x_coord", 4 0;
v000002477fbe9a60_0 .var/s "O2_x_grad", 7 0;
v000002477fbea140_0 .net "O2_y_address", 9 0, v000002477fbe63a0_0;  1 drivers
v000002477fbe92e0_0 .var "O2_y_coord", 4 0;
v000002477fbe9b00_0 .var/s "O2_y_grad", 7 0;
v000002477fbe8ca0_0 .var "O3L1_x_address", 7 0;
v000002477fbe91a0_0 .net/s "O3L1_x_grad", 7 0, L_000002477fb75f60;  alias, 1 drivers
v000002477fbe9ba0_0 .var "O3L1_y_address", 7 0;
v000002477fbea640_0 .net/s "O3L1_y_grad", 7 0, L_000002477fb75be0;  alias, 1 drivers
v000002477fbe9060_0 .var "O3L2_x_address", 7 0;
v000002477fbe9d80_0 .net/s "O3L2_x_grad", 7 0, L_000002477fb769e0;  alias, 1 drivers
v000002477fbe9880_0 .var "O3L2_y_address", 7 0;
v000002477fbe9740_0 .net/s "O3L2_y_grad", 7 0, L_000002477fb762e0;  alias, 1 drivers
v000002477fbe9c40_0 .net "O3_histogram_done", 0 0, v000002477fbe7a50_0;  1 drivers
v000002477fbea0a0_0 .var "O3_histogram_ea", 0 0;
v000002477fbe99c0_0 .net "O3_histogram_out", 23 0, v000002477fbe8450_0;  1 drivers
v000002477fbe8de0_0 .net "O3_x_address", 7 0, v000002477fbe5c20_0;  1 drivers
v000002477fbea1e0_0 .var "O3_x_coord", 3 0;
v000002477fbe9ec0_0 .var/s "O3_x_grad", 7 0;
v000002477fbe9100_0 .net "O3_y_address", 7 0, v000002477fbe8770_0;  1 drivers
v000002477fbe9e20_0 .var "O3_y_coord", 3 0;
v000002477fbe9ce0_0 .var/s "O3_y_grad", 7 0;
v000002477fbe9380_0 .net "clk", 0 0, v000002477fbebc10_0;  alias, 1 drivers
v000002477fbea500_0 .var "desc_out", 23 0;
v000002477fbea960_0 .var "desc_wea", 0 0;
v000002477fbe9f60_0 .var "desc_write_addr", 11 0;
v000002477fbe9420_0 .var "descriptors_done", 0 0;
v000002477fbe8f20_0 .var "generic_state_num", 3 0;
v000002477fbe8e80_0 .var "histogram_ea", 0 0;
v000002477fbea000_0 .var "key_read_addr", 9 0;
v000002477fbe8fc0_0 .net "keypoint_read", 12 0, L_000002477fb75d30;  alias, 1 drivers
v000002477fbea280_0 .var "level", 0 0;
v000002477fbe8b60_0 .var/2s "octave", 31 0;
v000002477fbe8c00_0 .var "octave_state_num", 1 0;
v000002477fbea780_0 .var "read_counter", 1 0;
v000002477fbea320_0 .net "rst_in", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
v000002477fbe9560_0 .net "start", 0 0, v000002477fbecd90_0;  1 drivers
v000002477fbe9240_0 .var/2s "state", 31 0;
v000002477fbe9600_0 .var "x", 5 0;
v000002477fbe96a0_0 .var "y", 5 0;
E_000002477fb273e0/0 .event anyedge, v000002477fbe8b60_0, v000002477fbe8e80_0, v000002477fbe44d0_0, v000002477fbe9600_0;
E_000002477fb273e0/1 .event anyedge, v000002477fbe96a0_0, v000002477fbe3e90_0, v000002477fbe6940_0, v000002477fbe6760_0;
E_000002477fb273e0/2 .event anyedge, v000002477fbe7a50_0, v000002477fbe8450_0;
E_000002477fb273e0 .event/or E_000002477fb273e0/0, E_000002477fb273e0/1, E_000002477fb273e0/2;
E_000002477fb27060/0 .event anyedge, v000002477fbe8b60_0, v000002477fbe3030_0, v000002477fbe3b70_0, v000002477fbea280_0;
E_000002477fb27060/1 .event anyedge, v000002477fb54600_0, v000002477fb6ac70_0, v000002477fb53700_0, v000002477fb6ae50_0;
E_000002477fb27060/2 .event anyedge, v000002477fbe5900_0, v000002477fbe63a0_0, v000002477fbdaed0_0, v000002477fbda070_0;
E_000002477fb27060/3 .event anyedge, v000002477fbd9d50_0, v000002477fbdab10_0, v000002477fbe5c20_0, v000002477fbe8770_0;
E_000002477fb27060/4 .event anyedge, v000002477fbddd70_0, v000002477fbdf3f0_0, v000002477fbde590_0, v000002477fbdf170_0;
E_000002477fb27060 .event/or E_000002477fb27060/0, E_000002477fb27060/1, E_000002477fb27060/2, E_000002477fb27060/3, E_000002477fb27060/4;
E_000002477fb272e0 .event anyedge, v000002477fbe8b60_0, v000002477fbe9240_0;
S_000002477fbe0b60 .scope module, "O1_hist" "histogram" 5 151, 6 5 0, S_000002477fbe11a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 6 "x";
    .port_info 4 /INPUT 6 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 12 "x_read_addr";
    .port_info 8 /OUTPUT 12 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000002477fbe00a0 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000002477fbe00d8 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000001000000>;
P_000002477fbe0110 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000002477fbe0148 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000001000000>;
enum000002477fa9a6c0 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000002477fbe30d0_0 .net "bin_out", 2 0, v000002477fbe2c70_0;  1 drivers
v000002477fbe4930_0 .var "center_addr_x", 5 0;
v000002477fbe4610_0 .var "center_addr_y", 5 0;
v000002477fbe38f0_0 .net "clk_in", 0 0, v000002477fbebc10_0;  alias, 1 drivers
v000002477fbe44d0_0 .var "histogram_done", 0 0;
v000002477fbe3e90_0 .var "histogram_out", 23 0;
v000002477fbe2db0_0 .var "last_save", 0 0;
v000002477fbe4570_0 .var "orientation_valid_in", 0 0;
v000002477fbe37b0_0 .net "orientation_valid_out", 0 0, v000002477fbe42f0_0;  1 drivers
v000002477fbe3f30_0 .net "rst_in", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
v000002477fbe32b0_0 .var "save_to_hist", 0 0;
v000002477fbe3fd0_0 .net "start", 0 0, v000002477fbe7190_0;  1 drivers
v000002477fbe3a30_0 .var/2s "state", 31 0;
v000002477fbe46b0_0 .net "x", 5 0, v000002477fbe7370_0;  1 drivers
v000002477fbe41b0_0 .net/s "x_grad_in", 7 0, v000002477fbe8270_0;  1 drivers
v000002477fbe4070_0 .net "x_read_addr", 11 0, v000002477fbe3030_0;  alias, 1 drivers
v000002477fbe4110_0 .net "y", 5 0, v000002477fbe88b0_0;  1 drivers
v000002477fbe4890_0 .net/s "y_grad_in", 7 0, v000002477fbe8270_0;  alias, 1 drivers
v000002477fbe4250_0 .net "y_read_addr", 11 0, v000002477fbe3b70_0;  alias, 1 drivers
S_000002477fbe0e80 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000002477fbe0b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 12 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 6 "center_addr_x";
    .port_info 9 /INPUT 6 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000002477fb87880 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000002477fb878b8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000002477fb878f0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
enum000002477fa9aa90 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000002477fbf32c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbe4750_0 .net/2u *"_ivl_0", 7 0, L_000002477fbf32c8;  1 drivers
L_000002477fbf3310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbe4430_0 .net/2u *"_ivl_4", 7 0, L_000002477fbf3310;  1 drivers
v000002477fbe2c70_0 .var "bin_out", 2 0;
v000002477fbe3c10_0 .net "center_addr_x", 5 0, v000002477fbe4930_0;  1 drivers
v000002477fbe3850_0 .net "center_addr_y", 5 0, v000002477fbe4610_0;  1 drivers
v000002477fbe2e50_0 .net "clk_in", 0 0, v000002477fbebc10_0;  alias, 1 drivers
v000002477fbe3d50_0 .net "rst_in", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
v000002477fbe3cb0_0 .var/2s "state", 31 0;
v000002477fbe3df0_0 .var "state_num", 1 0;
v000002477fbe2ef0_0 .net "valid_in", 0 0, v000002477fbe4570_0;  1 drivers
v000002477fbe42f0_0 .var "valid_out", 0 0;
v000002477fbe3530_0 .var "x_grad", 7 0;
v000002477fbe33f0_0 .net "x_grad_neg", 7 0, L_000002477fbeeaf0;  1 drivers
v000002477fbe3490_0 .net "x_pixel_in", 7 0, v000002477fbe8270_0;  alias, 1 drivers
v000002477fbe3030_0 .var "x_read_addr", 11 0;
v000002477fbe3990_0 .var "x_read_addr_valid", 0 0;
v000002477fbe2f90_0 .var "x_read_addr_valid_pipe", 1 0;
v000002477fbe2b30_0 .var "y_grad", 7 0;
v000002477fbe2bd0_0 .net "y_grad_neg", 7 0, L_000002477fbee5f0;  1 drivers
v000002477fbe47f0_0 .net "y_pixel_in", 7 0, v000002477fbe8270_0;  alias, 1 drivers
v000002477fbe3b70_0 .var "y_read_addr", 11 0;
v000002477fbe2d10_0 .var "y_read_addr_valid", 0 0;
v000002477fbe3ad0_0 .var "y_read_addr_valid_pipe", 1 0;
E_000002477fb266e0 .event anyedge, v000002477fbe3cb0_0;
L_000002477fbeeaf0 .arith/sub 8, L_000002477fbf32c8, v000002477fbe3530_0;
L_000002477fbee5f0 .arith/sub 8, L_000002477fbf3310, v000002477fbe2b30_0;
S_000002477fbe1c90 .scope module, "O2_hist" "histogram" 5 176, 6 5 0, S_000002477fbe11a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 5 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 10 "x_read_addr";
    .port_info 8 /OUTPUT 10 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000002477fbe0460 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000002477fbe0498 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000100000>;
P_000002477fbe04d0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000002477fbe0508 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
enum000002477fa9ae60 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000002477fbe5ea0_0 .net "bin_out", 2 0, v000002477fbe35d0_0;  1 drivers
v000002477fbe5860_0 .var "center_addr_x", 4 0;
v000002477fbe64e0_0 .var "center_addr_y", 4 0;
v000002477fbe6300_0 .net "clk_in", 0 0, v000002477fbebc10_0;  alias, 1 drivers
v000002477fbe6940_0 .var "histogram_done", 0 0;
v000002477fbe6760_0 .var "histogram_out", 23 0;
v000002477fbe6080_0 .var "last_save", 0 0;
v000002477fbe59a0_0 .var "orientation_valid_in", 0 0;
v000002477fbe5180_0 .net "orientation_valid_out", 0 0, v000002477fbe6580_0;  1 drivers
v000002477fbe5e00_0 .net "rst_in", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
v000002477fbe5cc0_0 .var "save_to_hist", 0 0;
v000002477fbe5a40_0 .net "start", 0 0, v000002477fbe94c0_0;  1 drivers
v000002477fbe5b80_0 .var/2s "state", 31 0;
v000002477fbe4fa0_0 .net "x", 4 0, v000002477fbe8d40_0;  1 drivers
v000002477fbe6800_0 .net/s "x_grad_in", 7 0, v000002477fbe9a60_0;  1 drivers
v000002477fbe52c0_0 .net "x_read_addr", 9 0, v000002477fbe5900_0;  alias, 1 drivers
v000002477fbe5040_0 .net "y", 4 0, v000002477fbe92e0_0;  1 drivers
v000002477fbe50e0_0 .net/s "y_grad_in", 7 0, v000002477fbe9a60_0;  alias, 1 drivers
v000002477fbe68a0_0 .net "y_read_addr", 9 0, v000002477fbe63a0_0;  alias, 1 drivers
S_000002477fbe1fb0 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000002477fbe1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 10 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 5 "center_addr_x";
    .port_info 9 /INPUT 5 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000002477fb87250 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000002477fb87288 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000002477fb872c0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
enum000002477fa2b2f0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000002477fbf3358 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbe3170_0 .net/2u *"_ivl_0", 7 0, L_000002477fbf3358;  1 drivers
L_000002477fbf33a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbe4390_0 .net/2u *"_ivl_4", 7 0, L_000002477fbf33a0;  1 drivers
v000002477fbe35d0_0 .var "bin_out", 2 0;
v000002477fbe2a90_0 .net "center_addr_x", 4 0, v000002477fbe5860_0;  1 drivers
v000002477fbe3210_0 .net "center_addr_y", 4 0, v000002477fbe64e0_0;  1 drivers
v000002477fbe3350_0 .net "clk_in", 0 0, v000002477fbebc10_0;  alias, 1 drivers
v000002477fbe3670_0 .net "rst_in", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
v000002477fbe3710_0 .var/2s "state", 31 0;
v000002477fbe61c0_0 .var "state_num", 1 0;
v000002477fbe54a0_0 .net "valid_in", 0 0, v000002477fbe59a0_0;  1 drivers
v000002477fbe6580_0 .var "valid_out", 0 0;
v000002477fbe6260_0 .var "x_grad", 7 0;
v000002477fbe5fe0_0 .net "x_grad_neg", 7 0, L_000002477fbedfb0;  1 drivers
v000002477fbe6620_0 .net "x_pixel_in", 7 0, v000002477fbe9a60_0;  alias, 1 drivers
v000002477fbe5900_0 .var "x_read_addr", 9 0;
v000002477fbe6440_0 .var "x_read_addr_valid", 0 0;
v000002477fbe57c0_0 .var "x_read_addr_valid_pipe", 1 0;
v000002477fbe5220_0 .var "y_grad", 7 0;
v000002477fbe4aa0_0 .net "y_grad_neg", 7 0, L_000002477fbee690;  1 drivers
v000002477fbe4be0_0 .net "y_pixel_in", 7 0, v000002477fbe9a60_0;  alias, 1 drivers
v000002477fbe63a0_0 .var "y_read_addr", 9 0;
v000002477fbe5ae0_0 .var "y_read_addr_valid", 0 0;
v000002477fbe66c0_0 .var "y_read_addr_valid_pipe", 1 0;
E_000002477fb27460 .event anyedge, v000002477fbe3710_0;
L_000002477fbedfb0 .arith/sub 8, L_000002477fbf3358, v000002477fbe6260_0;
L_000002477fbee690 .arith/sub 8, L_000002477fbf33a0, v000002477fbe5220_0;
S_000002477fbe22d0 .scope module, "O3_hist" "histogram" 5 201, 6 5 0, S_000002477fbe11a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 4 "x";
    .port_info 4 /INPUT 4 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 8 "x_read_addr";
    .port_info 8 /OUTPUT 8 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000002477fbe0550 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000002477fbe0588 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000010000>;
P_000002477fbe05c0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000002477fbe05f8 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
enum000002477fa2d6d0 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000002477fbe7910_0 .net "bin_out", 2 0, v000002477fbe4b40_0;  1 drivers
v000002477fbe7d70_0 .var "center_addr_x", 3 0;
v000002477fbe84f0_0 .var "center_addr_y", 3 0;
v000002477fbe7cd0_0 .net "clk_in", 0 0, v000002477fbebc10_0;  alias, 1 drivers
v000002477fbe7a50_0 .var "histogram_done", 0 0;
v000002477fbe8450_0 .var "histogram_out", 23 0;
v000002477fbe6fb0_0 .var "last_save", 0 0;
v000002477fbe7e10_0 .var "orientation_valid_in", 0 0;
v000002477fbe6e70_0 .net "orientation_valid_out", 0 0, v000002477fbe5680_0;  1 drivers
v000002477fbe77d0_0 .net "rst_in", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
v000002477fbe7550_0 .var "save_to_hist", 0 0;
v000002477fbe8590_0 .net "start", 0 0, v000002477fbea0a0_0;  1 drivers
v000002477fbe70f0_0 .var/2s "state", 31 0;
v000002477fbe7230_0 .net "x", 3 0, v000002477fbea1e0_0;  1 drivers
v000002477fbe7af0_0 .net/s "x_grad_in", 7 0, v000002477fbe9ec0_0;  1 drivers
v000002477fbe7410_0 .net "x_read_addr", 7 0, v000002477fbe5c20_0;  alias, 1 drivers
v000002477fbe75f0_0 .net "y", 3 0, v000002477fbe9e20_0;  1 drivers
v000002477fbe7690_0 .net/s "y_grad_in", 7 0, v000002477fbe9ec0_0;  alias, 1 drivers
v000002477fbe7b90_0 .net "y_read_addr", 7 0, v000002477fbe8770_0;  alias, 1 drivers
S_000002477fbe0cf0 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000002477fbe22d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 8 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 4 "center_addr_x";
    .port_info 9 /INPUT 4 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000002477fb87930 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000002477fb87968 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000002477fb879a0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
enum000002477fa2daa0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000002477fbf33e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbe5540_0 .net/2u *"_ivl_0", 7 0, L_000002477fbf33e8;  1 drivers
L_000002477fbf3430 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002477fbe5360_0 .net/2u *"_ivl_4", 7 0, L_000002477fbf3430;  1 drivers
v000002477fbe4b40_0 .var "bin_out", 2 0;
v000002477fbe5400_0 .net "center_addr_x", 3 0, v000002477fbe7d70_0;  1 drivers
v000002477fbe4c80_0 .net "center_addr_y", 3 0, v000002477fbe84f0_0;  1 drivers
v000002477fbe4d20_0 .net "clk_in", 0 0, v000002477fbebc10_0;  alias, 1 drivers
v000002477fbe4dc0_0 .net "rst_in", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
v000002477fbe55e0_0 .var/2s "state", 31 0;
v000002477fbe4e60_0 .var "state_num", 1 0;
v000002477fbe5d60_0 .net "valid_in", 0 0, v000002477fbe7e10_0;  1 drivers
v000002477fbe5680_0 .var "valid_out", 0 0;
v000002477fbe5720_0 .var "x_grad", 7 0;
v000002477fbe5f40_0 .net "x_grad_neg", 7 0, L_000002477fbedbf0;  1 drivers
v000002477fbe6120_0 .net "x_pixel_in", 7 0, v000002477fbe9ec0_0;  alias, 1 drivers
v000002477fbe5c20_0 .var "x_read_addr", 7 0;
v000002477fbe4f00_0 .var "x_read_addr_valid", 0 0;
v000002477fbe7c30_0 .var "x_read_addr_valid_pipe", 1 0;
v000002477fbe74b0_0 .var "y_grad", 7 0;
v000002477fbe7050_0 .net "y_grad_neg", 7 0, L_000002477fbeeb90;  1 drivers
v000002477fbe79b0_0 .net "y_pixel_in", 7 0, v000002477fbe9ec0_0;  alias, 1 drivers
v000002477fbe8770_0 .var "y_read_addr", 7 0;
v000002477fbe6b50_0 .var "y_read_addr_valid", 0 0;
v000002477fbe7870_0 .var "y_read_addr_valid_pipe", 1 0;
E_000002477fb26c20 .event anyedge, v000002477fbe55e0_0;
L_000002477fbedbf0 .arith/sub 8, L_000002477fbf33e8, v000002477fbe5720_0;
L_000002477fbeeb90 .arith/sub 8, L_000002477fbf3430, v000002477fbe74b0_0;
S_000002477fbe14c0 .scope module, "keypoints" "xilinx_single_port_ram_read_first" 3 84, 4 12 0, S_000002477fb6cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 13 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 13 "douta";
P_000002477fbe0370 .param/str "INIT_FILE" 0 4 16, "keypoints.mem";
P_000002477fbe03a8 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000001111101000>;
P_000002477fbe03e0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002477fbe0418 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001101>;
v000002477fbea5a0 .array "BRAM", 0 999, 12 0;
v000002477fbe8ac0_0 .net "addra", 9 0, v000002477fbea000_0;  alias, 1 drivers
v000002477fbec430_0 .net "clka", 0 0, v000002477fbebc10_0;  alias, 1 drivers
L_000002477fbf3478 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000002477fbed290_0 .net "dina", 12 0, L_000002477fbf3478;  1 drivers
v000002477fbebad0_0 .net "douta", 12 0, L_000002477fb75d30;  alias, 1 drivers
L_000002477fbf3508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbec250_0 .net "ena", 0 0, L_000002477fbf3508;  1 drivers
v000002477fbed330_0 .var "ram_data", 12 0;
L_000002477fbf3550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002477fbeb530_0 .net "regcea", 0 0, L_000002477fbf3550;  1 drivers
v000002477fbeb2b0_0 .net "rsta", 0 0, v000002477fbeb5d0_0;  alias, 1 drivers
L_000002477fbf34c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002477fbec110_0 .net "wea", 0 0, L_000002477fbf34c0;  1 drivers
S_000002477fbe2140 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002477fbe14c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbe2140
v000002477fbea3c0_0 .var/i "depth", 31 0;
TD_descriptors_tb.keypoints.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v000002477fbea3c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v000002477fbea3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbea3c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_000002477fbe2460 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002477fbe14c0;
 .timescale -9 -12;
L_000002477fb75d30 .functor BUFZ 13, v000002477fbea460_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000002477fbea460_0 .var "douta_reg", 12 0;
S_000002477fbe25f0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002477fbe14c0;
 .timescale -9 -12;
S_000002477f9f1a90 .scope module, "gradient_image" "gradient_image" 8 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
    .port_info 13 /OUTPUT 3 "state_num";
P_000002477fb87eb0 .param/l "BIT_DEPTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_000002477fb87ee8 .param/l "HEIGHT" 0 8 7, +C4<00000000000000000000000001000000>;
P_000002477fb87f20 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000001000000>;
enum000002477fa2ee60 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6,
   "CONTINUE" 7
 ;
v000002477fbeb670_0 .var "center_addr_x", 5 0;
v000002477fbebcb0_0 .var "center_addr_y", 5 0;
o000002477fb8d438 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbec7f0_0 .net "clk_in", 0 0, o000002477fb8d438;  0 drivers
o000002477fb8d468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002477fbeb490_0 .net "ext_pixel_in", 7 0, o000002477fb8d468;  0 drivers
v000002477fbeba30_0 .var "ext_read_addr", 11 0;
v000002477fbeccf0_0 .var "ext_read_addr_valid", 0 0;
v000002477fbeced0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000002477fbebe90_0 .var "gradient_done", 0 0;
v000002477fbebf30_0 .var/s "pixel1_signed", 8 0;
v000002477fbeca70_0 .var/s "pixel2_signed", 8 0;
o000002477fb8d5b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbed5b0_0 .net "rst_in", 0 0, o000002477fb8d5b8;  0 drivers
o000002477fb8d5e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbecb10_0 .net "start_in", 0 0, o000002477fb8d5e8;  0 drivers
v000002477fbecf70_0 .var/2s "state", 31 0;
v000002477fbed010_0 .var "state_num", 2 0;
v000002477fbed0b0_0 .var "x_pixel_out", 7 0;
v000002477fbed470_0 .var "x_write_addr", 11 0;
v000002477fbed650_0 .var "x_write_valid", 0 0;
v000002477fbeaef0_0 .var "y_pixel_out", 7 0;
v000002477fbeaf90_0 .var "y_write_addr", 11 0;
v000002477fbeb030_0 .var "y_write_valid", 0 0;
E_000002477fb270a0 .event posedge, v000002477fbec7f0_0;
E_000002477fb26c60 .event anyedge, v000002477fbecf70_0;
S_000002477f9f1c20 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_000002477f9f1db0 .param/str "INIT_FILE" 0 9 14, "\000";
P_000002477f9f1de8 .param/l "RAM_DEPTH" 0 9 12, +C4<00000000000000000000010000000000>;
P_000002477f9f1e20 .param/str "RAM_PERFORMANCE" 0 9 13, "HIGH_PERFORMANCE";
P_000002477f9f1e58 .param/l "RAM_WIDTH" 0 9 11, +C4<00000000000000000000000000010010>;
v000002477fbeddd0 .array "BRAM", 0 1023, 17 0;
o000002477fb8db28 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000002477fbed970_0 .net "addra", 9 0, o000002477fb8db28;  0 drivers
o000002477fb8db58 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000002477fbed790_0 .net "addrb", 9 0, o000002477fb8db58;  0 drivers
o000002477fb8db88 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbedb50_0 .net "clka", 0 0, o000002477fb8db88;  0 drivers
o000002477fb8dbb8 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbee7d0_0 .net "clkb", 0 0, o000002477fb8dbb8;  0 drivers
o000002477fb8dbe8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000002477fbee870_0 .net "dina", 17 0, o000002477fb8dbe8;  0 drivers
o000002477fb8dc18 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000002477fbeda10_0 .net "dinb", 17 0, o000002477fb8dc18;  0 drivers
v000002477fbee910_0 .net "douta", 17 0, L_000002477fb76430;  1 drivers
v000002477fbeea50_0 .net "doutb", 17 0, L_000002477fb75320;  1 drivers
o000002477fb8dca8 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbedf10_0 .net "ena", 0 0, o000002477fb8dca8;  0 drivers
o000002477fb8dcd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbee370_0 .net "enb", 0 0, o000002477fb8dcd8;  0 drivers
v000002477fbee4b0_0 .var/i "idx", 31 0;
v000002477fbed8d0_0 .var "ram_data_a", 17 0;
v000002477fbedab0_0 .var "ram_data_b", 17 0;
o000002477fb8dd98 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbee0f0_0 .net "regcea", 0 0, o000002477fb8dd98;  0 drivers
o000002477fb8ddc8 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbee2d0_0 .net "regceb", 0 0, o000002477fb8ddc8;  0 drivers
o000002477fb8ddf8 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbed830_0 .net "rsta", 0 0, o000002477fb8ddf8;  0 drivers
o000002477fb8de28 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbee230_0 .net "rstb", 0 0, o000002477fb8de28;  0 drivers
o000002477fb8de58 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbee730_0 .net "wea", 0 0, o000002477fb8de58;  0 drivers
o000002477fb8de88 .functor BUFZ 1, C4<z>; HiZ drive
v000002477fbedd30_0 .net "web", 0 0, o000002477fb8de88;  0 drivers
S_000002477fbe0840 .scope function.vec4.u32, "clogb2" "clogb2" 9 113, 9 113 0, S_000002477f9f1c20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002477fbe0840
v000002477fbedc90_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v000002477fbedc90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v000002477fbedc90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002477fbedc90_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_000002477fbe1330 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 9 49, 9 49 0, S_000002477f9f1c20;
 .timescale -9 -12;
v000002477fbee9b0_0 .var/i "ram_index", 31 0;
S_000002477fbf2cb0 .scope generate, "output_register" "output_register" 9 81, 9 81 0, S_000002477f9f1c20;
 .timescale -9 -12;
L_000002477fb76430 .functor BUFZ 18, v000002477fbed6f0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_000002477fb75320 .functor BUFZ 18, v000002477fbee190_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000002477fbed6f0_0 .var "douta_reg", 17 0;
v000002477fbee190_0 .var "doutb_reg", 17 0;
E_000002477fb271a0 .event posedge, v000002477fbee7d0_0;
E_000002477fb26ce0 .event posedge, v000002477fbedb50_0;
    .scope S_000002477fbe0e80;
T_14 ;
Ewait_0 .event/or E_000002477fb266e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002477fbe3cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002477fbe3df0_0, 0, 2;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002477fbe3df0_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002477fbe3df0_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002477fbe3df0_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002477fbe0e80;
T_15 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe3990_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe2f90_0, 4, 5;
    %load/vec4 v000002477fbe2f90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe2f90_0, 4, 5;
    %load/vec4 v000002477fbe2d10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3ad0_0, 4, 5;
    %load/vec4 v000002477fbe3ad0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3ad0_0, 4, 5;
    %jmp T_15;
    .thread T_15;
    .scope S_000002477fbe0e80;
T_16 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe3cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe3990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002477fbe3030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe2d10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002477fbe3b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe42f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002477fbe3990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe3990_0, 0;
T_16.2 ;
    %load/vec4 v000002477fbe2d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe2d10_0, 0;
T_16.4 ;
    %load/vec4 v000002477fbe42f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe42f0_0, 0;
T_16.6 ;
    %load/vec4 v000002477fbe3cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v000002477fbe2ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe3cb0_0, 0;
    %load/vec4 v000002477fbe3c10_0;
    %pad/u 32;
    %load/vec4 v000002477fbe3850_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbe3030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe3990_0, 0;
T_16.13 ;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v000002477fbe2f90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v000002477fbe3490_0;
    %assign/vec4 v000002477fbe3530_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbe3cb0_0, 0;
    %load/vec4 v000002477fbe3c10_0;
    %pad/u 32;
    %load/vec4 v000002477fbe3850_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbe3b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe2d10_0, 0;
T_16.15 ;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v000002477fbe3ad0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v000002477fbe47f0_0;
    %assign/vec4 v000002477fbe2b30_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002477fbe3cb0_0, 0;
T_16.17 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v000002477fbe3530_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.21, 4;
    %load/vec4 v000002477fbe2b30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %load/vec4 v000002477fbe3530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.24, 4;
    %load/vec4 v000002477fbe2b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v000002477fbe2b30_0;
    %load/vec4 v000002477fbe3530_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
T_16.26 ;
T_16.23 ;
T_16.19 ;
    %load/vec4 v000002477fbe3530_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.29, 4;
    %load/vec4 v000002477fbe2b30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.27, 8;
    %load/vec4 v000002477fbe3530_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.32, 4;
    %load/vec4 v000002477fbe2b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v000002477fbe33f0_0;
    %load/vec4 v000002477fbe2b30_0;
    %cmp/u;
    %jmp/0xz  T_16.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
    %jmp T_16.34;
T_16.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
T_16.34 ;
T_16.31 ;
T_16.27 ;
    %load/vec4 v000002477fbe3530_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.37, 4;
    %load/vec4 v000002477fbe2b30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %load/vec4 v000002477fbe3530_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.40, 4;
    %load/vec4 v000002477fbe2b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v000002477fbe2bd0_0;
    %load/vec4 v000002477fbe33f0_0;
    %cmp/u;
    %jmp/0xz  T_16.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
T_16.42 ;
T_16.39 ;
T_16.35 ;
    %load/vec4 v000002477fbe3530_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.45, 4;
    %load/vec4 v000002477fbe2b30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.43, 8;
    %load/vec4 v000002477fbe3530_0;
    %load/vec4 v000002477fbe2bd0_0;
    %cmp/u;
    %jmp/0xz  T_16.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
    %jmp T_16.47;
T_16.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002477fbe2c70_0, 0;
T_16.47 ;
T_16.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe42f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe3cb0_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002477fbe0b60;
T_17 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe3f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbe4930_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbe4610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe4570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe44d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002477fbe3e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe32b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe2db0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002477fbe4570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe4570_0, 0;
T_17.2 ;
    %load/vec4 v000002477fbe44d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe44d0_0, 0;
T_17.4 ;
    %load/vec4 v000002477fbe32b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe32b0_0, 0;
    %load/vec4 v000002477fbe30d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.8 ;
    %load/vec4 v000002477fbe3e90_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3e90_0, 4, 5;
    %jmp T_17.17;
T_17.9 ;
    %load/vec4 v000002477fbe3e90_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3e90_0, 4, 5;
    %jmp T_17.17;
T_17.10 ;
    %load/vec4 v000002477fbe3e90_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3e90_0, 4, 5;
    %jmp T_17.17;
T_17.11 ;
    %load/vec4 v000002477fbe3e90_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3e90_0, 4, 5;
    %jmp T_17.17;
T_17.12 ;
    %load/vec4 v000002477fbe3e90_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3e90_0, 4, 5;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v000002477fbe3e90_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3e90_0, 4, 5;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v000002477fbe3e90_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3e90_0, 4, 5;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v000002477fbe3e90_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe3e90_0, 4, 5;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %load/vec4 v000002477fbe2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe2db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe44d0_0, 0;
T_17.18 ;
T_17.6 ;
    %load/vec4 v000002477fbe3a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe3a30_0, 0;
    %jmp T_17.26;
T_17.20 ;
    %load/vec4 v000002477fbe3fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002477fbe3e90_0, 0;
    %load/vec4 v000002477fbe46b0_0;
    %assign/vec4 v000002477fbe4930_0, 0;
    %load/vec4 v000002477fbe4110_0;
    %assign/vec4 v000002477fbe4610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe4570_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe3a30_0, 0;
T_17.27 ;
    %jmp T_17.26;
T_17.21 ;
    %load/vec4 v000002477fbe37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe32b0_0, 0;
    %load/vec4 v000002477fbe46b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002477fbe4930_0, 0;
    %load/vec4 v000002477fbe4110_0;
    %assign/vec4 v000002477fbe4610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe4570_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbe3a30_0, 0;
T_17.29 ;
    %jmp T_17.26;
T_17.22 ;
    %load/vec4 v000002477fbe37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe32b0_0, 0;
    %load/vec4 v000002477fbe46b0_0;
    %assign/vec4 v000002477fbe4930_0, 0;
    %load/vec4 v000002477fbe4110_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002477fbe4610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe4570_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002477fbe3a30_0, 0;
T_17.31 ;
    %jmp T_17.26;
T_17.23 ;
    %load/vec4 v000002477fbe37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe32b0_0, 0;
    %load/vec4 v000002477fbe46b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002477fbe4930_0, 0;
    %load/vec4 v000002477fbe4110_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002477fbe4610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe4570_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002477fbe3a30_0, 0;
T_17.33 ;
    %jmp T_17.26;
T_17.24 ;
    %load/vec4 v000002477fbe37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe32b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe2db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe3a30_0, 0;
T_17.35 ;
    %jmp T_17.26;
T_17.26 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002477fbe1fb0;
T_18 ;
Ewait_1 .event/or E_000002477fb27460, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002477fbe3710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002477fbe61c0_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002477fbe61c0_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002477fbe61c0_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002477fbe61c0_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002477fbe1fb0;
T_19 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe6440_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe57c0_0, 4, 5;
    %load/vec4 v000002477fbe57c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe57c0_0, 4, 5;
    %load/vec4 v000002477fbe5ae0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe66c0_0, 4, 5;
    %load/vec4 v000002477fbe66c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe66c0_0, 4, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_000002477fbe1fb0;
T_20 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe3670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe3710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6440_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002477fbe5900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe5ae0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002477fbe63a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6580_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002477fbe6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6440_0, 0;
T_20.2 ;
    %load/vec4 v000002477fbe5ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe5ae0_0, 0;
T_20.4 ;
    %load/vec4 v000002477fbe6580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6580_0, 0;
T_20.6 ;
    %load/vec4 v000002477fbe3710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v000002477fbe54a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe3710_0, 0;
    %load/vec4 v000002477fbe2a90_0;
    %pad/u 32;
    %load/vec4 v000002477fbe3210_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002477fbe5900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe6440_0, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v000002477fbe57c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v000002477fbe6620_0;
    %assign/vec4 v000002477fbe6260_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbe3710_0, 0;
    %load/vec4 v000002477fbe2a90_0;
    %pad/u 32;
    %load/vec4 v000002477fbe3210_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000002477fbe63a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe5ae0_0, 0;
T_20.15 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v000002477fbe66c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v000002477fbe4be0_0;
    %assign/vec4 v000002477fbe5220_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002477fbe3710_0, 0;
T_20.17 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v000002477fbe6260_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.21, 4;
    %load/vec4 v000002477fbe5220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v000002477fbe6260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.24, 4;
    %load/vec4 v000002477fbe5220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v000002477fbe5220_0;
    %load/vec4 v000002477fbe6260_0;
    %cmp/u;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
T_20.26 ;
T_20.23 ;
T_20.19 ;
    %load/vec4 v000002477fbe6260_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.29, 4;
    %load/vec4 v000002477fbe5220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %load/vec4 v000002477fbe6260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v000002477fbe5220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v000002477fbe5fe0_0;
    %load/vec4 v000002477fbe5220_0;
    %cmp/u;
    %jmp/0xz  T_20.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
T_20.34 ;
T_20.31 ;
T_20.27 ;
    %load/vec4 v000002477fbe6260_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.37, 4;
    %load/vec4 v000002477fbe5220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v000002477fbe6260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.40, 4;
    %load/vec4 v000002477fbe5220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %load/vec4 v000002477fbe4aa0_0;
    %load/vec4 v000002477fbe5fe0_0;
    %cmp/u;
    %jmp/0xz  T_20.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
T_20.42 ;
T_20.39 ;
T_20.35 ;
    %load/vec4 v000002477fbe6260_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.45, 4;
    %load/vec4 v000002477fbe5220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.43, 8;
    %load/vec4 v000002477fbe6260_0;
    %load/vec4 v000002477fbe4aa0_0;
    %cmp/u;
    %jmp/0xz  T_20.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
    %jmp T_20.47;
T_20.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002477fbe35d0_0, 0;
T_20.47 ;
T_20.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe6580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe3710_0, 0;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002477fbe1c90;
T_21 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002477fbe5860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002477fbe64e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe59a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6940_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002477fbe6760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe5cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6080_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002477fbe59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe59a0_0, 0;
T_21.2 ;
    %load/vec4 v000002477fbe6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6940_0, 0;
T_21.4 ;
    %load/vec4 v000002477fbe5cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe5cc0_0, 0;
    %load/vec4 v000002477fbe5ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.17;
T_21.8 ;
    %load/vec4 v000002477fbe6760_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe6760_0, 4, 5;
    %jmp T_21.17;
T_21.9 ;
    %load/vec4 v000002477fbe6760_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe6760_0, 4, 5;
    %jmp T_21.17;
T_21.10 ;
    %load/vec4 v000002477fbe6760_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe6760_0, 4, 5;
    %jmp T_21.17;
T_21.11 ;
    %load/vec4 v000002477fbe6760_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe6760_0, 4, 5;
    %jmp T_21.17;
T_21.12 ;
    %load/vec4 v000002477fbe6760_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe6760_0, 4, 5;
    %jmp T_21.17;
T_21.13 ;
    %load/vec4 v000002477fbe6760_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe6760_0, 4, 5;
    %jmp T_21.17;
T_21.14 ;
    %load/vec4 v000002477fbe6760_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe6760_0, 4, 5;
    %jmp T_21.17;
T_21.15 ;
    %load/vec4 v000002477fbe6760_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe6760_0, 4, 5;
    %jmp T_21.17;
T_21.17 ;
    %pop/vec4 1;
    %load/vec4 v000002477fbe6080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe6940_0, 0;
T_21.18 ;
T_21.6 ;
    %load/vec4 v000002477fbe5b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe5b80_0, 0;
    %jmp T_21.26;
T_21.20 ;
    %load/vec4 v000002477fbe5a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002477fbe6760_0, 0;
    %load/vec4 v000002477fbe4fa0_0;
    %assign/vec4 v000002477fbe5860_0, 0;
    %load/vec4 v000002477fbe5040_0;
    %assign/vec4 v000002477fbe64e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe59a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe5b80_0, 0;
T_21.27 ;
    %jmp T_21.26;
T_21.21 ;
    %load/vec4 v000002477fbe5180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe5cc0_0, 0;
    %load/vec4 v000002477fbe4fa0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002477fbe5860_0, 0;
    %load/vec4 v000002477fbe5040_0;
    %assign/vec4 v000002477fbe64e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe59a0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbe5b80_0, 0;
T_21.29 ;
    %jmp T_21.26;
T_21.22 ;
    %load/vec4 v000002477fbe5180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe5cc0_0, 0;
    %load/vec4 v000002477fbe4fa0_0;
    %assign/vec4 v000002477fbe5860_0, 0;
    %load/vec4 v000002477fbe5040_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002477fbe64e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe59a0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002477fbe5b80_0, 0;
T_21.31 ;
    %jmp T_21.26;
T_21.23 ;
    %load/vec4 v000002477fbe5180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe5cc0_0, 0;
    %load/vec4 v000002477fbe4fa0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002477fbe5860_0, 0;
    %load/vec4 v000002477fbe5040_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002477fbe64e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe59a0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002477fbe5b80_0, 0;
T_21.33 ;
    %jmp T_21.26;
T_21.24 ;
    %load/vec4 v000002477fbe5180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe5cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe6080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe5b80_0, 0;
T_21.35 ;
    %jmp T_21.26;
T_21.26 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002477fbe0cf0;
T_22 ;
Ewait_2 .event/or E_000002477fb26c20, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002477fbe55e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002477fbe4e60_0, 0, 2;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002477fbe4e60_0, 0, 2;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002477fbe4e60_0, 0, 2;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002477fbe4e60_0, 0, 2;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000002477fbe0cf0;
T_23 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe4f00_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe7c30_0, 4, 5;
    %load/vec4 v000002477fbe7c30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe7c30_0, 4, 5;
    %load/vec4 v000002477fbe6b50_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe7870_0, 4, 5;
    %load/vec4 v000002477fbe7870_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe7870_0, 4, 5;
    %jmp T_23;
    .thread T_23;
    .scope S_000002477fbe0cf0;
T_24 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe55e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe4f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbe5c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbe8770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe5680_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000002477fbe4f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe4f00_0, 0;
T_24.2 ;
    %load/vec4 v000002477fbe6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6b50_0, 0;
T_24.4 ;
    %load/vec4 v000002477fbe5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe5680_0, 0;
T_24.6 ;
    %load/vec4 v000002477fbe55e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %jmp T_24.12;
T_24.8 ;
    %load/vec4 v000002477fbe5d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe55e0_0, 0;
    %load/vec4 v000002477fbe5400_0;
    %pad/u 32;
    %load/vec4 v000002477fbe4c80_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002477fbe5c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe4f00_0, 0;
T_24.13 ;
    %jmp T_24.12;
T_24.9 ;
    %load/vec4 v000002477fbe7c30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v000002477fbe6120_0;
    %assign/vec4 v000002477fbe5720_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbe55e0_0, 0;
    %load/vec4 v000002477fbe5400_0;
    %pad/u 32;
    %load/vec4 v000002477fbe4c80_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000002477fbe8770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe6b50_0, 0;
T_24.15 ;
    %jmp T_24.12;
T_24.10 ;
    %load/vec4 v000002477fbe7870_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %load/vec4 v000002477fbe79b0_0;
    %assign/vec4 v000002477fbe74b0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002477fbe55e0_0, 0;
T_24.17 ;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000002477fbe5720_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.21, 4;
    %load/vec4 v000002477fbe74b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.19, 8;
    %load/vec4 v000002477fbe5720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.24, 4;
    %load/vec4 v000002477fbe74b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000002477fbe74b0_0;
    %load/vec4 v000002477fbe5720_0;
    %cmp/u;
    %jmp/0xz  T_24.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
    %jmp T_24.26;
T_24.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
T_24.26 ;
T_24.23 ;
T_24.19 ;
    %load/vec4 v000002477fbe5720_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.29, 4;
    %load/vec4 v000002477fbe74b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v000002477fbe5720_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.32, 4;
    %load/vec4 v000002477fbe74b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
    %jmp T_24.31;
T_24.30 ;
    %load/vec4 v000002477fbe5f40_0;
    %load/vec4 v000002477fbe74b0_0;
    %cmp/u;
    %jmp/0xz  T_24.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
    %jmp T_24.34;
T_24.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
T_24.34 ;
T_24.31 ;
T_24.27 ;
    %load/vec4 v000002477fbe5720_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.37, 4;
    %load/vec4 v000002477fbe74b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.35, 8;
    %load/vec4 v000002477fbe5720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.40, 4;
    %load/vec4 v000002477fbe74b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %load/vec4 v000002477fbe7050_0;
    %load/vec4 v000002477fbe5f40_0;
    %cmp/u;
    %jmp/0xz  T_24.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
    %jmp T_24.42;
T_24.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
T_24.42 ;
T_24.39 ;
T_24.35 ;
    %load/vec4 v000002477fbe5720_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.45, 4;
    %load/vec4 v000002477fbe74b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.43, 8;
    %load/vec4 v000002477fbe5720_0;
    %load/vec4 v000002477fbe7050_0;
    %cmp/u;
    %jmp/0xz  T_24.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
    %jmp T_24.47;
T_24.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002477fbe4b40_0, 0;
T_24.47 ;
T_24.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe55e0_0, 0;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002477fbe22d0;
T_25 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbe77d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002477fbe7d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002477fbe84f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe7e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe7a50_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002477fbe8450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe7550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6fb0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002477fbe7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe7e10_0, 0;
T_25.2 ;
    %load/vec4 v000002477fbe7a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe7a50_0, 0;
T_25.4 ;
    %load/vec4 v000002477fbe7550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe7550_0, 0;
    %load/vec4 v000002477fbe7910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %jmp T_25.17;
T_25.8 ;
    %load/vec4 v000002477fbe8450_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe8450_0, 4, 5;
    %jmp T_25.17;
T_25.9 ;
    %load/vec4 v000002477fbe8450_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe8450_0, 4, 5;
    %jmp T_25.17;
T_25.10 ;
    %load/vec4 v000002477fbe8450_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe8450_0, 4, 5;
    %jmp T_25.17;
T_25.11 ;
    %load/vec4 v000002477fbe8450_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe8450_0, 4, 5;
    %jmp T_25.17;
T_25.12 ;
    %load/vec4 v000002477fbe8450_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe8450_0, 4, 5;
    %jmp T_25.17;
T_25.13 ;
    %load/vec4 v000002477fbe8450_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe8450_0, 4, 5;
    %jmp T_25.17;
T_25.14 ;
    %load/vec4 v000002477fbe8450_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe8450_0, 4, 5;
    %jmp T_25.17;
T_25.15 ;
    %load/vec4 v000002477fbe8450_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbe8450_0, 4, 5;
    %jmp T_25.17;
T_25.17 ;
    %pop/vec4 1;
    %load/vec4 v000002477fbe6fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe6fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7a50_0, 0;
T_25.18 ;
T_25.6 ;
    %load/vec4 v000002477fbe70f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe70f0_0, 0;
    %jmp T_25.26;
T_25.20 ;
    %load/vec4 v000002477fbe8590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000002477fbe8450_0, 0;
    %load/vec4 v000002477fbe7230_0;
    %assign/vec4 v000002477fbe7d70_0, 0;
    %load/vec4 v000002477fbe75f0_0;
    %assign/vec4 v000002477fbe84f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7e10_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe70f0_0, 0;
T_25.27 ;
    %jmp T_25.26;
T_25.21 ;
    %load/vec4 v000002477fbe6e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7550_0, 0;
    %load/vec4 v000002477fbe7230_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002477fbe7d70_0, 0;
    %load/vec4 v000002477fbe75f0_0;
    %assign/vec4 v000002477fbe84f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7e10_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbe70f0_0, 0;
T_25.29 ;
    %jmp T_25.26;
T_25.22 ;
    %load/vec4 v000002477fbe6e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7550_0, 0;
    %load/vec4 v000002477fbe7230_0;
    %assign/vec4 v000002477fbe7d70_0, 0;
    %load/vec4 v000002477fbe75f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002477fbe84f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7e10_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002477fbe70f0_0, 0;
T_25.31 ;
    %jmp T_25.26;
T_25.23 ;
    %load/vec4 v000002477fbe6e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7550_0, 0;
    %load/vec4 v000002477fbe7230_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002477fbe7d70_0, 0;
    %load/vec4 v000002477fbe75f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002477fbe84f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7e10_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002477fbe70f0_0, 0;
T_25.33 ;
    %jmp T_25.26;
T_25.24 ;
    %load/vec4 v000002477fbe6e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe7550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe6fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe70f0_0, 0;
T_25.35 ;
    %jmp T_25.26;
T_25.26 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002477fbe11a0;
T_26 ;
Ewait_3 .event/or E_000002477fb272e0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002477fbe8b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %jmp T_26.3;
T_26.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002477fbe8c00_0, 0, 2;
    %jmp T_26.3;
T_26.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002477fbe8c00_0, 0, 2;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002477fbe8c00_0, 0, 2;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %load/vec4 v000002477fbe9240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_26.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_26.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_26.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_26.11, 6;
    %jmp T_26.12;
T_26.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002477fbe8f20_0, 0, 4;
    %jmp T_26.12;
T_26.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002477fbe8f20_0, 0, 4;
    %jmp T_26.12;
T_26.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002477fbe8f20_0, 0, 4;
    %jmp T_26.12;
T_26.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002477fbe8f20_0, 0, 4;
    %jmp T_26.12;
T_26.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002477fbe8f20_0, 0, 4;
    %jmp T_26.12;
T_26.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002477fbe8f20_0, 0, 4;
    %jmp T_26.12;
T_26.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002477fbe8f20_0, 0, 4;
    %jmp T_26.12;
T_26.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002477fbe8f20_0, 0, 4;
    %jmp T_26.12;
T_26.12 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002477fbe11a0;
T_27 ;
Ewait_4 .event/or E_000002477fb27060, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000002477fbe8b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v000002477fbe81d0_0;
    %store/vec4 v000002477fbe7f50_0, 0, 12;
    %load/vec4 v000002477fbe81d0_0;
    %store/vec4 v000002477fbe8090_0, 0, 12;
    %load/vec4 v000002477fbe8310_0;
    %store/vec4 v000002477fbe6f10_0, 0, 12;
    %load/vec4 v000002477fbe8310_0;
    %store/vec4 v000002477fbe7eb0_0, 0, 12;
    %load/vec4 v000002477fbea280_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v000002477fbe7ff0_0;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v000002477fbe7730_0;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v000002477fbe8270_0, 0, 8;
    %load/vec4 v000002477fbea280_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.6, 8;
    %load/vec4 v000002477fbe86d0_0;
    %jmp/1 T_27.7, 8;
T_27.6 ; End of true expr.
    %load/vec4 v000002477fbe8630_0;
    %jmp/0 T_27.7, 8;
 ; End of false expr.
    %blend;
T_27.7;
    %store/vec4 v000002477fbe6bf0_0, 0, 8;
    %jmp T_27.3;
T_27.1 ;
    %load/vec4 v000002477fbe97e0_0;
    %store/vec4 v000002477fbe6c90_0, 0, 10;
    %load/vec4 v000002477fbe97e0_0;
    %store/vec4 v000002477fbe83b0_0, 0, 10;
    %load/vec4 v000002477fbea140_0;
    %store/vec4 v000002477fbe6dd0_0, 0, 10;
    %load/vec4 v000002477fbea140_0;
    %store/vec4 v000002477fbe8950_0, 0, 10;
    %load/vec4 v000002477fbea280_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.8, 8;
    %load/vec4 v000002477fbe6d30_0;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %load/vec4 v000002477fbe8810_0;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %store/vec4 v000002477fbe9a60_0, 0, 8;
    %load/vec4 v000002477fbea280_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.10, 8;
    %load/vec4 v000002477fbea8c0_0;
    %jmp/1 T_27.11, 8;
T_27.10 ; End of true expr.
    %load/vec4 v000002477fbe6ab0_0;
    %jmp/0 T_27.11, 8;
 ; End of false expr.
    %blend;
T_27.11;
    %store/vec4 v000002477fbe9b00_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v000002477fbe8de0_0;
    %store/vec4 v000002477fbe9060_0, 0, 8;
    %load/vec4 v000002477fbe8de0_0;
    %store/vec4 v000002477fbe8ca0_0, 0, 8;
    %load/vec4 v000002477fbe9100_0;
    %store/vec4 v000002477fbe9880_0, 0, 8;
    %load/vec4 v000002477fbe9100_0;
    %store/vec4 v000002477fbe9ba0_0, 0, 8;
    %load/vec4 v000002477fbea280_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.12, 8;
    %load/vec4 v000002477fbe9d80_0;
    %jmp/1 T_27.13, 8;
T_27.12 ; End of true expr.
    %load/vec4 v000002477fbe91a0_0;
    %jmp/0 T_27.13, 8;
 ; End of false expr.
    %blend;
T_27.13;
    %store/vec4 v000002477fbe9ec0_0, 0, 8;
    %load/vec4 v000002477fbea280_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.14, 8;
    %load/vec4 v000002477fbe9740_0;
    %jmp/1 T_27.15, 8;
T_27.14 ; End of true expr.
    %load/vec4 v000002477fbea640_0;
    %jmp/0 T_27.15, 8;
 ; End of false expr.
    %blend;
T_27.15;
    %store/vec4 v000002477fbe9ce0_0, 0, 8;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000002477fbe11a0;
T_28 ;
Ewait_5 .event/or E_000002477fb273e0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000002477fbe8b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v000002477fbe8e80_0;
    %store/vec4 v000002477fbe7190_0, 0, 1;
    %load/vec4 v000002477fbe8130_0;
    %store/vec4 v000002477fbea960_0, 0, 1;
    %load/vec4 v000002477fbe9600_0;
    %store/vec4 v000002477fbe7370_0, 0, 6;
    %load/vec4 v000002477fbe96a0_0;
    %store/vec4 v000002477fbe88b0_0, 0, 6;
    %load/vec4 v000002477fbe72d0_0;
    %store/vec4 v000002477fbea500_0, 0, 24;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v000002477fbe8e80_0;
    %store/vec4 v000002477fbe94c0_0, 0, 1;
    %load/vec4 v000002477fbea6e0_0;
    %store/vec4 v000002477fbea960_0, 0, 1;
    %load/vec4 v000002477fbe9600_0;
    %pad/u 5;
    %store/vec4 v000002477fbe8d40_0, 0, 5;
    %load/vec4 v000002477fbe96a0_0;
    %pad/u 5;
    %store/vec4 v000002477fbe92e0_0, 0, 5;
    %load/vec4 v000002477fbe9920_0;
    %store/vec4 v000002477fbea500_0, 0, 24;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v000002477fbe8e80_0;
    %store/vec4 v000002477fbea0a0_0, 0, 1;
    %load/vec4 v000002477fbe9c40_0;
    %store/vec4 v000002477fbea960_0, 0, 1;
    %load/vec4 v000002477fbe9600_0;
    %pad/u 4;
    %store/vec4 v000002477fbea1e0_0, 0, 4;
    %load/vec4 v000002477fbe96a0_0;
    %pad/u 4;
    %store/vec4 v000002477fbe9e20_0, 0, 4;
    %load/vec4 v000002477fbe99c0_0;
    %store/vec4 v000002477fbea500_0, 0, 24;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002477fbe11a0;
T_29 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbea320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe8b60_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002477fbea000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002477fbea780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002477fbe9f60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000002477fbe9240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %jmp T_29.10;
T_29.2 ;
    %load/vec4 v000002477fbe9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000002477fbea000_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002477fbea780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe8b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe9420_0, 0;
    %jmp T_29.12;
T_29.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe9420_0, 0;
T_29.12 ;
    %jmp T_29.10;
T_29.3 ;
    %load/vec4 v000002477fbea780_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.13, 4;
    %load/vec4 v000002477fbe8fc0_0;
    %cmpi/e 0, 0, 13;
    %jmp/0xz  T_29.15, 4;
    %load/vec4 v000002477fbea000_0;
    %addi 1, 0, 10;
    %assign/vec4 v000002477fbea000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002477fbea780_0, 0;
    %load/vec4 v000002477fbe8b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %jmp T_29.20;
T_29.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe8b60_0, 0;
    %jmp T_29.20;
T_29.18 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbe8b60_0, 0;
    %jmp T_29.20;
T_29.19 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %jmp T_29.20;
T_29.20 ;
    %pop/vec4 1;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v000002477fbe8fc0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002477fbea280_0, 0;
    %load/vec4 v000002477fbe8b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %jmp T_29.24;
T_29.21 ;
    %load/vec4 v000002477fbe8fc0_0;
    %parti/s 6, 7, 4;
    %assign/vec4 v000002477fbe9600_0, 0;
    %load/vec4 v000002477fbe8fc0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v000002477fbe96a0_0, 0;
    %jmp T_29.24;
T_29.22 ;
    %load/vec4 v000002477fbe8fc0_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %assign/vec4 v000002477fbe9600_0, 0;
    %load/vec4 v000002477fbe8fc0_0;
    %parti/s 5, 1, 2;
    %pad/u 6;
    %assign/vec4 v000002477fbe96a0_0, 0;
    %jmp T_29.24;
T_29.23 ;
    %load/vec4 v000002477fbe8fc0_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %assign/vec4 v000002477fbe9600_0, 0;
    %load/vec4 v000002477fbe8fc0_0;
    %parti/s 4, 1, 2;
    %pad/u 6;
    %assign/vec4 v000002477fbe96a0_0, 0;
    %jmp T_29.24;
T_29.24 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
T_29.16 ;
    %jmp T_29.14;
T_29.13 ;
    %load/vec4 v000002477fbea780_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002477fbea780_0, 0;
T_29.14 ;
    %jmp T_29.10;
T_29.4 ;
    %load/vec4 v000002477fbe9600_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.25, 5;
    %load/vec4 v000002477fbe9600_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000002477fbe9600_0, 0;
    %jmp T_29.26;
T_29.25 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbe9600_0, 0;
T_29.26 ;
    %load/vec4 v000002477fbe96a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.27, 5;
    %load/vec4 v000002477fbe96a0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000002477fbe96a0_0, 0;
    %jmp T_29.28;
T_29.27 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbe96a0_0, 0;
T_29.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %jmp T_29.10;
T_29.5 ;
    %load/vec4 v000002477fbea960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.29, 8;
    %load/vec4 v000002477fbe9600_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000002477fbe9600_0, 0;
    %load/vec4 v000002477fbe9f60_0;
    %addi 1, 0, 12;
    %assign/vec4 v000002477fbe9f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %jmp T_29.30;
T_29.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
T_29.30 ;
    %jmp T_29.10;
T_29.6 ;
    %load/vec4 v000002477fbea960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.31, 8;
    %load/vec4 v000002477fbe96a0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000002477fbe96a0_0, 0;
    %load/vec4 v000002477fbe9f60_0;
    %addi 1, 0, 12;
    %assign/vec4 v000002477fbe9f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %jmp T_29.32;
T_29.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
T_29.32 ;
    %jmp T_29.10;
T_29.7 ;
    %load/vec4 v000002477fbea960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.33, 8;
    %load/vec4 v000002477fbe9600_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000002477fbe9600_0, 0;
    %load/vec4 v000002477fbe9f60_0;
    %addi 1, 0, 12;
    %assign/vec4 v000002477fbe9f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %jmp T_29.34;
T_29.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
T_29.34 ;
    %jmp T_29.10;
T_29.8 ;
    %load/vec4 v000002477fbea960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.35, 8;
    %load/vec4 v000002477fbe9f60_0;
    %addi 1, 0, 12;
    %assign/vec4 v000002477fbe9f60_0, 0;
    %load/vec4 v000002477fbea000_0;
    %pad/u 32;
    %cmpi/u 4095, 0, 32;
    %jmp/0xz  T_29.37, 5;
    %load/vec4 v000002477fbea000_0;
    %addi 1, 0, 10;
    %assign/vec4 v000002477fbea000_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002477fbea780_0, 0;
    %jmp T_29.38;
T_29.37 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
T_29.38 ;
    %jmp T_29.36;
T_29.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbe8e80_0, 0;
T_29.36 ;
    %jmp T_29.10;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbe9420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbe9240_0, 0;
    %jmp T_29.10;
T_29.10 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002477fbe25f0;
T_30 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbe0370, v000002477fbea5a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_30;
    .scope S_000002477fbe2460;
T_31 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000002477fbea460_0, 0, 13;
    %end;
    .thread T_31, $init;
    .scope S_000002477fbe2460;
T_32 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbeb2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000002477fbea460_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002477fbeb530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000002477fbed330_0;
    %assign/vec4 v000002477fbea460_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002477fbe14c0;
T_33 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000002477fbed330_0, 0, 13;
    %end;
    .thread T_33, $init;
    .scope S_000002477fbe14c0;
T_34 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbec250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000002477fbec110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000002477fbed290_0;
    %load/vec4 v000002477fbe8ac0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbea5a0, 0, 4;
T_34.2 ;
    %load/vec4 v000002477fbe8ac0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000002477fbea5a0, 4;
    %assign/vec4 v000002477fbed330_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002477f9c9810;
T_35 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fa09e40, v000002477fb6bc10, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000002477f9c9680;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb6b350_0, 0, 8;
    %end;
    .thread T_36, $init;
    .scope S_000002477f9c9680;
T_37 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fb6b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fb6b350_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000002477fb6c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000002477fb6b670_0;
    %assign/vec4 v000002477fb6b350_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002477fa09cb0;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb6b670_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_000002477fa09cb0;
T_39 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fb6ad10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000002477fb6bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000002477fb6abd0_0;
    %load/vec4 v000002477fb6c2f0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fb6bc10, 0, 4;
T_39.2 ;
    %load/vec4 v000002477fb6c2f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002477fb6bc10, 4;
    %assign/vec4 v000002477fb6b670_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000002477fa0f8b0;
T_40 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477f9c99a0, v000002477fb6bcb0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_40;
    .scope S_000002477fa0f720;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb6c250_0, 0, 8;
    %end;
    .thread T_41, $init;
    .scope S_000002477fa0f720;
T_42 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fb6c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fb6c250_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000002477fb6c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000002477fb6aef0_0;
    %assign/vec4 v000002477fb6c250_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000002477f9b0330;
T_43 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb6aef0_0, 0, 8;
    %end;
    .thread T_43, $init;
    .scope S_000002477f9b0330;
T_44 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fb6bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v000002477fb6af90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v000002477fb6adb0_0;
    %load/vec4 v000002477fb6b2b0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fb6bcb0, 0, 4;
T_44.2 ;
    %load/vec4 v000002477fb6b2b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002477fb6bcb0, 4;
    %assign/vec4 v000002477fb6aef0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000002477fbd8070;
T_45 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fa0fa40, v000002477fb6c4d0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_45;
    .scope S_000002477f942b50;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb6c390_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_000002477f942b50;
T_47 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fb54e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fb6c390_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000002477fb55280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000002477fb53c00_0;
    %assign/vec4 v000002477fb6c390_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000002477f942830;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb53c00_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_000002477f942830;
T_49 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fb54060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v000002477fb55000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000002477fb53a20_0;
    %load/vec4 v000002477fb54920_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fb6c4d0, 0, 4;
T_49.2 ;
    %load/vec4 v000002477fb54920_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002477fb6c4d0, 4;
    %assign/vec4 v000002477fb53c00_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000002477fbd8a20;
T_50 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477f9b0650, v000002477fb55460, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000002477fbd8d40;
T_51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb55320_0, 0, 8;
    %end;
    .thread T_51, $init;
    .scope S_000002477fbd8d40;
T_52 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fb14940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fb55320_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000002477fb152a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v000002477fb150c0_0;
    %assign/vec4 v000002477fb55320_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000002477fbd8bb0;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb150c0_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_000002477fbd8bb0;
T_54 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fb14bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v000002477fb148a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000002477fb538e0_0;
    %load/vec4 v000002477fb535c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fb55460, 0, 4;
T_54.2 ;
    %load/vec4 v000002477fb535c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000002477fb55460, 4;
    %assign/vec4 v000002477fb150c0_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000002477fbdc8a0;
T_55 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbdb310, v000002477fbd9850, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_55;
    .scope S_000002477fbdcbc0;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbd97b0_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_000002477fbdcbc0;
T_57 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbd9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbd97b0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000002477fbda610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000002477fbd9c10_0;
    %assign/vec4 v000002477fbd97b0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000002477fbd8890;
T_58 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbd9c10_0, 0, 8;
    %end;
    .thread T_58, $init;
    .scope S_000002477fbd8890;
T_59 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbda570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000002477fbd95d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000002477fbd9990_0;
    %load/vec4 v000002477fbda2f0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbd9850, 0, 4;
T_59.2 ;
    %load/vec4 v000002477fbda2f0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002477fbd9850, 4;
    %assign/vec4 v000002477fbd9c10_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000002477fbd9060;
T_60 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbd9210, v000002477fb14620, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_60;
    .scope S_000002477fbd83e0;
T_61 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fb14440_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_000002477fbd83e0;
T_62 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbda1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fb14440_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000002477fbda4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v000002477fbdaa70_0;
    %assign/vec4 v000002477fb14440_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000002477fbd8250;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbdaa70_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_000002477fbd8250;
T_64 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbda110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v000002477fbd9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v000002477fbd9710_0;
    %load/vec4 v000002477fbdac50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fb14620, 0, 4;
T_64.2 ;
    %load/vec4 v000002477fbdac50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002477fb14620, 4;
    %assign/vec4 v000002477fbdaa70_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000002477fbdd070;
T_65 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbdd500, v000002477fbdaf70, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_65;
    .scope S_000002477fbdca30;
T_66 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbda890_0, 0, 8;
    %end;
    .thread T_66, $init;
    .scope S_000002477fbdca30;
T_67 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbd9fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbda890_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000002477fbdb1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v000002477fbd9a30_0;
    %assign/vec4 v000002477fbda890_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000002477fbdcee0;
T_68 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbd9a30_0, 0, 8;
    %end;
    .thread T_68, $init;
    .scope S_000002477fbdcee0;
T_69 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbdb150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v000002477fbd9df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v000002477fbdb0b0_0;
    %load/vec4 v000002477fbdb010_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbdaf70, 0, 4;
T_69.2 ;
    %load/vec4 v000002477fbdb010_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002477fbdaf70, 4;
    %assign/vec4 v000002477fbd9a30_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000002477fbdcd50;
T_70 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbdd410, v000002477fbda390, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_70;
    .scope S_000002477fbdc580;
T_71 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbda9d0_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_000002477fbdc580;
T_72 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbdabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbda9d0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v000002477fbd93f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v000002477fbda750_0;
    %assign/vec4 v000002477fbda9d0_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_000002477fbdc260;
T_73 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbda750_0, 0, 8;
    %end;
    .thread T_73, $init;
    .scope S_000002477fbdc260;
T_74 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbda6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v000002477fbda7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v000002477fbda430_0;
    %load/vec4 v000002477fbd9530_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbda390, 0, 4;
T_74.2 ;
    %load/vec4 v000002477fbd9530_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002477fbda390, 4;
    %assign/vec4 v000002477fbda750_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000002477fbdbc20;
T_75 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbdf6f0, v000002477fbddaf0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_75;
    .scope S_000002477fbdbdb0;
T_76 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbded10_0, 0, 8;
    %end;
    .thread T_76, $init;
    .scope S_000002477fbdbdb0;
T_77 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbddcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbded10_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000002477fbdedb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v000002477fbdf210_0;
    %assign/vec4 v000002477fbded10_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000002477fbdb770;
T_78 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbdf210_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_000002477fbdb770;
T_79 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbdde10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v000002477fbdf2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v000002477fbdf030_0;
    %load/vec4 v000002477fbde8b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbddaf0, 0, 4;
T_79.2 ;
    %load/vec4 v000002477fbde8b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002477fbddaf0, 4;
    %assign/vec4 v000002477fbdf210_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000002477fbdba90;
T_80 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbdd5f0, v000002477fbdeef0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_80;
    .scope S_000002477fbdb5e0;
T_81 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbddeb0_0, 0, 8;
    %end;
    .thread T_81, $init;
    .scope S_000002477fbdb5e0;
T_82 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbdd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbddeb0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000002477fbdd910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v000002477fbdd7d0_0;
    %assign/vec4 v000002477fbddeb0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000002477fbdd200;
T_83 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbdd7d0_0, 0, 8;
    %end;
    .thread T_83, $init;
    .scope S_000002477fbdd200;
T_84 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbdda50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v000002477fbdef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v000002477fbdd9b0_0;
    %load/vec4 v000002477fbdec70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbdeef0, 0, 4;
T_84.2 ;
    %load/vec4 v000002477fbdec70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002477fbdeef0, 4;
    %assign/vec4 v000002477fbdd7d0_0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000002477fbe1650;
T_85 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbdfbf0, v000002477fbdd730, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_85;
    .scope S_000002477fbe1b00;
T_86 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbde270_0, 0, 8;
    %end;
    .thread T_86, $init;
    .scope S_000002477fbe1b00;
T_87 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbdeb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbde270_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000002477fbde810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000002477fbde770_0;
    %assign/vec4 v000002477fbde270_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000002477fbe1e20;
T_88 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbde770_0, 0, 8;
    %end;
    .thread T_88, $init;
    .scope S_000002477fbe1e20;
T_89 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbde630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v000002477fbdebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v000002477fbde3b0_0;
    %load/vec4 v000002477fbde090_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbdd730, 0, 4;
T_89.2 ;
    %load/vec4 v000002477fbde090_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002477fbdd730, 4;
    %assign/vec4 v000002477fbde770_0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000002477fbe1970;
T_90 ;
    %vpi_call/w 4 35 "$readmemb", P_000002477fbdffb0, v000002477fbddc30, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_90;
    .scope S_000002477fbe17e0;
T_91 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbdf490_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_000002477fbe17e0;
T_92 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbddff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002477fbdf490_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v000002477fbddf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v000002477fbdea90_0;
    %assign/vec4 v000002477fbdf490_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_000002477fbdbf40;
T_93 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002477fbdea90_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_000002477fbdbf40;
T_94 ;
    %wait E_000002477fb26ea0;
    %load/vec4 v000002477fbde4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v000002477fbde130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v000002477fbde950_0;
    %load/vec4 v000002477fbde450_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbddc30, 0, 4;
T_94.2 ;
    %load/vec4 v000002477fbde450_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002477fbddc30, 4;
    %assign/vec4 v000002477fbdea90_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000002477fb6cb10;
T_95 ;
    %delay 5000, 0;
    %load/vec4 v000002477fbebc10_0;
    %nor/r;
    %store/vec4 v000002477fbebc10_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_000002477fb6cb10;
T_96 ;
    %vpi_call/w 3 294 "$dumpfile", "descriptors.vcd" {0 0 0};
    %vpi_call/w 3 295 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002477fb6cb10 {0 0 0};
    %vpi_call/w 3 296 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002477fbebc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002477fbeb5d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002477fbeb5d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002477fbeb5d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002477fbecd90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002477fbecd90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002477fbecd90_0, 0, 1;
T_96.0 ;
    %load/vec4 v000002477fbec750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_96.1, 8;
    %load/vec4 v000002477fbec390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %vpi_call/w 3 314 "$display", "Writing  (  %24b )", v000002477fbecbb0_0 {0 0 0};
T_96.2 ;
    %delay 10000, 0;
    %jmp T_96.0;
T_96.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 321 "$finish" {0 0 0};
    %end;
    .thread T_96;
    .scope S_000002477f9f1a90;
T_97 ;
Ewait_6 .event/or E_000002477fb26c60, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000002477fbecf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002477fbed010_0, 0, 3;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000002477f9f1a90;
T_98 ;
    %wait E_000002477fb270a0;
    %load/vec4 v000002477fbeccf0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbeced0_0, 4, 5;
    %load/vec4 v000002477fbeced0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002477fbeced0_0, 4, 5;
    %jmp T_98;
    .thread T_98;
    .scope S_000002477f9f1a90;
T_99 ;
    %wait E_000002477fb270a0;
    %load/vec4 v000002477fbed5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbeb670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbebcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbebe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbeccf0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v000002477fbeccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbeccf0_0, 0;
T_99.2 ;
    %load/vec4 v000002477fbed650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbed650_0, 0;
T_99.4 ;
    %load/vec4 v000002477fbeb030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbeb030_0, 0;
T_99.6 ;
    %load/vec4 v000002477fbebe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002477fbebe90_0, 0;
T_99.8 ;
    %load/vec4 v000002477fbecf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_99.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_99.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_99.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_99.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_99.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_99.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_99.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_99.17, 6;
    %jmp T_99.18;
T_99.10 ;
    %load/vec4 v000002477fbecb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.21, 8;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.22, 8;
T_99.21 ; End of true expr.
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %jmp/0 T_99.22, 8;
 ; End of false expr.
    %blend;
T_99.22;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbeba30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbeccf0_0, 0;
T_99.19 ;
    %jmp T_99.18;
T_99.11 ;
    %load/vec4 v000002477fbeced0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.23, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002477fbeb490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002477fbebf30_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.25, 8;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.26, 8;
T_99.25 ; End of true expr.
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %jmp/0 T_99.26, 8;
 ; End of false expr.
    %blend;
T_99.26;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbeba30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbeccf0_0, 0;
T_99.23 ;
    %jmp T_99.18;
T_99.12 ;
    %load/vec4 v000002477fbeced0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.27, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002477fbeb490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002477fbeca70_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
T_99.27 ;
    %jmp T_99.18;
T_99.13 ;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbed470_0, 0;
    %load/vec4 v000002477fbeca70_0;
    %load/vec4 v000002477fbebf30_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000002477fbed0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbed650_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.29, 8;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.30, 8;
T_99.29 ; End of true expr.
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %jmp/0 T_99.30, 8;
 ; End of false expr.
    %blend;
T_99.30;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbeba30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbeccf0_0, 0;
    %jmp T_99.18;
T_99.14 ;
    %load/vec4 v000002477fbeced0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.31, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002477fbeb490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002477fbebf30_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.33, 8;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.34, 8;
T_99.33 ; End of true expr.
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %jmp/0 T_99.34, 8;
 ; End of false expr.
    %blend;
T_99.34;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbeba30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbeccf0_0, 0;
T_99.31 ;
    %jmp T_99.18;
T_99.15 ;
    %load/vec4 v000002477fbeced0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.35, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002477fbeb490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002477fbeca70_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
T_99.35 ;
    %jmp T_99.18;
T_99.16 ;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbeaf90_0, 0;
    %load/vec4 v000002477fbeca70_0;
    %load/vec4 v000002477fbebf30_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000002477fbeaef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbeb030_0, 0;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.37, 4;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbeb670_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbebcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbebe90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
    %jmp T_99.40;
T_99.39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002477fbeb670_0, 0;
    %load/vec4 v000002477fbebcb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002477fbebcb0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
T_99.40 ;
    %jmp T_99.38;
T_99.37 ;
    %load/vec4 v000002477fbeb670_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002477fbeb670_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
T_99.38 ;
    %jmp T_99.18;
T_99.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002477fbecf70_0, 0;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.41, 8;
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.42, 8;
T_99.41 ; End of true expr.
    %load/vec4 v000002477fbeb670_0;
    %pad/u 32;
    %jmp/0 T_99.42, 8;
 ; End of false expr.
    %blend;
T_99.42;
    %load/vec4 v000002477fbebcb0_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000002477fbeba30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002477fbeccf0_0, 0;
    %jmp T_99.18;
T_99.18 ;
    %pop/vec4 1;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_000002477fbe1330;
T_100 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002477fbee9b0_0, 0, 32;
T_100.0 ;
    %load/vec4 v000002477fbee9b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_100.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v000002477fbee9b0_0;
    %store/vec4a v000002477fbeddd0, 4, 0;
    %load/vec4 v000002477fbee9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002477fbee9b0_0, 0, 32;
    %jmp T_100.0;
T_100.1 ;
    %end;
    .thread T_100;
    .scope S_000002477fbf2cb0;
T_101 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000002477fbed6f0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000002477fbee190_0, 0, 18;
    %end;
    .thread T_101, $init;
    .scope S_000002477fbf2cb0;
T_102 ;
    %wait E_000002477fb26ce0;
    %load/vec4 v000002477fbed830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000002477fbed6f0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v000002477fbee0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v000002477fbed8d0_0;
    %assign/vec4 v000002477fbed6f0_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_000002477fbf2cb0;
T_103 ;
    %wait E_000002477fb271a0;
    %load/vec4 v000002477fbee230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000002477fbee190_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v000002477fbee2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v000002477fbedab0_0;
    %assign/vec4 v000002477fbee190_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_000002477f9f1c20;
T_104 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000002477fbed8d0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000002477fbedab0_0, 0, 18;
    %end;
    .thread T_104, $init;
    .scope S_000002477f9f1c20;
T_105 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002477fbee4b0_0, 0, 32;
T_105.0 ;
    %load/vec4 v000002477fbee4b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_105.1, 5;
    %vpi_call/w 9 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002477fbeddd0, v000002477fbee4b0_0 > {0 0 0};
    %load/vec4 v000002477fbee4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002477fbee4b0_0, 0, 32;
    %jmp T_105.0;
T_105.1 ;
    %end;
    .thread T_105;
    .scope S_000002477f9f1c20;
T_106 ;
    %wait E_000002477fb26ce0;
    %load/vec4 v000002477fbedf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v000002477fbee730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v000002477fbee870_0;
    %load/vec4 v000002477fbed970_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbeddd0, 0, 4;
T_106.2 ;
    %load/vec4 v000002477fbed970_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002477fbeddd0, 4;
    %assign/vec4 v000002477fbed8d0_0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_000002477f9f1c20;
T_107 ;
    %wait E_000002477fb271a0;
    %load/vec4 v000002477fbee370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v000002477fbedd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v000002477fbeda10_0;
    %load/vec4 v000002477fbed790_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002477fbeddd0, 0, 4;
T_107.2 ;
    %load/vec4 v000002477fbed790_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002477fbeddd0, 4;
    %assign/vec4 v000002477fbedab0_0, 0;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim\descriptors_tb.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\generate_descriptors.sv";
    "hdl\histogram.sv";
    "hdl\gradient_orientation.sv";
    "hdl\gradient.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
