# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab9_3_1.srcs/sources_1/ip/clk_5MHz" \
"../../../../lab9_3_1.srcs/sources_1/ip/ip_counter_6/ip_counter_6_sim_netlist.v" \
"../../../../lab9_3_1.srcs/sources_1/ip/ip_counter_10/ip_counter_10_sim_netlist.v" \
"../../../../lab9_3_1.srcs/sources_1/ip/clk_5MHz/clk_5MHz_sim_netlist.v" \
"../../../../lab9_3_1.srcs/sources_1/new/lab9_3_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
