{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642944126354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642944126363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 23 18:52:06 2022 " "Processing started: Sun Jan 23 18:52:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642944126363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944126363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM2300_Task4 -c SM2300_Task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM2300_Task4 -c SM2300_Task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944126363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642944127000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642944127000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SM2300_Task4_uart.v(251) " "Verilog HDL information at SM2300_Task4_uart.v(251): always construct contains both blocking and non-blocking assignments" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 251 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642944138743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2300_task4_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sm2300_task4_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2300_Task4_uart " "Found entity 1: SM2300_Task4_uart" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944138756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944138756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2300_task4_final2.v 1 1 " "Found 1 design units, including 1 entities, in source file sm2300_task4_final2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2300_Task4_final2 " "Found entity 1: SM2300_Task4_final2" {  } { { "SM2300_Task4_final2.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944138758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944138758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2300_task4_color_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file sm2300_task4_color_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2300_Task4_color_detection " "Found entity 1: SM2300_Task4_color_detection" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944138786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944138786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm2300_task4_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sm2300_task4_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM2300_Task4_adc_control " "Found entity 1: SM2300_Task4_adc_control" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944138808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944138808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cs1 " "Found entity 1: cs1" {  } { { "cs1.bdf" "" { Schematic "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/cs1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944138838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944138838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM2300_Task4_final2 " "Elaborating entity \"SM2300_Task4_final2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642944138964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2300_Task4_uart SM2300_Task4_uart:b2v_inst " "Elaborating entity \"SM2300_Task4_uart\" for hierarchy \"SM2300_Task4_uart:b2v_inst\"" {  } { { "SM2300_Task4_final2.v" "b2v_inst" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944139024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state SM2300_Task4_uart.v(71) " "Verilog HDL or VHDL warning at SM2300_Task4_uart.v(71): object \"state\" assigned a value but never read" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642944139026 "|SM2300_Task4_final2|SM2300_Task4_uart:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 SM2300_Task4_uart.v(95) " "Verilog HDL assignment warning at SM2300_Task4_uart.v(95): truncated value with size 32 to match size of target (9)" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139027 "|SM2300_Task4_final2|SM2300_Task4_uart:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM2300_Task4_uart.v(113) " "Verilog HDL assignment warning at SM2300_Task4_uart.v(113): truncated value with size 32 to match size of target (5)" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139027 "|SM2300_Task4_final2|SM2300_Task4_uart:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SM2300_Task4_uart.v(117) " "Verilog HDL assignment warning at SM2300_Task4_uart.v(117): truncated value with size 32 to match size of target (4)" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139028 "|SM2300_Task4_final2|SM2300_Task4_uart:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM2300_Task4_uart.v(236) " "Verilog HDL assignment warning at SM2300_Task4_uart.v(236): truncated value with size 32 to match size of target (21)" {  } { { "SM2300_Task4_uart.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_uart.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139029 "|SM2300_Task4_final2|SM2300_Task4_uart:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2300_Task4_color_detection SM2300_Task4_color_detection:b2v_inst1 " "Elaborating entity \"SM2300_Task4_color_detection\" for hierarchy \"SM2300_Task4_color_detection:b2v_inst1\"" {  } { { "SM2300_Task4_final2.v" "b2v_inst1" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944139067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM2300_Task4_color_detection.v(54) " "Verilog HDL assignment warning at SM2300_Task4_color_detection.v(54): truncated value with size 32 to match size of target (5)" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139070 "|SM2300_Task4_final2|SM2300_Task4_color_detection:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM2300_Task4_color_detection.v(74) " "Verilog HDL assignment warning at SM2300_Task4_color_detection.v(74): truncated value with size 32 to match size of target (21)" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139070 "|SM2300_Task4_final2|SM2300_Task4_color_detection:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM2300_Task4_color_detection.v(83) " "Verilog HDL assignment warning at SM2300_Task4_color_detection.v(83): truncated value with size 32 to match size of target (2)" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139070 "|SM2300_Task4_final2|SM2300_Task4_color_detection:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM2300_Task4_color_detection.v(89) " "Verilog HDL assignment warning at SM2300_Task4_color_detection.v(89): truncated value with size 32 to match size of target (21)" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139070 "|SM2300_Task4_final2|SM2300_Task4_color_detection:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM2300_Task4_color_detection.v(103) " "Verilog HDL assignment warning at SM2300_Task4_color_detection.v(103): truncated value with size 32 to match size of target (21)" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139071 "|SM2300_Task4_final2|SM2300_Task4_color_detection:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM2300_Task4_color_detection.v(116) " "Verilog HDL assignment warning at SM2300_Task4_color_detection.v(116): truncated value with size 32 to match size of target (21)" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139072 "|SM2300_Task4_final2|SM2300_Task4_color_detection:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 SM2300_Task4_color_detection.v(129) " "Verilog HDL assignment warning at SM2300_Task4_color_detection.v(129): truncated value with size 32 to match size of target (21)" {  } { { "SM2300_Task4_color_detection.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_color_detection.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139072 "|SM2300_Task4_final2|SM2300_Task4_color_detection:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM2300_Task4_adc_control SM2300_Task4_adc_control:b2v_inst2 " "Elaborating entity \"SM2300_Task4_adc_control\" for hierarchy \"SM2300_Task4_adc_control:b2v_inst2\"" {  } { { "SM2300_Task4_final2.v" "b2v_inst2" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944139102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwm_temp SM2300_Task4_adc_control.v(57) " "Verilog HDL or VHDL warning at SM2300_Task4_adc_control.v(57): object \"pwm_temp\" assigned a value but never read" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642944139103 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value_edge SM2300_Task4_adc_control.v(298) " "Verilog HDL or VHDL warning at SM2300_Task4_adc_control.v(298): object \"value_edge\" assigned a value but never read" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642944139103 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM2300_Task4_adc_control.v(69) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(69): truncated value with size 32 to match size of target (7)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139104 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM2300_Task4_adc_control.v(76) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(76): truncated value with size 32 to match size of target (1)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139104 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM2300_Task4_adc_control.v(91) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(91): truncated value with size 32 to match size of target (2)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139105 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 SM2300_Task4_adc_control.v(98) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(98): truncated value with size 32 to match size of target (7)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139105 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM2300_Task4_adc_control.v(236) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(236): truncated value with size 32 to match size of target (16)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139111 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM2300_Task4_adc_control.v(252) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(252): truncated value with size 32 to match size of target (1)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139112 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM2300_Task4_adc_control.v(253) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(253): truncated value with size 32 to match size of target (1)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139112 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SM2300_Task4_adc_control.v(254) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(254): truncated value with size 32 to match size of target (1)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139112 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SM2300_Task4_adc_control.v(266) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(266): truncated value with size 32 to match size of target (24)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139112 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SM2300_Task4_adc_control.v(313) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(313): truncated value with size 32 to match size of target (5)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139113 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SM2300_Task4_adc_control.v(316) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(316): truncated value with size 32 to match size of target (2)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139113 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SM2300_Task4_adc_control.v(397) " "Verilog HDL assignment warning at SM2300_Task4_adc_control.v(397): truncated value with size 32 to match size of target (16)" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642944139113 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_OUT_left SM2300_Task4_adc_control.v(32) " "Output port \"PWM_OUT_left\" at SM2300_Task4_adc_control.v(32) has no driver" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642944139131 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_OUT_center SM2300_Task4_adc_control.v(33) " "Output port \"PWM_OUT_center\" at SM2300_Task4_adc_control.v(33) has no driver" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642944139131 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PWM_OUT_right SM2300_Task4_adc_control.v(34) " "Output port \"PWM_OUT_right\" at SM2300_Task4_adc_control.v(34) has no driver" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1642944139131 "|SM2300_Task4_final2|SM2300_Task4_adc_control:b2v_inst2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e824 " "Found entity 1: altsyncram_e824" {  } { { "db/altsyncram_e824.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/altsyncram_e824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944142264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944142264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944142689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944142689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944142810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944142810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ii " "Found entity 1: cntr_8ii" {  } { { "db/cntr_8ii.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/cntr_8ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944143061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944143061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944143127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944143127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944143218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944143218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944143310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944143310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944143471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944143471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944143535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944143535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944143609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944143609 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944144165 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642944144322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.23.18:52:29 Progress: Loading sldb00c0ecc/alt_sld_fab_wrapper_hw.tcl " "2022.01.23.18:52:29 Progress: Loading sldb00c0ecc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944149595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944153298 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944153633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944156682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944156775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944156873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944156983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944156999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944157000 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1642944157953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb00c0ecc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb00c0ecc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb00c0ecc/alt_sld_fab.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/ip/sldb00c0ecc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944158161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944158161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944158236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944158236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944158249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944158249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944158307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944158307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944158386 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944158386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944158386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/ip/sldb00c0ecc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944158443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944158443 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SM2300_Task4_adc_control:b2v_inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SM2300_Task4_adc_control:b2v_inst2\|Mult0\"" {  } { { "SM2300_Task4_adc_control.v" "Mult0" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642944160389 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SM2300_Task4_adc_control:b2v_inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SM2300_Task4_adc_control:b2v_inst2\|Div0\"" {  } { { "SM2300_Task4_adc_control.v" "Div0" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1642944160389 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642944160389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\"" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944160498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944160499 ""}  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642944160499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944160675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944160704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944160784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944160831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944160831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944160865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944160893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944160930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944160930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944160960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM2300_Task4_adc_control:b2v_inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SM2300_Task4_adc_control:b2v_inst2\|lpm_divide:Div0\"" {  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944161049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM2300_Task4_adc_control:b2v_inst2\|lpm_divide:Div0 " "Instantiated megafunction \"SM2300_Task4_adc_control:b2v_inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944161049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944161049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944161049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642944161049 ""}  } { { "SM2300_Task4_adc_control.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_adc_control.v" 244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642944161049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944161095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944161095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944161128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944161128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944161188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944161188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944161303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944161303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642944161380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944161380 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642944161633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "temp_S1 GND " "Pin \"temp_S1\" is stuck at GND" {  } { { "SM2300_Task4_final2.v" "" { Text "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/SM2300_Task4_final2.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642944162044 "|SM2300_Task4_final2|temp_S1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642944162044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944162158 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642944163433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/output_files/SM2300_Task4.map.smsg " "Generated suppressed messages file E:/SM#2300_Task4 (2)/SM#2300_Task4/SM#2300_Task4/output_files/SM2300_Task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944164039 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 345 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 345 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1642944165298 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642944165373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642944165373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4131 " "Implemented 4131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642944166106 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642944166106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3952 " "Implemented 3952 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642944166106 ""} { "Info" "ICUT_CUT_TM_RAMS" "156 " "Implemented 156 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642944166106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642944166106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642944166139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 23 18:52:46 2022 " "Processing ended: Sun Jan 23 18:52:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642944166139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642944166139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642944166139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642944166139 ""}
