INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd:456]
ERROR: [VRFC 10-486] character '1' is not in type std_logic_vector [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd:690]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd:27]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd:456]
ERROR: [VRFC 10-486] character '1' is not in type std_logic_vector [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd:690]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd:27]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
ERROR: [VRFC 10-719] formal port/generic <addr1_bb_i> is not declared in <block_ram_module> [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:130]
ERROR: [VRFC 10-719] formal port/generic <addr1_b_o> is not declared in <memory_copy_module> [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:141]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:16]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
ERROR: [VRFC 10-719] formal port/generic <addr1_b_o> is not declared in <memory_copy_module> [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:141]
ERROR: [VRFC 10-1504] unit rtl ignored due to previous errors [/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd:16]
INFO: [VRFC 10-240] VHDL file /home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/imports/QLink_2020/receiver_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity receiver_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/memory_copy_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_copy_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/QLink_/QLink.srcs/sources_1/new/block_ram_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity block_RAM_module
