strict digraph "" {
	node [label="\N"];
	"Leaf_310:AL"	 [def_var="['Fifo_data_err']",
		label="Leaf_310:AL"];
	"310:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbb47415210>",
		clk_sens=False,
		fillcolor=gold,
		label="310:AL",
		sens="['Current_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['State_FFFullErrEnd', 'Current_state', 'State_ErrEnd', 'State_CRCErrEnd']"];
	"311:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbb4740fd50>",
		fillcolor=springgreen,
		label="311:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"310:AL" -> "311:IF"	 [cond="[]",
		lineno=None];
	"314:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb4740fbd0>",
		fillcolor=cadetblue,
		label="314:BS
Fifo_data_err = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb4740fbd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"314:BS" -> "Leaf_310:AL"	 [cond="[]",
		lineno=None];
	"311:IF" -> "314:BS"	 [cond="['Current_state', 'State_ErrEnd', 'Current_state', 'State_CRCErrEnd', 'Current_state', 'State_FFFullErrEnd']",
		label="!(((Current_state == State_ErrEnd) || (Current_state == State_CRCErrEnd) || (Current_state == State_FFFullErrEnd)))",
		lineno=311];
	"312:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb4740fa10>",
		fillcolor=cadetblue,
		label="312:BS
Fifo_data_err = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb4740fa10>]",
		style=filled,
		typ=BlockingSubstitution];
	"311:IF" -> "312:BS"	 [cond="['Current_state', 'State_ErrEnd', 'Current_state', 'State_CRCErrEnd', 'Current_state', 'State_FFFullErrEnd']",
		label="((Current_state == State_ErrEnd) || (Current_state == State_CRCErrEnd) || (Current_state == State_FFFullErrEnd))",
		lineno=311];
	"312:BS" -> "Leaf_310:AL"	 [cond="[]",
		lineno=None];
}
