

static struct _Field _F[]=
{
{"CR", "mc_software_interrupt", 0x0008,  6, 6},
{"CR", "mc_receive_disable", 0x0008,  5, 5},
{"CR", "mc_receive_enable", 0x0008,  2, 2},
{"RXDP", "mc_rxdp", 0x000c,  2, 31},
{"CFG", "mc_pci_master_req_q_thr", 0x0014,  17, 18},
{"CFG", "mc_disable_dynamic_clock", 0x0014,  10, 10},
{"CFG", "mc_eeprom_busy", 0x0014,  9, 9},
{"CFG", "mc_phy_ok", 0x0014,  8, 8},
{"CFG", "mc_ap_adhoc_indication", 0x0014,  5, 5},
{"CFG", "mc_byteswap_reg_access", 0x0014,  4, 4},
{"CFG", "mc_byteswap_rx_data", 0x0014,  3, 3},
{"CFG", "mc_byteswap_rx_desc", 0x0014,  2, 2},
{"CFG", "mc_byteswap_tx_data", 0x0014,  1, 1},
{"CFG", "mc_byteswap_tx_desc", 0x0014,  0, 0},
{"CFG", "mc_interrupt_en", 0x0024,  0, 0},
{"TXCFG", "mc_max_dma_size_rd", 0x0030,  0, 2},
{"TXCFG", "mc_trig_level", 0x0030,  4, 9},
{"TXCFG", "mc_tx_jumbo_desc_en", 0x0030,  10, 10},
{"TXCFG", "mc_adhoc_beacon_atim_policy", 0x0030,  11, 11},
{"TXCFG", "mc_atim_window_defer_dis", 0x0030,  12, 12},
{"TXCFG", "mc_rdytime_cbr_dis", 0x0030,  14, 14},
{"TXCFG", "mc_disable_underrun_retry", 0x0030,  17, 17},
{"RXCFG", "mc_sleep_entry_policy", 0x0034,  7, 7},
{"RXCFG", "mc_rx_jumbo_desc_wrap_mode", 0x0034,  6, 6},
{"RXCFG", "mc_rx_jumbo_desc_en", 0x0034,  5, 5},
{"RXCFG", "mc_dma_zero_len_frame_en", 0x0034,  3, 4},
{"RXCFG", "mc_max_dma_size_wr", 0x0034,  0, 2},
{"RXJLA", "mc_rx_jumbo_desc_last_adr", 0x0038,  0, 31},
{"MIBC", "mc_mib_cnt_strobe", 0x0040,  3, 3},
{"MIBC", "mc_clr_all_counters", 0x0040,  2, 2},
{"MIBC", "mc_freeze_all_counters", 0x0040,  1, 1},
{"MIBC", "mc_warn_test_indicator", 0x0040,  0, 0},
{"TOPS", "mc_timeout_prescale_cnt", 0x0044,  0, 15},
{"RXNF", "mc_rx_timeout", 0x0048,  0, 9},
{"TXNF", "mc_tx_qcu_mask", 0x004c,  10, 19},
{"TXNF", "mc_tx_timeout", 0x004c,  0, 9},
{"RPGTO", "mc_rx_packet_gap_timeout", 0x0050,  0, 9},
{"RFCNT", "mc_rx_packet_count", 0x0054,  0, 4},
{"reserved", "mc_reserved0", 0x0058,  15, 17},
{"reserved", "mc_reserved1", 0x0058,  12, 14},
{"reserved", "mc_reserved2", 0x0058,  9, 11},
{"reserved", "mc_reserved3", 0x0058,  5, 8},
{"reserved", "mc_reserved4", 0x005c,  0, 23},
{"reserved", "mc_reserved5", 0x005c,  0, 23},
{"ISR_P", "mc_isrp_qtrig", 0x0080,  27, 27},
{"ISR_P", "mc_isrp_qcbrurn", 0x0080,  26, 26},
{"ISR_P", "mc_isrp_qcbrovf", 0x0080,  25, 25},
{"ISR_P", "mc_isrp_gpio", 0x0080,  24, 24},
{"ISR_P", "mc_isrp_bcnmisc", 0x0080,  23, 23},
{"ISR_P", "mc_isrp_rxchirp", 0x0080,  21, 21},
{"ISR_P", "mc_isrp_bnr", 0x0080,  20, 20},
{"ISR_P", "mc_isrp_hiuerr", 0x0080,  19, 19},
{"ISR_P", "mc_isrp_bmiss", 0x0080,  18, 18},
{"ISR_P", "mc_isrp_brssi", 0x0080,  17, 17},
{"ISR_P", "mc_isrp_swba", 0x0080,  16, 16},
{"ISR_P", "mc_isrp_rxkcm", 0x0080,  15, 15},
{"ISR_P", "mc_isrp_rxphy", 0x0080,  14, 14},
{"ISR_P", "mc_isrp_swi", 0x0080,  13, 13},
{"ISR_P", "mc_isrp_mib", 0x0080,  12, 12},
{"ISR_P", "mc_isrp_txurn", 0x0080,  11, 11},
{"ISR_P", "mc_isrp_txeol", 0x0080,  10, 10},
{"ISR_P", "mc_isrp_txnofr", 0x0080,  9, 9},
{"ISR_P", "mc_isrp_txerr", 0x0080,  8, 8},
{"ISR_P", "mc_isrp_txdesc", 0x0080,  7, 7},
{"ISR_P", "mc_isrp_txok", 0x0080,  6, 6},
{"ISR_P", "mc_isrp_rxorn", 0x0080,  5, 5},
{"ISR_P", "mc_isrp_rxeol", 0x0080,  4, 4},
{"ISR_P", "mc_isrp_rxnorf", 0x0080,  3, 3},
{"ISR_P", "mc_isrp_rxerr", 0x0080,  2, 2},
{"ISR_P", "mc_isrp_rxdesc", 0x0080,  1, 1},
{"ISR_P", "mc_isrp_rxok", 0x0080,  0, 0},
{"ISR_S0", "mc_isrs0_txdesc_9to0", 0x0084,  16, 25},
{"ISR_S0", "mc_isrs0_txok_9to0", 0x0084,  0, 9},
{"ISR_S1", "mc_isrs1_txeol_9to0", 0x0088,  16, 25},
{"ISR_S1", "mc_isrs1_txerr_9to0", 0x0088,  0, 9},
{"ISR_S2", "mc_isrs2_cab_timeout", 0x008c,  28, 28},
{"ISR_S2", "mc_isrs2_beacon_timeout", 0x008c,  27, 27},
{"ISR_S2", "mc_isrs2_dtim_sync_lost", 0x008c,  26, 26},
{"ISR_S2", "mc_isrs2_cab_end", 0x008c,  25, 25},
{"ISR_S2", "mc_isrs2_tim", 0x008c,  24, 24},
{"ISR_S2", "mc_isrs2_det_par_err", 0x008c,  18, 18},
{"ISR_S2", "mc_isrs2_signalled_sys_err", 0x008c,  17, 17},
{"ISR_S2", "mc_isrs2_master_cycle_abort", 0x008c,  16, 16},
{"ISR_S2", "mc_isrs2_txurn_9to0", 0x008c,  0, 9},
{"ISR_S3", "mc_isrs3_qcbrurn_9to0", 0x0090,  16, 25},
{"ISR_S3", "mc_isrs3_qcbrovf_9to0", 0x0090,  0, 9},
{"ISR_S4", "mc_isrs4_qtrig_9to0", 0x0094,  0, 9},
{"IMR_P", "mc_imr_qtrig", 0x00a0,  27, 27},
{"IMR_P", "mc_imr_qcbrurn", 0x00a0,  26, 26},
{"IMR_P", "mc_imr_qcbrovf", 0x00a0,  25, 25},
{"IMR_P", "mc_imr_gpio", 0x00a0,  24, 24},
{"IMR_P", "mc_imr_bncmisc", 0x00a0,  23, 23},
{"IMR_P", "mc_imr_chirp", 0x00a0,  21, 21},
{"IMR_P", "mc_imr_bnr", 0x00a0,  20, 20},
{"IMR_P", "mc_imr_hiuerr", 0x00a0,  19, 19},
{"IMR_P", "mc_imr_bmiss", 0x00a0,  18, 18},
{"IMR_P", "mc_imr_brssi", 0x00a0,  17, 17},
{"IMR_P", "mc_imr_swba", 0x00a0,  16, 16},
{"IMR_P", "mc_imr_rxkcm", 0x00a0,  15, 15},
{"IMR_P", "mc_imr_rxphy", 0x00a0,  14, 14},
{"IMR_P", "mc_imr_swi", 0x00a0,  13, 13},
{"IMR_P", "mc_imr_mib", 0x00a0,  12, 12},
{"IMR_P", "mc_imr_txurn", 0x00a0,  11, 11},
{"IMR_P", "mc_imr_txeol", 0x00a0,  10, 10},
{"IMR_P", "mc_imr_txnopkt", 0x00a0,  9, 9},
{"IMR_P", "mc_imr_txerr", 0x00a0,  8, 8},
{"IMR_P", "mc_imr_txdesc", 0x00a0,  7, 7},
{"IMR_P", "mc_imr_txok", 0x00a0,  6, 6},
{"IMR_P", "mc_imr_rxorn", 0x00a0,  5, 5},
{"IMR_P", "mc_imr_rxeol", 0x00a0,  4, 4},
{"IMR_P", "mc_imr_rxnopkt", 0x00a0,  3, 3},
{"IMR_P", "mc_imr_rxerr", 0x00a0,  2, 2},
{"IMR_P", "mc_imr_rxdesc", 0x00a0,  1, 1},
{"IMR_P", "mc_imr_rxok", 0x00a0,  0, 0},
{"IMR_S0", "mc_imrs0_txdesc_9to0", 0x00a4,  16, 25},
{"IMR_S0", "mc_imrs0_txok_9to0", 0x00a4,  0, 9},
{"IMR_S1", "mc_imrs1_txeol_9to0", 0x00a8,  16, 25},
{"IMR_S1", "mc_imrs1_txerr_9to0", 0x00a8,  0, 9},
{"IMR_S2", "mc_imrs2_cab_timeout", 0x00ac,  28, 28},
{"IMR_S2", "mc_imrs2_beacon_timeout", 0x00ac,  27, 27},
{"IMR_S2", "mc_imrs2_dtim_sync_lost", 0x00ac,  26, 26},
{"IMR_S2", "mc_imrs2_cab_end", 0x00ac,  25, 25},
{"IMR_S2", "mc_imrs2_tim", 0x00ac,  24, 24},
{"IMR_S2", "mc_imrs2_det_par_err", 0x00ac,  18, 18},
{"IMR_S2", "mc_imrs2_signalled_sys_err", 0x00ac,  17, 17},
{"IMR_S2", "mc_imrs2_master_cycle_abort", 0x00ac,  16, 16},
{"IMR_S2", "mc_imrs2_txurn_9to0", 0x00ac,  0, 9},
{"IMR_S3", "mc_imrs0_qcbrurn_9to0", 0x00b0,  16, 25},
{"IMR_S3", "mc_imrs0_qcbrovf_9to0", 0x00b0,  0, 9},
{"IMR_S4", "mc_imrs0_qtrig_9to0", 0x00b4,  0, 9},
{"ISRPRAC", "mc_isrp_rd_and_clr", 0x00c0,  0, 31},
{"ISR_S0_S", "mc_isrp_s0_s", 0x00c4,  0, 31},
{"ISR_S1_S", "mc_isrp_s1_s", 0x00c8,  0, 31},
{"ISR_S2_S", "mc_isrp_s2_s", 0x00cc,  0, 31},
{"ISR_S3_S", "mc_isrp_s3_s", 0x00d0,  0, 31},
{"ISR_S4_S", "mc_isrp_s4_s", 0x00d4,  0, 31},
{"DMADBG_0", "mc_dma_dbg_0", 0x00e0,  0, 31},
{"DMADBG_1", "mc_dma_dbg_1", 0x00e4,  0, 31},
{"DMADBG_2", "mc_dma_dbg_2", 0x00e8,  0, 31},
{"DMADBG_3", "mc_dma_dbg_3", 0x00ec,  0, 31},
{"DMADBG_4", "mc_dma_dbg_4", 0x00f0,  0, 31},
{"DMADBG_5", "mc_dma_dbg_5", 0x00f4,  0, 31},
{"DMADBG_6", "mc_dma_dbg_6", 0x00f8,  0, 31},
{"DMADBG_7", "mc_dma_dbg_7", 0x00fc,  0, 31},
{"DCM_A", "mc_dcmp_mask_index", 0x0400,  0, 6},
{"DCM_D", "mc_dcmp_mask_data", 0x0404,  0, 1},
{"WOW_PCFG", "mc_wow_pattern_match_enable", 0x0410,  0, 0},
{"WOW_PCFG", "mc_wow_long_frame_policy", 0x0410,  1, 1},
{"WOW_PCFG", "mc_wow_wake_on_missed_bea", 0x0410,  2, 2},
{"WOW_PCFG", "mc_wow_pattern0_enable", 0x0410,  8, 8},
{"WOW_PCFG", "mc_wow_pattern1_enable", 0x0410,  9, 9},
{"WOW_PCFG", "mc_wow_pattern2_enable", 0x0410,  10, 10},
{"WOW_PCFG", "mc_wow_pattern3_enable", 0x0410,  11, 11},
{"WOW_PCFG", "mc_wow_pattern4_enable", 0x0410,  12, 12},
{"WOW_PCFG", "mc_wow_pattern5_enable", 0x0410,  13, 13},
{"WOW_PA", "mc_wow_pattern_index", 0x0414,  0, 9},
{"WOW_PD", "mc_wow_pattern_0_3_value", 0x0418,  0, 7},
{"WOW_PD", "mc_wow_pattern_1_4_value", 0x0418,  8, 15},
{"WOW_PD", "mc_wow_pattern_2_5_value", 0x0418,  16, 23},
{"WOW_PD", "mc_wow_pattern_0_3_mask", 0x0418,  24, 25},
{"WOW_PD", "mc_wow_pattern_1_4_mask", 0x0418,  26, 27},
{"WOW_PD", "mc_wow_pattern_2_5_mask", 0x0418,  28, 29},
{"DCCFG", "mc_dcmp_mcast_en", 0x0420,  3, 5},
{"DCCFG", "mc_dcmp_bcast_en", 0x0420,  2, 2},
{"DCCFG", "mc_dcmp_bypass_en", 0x0420,  1, 1},
{"DCCFG", "mc_dcmp_global_en", 0x0420,  0, 0},
{"CCFG", "mc_cmp_perf_cnt_en", 0x0600,  3, 3},
{"CCFG", "mc_cmp_window_size", 0x0600,  0, 2},
{"CCUCFG", "mc_ccu_catchup_lit_cnt", 0x0604,  16, 21},
{"CCUCFG", "mc_ccu_cyc_debt_thresh", 0x0604,  7, 15},
{"CCUCFG", "mc_ccu_credit", 0x0604,  1, 6},
{"CCUCFG", "mc_ccu_catchup_en", 0x0604,  0, 0},
{"CPC_0", "mc_cmp_perf_cnt0", 0x0610,  0, 31},
{"CPC_1", "mc_cmp_perf_cnt1", 0x0614,  0, 31},
{"CPC_2", "mc_cmp_perf_cnt2", 0x0618,  0, 31},
{"CPC_3", "mc_cmp_perf_cnt3", 0x061c,  0, 31},
{"CPCOVF", "mc_cmp_cnt_overflow", 0x0620,  0, 31},
{"Q0_TXDP", "mc_txdp_qcu0", 0x0800,  2, 31},
{"Q1_TXDP", "mc_txdp_qcu1", 0x0804,  2, 31},
{"Q2_TXDP", "mc_txdp_qcu2", 0x0808,  2, 31},
{"Q3_TXDP", "mc_txdp_qcu3", 0x080c,  2, 31},
{"Q4_TXDP", "mc_txdp_qcu4", 0x0810,  2, 31},
{"Q5_TXDP", "mc_txdp_qcu5", 0x0814,  2, 31},
{"Q6_TXDP", "mc_txdp_qcu6", 0x0818,  2, 31},
{"Q7_TXDP", "mc_txdp_qcu7", 0x081c,  2, 31},
{"Q8_TXDP", "mc_txdp_qcu8", 0x0820,  2, 31},
{"Q9_TXDP", "mc_txdp_qcu9", 0x0824,  2, 31},
{"Q_TXE", "mc_txe_qcu9to0", 0x0840,  0, 9},
{"Q_TXD", "mc_txd_qcu9to0", 0x0880,  0, 9},
{"Q0_CBRCFG", "mc_cbr_ovf_thresh_qcu0", 0x08c0,  24, 31},
{"Q0_CBRCFG", "mc_cbr_interval_qcu0", 0x08c0,  0, 23},
{"Q1_CBRCFG", "mc_cbr_ovf_thresh_qcu1", 0x08c4,  24, 31},
{"Q1_CBRCFG", "mc_cbr_interval_qcu1", 0x08c4,  0, 23},
{"Q2_CBRCFG", "mc_cbr_ovf_thresh_qcu2", 0x08c8,  24, 31},
{"Q2_CBRCFG", "mc_cbr_interval_qcu2", 0x08c8,  0, 23},
{"Q3_CBRCFG", "mc_cbr_ovf_thresh_qcu3", 0x08cc,  24, 31},
{"Q3_CBRCFG", "mc_cbr_interval_qcu3", 0x08cc,  0, 23},
{"Q4_CBRCFG", "mc_cbr_ovf_thresh_qcu4", 0x08d0,  24, 31},
{"Q4_CBRCFG", "mc_cbr_interval_qcu4", 0x08d0,  0, 23},
{"Q5_CBRCFG", "mc_cbr_ovf_thresh_qcu5", 0x08d4,  24, 31},
{"Q5_CBRCFG", "mc_cbr_interval_qcu5", 0x08d4,  0, 23},
{"Q6_CBRCFG", "mc_cbr_ovf_thresh_qcu6", 0x08d8,  24, 31},
{"Q6_CBRCFG", "mc_cbr_interval_qcu6", 0x08d8,  0, 23},
{"Q7_CBRCFG", "mc_cbr_ovf_thresh_qcu7", 0x08dc,  24, 31},
{"Q7_CBRCFG", "mc_cbr_interval_qcu7", 0x08dc,  0, 23},
{"Q8_CBRCFG", "mc_cbr_ovf_thresh_qcu8", 0x08e0,  24, 31},
{"Q8_CBRCFG", "mc_cbr_interval_qcu8", 0x08e0,  0, 23},
{"Q9_CBRCFG", "mc_cbr_ovf_thresh_qcu9", 0x08e4,  24, 31},
{"Q9_CBRCFG", "mc_cbr_interval_qcu9", 0x08e4,  0, 23},
{"Q0_RDYCFG", "mc_rdy_time_en_qcu0", 0x0900,  24, 24},
{"Q0_RDYCFG", "mc_rdy_time_duration_qcu0", 0x0900,  0, 23},
{"Q1_RDYCFG", "mc_rdy_time_en_qcu1", 0x0904,  24, 24},
{"Q1_RDYCFG", "mc_rdy_time_duration_qcu1", 0x0904,  0, 23},
{"Q2_RDYCFG", "mc_rdy_time_en_qcu2", 0x0908,  24, 24},
{"Q2_RDYCFG", "mc_rdy_time_duration_qcu2", 0x0908,  0, 23},
{"Q3_RDYCFG", "mc_rdy_time_en_qcu3", 0x090c,  24, 24},
{"Q3_RDYCFG", "mc_rdy_time_duration_qcu3", 0x090c,  0, 23},
{"Q4_RDYCFG", "mc_rdy_time_en_qcu4", 0x0910,  24, 24},
{"Q4_RDYCFG", "mc_rdy_time_duration_qcu4", 0x0910,  0, 23},
{"Q5_RDYCFG", "mc_rdy_time_en_qcu5", 0x0914,  24, 24},
{"Q5_RDYCFG", "mc_rdy_time_duration_qcu5", 0x0914,  0, 23},
{"Q6_RDYCFG", "mc_rdy_time_en_qcu6", 0x0918,  24, 24},
{"Q6_RDYCFG", "mc_rdy_time_duration_qcu6", 0x0918,  0, 23},
{"Q7_RDYCFG", "mc_rdy_time_en_qcu7", 0x091c,  24, 24},
{"Q7_RDYCFG", "mc_rdy_time_duration_qcu7", 0x091c,  0, 23},
{"Q8_RDYCFG", "mc_rdy_time_en_qcu8", 0x0920,  24, 24},
{"Q8_RDYCFG", "mc_rdy_time_duration_qcu8", 0x0920,  0, 23},
{"Q9_RDYCFG", "mc_rdy_time_en_qcu9", 0x0924,  24, 24},
{"Q9_RDYCFG", "mc_rdy_time_duration_qcu9", 0x0924,  0, 23},
{"Q9_1_SH_S", "mc_set_oneshot_arm_qcu9", 0x0940,  9, 9},
{"Q8_1_SH_S", "mc_set_oneshot_arm_qcu8", 0x0940,  8, 8},
{"Q7_1_SH_S", "mc_set_oneshot_arm_qcu7", 0x0940,  7, 7},
{"Q6_1_SH_S", "mc_set_oneshot_arm_qcu6", 0x0940,  6, 6},
{"Q5_1_SH_S", "mc_set_oneshot_arm_qcu5", 0x0940,  5, 5},
{"Q4_1_SH_S", "mc_set_oneshot_arm_qcu4", 0x0940,  4, 4},
{"Q3_1_SH_S", "mc_set_oneshot_arm_qcu3", 0x0940,  3, 3},
{"Q2_1_SH_S", "mc_set_oneshot_arm_qcu2", 0x0940,  2, 2},
{"Q1_1_SH_S", "mc_set_oneshot_arm_qcu1", 0x0940,  1, 1},
{"Q0_1_SH_S", "mc_set_oneshot_arm_qcu0", 0x0940,  0, 0},
{"Q9_1_SH_C", "mc_clr_oneshot_arm_qcu9", 0x0980,  9, 9},
{"Q8_1_SH_C", "mc_clr_oneshot_arm_qcu8", 0x0980,  8, 8},
{"Q7_1_SH_C", "mc_clr_oneshot_arm_qcu7", 0x0980,  7, 7},
{"Q6_1_SH_C", "mc_clr_oneshot_arm_qcu6", 0x0980,  6, 6},
{"Q5_1_SH_C", "mc_clr_oneshot_arm_qcu5", 0x0980,  5, 5},
{"Q4_1_SH_C", "mc_clr_oneshot_arm_qcu4", 0x0980,  4, 4},
{"Q3_1_SH_C", "mc_clr_oneshot_arm_qcu3", 0x0980,  3, 3},
{"Q2_1_SH_C", "mc_clr_oneshot_arm_qcu2", 0x0980,  2, 2},
{"Q1_1_SH_C", "mc_clr_oneshot_arm_qcu1", 0x0980,  1, 1},
{"Q0_1_SH_C", "mc_clr_oneshot_arm_qcu0", 0x0980,  0, 0},
{"Q0_MISC", "mc_qcu_frame_comp_en", 0x09c0,  12, 12},
{"Q0_MISC", "mc_dcu_early_term_q0", 0x09c0,  11, 11},
{"Q0_MISC", "mc_rst_cbr_exp_cnt_q0", 0x09c0,  10, 10},
{"Q0_MISC", "mc_rdy_veol_policy_q0", 0x09c0,  9, 9},
{"Q0_MISC", "mc_cbr_exp_cntr_limit_q0", 0x09c0,  8, 8},
{"Q0_MISC", "mc_beacon_use_qcu0", 0x09c0,  7, 7},
{"Q0_MISC", "mc_cbr_incr_dis0_qcu0", 0x09c0,  6, 6},
{"Q0_MISC", "mc_cbr_incr_dis1_qcu0", 0x09c0,  5, 5},
{"Q0_MISC", "mc_one_shot_en_qcu0", 0x09c0,  4, 4},
{"Q0_MISC", "mc_fsp_qcu0", 0x09c0,  0, 3},
{"Q1_MISC", "mc_dcu_early_term_q1", 0x09c4,  11, 11},
{"Q1_MISC", "mc_rst_cbr_exp_cnt_q1", 0x09c4,  10, 10},
{"Q1_MISC", "mc_rdy_veol_policy_q1", 0x09c4,  9, 9},
{"Q1_MISC", "mc_cbr_exp_cntr_limit_q1", 0x09c4,  8, 8},
{"Q1_MISC", "mc_beacon_use_qcu1", 0x09c4,  7, 7},
{"Q1_MISC", "mc_cbr_incr_dis0_qcu1", 0x09c4,  6, 6},
{"Q1_MISC", "mc_cbr_incr_dis1_qcu1", 0x09c4,  5, 5},
{"Q1_MISC", "mc_one_shot_en_qcu1", 0x09c4,  4, 4},
{"Q1_MISC", "mc_fsp_qcu1", 0x09c4,  0, 3},
{"Q2_MISC", "mc_dcu_early_term_q2", 0x09c8,  11, 11},
{"Q2_MISC", "mc_rst_cbr_exp_cnt_q2", 0x09c8,  10, 10},
{"Q2_MISC", "mc_rdy_veol_policy_q2", 0x09c8,  9, 9},
{"Q2_MISC", "mc_cbr_exp_cntr_limit_q2", 0x09c8,  8, 8},
{"Q2_MISC", "mc_beacon_use_qcu2", 0x09c8,  7, 7},
{"Q2_MISC", "mc_cbr_incr_dis0_qcu2", 0x09c8,  6, 6},
{"Q2_MISC", "mc_cbr_incr_dis1_qcu2", 0x09c8,  5, 5},
{"Q2_MISC", "mc_one_shot_en_qcu2", 0x09c8,  4, 4},
{"Q2_MISC", "mc_fsp_qcu2", 0x09c8,  0, 3},
{"Q3_MISC", "mc_dcu_early_term_q3", 0x09cc,  11, 11},
{"Q3_MISC", "mc_rst_cbr_exp_cnt_q3", 0x09cc,  10, 10},
{"Q3_MISC", "mc_rdy_veol_policy_q3", 0x09cc,  9, 9},
{"Q3_MISC", "mc_cbr_exp_cntr_limit_q3", 0x09cc,  8, 8},
{"Q3_MISC", "mc_beacon_use_qcu3", 0x09cc,  7, 7},
{"Q3_MISC", "mc_cbr_incr_dis0_qcu3", 0x09cc,  6, 6},
{"Q3_MISC", "mc_cbr_incr_dis1_qcu3", 0x09cc,  5, 5},
{"Q3_MISC", "mc_one_shot_en_qcu3", 0x09cc,  4, 4},
{"Q3_MISC", "mc_fsp_qcu3", 0x09cc,  0, 3},
{"Q4_MISC", "mc_dcu_early_term_q4", 0x09d0,  11, 11},
{"Q4_MISC", "mc_rst_cbr_exp_cnt_q4", 0x09d0,  10, 10},
{"Q4_MISC", "mc_rdy_veol_policy_q4", 0x09d0,  9, 9},
{"Q4_MISC", "mc_cbr_exp_cntr_limit_q4", 0x09d0,  8, 8},
{"Q4_MISC", "mc_beacon_use_qcu4", 0x09d0,  7, 7},
{"Q4_MISC", "mc_cbr_incr_dis0_qcu4", 0x09d0,  6, 6},
{"Q4_MISC", "mc_cbr_incr_dis1_qcu4", 0x09d0,  5, 5},
{"Q4_MISC", "mc_one_shot_en_qcu4", 0x09d0,  4, 4},
{"Q4_MISC", "mc_fsp_qcu4", 0x09d0,  0, 3},
{"Q5_MISC", "mc_dcu_early_term_q5", 0x09d4,  11, 11},
{"Q5_MISC", "mc_rst_cbr_exp_cnt_q5", 0x09d4,  10, 10},
{"Q5_MISC", "mc_rdy_veol_policy_q5", 0x09d4,  9, 9},
{"Q5_MISC", "mc_cbr_exp_cntr_limit_q5", 0x09d4,  8, 8},
{"Q5_MISC", "mc_beacon_use_qcu5", 0x09d4,  7, 7},
{"Q5_MISC", "mc_cbr_incr_dis0_qcu5", 0x09d4,  6, 6},
{"Q5_MISC", "mc_cbr_incr_dis1_qcu5", 0x09d4,  5, 5},
{"Q5_MISC", "mc_one_shot_en_qcu5", 0x09d4,  4, 4},
{"Q5_MISC", "mc_fsp_qcu5", 0x09d4,  0, 3},
{"Q6_MISC", "mc_dcu_early_term_q6", 0x09d8,  11, 11},
{"Q6_MISC", "mc_rst_cbr_exp_cnt_q6", 0x09d8,  10, 10},
{"Q6_MISC", "mc_rdy_veol_policy_q6", 0x09d8,  9, 9},
{"Q6_MISC", "mc_cbr_exp_cntr_limit_q6", 0x09d8,  8, 8},
{"Q6_MISC", "mc_beacon_use_qcu6", 0x09d8,  7, 7},
{"Q6_MISC", "mc_cbr_incr_dis0_qcu6", 0x09d8,  6, 6},
{"Q6_MISC", "mc_cbr_incr_dis1_qcu6", 0x09d8,  5, 5},
{"Q6_MISC", "mc_one_shot_en_qcu6", 0x09d8,  4, 4},
{"Q6_MISC", "mc_fsp_qcu6", 0x09d8,  0, 3},
{"Q7_MISC", "mc_dcu_early_term_q7", 0x09dc,  11, 11},
{"Q7_MISC", "mc_rst_cbr_exp_cnt_q7", 0x09dc,  10, 10},
{"Q7_MISC", "mc_rdy_veol_policy_q7", 0x09dc,  9, 9},
{"Q7_MISC", "mc_cbr_exp_cntr_limit_q7", 0x09dc,  8, 8},
{"Q7_MISC", "mc_beacon_use_qcu7", 0x09dc,  7, 7},
{"Q7_MISC", "mc_cbr_incr_dis0_qcu7", 0x09dc,  6, 6},
{"Q7_MISC", "mc_cbr_incr_dis1_qcu7", 0x09dc,  5, 5},
{"Q7_MISC", "mc_one_shot_en_qcu7", 0x09dc,  4, 4},
{"Q7_MISC", "mc_fsp_qcu7", 0x09dc,  0, 3},
{"Q8_MISC", "mc_dcu_early_term_q8", 0x09e0,  11, 11},
{"Q8_MISC", "mc_rst_cbr_exp_cnt_q8", 0x09e0,  10, 10},
{"Q8_MISC", "mc_rdy_veol_policy_q8", 0x09e0,  9, 9},
{"Q8_MISC", "mc_cbr_exp_cntr_limit_q8", 0x09e0,  8, 8},
{"Q8_MISC", "mc_beacon_use_qcu8", 0x09e0,  7, 7},
{"Q8_MISC", "mc_cbr_incr_dis0_qcu8", 0x09e0,  6, 6},
{"Q8_MISC", "mc_cbr_incr_dis1_qcu8", 0x09e0,  5, 5},
{"Q8_MISC", "mc_one_shot_en_qcu8", 0x09e0,  4, 4},
{"Q8_MISC", "mc_fsp_qcu8", 0x09e0,  0, 3},
{"Q9_MISC", "mc_dcu_early_term_q9", 0x09e4,  11, 11},
{"Q9_MISC", "mc_rst_cbr_exp_cnt_q9", 0x09e4,  10, 10},
{"Q9_MISC", "mc_rdy_veol_policy_q9", 0x09e4,  9, 9},
{"Q9_MISC", "mc_cbr_exp_cntr_limit_q9", 0x09e4,  8, 8},
{"Q9_MISC", "mc_beacon_use_qcu9", 0x09e4,  7, 7},
{"Q9_MISC", "mc_cbr_incr_dis0_qcu9", 0x09e4,  6, 6},
{"Q9_MISC", "mc_cbr_incr_dis1_qcu9", 0x09e4,  5, 5},
{"Q9_MISC", "mc_one_shot_en_qcu9", 0x09e4,  4, 4},
{"Q9_MISC", "mc_fsp_qcu9", 0x09e4,  0, 3},
{"Q0_STS", "mc_pend_fr_cnt_qcu0", 0x0a00,  0, 1},
{"Q0_STS", "mc_cbr_exp_cnt_qcu0", 0x0a00,  8, 15},
{"Q1_STS", "mc_pend_fr_cnt_qcu1", 0x0a04,  0, 1},
{"Q1_STS", "mc_cbr_exp_cnt_qcu1", 0x0a04,  8, 15},
{"Q2_STS", "mc_pend_fr_cnt_qcu2", 0x0a08,  0, 1},
{"Q2_STS", "mc_cbr_exp_cnt_qcu2", 0x0a08,  8, 15},
{"Q3_STS", "mc_pend_fr_cnt_qcu3", 0x0a0c,  0, 1},
{"Q3_STS", "mc_cbr_exp_cnt_qcu3", 0x0a0c,  8, 15},
{"Q4_STS", "mc_pend_fr_cnt_qcu4", 0x0a10,  0, 1},
{"Q4_STS", "mc_cbr_exp_cnt_qcu4", 0x0a10,  8, 15},
{"Q5_STS", "mc_pend_fr_cnt_qcu5", 0x0a14,  0, 1},
{"Q5_STS", "mc_cbr_exp_cnt_qcu5", 0x0a14,  8, 15},
{"Q6_STS", "mc_pend_fr_cnt_qcu6", 0x0a18,  0, 1},
{"Q6_STS", "mc_cbr_exp_cnt_qcu6", 0x0a18,  8, 15},
{"Q7_STS", "mc_pend_fr_cnt_qcu7", 0x0a1c,  0, 1},
{"Q7_STS", "mc_cbr_exp_cnt_qcu7", 0x0a1c,  8, 15},
{"Q8_STS", "mc_pend_fr_cnt_qcu8", 0x0a20,  0, 1},
{"Q8_STS", "mc_cbr_exp_cnt_qcu8", 0x0a20,  8, 15},
{"Q9_STS", "mc_pend_fr_cnt_qcu9", 0x0a24,  0, 1},
{"Q9_STS", "mc_cbr_exp_cnt_qcu9", 0x0a24,  8, 15},
{"Q_RDYSHDN", "mc_rdytime_shdn_qcu9to0", 0x0a40,  0, 9},
{"Q_CBBS", "mc_cmp_buf_base_addr_sel", 0x0b00,  0, 6},
{"Q_CBBA", "mc_cmp_buf_base_addr", 0x0b04,  9, 31},
{"Q_CBC", "mc_cmp_buf_size", 0x0b08,  0, 3},
{"D0_QCUMSK", "mc_qcu_mask_dcu0", 0x1000,  0, 15},
{"D1_QCUMSK", "mc_qcu_mask_dcu1", 0x1004,  0, 15},
{"D2_QCUMSK", "mc_qcu_mask_dcu2", 0x1008,  0, 15},
{"D3_QCUMSK", "mc_qcu_mask_dcu3", 0x100c,  0, 15},
{"D4_QCUMSK", "mc_qcu_mask_dcu4", 0x1010,  0, 15},
{"D5_QCUMSK", "mc_qcu_mask_dcu5", 0x1014,  0, 15},
{"D6_QCUMSK", "mc_qcu_mask_dcu6", 0x1018,  0, 15},
{"D7_QCUMSK", "mc_qcu_mask_dcu7", 0x101c,  0, 15},
{"D8_QCUMSK", "mc_qcu_mask_dcu8", 0x1020,  0, 15},
{"D9_QCUMSK", "mc_qcu_mask_dcu9", 0x1024,  0, 15},
{"D0_LCLIFS", "mc_aifs_dcu0", 0x1040,  20, 27},
{"D0_LCLIFS", "mc_cwmax_dcu0", 0x1040,  10, 19},
{"D0_LCLIFS", "mc_cwmin_dcu0", 0x1040,  0, 9},
{"D1_LCLIFS", "mc_aifs_dcu1", 0x1044,  20, 27},
{"D1_LCLIFS", "mc_cwmax_dcu1", 0x1044,  10, 19},
{"D1_LCLIFS", "mc_cwmin_dcu1", 0x1044,  0, 9},
{"D2_LCLIFS", "mc_aifs_dcu2", 0x1048,  20, 27},
{"D2_LCLIFS", "mc_cwmax_dcu2", 0x1048,  10, 19},
{"D2_LCLIFS", "mc_cwmin_dcu2", 0x1048,  0, 9},
{"D3_LCLIFS", "mc_aifs_dcu3", 0x104c,  20, 27},
{"D3_LCLIFS", "mc_cwmax_dcu3", 0x104c,  10, 19},
{"D3_LCLIFS", "mc_cwmin_dcu3", 0x104c,  0, 9},
{"D4_LCLIFS", "mc_aifs_dcu4", 0x1050,  20, 27},
{"D4_LCLIFS", "mc_cwmax_dcu4", 0x1050,  10, 19},
{"D4_LCLIFS", "mc_cwmin_dcu4", 0x1050,  0, 9},
{"D5_LCLIFS", "mc_aifs_dcu5", 0x1054,  20, 27},
{"D5_LCLIFS", "mc_cwmax_dcu5", 0x1054,  10, 19},
{"D5_LCLIFS", "mc_cwmin_dcu5", 0x1054,  0, 9},
{"D6_LCLIFS", "mc_aifs_dcu6", 0x1058,  20, 27},
{"D6_LCLIFS", "mc_cwmax_dcu6", 0x1058,  10, 19},
{"D6_LCLIFS", "mc_cwmin_dcu6", 0x1058,  0, 9},
{"D7_LCLIFS", "mc_aifs_dcu7", 0x105c,  20, 27},
{"D7_LCLIFS", "mc_cwmax_dcu7", 0x105c,  10, 19},
{"D7_LCLIFS", "mc_cwmin_dcu7", 0x105c,  0, 9},
{"D8_LCLIFS", "mc_aifs_dcu8", 0x1060,  20, 27},
{"D8_LCLIFS", "mc_cwmax_dcu8", 0x1060,  10, 19},
{"D8_LCLIFS", "mc_cwmin_dcu8", 0x1060,  0, 9},
{"D9_LCLIFS", "mc_aifs_dcu9", 0x1064,  20, 27},
{"D9_LCLIFS", "mc_cwmax_dcu9", 0x1064,  10, 19},
{"D9_LCLIFS", "mc_cwmin_dcu9", 0x1064,  0, 9},
{"D0_RETLMT", "mc_fr_rts_retry_dcu0", 0x1080,  0, 3},
{"D0_RETLMT", "mc_sta_rts_retry_dcu0", 0x1080,  8, 13},
{"D0_RETLMT", "mc_sta_sta_retry_dcu0", 0x1080,  14, 19},
{"D1_RETLMT", "mc_fr_rts_retry_dcu0", 0x1084,  0, 3},
{"D1_RETLMT", "mc_sta_rts_retry_dcu0", 0x1084,  8, 13},
{"D1_RETLMT", "mc_sta_sta_retry_dcu0", 0x1084,  14, 19},
{"D2_RETLMT", "mc_fr_rts_retry_dcu0", 0x1088,  0, 3},
{"D2_RETLMT", "mc_sta_rts_retry_dcu0", 0x1088,  8, 13},
{"D2_RETLMT", "mc_sta_sta_retry_dcu0", 0x1088,  14, 19},
{"D3_RETLMT", "mc_fr_rts_retry_dcu0", 0x108c,  0, 3},
{"D3_RETLMT", "mc_sta_rts_retry_dcu0", 0x108c,  8, 13},
{"D3_RETLMT", "mc_sta_sta_retry_dcu0", 0x108c,  14, 19},
{"D4_RETLMT", "mc_fr_rts_retry_dcu0", 0x1090,  0, 3},
{"D4_RETLMT", "mc_sta_rts_retry_dcu0", 0x1090,  8, 13},
{"D4_RETLMT", "mc_sta_sta_retry_dcu0", 0x1090,  14, 19},
{"D5_RETLMT", "mc_fr_rts_retry_dcu0", 0x1094,  0, 3},
{"D5_RETLMT", "mc_sta_rts_retry_dcu0", 0x1094,  8, 13},
{"D5_RETLMT", "mc_sta_sta_retry_dcu0", 0x1094,  14, 19},
{"D6_RETLMT", "mc_fr_rts_retry_dcu0", 0x1098,  0, 3},
{"D6_RETLMT", "mc_sta_rts_retry_dcu0", 0x1098,  8, 13},
{"D6_RETLMT", "mc_sta_sta_retry_dcu0", 0x1098,  14, 19},
{"D7_RETLMT", "mc_fr_rts_retry_dcu0", 0x109c,  0, 3},
{"D7_RETLMT", "mc_sta_rts_retry_dcu0", 0x109c,  8, 13},
{"D7_RETLMT", "mc_sta_sta_retry_dcu0", 0x109c,  14, 19},
{"D8_RETLMT", "mc_fr_rts_retry_dcu0", 0x10a0,  0, 3},
{"D8_RETLMT", "mc_sta_rts_retry_dcu0", 0x10a0,  8, 13},
{"D8_RETLMT", "mc_sta_sta_retry_dcu0", 0x10a0,  14, 19},
{"D9_RETLMT", "mc_fr_rts_retry_dcu0", 0x10a4,  0, 3},
{"D9_RETLMT", "mc_sta_rts_retry_dcu0", 0x10a4,  8, 13},
{"D9_RETLMT", "mc_sta_sta_retry_dcu0", 0x10a4,  14, 19},
{"D0_CHLTIM", "mc_chan_time_en_dcu0", 0x10c0,  20, 20},
{"D0_CHLTIM", "mc_chan_time_dur_dcu0", 0x10c0,  0, 19},
{"D1_CHLTIM", "mc_chan_time_en_dcu1", 0x10c4,  20, 20},
{"D1_CHLTIM", "mc_chan_time_dur_dcu1", 0x10c4,  0, 19},
{"D2_CHLTIM", "mc_chan_time_en_dcu2", 0x10c8,  20, 20},
{"D2_CHLTIM", "mc_chan_time_dur_dcu2", 0x10c8,  0, 19},
{"D3_CHLTIM", "mc_chan_time_en_dcu3", 0x10cc,  20, 20},
{"D3_CHLTIM", "mc_chan_time_dur_dcu3", 0x10cc,  0, 19},
{"D4_CHLTIM", "mc_chan_time_en_dcu4", 0x10d0,  20, 20},
{"D4_CHLTIM", "mc_chan_time_dur_dcu4", 0x10d0,  0, 19},
{"D5_CHLTIM", "mc_chan_time_en_dcu5", 0x10d4,  20, 20},
{"D5_CHLTIM", "mc_chan_time_dur_dcu5", 0x10d4,  0, 19},
{"D6_CHLTIM", "mc_chan_time_en_dcu6", 0x10d8,  20, 20},
{"D6_CHLTIM", "mc_chan_time_dur_dcu6", 0x10d8,  0, 19},
{"D7_CHLTIM", "mc_chan_time_en_dcu7", 0x10dc,  20, 20},
{"D7_CHLTIM", "mc_chan_time_dur_dcu7", 0x10dc,  0, 19},
{"D8_CHLTIM", "mc_chan_time_en_dcu8", 0x10e0,  20, 20},
{"D8_CHLTIM", "mc_chan_time_dur_dcu8", 0x10e0,  0, 19},
{"D9_CHLTIM", "mc_chan_time_en_dcu9", 0x10e4,  20, 20},
{"D9_CHLTIM", "mc_chan_time_dur_dcu9", 0x10e4,  0, 19},
{"D0_MISC", "mc_blown_ifs_pol_dcu0", 0x1100,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu0", 0x1100,  22, 22},
{"D0_MISC", "mc_post_fr_bkoff_dis_dcu0", 0x1100,  21, 21},
{"D0_MISC", "mc_seq_num_incr_dis_dcu0", 0x1100,  20, 20},
{"D0_MISC", "mc_arb_lockout_ignore_dcu0", 0x1100,  19, 19},
{"D0_MISC", "mc_arb_lockout_cntrl_dcu0", 0x1100,  17, 18},
{"D0_MISC", "mc_beacon_use_dcu0", 0x1100,  16, 16},
{"D0_MISC", "mc_vir_col_handling_dcu0", 0x1100,  14, 15},
{"D0_MISC", "mc_fr_prefetch_en_dcu0", 0x1100,  13, 13},
{"D0_MISC", "mc_bkoff_persistence_dcu0", 0x1100,  12, 12},
{"D0_MISC", "mc_hcf_poll_en_dcu0", 0x1100,  11, 11},
{"D0_MISC", "mc_bkoff_thresh_dcu0", 0x1100,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu1", 0x1104,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu1", 0x1104,  22, 22},
{"D1_MISC", "mc_post_fr_bkoff_dis_dcu1", 0x1104,  21, 21},
{"D1_MISC", "mc_seq_num_incr_dis_dcu1", 0x1104,  20, 20},
{"D1_MISC", "mc_arb_lockout_ignore_dcu1", 0x1104,  19, 19},
{"D1_MISC", "mc_arb_lockout_cntrl_dcu1", 0x1104,  17, 18},
{"D1_MISC", "mc_beacon_use_dcu1", 0x1104,  16, 16},
{"D1_MISC", "mc_vir_col_handling_dcu1", 0x1104,  14, 15},
{"D1_MISC", "mc_fr_prefetch_en_dcu1", 0x1104,  13, 13},
{"D1_MISC", "mc_bkoff_persistence_dcu1", 0x1104,  12, 12},
{"D1_MISC", "mc_hcf_poll_en_dcu1", 0x1104,  11, 11},
{"D1_MISC", "mc_bkoff_thresh_dcu1", 0x1104,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu2", 0x1108,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu2", 0x1108,  22, 22},
{"D2_MISC", "mc_post_fr_bkoff_dis_dcu2", 0x1108,  21, 21},
{"D2_MISC", "mc_seq_num_incr_dis_dcu2", 0x1108,  20, 20},
{"D2_MISC", "mc_arb_lockout_ignore_dcu2", 0x1108,  19, 19},
{"D2_MISC", "mc_arb_lockout_cntrl_dcu2", 0x1108,  17, 18},
{"D2_MISC", "mc_beacon_use_dcu2", 0x1108,  16, 16},
{"D2_MISC", "mc_vir_col_handling_dcu2", 0x1108,  14, 15},
{"D2_MISC", "mc_fr_prefetch_en_dcu2", 0x1108,  13, 13},
{"D2_MISC", "mc_bkoff_persistence_dcu2", 0x1108,  12, 12},
{"D2_MISC", "mc_hcf_poll_en_dcu2", 0x1108,  11, 11},
{"D2_MISC", "mc_bkoff_thresh_dcu2", 0x1108,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu3", 0x110c,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu3", 0x110c,  22, 22},
{"D3_MISC", "mc_post_fr_bkoff_dis_dcu3", 0x110c,  21, 21},
{"D3_MISC", "mc_seq_num_incr_dis_dcu3", 0x110c,  20, 20},
{"D3_MISC", "mc_arb_lockout_ignore_dcu3", 0x110c,  19, 19},
{"D3_MISC", "mc_arb_lockout_cntrl_dcu3", 0x110c,  17, 18},
{"D3_MISC", "mc_beacon_use_dcu3", 0x110c,  16, 16},
{"D3_MISC", "mc_vir_col_handling_dcu3", 0x110c,  14, 15},
{"D3_MISC", "mc_fr_prefetch_en_dcu3", 0x110c,  13, 13},
{"D3_MISC", "mc_bkoff_persistence_dcu3", 0x110c,  12, 12},
{"D3_MISC", "mc_hcf_poll_en_dcu3", 0x110c,  11, 11},
{"D3_MISC", "mc_bkoff_thresh_dcu3", 0x110c,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu4", 0x1110,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu4", 0x1110,  22, 22},
{"D4_MISC", "mc_post_fr_bkoff_dis_dcu4", 0x1110,  21, 21},
{"D4_MISC", "mc_seq_num_incr_dis_dcu4", 0x1110,  20, 20},
{"D4_MISC", "mc_arb_lockout_ignore_dcu4", 0x1110,  19, 19},
{"D4_MISC", "mc_arb_lockout_cntrl_dcu4", 0x1110,  17, 18},
{"D4_MISC", "mc_beacon_use_dcu4", 0x1110,  16, 16},
{"D4_MISC", "mc_vir_col_handling_dcu4", 0x1110,  14, 15},
{"D4_MISC", "mc_fr_prefetch_en_dcu4", 0x1110,  13, 13},
{"D4_MISC", "mc_bkoff_persistence_dcu4", 0x1110,  12, 12},
{"D4_MISC", "mc_hcf_poll_en_dcu4", 0x1110,  11, 11},
{"D4_MISC", "mc_bkoff_thresh_dcu4", 0x1110,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu5", 0x1114,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu5", 0x1114,  22, 22},
{"D5_MISC", "mc_post_fr_bkoff_dis_dcu5", 0x1114,  21, 21},
{"D5_MISC", "mc_seq_num_incr_dis_dcu5", 0x1114,  20, 20},
{"D5_MISC", "mc_arb_lockout_ignore_dcu5", 0x1114,  19, 19},
{"D5_MISC", "mc_arb_lockout_cntrl_dcu5", 0x1114,  17, 18},
{"D5_MISC", "mc_beacon_use_dcu5", 0x1114,  16, 16},
{"D5_MISC", "mc_vir_col_handling_dcu5", 0x1114,  14, 15},
{"D5_MISC", "mc_fr_prefetch_en_dcu5", 0x1114,  13, 13},
{"D5_MISC", "mc_bkoff_persistence_dcu5", 0x1114,  12, 12},
{"D5_MISC", "mc_hcf_poll_en_dcu5", 0x1114,  11, 11},
{"D5_MISC", "mc_bkoff_thresh_dcu5", 0x1114,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu6", 0x1118,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu6", 0x1118,  22, 22},
{"D6_MISC", "mc_post_fr_bkoff_dis_dcu6", 0x1118,  21, 21},
{"D6_MISC", "mc_seq_num_incr_dis_dcu6", 0x1118,  20, 20},
{"D6_MISC", "mc_arb_lockout_ignore_dcu6", 0x1118,  19, 19},
{"D6_MISC", "mc_arb_lockout_cntrl_dcu6", 0x1118,  17, 18},
{"D6_MISC", "mc_beacon_use_dcu6", 0x1118,  16, 16},
{"D6_MISC", "mc_vir_col_handling_dcu6", 0x1118,  14, 15},
{"D6_MISC", "mc_fr_prefetch_en_dcu6", 0x1118,  13, 13},
{"D6_MISC", "mc_bkoff_persistence_dcu6", 0x1118,  12, 12},
{"D6_MISC", "mc_hcf_poll_en_dcu6", 0x1118,  11, 11},
{"D6_MISC", "mc_bkoff_thresh_dcu6", 0x1118,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu7", 0x111c,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu7", 0x111c,  22, 22},
{"D7_MISC", "mc_post_fr_bkoff_dis_dcu7", 0x111c,  21, 21},
{"D7_MISC", "mc_seq_num_incr_dis_dcu7", 0x111c,  20, 20},
{"D7_MISC", "mc_arb_lockout_ignore_dcu7", 0x111c,  19, 19},
{"D7_MISC", "mc_arb_lockout_cntrl_dcu7", 0x111c,  17, 18},
{"D7_MISC", "mc_beacon_use_dcu7", 0x111c,  16, 16},
{"D7_MISC", "mc_vir_col_handling_dcu7", 0x111c,  14, 15},
{"D7_MISC", "mc_fr_prefetch_en_dcu7", 0x111c,  13, 13},
{"D7_MISC", "mc_bkoff_persistence_dcu7", 0x111c,  12, 12},
{"D7_MISC", "mc_hcf_poll_en_dcu7", 0x111c,  11, 11},
{"D7_MISC", "mc_bkoff_thresh_dcu7", 0x111c,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu8", 0x1120,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu8", 0x1120,  22, 22},
{"D8_MISC", "mc_post_fr_bkoff_dis_dcu8", 0x1120,  21, 21},
{"D8_MISC", "mc_seq_num_incr_dis_dcu8", 0x1120,  20, 20},
{"D8_MISC", "mc_arb_lockout_ignore_dcu8", 0x1120,  19, 19},
{"D8_MISC", "mc_arb_lockout_cntrl_dcu8", 0x1120,  17, 18},
{"D8_MISC", "mc_beacon_use_dcu8", 0x1120,  16, 16},
{"D8_MISC", "mc_vir_col_handling_dcu8", 0x1120,  14, 15},
{"D8_MISC", "mc_fr_prefetch_en_dcu8", 0x1120,  13, 13},
{"D8_MISC", "mc_bkoff_persistence_dcu8", 0x1120,  12, 12},
{"D8_MISC", "mc_hcf_poll_en_dcu8", 0x1120,  11, 11},
{"D8_MISC", "mc_bkoff_thresh_dcu8", 0x1120,  0, 10},
{"D0_MISC", "mc_blown_ifs_pol_dcu9", 0x1124,  23, 23},
{"D0_MISC", "mc_virt_coll_cw_pol_dcu9", 0x1124,  22, 22},
{"D9_MISC", "mc_post_fr_bkoff_dis_dcu9", 0x1124,  21, 21},
{"D9_MISC", "mc_seq_num_incr_dis_dcu9", 0x1124,  20, 20},
{"D9_MISC", "mc_arb_lockout_ignore_dcu9", 0x1124,  19, 19},
{"D9_MISC", "mc_arb_lockout_cntrl_dcu9", 0x1124,  17, 18},
{"D9_MISC", "mc_beacon_use_dcu9", 0x1124,  16, 16},
{"D9_MISC", "mc_vir_col_handling_dcu9", 0x1124,  14, 15},
{"D9_MISC", "mc_fr_prefetch_en_dcu9", 0x1124,  13, 13},
{"D9_MISC", "mc_bkoff_persistence_dcu9", 0x1124,  12, 12},
{"D9_MISC", "mc_hcf_poll_en_dcu9", 0x1124,  11, 11},
{"D9_MISC", "mc_bkoff_thresh_dcu9", 0x1124,  0, 10},
{"D0_SEQNUM", "mc_seq_num", 0x1140,  0, 11},
{"D_SIFS", "mc_sifs_dcu", 0x1030,  0, 15},
{"D_SLOT", "mc_slot_dcu", 0x1070,  0, 15},
{"D_EIFS", "mc_eifs_dcu", 0x10b0,  0, 15},
{"D_IFS_MISC", "mc_random_lfsr_slice_dis", 0x10f0,  24, 24},
{"D_IFS_MISC", "mc_aifs_cnt_rst_pol", 0x10f0,  23, 23},
{"D_IFS_MISC", "mc_sifs_cnt_rst_pol", 0x10f0,  22, 22},
{"D_IFS_MISC", "mc_dcu_arbiter_dly", 0x10f0,  20, 21},
{"D_IFS_MISC", "mc_usec_duration", 0x10f0,  10, 19},
{"D_IFS_MISC", "mc_turbo_mode", 0x10f0,  3, 3},
{"D_IFS_MISC", "mc_lfsr_slice_sel", 0x10f0,  0, 2},
{"D_FPCTL", "mc_burst_prefetch_en_dcu", 0x1230,  5, 14},
{"D_FPCTL", "mc_nonburst_prefetch_en", 0x1230,  4, 4},
{"D_FPCTL", "mc_nonburst_pfetch_en_dcu", 0x1230,  0, 3},
{"D_TXPSE", "mc_dcu_pause_9to0", 0x1270,  0, 9},
{"D_TXPSE", "mc_dcu_pause_status", 0x1270,  16, 16},
{"D_TXBLK0", "mc_tx_filter_0", 0x1038,  0, 31},
{"D_TXBLK1", "mc_tx_filter_1", 0x1078,  0, 31},
{"D_TXBLK2", "mc_tx_filter_2", 0x10b8,  0, 31},
{"D_TXBLK3", "mc_tx_filter_3", 0x10f8,  0, 31},
{"D_TXBLK4", "mc_tx_filter_4", 0x1138,  0, 31},
{"D_TXBLK5", "mc_tx_filter_5", 0x1178,  0, 31},
{"D_TXBLK6", "mc_tx_filter_6", 0x11b8,  0, 31},
{"D_TXBLK7", "mc_tx_filter_7", 0x11f8,  0, 31},
{"D_TXBLK8", "mc_tx_filter_8", 0x1238,  0, 31},
{"D_TXBLK9", "mc_tx_filter_9", 0x1278,  0, 31},
{"D_TXBLK10", "mc_tx_filter_10", 0x12b8,  0, 31},
{"D_TXBLK11", "mc_tx_filter_11", 0x12f8,  0, 31},
{"D_TXBLK12", "mc_tx_filter_12", 0x1338,  0, 31},
{"D_TXBLK13", "mc_tx_filter_13", 0x1378,  0, 31},
{"D_TXBLK14", "mc_tx_filter_14", 0x13b8,  0, 31},
{"D_TXBLK15", "mc_tx_filter_15", 0x13f8,  0, 31},
{"D_TXBLK16", "mc_tx_filter_16", 0x1438,  0, 31},
{"D_TXBLK17", "mc_tx_filter_17", 0x1478,  0, 31},
{"D_TXBLK18", "mc_tx_filter_18", 0x14b8,  0, 31},
{"D_TXBLK19", "mc_tx_filter_19", 0x14f8,  0, 31},
{"D_TXBLK20", "mc_tx_filter_20", 0x1538,  0, 31},
{"D_TXBLK21", "mc_tx_filter_21", 0x1578,  0, 31},
{"D_TXBLK22", "mc_tx_filter_22", 0x15b8,  0, 31},
{"D_TXBLK23", "mc_tx_filter_23", 0x15f8,  0, 31},
{"D_TXBLK24", "mc_tx_filter_24", 0x1638,  0, 31},
{"D_TXBLK25", "mc_tx_filter_25", 0x1678,  0, 31},
{"D_TXBLK26", "mc_tx_filter_26", 0x16b8,  0, 31},
{"D_TXBLK27", "mc_tx_filter_27", 0x16f8,  0, 31},
{"D_TXBLK28", "mc_tx_filter_28", 0x1738,  0, 31},
{"D_TXBLK29", "mc_tx_filter_29", 0x1778,  0, 31},
{"D_TXBLK30", "mc_tx_filter_30", 0x17b8,  0, 31},
{"D_TXBLK31", "mc_tx_filter_31", 0x17f8,  0, 31},
{"D_TXBLK32", "mc_tx_filter_32", 0x103c,  0, 31},
{"D_TXBLK33", "mc_tx_filter_33", 0x107c,  0, 31},
{"D_TXBLK34", "mc_tx_filter_34", 0x10bc,  0, 31},
{"D_TXBLK35", "mc_tx_filter_35", 0x10fc,  0, 31},
{"D_TXBLK36", "mc_tx_filter_36", 0x113c,  0, 31},
{"D_TXBLK37", "mc_tx_filter_37", 0x117c,  0, 31},
{"D_TXBLK38", "mc_tx_filter_38", 0x11bc,  0, 31},
{"D_TXBLK39", "mc_tx_filter_39", 0x11fc,  0, 31},
{"D_TXBLK40", "mc_tx_filter_40", 0x123c,  0, 31},
{"D_TXBLK41", "mc_tx_filter_41", 0x127c,  0, 31},
{"D_TXBLK42", "mc_tx_filter_42", 0x12bc,  0, 31},
{"D_TXBLK43", "mc_tx_filter_43", 0x12fc,  0, 31},
{"D_TXBLK44", "mc_tx_filter_44", 0x133c,  0, 31},
{"D_TXBLK45", "mc_tx_filter_45", 0x137c,  0, 31},
{"D_TXBLK46", "mc_tx_filter_46", 0x13bc,  0, 31},
{"D_TXBLK47", "mc_tx_filter_47", 0x13fc,  0, 31},
{"D_TXBLK48", "mc_tx_filter_48", 0x143c,  0, 31},
{"D_TXBLK49", "mc_tx_filter_49", 0x147c,  0, 31},
{"H_INTR_AS_M", "host_async_mask_mac", 0x4030,  1, 1},
{"H_INTR_AS_E", "host_async_enable_mac", 0x403c,  1, 1},
{"AHB_CUST_BURST", "host_ahb_agg_dma_enable", 0x4024,  8, 8},
{"AHB_CUST_BURST", "host_ahb_customized_pci", 0x4024,  7, 7},
{"AHB_CUST_BURST", "host_ahb_customized_burst_en", 0x4024,  6, 6},
{"AHB_CUST_BURST", "host_ahb_page_size", 0x4024,  3, 4},
{"AHB_CUST_BURST", "host_ahb_read_mode", 0x4024,  1, 2},
{"AHB_CUST_BURST", "host_ahb_write_mode", 0x4024,  0, 0},
{"GPIO_MUX1", "host_gpio_output_mux1", 0x4060,  0, 29},
{"GPIO_MUX2", "host_gpio_output_mux2", 0x4064,  0, 29},
{"QUADRATURE", "rtc_adc_clk_sel", 0x7010,  4, 5},
{"QUADRATURE", "rtc_dac_clk_sel", 0x7010,  0, 1},
{"DERIVED_RTC_CLK", "rtc_derived_clk_ext_detect", 0x7038,  18, 18},
{"DERIVED_RTC_CLK", "rtc_derived_clk_period", 0x7038,  1, 15},
{"STA_ID0", "mc_sta_addr_l32", 0x8000,  0, 31},
{"STA_ID1", "mc_adhoc_mcast_search", 0x8004,  31, 31},
{"STA_ID1", "mc_cbciv_endian", 0x8004,  30, 30},
{"STA_ID1", "mc_preserve_seq_num", 0x8004,  29, 29},
{"STA_ID1", "mc_ksrch_mode", 0x8004,  28, 28},
{"STA_ID1", "mc_crpt_mic_enable", 0x8004,  27, 27},
{"STA_ID1", "mc_sectore_self_gen", 0x8004,  26, 26},
{"STA_ID1", "mc_bsrate_11mb", 0x8004,  25, 25},
{"STA_ID1", "mc_pcu_ackcts_6mb", 0x8004,  24, 24},
{"STA_ID1", "mc_rts_use_def_ant", 0x8004,  23, 23},
{"STA_ID1", "mc_def_antenna_update", 0x8004,  22, 22},
{"STA_ID1", "mc_use_def_antenna", 0x8004,  21, 21},
{"STA_ID1", "mc_pcf", 0x8004,  20, 20},
{"STA_ID1", "mc_keysrch_dis", 0x8004,  19, 19},
{"STA_ID1", "mc_pw_save", 0x8004,  18, 18},
{"STA_ID1", "mc_adhoc", 0x8004,  17, 17},
{"STA_ID1", "mc_sta_ap", 0x8004,  16, 16},
{"STA_ID1", "mc_sta_addr_u16", 0x8004,  0, 15},
{"BSS_ID0", "mc_bssid_l32", 0x8008,  0, 31},
{"BSS_ID1", "mc_aid", 0x800c,  16, 29},
{"BSS_ID1", "mc_bssid_u16", 0x800c,  0, 15},
{"BCN_RSSI_AVE", "mc_bcn_rssi_ave", 0x8010,  0, 11},
{"TIME_OUT", "mc_cts_timeout", 0x8014,  16, 29},
{"TIME_OUT", "mc_ack_timeout", 0x8014,  0, 13},
{"RSSI_THR", "mc_beacon_rssi_reset", 0x8018,  29, 29},
{"RSSI_THR", "mc_beacon_rssi_weight", 0x8018,  24, 28},
{"RSSI_THR", "mc_beacon_missed_thresh", 0x8018,  8, 15},
{"RSSI_THR", "mc_beacon_rssi_thresh", 0x8018,  0, 7},
{"USEC", "mc_rx_latency", 0x801c,  23, 28},
{"USEC", "mc_tx_latency", 0x801c,  14, 22},
{"USEC", "mc_usec", 0x801c,  0, 7},
{"BEACON", "mc_reset_tsf", 0x8020,  24, 24},
{"CFP_DUR", "mc_max_cfp_dur", 0x8038,  0, 15},
{"RX_FILTER", "mc_rx_filter_rst_dlmtr_cnt", 0x803c,  16, 16},
{"RX_FILTER", "mc_rx_filter_assume_radar", 0x803c,  13, 13},
{"RX_FILTER", "mc_rx_filter_uncom_ba_bar", 0x803c,  12, 12},
{"RX_FILTER", "mc_rx_filter_compressed_ba", 0x803c,  11, 11},
{"RX_FILTER", "mc_rx_filter_compressed_bar", 0x803c,  10, 10},
{"RX_FILTER", "mc_rx_filter_my_beacon", 0x803c,  9, 9},
{"RX_FILTER", "mc_rx_filter_probe_req", 0x803c,  7, 7},
{"RX_FILTER", "mc_rx_filter_phyerr", 0x803c,  6, 6},
{"RX_FILTER", "mc_rx_filter_promiscuous", 0x803c,  5, 5},
{"RX_FILTER", "mc_rx_filter_beacon", 0x803c,  4, 4},
{"RX_FILTER", "mc_rx_filter_control", 0x803c,  3, 3},
{"RX_FILTER", "mc_rx_filter_broadcast", 0x803c,  2, 2},
{"RX_FILTER", "mc_rx_filter_multicast", 0x803c,  1, 1},
{"RX_FILTER", "mc_rx_filter_unicast", 0x803c,  0, 0},
{"MCAST_FIL0", "mc_mcast_filter0", 0x8040,  0, 31},
{"MCAST_FIL1", "mc_mcast_filter1", 0x8044,  0, 31},
{"reserved", "mc_reserved6", 0x8048,  30, 31},
{"reserved", "mc_reserved7", 0x8048,  29, 29},
{"reserved", "mc_reserved8", 0x8048,  28, 28},
{"reserved", "mc_reserved9", 0x8048,  27, 27},
{"reserved", "mc_reserved10", 0x8048,  26, 26},
{"reserved", "mc_reserved11", 0x8048,  25, 25},
{"reserved", "mc_reserved12", 0x8048,  24, 24},
{"reserved", "mc_reserved13", 0x8048,  23, 23},
{"reserved", "mc_reserved14", 0x8048,  22, 22},
{"reserved", "mc_reserved15", 0x8048,  21, 21},
{"reserved", "mc_reserved16", 0x8048,  20, 20},
{"reserved", "mc_reserved17", 0x8048,  18, 19},
{"reserved", "mc_reserved18", 0x8048,  17, 17},
{"reserved", "mc_reserved19", 0x8048,  8, 8},
{"reserved", "mc_reserved20", 0x8048,  7, 7},
{"reserved", "mc_reserved21", 0x8048,  6, 6},
{"reserved", "mc_reserved22", 0x8048,  5, 5},
{"reserved", "mc_reserved23", 0x8048,  4, 4},
{"reserved", "mc_reserved24", 0x8048,  3, 3},
{"reserved", "mc_reserved25", 0x8048,  2, 2},
{"reserved", "mc_reserved26", 0x8048,  1, 1},
{"reserved", "mc_reserved27", 0x8048,  0, 0},
{"TSF_L32", "mc_clock_l32", 0x804c,  0, 31},
{"TSF_U32", "mc_clock_u32", 0x8050,  0, 31},
{"TST_ADDAC", "mc_tst_arm", 0x8054,  20, 20},
{"TST_ADDAC", "mc_tst_begin_capture", 0x8054,  19, 19},
{"TST_ADDAC", "mc_tst_cont_capture", 0x8054,  18, 18},
{"TST_ADDAC", "mc_tst_trig_polarity", 0x8054,  17, 17},
{"TST_ADDAC", "mc_tst_trig_select", 0x8054,  16, 16},
{"TST_ADDAC", "mc_tst_state_of_msb", 0x8054,  15, 15},
{"TST_ADDAC", "mc_tst_use_upper8", 0x8054,  14, 14},
{"TST_ADDAC", "mc_tst_loop_length", 0x8054,  3, 13},
{"TST_ADDAC", "mc_tst_loop_en", 0x8054,  2, 2},
{"TST_ADDAC", "mc_tst_test_mode", 0x8054,  1, 1},
{"TST_ADDAC", "mc_tst_cont_tx", 0x8054,  0, 0},
{"DEF_ANT", "mc_default_antenna", 0x8058,  0, 23},
{"FC_QOS", "mc_fc_qos_mask", 0x805c,  0, 31},
{"MASK_SEQ", "mc_seq_mask", 0x8060,  0, 15},
{"GATED_CLKS", "mc_gated_reg", 0x8064,  3, 3},
{"GATED_CLKS", "mc_gated_rx", 0x8064,  2, 2},
{"GATED_CLKS", "mc_gated_tx", 0x8064,  1, 1},
{"OBS_BUS2", "mc_obs_mode_dep_obs", 0x8068,  0, 17},
{"OBS_BUS1", "mc_obs_bus1_tx_state", 0x806c,  25, 30},
{"OBS_BUS1", "mc_obs_bus1_rx_state", 0x806c,  20, 24},
{"OBS_BUS1", "mc_obs_bus1_wep_state", 0x806c,  12, 17},
{"OBS_BUS1", "mc_obs_bus1_rx_clear", 0x806c,  11, 11},
{"OBS_BUS1", "mc_obs_bus1_rx_frame", 0x806c,  10, 10},
{"OBS_BUS1", "mc_obs_bus1_tx_frame", 0x806c,  9, 9},
{"OBS_BUS1", "mc_obs_bus1_tx_hold", 0x806c,  8, 8},
{"OBS_BUS1", "mc_obs_bus1_chan_idle", 0x806c,  7, 7},
{"OBS_BUS1", "mc_obs_bus1_quiet_time", 0x806c,  6, 6},
{"OBS_BUS1", "mc_obs_bus1_tx_hcf", 0x806c,  5, 5},
{"OBS_BUS1", "mc_obs_bus1_filter_pass", 0x806c,  4, 4},
{"OBS_BUS1", "mc_obs_bus1_rx_my_beacon", 0x806c,  3, 3},
{"OBS_BUS1", "mc_obs_bus1_rx_wep", 0x806c,  2, 2},
{"OBS_BUS1", "mc_obs_bus1_pcu_rx_end", 0x806c,  1, 1},
{"OBS_BUS1", "mc_obs_bus1_pcu_directed", 0x806c,  0, 0},
{"DYN_POWER_SAVE", "mc_hi_power_chain_mask", 0x8070,  8, 10},
{"DYN_POWER_SAVE", "mc_low_power_chain_mask", 0x8070,  4, 6},
{"DYN_POWER_SAVE", "mc_sw_chain_mask_sel", 0x8070,  2, 2},
{"DYN_POWER_SAVE", "mc_hw_ctrl_enable", 0x8070,  1, 1},
{"DYN_POWER_SAVE", "mc_use_mac_ctrl", 0x8070,  0, 0},
{"LAST_TSTP", "mc_last_tstp", 0x8080,  0, 31},
{"NAV", "mc_nav", 0x8084,  0, 25},
{"RTS_GOOD", "mc_rts_success_cnt", 0x8088,  0, 15},
{"RTS_FAIL", "mc_rts_fail_cnt", 0x808c,  0, 15},
{"ACK_FAIL", "mc_ack_fail_cnt", 0x8090,  0, 15},
{"FCS_FAIL", "mc_fcs_fail_cnt", 0x8094,  0, 15},
{"BCON_CNT", "mc_beacon_cnt", 0x8098,  0, 15},
{"XRMODE", "mc_xr_frame_hold", 0x80c0,  20, 31},
{"XRMODE", "mc_xr_sifs_delay", 0x80c0,  8, 19},
{"XRMODE", "mc_xr_wait_for_poll", 0x80c0,  7, 7},
{"XRMODE", "mc_xr_poll_type", 0x80c0,  0, 5},
{"XRDEL", "mc_xr_chirp_data_delay", 0x80c4,  16, 31},
{"XRDEL", "mc_xr_slot_delay", 0x80c4,  0, 15},
{"XRTO", "mc_xr_poll_timeout", 0x80c8,  16, 31},
{"XRTO", "mc_xr_chirp_timeout", 0x80c8,  0, 15},
{"XRCRP", "mc_xr_send_chirp", 0x80cc,  0, 0},
{"XRCRP", "mc_xr_chirp_gap", 0x80cc,  16, 31},
{"XRSTMP", "mc_xr_rssi_thr_field", 0x80d0,  8, 15},
{"XRSTMP", "mc_xr_tx_stomp_data", 0x80d0,  4, 4},
{"XRSTMP", "mc_xr_tx_stomp_bssid", 0x80d0,  3, 3},
{"XRSTMP", "mc_xr_tx_stomp_rssi", 0x80d0,  2, 2},
{"XRSTMP", "mc_xr_rx_stomp", 0x80d0,  1, 1},
{"SLP1", "mc_slp_cab_timeout", 0x80d4,  21, 31},
{"SLP1", "mc_slp_assume_dtim", 0x80d4,  19, 19},
{"SLP2", "mc_slp_beacon_timeout", 0x80d8,  21, 31},
{"BCCMSKL", "mc_bss_mask_low", 0x80e0,  0, 31},
{"BCCMSKH", "mc_bss_mask_high", 0x80e4,  0, 31},
{"TPC", "mc_tpc_ack_pwr", 0x80e8,  16, 21},
{"TPC", "mc_tpc_cts_pwr", 0x80e8,  8, 13},
{"TPC", "mc_tpc_chirp_pwr", 0x80e8,  0, 5},
{"TFC", "mc_tfc_tx_frame_cnt", 0x80ec,  0, 31},
{"RFC", "mc_tfc_rx_frame_cnt", 0x80f0,  0, 31},
{"RRC", "mc_rrc_rx_clear_cnt", 0x80f4,  0, 31},
{"CC", "mc_cc_cycle_cnt", 0x80f8,  0, 31},
{"QT1", "mc_qt1_quiet_ack_cts_enable", 0x80fc,  17, 17},
{"QT2", "mc_qt2_quiet_duration", 0x8100,  16, 31},
{"TSF", "mc_tsf_increment", 0x8104,  0, 7},
{"QOS", "mc_qos_noack_byte_offset", 0x8108,  7, 8},
{"QOS", "mc_qos_noack_bit_offset", 0x8108,  4, 6},
{"QOS", "mc_qos_noack_2_bit_values", 0x8108,  0, 3},
{"PHYERR", "mc_phy_err_mask", 0x810c,  0, 31},
{"XRLAT", "mc_xr_tx_delay", 0x8110,  0, 11},
{"MICQOSCTL", "mc_mic_qos_control_0", 0x8118,  0, 1},
{"MICQOSCTL", "mc_mic_qos_control_1", 0x8118,  2, 3},
{"MICQOSCTL", "mc_mic_qos_control_2", 0x8118,  4, 5},
{"MICQOSCTL", "mc_mic_qos_control_3", 0x8118,  6, 7},
{"MICQOSCTL", "mc_mic_qos_control_4", 0x8118,  8, 9},
{"MICQOSCTL", "mc_mic_qos_control_5", 0x8118,  10, 11},
{"MICQOSCTL", "mc_mic_qos_control_6", 0x8118,  12, 13},
{"MICQOSCTL", "mc_mic_qos_control_7", 0x8118,  14, 15},
{"MICQOSCTL", "mc_mic_qos_enable", 0x8118,  16, 16},
{"MICQOSSEL", "mc_mic_qos_select_0", 0x811c,  0, 3},
{"MICQOSSEL", "mc_mic_qos_select_1", 0x811c,  4, 7},
{"MICQOSSEL", "mc_mic_qos_select_2", 0x811c,  8, 11},
{"MICQOSSEL", "mc_mic_qos_select_3", 0x811c,  12, 15},
{"MICQOSSEL", "mc_mic_qos_select_4", 0x811c,  16, 19},
{"MICQOSSEL", "mc_mic_qos_select_5", 0x811c,  20, 23},
{"MICQOSSEL", "mc_mic_qos_select_6", 0x811c,  24, 27},
{"MICQOSSEL", "mc_mic_qos_select_7", 0x811c,  28, 31},
{"MISCMODE", "mc_debug_mode_undef", 0x8120,  30, 31},
{"MISCMODE", "mc_use_eop_ptr_for_dma_wr", 0x8120,  29, 29},
{"MISCMODE", "mc_always_perform_key_search", 0x8120,  28, 28},
{"MISCMODE", "mc_sel_evm", 0x8120,  27, 27},
{"MISCMODE", "mc_clear_ba_valid", 0x8120,  26, 26},
{"MISCMODE", "mc_clear_first_hcf", 0x8120,  25, 25},
{"MISCMODE", "mc_clear_wmf", 0x8120,  24, 24},
{"MISCMODE", "mc_rx_hcf_poll_enable", 0x8120,  23, 23},
{"MISCMODE", "mc_hcf_poll_cancels_nav", 0x8120,  22, 22},
{"MISCMODE", "mc_tbtt_protect", 0x8120,  21, 21},
{"MISCMODE", "mc_bt_ant_prevents_rx", 0x8120,  20, 20},
{"MISCMODE", "mc_force_quiet_collision", 0x8120,  18, 18},
{"MISCMODE", "mc_enable_dma_beacon_alert", 0x8120,  16, 16},
{"MISCMODE", "mc_enable_sw_beacon_alert", 0x8120,  15, 15},
{"MISCMODE", "mc_miss_beacon_in_sleep", 0x8120,  14, 14},
{"MISCMODE", "mc_av10_bb_interface", 0x8120,  13, 13},
{"MISCMODE", "mc_txop_tbtt_limit_enable", 0x8120,  12, 12},
{"MISCMODE", "mc_kc_rx_ant_update", 0x8120,  11, 11},
{"MISCMODE", "mc_debug_mode_sifs", 0x8120,  10, 10},
{"MISCMODE", "mc_debug_mode_ba_bitmap", 0x8120,  9, 9},
{"MISCMODE", "mc_cck_sifs_mode", 0x8120,  4, 4},
{"MISCMODE", "mc_tx_add_tsf", 0x8120,  3, 3},
{"MISCMODE", "mc_mic_new_location_enable", 0x8120,  2, 2},
{"MISCMODE", "mc_debug_mode_ad", 0x8120,  1, 1},
{"MISCMODE", "mc_bssid_match_force", 0x8120,  0, 0},
{"FILTOFDM", "mc_filter_ofdm_cnt", 0x8124,  0, 23},
{"FILTCCK", "mc_filter_cck_cnt", 0x8128,  0, 23},
{"PHYCNT1", "mc_phy_err_cnt1", 0x812c,  0, 23},
{"PHYCNTMASK1", "mc_phy_err_cnt_mask1", 0x8130,  0, 31},
{"PHYCNT2", "mc_phy_err_cnt2", 0x8134,  0, 23},
{"PHYCNTMASK2", "mc_phy_err_cnt_mask2", 0x8138,  0, 31},
{"TSFTHRESH", "mc_tsf_threshold", 0x813c,  0, 15},
{"PHYERREIFSMSK", "mc_phy_err_eifs_msk", 0x8144,  0, 31},
{"PHYCNT3", "mc_phy_error_cnt3", 0x8168,  0, 23},
{"PHYCNTMASK3", "mc_phy_error_cnt_mask3", 0x816c,  0, 31},
{"BTMODE", "mc_bt_time_extend", 0x8170,  0, 7},
{"BTMODE", "mc_bt_txstate_extend", 0x8170,  8, 8},
{"BTMODE", "mc_bt_tx_frame_extend", 0x8170,  9, 9},
{"BTMODE", "mc_bt_mode", 0x8170,  10, 11},
{"BTMODE", "mc_bt_quiet", 0x8170,  12, 12},
{"BTMODE", "mc_bt_qcu_thresh", 0x8170,  13, 16},
{"BTMODE", "mc_bt_rx_clear_polarity", 0x8170,  17, 17},
{"BTMODE", "mc_bt_priority_time", 0x8170,  18, 23},
{"BTMODE", "mc_bt_first_slot_time", 0x8170,  24, 31},
{"BTWEIGHT", "mc_bt_bt_weight", 0x8174,  0, 15},
{"BTWEIGHT", "mc_bt_wl_weight", 0x8174,  16, 31},
{"HCF", "mc_hcf_timeout", 0x8178,  0, 15},
{"BTMODE2", "mc_bt_bcn_miss_thresh", 0x817c,  0, 7},
{"BTMODE2", "mc_bt_bcn_miss_count", 0x817c,  8, 15},
{"BTMODE2", "mc_bt_hold_rx_clear", 0x817c,  16, 16},
{"KCMASK", "mc_kcmask_47_32", 0x81c4,  0, 15},
{"KCMASK", "mc_kcmask_31_0", 0x81c4,  16, 16},
{"TXSIFS", "mc_sifs_time", 0x81d0,  0, 7},
{"TXSIFS", "mc_txsifs_latency", 0x81d0,  8, 11},
{"TXSIFS", "mc_ack_shift", 0x81d0,  12, 14},
{"TXOPX", "mc_txopx", 0x81ec,  0, 7},
{"TXOP_0_3", "mc_txop0", 0x81f0,  0, 7},
{"TXOP_0_3", "mc_txop1", 0x81f0,  8, 15},
{"TXOP_0_3", "mc_txop2", 0x81f0,  16, 23},
{"TXOP_0_3", "mc_txop3", 0x81f0,  24, 31},
{"TXOP_4_7", "mc_txop4", 0x81f4,  0, 7},
{"TXOP_4_7", "mc_txop5", 0x81f4,  8, 15},
{"TXOP_4_7", "mc_txop6", 0x81f4,  16, 23},
{"TXOP_4_7", "mc_txop7", 0x81f4,  24, 31},
{"TXOP_8_11", "mc_txop8", 0x81f8,  0, 7},
{"TXOP_8_11", "mc_txop9", 0x81f8,  8, 15},
{"TXOP_8_11", "mc_txop10", 0x81f8,  16, 23},
{"TXOP_8_11", "mc_txop11", 0x81f8,  24, 31},
{"TXOP_12_15", "mc_txop12", 0x81fc,  0, 7},
{"TXOP_12_15", "mc_txop13", 0x81fc,  8, 15},
{"TXOP_12_15", "mc_txop14", 0x81fc,  16, 23},
{"TXOP_12_15", "mc_txop15", 0x81fc,  24, 31},
{"GNRCTMR_N0", "mc_generic_timer_next0", 0x8200,  0, 31},
{"GNRCTMR_N1", "mc_generic_timer_next1", 0x8204,  0, 31},
{"GNRCTMR_N2", "mc_generic_timer_next2", 0x8208,  0, 31},
{"GNRCTMR_N3", "mc_generic_timer_next3", 0x820c,  0, 31},
{"GNRCTMR_N4", "mc_generic_timer_next4", 0x8210,  0, 31},
{"GNRCTMR_N5", "mc_generic_timer_next5", 0x8214,  0, 31},
{"GNRCTMR_N6", "mc_generic_timer_next6", 0x8218,  0, 31},
{"GNRCTMR_N7", "mc_generic_timer_next7", 0x821c,  0, 31},
{"GNRCTMR_P0", "mc_generic_timer_period0", 0x8220,  0, 27},
{"GNRCTMR_P1", "mc_generic_timer_period1", 0x8224,  0, 27},
{"GNRCTMR_P2", "mc_generic_timer_period2", 0x8228,  0, 27},
{"GNRCTMR_P3", "mc_generic_timer_period3", 0x822c,  0, 27},
{"GNRCTMR_P4", "mc_generic_timer_period4", 0x8230,  0, 27},
{"GNRCTMR_P5", "mc_generic_timer_period5", 0x8234,  0, 27},
{"GNRCTMR_P6", "mc_generic_timer_period6", 0x8238,  0, 27},
{"GNRCTMR_P7", "mc_generic_timer_period7", 0x823c,  0, 27},
{"GNRCTMR_M", "mc_generic_timer_enable", 0x8240,  0, 7},
{"GNRCTMR_M", "mc_generic_timer_ovrflw_id", 0x8240,  8, 10},
{"GNRCTMR_M", "mc_generic_timer_thresh", 0x8240,  12, 31},
{"SLP32_MODE", "mc_sleep32_half_clk_lat", 0x8244,  0, 19},
{"SLP32_MODE", "mc_sleep32_enable", 0x8244,  20, 20},
{"SLP32_MODE", "mc_sleep32_tsf_write_stat", 0x8244,  21, 21},
{"SLP32_WAKE", "mc_sleep32_wake_xtl_time", 0x8248,  0, 15},
{"SLP32_INC", "mc_sleep32_tsf_inc", 0x824c,  0, 19},
{"SLPMIB1", "mc_slpmib_sleep_cnt", 0x8250,  0, 31},
{"SLPMIB2", "mc_slpmib_cycle_cnt", 0x8254,  0, 31},
{"SLPMIB3", "mc_slpmib_clr_cnt", 0x8258,  0, 0},
{"SLPMIB3", "mc_slpmib_pend", 0x8258,  1, 1},
{"PCU_WOW1", "mc_pattern_enable", 0x825c,  0, 7},
{"PCU_WOW1", "mc_pattern_detect", 0x825c,  8, 15},
{"PCU_WOW1", "mc_magic_enable", 0x825c,  16, 16},
{"PCU_WOW1", "mc_magic_detect", 0x825c,  17, 17},
{"PCU_WOW1", "mc_intr_enable", 0x825c,  18, 18},
{"PCU_WOW1", "mc_intr_detect", 0x825c,  19, 19},
{"PCU_WOW1", "mc_keep_alive_fail", 0x825c,  20, 20},
{"PCU_WOW1", "mc_beacon_fail", 0x825c,  21, 21},
{"PCU_WOW1", "mc_cw_bits", 0x825c,  28, 31},
{"PCU_WOW2", "mc_pcu_wow2_aifs", 0x8260,  0, 7},
{"PCU_WOW2", "mc_pcu_wow2_slot", 0x8260,  8, 15},
{"PCU_WOW2", "mc_pcu_wow2_try_cnt", 0x8260,  16, 23},
{"PCU_WOW3", "mc_pcu_wow3_beacon_fail", 0x8270,  0, 0},
{"PCU_WOW3_TO", "mc_pcu_wow3_timeout", 0x8274,  0, 31},
{"PCU_WOW3_KA", "mc_pcu_wow3_keep_alive", 0x8278,  0, 31},
{"PCU_WOW_KA", "mc_pcu_wow_auto_disable", 0x827c,  0, 0},
{"PCU_WOW_KA", "mc_pcu_wow_fail_disable", 0x827c,  1, 1},
{"PCU_1US", "mc_clocks_in_1us", 0x8284,  0, 6},
{"PCU_KA", "mc_wow_ka_delay", 0x8288,  0, 11},
{"WOW_EXACT", "mc_wow_exact_length", 0x828c,  0, 7},
{"WOW_EXACT", "mc_wow_exact_offset", 0x828c,  8, 15},
{"PCU_WOW4", "mc_pcu_wow4_offset0", 0x8294,  0, 7},
{"PCU_WOW4", "mc_pcu_wow4_offset1", 0x8294,  8, 15},
{"PCU_WOW4", "mc_pcu_wow4_offset2", 0x8294,  16, 23},
{"PCU_WOW4", "mc_pcu_wow4_offset3", 0x8294,  24, 31},
{"PCU_WOW5", "mc_pcu_wow5_offset0", 0x8298,  0, 7},
{"PCU_WOW5", "mc_pcu_wow5_offset1", 0x8298,  8, 15},
{"PCU_WOW5", "mc_pcu_wow5_offset2", 0x8298,  16, 23},
{"PCU_WOW5", "mc_pcu_wow5_offset3", 0x8298,  24, 31},
{"AZ_MODE", "mc_az_mode_disable_tsf", 0x8300,  0, 0},
{"AZ_MODE", "mc_az_mode_key_srch_ad1", 0x8300,  1, 1},
{"AZ_MODE", "mc_az_mode_tx_tsf_sel", 0x8300,  2, 2},
{"AZ_MODE", "mc_az_mode_rx_tsf_sel", 0x8300,  3, 3},
{"AZ_MODE", "mc_az_mode_clk_en", 0x8300,  4, 4},
{"AZ_KEY_DIR0", "mc_az_key_dir0_bitmap", 0x8304,  0, 31},
{"AZ_KEY_DIR1", "mc_az_key_dir1_bitmap", 0x8308,  0, 31},
{"AZ_KEY_DIR2", "mc_az_key_dir2_bitmap", 0x830c,  0, 31},
{"AZ_KEY_DIR3", "mc_az_key_dir3_bitmap", 0x8310,  0, 31},
{"AZ_TIMESTMP", "mc_az_time_stamp", 0x8314,  0, 31},
{"PCU_20_40", "mc_pcu_joined_rx_clear", 0x8318,  0, 0},
{"RX_CLEAR_DF", "mc_pcu_rx_clear_diff_cnt", 0x8328,  0, 31},
{"SELF_MASK", "mc_pcu_self_gen_ant_mask", 0x832c,  0, 2},
{"PCU_BA_BAR", "mc_pcu_ba_compressed_offset", 0x8330,  0, 3},
{"PCU_BA_BAR", "mc_pcu_ba_ack_policy_offset", 0x8330,  4, 7},
{"PCU_BA_BAR", "mc_pcu_ba_compressed_value", 0x8330,  8, 8},
{"PCU_BA_BAR", "mc_pcu_ba_ack_policy_value", 0x8330,  9, 9},
{"PCU_BA_BAR", "mc_pcu_ba_force_no_match", 0x8330,  10, 10},
{"PCU_PLCP_SP", "mc_pcu_eifs_minus_difs", 0x8334,  0, 7},
{"PCU_PLCP_SP", "mc_pcu_sp_plcp_min_length", 0x8334,  8, 12},
{"PCU_ERR_CONT", "mc_pcu_phy_error_mask_val", 0x8338,  0, 2},
{"PCU_ERR_CONT", "mc_pcu_phy_error_eifs_val", 0x8338,  16, 18},
{"PCU_TX_TIMER", "mc_pcu_tx_timer", 0x833c,  0, 14},
{"PCU_TX_TIMER", "mc_pcu_tx_timer_enable", 0x833c,  15, 15},
{"TXBUF_CTRL", "mc_pcu_txbuf_entries", 0x8340,  0, 11},
{"TXBUF_CTRL", "mc_pcu_txbuf_wrap_enable", 0x8340,  16, 16},
{"AGG_IMPROVE", "mc_pcu_bc_mc_wapi_mode", 0x8344,  18, 18},
{"AGG_IMPROVE", "mc_pcu_agg_wep_enable", 0x8344,  17, 17},
{"TST_2", "bb_tstdac_out_sel", 0x9800,  30, 31},
{"TST_2", "bb_force_agc_clear", 0x9800,  28, 28},
{"TST_2", "bb_agc_obs_sel_4", 0x9800,  24, 24},
{"TST_2", "bb_rx_obs_sel_5th_bit", 0x9800,  23, 23},
{"TST_2", "bb_bbb_obs_sel", 0x9800,  19, 22},
{"TST_2", "bb_agc_obs_sel_3", 0x9800,  18, 18},
{"TST_2", "bb_slow_clk160", 0x9800,  17, 17},
{"TST_2", "bb_enable_mini_obs", 0x9800,  15, 15},
{"TST_2", "bb_enable_rfsilent_bb", 0x9800,  13, 13},
{"TST_2", "bb_even_chancor_dump", 0x9800,  12, 12},
{"TST_2", "bb_enable_chancor_dump", 0x9800,  11, 11},
{"TST_2", "bb_clkout_is_clk32", 0x9800,  10, 10},
{"TST_2", "bb_cardbus_mode", 0x9800,  8, 9},
{"reserved", "bb_reserved28", 0x9800,  5, 6},
{"TST_2", "bb_trig", 0x9800,  4, 4},
{"TST_2", "bb_trig_sel", 0x9800,  0, 3},
{"TURBO", "bb_gf_enable", 0x9804,  10, 10},
{"TURBO", "bb_single_ht_ltf1", 0x9804,  9, 9},
{"TURBO", "bb_two_chains_use_walsh", 0x9804,  8, 8},
{"TURBO", "bb_allow_short_gi", 0x9804,  7, 7},
{"TURBO", "bb_ht_enable", 0x9804,  6, 6},
{"TURBO", "bb_dyn_20_40_ext_chn", 0x9804,  5, 5},
{"TURBO", "bb_dyn_20_40_pri_chn", 0x9804,  4, 4},
{"TURBO", "bb_dyn_20_40_pri_only", 0x9804,  3, 3},
{"TURBO", "bb_dyn_20_40", 0x9804,  2, 2},
{"TURBO", "bb_short20", 0x9804,  1, 1},
{"TURBO", "bb_turbo", 0x9804,  0, 0},
{"reserved", "bb_reserved29", 0x9808,  31, 31},
{"reserved", "bb_reserved30", 0x9808,  29, 30},
{"reserved", "bb_reserved31", 0x9808,  28, 28},
{"TST_1", "bb_disable_agc_to_a2", 0x9808,  27, 27},
{"reserved", "bb_reserved32", 0x9808,  23, 23},
{"reserved", "bb_reserved33", 0x9808,  19, 19},
{"reserved", "bb_reserved34", 0x9808,  16, 18},
{"reserved", "bb_reserved35", 0x9808,  15, 15},
{"reserved", "bb_reserved36", 0x9808,  14, 14},
{"reserved", "bb_reserved37", 0x9808,  10, 13},
{"reserved", "bb_reserved38", 0x9808,  9, 9},
{"reserved", "bb_reserved39", 0x9808,  8, 8},
{"reserved", "bb_reserved40", 0x9808,  7, 7},
{"reserved", "bb_reserved41", 0x9808,  5, 6},
{"reserved", "bb_reserved42", 0x9808,  2, 4},
{"reserved", "bb_reserved43", 0x9808,  1, 1},
{"reserved", "bb_reserved44", 0x9808,  0, 0},
{"reserved", "bb_reserved45", 0x980c,  31, 31},
{"reserved", "bb_reserved46", 0x980c,  29, 30},
{"reserved", "bb_reserved47", 0x980c,  28, 28},
{"reserved", "bb_reserved48", 0x980c,  27, 27},
{"reserved", "bb_reserved49", 0x980c,  25, 26},
{"reserved", "bb_reserved50", 0x980c,  24, 24},
{"reserved", "bb_reserved51", 0x980c,  20, 21},
{"reserved", "bb_reserved52", 0x980c,  18, 19},
{"reserved", "bb_reserved53", 0x980c,  17, 17},
{"reserved", "bb_reserved54", 0x980c,  13, 16},
{"reserved", "bb_reserved55", 0x980c,  7, 12},
{"reserved", "bb_reserved56", 0x980c,  0, 6},
{"reserved", "bb_reserved57", 0x9810,  31, 31},
{"reserved", "bb_reserved58", 0x9810,  30, 30},
{"reserved", "bb_reserved59", 0x9810,  29, 29},
{"reserved", "bb_reserved60", 0x9810,  28, 28},
{"reserved", "bb_reserved61", 0x9810,  27, 27},
{"reserved", "bb_reserved62", 0x9810,  24, 26},
{"reserved", "bb_reserved63", 0x9810,  16, 22},
{"reserved", "bb_reserved64", 0x9810,  15, 15},
{"reserved", "bb_reserved65", 0x9810,  14, 14},
{"reserved", "bb_reserved66", 0x9810,  13, 13},
{"reserved", "bb_reserved67", 0x9810,  12, 12},
{"reserved", "bb_reserved68", 0x9810,  0, 11},
{"reserved", "bb_reserved69", 0x9814,  17, 31},
{"reserved", "bb_reserved70", 0x9814,  13, 16},
{"reserved", "bb_reserved71", 0x9814,  12, 12},
{"reserved", "bb_reserved72", 0x9814,  11, 11},
{"reserved", "bb_reserved73", 0x9814,  10, 10},
{"reserved", "bb_reserved74", 0x9814,  9, 9},
{"reserved", "bb_reserved75", 0x9814,  8, 8},
{"reserved", "bb_reserved76", 0x9814,  0, 7},
{"ACTIVE", "bb_active", 0x981c,  0, 0},
{"reserved", "bb_reserved77", 0x9820,  24, 31},
{"reserved", "bb_reserved78", 0x9820,  16, 23},
{"reserved", "bb_reserved79", 0x9820,  8, 15},
{"reserved", "bb_reserved80", 0x9820,  0, 7},
{"reserved", "bb_reserved81", 0x9824,  24, 31},
{"RF_CTL2", "bb_tx_end_to_pa_off", 0x9824,  16, 23},
{"RF_CTL2", "bb_tx_frame_to_pa_on", 0x9824,  8, 15},
{"RF_CTL2", "bb_tx_frame_to_tx_d_start", 0x9824,  0, 7},
{"reserved", "bb_reserved82", 0x9828,  24, 31},
{"RF_CTL3", "bb_tx_end_to_a2_rx_on", 0x9828,  16, 23},
{"RF_CTL3", "bb_tx_end_to_xlna_on", 0x9828,  8, 15},
{"reserved", "bb_reserved83", 0x9828,  0, 7},
{"reserved", "bb_reserved84", 0x982c,  31, 31},
{"reserved", "bb_reserved85", 0x982c,  29, 29},
{"reserved", "bb_reserved86", 0x982c,  28, 28},
{"reserved", "bb_reserved87", 0x982c,  15, 15},
{"reserved", "bb_reserved88", 0x982c,  13, 13},
{"reserved", "bb_reserved89", 0x982c,  12, 12},
{"reserved", "selreserved90", 0x9830,  0, 0},
{"RF_CTL4", "bb_tx_end_to_xpab_off", 0x9834,  24, 31},
{"RF_CTL4", "bb_tx_end_to_xpaa_off", 0x9834,  16, 23},
{"RF_CTL4", "bb_tx_frame_to_xpab_on", 0x9834,  8, 15},
{"RF_CTL4", "bb_tx_frame_to_xpaa_on", 0x9834,  0, 7},
{"PA_CTL", "bb_enable_xpab", 0x9838,  3, 3},
{"PA_CTL", "bb_enable_xpaa", 0x9838,  2, 2},
{"PA_CTL", "bb_xpab_active_high", 0x9838,  1, 1},
{"PA_CTL", "bb_xpaa_active_high", 0x9838,  0, 0},
{"reserved", "bb_reserved91", 0x983c,  11, 21},
{"reserved", "bb_reserved92", 0x983c,  0, 10},
{"reserved", "bb_reserved93", 0x9840,  24, 30},
{"reserved", "bb_reserved94", 0x9840,  20, 23},
{"reserved", "bb_reserved95", 0x9840,  12, 19},
{"reserved", "bb_reserved96", 0x9840,  6, 11},
{"reserved", "bb_reserved97", 0x9840,  0, 5},
{"reserved", "bb_reserved98", 0x9844,  26, 29},
{"reserved", "bb_reserved99", 0x9844,  20, 25},
{"reserved", "bb_reserved100", 0x9844,  14, 19},
{"SETTLING", "bb_switch_settling", 0x9844,  7, 13},
{"SETTLING", "bb_agc_settling", 0x9844,  0, 6},
{"GAIN_CH0", "bb_ch0_gain_force", 0x9848,  21, 21},
{"GAIN_CH0", "bb_ch0_xatten2_hyst_margin", 0x9848,  14, 20},
{"GAIN_CH0", "bb_ch0_xatten1_hyst_margin", 0x9848,  7, 13},
{"reserved", "bb_reserved101", 0x9848,  0, 6},
{"GAIN_CH1", "bb_ch1_gain_force", 0xa848,  21, 21},
{"GAIN_CH1", "bb_ch1_xatten2_hyst_margin", 0xa848,  14, 20},
{"GAIN_CH1", "bb_ch1_xatten1_hyst_margin", 0xa848,  7, 13},
{"reserved", "bb_reserved102", 0xa848,  0, 6},
{"G_OFFSET", "bb_ch0_xatten2_sw", 0x984c,  26, 26},
{"G_OFFSET", "bb_ch0_xatten1_sw", 0x984c,  25, 25},
{"G_OFFSET", "bb_ch0_oc_gain", 0x984c,  17, 24},
{"reserved", "bb_reserved103", 0x984c,  12, 16},
{"reserved", "bb_reserved104", 0x984c,  7, 11},
{"reserved", "bb_reserved105", 0x984c,  0, 6},
{"G_OFFSET", "bb_ch1_xatten2_sw", 0xa84c,  26, 26},
{"G_OFFSET", "bb_ch1_xatten1_sw", 0xa84c,  25, 25},
{"G_OFFSET", "bb_ch1_oc_gain", 0xa84c,  17, 24},
{"reserved", "bb_reserved106", 0xa84c,  12, 16},
{"reserved", "bb_reserved107", 0xa84c,  7, 11},
{"reserved", "bb_reserved108", 0xa84c,  0, 6},
{"reserved", "bb_reserved109", 0x9850,  31, 31},
{"reserved", "bb_reserved110", 0x9850,  30, 30},
{"reserved", "bb_reserved111", 0x9850,  28, 29},
{"reserved", "bb_reserved112", 0x9850,  20, 27},
{"DESIRED_SZ", "bb_adc_desired_size", 0x9850,  0, 7},
{"reserved", "bb_reserved113", 0x9854,  0, 6},
{"reserved", "bb_reserved114", 0x9858,  26, 31},
{"reserved", "bb_reserved115", 0x9858,  18, 25},
{"reserved", "bb_reserved116", 0x9858,  12, 17},
{"reserved", "bb_reserved117", 0x9858,  6, 11},
{"reserved", "bb_reserved118", 0x9858,  0, 5},
{"reserved", "bb_reserved119", 0x985c,  30, 31},
{"reserved", "bb_reserved120", 0x985c,  22, 29},
{"reserved", "bb_reserved121", 0x985c,  15, 21},
{"reserved", "bb_reserved122", 0x985c,  7, 14},
{"reserved", "bb_reserved123", 0x985c,  0, 6},
{"reserved", "bb_reserved124", 0x9860,  18, 18},
{"reserved", "bb_reserved125", 0x9860,  17, 17},
{"reserved", "bb_reserved126", 0x9860,  16, 16},
{"reserved", "bb_reserved127", 0x9860,  15, 15},
{"reserved", "bb_reserved128", 0x9860,  13, 13},
{"reserved", "bb_reserved129", 0x9860,  12, 12},
{"reserved", "bb_reserved130", 0x9860,  11, 11},
{"reserved", "bb_reserved131", 0x9860,  10, 10},
{"reserved", "bb_reserved132", 0x9860,  6, 9},
{"reserved", "bb_reserved133", 0x9860,  3, 5},
{"AGC_CTL2", "bb_do_noisefloor", 0x9860,  1, 1},
{"AGC_CTL2", "bb_do_calibrate", 0x9860,  0, 0},
{"reserved", "bb_reserved134", 0xc864,  20, 28},
{"CCA", "bb_thresh62", 0xc864,  12, 19},
{"reserved", "bb_reserved135", 0xc864,  9, 11},
{"reserved", "bb_reserved136", 0xc864,  0, 8},
{"reserved", "bb_reserved137", 0x9868,  24, 30},
{"reserved", "bb_reserved138", 0x9868,  17, 23},
{"reserved", "bb_reserved139", 0x9868,  11, 16},
{"reserved", "bb_reserved140", 0x9868,  5, 10},
{"reserved", "bb_reserved141", 0x9868,  0, 4},
{"reserved", "bb_reserved142", 0x986c,  21, 27},
{"reserved", "bb_reserved143", 0x986c,  14, 20},
{"reserved", "bb_reserved144", 0x986c,  8, 13},
{"reserved", "bb_reserved145", 0x986c,  1, 7},
{"reserved", "bb_reserved146", 0x986c,  0, 0},
{"reserved", "bb_reserved147", 0x9874,  30, 30},
{"reserved", "bb_reserved148", 0x9874,  29, 29},
{"reserved", "bb_reserved149", 0x9874,  28, 28},
{"reserved", "bb_reserved150", 0x9874,  26, 27},
{"reserved", "bb_reserved151", 0x9874,  17, 25},
{"reserved", "bb_reserved152", 0x9874,  0, 16},
{"reserved", "bb_reserved153", 0x9878,  4, 5},
{"reserved", "bb_reserved154", 0x9878,  2, 3},
{"reserved", "bb_reserved155", 0x987c,  17, 27},
{"reserved", "bb_reserved156", 0x987c,  16, 16},
{"reserved", "bb_reserved157", 0x987c,  14, 15},
{"reserved", "bb_reserved158", 0x987c,  10, 13},
{"reserved", "bb_reserved159", 0x987c,  0, 9},
{"reserved", "bb_reserved160", 0x9900,  0, 1},
{"reserved", "bb_reserved161", 0x9900,  2, 3},
{"reserved", "bb_reserved162", 0x9900,  4, 5},
{"reserved", "bb_reserved163", 0x9900,  6, 7},
{"reserved", "bb_reserved164", 0x9900,  8, 9},
{"reserved", "bb_reserved165", 0x9900,  10, 11},
{"reserved", "bb_reserved166", 0x9900,  12, 13},
{"reserved", "bb_reserved167", 0x9900,  14, 15},
{"reserved", "bb_reserved168", 0x9900,  16, 17},
{"reserved", "bb_reserved169", 0x9900,  18, 19},
{"reserved", "bb_reserved170", 0x9900,  20, 21},
{"reserved", "bb_reserved171", 0x9900,  22, 23},
{"reserved", "bb_reserved172", 0x9900,  24, 25},
{"reserved", "bb_reserved173", 0x9900,  26, 27},
{"reserved", "bb_reserved174", 0x9900,  28, 29},
{"reserved", "bb_reserved175", 0x9900,  30, 31},
{"reserved", "bb_reserved176", 0x9904,  0, 1},
{"reserved", "bb_reserved177", 0x9904,  2, 3},
{"reserved", "bb_reserved178", 0x9904,  4, 5},
{"reserved", "bb_reserved179", 0x9904,  6, 7},
{"reserved", "bb_reserved180", 0x9904,  8, 9},
{"reserved", "bb_reserved181", 0x9904,  10, 11},
{"reserved", "bb_reserved182", 0x9904,  12, 13},
{"reserved", "bb_reserved183", 0x9904,  14, 15},
{"reserved", "bb_reserved184", 0x9904,  16, 17},
{"reserved", "bb_reserved185", 0x9904,  18, 19},
{"reserved", "bb_reserved186", 0x9904,  20, 21},
{"reserved", "bb_reserved187", 0x9904,  22, 23},
{"reserved", "bb_reserved188", 0x9904,  24, 25},
{"reserved", "bb_reserved189", 0x9904,  26, 27},
{"reserved", "bb_reserved190", 0x9904,  28, 29},
{"reserved", "bb_reserved191", 0x9908,  0, 1},
{"reserved", "bb_reserved192", 0x9908,  2, 3},
{"reserved", "bb_reserved193", 0x9908,  4, 5},
{"reserved", "bb_reserved194", 0x9908,  6, 7},
{"reserved", "bb_reserved195", 0x9908,  8, 9},
{"reserved", "bb_reserved196", 0x9908,  10, 11},
{"reserved", "bb_reserved197", 0x9908,  12, 13},
{"reserved", "bb_reserved198", 0x9908,  14, 15},
{"reserved", "bb_reserved199", 0x9908,  16, 17},
{"reserved", "bb_reserved200", 0x9908,  18, 19},
{"reserved", "bb_reserved201", 0x9908,  20, 21},
{"reserved", "bb_reserved202", 0x9908,  22, 23},
{"reserved", "bb_reserved203", 0x9908,  24, 25},
{"reserved", "bb_reserved204", 0x9908,  26, 27},
{"reserved", "bb_reserved205", 0x9908,  28, 29},
{"reserved", "bb_reserved206", 0x990c,  0, 1},
{"reserved", "bb_reserved207", 0x990c,  2, 3},
{"reserved", "bb_reserved208", 0x990c,  4, 5},
{"reserved", "bb_reserved209", 0x990c,  6, 7},
{"reserved", "bb_reserved210", 0x990c,  8, 9},
{"reserved", "bb_reserved211", 0x990c,  10, 11},
{"reserved", "bb_reserved212", 0x990c,  12, 13},
{"reserved", "bb_reserved213", 0x990c,  14, 15},
{"reserved", "bb_reserved214", 0x990c,  16, 17},
{"reserved", "bb_reserved215", 0x990c,  18, 19},
{"reserved", "bb_reserved216", 0x990c,  20, 21},
{"reserved", "bb_reserved217", 0x990c,  22, 23},
{"reserved", "bb_reserved218", 0x990c,  24, 25},
{"reserved", "bb_reserved219", 0x990c,  26, 27},
{"reserved", "bb_reserved220", 0x990c,  28, 29},
{"reserved", "bb_reserved221", 0x990c,  30, 31},
{"RX_DLY", "bb_active_to_receive", 0x9914,  0, 13},
{"reserved", "bb_reserved222", 0x9918,  0, 11},
{"MAX_RX_LEN", "bb_max_ht_length", 0x991c,  12, 29},
{"MAX_RX_LEN", "bb_max_rx_length", 0x991c,  0, 11},
{"TIMING4_CH0", "bb_ch0_enable_spur_rssi", 0x9920,  31, 31},
{"TIMING4_CH0", "bb_ch0_enable_spur_filter", 0x9920,  30, 30},
{"TIMING4_CH0", "bb_ch0_enable_chan_mask", 0x9920,  29, 29},
{"TIMING4_CH0", "bb_ch0_enable_pilot_mask", 0x9920,  28, 28},
{"TIMING4_CH0", "bb_ch0_early_trigger_thr", 0x9920,  21, 27},
{"TIMING4_CH0", "bb_ch0_use_pilot_track_df", 0x9920,  17, 20},
{"TIMING4_CH0", "bb_ch0_do_iqcal", 0x9920,  16, 16},
{"TIMING4_CH0", "bb_ch0_iqcal_lg_count_max", 0x9920,  12, 15},
{"TIMING4_CH0", "bb_ch0_iqcorr_enable", 0x9920,  11, 11},
{"TIMING4_CH0", "bb_ch0_iqcorr_q_i_coff", 0x9920,  5, 10},
{"TIMING4_CH0", "bb_ch0_iqcorr_q_q_coff", 0x9920,  0, 4},
{"TIMING4_CH1", "bb_ch1_enable_spur_rssi", 0xa920,  31, 31},
{"TIMING4_CH1", "bb_ch1_enable_spur_filter", 0xa920,  30, 30},
{"TIMING4_CH1", "bb_ch1_enable_chan_mask", 0xa920,  29, 29},
{"TIMING4_CH1", "bb_ch1_enable_pilot_mask", 0xa920,  28, 28},
{"TIMING4_CH1", "bb_ch1_early_trigger_thr", 0xa920,  21, 27},
{"TIMING4_CH1", "bb_ch1_use_pilot_track_df", 0xa920,  17, 20},
{"TIMING4_CH1", "bb_ch1_do_iqcal", 0xa920,  16, 16},
{"TIMING4_CH1", "bb_ch1_iqcal_lg_count_max", 0xa920,  12, 15},
{"TIMING4_CH1", "bb_ch1_iqcorr_enable", 0xa920,  11, 11},
{"TIMING4_CH1", "bb_ch1_iqcorr_q_i_coff", 0xa920,  5, 10},
{"TIMING4_CH1", "bb_ch1_iqcorr_q_q_coff", 0xa920,  0, 4},
{"TIMING5", "bb_forced_agc_str_pri_en", 0x9924,  31, 31},
{"TIMING5", "bb_forced_agc_str_pri", 0x9924,  30, 30},
{"TIMING5", "bb_long_sc_thresh_hi_rssi", 0x9924,  23, 29},
{"TIMING5", "bb_rssi_thr1a", 0x9924,  16, 22},
{"TIMING5", "bb_enable_rssi_thr1a", 0x9924,  15, 15},
{"TIMING5", "bb_cycpwr_thr3", 0x9924,  8, 14},
{"TIMING5", "bb_cycpwr_thr1", 0x9924,  1, 7},
{"TIMING5", "bb_enable_cycpwr_thr1", 0x9924,  0, 0},
{"PHY_ONLY_W", "bb_phyonly_warm_reset_l", 0x9928,  0, 0},
{"PHY_ONLY_C", "bb_use_ant_ext", 0x992c,  8, 8},
{"PHY_ONLY_C", "bb_en_low_freq_sleep", 0x992c,  7, 7},
{"PHY_ONLY_C", "bb_static_rx_antenna", 0x992c,  6, 6},
{"PHY_ONLY_C", "bb_rx_antenna_select", 0x992c,  5, 5},
{"PHY_ONLY_C", "bb_static_tx_antenna", 0x992c,  4, 4},
{"PHY_ONLY_C", "bb_tx_antenna_select", 0x992c,  3, 3},
{"PHY_ONLY_C", "bb_generate_scrambler", 0x992c,  2, 2},
{"PHY_ONLY_C", "bb_late_tx_signal_symbol", 0x992c,  1, 1},
{"PHY_ONLY_C", "bb_rx_drain_rate", 0x992c,  0, 0},
{"PAPD_RATE1", "bb_powertx_0", 0x9934,  0, 5},
{"PAPD_RATE1", "bb_powertx_1", 0x9934,  8, 13},
{"PAPD_RATE1", "bb_powertx_2", 0x9934,  16, 21},
{"PAPD_RATE1", "bb_powertx_3", 0x9934,  24, 29},
{"PAPD_RATE2", "bb_powertx_4", 0x9938,  0, 5},
{"PAPD_RATE2", "bb_powertx_5", 0x9938,  8, 13},
{"PAPD_RATE2", "bb_powertx_6", 0x9938,  16, 21},
{"PAPD_RATE2", "bb_powertx_7", 0x9938,  24, 29},
{"PAPD_MAX", "bb_use_per_packet_powertx_max", 0x993c,  6, 6},
{"reserved", "bb_reserved223", 0x9944,  31, 31},
{"reserved", "bb_reserved224", 0x9944,  30, 30},
{"reserved", "bb_reserved225", 0x9944,  29, 29},
{"reserved", "bb_reserved226", 0x9944,  28, 28},
{"FRAME_CTL", "bb_en_err_length_illegal", 0x9944,  27, 27},
{"reserved", "bb_reserved227", 0x9944,  26, 26},
{"reserved", "bb_reserved228", 0x9944,  25, 25},
{"reserved", "bb_reserved229", 0x9944,  24, 24},
{"reserved", "bb_reserved230", 0x9944,  23, 23},
{"reserved", "bb_reserved231", 0x9944,  22, 22},
{"reserved", "bb_reserved232", 0x9944,  21, 21},
{"reserved", "bb_reserved233", 0x9944,  20, 20},
{"reserved", "bb_reserved234", 0x9944,  19, 19},
{"reserved", "bb_reserved235", 0x9944,  18, 18},
{"reserved", "bb_reserved236", 0x9944,  17, 17},
{"FRAME_CTL", "bb_prepend_chan_info", 0x9944,  16, 16},
{"reserved", "bb_reserved237", 0x9944,  8, 15},
{"reserved", "bb_reserved238", 0x9944,  6, 7},
{"FRAME_CTL", "bb_tx_clip", 0x9944,  3, 5},
{"reserved", "bb_reserved239", 0x9944,  2, 2},
{"reserved", "bb_reserved240", 0x9944,  0, 1},
{"reserved", "bb_reserved241", 0x9948,  28, 31},
{"reserved", "bb_reserved242", 0x9948,  21, 27},
{"reserved", "bb_reserved243", 0x9948,  15, 20},
{"reserved", "bb_reserved244", 0x9948,  8, 14},
{"reserved", "bb_reserved245", 0x9948,  0, 7},
{"reserved", "bb_reserved246", 0x994c,  0, 7},
{"reserved", "bb_reserved247", 0x994c,  8, 8},
{"reserved", "bb_reserved248", 0x994c,  9, 16},
{"reserved", "bb_reserved249", 0x994c,  17, 17},
{"reserved", "bb_reserved250", 0x994c,  18, 25},
{"reserved", "bb_reserved251", 0x9954,  31, 31},
{"reserved", "bb_reserved252", 0x9954,  24, 30},
{"reserved", "bb_reserved253", 0x9954,  18, 23},
{"reserved", "bb_reserved254", 0x9954,  12, 17},
{"reserved", "bb_reserved255", 0x9954,  6, 11},
{"reserved", "bb_reserved256", 0x9954,  1, 5},
{"reserved", "bb_reserved257", 0x9954,  0, 0},
{"reserved", "bb_reserved258", 0x9958,  28, 31},
{"reserved", "bb_reserved259", 0x9958,  27, 27},
{"reserved", "bb_reserved260", 0x9958,  24, 26},
{"reserved", "bb_reserved261", 0x9958,  23, 23},
{"reserved", "bb_reserved262", 0x9958,  22, 22},
{"reserved", "bb_reserved263", 0x9958,  16, 21},
{"reserved", "bb_reserved264", 0x9958,  15, 15},
{"reserved", "bb_reserved265", 0x9958,  14, 14},
{"reserved", "bb_reserved266", 0x9958,  13, 13},
{"reserved", "bb_reserved267", 0x9958,  8, 12},
{"reserved", "bb_reserved268", 0x9958,  0, 7},
{"reserved", "bb_reserved269", 0x9940,  15, 22},
{"reserved", "bb_reserved270", 0x9940,  14, 14},
{"reserved", "bb_reserved271", 0x9940,  8, 13},
{"reserved", "bb_reserved272", 0x9940,  0, 7},
{"PHASE_RAMP0", "bb_cf_phase_ramp_alpha0", 0xc95c,  17, 24},
{"PHASE_RAMP0", "bb_cf_phase_ramp_init0", 0xc95c,  7, 16},
{"PHASE_RAMP0", "bb_cf_phase_ramp_bias0", 0xc95c,  1, 6},
{"PHASE_RAMP0", "bb_cf_phase_ramp_enable0", 0xc95c,  0, 0},
{"SWITCH_CHN0", "bb_chn0_switch_table_b", 0x9960,  10, 11},
{"SWITCH_CHN0", "bb_chn0_switch_table_rx12", 0x9960,  8, 9},
{"SWITCH_CHN0", "bb_chn0_switch_table_rx1", 0x9960,  6, 7},
{"SWITCH_CHN0", "bb_chn0_switch_table_r", 0x9960,  4, 5},
{"SWITCH_CHN0", "bb_chn0_switch_table_t", 0x9960,  2, 3},
{"SWITCH_CHN0", "bb_chn0_switch_table_idle", 0x9960,  0, 1},
{"SWITCH_CHN0", "bb_chn1_switch_table_b", 0xa960,  10, 11},
{"SWITCH_CHN0", "bb_chn1_switch_table_rx12", 0xa960,  8, 9},
{"SWITCH_CHN0", "bb_chn1_switch_table_rx1", 0xa960,  6, 7},
{"SWITCH_CHN0", "bb_chn1_switch_table_r", 0xa960,  4, 5},
{"SWITCH_CHN0", "bb_chn1_switch_table_t", 0xa960,  2, 3},
{"SWITCH_CHN0", "bb_chn1_switch_table_idle", 0xa960,  0, 1},
{"SWITCH_COM", "bb_switch_table_com_b", 0x9964,  12, 15},
{"SWITCH_COM", "bb_switch_table_com_r", 0x9964,  8, 11},
{"SWITCH_COM", "bb_switch_table_com_t", 0x9964,  4, 7},
{"SWITCH_COM", "bb_switch_table_com_idle", 0x9964,  0, 3},
{"reserved", "bb_reserved273", 0xc968,  18, 18},
{"reserved", "bb_reserved274", 0xc968,  10, 17},
{"reserved", "bb_reserved275", 0xc968,  9, 9},
{"reserved", "bb_reserved276", 0xc968,  0, 8},
{"reserved", "bb_reserved277", 0x9970,  30, 30},
{"reserved", "bb_reserved278", 0x9970,  29, 29},
{"reserved", "bb_reserved279", 0x9970,  22, 28},
{"reserved", "bb_reserved280", 0x9970,  21, 21},
{"reserved", "bb_reserved281", 0x9970,  18, 20},
{"reserved", "bb_reserved282", 0x9970,  12, 17},
{"reserved", "bb_reserved283", 0x9970,  7, 11},
{"reserved", "bb_reserved284", 0x9970,  6, 6},
{"reserved", "bb_reserved285", 0x9970,  1, 5},
{"reserved", "bb_reserved286", 0x9970,  0, 0},
{"reserved", "bb_reserved287", 0x9974,  1, 6},
{"reserved", "bb_reserved288", 0x9974,  0, 0},
{"reserved", "bb_reserved289", 0x9978,  0, 6},
{"reserved", "bb_reserved290", 0x997c,  0, 0},
{"reserved", "bb_reserved291", 0x9980,  0, 29},
{"reserved", "bb_reserved292", 0x9984,  0, 29},
{"reserved", "bb_reserved293", 0x9988,  0, 1},
{"reserved", "bb_reserved294", 0x9988,  2, 3},
{"reserved", "bb_reserved295", 0x9988,  4, 5},
{"reserved", "bb_reserved296", 0x9988,  6, 7},
{"reserved", "bb_reserved297", 0x9988,  8, 9},
{"reserved", "bb_reserved298", 0x9988,  10, 11},
{"reserved", "bb_reserved299", 0x9988,  12, 13},
{"reserved", "bb_reserved300", 0x9988,  14, 15},
{"reserved", "bb_reserved301", 0x9988,  16, 17},
{"reserved", "bb_reserved302", 0x9988,  18, 19},
{"reserved", "bb_reserved303", 0x9988,  20, 21},
{"reserved", "bb_reserved304", 0x9988,  22, 23},
{"reserved", "bb_reserved305", 0x9988,  24, 25},
{"reserved", "bb_reserved306", 0x9988,  26, 27},
{"reserved", "bb_reserved307", 0x9988,  28, 29},
{"reserved", "bb_reserved308", 0x998c,  0, 1},
{"reserved", "bb_reserved309", 0x998c,  2, 3},
{"reserved", "bb_reserved310", 0x998c,  4, 5},
{"reserved", "bb_reserved311", 0x998c,  6, 7},
{"reserved", "bb_reserved312", 0x998c,  8, 9},
{"reserved", "bb_reserved313", 0x998c,  10, 11},
{"reserved", "bb_reserved314", 0x998c,  12, 13},
{"reserved", "bb_reserved315", 0x998c,  14, 15},
{"reserved", "bb_reserved316", 0x998c,  16, 17},
{"reserved", "bb_reserved317", 0x998c,  18, 19},
{"reserved", "bb_reserved318", 0x998c,  20, 21},
{"reserved", "bb_reserved319", 0x998c,  22, 23},
{"reserved", "bb_reserved320", 0x998c,  24, 25},
{"reserved", "bb_reserved321", 0x998c,  26, 27},
{"reserved", "bb_reserved322", 0x998c,  28, 29},
{"reserved", "bb_reserved323", 0x9990,  0, 1},
{"reserved", "bb_reserved324", 0x9990,  2, 3},
{"reserved", "bb_reserved325", 0x9990,  4, 5},
{"reserved", "bb_reserved326", 0x9990,  6, 7},
{"reserved", "bb_reserved327", 0x9990,  8, 9},
{"reserved", "bb_reserved328", 0x9990,  10, 11},
{"reserved", "bb_reserved329", 0x9990,  12, 13},
{"reserved", "bb_reserved330", 0x9990,  14, 15},
{"reserved", "bb_reserved331", 0x9990,  16, 17},
{"reserved", "bb_reserved332", 0x9990,  18, 19},
{"reserved", "bb_reserved333", 0x9990,  20, 21},
{"reserved", "bb_reserved334", 0x9990,  22, 23},
{"reserved", "bb_reserved335", 0x9990,  24, 25},
{"reserved", "bb_reserved336", 0x9990,  26, 27},
{"reserved", "bb_reserved337", 0x9990,  28, 29},
{"reserved", "bb_reserved338", 0x9994,  0, 1},
{"reserved", "bb_reserved339", 0x9994,  2, 3},
{"reserved", "bb_reserved340", 0x9994,  4, 5},
{"reserved", "bb_reserved341", 0x9994,  6, 7},
{"reserved", "bb_reserved342", 0x9994,  8, 9},
{"reserved", "bb_reserved343", 0x9994,  10, 11},
{"reserved", "bb_reserved344", 0x9994,  12, 13},
{"reserved", "bb_reserved345", 0x9994,  14, 15},
{"reserved", "bb_reserved346", 0x9994,  16, 17},
{"reserved", "bb_reserved347", 0x9994,  18, 19},
{"reserved", "bb_reserved348", 0x9994,  20, 21},
{"reserved", "bb_reserved349", 0x9994,  22, 23},
{"reserved", "bb_reserved350", 0x9994,  24, 25},
{"reserved", "bb_reserved351", 0x9994,  26, 27},
{"reserved", "bb_reserved352", 0x9994,  28, 29},
{"reserved", "bb_reserved353", 0x9994,  30, 31},
{"reserved", "bb_reserved354", 0x9998,  0, 29},
{"reserved", "bb_reserved355", 0x999c,  0, 29},
{"reserved", "bb_reserved356", 0x99a0,  0, 19},
{"reserved", "bb_reserved357", 0x99a0,  20, 29},
{"reserved", "bb_reserved358", 0x99a0,  30, 30},
{"reserved", "bb_reserved359", 0x99a0,  31, 31},
{"reserved", "bb_reserved360", 0x99a4,  3, 3},
{"MULTCHN_EN", "bb_rx_chain_mask", 0x99a4,  0, 2},
{"reserved", "bb_reserved361", 0x99a8,  0, 0},
{"reserved", "bb_reserved362", 0x99a8,  1, 7},
{"reserved", "bb_reserved363", 0x99a8,  8, 8},
{"reserved", "bb_reserved364", 0x99a8,  9, 9},
{"reserved", "bb_reserved365", 0x99a8,  10, 20},
{"reserved", "bb_reserved366", 0x99a8,  22, 28},
{"reserved", "bb_reserved367", 0x99a8,  29, 29},
{"reserved", "bb_reserved368", 0x99ac,  0, 7},
{"MULTCHN_GN", "bb_enable_check_strong_ant", 0x99ac,  8, 8},
{"MULTCHN_GN", "bb_ant_fast_div_bias", 0x99ac,  9, 14},
{"MULTCHN_GN", "bb_cap_gain_ratio_SNR", 0x99ac,  15, 20},
{"MULTCHN_GN", "bb_cap_gain_ratio_ena", 0x99ac,  21, 21},
{"MULTCHN_GN", "bb_cap_gain_ratio_mode", 0x99ac,  22, 22},
{"MULTCHN_TXB", "bb_use_static_txbf_cntl", 0x99b0,  0, 0},
{"MULTCHN_TXB", "bb_static_txbf_enable", 0x99b0,  1, 1},
{"MULTCHN_TXB", "bb_static_txbf_index", 0x99b0,  2, 4},
{"MULTCHN_TXB", "bb_use_static_rx_coef_idx", 0x99b0,  5, 5},
{"MULTCHN_TXB", "bb_static_rx_coeff_next_idx", 0x99b0,  6, 8},
{"MULTCHN_TXB", "bb_eirp_limited", 0x99b0,  11, 11},
{"MULTCHN_TXB", "bb_bf_weight_update", 0x99b0,  12, 12},
{"reserved", "bb_reserved369", 0x99b0,  13, 18},
{"reserved", "bb_reserved370", 0x99b0,  19, 20},
{"reserved", "bb_reserved371", 0x99b0,  21, 23},
{"MULTCHN_TXB", "bb_disable_txbf_ext_switch", 0x99b0,  24, 24},
{"MULTCHN_TXB", "bb_disable_txbf_blna", 0x99b0,  25, 25},
{"MULTCHN_TXB", "bb_totp_limited", 0x99b0,  26, 26},
{"ADC_CALIB", "bb_adc_dc_corr_enable", 0x99b4,  31, 31},
{"ADC_CALIB", "bb_adc_gain_corr_enable", 0x99b4,  30, 30},
{"ADC_CALIB", "bb_adc_dc_corr_i_coeff", 0x99b4,  21, 29},
{"ADC_CALIB", "bb_adc_dc_corr_q_coeff", 0x99b4,  12, 20},
{"ADC_CALIB", "bb_adc_gain_corr_i_coeff", 0x99b4,  6, 11},
{"ADC_CALIB", "bb_adc_gain_corr_q_coeff", 0x99b4,  0, 5},
{"CCA1", "bb_thresh62_ext", 0xc9b8,  0, 7},
{"reserved", "bb_reserved372", 0xc9bc,  16, 24},
{"reserved", "bb_reserved373", 0xc9bc,  9, 15},
{"AGC_EXT", "bb_maxCCApwr_ext", 0xc9bc,  0, 8},
{"reserved", "bb_reserved374", 0x99c0,  28, 28},
{"reserved", "bb_reserved375", 0x99c0,  21, 27},
{"reserved", "bb_reserved376", 0x99c0,  14, 20},
{"reserved", "bb_reserved377", 0x99c0,  7, 13},
{"reserved", "bb_reserved378", 0x99c0,  0, 6},
{"reserved", "bb_reserved379", 0x99c4,  25, 28},
{"reserved", "bb_reserved380", 0x99c4,  19, 24},
{"reserved", "bb_reserved381", 0x99c4,  16, 18},
{"reserved", "bb_reserved382", 0x99c4,  13, 15},
{"reserved", "bb_reserved383", 0x99c4,  8, 12},
{"reserved", "bb_reserved384", 0x99c4,  4, 7},
{"reserved", "bb_reserved385", 0x99c4,  0, 3},
{"reserved", "bb_reserved386", 0x99c8,  30, 30},
{"reserved", "bb_reserved387", 0x99c8,  29, 29},
{"reserved", "bb_reserved388", 0x99c8,  24, 28},
{"reserved", "bb_reserved389", 0x99c8,  16, 23},
{"reserved", "bb_reserved390", 0x99c8,  11, 15},
{"reserved", "bb_reserved391", 0x99c8,  5, 10},
{"reserved", "bb_reserved392", 0x99c8,  0, 4},
{"reserved", "bb_reserved393", 0x99cc,  24, 29},
{"reserved", "bb_reserved394", 0x99cc,  18, 23},
{"reserved", "bb_reserved395", 0x99cc,  12, 17},
{"reserved", "bb_reserved396", 0x99cc,  8, 11},
{"reserved", "bb_reserved397", 0x99cc,  4, 7},
{"reserved", "bb_reserved398", 0x99cc,  0, 3},
{"reserved", "bb_reserved399", 0x99d0,  4, 18},
{"reserved", "bb_reserved400", 0x99d0,  0, 3},
{"reserved", "bb_reserved401", 0x99d4,  0, 31},
{"reserved", "bb_reserved402", 0x99d8,  0, 31},
{"CHAN_INFO_MEM", "bb_disable_chaninfomem", 0x99dc,  1, 1},
{"CHAN_INFO_MEM", "bb_capture_chan_info", 0x99dc,  0, 0},
{"H_CLIP_EN", "bb_heavy_clip_enable", 0x99e0,  0, 9},
{"H_CLIP_F_0", "bb_heavy_clip_factor_3", 0x99e4,  24, 31},
{"H_CLIP_F_0", "bb_heavy_clip_factor_2", 0x99e4,  16, 23},
{"H_CLIP_F_0", "bb_heavy_clip_factor_1", 0x99e4,  8, 15},
{"H_CLIP_F_0", "bb_heavy_clip_factor_0", 0x99e4,  0, 7},
{"H_CLIP_F_1", "bb_heavy_clip_factor_7", 0x99e8,  24, 31},
{"H_CLIP_F_1", "bb_heavy_clip_factor_6", 0x99e8,  16, 23},
{"H_CLIP_F_1", "bb_heavy_clip_factor_5", 0x99e8,  8, 15},
{"H_CLIP_F_1", "bb_heavy_clip_factor_4", 0x99e8,  0, 7},
{"H_CLIP_FACT", "bb_init_gain_use_NF", 0x99ec,  28, 28},
{"H_CLIP_FACT", "bb_rifs_disable_cck_det", 0x99ec,  27, 27},
{"H_CLIP_FACT", "bb_rifs_disable_pwrlow_gc", 0x99ec,  26, 26},
{"H_CLIP_FACT", "bb_rifs_init_delay", 0x99ec,  16, 25},
{"H_CLIP_FACT", "bb_init_gain_dB_offset", 0x99ec,  8, 15},
{"H_CLIP_FACT", "bb_heavy_clip_factor_xr", 0x99ec,  0, 7},
{"CYCL_SHIFT", "bb_csd_chn2_3chains", 0x99fc,  10, 14},
{"CYCL_SHIFT", "bb_csd_chn1_3chains", 0x99fc,  5, 9},
{"CYCL_SHIFT", "bb_csd_chn1_2chains", 0x99fc,  0, 4},
{"reserved", "bb_reserved403", 0x9a00,  0, 15},
{"reserved", "bb_reserved404", 0x9a04,  0, 15},
{"reserved", "bb_reserved405", 0x9a08,  0, 15},
{"reserved", "bb_reserved406", 0x9a0c,  0, 15},
{"reserved", "bb_reserved407", 0x9a10,  0, 15},
{"reserved", "bb_reserved408", 0x9a14,  0, 15},
{"reserved", "bb_reserved409", 0x9a18,  0, 15},
{"reserved", "bb_reserved410", 0x9a1c,  0, 15},
{"reserved", "bb_reserved411", 0x9a20,  0, 15},
{"reserved", "bb_reserved412", 0x9a24,  0, 15},
{"reserved", "bb_reserved413", 0x9a28,  0, 15},
{"reserved", "bb_reserved414", 0x9a2c,  0, 15},
{"reserved", "bb_reserved415", 0x9a30,  0, 15},
{"reserved", "bb_reserved416", 0x9a34,  0, 15},
{"reserved", "bb_reserved417", 0x9a38,  0, 15},
{"reserved", "bb_reserved418", 0x9a3c,  0, 15},
{"reserved", "bb_reserved419", 0x9a40,  0, 15},
{"reserved", "bb_reserved420", 0x9a44,  0, 15},
{"reserved", "bb_reserved421", 0x9a48,  0, 15},
{"reserved", "bb_reserved422", 0x9a4c,  0, 15},
{"reserved", "bb_reserved423", 0x9a50,  0, 15},
{"reserved", "bb_reserved424", 0x9a54,  0, 15},
{"reserved", "bb_reserved425", 0x9a58,  0, 15},
{"reserved", "bb_reserved426", 0x9a5c,  0, 15},
{"reserved", "bb_reserved427", 0x9a60,  0, 15},
{"reserved", "bb_reserved428", 0x9a64,  0, 15},
{"reserved", "bb_reserved429", 0x9a68,  0, 15},
{"reserved", "bb_reserved430", 0x9a6c,  0, 15},
{"reserved", "bb_reserved431", 0x9a70,  0, 15},
{"reserved", "bb_reserved432", 0x9a74,  0, 15},
{"reserved", "bb_reserved433", 0x9a78,  0, 15},
{"reserved", "bb_reserved434", 0x9a7c,  0, 15},
{"reserved", "bb_reserved435", 0x9a80,  0, 15},
{"reserved", "bb_reserved436", 0x9a84,  0, 15},
{"reserved", "bb_reserved437", 0x9a88,  0, 15},
{"reserved", "bb_reserved438", 0x9a8c,  0, 15},
{"reserved", "bb_reserved439", 0x9a90,  0, 15},
{"reserved", "bb_reserved440", 0x9a94,  0, 15},
{"reserved", "bb_reserved441", 0x9a98,  0, 15},
{"reserved", "bb_reserved442", 0x9a9c,  0, 15},
{"reserved", "bb_reserved443", 0x9aa0,  0, 15},
{"reserved", "bb_reserved444", 0x9aa4,  0, 15},
{"reserved", "bb_reserved445", 0x9aa8,  0, 15},
{"reserved", "bb_reserved446", 0x9aac,  0, 15},
{"reserved", "bb_reserved447", 0x9ab0,  0, 15},
{"reserved", "bb_reserved448", 0x9ab4,  0, 15},
{"reserved", "bb_reserved449", 0x9ab8,  0, 15},
{"reserved", "bb_reserved450", 0x9abc,  0, 15},
{"reserved", "bb_reserved451", 0x9ac0,  0, 15},
{"reserved", "bb_reserved452", 0x9ac4,  0, 15},
{"reserved", "bb_reserved453", 0x9ac8,  0, 15},
{"reserved", "bb_reserved454", 0x9acc,  0, 15},
{"reserved", "bb_reserved455", 0x9ad0,  0, 15},
{"reserved", "bb_reserved456", 0x9ad4,  0, 15},
{"reserved", "bb_reserved457", 0x9ad8,  0, 15},
{"reserved", "bb_reserved458", 0x9adc,  0, 15},
{"reserved", "bb_reserved459", 0x9ae0,  0, 15},
{"reserved", "bb_reserved460", 0x9ae4,  0, 15},
{"reserved", "bb_reserved461", 0x9ae8,  0, 15},
{"reserved", "bb_reserved462", 0x9aec,  0, 15},
{"reserved", "bb_reserved463", 0x9af0,  0, 15},
{"reserved", "bb_reserved464", 0x9af4,  0, 15},
{"reserved", "bb_reserved465", 0x9af8,  0, 15},
{"reserved", "bb_reserved466", 0x9afc,  0, 15},
{"reserved", "bb_reserved467", 0x9b00,  0, 15},
{"reserved", "bb_reserved468", 0x9b04,  0, 15},
{"reserved", "bb_reserved469", 0x9b08,  0, 15},
{"reserved", "bb_reserved470", 0x9b0c,  0, 15},
{"reserved", "bb_reserved471", 0x9b10,  0, 15},
{"reserved", "bb_reserved472", 0x9b14,  0, 15},
{"reserved", "bb_reserved473", 0x9b18,  0, 15},
{"reserved", "bb_reserved474", 0x9b1c,  0, 15},
{"reserved", "bb_reserved475", 0x9b20,  0, 15},
{"reserved", "bb_reserved476", 0x9b24,  0, 15},
{"reserved", "bb_reserved477", 0x9b28,  0, 15},
{"reserved", "bb_reserved478", 0x9b2c,  0, 15},
{"reserved", "bb_reserved479", 0x9b30,  0, 15},
{"reserved", "bb_reserved480", 0x9b34,  0, 15},
{"reserved", "bb_reserved481", 0x9b38,  0, 15},
{"reserved", "bb_reserved482", 0x9b3c,  0, 15},
{"reserved", "bb_reserved483", 0x9b40,  0, 15},
{"reserved", "bb_reserved484", 0x9b44,  0, 15},
{"reserved", "bb_reserved485", 0x9b48,  0, 15},
{"reserved", "bb_reserved486", 0x9b4c,  0, 15},
{"reserved", "bb_reserved487", 0x9b50,  0, 15},
{"reserved", "bb_reserved488", 0x9b54,  0, 15},
{"reserved", "bb_reserved489", 0x9b58,  0, 15},
{"reserved", "bb_reserved490", 0x9b5c,  0, 15},
{"reserved", "bb_reserved491", 0x9b60,  0, 15},
{"reserved", "bb_reserved492", 0x9b64,  0, 15},
{"reserved", "bb_reserved493", 0x9b68,  0, 15},
{"reserved", "bb_reserved494", 0x9b6c,  0, 15},
{"reserved", "bb_reserved495", 0x9b70,  0, 15},
{"reserved", "bb_reserved496", 0x9b74,  0, 15},
{"reserved", "bb_reserved497", 0x9b78,  0, 15},
{"reserved", "bb_reserved498", 0x9b7c,  0, 15},
{"reserved", "bb_reserved499", 0x9b80,  0, 15},
{"reserved", "bb_reserved500", 0x9b84,  0, 15},
{"reserved", "bb_reserved501", 0x9b88,  0, 15},
{"reserved", "bb_reserved502", 0x9b8c,  0, 15},
{"reserved", "bb_reserved503", 0x9b90,  0, 15},
{"reserved", "bb_reserved504", 0x9b94,  0, 15},
{"reserved", "bb_reserved505", 0x9b98,  0, 15},
{"reserved", "bb_reserved506", 0x9b9c,  0, 15},
{"reserved", "bb_reserved507", 0x9ba0,  0, 15},
{"reserved", "bb_reserved508", 0x9ba4,  0, 15},
{"reserved", "bb_reserved509", 0x9ba8,  0, 15},
{"reserved", "bb_reserved510", 0x9bac,  0, 15},
{"reserved", "bb_reserved511", 0x9bb0,  0, 15},
{"reserved", "bb_reserved512", 0x9bb4,  0, 15},
{"reserved", "bb_reserved513", 0x9bb8,  0, 15},
{"reserved", "bb_reserved514", 0x9bbc,  0, 15},
{"reserved", "bb_reserved515", 0x9bc0,  0, 15},
{"reserved", "bb_reserved516", 0x9bc4,  0, 15},
{"reserved", "bb_reserved517", 0x9bc8,  0, 15},
{"reserved", "bb_reserved518", 0x9bcc,  0, 15},
{"reserved", "bb_reserved519", 0x9bd0,  0, 15},
{"reserved", "bb_reserved520", 0x9bd4,  0, 15},
{"reserved", "bb_reserved521", 0x9bd8,  0, 15},
{"reserved", "bb_reserved522", 0x9bdc,  0, 15},
{"reserved", "bb_reserved523", 0x9be0,  0, 15},
{"reserved", "bb_reserved524", 0x9be4,  0, 15},
{"reserved", "bb_reserved525", 0x9be8,  0, 15},
{"reserved", "bb_reserved526", 0x9bec,  0, 15},
{"reserved", "bb_reserved527", 0x9bf0,  0, 15},
{"reserved", "bb_reserved528", 0x9bf4,  0, 15},
{"reserved", "bb_reserved529", 0x9bf8,  0, 15},
{"reserved", "bb_reserved530", 0x9bfc,  0, 15},
{"reserved", "bb_reserved531", 0x9c0c,  0, 15},
{"IQCAL_I", "bb_iqcal_pwr_meas_i", 0x9c10,  0, 31},
{"IQCAL_Q", "bb_iqcal_pwr_meas_q", 0x9c14,  0, 31},
{"IQCORR", "bb_iqcal_iq_corr_meas", 0x9c18,  0, 31},
{"RSSI", "bb_rssi_ext", 0x9c1c,  8, 15},
{"RSSI", "bb_rssi", 0x9c1c,  0, 7},
{"RFBUS_GNT", "bb_bt_ant", 0x9c20,  1, 1},
{"RFBUS_GNT", "bb_rfbus_grant", 0x9c20,  0, 0},
{"TSTADCQ", "bb_tstadc_out_q", 0x9c24,  9, 17},
{"TSTADCI", "bb_tstadc_out_i", 0x9c24,  0, 8},
{"TSTDACQ", "bb_tstdac_out_q", 0x9c28,  9, 17},
{"TSTDACI", "bb_tstdac_out_i", 0x9c28,  0, 8},
{"PTAT", "bb_ptat", 0x9c2c,  0, 3},
{"ILTX_RATE", "bb_illegal_tx_rate", 0x9c30,  0, 0},
{"SPUR_PWR", "bb_power_with_spur_removed", 0x9c34,  16, 31},
{"SPUR_PWR", "bb_spur_est_q", 0x9c34,  8, 15},
{"SPUR_PWR", "bb_spur_est_i", 0x9c34,  0, 7},
{"CHAN_STATUS", "bb_rx_clear_pad", 0x9c38,  3, 3},
{"CHAN_STATUS", "bb_rx_clear_mac", 0x9c38,  2, 2},
{"CHAN_STATUS", "bb_rx_clear_raw", 0x9c38,  1, 1},
{"CHAN_STATUS", "bb_bt_active", 0x9c38,  0, 0},
{"CHAN_INFO_NP", "bb_noise_power", 0x9cf0,  0, 11},
{"CHAN_INFO_GD", "bb_analog_gain_diff_02", 0x9cf4,  19, 25},
{"CHAN_INFO_GD", "bb_analog_gain_diff_01", 0x9cf4,  12, 18},
{"CHAN_INFO_GD", "bb_fine_ppm", 0x9cf4,  0, 11},
{"CHAN_INFO_PPM", "bb_fine_timing", 0x9cf8,  12, 21},
{"CHAN_INFO_PPM", "bb_coarse_ppm", 0x9cf8,  0, 11},
{"CHAN_INFO_GN", "bb_chan_info_xatten2_sw", 0x9cfc,  17, 17},
{"CHAN_INFO_GN", "bb_chan_info_xatten1_sw", 0x9cfc,  16, 16},
{"CHAN_INFO_GN", "bb_chan_info_oc_gain", 0x9cfc,  8, 15},
{"CHAN_INFO_GN", "bb_chan_info_rssi", 0x9cfc,  0, 7},
{"MODE", "bb_mac_mode", 0xa200,  7, 7},
{"MODE", "bb_quarter_rate_mode", 0xa200,  6, 6},
{"MODE", "bb_half_rate_mode", 0xa200,  5, 5},
{"MODE", "bb_dyn_ofdm_cck_mode", 0xa200,  2, 2},
{"MODE", "bb_cck_mode", 0xa200,  0, 0},
{"CCK_TX_CTRL", "bb_tx_cck_delay_2", 0xa204,  9, 11},
{"CCK_TX_CTRL", "bb_tx_cck_delay_1", 0xa204,  6, 8},
{"reserved", "bb_reserved532", 0xa204,  5, 5},
{"reserved", "bb_reserved533", 0xa204,  4, 4},
{"CCK_TX_CTRL", "bb_tx_dac_scale_cck", 0xa204,  2, 3},
{"reserved", "bb_reserved534", 0xa204,  1, 1},
{"CCK_TX_CTRL", "bb_disable_scrambler", 0xa204,  0, 0},
{"reserved", "bb_reserved535", 0xa208,  31, 31},
{"reserved", "bb_reserved536", 0xa208,  22, 22},
{"reserved", "bb_reserved537", 0xa208,  21, 21},
{"reserved", "bb_reserved538", 0xa208,  20, 20},
{"reserved", "bb_reserved539", 0xa208,  19, 19},
{"reserved", "bb_reserved540", 0xa208,  18, 18},
{"reserved", "bb_reserved541", 0xa208,  17, 17},
{"reserved", "bb_reserved542", 0xa208,  16, 16},
{"reserved", "bb_reserved543", 0xa208,  15, 15},
{"reserved", "bb_reserved544", 0xa208,  14, 14},
{"reserved", "bb_reserved545", 0xa208,  13, 13},
{"reserved", "bb_reserved546", 0xa208,  6, 12},
{"reserved", "bb_reserved547", 0xa208,  0, 5},
{"GAIN_CH0", "bb_ch0_xatten2_margin", 0xa20c,  17, 21},
{"GAIN_CH0", "bb_ch0_xatten1_margin", 0xa20c,  12, 16},
{"GAIN_CH0", "bb_ch0_xatten2_db", 0xa20c,  6, 11},
{"GAIN_CH0", "bb_ch0_xatten1_db", 0xa20c,  0, 5},
{"GAIN_CH1", "bb_ch1_xatten2_margin", 0xb20c,  17, 21},
{"GAIN_CH1", "bb_ch1_xatten1_margin", 0xb20c,  12, 16},
{"GAIN_CH1", "bb_ch1_xatten2_db", 0xb20c,  6, 11},
{"GAIN_CH1", "bb_ch1_xatten1_db", 0xb20c,  0, 5},
{"reserved", "bb_reserved548", 0xa210,  24, 30},
{"reserved", "bb_reserved549", 0xa210,  21, 23},
{"reserved", "bb_reserved550", 0xa210,  16, 20},
{"reserved", "bb_reserved551", 0xa210,  11, 15},
{"reserved", "bb_reserved552", 0xa210,  8, 10},
{"reserved", "bb_reserved553", 0xa210,  3, 7},
{"reserved", "bb_reserved554", 0xa210,  0, 2},
{"reserved", "bb_reserved555", 0xa214,  26, 31},
{"reserved", "bb_reserved556", 0xa214,  22, 25},
{"reserved", "bb_reserved557", 0xa214,  17, 21},
{"reserved", "bb_reserved558", 0xa214,  12, 16},
{"reserved", "bb_reserved559", 0xa214,  6, 11},
{"reserved", "bb_reserved560", 0xa214,  0, 5},
{"reserved", "bb_reserved561", 0xa218,  16, 23},
{"reserved", "bb_reserved562", 0xa218,  8, 15},
{"reserved", "bb_reserved563", 0xa218,  0, 7},
{"reserved", "bb_reserved564", 0xa21c,  25, 30},
{"reserved", "bb_reserved565", 0xa21c,  19, 24},
{"reserved", "bb_reserved566", 0xa21c,  18, 18},
{"reserved", "bb_reserved567", 0xa21c,  17, 17},
{"reserved", "bb_reserved568", 0xa21c,  16, 16},
{"reserved", "bb_reserved569", 0xa21c,  4, 15},
{"reserved", "bb_reserved570", 0xa21c,  0, 3},
{"reserved", "bb_reserved571", 0xa220,  21, 26},
{"reserved", "bb_reserved572", 0xa220,  16, 20},
{"reserved", "bb_reserved573", 0xa220,  10, 15},
{"reserved", "bb_reserved574", 0xa220,  5, 9},
{"reserved", "bb_reserved575", 0xa220,  0, 4},
{"reserved", "bb_reserved576", 0xa224,  10, 10},
{"reserved", "bb_reserved577", 0xa224,  0, 9},
{"reserved", "bb_reserved578", 0xa228,  24, 27},
{"reserved", "bb_reserved579", 0xa228,  18, 23},
{"reserved", "bb_reserved580", 0xa228,  17, 17},
{"reserved", "bb_reserved581", 0xa228,  10, 16},
{"reserved", "bb_reserved582", 0xa228,  9, 9},
{"reserved", "bb_reserved583", 0xa228,  1, 8},
{"reserved", "bb_reserved584", 0xa228,  0, 0},
{"reserved", "bb_reserved585", 0xa22c,  27, 30},
{"reserved", "bb_reserved586", 0xa22c,  22, 26},
{"reserved", "bb_reserved587", 0xa22c,  17, 21},
{"reserved", "bb_reserved588", 0xa22c,  13, 16},
{"reserved", "bb_reserved589", 0xa22c,  10, 12},
{"reserved", "bb_reserved590", 0xa22c,  7, 9},
{"reserved", "bb_reserved591", 0xa22c,  6, 6},
{"reserved", "bb_reserved592", 0xa22c,  5, 5},
{"reserved", "bb_reserved593", 0xa22c,  4, 4},
{"reserved", "bb_reserved594", 0xa22c,  3, 3},
{"reserved", "bb_reserved595", 0xa22c,  2, 2},
{"reserved", "bb_reserved596", 0xa22c,  1, 1},
{"reserved", "bb_reserved597", 0xa22c,  0, 0},
{"reserved", "bb_reserved598", 0xa230,  0, 9},
{"reserved", "bb_reserved599", 0xa234,  24, 29},
{"reserved", "bb_reserved600", 0xa234,  16, 21},
{"reserved", "bb_reserved601", 0xa234,  8, 13},
{"reserved", "bb_reserved602", 0xa234,  0, 5},
{"reserved", "bb_reserved603", 0xa238,  24, 29},
{"reserved", "bb_reserved604", 0xa238,  16, 21},
{"reserved", "bb_reserved605", 0xa238,  8, 13},
{"reserved", "bb_reserved606", 0xa238,  0, 5},
{"reserved", "bb_reserved607", 0xa23c,  25, 30},
{"reserved", "bb_reserved608", 0xa23c,  24, 24},
{"reserved", "bb_reserved609", 0xa23c,  15, 23},
{"reserved", "bb_reserved610", 0xa23c,  0, 14},
{"reserved", "bb_reserved611", 0xa240,  22, 31},
{"reserved", "bb_reserved612", 0xa240,  16, 21},
{"reserved", "bb_reserved613", 0xa240,  8, 15},
{"reserved", "bb_reserved614", 0xa240,  0, 7},
{"reserved", "bb_reserved615", 0xa244,  20, 25},
{"reserved", "bb_reserved616", 0xa244,  10, 19},
{"reserved", "bb_reserved617", 0xa244,  0, 9},
{"reserved", "bb_reserved618", 0xa248,  16, 31},
{"reserved", "bb_reserved619", 0xa248,  2, 15},
{"reserved", "bb_reserved620", 0xa248,  1, 1},
{"reserved", "bb_reserved621", 0xa248,  0, 0},
{"reserved", "bb_reserved622", 0xa24c,  0, 0},
{"IQCORR_CCK", "bb_cf_clc_init_rfgain", 0xa250,  16, 20},
{"IQCORR_CCK", "bb_clcal_meas_time_sel", 0xa250,  14, 15},
{"IQCORR_CCK", "bb_rxcal_meas_time_sel", 0xa250,  12, 13},
{"IQCORR_CCK", "bb_enable_iqcorr_cck", 0xa250,  11, 11},
{"IQCORR_CCK", "bb_iqcorr_q_i_coff_cck", 0xa250,  5, 10},
{"IQCORR_CCK", "bb_iqcorr_q_q_coff_cck", 0xa250,  0, 4},
{"reserved", "bb_reserved623", 0xa254,  0, 0},
{"TPCRG1", "bb_forced_pdadc_gain", 0xa258,  30, 31},
{"TPCRG1", "bb_force_pdadc_gain", 0xa258,  29, 29},
{"TPCRG1", "bb_pd_calibrate_wait", 0xa258,  23, 28},
{"TPCRG1", "bb_enable_pd_calibrate", 0xa258,  22, 22},
{"TPCRG1", "bb_pd_gain_setting3", 0xa258,  20, 21},
{"TPCRG1", "bb_pd_gain_setting2", 0xa258,  18, 19},
{"TPCRG1", "bb_pd_gain_setting1", 0xa258,  16, 17},
{"TPCRG1", "bb_num_pd_gain", 0xa258,  14, 15},
{"TPCRG1", "bb_pd_dc_offset_target", 0xa258,  6, 13},
{"TPCRG1", "bb_forced_dac_gain", 0xa258,  1, 5},
{"TPCRG1", "bb_force_dac_gain", 0xa258,  0, 0},
{"TPCRG2", "bb_tx_frame_to_pd_acc_xr", 0xa25c,  24, 31},
{"TPCRG2", "bb_tx_frame_to_pd_acc_cck", 0xa25c,  16, 23},
{"TPCRG2", "bb_tx_frame_to_pd_acc_ofdm", 0xa25c,  8, 15},
{"TPCRG2", "bb_tx_frame_to_pdadc_on", 0xa25c,  0, 7},
{"TPCRG3", "bb_tpc_clk_gate_enable", 0xa260,  31, 31},
{"TPCRG3", "bb_pd_acc_window_xr", 0xa260,  28, 30},
{"TPCRG3", "bb_pd_acc_window_cck", 0xa260,  25, 27},
{"TPCRG3", "bb_pd_acc_window_ofdm", 0xa260,  22, 24},
{"TPCRG3", "bb_pd_acc_window_cal", 0xa260,  19, 21},
{"TPCRG3", "bb_pd_acc_window_dc_off", 0xa260,  16, 18},
{"TPCRG3", "bb_tx_end_to_pd_acc_on", 0xa260,  8, 15},
{"TPCRG3", "bb_tx_end_to_pdadc_on", 0xa260,  0, 7},
{"TPCRG4_CH0", "bb_ch0_rate_sent", 0xa264,  20, 24},
{"TPCRG4_CH0", "bb_ch0_tx_gain_setting", 0xa264,  14, 19},
{"TPCRG4_CH0", "bb_ch0_dac_gain", 0xa264,  9, 13},
{"TPCRG4_CH0", "bb_ch0_pd_avg_out", 0xa264,  1, 8},
{"TPCRG4_CH0", "bb_ch0_pd_avg_valid", 0xa264,  0, 0},
{"TPCRG4_CH1", "bb_ch1_rate_sent", 0xb264,  20, 24},
{"TPCRG4_CH1", "bb_ch1_tx_gain_setting", 0xb264,  14, 19},
{"TPCRG4_CH1", "bb_ch1_dac_gain", 0xb264,  9, 13},
{"TPCRG4_CH1", "bb_ch1_pd_avg_out", 0xb264,  1, 8},
{"TPCRG4_CH1", "bb_ch1_pd_avg_valid", 0xb264,  0, 0},
{"ANALOG_SWP", "bb_analog_dc_dac_polarity", 0xa268,  7, 7},
{"ANALOG_SWP", "bb_swap_alt_chn", 0xa268,  6, 6},
{"ANALOG_SWP", "bb_analog_tx_swap_cntl", 0xa268,  3, 5},
{"ANALOG_SWP", "bb_analog_rx_swap_cntl", 0xa268,  0, 2},
{"TPCRG5_CH0", "bb_ch0_pd_gain_boundary_4", 0xa26c,  22, 27},
{"TPCRG5_CH0", "bb_ch0_pd_gain_boundary_3", 0xa26c,  16, 21},
{"TPCRG5_CH0", "bb_ch0_pd_gain_boundary_2", 0xa26c,  10, 15},
{"TPCRG5_CH0", "bb_ch0_pd_gain_boundary_1", 0xa26c,  4, 9},
{"TPCRG5_CH0", "bb_ch0_pd_gain_overlap", 0xa26c,  0, 3},
{"TPCRG5_CH1", "bb_ch1_pd_gain_boundary_4", 0xb26c,  22, 27},
{"TPCRG5_CH1", "bb_ch1_pd_gain_boundary_3", 0xb26c,  16, 21},
{"TPCRG5_CH1", "bb_ch1_pd_gain_boundary_2", 0xb26c,  10, 15},
{"TPCRG5_CH1", "bb_ch1_pd_gain_boundary_1", 0xb26c,  4, 9},
{"TPCRG5_CH1", "bb_ch1_pd_gain_overlap", 0xb26c,  0, 3},
{"TPCRG6", "bb_error_est_filter_coeff", 0xd270,  26, 28},
{"TPCRG6", "bb_error_est_mode", 0xd270,  24, 25},
{"TPCRG6", "bb_pd_dac_setting_4", 0xd270,  18, 23},
{"TPCRG6", "bb_pd_dac_setting_3", 0xd270,  12, 17},
{"TPCRG6", "bb_pd_dac_setting_2", 0xd270,  6, 11},
{"TPCRG6", "bb_pd_dac_setting_1", 0xd270,  0, 5},
{"TPCRG7", "bb_extend_tx_frame_for_tpc", 0xa274,  27, 27},
{"TPCRG7", "bb_use_tx_pd_in_xpa", 0xa274,  26, 26},
{"TPCRG7", "bb_en_cl_gain_mod", 0xa274,  25, 25},
{"TPCRG7", "bb_init_tx_gain_setting", 0xa274,  19, 24},
{"TPCRG7", "bb_tx_gain_table_max", 0xa274,  13, 18},
{"TPCRG7", "bb_forced_paout2gn", 0xa274,  10, 12},
{"TPCRG7", "bb_forced_pabuf5gn", 0xa274,  9, 9},
{"TPCRG7", "bb_forced_padrvgn", 0xa274,  6, 8},
{"TPCRG7", "bb_forced_txV2Igain", 0xa274,  4, 5},
{"TPCRG7", "bb_forced_txldBloqgain", 0xa274,  1, 3},
{"TPCRG7", "bb_force_tx_gain", 0xa274,  0, 0},
{"TPCRG8", "bb_desired_scale_5", 0xa278,  25, 29},
{"TPCRG8", "bb_desired_scale_4", 0xa278,  20, 24},
{"TPCRG8", "bb_desired_scale_3", 0xa278,  15, 19},
{"TPCRG8", "bb_desired_scale_2", 0xa278,  10, 14},
{"TPCRG8", "bb_desired_scale_1", 0xa278,  5, 9},
{"TPCRG8", "bb_desired_scale_0", 0xa278,  0, 4},
{"TPCRG9", "bb_wait_caltx_settle", 0xa27c,  27, 30},
{"TPCRG9", "bb_pd_dc_offset_thr", 0xa27c,  21, 26},
{"TPCRG9", "bb_en_pd_dc_offset_thr", 0xa27c,  20, 20},
{"TPCRG9", "bb_desired_scale_xr", 0xa27c,  15, 19},
{"TPCRG9", "bb_desired_scale_cck", 0xa27c,  10, 14},
{"TPCRG9", "bb_desired_scale_7", 0xa27c,  5, 9},
{"TPCRG9", "bb_desired_scale_6", 0xa27c,  0, 4},
{"TX_TAB_0", "bb_tx_gain_table_0", 0xa300,  0, 18},
{"TX_TAB_1", "bb_tx_gain_table_1", 0xa304,  0, 18},
{"TX_TAB_2", "bb_tx_gain_table_2", 0xa308,  0, 18},
{"TX_TAB_3", "bb_tx_gain_table_3", 0xa30c,  0, 18},
{"TX_TAB_4", "bb_tx_gain_table_4", 0xa310,  0, 18},
{"TX_TAB_5", "bb_tx_gain_table_5", 0xa314,  0, 18},
{"TX_TAB_6", "bb_tx_gain_table_6", 0xa318,  0, 18},
{"TX_TAB_7", "bb_tx_gain_table_7", 0xa31c,  0, 18},
{"TX_TAB_8", "bb_tx_gain_table_8", 0xa320,  0, 18},
{"TX_TAB_9", "bb_tx_gain_table_9", 0xa324,  0, 18},
{"TX_TAB_10", "bb_tx_gain_table_10", 0xa328,  0, 18},
{"TX_TAB_11", "bb_tx_gain_table_11", 0xa32c,  0, 18},
{"TX_TAB_12", "bb_tx_gain_table_12", 0xa330,  0, 18},
{"TX_TAB_13", "bb_tx_gain_table_13", 0xa334,  0, 18},
{"TX_TAB_14", "bb_tx_gain_table_14", 0xa338,  0, 18},
{"TX_TAB_15", "bb_tx_gain_table_15", 0xa33c,  0, 18},
{"TX_TAB_16", "bb_tx_gain_table_16", 0xa340,  0, 18},
{"TX_TAB_17", "bb_tx_gain_table_17", 0xa344,  0, 18},
{"TX_TAB_18", "bb_tx_gain_table_18", 0xa348,  0, 18},
{"TX_TAB_19", "bb_tx_gain_table_19", 0xa34c,  0, 18},
{"TX_TAB_20", "bb_tx_gain_table_20", 0xa350,  0, 18},
{"TX_TAB_21", "bb_tx_gain_table_21", 0xa354,  0, 18},
{"BB_CLC_CNTL", "bb_use_dac_cl_correction", 0xa358,  30, 30},
{"BB_CLC_CNTL", "bb_cf_adc_bound", 0xa358,  22, 29},
{"BB_CLC_CNTL", "bb_cf_clc_init_bbgain", 0xa358,  16, 21},
{"BB_CLC_CNTL", "bb_carr_leak_max_offset", 0xa358,  6, 15},
{"BB_CLC_CNTL", "bb_clc_reserved", 0xa358,  4, 5},
{"BB_CLC_CNTL", "bb_cf_clc_test_point", 0xa358,  2, 3},
{"BB_CLC_CNTL", "bb_enable_cl_calibrate", 0xa358,  1, 1},
{"BB_CLC_CNTL", "bb_enable_parallel_cal", 0xa358,  0, 0},
{"CL_TAB0", "bb_bb_gain_0", 0xd35c,  27, 30},
{"CL_TAB0", "bb_carr_lk_dc_add_I_0", 0xd35c,  16, 26},
{"CL_TAB0", "bb_carr_lk_dc_add_Q_0", 0xd35c,  5, 15},
{"CL_TAB0", "bb_cl_gain_mod_0", 0xd35c,  0, 4},
{"CL_TAB1", "bb_bb_gain_1", 0xd360,  27, 30},
{"CL_TAB1", "bb_carr_lk_dc_add_I_1", 0xd360,  16, 26},
{"CL_TAB1", "bb_carr_lk_dc_add_Q_1", 0xd360,  5, 15},
{"CL_TAB1", "bb_cl_gain_mod_1", 0xd360,  0, 4},
{"CL_TAB2", "bb_bb_gain_2", 0xd364,  27, 30},
{"CL_TAB2", "bb_carr_lk_dc_add_I_2", 0xd364,  16, 26},
{"CL_TAB2", "bb_carr_lk_dc_add_Q_2", 0xd364,  5, 15},
{"CL_TAB2", "bb_cl_gain_mod_2", 0xd364,  0, 4},
{"CL_TAB3", "bb_bb_gain_3", 0xd368,  27, 30},
{"CL_TAB3", "bb_carr_lk_dc_add_I_3", 0xd368,  16, 26},
{"CL_TAB3", "bb_carr_lk_dc_add_Q_3", 0xd368,  5, 15},
{"CL_TAB3", "bb_cl_gain_mod_3", 0xd368,  0, 4},
{"CL_TAB4", "bb_bb_gain_4", 0xd36c,  27, 30},
{"CL_TAB4", "bb_carr_lk_dc_add_I_4", 0xd36c,  16, 26},
{"CL_TAB4", "bb_carr_lk_dc_add_Q_4", 0xd36c,  5, 15},
{"CL_TAB4", "bb_cl_gain_mod_4", 0xd36c,  0, 4},
{"CL_TAB5", "bb_bb_gain_5", 0xd370,  27, 30},
{"CL_TAB5", "bb_carr_lk_dc_add_I_5", 0xd370,  16, 26},
{"CL_TAB5", "bb_carr_lk_dc_add_Q_5", 0xd370,  5, 15},
{"CL_TAB5", "bb_cl_gain_mod_5", 0xd370,  0, 4},
{"CL_TAB6", "bb_bb_gain_6", 0xd374,  27, 30},
{"CL_TAB6", "bb_carr_lk_dc_add_I_6", 0xd374,  16, 26},
{"CL_TAB6", "bb_carr_lk_dc_add_Q_6", 0xd374,  5, 15},
{"CL_TAB6", "bb_cl_gain_mod_6", 0xd374,  0, 4},
{"CL_TAB7", "bb_bb_gain_7", 0xd378,  27, 30},
{"CL_TAB7", "bb_carr_lk_dc_add_I_7", 0xd378,  16, 26},
{"CL_TAB7", "bb_carr_lk_dc_add_Q_7", 0xd378,  5, 15},
{"CL_TAB7", "bb_cl_gain_mod_7", 0xd378,  0, 4},
{"CL_TAB8", "bb_bb_gain_8", 0xd37c,  27, 30},
{"CL_TAB8", "bb_carr_lk_dc_add_I_8", 0xd37c,  16, 26},
{"CL_TAB8", "bb_carr_lk_dc_add_Q_8", 0xd37c,  5, 15},
{"CL_TAB8", "bb_cl_gain_mod_8", 0xd37c,  0, 4},
{"GAIN_MAP01", "bb_map_table_bit1", 0xd380,  16, 31},
{"GAIN_MAP01", "bb_map_table_bit0", 0xd380,  0, 15},
{"GAIN_MAP23", "bb_map_table_bit3", 0xd384,  16, 31},
{"GAIN_MAP23", "bb_map_table_bit2", 0xd384,  0, 15},
{"LOW_PWR_CTL", "bb_radar_use_fdomain_reset", 0xa388,  30, 30},
{"LOW_PWR_CTL", "bb_disable_err_reset_fix", 0xa388,  29, 29},
{"LOW_PWR_CTL", "bb_disable_rifs_cck_fix", 0xa388,  28, 28},
{"LOW_PWR_CTL", "bb_disable_fcc_fix2", 0xa388,  27, 27},
{"LOW_PWR_CTL", "bb_enable_reset_tdomain", 0xa388,  26, 26},
{"LOW_PWR_CTL", "bb_disable_fcc_fix", 0xa388,  25, 25},
{"POWERTX_RATE5", "bb_powertxht20_0", 0xa38c,  0, 5},
{"POWERTX_RATE5", "bb_powertxht20_1", 0xa38c,  8, 13},
{"POWERTX_RATE5", "bb_powertxht20_2", 0xa38c,  16, 21},
{"POWERTX_RATE5", "bb_powertxht20_3", 0xa38c,  24, 29},
{"POWERTX_RATE6", "bb_powertxht20_4", 0xa390,  0, 5},
{"POWERTX_RATE6", "bb_powertxht20_5", 0xa390,  8, 13},
{"POWERTX_RATE6", "bb_powertxht20_6", 0xa390,  16, 21},
{"POWERTX_RATE6", "bb_powertxht20_7", 0xa390,  24, 29},
{"TPCRG10", "bb_desired_scale_ht20_5", 0xa394,  25, 29},
{"TPCRG10", "bb_desired_scale_ht20_4", 0xa394,  20, 24},
{"TPCRG10", "bb_desired_scale_ht20_3", 0xa394,  15, 19},
{"TPCRG10", "bb_desired_scale_ht20_2", 0xa394,  10, 14},
{"TPCRG10", "bb_desired_scale_ht20_1", 0xa394,  5, 9},
{"TPCRG10", "bb_desired_scale_ht20_0", 0xa394,  0, 4},
{"TPCRG11", "bb_desired_scale_ht20_7", 0xa398,  5, 9},
{"TPCRG11", "bb_desired_scale_ht20_6", 0xa398,  0, 4},
{"CAL_MASK", "bb_cal_chain_mask", 0xa39c,  0, 2},
{"MASK2_1", "bb_mask2_m61", 0xa3a0,  0, 1},
{"MASK2_1", "bb_mask2_m60", 0xa3a0,  2, 3},
{"MASK2_1", "bb_mask2_m59", 0xa3a0,  4, 5},
{"MASK2_1", "bb_mask2_m58", 0xa3a0,  6, 7},
{"MASK2_1", "bb_mask2_m57", 0xa3a0,  8, 9},
{"MASK2_1", "bb_mask2_m56", 0xa3a0,  10, 11},
{"MASK2_1", "bb_mask2_m55", 0xa3a0,  12, 13},
{"MASK2_1", "bb_mask2_m54", 0xa3a0,  14, 15},
{"MASK2_1", "bb_mask2_m53", 0xa3a0,  16, 17},
{"MASK2_1", "bb_mask2_m52", 0xa3a0,  18, 19},
{"MASK2_1", "bb_mask2_m51", 0xa3a0,  20, 21},
{"MASK2_1", "bb_mask2_m50", 0xa3a0,  22, 23},
{"MASK2_1", "bb_mask2_m49", 0xa3a0,  24, 25},
{"MASK2_1", "bb_mask2_m48", 0xa3a0,  26, 27},
{"MASK2_1", "bb_mask2_m47", 0xa3a0,  28, 29},
{"MASK2_1", "bb_mask2_m46", 0xa3a0,  30, 31},
{"MASK2_2", "bb_mask2_m45", 0xa3a4,  0, 1},
{"MASK2_2", "bb_mask2_m44", 0xa3a4,  2, 3},
{"MASK2_2", "bb_mask2_m43", 0xa3a4,  4, 5},
{"MASK2_2", "bb_mask2_m42", 0xa3a4,  6, 7},
{"MASK2_2", "bb_mask2_m41", 0xa3a4,  8, 9},
{"MASK2_2", "bb_mask2_m40", 0xa3a4,  10, 11},
{"MASK2_2", "bb_mask2_m39", 0xa3a4,  12, 13},
{"MASK2_2", "bb_mask2_m38", 0xa3a4,  14, 15},
{"MASK2_2", "bb_mask2_m37", 0xa3a4,  16, 17},
{"MASK2_2", "bb_mask2_m36", 0xa3a4,  18, 19},
{"MASK2_2", "bb_mask2_m35", 0xa3a4,  20, 21},
{"MASK2_2", "bb_mask2_m34", 0xa3a4,  22, 23},
{"MASK2_2", "bb_mask2_m33", 0xa3a4,  24, 25},
{"MASK2_2", "bb_mask2_m32", 0xa3a4,  26, 27},
{"MASK2_2", "bb_mask2_m31", 0xa3a4,  28, 29},
{"MASK2_3", "bb_mask2_m30", 0xa3a8,  0, 1},
{"MASK2_3", "bb_mask2_m29", 0xa3a8,  2, 3},
{"MASK2_3", "bb_mask2_m28", 0xa3a8,  4, 5},
{"MASK2_3", "bb_mask2_m27", 0xa3a8,  6, 7},
{"MASK2_3", "bb_mask2_m26", 0xa3a8,  8, 9},
{"MASK2_3", "bb_mask2_m25", 0xa3a8,  10, 11},
{"MASK2_3", "bb_mask2_m24", 0xa3a8,  12, 13},
{"MASK2_3", "bb_mask2_m23", 0xa3a8,  14, 15},
{"MASK2_3", "bb_mask2_m22", 0xa3a8,  16, 17},
{"MASK2_3", "bb_mask2_m21", 0xa3a8,  18, 19},
{"MASK2_3", "bb_mask2_m20", 0xa3a8,  20, 21},
{"MASK2_3", "bb_mask2_m19", 0xa3a8,  22, 23},
{"MASK2_3", "bb_mask2_m18", 0xa3a8,  24, 25},
{"MASK2_3", "bb_mask2_m17", 0xa3a8,  26, 27},
{"MASK2_3", "bb_mask2_m16", 0xa3a8,  28, 29},
{"MASK2_4", "bb_mask2_m15", 0xa3ac,  0, 1},
{"MASK2_4", "bb_mask2_m14", 0xa3ac,  2, 3},
{"MASK2_4", "bb_mask2_m13", 0xa3ac,  4, 5},
{"MASK2_4", "bb_mask2_m12", 0xa3ac,  6, 7},
{"MASK2_4", "bb_mask2_m11", 0xa3ac,  8, 9},
{"MASK2_4", "bb_mask2_m10", 0xa3ac,  10, 11},
{"MASK2_4", "bb_mask2_m09", 0xa3ac,  12, 13},
{"MASK2_4", "bb_mask2_m08", 0xa3ac,  14, 15},
{"MASK2_4", "bb_mask2_m07", 0xa3ac,  16, 17},
{"MASK2_4", "bb_mask2_m06", 0xa3ac,  18, 19},
{"MASK2_4", "bb_mask2_m05", 0xa3ac,  20, 21},
{"MASK2_4", "bb_mask2_m04", 0xa3ac,  22, 23},
{"MASK2_4", "bb_mask2_m03", 0xa3ac,  24, 25},
{"MASK2_4", "bb_mask2_m02", 0xa3ac,  26, 27},
{"MASK2_4", "bb_mask2_m01", 0xa3ac,  28, 29},
{"MASK2_4", "bb_mask2_m00", 0xa3ac,  30, 31},
{"PILOT_MASK_M27", "bb_pilot_mask_3", 0xa3b0,  0, 29},
{"PILOT_MASK_27", "bb_pilot_mask_4", 0xa3b4,  0, 29},
{"MASK2_5", "bb_mask2_01", 0xa3b8,  0, 1},
{"MASK2_5", "bb_mask2_02", 0xa3b8,  2, 3},
{"MASK2_5", "bb_mask2_03", 0xa3b8,  4, 5},
{"MASK2_5", "bb_mask2_04", 0xa3b8,  6, 7},
{"MASK2_5", "bb_mask2_05", 0xa3b8,  8, 9},
{"MASK2_5", "bb_mask2_06", 0xa3b8,  10, 11},
{"MASK2_5", "bb_mask2_07", 0xa3b8,  12, 13},
{"MASK2_5", "bb_mask2_08", 0xa3b8,  14, 15},
{"MASK2_5", "bb_mask2_09", 0xa3b8,  16, 17},
{"MASK2_5", "bb_mask2_10", 0xa3b8,  18, 19},
{"MASK2_5", "bb_mask2_11", 0xa3b8,  20, 21},
{"MASK2_5", "bb_mask2_12", 0xa3b8,  22, 23},
{"MASK2_5", "bb_mask2_13", 0xa3b8,  24, 25},
{"MASK2_5", "bb_mask2_14", 0xa3b8,  26, 27},
{"MASK2_5", "bb_mask2_15", 0xa3b8,  28, 29},
{"MASK2_6", "bb_mask2_16", 0xa3bc,  0, 1},
{"MASK2_6", "bb_mask2_17", 0xa3bc,  2, 3},
{"MASK2_6", "bb_mask2_18", 0xa3bc,  4, 5},
{"MASK2_6", "bb_mask2_19", 0xa3bc,  6, 7},
{"MASK2_6", "bb_mask2_20", 0xa3bc,  8, 9},
{"MASK2_6", "bb_mask2_21", 0xa3bc,  10, 11},
{"MASK2_6", "bb_mask2_22", 0xa3bc,  12, 13},
{"MASK2_6", "bb_mask2_23", 0xa3bc,  14, 15},
{"MASK2_6", "bb_mask2_24", 0xa3bc,  16, 17},
{"MASK2_6", "bb_mask2_25", 0xa3bc,  18, 19},
{"MASK2_6", "bb_mask2_26", 0xa3bc,  20, 21},
{"MASK2_6", "bb_mask2_27", 0xa3bc,  22, 23},
{"MASK2_6", "bb_mask2_28", 0xa3bc,  24, 25},
{"MASK2_6", "bb_mask2_29", 0xa3bc,  26, 27},
{"MASK2_6", "bb_mask2_30", 0xa3bc,  28, 29},
{"MASK2_7", "bb_mask2_31", 0xa3c0,  0, 1},
{"MASK2_7", "bb_mask2_32", 0xa3c0,  2, 3},
{"MASK2_7", "bb_mask2_33", 0xa3c0,  4, 5},
{"MASK2_7", "bb_mask2_34", 0xa3c0,  6, 7},
{"MASK2_7", "bb_mask2_35", 0xa3c0,  8, 9},
{"MASK2_7", "bb_mask2_36", 0xa3c0,  10, 11},
{"MASK2_7", "bb_mask2_37", 0xa3c0,  12, 13},
{"MASK2_7", "bb_mask2_38", 0xa3c0,  14, 15},
{"MASK2_7", "bb_mask2_39", 0xa3c0,  16, 17},
{"MASK2_7", "bb_mask2_40", 0xa3c0,  18, 19},
{"MASK2_7", "bb_mask2_41", 0xa3c0,  20, 21},
{"MASK2_7", "bb_mask2_42", 0xa3c0,  22, 23},
{"MASK2_7", "bb_mask2_43", 0xa3c0,  24, 25},
{"MASK2_7", "bb_mask2_44", 0xa3c0,  26, 27},
{"MASK2_7", "bb_mask2_45", 0xa3c0,  28, 29},
{"MASK2_8", "bb_mask2_46", 0xa3c4,  0, 1},
{"MASK2_8", "bb_mask2_47", 0xa3c4,  2, 3},
{"MASK2_8", "bb_mask2_48", 0xa3c4,  4, 5},
{"MASK2_8", "bb_mask2_49", 0xa3c4,  6, 7},
{"MASK2_8", "bb_mask2_50", 0xa3c4,  8, 9},
{"MASK2_8", "bb_mask2_51", 0xa3c4,  10, 11},
{"MASK2_8", "bb_mask2_52", 0xa3c4,  12, 13},
{"MASK2_8", "bb_mask2_53", 0xa3c4,  14, 15},
{"MASK2_8", "bb_mask2_54", 0xa3c4,  16, 17},
{"MASK2_8", "bb_mask2_55", 0xa3c4,  18, 19},
{"MASK2_8", "bb_mask2_56", 0xa3c4,  20, 21},
{"MASK2_8", "bb_mask2_57", 0xa3c4,  22, 23},
{"MASK2_8", "bb_mask2_58", 0xa3c4,  24, 25},
{"MASK2_8", "bb_mask2_59", 0xa3c4,  26, 27},
{"MASK2_8", "bb_mask2_60", 0xa3c4,  28, 29},
{"MASK2_8", "bb_mask2_61", 0xa3c4,  30, 31},
{"POWERTX_SUB", "bb_powertx_sub_for_3chain", 0xa3c8,  6, 11},
{"POWERTX_SUB", "bb_powertx_sub_for_2chain", 0xa3c8,  0, 5},
{"POWERTX_RATE7", "bb_powertxht40_0", 0xa3cc,  0, 5},
{"POWERTX_RATE7", "bb_powertxht40_1", 0xa3cc,  8, 13},
{"POWERTX_RATE7", "bb_powertxht40_2", 0xa3cc,  16, 21},
{"POWERTX_RATE7", "bb_powertxht40_3", 0xa3cc,  24, 29},
{"POWERTX_RATE8", "bb_powertxht40_4", 0xa3d0,  0, 5},
{"POWERTX_RATE8", "bb_powertxht40_5", 0xa3d0,  8, 13},
{"POWERTX_RATE8", "bb_powertxht40_6", 0xa3d0,  16, 21},
{"POWERTX_RATE8", "bb_powertxht40_7", 0xa3d0,  24, 29},
{"POWERTX_RATE9", "bb_powertx_dup40_cck", 0xa3d4,  0, 5},
{"POWERTX_RATE9", "bb_powertx_dup40_ofdm", 0xa3d4,  8, 13},
{"POWERTX_RATE9", "bb_powertx_ext20_cck", 0xa3d4,  16, 21},
{"POWERTX_RATE9", "bb_powertx_ext20_ofdm", 0xa3d4,  24, 29},
{"FORCE_ALOG", "bb_forced_pdadc_pwd", 0xa3d8,  5, 7},
{"FORCE_ALOG", "bb_force_pdadc_pwd", 0xa3d8,  4, 4},
{"FORCE_ALOG", "bb_forced_xpaon", 0xa3d8,  1, 3},
{"FORCE_ALOG", "bb_force_xpaon", 0xa3d8,  0, 0},
{"TPCRG12", "bb_desired_scale_ht40_5", 0xa3dc,  25, 29},
{"TPCRG12", "bb_desired_scale_ht40_4", 0xa3dc,  20, 24},
{"TPCRG12", "bb_desired_scale_ht40_3", 0xa3dc,  15, 19},
{"TPCRG12", "bb_desired_scale_ht40_2", 0xa3dc,  10, 14},
{"TPCRG12", "bb_desired_scale_ht40_1", 0xa3dc,  5, 9},
{"TPCRG12", "bb_desired_scale_ht40_0", 0xa3dc,  0, 4},
{"TPCRG13", "bb_desired_scale_ht40_7", 0xa3e0,  5, 9},
{"TPCRG13", "bb_desired_scale_ht40_6", 0xa3e0,  0, 4},
{"TPCRG14", "bb_dadc_par_corr_ht40", 0xa3e4,  24, 29},
{"TPCRG14", "bb_dadc_par_corr_ofdm", 0xa3e4,  16, 21},
{"TPCRG14", "bb_dadc_par_corr_cck", 0xa3e4,  8, 13},
{"TPCRG14", "bb_dadc_par_corr_xr", 0xa3e4,  0, 5},
{"CAL_FILTER0", "bb_flc_sb_atten", 0xa3e8,  25, 29},
{"CAL_FILTER0", "bb_flc_pb_atten", 0xa3e8,  20, 24},
{"CAL_FILTER0", "bb_flc_sb_fstep", 0xa3e8,  10, 19},
{"CAL_FILTER0", "bb_flc_pb_fstep", 0xa3e8,  0, 9},
{"CAL_FILTER1", "bb_flc_cap_val_status", 0xa3ec,  20, 24},
{"CAL_FILTER1", "bb_flc_meas_win", 0xa3ec,  16, 18},
{"CAL_FILTER1", "bb_flc_sw_cap_set", 0xa3ec,  15, 15},
{"CAL_FILTER1", "bb_flc_rx6dBhiqgain", 0xa3ec,  13, 14},
{"CAL_FILTER1", "bb_flc_rx1dBloqgain", 0xa3ec,  10, 12},
{"CAL_FILTER1", "bb_flc_rx6dBloqgain", 0xa3ec,  8, 9},
{"CAL_FILTER1", "bb_flc_sw_cap_val", 0xa3ec,  3, 7},
{"CAL_FILTER1", "bb_flc_pwr_thresh", 0xa3ec,  0, 2},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_spare", 0x7800,  19, 31},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_fnotch", 0x7800,  17, 18},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_sel_atb", 0x7800,  9, 16},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pddacinterface", 0x7800,  8, 8},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pdv2i", 0x7800,  7, 7},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pdi2v", 0x7800,  6, 6},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pdrxtxbb", 0x7800,  5, 5},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pdoffsetloq", 0x7800,  4, 4},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pdoffsethiq", 0x7800,  3, 3},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pdoffseti2v", 0x7800,  2, 2},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pdloq", 0x7800,  1, 1},
{"RXTXBB1_CH1", "an_ch1_rxtxbb1_pdhiq", 0x7800,  0, 0},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_ibn_37p5_oshi_ctrl", 0x7804,  29, 31},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_ibn_37p5_oslo_ctrl", 0x7804,  26, 28},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_ibn_37p5_osi2v_ctrl", 0x7804,  23, 25},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_spare", 0x7804,  21, 22},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_shortbuffer", 0x7804,  20, 20},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_selbuffer", 0x7804,  19, 19},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_sel_dac_test", 0x7804,  18, 18},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_sel_loq_test", 0x7804,  17, 17},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_sel_hiq_test", 0x7804,  16, 16},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_sel_i2v_test", 0x7804,  15, 15},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_cmsel", 0x7804,  13, 14},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_filterfc", 0x7804,  8, 12},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_localfiltertuning", 0x7804,  7, 7},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_filterdoublebw", 0x7804,  6, 6},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_path2hiq_en", 0x7804,  5, 5},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_path1hiq_en", 0x7804,  4, 4},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_path3loq_en", 0x7804,  3, 3},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_path2loq_en", 0x7804,  2, 2},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_path1loq_en", 0x7804,  1, 1},
{"RXTXBB2_CH1", "an_ch1_rxtxbb2_path_override", 0x7804,  0, 0},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_spare", 0x7808,  27, 31},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibn_25u_cm_bufamp_ctrl", 0x7808,  24, 26},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibn_25u_bkv2i_ctrl", 0x7808,  21, 23},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibn_25u_i2v_ctrl", 0x7808,  18, 20},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibn_25u_hi1_ctrl", 0x7808,  15, 17},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibn_25u_hi2_ctrl", 0x7808,  12, 14},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibn_25u_lo1_ctrl", 0x7808,  9, 11},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibn_25u_lo2_ctrl", 0x7808,  6, 8},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibrn_12p5_cm_ctrl", 0x7808,  3, 5},
{"RXTXBB3_CH1", "an_ch1_rxtxbb3_ibn_100u_test_ctrl", 0x7808,  0, 2},
{"RXTXBB4_CH1", "an_ch1_rxtxbb4_spare", 0x780c,  31, 31},
{"RXTXBB4_CH1", "an_ch1_rxtxbb4_localoffset", 0x780c,  30, 30},
{"RXTXBB4_CH1", "an_ch1_rxtxbb4_ofstcorrhii", 0x780c,  25, 29},
{"RXTXBB4_CH1", "an_ch1_rxtxbb4_ofstcorrhiq", 0x780c,  20, 24},
{"RXTXBB4_CH1", "an_ch1_rxtxbb4_ofstcorrloi", 0x780c,  15, 19},
{"RXTXBB4_CH1", "an_ch1_rxtxbb4_ofstcorrloq", 0x780c,  10, 14},
{"RXTXBB4_CH1", "an_ch1_rxtxbb4_ofstcorri2vi", 0x780c,  5, 9},
{"RXTXBB4_CH1", "an_ch1_rxtxbb4_ofstcorri2vq", 0x780c,  0, 4},
{"RF2G1_CH1", "an_ch1_rf2g1_pdic25u_lna", 0x7810,  29, 31},
{"RF2G1_CH1", "an_ch1_rf2g1_db", 0x7810,  26, 28},
{"RF2G1_CH1", "an_ch1_rf2g1_ob", 0x7810,  23, 25},
{"RF2G1_CH1", "an_ch1_rf2g1_loatb_sel", 0x7810,  20, 22},
{"RF2G1_CH1", "an_ch1_rf2g1_rxatb_sel", 0x7810,  17, 19},
{"RF2G1_CH1", "an_ch1_rf2g1_txatb_sel", 0x7810,  14, 16},
{"RF2G1_CH1", "an_ch1_rf2g1_locontrol", 0x7810,  13, 13},
{"RF2G1_CH1", "an_ch1_rf2g1_paca_sel", 0x7810,  11, 12},
{"RF2G1_CH1", "an_ch1_rf2g1_pdic25u_vgm", 0x7810,  8, 10},
{"RF2G1_CH1", "an_ch1_rf2g1_reglna_bypass", 0x7810,  7, 7},
{"RF2G1_CH1", "an_ch1_rf2g1_reglo_bypass", 0x7810,  6, 6},
{"RF2G1_CH1", "an_ch1_rf2g1_spares", 0x7810,  0, 5},
{"RF2G2_CH1", "an_ch1_rf2g2_pdlna", 0x7814,  31, 31},
{"RF2G2_CH1", "an_ch1_rf2g2_pddiv", 0x7814,  30, 30},
{"RF2G2_CH1", "an_ch1_rf2g2_pdpadrv", 0x7814,  29, 29},
{"RF2G2_CH1", "an_ch1_rf2g2_pdpaout", 0x7814,  28, 28},
{"RF2G2_CH1", "an_ch1_rf2g2_pdreglna", 0x7814,  27, 27},
{"RF2G2_CH1", "an_ch1_rf2g2_pdreglo", 0x7814,  26, 26},
{"RF2G2_CH1", "an_ch1_rf2g2_pdvgm", 0x7814,  25, 25},
{"RF2G2_CH1", "an_ch1_rf2g2_pdrxlo", 0x7814,  24, 24},
{"RF2G2_CH1", "an_ch1_rf2g2_pdtxlo", 0x7814,  23, 23},
{"RF2G2_CH1", "an_ch1_rf2g2_pdtxmix", 0x7814,  22, 22},
{"RF2G2_CH1", "an_ch1_rf2g2_pdir25u_txmix", 0x7814,  19, 21},
{"RF2G2_CH1", "an_ch1_rf2g2_pdir25u_txpa", 0x7814,  18, 18},
{"RF2G2_CH1", "an_ch1_rf2g2_pdic25u_txpa", 0x7814,  15, 17},
{"RF2G2_CH1", "an_ch1_rf2g2_pdic25u_txrf", 0x7814,  12, 14},
{"RF2G2_CH1", "an_ch1_rf2g2_pdic25u_rxrf", 0x7814,  9, 11},
{"RF2G2_CH1", "an_ch1_rf2g2_pdic50u_div", 0x7814,  6, 8},
{"RF2G2_CH1", "an_ch1_rf2g2_pdic25u_vreglo", 0x7814,  3, 5},
{"RF2G2_CH1", "an_ch1_rf2g2_pdir25u_vreglo", 0x7814,  0, 2},
{"RF5G1_CH1", "an_ch1_rf5g1_pdtxlo5", 0x7818,  31, 31},
{"RF5G1_CH1", "an_ch1_rf5g1_pdtxmix5", 0x7818,  30, 30},
{"RF5G1_CH1", "an_ch1_rf5g1_pdtxbuf5", 0x7818,  29, 29},
{"RF5G1_CH1", "an_ch1_rf5g1_pdpadrv5", 0x7818,  28, 28},
{"RF5G1_CH1", "an_ch1_rf5g1_pdpaout5", 0x7818,  27, 27},
{"RF5G1_CH1", "an_ch1_rf5g1_pacascbias", 0x7818,  25, 26},
{"RF5G1_CH1", "an_ch1_rf5g1_pwdtxpkd", 0x7818,  22, 24},
{"RF5G1_CH1", "an_ch1_rf5g1_db5", 0x7818,  19, 21},
{"RF5G1_CH1", "an_ch1_rf5g1_ob5", 0x7818,  16, 18},
{"RF5G1_CH1", "an_ch1_rf5g1_tx5_atb_sel", 0x7818,  13, 15},
{"RF5G1_CH1", "an_ch1_rf5g1_lo5control", 0x7818,  12, 12},
{"RF5G1_CH1", "an_ch1_rf5g1_reglo_bypass5", 0x7818,  11, 11},
{"RF5G1_CH1", "an_ch1_rf5g1_pdreglo5", 0x7818,  10, 10},
{"RF5G1_CH1", "an_ch1_rf5g1_spare", 0x7818,  0, 9},
{"RF5G2_CH1", "an_ch1_rf5g2_regfe_bypass5", 0x781c,  31, 31},
{"RF5G2_CH1", "an_ch1_rf5g2_pdregfe5", 0x781c,  30, 30},
{"RF5G2_CH1", "an_ch1_rf5g2_pdrxlo5", 0x781c,  29, 29},
{"RF5G2_CH1", "an_ch1_rf5g2_pdvgm5", 0x781c,  28, 28},
{"RF5G2_CH1", "an_ch1_rf5g2_pdcslna5", 0x781c,  27, 27},
{"RF5G2_CH1", "an_ch1_rf5g2_pdrfvga5", 0x781c,  26, 26},
{"RF5G2_CH1", "an_ch1_rf5g2_rx5_atb_sel", 0x781c,  23, 25},
{"RF5G2_CH1", "an_ch1_rf5g2_pdbirtxmix", 0x781c,  20, 22},
{"RF5G2_CH1", "an_ch1_rf5g2_pdbirtxpa", 0x781c,  17, 19},
{"RF5G2_CH1", "an_ch1_rf5g2_pdbir1", 0x781c,  14, 16},
{"RF5G2_CH1", "an_ch1_rf5g2_pdbir2", 0x781c,  11, 13},
{"RF5G2_CH1", "an_ch1_rf5g2_spare", 0x781c,  0, 10},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbictxbuf", 0x7820,  29, 31},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbictxpa", 0x7820,  26, 28},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbictxmix", 0x7820,  23, 25},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbic1", 0x7820,  20, 22},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbic2", 0x7820,  17, 19},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbic3", 0x7820,  14, 16},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbibclna", 0x7820,  11, 13},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbibcrfvga", 0x7820,  8, 10},
{"RF5G3_CH1", "an_ch1_rf5g3_pdbibcvgm", 0x7820,  5, 7},
{"RF5G3_CH1", "an_ch1_rf5g3_spare", 0x7820,  0, 4},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_spare", 0x7824,  19, 31},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_fnotch", 0x7824,  17, 18},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_sel_atb", 0x7824,  9, 16},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pddacinterface", 0x7824,  8, 8},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pdv2i", 0x7824,  7, 7},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pdi2v", 0x7824,  6, 6},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pdrxtxbb", 0x7824,  5, 5},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pdoffsetloq", 0x7824,  4, 4},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pdoffsethiq", 0x7824,  3, 3},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pdoffseti2v", 0x7824,  2, 2},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pdloq", 0x7824,  1, 1},
{"RXTXBB1_CH0", "an_ch0_rxtxbb1_pdhiq", 0x7824,  0, 0},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_ibn_37p5_oshi_ctrl", 0x7828,  29, 31},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_ibn_37p5_oslo_ctrl", 0x7828,  26, 28},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_ibn_37p5_osi2v_ctrl", 0x7828,  23, 25},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_spare", 0x7828,  21, 22},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_shortbuffer", 0x7828,  20, 20},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_selbuffer", 0x7828,  19, 19},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_sel_dac_test", 0x7828,  18, 18},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_sel_loq_test", 0x7828,  17, 17},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_sel_hiq_test", 0x7828,  16, 16},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_sel_i2v_test", 0x7828,  15, 15},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_cmsel", 0x7828,  13, 14},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_filterfc", 0x7828,  8, 12},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_localfiltertuning", 0x7828,  7, 7},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_filterdoublebw", 0x7828,  6, 6},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_path2hiq_en", 0x7828,  5, 5},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_path1hiq_en", 0x7828,  4, 4},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_path3loq_en", 0x7828,  3, 3},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_path2loq_en", 0x7828,  2, 2},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_path1loq_en", 0x7828,  1, 1},
{"RXTXBB2_CH0", "an_ch0_rxtxbb2_path_override", 0x7828,  0, 0},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_spare", 0x782c,  27, 31},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibn_25u_cm_bufamp_ctrl", 0x782c,  24, 26},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibn_25u_bkv2i_ctrl", 0x782c,  21, 23},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibn_25u_i2v_ctrl", 0x782c,  18, 20},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibn_25u_hi1_ctrl", 0x782c,  15, 17},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibn_25u_hi2_ctrl", 0x782c,  12, 14},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibn_25u_lo1_ctrl", 0x782c,  9, 11},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibn_25u_lo2_ctrl", 0x782c,  6, 8},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibrn_12p5_cm_ctrl", 0x782c,  3, 5},
{"RXTXBB3_CH0", "an_ch0_rxtxbb3_ibn_100u_test_ctrl", 0x782c,  0, 2},
{"RXTXBB4_CH0", "an_ch0_rxtxbb4_spare", 0x7830,  31, 31},
{"RXTXBB4_CH0", "an_ch0_rxtxbb4_localoffset", 0x7830,  30, 30},
{"RXTXBB4_CH0", "an_ch0_rxtxbb4_ofstcorrhii", 0x7830,  25, 29},
{"RXTXBB4_CH0", "an_ch0_rxtxbb4_ofstcorrhiq", 0x7830,  20, 24},
{"RXTXBB4_CH0", "an_ch0_rxtxbb4_ofstcorrloi", 0x7830,  15, 19},
{"RXTXBB4_CH0", "an_ch0_rxtxbb4_ofstcorrloq", 0x7830,  10, 14},
{"RXTXBB4_CH0", "an_ch0_rxtxbb4_ofstcorri2vi", 0x7830,  5, 9},
{"RXTXBB4_CH0", "an_ch0_rxtxbb4_ofstcorri2vq", 0x7830,  0, 4},
{"RF2G1_CH0", "an_ch0_rf2g1_pdic25u_lna", 0x7834,  29, 31},
{"RF2G1_CH0", "an_ch0_rf2g1_db", 0x7834,  26, 28},
{"RF2G1_CH0", "an_ch0_rf2g1_ob", 0x7834,  23, 25},
{"RF2G1_CH0", "an_ch0_rf2g1_loatb_sel", 0x7834,  20, 22},
{"RF2G1_CH0", "an_ch0_rf2g1_rxatb_sel", 0x7834,  17, 19},
{"RF2G1_CH0", "an_ch0_rf2g1_txatb_sel", 0x7834,  14, 16},
{"RF2G1_CH0", "an_ch0_rf2g1_locontrol", 0x7834,  13, 13},
{"RF2G1_CH0", "an_ch0_rf2g1_paca_sel", 0x7834,  11, 12},
{"RF2G1_CH0", "an_ch0_rf2g1_pdic25u_vgm", 0x7834,  8, 10},
{"RF2G1_CH0", "an_ch0_rf2g1_reglna_bypass", 0x7834,  7, 7},
{"RF2G1_CH0", "an_ch0_rf2g1_reglo_bypass", 0x7834,  6, 6},
{"RF2G1_CH0", "an_ch0_rf2g1_spares", 0x7834,  0, 5},
{"RF2G2_CH0", "an_ch0_rf2g2_pdlna", 0x7838,  31, 31},
{"RF2G2_CH0", "an_ch0_rf2g2_pddiv", 0x7838,  30, 30},
{"RF2G2_CH0", "an_ch0_rf2g2_pdpadrv", 0x7838,  29, 29},
{"RF2G2_CH0", "an_ch0_rf2g2_pdpaout", 0x7838,  28, 28},
{"RF2G2_CH0", "an_ch0_rf2g2_pdreglna", 0x7838,  27, 27},
{"RF2G2_CH0", "an_ch0_rf2g2_pdreglo", 0x7838,  26, 26},
{"RF2G2_CH0", "an_ch0_rf2g2_pdvgm", 0x7838,  25, 25},
{"RF2G2_CH0", "an_ch0_rf2g2_pdrxlo", 0x7838,  24, 24},
{"RF2G2_CH0", "an_ch0_rf2g2_pdtxlo", 0x7838,  23, 23},
{"RF2G2_CH0", "an_ch0_rf2g2_pdtxmix", 0x7838,  22, 22},
{"RF2G2_CH0", "an_ch0_rf2g2_pdir25u_txmix", 0x7838,  19, 21},
{"RF2G2_CH0", "an_ch0_rf2g2_pdir25u_txpa", 0x7838,  18, 18},
{"RF2G2_CH0", "an_ch0_rf2g2_pdic25u_txpa", 0x7838,  15, 17},
{"RF2G2_CH0", "an_ch0_rf2g2_pdic25u_txrf", 0x7838,  12, 14},
{"RF2G2_CH0", "an_ch0_rf2g2_pdic25u_rxrf", 0x7838,  9, 11},
{"RF2G2_CH0", "an_ch0_rf2g2_pdic50u_div", 0x7838,  6, 8},
{"RF2G2_CH0", "an_ch0_rf2g2_pdic25u_vreglo", 0x7838,  3, 5},
{"RF2G2_CH0", "an_ch0_rf2g2_pdir25u_vreglo", 0x7838,  0, 2},
{"RF5G1_CH0", "an_ch0_rf5g1_pdtxlo5", 0x783c,  31, 31},
{"RF5G1_CH0", "an_ch0_rf5g1_pdtxmix5", 0x783c,  30, 30},
{"RF5G1_CH0", "an_ch0_rf5g1_pdtxbuf5", 0x783c,  29, 29},
{"RF5G1_CH0", "an_ch0_rf5g1_pdpadrv5", 0x783c,  28, 28},
{"RF5G1_CH0", "an_ch0_rf5g1_pdpaout5", 0x783c,  27, 27},
{"RF5G1_CH0", "an_ch0_rf5g1_pacascbias", 0x783c,  25, 26},
{"RF5G1_CH0", "an_ch0_rf5g1_pwdtxpkd", 0x783c,  22, 24},
{"RF5G1_CH0", "an_ch0_rf5g1_db5", 0x783c,  19, 21},
{"RF5G1_CH0", "an_ch0_rf5g1_ob5", 0x783c,  16, 18},
{"RF5G1_CH0", "an_ch0_rf5g1_tx5_atb_sel", 0x783c,  13, 15},
{"RF5G1_CH0", "an_ch0_rf5g1_lo5control", 0x783c,  12, 12},
{"RF5G1_CH0", "an_ch0_rf5g1_reglo_bypass5", 0x783c,  11, 11},
{"RF5G1_CH0", "an_ch0_rf5g1_pdreglo5", 0x783c,  10, 10},
{"RF5G1_CH0", "an_ch0_rf5g1_spare", 0x783c,  0, 9},
{"RF5G2_CH0", "an_ch0_rf5g2_regfe_bypass5", 0x7840,  31, 31},
{"RF5G2_CH0", "an_ch0_rf5g2_pdregfe5", 0x7840,  30, 30},
{"RF5G2_CH0", "an_ch0_rf5g2_pdrxlo5", 0x7840,  29, 29},
{"RF5G2_CH0", "an_ch0_rf5g2_pdvgm5", 0x7840,  28, 28},
{"RF5G2_CH0", "an_ch0_rf5g2_pdcslna5", 0x7840,  27, 27},
{"RF5G2_CH0", "an_ch0_rf5g2_pdrfvga5", 0x7840,  26, 26},
{"RF5G2_CH0", "an_ch0_rf5g2_rx5_atb_sel", 0x7840,  23, 25},
{"RF5G2_CH0", "an_ch0_rf5g2_pdbirtxmix", 0x7840,  20, 22},
{"RF5G2_CH0", "an_ch0_rf5g2_pdbirtxpa", 0x7840,  17, 19},
{"RF5G2_CH0", "an_ch0_rf5g2_pdbir1", 0x7840,  14, 16},
{"RF5G2_CH0", "an_ch0_rf5g2_pdbir2", 0x7840,  11, 13},
{"RF5G2_CH0", "an_ch0_rf5g2_spare", 0x7840,  0, 10},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbictxbuf", 0x7844,  29, 31},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbictxpa", 0x7844,  26, 28},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbictxmix", 0x7844,  23, 25},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbic1", 0x7844,  20, 22},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbic2", 0x7844,  17, 19},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbic3", 0x7844,  14, 16},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbibclna", 0x7844,  11, 13},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbibcrfvga", 0x7844,  8, 10},
{"RF5G3_CH0", "an_ch0_rf5g3_pdbibcvgm", 0x7844,  5, 7},
{"RF5G3_CH0", "an_ch0_rf5g3_spare", 0x7844,  0, 4},
{"SYNTH1", "an_synth1_pwd_bias", 0x7848,  31, 31},
{"SYNTH1", "an_synth1_pwd_cp", 0x7848,  30, 30},
{"SYNTH1", "an_synth1_pwd_vcmon", 0x7848,  29, 29},
{"SYNTH1", "an_synth1_pwd_vco", 0x7848,  28, 28},
{"SYNTH1", "an_synth1_pwd_presc", 0x7848,  27, 27},
{"SYNTH1", "an_synth1_pwd_lobuf2g", 0x7848,  26, 26},
{"SYNTH1", "an_synth1_pwd_lobuf5g", 0x7848,  25, 25},
{"SYNTH1", "an_synth1_pwd_lodiv", 0x7848,  24, 24},
{"SYNTH1", "an_synth1_pwd_lomix", 0x7848,  23, 23},
{"SYNTH1", "an_synth1_pwup_loref", 0x7848,  22, 22},
{"SYNTH1", "an_synth1_vcoregbypass", 0x7848,  21, 21},
{"SYNTH1", "an_synth1_vcoreglevel", 0x7848,  19, 20},
{"SYNTH1", "an_synth1_vcobufbias", 0x7848,  17, 18},
{"SYNTH1", "an_synth1_pwup_vcobuf_pd", 0x7848,  16, 16},
{"SYNTH1", "an_synth1_pwup_lobuf2g_pd", 0x7848,  15, 15},
{"SYNTH1", "an_synth1_pwup_lobuf5g_pd", 0x7848,  14, 14},
{"SYNTH1", "an_synth1_pwup_lodiv_pd", 0x7848,  13, 13},
{"SYNTH1", "an_synth1_pwup_lomix_pd", 0x7848,  12, 12},
{"SYNTH1", "an_synth1_monitor_fb", 0x7848,  11, 11},
{"SYNTH1", "an_synth1_monitor_ref", 0x7848,  10, 10},
{"SYNTH1", "an_synth1_monitor_fb_div2", 0x7848,  9, 9},
{"SYNTH1", "an_synth1_monitor_vc2high", 0x7848,  8, 8},
{"SYNTH1", "an_synth1_monitor_vc2low", 0x7848,  7, 7},
{"SYNTH1", "an_synth1_monitor_synthlockvcok", 0x7848,  6, 6},
{"SYNTH1", "an_synth1_con_vddvcoreg", 0x7848,  5, 5},
{"SYNTH1", "an_synth1_con_ivcoreg", 0x7848,  4, 4},
{"SYNTH1", "an_synth1_con_ivcobuf", 0x7848,  3, 3},
{"SYNTH1", "an_synth1_sel_vcmonabus", 0x7848,  0, 2},
{"SYNTH2", "an_synth2_vc_cal_ref", 0x784c,  29, 31},
{"SYNTH2", "an_synth2_vc_hi_ref", 0x784c,  26, 28},
{"SYNTH2", "an_synth2_vc_mid_ref", 0x784c,  23, 25},
{"SYNTH2", "an_synth2_vc_low_ref", 0x784c,  20, 22},
{"SYNTH2", "an_synth2_cpbias", 0x784c,  18, 19},
{"SYNTH2", "an_synth2_cpsteering_en", 0x784c,  17, 17},
{"SYNTH2", "an_synth2_cplowlk", 0x784c,  16, 16},
{"SYNTH2", "an_synth2_loopleakcur", 0x784c,  12, 15},
{"SYNTH2", "an_synth2_caprange1", 0x784c,  8, 11},
{"SYNTH2", "an_synth2_caprange2", 0x784c,  4, 7},
{"SYNTH2", "an_synth2_caprange3", 0x784c,  0, 3},
{"SYNTH3", "an_synth3_dis_clk_xtal", 0x7850,  31, 31},
{"SYNTH3", "an_synth3_sel_clk_div2", 0x7850,  30, 30},
{"SYNTH3", "an_synth3_wait_shortr_pwrup", 0x7850,  24, 29},
{"SYNTH3", "an_synth3_wait_pwrup", 0x7850,  18, 23},
{"SYNTH3", "an_synth3_wait_cal_bin", 0x7850,  12, 17},
{"SYNTH3", "an_synth3_wait_cal_lin", 0x7850,  6, 11},
{"SYNTH3", "an_synth3_wait_vc_check", 0x7850,  0, 5},
{"SYNTH4", "an_synth4_dis_lin_capsearch", 0x7854,  31, 31},
{"SYNTH4", "an_synth4_dis_lostvc", 0x7854,  30, 30},
{"SYNTH4", "an_synth4_always_shortr", 0x7854,  29, 29},
{"SYNTH4", "an_synth4_shortr_until_locked", 0x7854,  28, 28},
{"SYNTH4", "an_synth4_force_pinvc", 0x7854,  27, 27},
{"SYNTH4", "an_synth4_force_vcocap", 0x7854,  26, 26},
{"SYNTH4", "an_synth4_vcocap_ovr", 0x7854,  18, 25},
{"SYNTH4", "an_synth4_vcocappullup", 0x7854,  17, 17},
{"SYNTH4", "an_synth4_clkxtal_edge_sel", 0x7854,  16, 16},
{"SYNTH4", "an_synth4_force_lo_on", 0x7854,  15, 15},
{"SYNTH4", "an_synth4_pfddelay", 0x7854,  14, 14},
{"SYNTH4", "an_synth4_pfd_disable", 0x7854,  13, 13},
{"SYNTH4", "an_synth4_prescsel", 0x7854,  11, 12},
{"SYNTH4", "an_synth4_reset_presc", 0x7854,  10, 10},
{"SYNTH4", "an_synth4_sdm_disable", 0x7854,  9, 9},
{"SYNTH4", "an_synth4_sdm_mode", 0x7854,  8, 8},
{"SYNTH4", "an_synth4_sdm_dither", 0x7854,  6, 7},
{"SYNTH4", "an_synth4_pscount_fbsel", 0x7854,  5, 5},
{"SYNTH4", "an_synth4_force_lobuf5gtune", 0x7854,  4, 4},
{"SYNTH4", "an_synth4_lobuf5gtune_ovr", 0x7854,  2, 3},
{"SYNTH4", "an_synth4_longshiftsel", 0x7854,  1, 1},
{"SYNTH4", "an_synth4_force_shiftreg", 0x7854,  0, 0},
{"SYNTH5", "an_synth5_ircp", 0x7858,  29, 31},
{"SYNTH5", "an_synth5_irvcmon", 0x7858,  26, 28},
{"SYNTH5", "an_synth5_irlopkdet", 0x7858,  23, 25},
{"SYNTH5", "an_synth5_icpresc", 0x7858,  20, 22},
{"SYNTH5", "an_synth5_iclodiv", 0x7858,  17, 19},
{"SYNTH5", "an_synth5_iclomix", 0x7858,  14, 16},
{"SYNTH5", "an_synth5_icvcoreg", 0x7858,  11, 13},
{"SYNTH5", "an_synth5_icvco", 0x7858,  8, 10},
{"SYNTH5", "an_synth5_iclobuf2g", 0x7858,  5, 7},
{"SYNTH5", "an_synth5_iclobuf5g", 0x7858,  2, 4},
{"SYNTH5", "an_synth5_icpkcomp", 0x7858,  0, 1},
{"SYNTH6", "an_synth6_synth_on", 0x785c,  31, 31},
{"SYNTH6", "an_synth6_synth_sm_state", 0x785c,  27, 30},
{"SYNTH6", "an_synth6_cap_search", 0x785c,  26, 26},
{"SYNTH6", "an_synth6_synth_lock_vc_ok", 0x785c,  25, 25},
{"SYNTH6", "an_synth6_pin_vc", 0x785c,  24, 24},
{"SYNTH6", "an_synth6_vco_cap_st", 0x785c,  16, 23},
{"SYNTH6", "an_synth6_short_r", 0x785c,  15, 15},
{"SYNTH6", "an_synth6_reset_rfd", 0x785c,  14, 14},
{"SYNTH6", "an_synth6_reset_pfd", 0x785c,  13, 13},
{"SYNTH6", "an_synth6_reset_pscounters", 0x785c,  12, 12},
{"SYNTH6", "an_synth6_reset_sdm_b", 0x785c,  11, 11},
{"SYNTH6", "an_synth6_vc2high", 0x785c,  10, 10},
{"SYNTH6", "an_synth6_vc2low", 0x785c,  9, 9},
{"SYNTH6", "an_synth6_loop_ip", 0x785c,  2, 8},
{"SYNTH6", "an_synth6_lobuf5gtune", 0x785c,  0, 1},
{"SYNTH7", "an_synth7_loadsynthchannel", 0x7860,  31, 31},
{"SYNTH7", "an_synth7_fracmode", 0x7860,  30, 30},
{"SYNTH7", "an_synth7_amoderefsel", 0x7860,  28, 29},
{"SYNTH7", "an_synth7_chansel", 0x7860,  19, 27},
{"SYNTH7", "an_synth7_chanfrac", 0x7860,  2, 18},
{"SYNTH7", "an_synth7_force_fraclsb", 0x7860,  1, 1},
{"SYNTH7", "an_synth7_ovrchandecoder", 0x7860,  0, 0},
{"SYNTH8", "an_synth8_refdivb", 0x7864,  27, 31},
{"SYNTH8", "an_synth8_loop_3rd_order_rb", 0x7864,  22, 26},
{"SYNTH8", "an_synth8_loop_cpb", 0x7864,  17, 21},
{"SYNTH8", "an_synth8_loop_rsb", 0x7864,  12, 16},
{"SYNTH8", "an_synth8_loop_csb", 0x7864,  8, 11},
{"SYNTH8", "an_synth8_loop_icpb", 0x7864,  1, 7},
{"SYNTH8", "an_synth8_spare", 0x7864,  0, 0},
{"SYNTH9", "an_synth9_refdiva", 0x7868,  27, 31},
{"SYNTH9", "an_synth9_loop_3rd_order_ra", 0x7868,  22, 26},
{"SYNTH9", "an_synth9_loop_cpa0", 0x7868,  17, 21},
{"SYNTH9", "an_synth9_loop_rsa0", 0x7868,  12, 16},
{"SYNTH9", "an_synth9_loop_csa0", 0x7868,  8, 11},
{"SYNTH9", "an_synth9_loop_icpa0", 0x7868,  4, 7},
{"SYNTH9", "an_synth9_slope_icpa0", 0x7868,  1, 3},
{"SYNTH9", "an_synth9_spare", 0x7868,  0, 0},
{"SYNTH10", "an_synth10_loop_cpa1", 0x786c,  27, 31},
{"SYNTH10", "an_synth10_loop_rsa1", 0x786c,  22, 26},
{"SYNTH10", "an_synth10_loop_csa1", 0x786c,  18, 21},
{"SYNTH10", "an_synth10_loop_icpa1", 0x786c,  14, 17},
{"SYNTH10", "an_synth10_slope_icpa1", 0x786c,  11, 13},
{"SYNTH10", "an_synth10_spare", 0x786c,  0, 10},
{"SYNTH11", "an_synth11_loop_cpa2", 0x7870,  27, 31},
{"SYNTH11", "an_synth11_loop_rsa2", 0x7870,  22, 26},
{"SYNTH11", "an_synth11_loop_csa2", 0x7870,  18, 21},
{"SYNTH11", "an_synth11_loop_icpa2", 0x7870,  14, 17},
{"SYNTH11", "an_synth11_slope_icpa2", 0x7870,  11, 13},
{"SYNTH11", "an_synth11_cpsteering_mode", 0x7870,  10, 10},
{"SYNTH11", "an_synth11_lo2gsel", 0x7870,  8, 9},
{"SYNTH11", "an_synth11_lorefsel", 0x7870,  6, 7},
{"SYNTH11", "an_synth11_force_lobuf5g_on", 0x7870,  5, 5},
{"SYNTH11", "an_synth11_spare", 0x7870,  0, 4},
{"BIAS1", "an_bias1_padon", 0x7874,  31, 31},
{"BIAS1", "an_bias1_sel_bias", 0x7874,  25, 30},
{"BIAS1", "an_bias1_bias1_spare", 0x7874,  22, 24},
{"BIAS1", "an_bias1_pwd_icxtal25", 0x7874,  19, 21},
{"BIAS1", "an_bias1_pwd_irxtal25", 0x7874,  16, 18},
{"BIAS1", "an_bias1_pwd_icxpaldo25", 0x7874,  13, 15},
{"BIAS1", "an_bias1_pwd_irxpaldo25", 0x7874,  10, 12},
{"BIAS1", "an_bias1_pwd_icrxldo25", 0x7874,  7, 9},
{"BIAS1", "an_bias1_pwd_irrxldo25", 0x7874,  4, 6},
{"BIAS1", "an_bias1_pwd_icpll25", 0x7874,  3, 3},
{"BIAS1", "an_bias1_pwd_irpll25", 0x7874,  2, 2},
{"BIAS1", "an_bias1_pwd_icpcie50", 0x7874,  1, 1},
{"BIAS1", "an_bias1_pwd_irpcie50", 0x7874,  0, 0},
{"BIAS2", "an_bias2_pwd_icsynth50", 0x7878,  31, 31},
{"BIAS2", "an_bias2_pwd_irsynth50", 0x7878,  30, 30},
{"BIAS2", "an_bias2_pwd_icrf5g50", 0x7878,  29, 29},
{"BIAS2", "an_bias2_pwd_icrf2g50", 0x7878,  28, 28},
{"BIAS2", "an_bias2_pwd_irrf5g50", 0x7878,  27, 27},
{"BIAS2", "an_bias2_pwd_irrf2g50", 0x7878,  26, 26},
{"BIAS2", "an_bias2_pwd_icbb50", 0x7878,  25, 25},
{"BIAS2", "an_bias2_pwd_irbb50", 0x7878,  24, 24},
{"BIAS2", "an_bias2_pwd_icdacintface25", 0x7878,  23, 23},
{"BIAS2", "an_bias2_pwd_icadccompi25", 0x7878,  20, 22},
{"BIAS2", "an_bias2_pwd_icadccompq25", 0x7878,  17, 19},
{"BIAS2", "an_bias2_pwd_icadcrefbufi12p5", 0x7878,  14, 16},
{"BIAS2", "an_bias2_pwd_icadcrefbufq12p5", 0x7878,  11, 13},
{"BIAS2", "an_bias2_pwd_icadcrefopampi25", 0x7878,  8, 10},
{"BIAS2", "an_bias2_pwd_icadcrefopampq25", 0x7878,  5, 7},
{"BIAS2", "an_bias2_pwd_iradcrefmstri12p5", 0x7878,  4, 4},
{"BIAS2", "an_bias2_pwd_iradcrefmstrq12p5", 0x7878,  3, 3},
{"BIAS2", "an_bias2_pwd_icdac50", 0x7878,  0, 2},
{"BIAS3", "an_bias3_pwd_ictxpc25", 0x787c,  31, 31},
{"BIAS3", "an_bias3_pwd_irtxpc25", 0x787c,  30, 30},
{"BIAS3", "an_bias3_pwd_ictsens25", 0x787c,  29, 29},
{"BIAS3", "an_bias3_pwd_irtsens25", 0x787c,  28, 28},
{"BIAS3", "an_bias3_pwd_ic25spare1", 0x787c,  25, 27},
{"BIAS3", "an_bias3_pwd_ic25spare2", 0x787c,  22, 24},
{"BIAS3", "an_bias3_pwd_ic25spare3", 0x787c,  19, 21},
{"BIAS3", "an_bias3_pwd_ic25spare4", 0x787c,  16, 18},
{"BIAS3", "an_bias3_pwd_ir25spare1", 0x787c,  13, 15},
{"BIAS3", "an_bias3_pwd_ir25spare2", 0x787c,  10, 12},
{"BIAS3", "an_bias3_pwd_ir25spare3", 0x787c,  7, 9},
{"BIAS3", "an_bias3_pwd_ir25spare4", 0x787c,  4, 6},
{"BIAS3", "an_bias3_pwd_icloldo25", 0x787c,  1, 3},
{"BIAS3", "an_bias3_bias3_spare", 0x787c,  0, 0},
{"BIAS4", "an_bias4_bias4_sel_spare", 0x7880,  24, 31},
{"BIAS4", "an_bias4_pwd_icxlna2g50", 0x7880,  21, 23},
{"BIAS4", "an_bias4_pwd_icxlna5g50", 0x7880,  18, 20},
{"BIAS4", "an_bias4_pwd_irloldo25", 0x7880,  15, 17},
{"BIAS4", "an_bias4_bias4_spare", 0x7880,  0, 14},
{"GAIN_CH0", "an_ch0_gain_tx6dbloqgain", 0x7884,  30, 31},
{"GAIN_CH0", "an_ch0_gain_tx1dbloqgain", 0x7884,  27, 29},
{"GAIN_CH0", "an_ch0_gain_txv2igain", 0x7884,  25, 26},
{"GAIN_CH0", "an_ch0_gain_pabuf5gn", 0x7884,  24, 24},
{"GAIN_CH0", "an_ch0_gain_padrvgn", 0x7884,  21, 23},
{"GAIN_CH0", "an_ch0_gain_paout2gn", 0x7884,  18, 20},
{"GAIN_CH0", "an_ch0_gain_lnaon", 0x7884,  17, 17},
{"GAIN_CH0", "an_ch0_gain_lnagain", 0x7884,  13, 16},
{"GAIN_CH0", "an_ch0_gain_rfvga5gain", 0x7884,  11, 12},
{"GAIN_CH0", "an_ch0_gain_rfgmgn", 0x7884,  8, 10},
{"GAIN_CH0", "an_ch0_gain_rx6dbloqgain", 0x7884,  6, 7},
{"GAIN_CH0", "an_ch0_gain_rx1dbloqgain", 0x7884,  3, 5},
{"GAIN_CH0", "an_ch0_gain_rx6dbhiqgain", 0x7884,  1, 2},
{"GAIN_CH0", "an_ch0_gain_spare", 0x7884,  0, 0},
{"GAIN_CH1", "an_ch1_gain_tx6dbloqgain", 0x7888,  30, 31},
{"GAIN_CH1", "an_ch1_gain_tx1dbloqgain", 0x7888,  27, 29},
{"GAIN_CH1", "an_ch1_gain_txv2igain", 0x7888,  25, 26},
{"GAIN_CH1", "an_ch1_gain_pabuf5gn", 0x7888,  24, 24},
{"GAIN_CH1", "an_ch1_gain_padrvgn", 0x7888,  21, 23},
{"GAIN_CH1", "an_ch1_gain_paout2gn", 0x7888,  18, 20},
{"GAIN_CH1", "an_ch1_gain_lnaon", 0x7888,  17, 17},
{"GAIN_CH1", "an_ch1_gain_lnagain", 0x7888,  13, 16},
{"GAIN_CH1", "an_ch1_gain_rfvga5gain", 0x7888,  11, 12},
{"GAIN_CH1", "an_ch1_gain_rfgmgn", 0x7888,  8, 10},
{"GAIN_CH1", "an_ch1_gain_rx6dbloqgain", 0x7888,  6, 7},
{"GAIN_CH1", "an_ch1_gain_rx1dbloqgain", 0x7888,  3, 5},
{"GAIN_CH1", "an_ch1_gain_rx6dbhiqgain", 0x7888,  1, 2},
{"GAIN_CH1", "an_ch1_gain_spare", 0x7888,  0, 0},
{"TOP0", "an_top0_localtxgain", 0x788c,  31, 31},
{"TOP0", "an_top0_localrxgain", 0x788c,  30, 30},
{"TOP0", "an_top0_localmode", 0x788c,  29, 29},
{"TOP0", "an_top0_calfc", 0x788c,  27, 28},
{"TOP0", "an_top0_caldc", 0x788c,  25, 26},
{"TOP0", "an_top0_cal_residue", 0x788c,  23, 24},
{"TOP0", "an_top0_caltx", 0x788c,  21, 22},
{"TOP0", "an_top0_bmode", 0x788c,  20, 20},
{"TOP0", "an_top0_bmoderxtx", 0x788c,  18, 19},
{"TOP0", "an_top0_turbomode", 0x788c,  17, 17},
{"TOP0", "an_top0_synthon", 0x788c,  16, 16},
{"TOP0", "an_top0_rxon", 0x788c,  14, 15},
{"TOP0", "an_top0_txon", 0x788c,  12, 13},
{"TOP0", "an_top0_paon", 0x788c,  10, 11},
{"TOP0", "an_top0_xlnaon", 0x788c,  8, 9},
{"TOP0", "an_top0_xpaon", 0x788c,  7, 7},
{"TOP0", "an_top0_localxtal", 0x788c,  6, 6},
{"TOP0", "an_top0_pwdclkin", 0x788c,  5, 5},
{"TOP0", "an_top0_oscon", 0x788c,  4, 4},
{"TOP0", "an_top0_sclken_force", 0x788c,  3, 3},
{"TOP0", "an_top0_synthon_force", 0x788c,  2, 2},
{"TOP0", "an_top0_pwdbias", 0x788c,  1, 1},
{"TOP0", "an_top0_forcemsblow", 0x788c,  0, 0},
{"TOP1", "an_top1_revid", 0x7890,  29, 31},
{"TOP1", "an_top1_int2pad", 0x7890,  28, 28},
{"TOP1", "an_top1_inth2pad", 0x7890,  27, 27},
{"TOP1", "an_top1_pad2gnd", 0x7890,  26, 26},
{"TOP1", "an_top1_int2gnd", 0x7890,  25, 25},
{"TOP1", "an_top1_localaddac", 0x7890,  24, 24},
{"TOP1", "an_top1_pwdpll", 0x7890,  23, 23},
{"TOP1", "an_top1_pwdadc", 0x7890,  21, 22},
{"TOP1", "an_top1_pwddac", 0x7890,  19, 20},
{"TOP1", "an_top1_daclpmode", 0x7890,  18, 18},
{"TOP1", "an_top1_inv_clk160_adc", 0x7890,  17, 17},
{"TOP1", "an_top1_pll_atb", 0x7890,  15, 16},
{"TOP1", "an_top1_pll_filter", 0x7890,  7, 14},
{"TOP1", "an_top1_pll_icp", 0x7890,  4, 6},
{"TOP1", "an_top1_pll_sclamp", 0x7890,  1, 3},
{"TOP1", "an_top1_pll_svreg", 0x7890,  0, 0},
{"TOP2", "an_top2_xpabias_lvl", 0x7894,  30, 31},
{"TOP2", "an_top2_force_xldo_on", 0x7894,  29, 29},
{"TOP2", "an_top2_xlnabufmode", 0x7894,  28, 28},
{"TOP2", "an_top2_xlnaisel", 0x7894,  26, 27},
{"TOP2", "an_top2_xlnabufin", 0x7894,  25, 25},
{"TOP2", "an_top2_notcxodet", 0x7894,  24, 24},
{"TOP2", "an_top2_pwdxinpad", 0x7894,  23, 23},
{"TOP2", "an_top2_pwdclkind", 0x7894,  22, 22},
{"TOP2", "an_top2_localbias", 0x7894,  21, 21},
{"TOP2", "an_top2_localbias2x", 0x7894,  20, 20},
{"TOP2", "an_top2_xtaldiv", 0x7894,  18, 19},
{"TOP2", "an_top2_txpc_negout", 0x7894,  17, 17},
{"TOP2", "an_top2_txpc_test", 0x7894,  16, 16},
{"TOP2", "an_top2_txpc_testdac", 0x7894,  10, 15},
{"TOP2", "an_top2_txpc_testgain", 0x7894,  8, 9},
{"TOP2", "an_top2_txpc_testpwd", 0x7894,  7, 7},
{"TOP2", "an_top2_txpc_xpdbs", 0x7894,  4, 6},
{"TOP2", "an_top2_txpc_clkdelay", 0x7894,  3, 3},
{"TOP2", "an_top2_dataoutsel", 0x7894,  1, 2},
{"TOP2", "an_top2_bypassvreglo", 0x7894,  0, 0},
{"TOP3", "an_top3_localplldiv", 0x7898,  31, 31},
{"TOP3", "an_top3_pllrefdiva", 0x7898,  27, 30},
{"TOP3", "an_top3_pllrefdivb", 0x7898,  23, 26},
{"TOP3", "an_top3_pllfbdiva", 0x7898,  13, 22},
{"TOP3", "an_top3_pllfbdivb", 0x7898,  3, 12},
{"TOP3", "an_top3_vreglo_atbsel", 0x7898,  0, 2},
};
