; Generated by gcc 2.96 19990713 (experimental) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY
|gcc2_compiled.|
	AREA |C$$data1|, DATA
	ALIGN
	DCB &5f, &5f, &67, &37
	DCB &37, &5f, &63, &69
	DCB &6c, &69, &73, &74
	DCB &5f, &30, &2e, &30
	DCB &00
	ALIGN
	DCD	-16777196
|__g77_cilist_0.0|
	KEEP |__g77_cilist_0.0|
	DCD	0
	DCD	5
	DCD	0
	DCD	0
	DCD	0
	ALIGN
	DCB &5f, &5f, &67, &37
	DCB &37, &5f, &63, &69
	DCB &6c, &69, &73, &74
	DCB &5f, &31, &2e, &31
	DCB &00
	ALIGN
	DCD	-16777196
|__g77_cilist_1.1|
	KEEP |__g77_cilist_1.1|
	DCD	0
	DCD	5
	DCD	0
	DCD	0
	DCD	0
	ALIGN
	DCB &5f, &5f, &67, &37
	DCB &37, &5f, &63, &69
	DCB &6c, &69, &73, &74
	DCB &5f, &32, &2e, &32
	DCB &00
	ALIGN
	DCD	-16777196
|__g77_cilist_2.2|
	KEEP |__g77_cilist_2.2|
	DCD	0
	DCD	6
	DCD	0
	DCD	0
	DCD	0
	AREA |C$$code2|, CODE, READONLY
	ALIGN
|LC..3|
	DCB &54, &48, &45, &20
	DCB &53, &55, &4d, &20
	DCB &49, &53, &20
	ALIGN
|LC..4|
	DCB &2c, &20, &54, &48
	DCB &45, &20, &4c, &41
	DCB &52, &47, &45, &53
	DCB &54, &20, &49, &53
	DCB &20
	ALIGN
|LC..5|
	DCB &54, &48, &45, &20
	DCB &53, &4d, &41, &4c
	DCB &4c, &45, &53, &54
	DCB &20, &49, &53, &20
	ALIGN
|LC..6|
	DCB &20, &41, &4e, &44
	DCB &20, &54, &48, &45
	DCB &20, &52, &41, &4e
	DCB &47, &45, &20, &49
	DCB &53, &20
	ALIGN
|LC..7|
	ALIGN
	EXPORT	|MAIN__|
	DCB &4d, &41, &49, &4e
	DCB &5f, &5f, &00
	ALIGN
	DCD	-16777208
|MAIN__|
	; args = 0, pretend = 0, frame = 32, alloca = 0
	; frame_needed = 1, anonymous_args = 0, nonlocal_label = 0
	mov	__ip, __sp
	stmfd	__sp!, {__v1, __v2, __v3, __v4, __v5, __v6, __fp, __ip, __lr, __pc}
	sub	__fp, __ip, #4
	cmp	__sp, __sl
	bllt	|x$stack_overflow|
	sub	__sp, __sp, #32
	ldr	__a1, |L..12|
	adr	__v2, |L..12|+4
	bl	|s_rsle|
	mov	__a1, __v2
	mov	__a3, __sp
	adr	__v1, |L..12|+8
	mov	__a4, #4
	mov	__a2, __v1
	bl	|do_lio|
	bl	|e_rsle|
	mov	__v3, #8
	add	__a3, __sp, __v3
	str	__a3, [__sp, #24]
	add	__a3, __sp, #12
	str	__a3, [__sp, #28]
	add	__a3, __sp, #16
	str	__a3, [__sp, #20]
	ldr	__a4, [__sp, #0]	; float
	str	__a4, [__sp, #4]	; float
	str	__a4, [__sp, #8]	; float
	ldr	__v6, |L..12|+12
	adr	__v4, |L..12|+16
	add	__v5, __sp, #4
	str	__a4, [__sp, #12]	; float
|L..6|
	mov	__a1, __v6
	bl	|s_rsle|
	mov	__a1, __v2
	mov	__a2, __v1
	mov	__a3, __sp
	mov	__a4, #4
	bl	|do_lio|
	bl	|e_rsle|
	ldfs	__f1, [__sp, #0]
	ldfs	__f0, [__sp, #8]
	cmfe	__f1, __f0
	stfgts	__f1, [__sp, #8]
	bgt	|L..8|
|L..7|
	ldfs	__f0, [__sp, #12]
	cmfe	__f1, __f0
	stfmis	__f1, [__sp, #12]
|L..8|
	ldfs	__f1, [__sp, #0]
	ldfs	__f0, [__sp, #4]
	adfs	__f0, __f0, __f1
	subs	__v3, __v3, #1
	stfs	__f0, [__sp, #4]
	bpl	|L..6|
	ldfs	__f0, [__sp, #8]
	ldfs	__f1, [__sp, #12]
	sufs	__f0, __f0, __f1
	ldr	__a1, |L..12|+20
	stfs	__f0, [__sp, #16]
	bl	|s_wsle|
	mov	__a1, __v4
	mov	__a2, __v1
	ldr	__a3, |L..12|+24
	mov	__a4, #11
	bl	|do_lio|
	mov	__a1, __v2
	mov	__a2, __v1
	mov	__a3, __v5
	mov	__a4, #4
	bl	|do_lio|
	mov	__a1, __v4
	mov	__a2, __v1
	ldr	__a3, |L..12|+28
	mov	__a4, #17
	bl	|do_lio|
	mov	__a1, __v2
	mov	__a2, __v1
	ldr	__a3, [__sp, #24]
	mov	__a4, #4
	bl	|do_lio|
	mov	__a1, __v4
	mov	__a2, __v1
	ldr	__a3, |L..12|+32
	mov	__a4, #16
	bl	|do_lio|
	mov	__a1, __v2
	mov	__a2, __v1
	ldr	__a3, [__sp, #28]
	mov	__a4, #4
	bl	|do_lio|
	mov	__a1, __v4
	mov	__a2, __v1
	ldr	__a3, |L..12|+36
	mov	__a4, #18
	bl	|do_lio|
	mov	__a1, __v2
	mov	__a2, __v1
	ldr	__a3, [__sp, #20]
	mov	__a4, #4
	bl	|do_lio|
	bl	|e_wsle|
	ldr	__a1, |L..12|+40
	mov	__a2, #0
	bl	|s_stop|
|L..13|
	ALIGN
|L..12|
	DCD	|__g77_cilist_0.0|
	DCD	4
	DCD	1
	DCD	|__g77_cilist_1.1|
	DCD	9
	DCD	|__g77_cilist_2.2|
	DCD	|LC..3|
	DCD	|LC..4|
	DCD	|LC..5|
	DCD	|LC..6|
	DCD	|LC..7|
	ldmea	__fp, {__v1, __v2, __v3, __v4, __v5, __v6, __fp, __sp, __pc}^
	END
