// Seed: 2278024314
module module_1 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin
    id_6 <= 1;
    $display(id_8, id_1, id_2 ? 1'b0 : 1, 1'b0, id_3, id_1, 1, id_1 * (1));
    fork
      #id_9;
    join
  end
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input logic id_3,
    output uwire id_4,
    output wand id_5,
    input tri id_6,
    output logic id_7,
    output logic id_8
);
  logic id_10 = (id_3);
  wire  id_11;
  reg   id_12;
  genvar id_13;
  module_0(
      id_11, id_11, id_13, id_11, id_11, id_12, id_11, id_13
  );
  always @(1) begin
    id_8 <= id_10;
    assert (id_10 & id_6);
    id_13 = 1;
    id_12 <= 1;
    if (id_12) begin
      id_7 <= id_3;
    end
  end
endmodule
