<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>
defines: 
time_elapsed: 0.426s
ram usage: 11992 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/c2i_buf.v.html" target="file-frame">third_party/tests/utd-sv/c2i_buf.v</a>
module c2i_buf (
	ucb_buf_acpt,
	iob_ucb_vld,
	iob_ucb_data,
	rst_l,
	clk,
	c2i_packet_vld,
	ucb_sel,
	c2i_packet,
	ucb_iob_stall
);
	parameter REG_WIDTH = 64;
	parameter IOB_UCB_WIDTH = 32;
	input rst_l;
	input clk;
	input c2i_packet_vld;
	input ucb_sel;
	output ucb_buf_acpt;
	input [REG_WIDTH + 63:0] c2i_packet;
	output iob_ucb_vld;
	output [IOB_UCB_WIDTH - 1:0] iob_ucb_data;
	input ucb_iob_stall;
	wire dbl_buf_wr;
	wire dbl_buf_rd;
	wire dbl_buf_vld;
	wire dbl_buf_full;
	wire outdata_buf_wr;
	wire [REG_WIDTH + 63:0] outdata_buf_in;
	wire [((REG_WIDTH + 64) / IOB_UCB_WIDTH) - 1:0] outdata_vec_in;
	wire outdata_buf_busy;
	assign dbl_buf_wr = (c2i_packet_vld &amp; ucb_sel) &amp; ~dbl_buf_full;
	assign ucb_buf_acpt = dbl_buf_wr;
	assign dbl_buf_rd = dbl_buf_vld &amp; ~outdata_buf_busy;
	assign outdata_buf_wr = dbl_buf_rd;
	assign outdata_vec_in = {(REG_WIDTH + 64) / IOB_UCB_WIDTH {1&#39;b1}};
	dbl_buf #(REG_WIDTH + 64) dbl_buf(
		.rst_l(rst_l),
		.clk(clk),
		.wr(dbl_buf_wr),
		.din(c2i_packet),
		.rd(dbl_buf_rd),
		.dout(outdata_buf_in),
		.vld(dbl_buf_vld),
		.full(dbl_buf_full)
	);
	ucb_bus_out #(
		IOB_UCB_WIDTH,
		REG_WIDTH
	) ucb_bus_out(
		.rst_l(rst_l),
		.clk(clk),
		.outdata_buf_wr(outdata_buf_wr),
		.outdata_buf_in(outdata_buf_in),
		.outdata_vec_in(outdata_vec_in),
		.outdata_buf_busy(outdata_buf_busy),
		.vld(iob_ucb_vld),
		.data(iob_ucb_data),
		.stall(ucb_iob_stall)
	);
endmodule

</pre>
</body>