$date
	Mon Jul  3 23:39:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dmemory_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 2 " access_size [1:0] $end
$var reg 32 # address [31:0] $end
$var reg 1 $ clk $end
$var reg 32 % data_in [31:0] $end
$var reg 1 & read_write $end
$scope module dut $end
$var wire 2 ' access_size [1:0] $end
$var wire 32 ( address [31:0] $end
$var wire 1 $ clk $end
$var wire 32 ) data_in [31:0] $end
$var wire 1 & read_write $end
$var wire 32 * data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
x&
bx %
0$
bx #
bx "
bx !
$end
#5
1$
#10
0$
b101010111010100 %
b101010111010100 )
b10 "
b10 '
1&
b1000000000000000000000000 #
b1000000000000000000000000 (
#15
1$
#20
0$
b0 "
b0 '
0&
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
