riscv-master/include/riscv_defines.sv
riscv-master/alu_div.sv
riscv-master/alu.sv
soc/components/cluster_clock_gating.sv
riscv-master/compressed_decoder.sv
riscv-master/controller.sv
riscv-master/cs_registers.sv
riscv-master/debug_unit.sv
riscv-master/decoder.sv
riscv-master/exc_controller.sv
riscv-master/ex_stage.sv
riscv-master/hwloop_controller.sv
riscv-master/hwloop_regs.sv
riscv-master/id_stage.sv
riscv-master/if_stage.sv
riscv-master/load_store_unit.sv
riscv-master/mult.sv
riscv-master/prefetch_buffer.sv
riscv-master/prefetch_L0_buffer.sv
riscv-master/register_file_ff.sv
riscv-master/include/riscv_config.sv
riscv-master/riscv_core.sv
soc/sram_sp_instr_wrap.v
soc/sram_sp_data_wrap.v
soc/sram_sp_16384x32_m16_be_wrap.v
soc/sram_sp_16384x32_m32_be_wrap.v
soc/sram_sp_8192x32_m32_be_wrap.v
soc/sram_sp_8192x32_m16_be_wrap.v
soc/sram_sp_8192x32_m8_be_wrap.v
soc/sram_sp_32768x32_m32_be_wrap.v
soc/lp_riscv.v
soc/ioring.v
../libraries/dummy_pcorner.v
soc/lp_riscv_top.v
