// Seed: 1877456124
module module_0;
  specify
    (id_1 => id_2) = (1);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input id_11;
  output id_10;
  output id_9;
  output id_8;
  output id_7;
  output id_6;
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_12, id_13;
  logic id_14;
  assign id_5 = 1;
  always #1 begin
    if (SystemTFIdentifier(1)) id_6 = 1'b0;
    else if (id_13) id_2 <= 1'd0;
  end
endmodule
