<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="top" language="c" vlnv="xilinx.com:hls:top:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -I /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="none" mailbox="none" swReset="false">
    <ports>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="256" portType="addressable" base="0x0"/>
      <port name="X" mode="read_only" dataWidth="20" portType="stream"/>
      <port name="IDS" mode="read_only" dataWidth="32" portType="stream"/>
      <port name="OUT_R" mode="write_only" dataWidth="128" portType="stream"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x24" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="X" addressQualifier="4" id="0" port="X" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;qdma_axis&lt;20, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="X" origUse="variable"/>
      <arg name="ids" addressQualifier="4" id="1" port="IDS" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;qdma_axis&lt;32, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="ids" origUse="variable"/>
      <arg name="out" addressQualifier="4" id="2" port="OUT_R" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="SelTupleOut*" origName="out" origUse="variable"/>
      <arg name="adj_list" addressQualifier="1" id="3" port="M_AXI_GMEM0" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="flushs" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
  <profile>
    <RTLDesignHierarchy>
      <TopModule>
        <ModuleName>top</ModuleName>
        <InstancesList>
          <Instance>
            <InstName>grp_top_Pipeline_Loop_children_fu_295</InstName>
            <ModuleName>top_Pipeline_Loop_children</ModuleName>
            <ID>295</ID>
          </Instance>
          <Instance>
            <InstName>grp_top_Pipeline_VITIS_LOOP_154_1_fu_303</InstName>
            <ModuleName>top_Pipeline_VITIS_LOOP_154_1</ModuleName>
            <ID>303</ID>
          </Instance>
          <Instance>
            <InstName>grp_subT1_pipl_fu_312</InstName>
            <ModuleName>subT1_pipl</ModuleName>
            <ID>312</ID>
            <InstancesList>
              <Instance>
                <InstName>grp_subT1_lev_stage_4_fu_422</InstName>
                <ModuleName>subT1_lev_stage_4</ModuleName>
                <ID>422</ID>
              </Instance>
              <Instance>
                <InstName>grp_subT1_lev_stage_3_fu_436</InstName>
                <ModuleName>subT1_lev_stage_3</ModuleName>
                <ID>436</ID>
              </Instance>
              <Instance>
                <InstName>grp_subT1_lev_stage_2_fu_450</InstName>
                <ModuleName>subT1_lev_stage_2</ModuleName>
                <ID>450</ID>
              </Instance>
              <Instance>
                <InstName>grp_subT1_lev_stage_1_fu_468</InstName>
                <ModuleName>subT1_lev_stage_1</ModuleName>
                <ID>468</ID>
              </Instance>
              <Instance>
                <InstName>grp_subT1_lev_stage_fu_486</InstName>
                <ModuleName>subT1_lev_stage</ModuleName>
                <ID>486</ID>
              </Instance>
            </InstancesList>
          </Instance>
          <Instance>
            <InstName>grp_top_Pipeline_VITIS_LOOP_199_1_fu_351</InstName>
            <ModuleName>top_Pipeline_VITIS_LOOP_199_1</ModuleName>
            <ID>351</ID>
          </Instance>
        </InstancesList>
      </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
      <Module>
        <Name>top_Pipeline_Loop_children</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>1.873</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>5</Best-caseLatency>
            <Average-caseLatency>5</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.665 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.665 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.665 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>5</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>57</FF>
            <LUT>150</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>top_Pipeline_Loop_children</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>root_numv_0_load_1</name>
            <Object>root_numv_0_load_1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>20</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>root_numv_1_load_1</name>
            <Object>root_numv_1_load_1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>20</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>root_numv_2_load_1</name>
            <Object>root_numv_2_load_1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>20</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>max_child_out</name>
            <Object>max_child_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>max_child_out_ap_vld</name>
            <Object>max_child_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>top_Pipeline_VITIS_LOOP_154_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>1.873</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>95</FF>
            <LUT>184</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>top_Pipeline_VITIS_LOOP_154_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>xbarpipe_dout</name>
            <Object>xbarpipe</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>xbarpipe_empty_n</name>
            <Object>xbarpipe</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>xbarpipe_read</name>
            <Object>xbarpipe</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>xbarIDRpipe_dout</name>
            <Object>xbarIDRpipe</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>52</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>xbarIDRpipe_empty_n</name>
            <Object>xbarIDRpipe</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>xbarIDRpipe_read</name>
            <Object>xbarIDRpipe</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe1_din</name>
            <Object>IDRpipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>52</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe1_full_n</name>
            <Object>IDRpipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe1_write</name>
            <Object>IDRpipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe2_din</name>
            <Object>IDRpipe2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>52</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe2_full_n</name>
            <Object>IDRpipe2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe2_write</name>
            <Object>IDRpipe2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe3_din</name>
            <Object>IDRpipe3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>52</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe3_full_n</name>
            <Object>IDRpipe3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe3_write</name>
            <Object>IDRpipe3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>subT1_lev_stage_4</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>2.097</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>1</Average-caseLatency>
            <Worst-caseLatency>1</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.333 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.333 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>163</FF>
            <LUT>201</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>subT1_lev_stage.4</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_dout</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_empty_n</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_read</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_din</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_full_n</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_write</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_dout</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_empty_n</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_read</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_din</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_full_n</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_write</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_dout</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_empty_n</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_read</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_din</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_full_n</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_write</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_address0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_ce0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_we0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_d0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_address0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_ce0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_we0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_d0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>subT1_lev_stage_3</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>2.097</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>1</Average-caseLatency>
            <Worst-caseLatency>1</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.333 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.333 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.333 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>163</FF>
            <LUT>201</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>subT1_lev_stage.3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_dout</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_empty_n</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_read</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_din</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_full_n</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_write</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_dout</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_empty_n</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_read</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_din</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_full_n</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_write</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_dout</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_empty_n</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_read</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_din</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_full_n</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_write</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_address0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_ce0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_we0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_d0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_address0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_ce0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_we0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_d0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>subT1_lev_stage_2</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>2.352</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>6</Average-caseLatency>
            <Worst-caseLatency>8</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>19.998 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>26.664 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4 ~ 8</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>324</FF>
            <LUT>393</LUT>
            <URAM>2</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>subT1_lev_stage.2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_dout</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_empty_n</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_read</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_din</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_full_n</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_write</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_dout</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_empty_n</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_read</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_din</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_full_n</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_write</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_dout</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_empty_n</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_read</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_din</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_full_n</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_write</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_address0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_ce0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_we0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_d0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_q0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_address0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_ce0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_we0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_d0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_q0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>subT1_lev_stage_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>2.351</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>6</Average-caseLatency>
            <Worst-caseLatency>8</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>19.998 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>26.664 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4 ~ 8</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>328</FF>
            <LUT>397</LUT>
            <URAM>2</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>subT1_lev_stage.1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_dout</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_empty_n</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_read</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_din</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_full_n</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_write</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_dout</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_empty_n</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_read</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_din</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_full_n</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_write</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_dout</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_empty_n</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_read</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_din</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_full_n</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_write</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_address0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_ce0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_we0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_d0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_q0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_address0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_ce0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_we0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_d0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_q0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>subT1_lev_stage</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>2.35</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>4</Best-caseLatency>
            <Average-caseLatency>6</Average-caseLatency>
            <Worst-caseLatency>8</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.332 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>19.998 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>26.664 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>4 ~ 8</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>330</FF>
            <LUT>399</LUT>
            <URAM>2</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>subT1_lev_stage</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_dout</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_empty_n</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_0_read</name>
            <Object>childindexpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_din</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_full_n</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>childindexpipe_1_write</name>
            <Object>childindexpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_dout</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_empty_n</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_0_read</name>
            <Object>lev_retpipe_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_din</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_full_n</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>lev_retpipe_1_write</name>
            <Object>lev_retpipe_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_dout</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_empty_n</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_0_read</name>
            <Object>IDRpipes_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_din</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_full_n</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipes_1_write</name>
            <Object>IDRpipes_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_address0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_ce0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_we0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_d0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_par_ind_q0</name>
            <Object>memoiz_array_par_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_address0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_ce0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_we0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_d0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>memoiz_array_child_ind_q0</name>
            <Object>memoiz_array_child_ind</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>subT1_pipl</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>3206</FF>
            <LUT>3639</LUT>
            <URAM>6</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>subT1_pipl</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe1_dout</name>
            <Object>IDRpipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>52</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe1_empty_n</name>
            <Object>IDRpipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>IDRpipe1_read</name>
            <Object>IDRpipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>Wsigpipe1161_dout</name>
            <Object>Wsigpipe1161</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>Wsigpipe1161_empty_n</name>
            <Object>Wsigpipe1161</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>Wsigpipe1161_read</name>
            <Object>Wsigpipe1161</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe1_din</name>
            <Object>OutTuppipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe1_full_n</name>
            <Object>OutTuppipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe1_write</name>
            <Object>OutTuppipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>top_Pipeline_VITIS_LOOP_199_1</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>2.147</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <FF>396</FF>
            <LUT>339</LUT>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_start</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_done</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_idle</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ready</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_ext_blocking_n</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_str_blocking_n</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_int_blocking_n</name>
            <Object>top_Pipeline_VITIS_LOOP_199_1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_r_TREADY</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_r_TDATA</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>out_r_TVALID</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe1_dout</name>
            <Object>OutTuppipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe1_empty_n</name>
            <Object>OutTuppipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe1_read</name>
            <Object>OutTuppipe1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe3_dout</name>
            <Object>OutTuppipe3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe3_empty_n</name>
            <Object>OutTuppipe3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe3_read</name>
            <Object>OutTuppipe3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe2_dout</name>
            <Object>OutTuppipe2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe2_empty_n</name>
            <Object>OutTuppipe2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>OutTuppipe2_read</name>
            <Object>OutTuppipe2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
      <Module>
        <Name>top</Name>
        <PerformanceEstimates>
          <SummaryOfTimingAnalysis>
            <TargetClockPeriod>3.33</TargetClockPeriod>
            <ClockUncertainty>0.9</ClockUncertainty>
            <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
          </SummaryOfTimingAnalysis>
          <SummaryOfOverallLatency>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>undef</PipelineInitiationInterval>
            <PipelineType>no</PipelineType>
          </SummaryOfOverallLatency>
          <SummaryOfLoopLatency/>
        </PerformanceEstimates>
        <AreaEstimates>
          <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>4319</FF>
            <LUT>5782</LUT>
            <URAM>6</URAM>
          </Resources>
        </AreaEstimates>
        <InterfaceSummary>
          <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ap_local_block</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_clk</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>event_done</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>interrupt</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>event_start</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_ext</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_ext</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_str</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_str</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_start_int</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>stall_done_int</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>X_TDATA</name>
            <Object>X_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>X_TVALID</name>
            <Object>X_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>X_TREADY</name>
            <Object>X_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>X_TLAST</name>
            <Object>X_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>X_TKEEP</name>
            <Object>X_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ids_TDATA</name>
            <Object>ids_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ids_TVALID</name>
            <Object>ids_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ids_TREADY</name>
            <Object>ids_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ids_TLAST</name>
            <Object>ids_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>ids_TKEEP</name>
            <Object>ids_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>out_r_TDATA</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>out_r_TVALID</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
          <RtlPorts>
            <name>out_r_TREADY</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
          </RtlPorts>
        </InterfaceSummary>
      </Module>
    </ModuleInformation>
    <FIFOInformation/>
  </profile>
</root>
