
PWM_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015c4  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000014  080016f4  080016f4  000116f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001708  08001708  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001708  08001708  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001708  08001708  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001708  08001708  00011708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800170c  0800170c  0001170c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001710  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000010  08001720  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  08001720  0002003c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001a8e  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000629  00000000  00000000  00021ac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000258  00000000  00000000  000220f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000200  00000000  00000000  00022348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000007f3  00000000  00000000  00022548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001227  00000000  00000000  00022d3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000051ab  00000000  00000000  00023f62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0002910d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000009cc  00000000  00000000  00029160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000010 	.word	0x20000010
 800014c:	00000000 	.word	0x00000000
 8000150:	080016dc 	.word	0x080016dc

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000014 	.word	0x20000014
 800016c:	080016dc 	.word	0x080016dc

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	; 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	3c01      	subs	r4, #1
 80002ac:	bf28      	it	cs
 80002ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b2:	d2e9      	bcs.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2uiz>:
 800090c:	004a      	lsls	r2, r1, #1
 800090e:	d211      	bcs.n	8000934 <__aeabi_d2uiz+0x28>
 8000910:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000914:	d211      	bcs.n	800093a <__aeabi_d2uiz+0x2e>
 8000916:	d50d      	bpl.n	8000934 <__aeabi_d2uiz+0x28>
 8000918:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800091c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000920:	d40e      	bmi.n	8000940 <__aeabi_d2uiz+0x34>
 8000922:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000926:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800092a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800092e:	fa23 f002 	lsr.w	r0, r3, r2
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800093e:	d102      	bne.n	8000946 <__aeabi_d2uiz+0x3a>
 8000940:	f04f 30ff 	mov.w	r0, #4294967295
 8000944:	4770      	bx	lr
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	4770      	bx	lr

0800094c <MCAL_GPIO_SetPinMode>:
#include "GPIO_private.h"
#include "GPIO_config.h"
/*====================================================   Start_FUNCTION   ====================================================*/

Std_ReturnType MCAL_GPIO_SetPinMode(u8 Copy_PortID , u8 Copy_PinID , u8 Copy_PinMode)
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	71fb      	strb	r3, [r7, #7]
 8000956:	460b      	mov	r3, r1
 8000958:	71bb      	strb	r3, [r7, #6]
 800095a:	4613      	mov	r3, r2
 800095c:	717b      	strb	r3, [r7, #5]
    Std_ReturnType Local_FunctionStatus = E_NOT_OK;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
    switch (Copy_PortID)
 8000962:	79fb      	ldrb	r3, [r7, #7]
 8000964:	2b02      	cmp	r3, #2
 8000966:	f000 8088 	beq.w	8000a7a <MCAL_GPIO_SetPinMode+0x12e>
 800096a:	2b02      	cmp	r3, #2
 800096c:	f300 80c5 	bgt.w	8000afa <MCAL_GPIO_SetPinMode+0x1ae>
 8000970:	2b00      	cmp	r3, #0
 8000972:	d002      	beq.n	800097a <MCAL_GPIO_SetPinMode+0x2e>
 8000974:	2b01      	cmp	r3, #1
 8000976:	d040      	beq.n	80009fa <MCAL_GPIO_SetPinMode+0xae>
 8000978:	e0bf      	b.n	8000afa <MCAL_GPIO_SetPinMode+0x1ae>
    {
    case GPIO_PORTA:
        if( Copy_PinID < 8 )
 800097a:	79bb      	ldrb	r3, [r7, #6]
 800097c:	2b07      	cmp	r3, #7
 800097e:	d819      	bhi.n	80009b4 <MCAL_GPIO_SetPinMode+0x68>
        {
            MCAL_GPIOA->CRL &= ~( (0b1111) << (Copy_PinID*4) );
 8000980:	4b62      	ldr	r3, [pc, #392]	; (8000b0c <MCAL_GPIO_SetPinMode+0x1c0>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	79ba      	ldrb	r2, [r7, #6]
 8000986:	0092      	lsls	r2, r2, #2
 8000988:	210f      	movs	r1, #15
 800098a:	fa01 f202 	lsl.w	r2, r1, r2
 800098e:	43d2      	mvns	r2, r2
 8000990:	4611      	mov	r1, r2
 8000992:	4a5e      	ldr	r2, [pc, #376]	; (8000b0c <MCAL_GPIO_SetPinMode+0x1c0>)
 8000994:	400b      	ands	r3, r1
 8000996:	6013      	str	r3, [r2, #0]
            MCAL_GPIOA->CRL |= ( (Copy_PinMode) << (Copy_PinID*4) );
 8000998:	4b5c      	ldr	r3, [pc, #368]	; (8000b0c <MCAL_GPIO_SetPinMode+0x1c0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	7979      	ldrb	r1, [r7, #5]
 800099e:	79ba      	ldrb	r2, [r7, #6]
 80009a0:	0092      	lsls	r2, r2, #2
 80009a2:	fa01 f202 	lsl.w	r2, r1, r2
 80009a6:	4611      	mov	r1, r2
 80009a8:	4a58      	ldr	r2, [pc, #352]	; (8000b0c <MCAL_GPIO_SetPinMode+0x1c0>)
 80009aa:	430b      	orrs	r3, r1
 80009ac:	6013      	str	r3, [r2, #0]
            Local_FunctionStatus = E_OK;
 80009ae:	2301      	movs	r3, #1
 80009b0:	73fb      	strb	r3, [r7, #15]
        }
        else
        {
            Local_FunctionStatus = E_NOT_OK;
        }
    break;
 80009b2:	e0a5      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
        }else if ( Copy_PinID < 16)
 80009b4:	79bb      	ldrb	r3, [r7, #6]
 80009b6:	2b0f      	cmp	r3, #15
 80009b8:	d81c      	bhi.n	80009f4 <MCAL_GPIO_SetPinMode+0xa8>
            Copy_PinID=Copy_PinID-8;
 80009ba:	79bb      	ldrb	r3, [r7, #6]
 80009bc:	3b08      	subs	r3, #8
 80009be:	71bb      	strb	r3, [r7, #6]
            MCAL_GPIOA->CRH &= ~( (0b1111) << (Copy_PinID*4) );
 80009c0:	4b52      	ldr	r3, [pc, #328]	; (8000b0c <MCAL_GPIO_SetPinMode+0x1c0>)
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	79ba      	ldrb	r2, [r7, #6]
 80009c6:	0092      	lsls	r2, r2, #2
 80009c8:	210f      	movs	r1, #15
 80009ca:	fa01 f202 	lsl.w	r2, r1, r2
 80009ce:	43d2      	mvns	r2, r2
 80009d0:	4611      	mov	r1, r2
 80009d2:	4a4e      	ldr	r2, [pc, #312]	; (8000b0c <MCAL_GPIO_SetPinMode+0x1c0>)
 80009d4:	400b      	ands	r3, r1
 80009d6:	6053      	str	r3, [r2, #4]
            MCAL_GPIOA->CRH |= ( (Copy_PinMode) << (Copy_PinID*4) );
 80009d8:	4b4c      	ldr	r3, [pc, #304]	; (8000b0c <MCAL_GPIO_SetPinMode+0x1c0>)
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	7979      	ldrb	r1, [r7, #5]
 80009de:	79ba      	ldrb	r2, [r7, #6]
 80009e0:	0092      	lsls	r2, r2, #2
 80009e2:	fa01 f202 	lsl.w	r2, r1, r2
 80009e6:	4611      	mov	r1, r2
 80009e8:	4a48      	ldr	r2, [pc, #288]	; (8000b0c <MCAL_GPIO_SetPinMode+0x1c0>)
 80009ea:	430b      	orrs	r3, r1
 80009ec:	6053      	str	r3, [r2, #4]
            Local_FunctionStatus = E_OK;
 80009ee:	2301      	movs	r3, #1
 80009f0:	73fb      	strb	r3, [r7, #15]
    break;
 80009f2:	e085      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
            Local_FunctionStatus = E_NOT_OK;
 80009f4:	2300      	movs	r3, #0
 80009f6:	73fb      	strb	r3, [r7, #15]
    break;
 80009f8:	e082      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
    case GPIO_PORTB:
        if( Copy_PinID < 8 )
 80009fa:	79bb      	ldrb	r3, [r7, #6]
 80009fc:	2b07      	cmp	r3, #7
 80009fe:	d819      	bhi.n	8000a34 <MCAL_GPIO_SetPinMode+0xe8>
        {
            MCAL_GPIOB->CRL &= ~( (0b1111) << (Copy_PinID*4) );
 8000a00:	4b43      	ldr	r3, [pc, #268]	; (8000b10 <MCAL_GPIO_SetPinMode+0x1c4>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	79ba      	ldrb	r2, [r7, #6]
 8000a06:	0092      	lsls	r2, r2, #2
 8000a08:	210f      	movs	r1, #15
 8000a0a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a0e:	43d2      	mvns	r2, r2
 8000a10:	4611      	mov	r1, r2
 8000a12:	4a3f      	ldr	r2, [pc, #252]	; (8000b10 <MCAL_GPIO_SetPinMode+0x1c4>)
 8000a14:	400b      	ands	r3, r1
 8000a16:	6013      	str	r3, [r2, #0]
            MCAL_GPIOB->CRL |= ( (Copy_PinMode) << (Copy_PinID*4) );
 8000a18:	4b3d      	ldr	r3, [pc, #244]	; (8000b10 <MCAL_GPIO_SetPinMode+0x1c4>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	7979      	ldrb	r1, [r7, #5]
 8000a1e:	79ba      	ldrb	r2, [r7, #6]
 8000a20:	0092      	lsls	r2, r2, #2
 8000a22:	fa01 f202 	lsl.w	r2, r1, r2
 8000a26:	4611      	mov	r1, r2
 8000a28:	4a39      	ldr	r2, [pc, #228]	; (8000b10 <MCAL_GPIO_SetPinMode+0x1c4>)
 8000a2a:	430b      	orrs	r3, r1
 8000a2c:	6013      	str	r3, [r2, #0]
            Local_FunctionStatus = E_OK;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	73fb      	strb	r3, [r7, #15]
        }
        else
        {
            Local_FunctionStatus = E_NOT_OK;
        }
    break;
 8000a32:	e065      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
        }else if ( Copy_PinID < 16)
 8000a34:	79bb      	ldrb	r3, [r7, #6]
 8000a36:	2b0f      	cmp	r3, #15
 8000a38:	d81c      	bhi.n	8000a74 <MCAL_GPIO_SetPinMode+0x128>
            Copy_PinID=Copy_PinID-8;
 8000a3a:	79bb      	ldrb	r3, [r7, #6]
 8000a3c:	3b08      	subs	r3, #8
 8000a3e:	71bb      	strb	r3, [r7, #6]
            MCAL_GPIOB->CRH &= ~( (0b1111) << (Copy_PinID*4) );
 8000a40:	4b33      	ldr	r3, [pc, #204]	; (8000b10 <MCAL_GPIO_SetPinMode+0x1c4>)
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	79ba      	ldrb	r2, [r7, #6]
 8000a46:	0092      	lsls	r2, r2, #2
 8000a48:	210f      	movs	r1, #15
 8000a4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a4e:	43d2      	mvns	r2, r2
 8000a50:	4611      	mov	r1, r2
 8000a52:	4a2f      	ldr	r2, [pc, #188]	; (8000b10 <MCAL_GPIO_SetPinMode+0x1c4>)
 8000a54:	400b      	ands	r3, r1
 8000a56:	6053      	str	r3, [r2, #4]
            MCAL_GPIOB->CRH |= ( (Copy_PinMode) << (Copy_PinID*4) );
 8000a58:	4b2d      	ldr	r3, [pc, #180]	; (8000b10 <MCAL_GPIO_SetPinMode+0x1c4>)
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	7979      	ldrb	r1, [r7, #5]
 8000a5e:	79ba      	ldrb	r2, [r7, #6]
 8000a60:	0092      	lsls	r2, r2, #2
 8000a62:	fa01 f202 	lsl.w	r2, r1, r2
 8000a66:	4611      	mov	r1, r2
 8000a68:	4a29      	ldr	r2, [pc, #164]	; (8000b10 <MCAL_GPIO_SetPinMode+0x1c4>)
 8000a6a:	430b      	orrs	r3, r1
 8000a6c:	6053      	str	r3, [r2, #4]
            Local_FunctionStatus = E_OK;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	73fb      	strb	r3, [r7, #15]
    break;
 8000a72:	e045      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
            Local_FunctionStatus = E_NOT_OK;
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]
    break;
 8000a78:	e042      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
    case GPIO_PORTC:
        if( Copy_PinID < 8 )
 8000a7a:	79bb      	ldrb	r3, [r7, #6]
 8000a7c:	2b07      	cmp	r3, #7
 8000a7e:	d819      	bhi.n	8000ab4 <MCAL_GPIO_SetPinMode+0x168>
        {
            MCAL_GPIOC->CRL &= ~( (0b1111) << (Copy_PinID*4) );
 8000a80:	4b24      	ldr	r3, [pc, #144]	; (8000b14 <MCAL_GPIO_SetPinMode+0x1c8>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	79ba      	ldrb	r2, [r7, #6]
 8000a86:	0092      	lsls	r2, r2, #2
 8000a88:	210f      	movs	r1, #15
 8000a8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000a8e:	43d2      	mvns	r2, r2
 8000a90:	4611      	mov	r1, r2
 8000a92:	4a20      	ldr	r2, [pc, #128]	; (8000b14 <MCAL_GPIO_SetPinMode+0x1c8>)
 8000a94:	400b      	ands	r3, r1
 8000a96:	6013      	str	r3, [r2, #0]
            MCAL_GPIOC->CRL |= ( (Copy_PinMode) << (Copy_PinID*4) );
 8000a98:	4b1e      	ldr	r3, [pc, #120]	; (8000b14 <MCAL_GPIO_SetPinMode+0x1c8>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	7979      	ldrb	r1, [r7, #5]
 8000a9e:	79ba      	ldrb	r2, [r7, #6]
 8000aa0:	0092      	lsls	r2, r2, #2
 8000aa2:	fa01 f202 	lsl.w	r2, r1, r2
 8000aa6:	4611      	mov	r1, r2
 8000aa8:	4a1a      	ldr	r2, [pc, #104]	; (8000b14 <MCAL_GPIO_SetPinMode+0x1c8>)
 8000aaa:	430b      	orrs	r3, r1
 8000aac:	6013      	str	r3, [r2, #0]
            Local_FunctionStatus = E_OK;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	73fb      	strb	r3, [r7, #15]
        }
        else
        {
            Local_FunctionStatus = E_NOT_OK;
        }
    break;
 8000ab2:	e025      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
        }else if ( Copy_PinID < 16)
 8000ab4:	79bb      	ldrb	r3, [r7, #6]
 8000ab6:	2b0f      	cmp	r3, #15
 8000ab8:	d81c      	bhi.n	8000af4 <MCAL_GPIO_SetPinMode+0x1a8>
            Copy_PinID=Copy_PinID-8;
 8000aba:	79bb      	ldrb	r3, [r7, #6]
 8000abc:	3b08      	subs	r3, #8
 8000abe:	71bb      	strb	r3, [r7, #6]
            MCAL_GPIOC->CRH &= ~( (0b1111) << (Copy_PinID*4) );
 8000ac0:	4b14      	ldr	r3, [pc, #80]	; (8000b14 <MCAL_GPIO_SetPinMode+0x1c8>)
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	79ba      	ldrb	r2, [r7, #6]
 8000ac6:	0092      	lsls	r2, r2, #2
 8000ac8:	210f      	movs	r1, #15
 8000aca:	fa01 f202 	lsl.w	r2, r1, r2
 8000ace:	43d2      	mvns	r2, r2
 8000ad0:	4611      	mov	r1, r2
 8000ad2:	4a10      	ldr	r2, [pc, #64]	; (8000b14 <MCAL_GPIO_SetPinMode+0x1c8>)
 8000ad4:	400b      	ands	r3, r1
 8000ad6:	6053      	str	r3, [r2, #4]
            MCAL_GPIOC->CRH |= ( (Copy_PinMode) << (Copy_PinID*4) );
 8000ad8:	4b0e      	ldr	r3, [pc, #56]	; (8000b14 <MCAL_GPIO_SetPinMode+0x1c8>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	7979      	ldrb	r1, [r7, #5]
 8000ade:	79ba      	ldrb	r2, [r7, #6]
 8000ae0:	0092      	lsls	r2, r2, #2
 8000ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ae6:	4611      	mov	r1, r2
 8000ae8:	4a0a      	ldr	r2, [pc, #40]	; (8000b14 <MCAL_GPIO_SetPinMode+0x1c8>)
 8000aea:	430b      	orrs	r3, r1
 8000aec:	6053      	str	r3, [r2, #4]
            Local_FunctionStatus = E_OK;
 8000aee:	2301      	movs	r3, #1
 8000af0:	73fb      	strb	r3, [r7, #15]
    break;
 8000af2:	e005      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
            Local_FunctionStatus = E_NOT_OK;
 8000af4:	2300      	movs	r3, #0
 8000af6:	73fb      	strb	r3, [r7, #15]
    break;
 8000af8:	e002      	b.n	8000b00 <MCAL_GPIO_SetPinMode+0x1b4>
    default:
            Local_FunctionStatus = E_NOT_OK;
 8000afa:	2300      	movs	r3, #0
 8000afc:	73fb      	strb	r3, [r7, #15]
    break;
 8000afe:	bf00      	nop
    }
    return Local_FunctionStatus;
 8000b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3714      	adds	r7, #20
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr
 8000b0c:	40010800 	.word	0x40010800
 8000b10:	40010c00 	.word	0x40010c00
 8000b14:	40011000 	.word	0x40011000

08000b18 <GPT_TIMx_init>:
static void (*TIM2_CallBack)(void);
static void (*TIM3_CallBack)(void);
static void (*TIM4_CallBack)(void);

Std_ReturnType GPT_TIMx_init(u8 Copy_TIMx,GPT_Config_t* Copy_GPT_Config)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	6039      	str	r1, [r7, #0]
 8000b22:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000b24:	2300      	movs	r3, #0
 8000b26:	73fb      	strb	r3, [r7, #15]
    GPT_TIMx_SetPeriod(Copy_TIMx,Copy_GPT_Config->ARR);
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	881a      	ldrh	r2, [r3, #0]
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	4611      	mov	r1, r2
 8000b30:	4618      	mov	r0, r3
 8000b32:	f000 f8c3 	bl	8000cbc <GPT_TIMx_SetPeriod>
    #if TIM_Ratio == MilliSeconds
        u16 Local_Prescalar = (u16)(TIM_Clk_Freq / 1000000)-1;
 8000b36:	2323      	movs	r3, #35	; 0x23
 8000b38:	81bb      	strh	r3, [r7, #12]
        GPT_TIMx_SetPreScalar(Copy_TIMx , Local_Prescalar);
 8000b3a:	89ba      	ldrh	r2, [r7, #12]
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	4611      	mov	r1, r2
 8000b40:	4618      	mov	r0, r3
 8000b42:	f000 f8a1 	bl	8000c88 <GPT_TIMx_SetPreScalar>
    #else
        #error "Wrong Tim Period"
        local_functionStates = E_NOT_OK;
        return local_functionStates;
    #endif
    GPT_TIMx_SetARRBuffer(Copy_TIMx , Copy_GPT_Config->ARB);
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	79da      	ldrb	r2, [r3, #7]
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	4611      	mov	r1, r2
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f94c 	bl	8000dec <GPT_TIMx_SetARRBuffer>
    GPT_TIMx_SetCountDIR(Copy_TIMx , Copy_GPT_Config->GPT_DIR);
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	791a      	ldrb	r2, [r3, #4]
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	4611      	mov	r1, r2
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f000 f823 	bl	8000ba8 <GPT_TIMx_SetCountDIR>
    GPT_TIMx_PWM_SetAllignmentMode(Copy_TIMx , Copy_GPT_Config->AllignMode);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	795a      	ldrb	r2, [r3, #5]
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	4611      	mov	r1, r2
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f000 fa3a 	bl	8000fe4 <GPT_TIMx_PWM_SetAllignmentMode>
    GPT_TIMx_SetClkDiv(Copy_TIMx , Copy_GPT_Config->CLK_Factor);
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	799a      	ldrb	r2, [r3, #6]
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	4611      	mov	r1, r2
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f000 f8b9 	bl	8000cf0 <GPT_TIMx_SetClkDiv>
    GPT_TIMx_SetInterrupt(Copy_TIMx , Copy_GPT_Config->INTState);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	7a1a      	ldrb	r2, [r3, #8]
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	4611      	mov	r1, r2
 8000b86:	4618      	mov	r0, r3
 8000b88:	f000 f96e 	bl	8000e68 <GPT_TIMx_SetInterrupt>
    GPT_TIMx_SetPreScalar(Copy_TIMx,Copy_GPT_Config->Prescalar);
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	885a      	ldrh	r2, [r3, #2]
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	4611      	mov	r1, r2
 8000b94:	4618      	mov	r0, r3
 8000b96:	f000 f877 	bl	8000c88 <GPT_TIMx_SetPreScalar>
    //GPT_TIMx_Enable(Copy_TIMx);
    local_functionStates = E_OK;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	73fb      	strb	r3, [r7, #15]
    return local_functionStates;
 8000b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3710      	adds	r7, #16
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <GPT_TIMx_SetCountDIR>:
    CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CEN );
    local_functionStates = E_OK;
    return local_functionStates;
}
Std_ReturnType GPT_TIMx_SetCountDIR(u8 Copy_GPT_TIMx,GPT_CountDir_t Copy_CLKCountDir)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	460a      	mov	r2, r1
 8000bb2:	71fb      	strb	r3, [r7, #7]
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	73fb      	strb	r3, [r7, #15]
    switch (Copy_CLKCountDir)
 8000bbc:	79bb      	ldrb	r3, [r7, #6]
 8000bbe:	2b02      	cmp	r3, #2
 8000bc0:	d028      	beq.n	8000c14 <GPT_TIMx_SetCountDIR+0x6c>
 8000bc2:	2b02      	cmp	r3, #2
 8000bc4:	dc53      	bgt.n	8000c6e <GPT_TIMx_SetCountDIR+0xc6>
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d002      	beq.n	8000bd0 <GPT_TIMx_SetCountDIR+0x28>
 8000bca:	2b01      	cmp	r3, #1
 8000bcc:	d011      	beq.n	8000bf2 <GPT_TIMx_SetCountDIR+0x4a>
 8000bce:	e04e      	b.n	8000c6e <GPT_TIMx_SetCountDIR+0xc6>
    {
    case UPCounter:
        CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_DIR );
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	4a2c      	ldr	r2, [pc, #176]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd8:	881b      	ldrh	r3, [r3, #0]
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	4929      	ldr	r1, [pc, #164]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000be0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000be4:	f022 0210 	bic.w	r2, r2, #16
 8000be8:	b292      	uxth	r2, r2
 8000bea:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 8000bec:	2301      	movs	r3, #1
 8000bee:	73fb      	strb	r3, [r7, #15]
        break;
 8000bf0:	e042      	b.n	8000c78 <GPT_TIMx_SetCountDIR+0xd0>
    case DOWNCounter:
        SET_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_DIR );
 8000bf2:	79fb      	ldrb	r3, [r7, #7]
 8000bf4:	4a23      	ldr	r2, [pc, #140]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000bf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bfa:	881b      	ldrh	r3, [r3, #0]
 8000bfc:	b29a      	uxth	r2, r3
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	4920      	ldr	r1, [pc, #128]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000c02:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c06:	f042 0210 	orr.w	r2, r2, #16
 8000c0a:	b292      	uxth	r2, r2
 8000c0c:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	73fb      	strb	r3, [r7, #15]
        break;
 8000c12:	e031      	b.n	8000c78 <GPT_TIMx_SetCountDIR+0xd0>
    case Center_AllignedMode:
        CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_DIR );
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	4a1b      	ldr	r2, [pc, #108]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c1c:	881b      	ldrh	r3, [r3, #0]
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	4918      	ldr	r1, [pc, #96]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000c24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c28:	f022 0210 	bic.w	r2, r2, #16
 8000c2c:	b292      	uxth	r2, r2
 8000c2e:	801a      	strh	r2, [r3, #0]
        SET_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CMS1 );
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	4a14      	ldr	r2, [pc, #80]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c38:	881b      	ldrh	r3, [r3, #0]
 8000c3a:	b29a      	uxth	r2, r3
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	4911      	ldr	r1, [pc, #68]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000c40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c48:	b292      	uxth	r2, r2
 8000c4a:	801a      	strh	r2, [r3, #0]
        CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CMS0 );
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	4a0d      	ldr	r2, [pc, #52]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	490a      	ldr	r1, [pc, #40]	; (8000c84 <GPT_TIMx_SetCountDIR+0xdc>)
 8000c5c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c60:	f022 0220 	bic.w	r2, r2, #32
 8000c64:	b292      	uxth	r2, r2
 8000c66:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	73fb      	strb	r3, [r7, #15]
        break;
 8000c6c:	e004      	b.n	8000c78 <GPT_TIMx_SetCountDIR+0xd0>
    default:
        local_functionStates = E_NOT_OK;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	73fb      	strb	r3, [r7, #15]
        local_functionStates = E_NOT_OK;
 8000c72:	2300      	movs	r3, #0
 8000c74:	73fb      	strb	r3, [r7, #15]
        break;
 8000c76:	bf00      	nop
    }
    return local_functionStates;
 8000c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr
 8000c84:	20000000 	.word	0x20000000

08000c88 <GPT_TIMx_SetPreScalar>:

Std_ReturnType GPT_TIMx_SetPreScalar(u8 Copy_GPT_TIMx,u16 Copy_PrescalarValue)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	460a      	mov	r2, r1
 8000c92:	71fb      	strb	r3, [r7, #7]
 8000c94:	4613      	mov	r3, r2
 8000c96:	80bb      	strh	r3, [r7, #4]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	73fb      	strb	r3, [r7, #15]
    TIM[Copy_GPT_TIMx]->PSC = Copy_PrescalarValue;
 8000c9c:	79fb      	ldrb	r3, [r7, #7]
 8000c9e:	4a06      	ldr	r2, [pc, #24]	; (8000cb8 <GPT_TIMx_SetPreScalar+0x30>)
 8000ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca4:	88ba      	ldrh	r2, [r7, #4]
 8000ca6:	851a      	strh	r2, [r3, #40]	; 0x28
    local_functionStates = E_OK;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	73fb      	strb	r3, [r7, #15]
    return local_functionStates;
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	20000000 	.word	0x20000000

08000cbc <GPT_TIMx_SetPeriod>:
Std_ReturnType GPT_TIMx_SetPeriod(u8 Copy_TIMx,u16 Copy_Period)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	460a      	mov	r2, r1
 8000cc6:	71fb      	strb	r3, [r7, #7]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	80bb      	strh	r3, [r7, #4]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	73fb      	strb	r3, [r7, #15]
    TIM[Copy_TIMx]->ARR = Copy_Period;
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	4a06      	ldr	r2, [pc, #24]	; (8000cec <GPT_TIMx_SetPeriod+0x30>)
 8000cd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd8:	88ba      	ldrh	r2, [r7, #4]
 8000cda:	859a      	strh	r2, [r3, #44]	; 0x2c
    local_functionStates = E_OK;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	73fb      	strb	r3, [r7, #15]
    return local_functionStates;
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr
 8000cec:	20000000 	.word	0x20000000

08000cf0 <GPT_TIMx_SetClkDiv>:
Std_ReturnType GPT_TIMx_SetClkDiv(u8 Copy_GPT_TIMx,GPT_CLKDiv_t Copy_CLKDivValue)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	460a      	mov	r2, r1
 8000cfa:	71fb      	strb	r3, [r7, #7]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000d00:	2300      	movs	r3, #0
 8000d02:	73fb      	strb	r3, [r7, #15]
    switch (Copy_CLKDivValue)
 8000d04:	79bb      	ldrb	r3, [r7, #6]
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d044      	beq.n	8000d94 <GPT_TIMx_SetClkDiv+0xa4>
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	dc61      	bgt.n	8000dd2 <GPT_TIMx_SetClkDiv+0xe2>
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d002      	beq.n	8000d18 <GPT_TIMx_SetClkDiv+0x28>
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d01f      	beq.n	8000d56 <GPT_TIMx_SetClkDiv+0x66>
 8000d16:	e05c      	b.n	8000dd2 <GPT_TIMx_SetClkDiv+0xe2>
    {
    case DIV_1:
        CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CKD0 );
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	4a33      	ldr	r2, [pc, #204]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	4930      	ldr	r1, [pc, #192]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000d30:	b292      	uxth	r2, r2
 8000d32:	801a      	strh	r2, [r3, #0]
        CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CKD1 );
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	4a2c      	ldr	r2, [pc, #176]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3c:	881b      	ldrh	r3, [r3, #0]
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	4929      	ldr	r1, [pc, #164]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d44:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d48:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000d4c:	b292      	uxth	r2, r2
 8000d4e:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 8000d50:	2301      	movs	r3, #1
 8000d52:	73fb      	strb	r3, [r7, #15]
        break;
 8000d54:	e042      	b.n	8000ddc <GPT_TIMx_SetClkDiv+0xec>
    case DIV_2:
        SET_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CKD0 );
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	4a23      	ldr	r2, [pc, #140]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	b29a      	uxth	r2, r3
 8000d62:	79fb      	ldrb	r3, [r7, #7]
 8000d64:	4920      	ldr	r1, [pc, #128]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d66:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000d6e:	b292      	uxth	r2, r2
 8000d70:	801a      	strh	r2, [r3, #0]
        CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CKD1 );
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	4a1c      	ldr	r2, [pc, #112]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d7a:	881b      	ldrh	r3, [r3, #0]
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	4919      	ldr	r1, [pc, #100]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d82:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d86:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000d8a:	b292      	uxth	r2, r2
 8000d8c:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	73fb      	strb	r3, [r7, #15]
        break;
 8000d92:	e023      	b.n	8000ddc <GPT_TIMx_SetClkDiv+0xec>
    case DIV_4:
        CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CKD0 );
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	4a14      	ldr	r2, [pc, #80]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d9c:	881b      	ldrh	r3, [r3, #0]
 8000d9e:	b29a      	uxth	r2, r3
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	4911      	ldr	r1, [pc, #68]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000da4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000da8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000dac:	b292      	uxth	r2, r2
 8000dae:	801a      	strh	r2, [r3, #0]
        SET_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CKD1 );
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	4a0d      	ldr	r2, [pc, #52]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000db8:	881b      	ldrh	r3, [r3, #0]
 8000dba:	b29a      	uxth	r2, r3
 8000dbc:	79fb      	ldrb	r3, [r7, #7]
 8000dbe:	490a      	ldr	r1, [pc, #40]	; (8000de8 <GPT_TIMx_SetClkDiv+0xf8>)
 8000dc0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000dc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000dc8:	b292      	uxth	r2, r2
 8000dca:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	73fb      	strb	r3, [r7, #15]
        break;
 8000dd0:	e004      	b.n	8000ddc <GPT_TIMx_SetClkDiv+0xec>
    default:
        local_functionStates = E_NOT_OK;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	73fb      	strb	r3, [r7, #15]
        local_functionStates = E_NOT_OK;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	73fb      	strb	r3, [r7, #15]
        break;
 8000dda:	bf00      	nop
    }
    return local_functionStates;
 8000ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr
 8000de8:	20000000 	.word	0x20000000

08000dec <GPT_TIMx_SetARRBuffer>:
Std_ReturnType GPT_TIMx_SetARRBuffer(u8 Copy_GPT_TIMx,GPT_ArrBufferState_t Copy_ArrBufferState)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	460a      	mov	r2, r1
 8000df6:	71fb      	strb	r3, [r7, #7]
 8000df8:	4613      	mov	r3, r2
 8000dfa:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	73fb      	strb	r3, [r7, #15]
    switch (Copy_ArrBufferState)
 8000e00:	79bb      	ldrb	r3, [r7, #6]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d002      	beq.n	8000e0c <GPT_TIMx_SetARRBuffer+0x20>
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d011      	beq.n	8000e2e <GPT_TIMx_SetARRBuffer+0x42>
 8000e0a:	e021      	b.n	8000e50 <GPT_TIMx_SetARRBuffer+0x64>
    {
    case Disaple_Arr_Buffer:
       CLR_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMx_CR1_ARPE );
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	4a15      	ldr	r2, [pc, #84]	; (8000e64 <GPT_TIMx_SetARRBuffer+0x78>)
 8000e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e14:	881b      	ldrh	r3, [r3, #0]
 8000e16:	b29a      	uxth	r2, r3
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	4912      	ldr	r1, [pc, #72]	; (8000e64 <GPT_TIMx_SetARRBuffer+0x78>)
 8000e1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e24:	b292      	uxth	r2, r2
 8000e26:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	73fb      	strb	r3, [r7, #15]
        break;
 8000e2c:	e013      	b.n	8000e56 <GPT_TIMx_SetARRBuffer+0x6a>
    case Enable_Arr_Buffer :
        SET_BIT( TIM[Copy_GPT_TIMx]->CR1 , TIMx_CR1_ARPE );
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	4a0c      	ldr	r2, [pc, #48]	; (8000e64 <GPT_TIMx_SetARRBuffer+0x78>)
 8000e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e36:	881b      	ldrh	r3, [r3, #0]
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	4909      	ldr	r1, [pc, #36]	; (8000e64 <GPT_TIMx_SetARRBuffer+0x78>)
 8000e3e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000e46:	b292      	uxth	r2, r2
 8000e48:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	73fb      	strb	r3, [r7, #15]
        break;
 8000e4e:	e002      	b.n	8000e56 <GPT_TIMx_SetARRBuffer+0x6a>
    default:
        local_functionStates = E_NOT_OK;
 8000e50:	2300      	movs	r3, #0
 8000e52:	73fb      	strb	r3, [r7, #15]
        break;
 8000e54:	bf00      	nop
    }
    return local_functionStates;
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	20000000 	.word	0x20000000

08000e68 <GPT_TIMx_SetInterrupt>:
Std_ReturnType GPT_TIMx_SetInterrupt(u8 Copy_GPT_TIMx,GPT_INTState_t Copy_INTState)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	460a      	mov	r2, r1
 8000e72:	71fb      	strb	r3, [r7, #7]
 8000e74:	4613      	mov	r3, r2
 8000e76:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	73fb      	strb	r3, [r7, #15]
    switch (Copy_INTState)
 8000e7c:	79bb      	ldrb	r3, [r7, #6]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d002      	beq.n	8000e88 <GPT_TIMx_SetInterrupt+0x20>
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d011      	beq.n	8000eaa <GPT_TIMx_SetInterrupt+0x42>
 8000e86:	e021      	b.n	8000ecc <GPT_TIMx_SetInterrupt+0x64>
    {
    case GPT_Disaple_Interrupt:
       CLR_BIT( TIM[Copy_GPT_TIMx]->DIER , TIMX_DIER_UIE );
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	4a15      	ldr	r2, [pc, #84]	; (8000ee0 <GPT_TIMx_SetInterrupt+0x78>)
 8000e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e90:	899b      	ldrh	r3, [r3, #12]
 8000e92:	b29a      	uxth	r2, r3
 8000e94:	79fb      	ldrb	r3, [r7, #7]
 8000e96:	4912      	ldr	r1, [pc, #72]	; (8000ee0 <GPT_TIMx_SetInterrupt+0x78>)
 8000e98:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e9c:	f022 0201 	bic.w	r2, r2, #1
 8000ea0:	b292      	uxth	r2, r2
 8000ea2:	819a      	strh	r2, [r3, #12]
        local_functionStates = E_OK;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	73fb      	strb	r3, [r7, #15]
        break;
 8000ea8:	e013      	b.n	8000ed2 <GPT_TIMx_SetInterrupt+0x6a>
    case GPT_Enaple_Interrupt :
        SET_BIT( TIM[Copy_GPT_TIMx]->DIER , TIMX_DIER_UIE );
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	4a0c      	ldr	r2, [pc, #48]	; (8000ee0 <GPT_TIMx_SetInterrupt+0x78>)
 8000eae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb2:	899b      	ldrh	r3, [r3, #12]
 8000eb4:	b29a      	uxth	r2, r3
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	4909      	ldr	r1, [pc, #36]	; (8000ee0 <GPT_TIMx_SetInterrupt+0x78>)
 8000eba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ebe:	f042 0201 	orr.w	r2, r2, #1
 8000ec2:	b292      	uxth	r2, r2
 8000ec4:	819a      	strh	r2, [r3, #12]
        local_functionStates = E_OK;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	73fb      	strb	r3, [r7, #15]
        break;
 8000eca:	e002      	b.n	8000ed2 <GPT_TIMx_SetInterrupt+0x6a>
    default:
        local_functionStates = E_NOT_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	73fb      	strb	r3, [r7, #15]
        break;
 8000ed0:	bf00      	nop
    }
    return local_functionStates;
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20000000 	.word	0x20000000

08000ee4 <TIM1_UP_IRQHandler>:
        break;
    }
    return local_functionStates;
}
void TIM1_UP_IRQHandler (void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
    if(GPT_TIM1_GetIntervalMode() == TIM_SINGLE_INTERVAL_MODE)
 8000ee8:	4b16      	ldr	r3, [pc, #88]	; (8000f44 <TIM1_UP_IRQHandler+0x60>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d117      	bne.n	8000f26 <TIM1_UP_IRQHandler+0x42>
    {
        CLR_BIT( TIM[0]->DIER , TIMX_DIER_UIE );
 8000ef6:	4b14      	ldr	r3, [pc, #80]	; (8000f48 <TIM1_UP_IRQHandler+0x64>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	899b      	ldrh	r3, [r3, #12]
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	4b12      	ldr	r3, [pc, #72]	; (8000f48 <TIM1_UP_IRQHandler+0x64>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f022 0201 	bic.w	r2, r2, #1
 8000f06:	b292      	uxth	r2, r2
 8000f08:	819a      	strh	r2, [r3, #12]
        CLR_BIT( TIM[0]->CR1 , TIMX_CR1_CEN );
 8000f0a:	4b0f      	ldr	r3, [pc, #60]	; (8000f48 <TIM1_UP_IRQHandler+0x64>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	881b      	ldrh	r3, [r3, #0]
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	4b0d      	ldr	r3, [pc, #52]	; (8000f48 <TIM1_UP_IRQHandler+0x64>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f022 0201 	bic.w	r2, r2, #1
 8000f1a:	b292      	uxth	r2, r2
 8000f1c:	801a      	strh	r2, [r3, #0]
        TIM[0]->ARR =0;
 8000f1e:	4b0a      	ldr	r3, [pc, #40]	; (8000f48 <TIM1_UP_IRQHandler+0x64>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	2200      	movs	r2, #0
 8000f24:	859a      	strh	r2, [r3, #44]	; 0x2c
    }else
    {

    }
    TIM1_CallBack();
 8000f26:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <TIM1_UP_IRQHandler+0x68>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4798      	blx	r3
    CLR_BIT(TIM[0]->SR,TIMX_SR_UIF);
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <TIM1_UP_IRQHandler+0x64>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	8a1b      	ldrh	r3, [r3, #16]
 8000f32:	b29a      	uxth	r2, r3
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <TIM1_UP_IRQHandler+0x64>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f022 0201 	bic.w	r2, r2, #1
 8000f3c:	b292      	uxth	r2, r2
 8000f3e:	821a      	strh	r2, [r3, #16]

}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	2000002c 	.word	0x2000002c
 8000f48:	20000000 	.word	0x20000000
 8000f4c:	20000030 	.word	0x20000030

08000f50 <GPT_PWM_INIT>:
    }
    TIM4_CallBack();
    CLR_BIT(TIM[3]->SR,TIMX_SR_UIF);
}
Std_ReturnType GPT_PWM_INIT(u8 Copy_TIMx,GPT_PWM_Config_t* Copy_PWM_Config)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	71fb      	strb	r3, [r7, #7]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	73fb      	strb	r3, [r7, #15]
    GPT_TIMx_PWM_SetChannel(Copy_TIMx , Copy_PWM_Config->PWM_Channel,Copy_PWM_Config->PWM_Mode);
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	7899      	ldrb	r1, [r3, #2]
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	799a      	ldrb	r2, [r3, #6]
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 f890 	bl	8001090 <GPT_TIMx_PWM_SetChannel>
    //u32 Local_counter = (Copy_PWM_Config->Freq * Copy_PWM_Config->ARR);
  //  u16 Local_Prescalar = TIM_Clk_Freq/Local_counter;
   // GPT_TIMx_SetPreScalar(Copy_TIMx,Local_Prescalar);
    GPT_TIMx_SetPeriod( Copy_TIMx , Copy_PWM_Config->ARR);
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	881a      	ldrh	r2, [r3, #0]
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	4611      	mov	r1, r2
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff fe9f 	bl	8000cbc <GPT_TIMx_SetPeriod>
    SET_BIT( TIM[Copy_TIMx]->CR1 , TIMx_CR1_ARPE);
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
 8000f80:	4a17      	ldr	r2, [pc, #92]	; (8000fe0 <GPT_PWM_INIT+0x90>)
 8000f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4914      	ldr	r1, [pc, #80]	; (8000fe0 <GPT_PWM_INIT+0x90>)
 8000f8e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000f96:	b292      	uxth	r2, r2
 8000f98:	801a      	strh	r2, [r3, #0]
    SET_BIT( TIM[Copy_TIMx]->CR1 , TIMX_CR1_CEN);
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	4a10      	ldr	r2, [pc, #64]	; (8000fe0 <GPT_PWM_INIT+0x90>)
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	b29a      	uxth	r2, r3
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	490d      	ldr	r1, [pc, #52]	; (8000fe0 <GPT_PWM_INIT+0x90>)
 8000faa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fae:	f042 0201 	orr.w	r2, r2, #1
 8000fb2:	b292      	uxth	r2, r2
 8000fb4:	801a      	strh	r2, [r3, #0]
    SET_BIT( TIM[Copy_TIMx]->EGR , TIMX_EGR_UG);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	4a09      	ldr	r2, [pc, #36]	; (8000fe0 <GPT_PWM_INIT+0x90>)
 8000fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fbe:	8a9b      	ldrh	r3, [r3, #20]
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	4906      	ldr	r1, [pc, #24]	; (8000fe0 <GPT_PWM_INIT+0x90>)
 8000fc6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fca:	f042 0201 	orr.w	r2, r2, #1
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	829a      	strh	r2, [r3, #20]
    local_functionStates = E_OK;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	73fb      	strb	r3, [r7, #15]
    return local_functionStates;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000000 	.word	0x20000000

08000fe4 <GPT_TIMx_PWM_SetAllignmentMode>:
Std_ReturnType GPT_TIMx_PWM_SetAllignmentMode(u8 Copy_GPT_TIMx,GPT_PWM_AllignMode_t Copy_AllignMode)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	460a      	mov	r2, r1
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	73fb      	strb	r3, [r7, #15]
    switch (Copy_AllignMode)
 8000ff8:	79bb      	ldrb	r3, [r7, #6]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d002      	beq.n	8001004 <GPT_TIMx_PWM_SetAllignmentMode+0x20>
 8000ffe:	2b02      	cmp	r3, #2
 8001000:	d01f      	beq.n	8001042 <GPT_TIMx_PWM_SetAllignmentMode+0x5e>
        CLR_BIT(TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CMS0);
        SET_BIT(TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CMS1);
        local_functionStates = E_OK;
        break;
    default:
        break;
 8001002:	e03d      	b.n	8001080 <GPT_TIMx_PWM_SetAllignmentMode+0x9c>
        CLR_BIT(TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CMS0);
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	4a21      	ldr	r2, [pc, #132]	; (800108c <GPT_TIMx_PWM_SetAllignmentMode+0xa8>)
 8001008:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	b29a      	uxth	r2, r3
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	491e      	ldr	r1, [pc, #120]	; (800108c <GPT_TIMx_PWM_SetAllignmentMode+0xa8>)
 8001014:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001018:	f022 0220 	bic.w	r2, r2, #32
 800101c:	b292      	uxth	r2, r2
 800101e:	801a      	strh	r2, [r3, #0]
        CLR_BIT(TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CMS1);
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	4a1a      	ldr	r2, [pc, #104]	; (800108c <GPT_TIMx_PWM_SetAllignmentMode+0xa8>)
 8001024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001028:	881b      	ldrh	r3, [r3, #0]
 800102a:	b29a      	uxth	r2, r3
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	4917      	ldr	r1, [pc, #92]	; (800108c <GPT_TIMx_PWM_SetAllignmentMode+0xa8>)
 8001030:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001034:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001038:	b292      	uxth	r2, r2
 800103a:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 800103c:	2301      	movs	r3, #1
 800103e:	73fb      	strb	r3, [r7, #15]
        break;
 8001040:	e01e      	b.n	8001080 <GPT_TIMx_PWM_SetAllignmentMode+0x9c>
        CLR_BIT(TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CMS0);
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	4a11      	ldr	r2, [pc, #68]	; (800108c <GPT_TIMx_PWM_SetAllignmentMode+0xa8>)
 8001046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	b29a      	uxth	r2, r3
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	490e      	ldr	r1, [pc, #56]	; (800108c <GPT_TIMx_PWM_SetAllignmentMode+0xa8>)
 8001052:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001056:	f022 0220 	bic.w	r2, r2, #32
 800105a:	b292      	uxth	r2, r2
 800105c:	801a      	strh	r2, [r3, #0]
        SET_BIT(TIM[Copy_GPT_TIMx]->CR1 , TIMX_CR1_CMS1);
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	4a0a      	ldr	r2, [pc, #40]	; (800108c <GPT_TIMx_PWM_SetAllignmentMode+0xa8>)
 8001062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	b29a      	uxth	r2, r3
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4907      	ldr	r1, [pc, #28]	; (800108c <GPT_TIMx_PWM_SetAllignmentMode+0xa8>)
 800106e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001072:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001076:	b292      	uxth	r2, r2
 8001078:	801a      	strh	r2, [r3, #0]
        local_functionStates = E_OK;
 800107a:	2301      	movs	r3, #1
 800107c:	73fb      	strb	r3, [r7, #15]
        break;
 800107e:	bf00      	nop
    }
    return local_functionStates;
 8001080:	7bfb      	ldrb	r3, [r7, #15]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3714      	adds	r7, #20
 8001086:	46bd      	mov	sp, r7
 8001088:	bc80      	pop	{r7}
 800108a:	4770      	bx	lr
 800108c:	20000000 	.word	0x20000000

08001090 <GPT_TIMx_PWM_SetChannel>:
Std_ReturnType GPT_TIMx_PWM_SetChannel(u8 Copy_GPT_TIMx,GPT_PWM_Channel_t Copy_Channel,GPT_PWM_Mode_t Copy_PWM_Mode)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
 800109a:	460b      	mov	r3, r1
 800109c:	71bb      	strb	r3, [r7, #6]
 800109e:	4613      	mov	r3, r2
 80010a0:	717b      	strb	r3, [r7, #5]
    Std_ReturnType local_functionStates = E_NOT_OK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	73fb      	strb	r3, [r7, #15]
    switch (Copy_Channel)
 80010a6:	79bb      	ldrb	r3, [r7, #6]
 80010a8:	2b03      	cmp	r3, #3
 80010aa:	f200 814b 	bhi.w	8001344 <GPT_TIMx_PWM_SetChannel+0x2b4>
 80010ae:	a201      	add	r2, pc, #4	; (adr r2, 80010b4 <GPT_TIMx_PWM_SetChannel+0x24>)
 80010b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b4:	080010c5 	.word	0x080010c5
 80010b8:	0800117f 	.word	0x0800117f
 80010bc:	08001215 	.word	0x08001215
 80010c0:	080012ab 	.word	0x080012ab
    {
    case TIM_Channel1:
        TIM[Copy_GPT_TIMx]->CCMR1 = TIM[Copy_GPT_TIMx]->CCMR1 & ~(0b1111<<4);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	4a9e      	ldr	r2, [pc, #632]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80010c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010cc:	8b1b      	ldrh	r3, [r3, #24]
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	499b      	ldr	r1, [pc, #620]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80010d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010d8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80010dc:	b292      	uxth	r2, r2
 80010de:	831a      	strh	r2, [r3, #24]
        TIM[Copy_GPT_TIMx]->CCMR1 = TIM[Copy_GPT_TIMx]->CCMR1 | (Copy_PWM_Mode<<4);
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	4a97      	ldr	r2, [pc, #604]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80010e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010e8:	8b1b      	ldrh	r3, [r3, #24]
 80010ea:	b29b      	uxth	r3, r3
 80010ec:	b21a      	sxth	r2, r3
 80010ee:	797b      	ldrb	r3, [r7, #5]
 80010f0:	011b      	lsls	r3, r3, #4
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b219      	sxth	r1, r3
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	4a91      	ldr	r2, [pc, #580]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80010fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001100:	b28a      	uxth	r2, r1
 8001102:	831a      	strh	r2, [r3, #24]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCMR1 , TIMX_CCMR1_OC1PE);
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	4a8e      	ldr	r2, [pc, #568]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800110c:	8b1b      	ldrh	r3, [r3, #24]
 800110e:	b29a      	uxth	r2, r3
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	498b      	ldr	r1, [pc, #556]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001114:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001118:	f042 0208 	orr.w	r2, r2, #8
 800111c:	b292      	uxth	r2, r2
 800111e:	831a      	strh	r2, [r3, #24]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCER , TIMX_CCER_CC1E );
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	4a87      	ldr	r2, [pc, #540]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001124:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001128:	8c1b      	ldrh	r3, [r3, #32]
 800112a:	b29a      	uxth	r2, r3
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	4984      	ldr	r1, [pc, #528]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001130:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001134:	f042 0201 	orr.w	r2, r2, #1
 8001138:	b292      	uxth	r2, r2
 800113a:	841a      	strh	r2, [r3, #32]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCER , TIMX_CCER_CC1P );
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	4a80      	ldr	r2, [pc, #512]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001144:	8c1b      	ldrh	r3, [r3, #32]
 8001146:	b29a      	uxth	r2, r3
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	497d      	ldr	r1, [pc, #500]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 800114c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001150:	f042 0202 	orr.w	r2, r2, #2
 8001154:	b292      	uxth	r2, r2
 8001156:	841a      	strh	r2, [r3, #32]
        SET_BIT(TIM[Copy_GPT_TIMx]->BDTR ,15);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	4a79      	ldr	r2, [pc, #484]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 800115c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001160:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001164:	b29b      	uxth	r3, r3
 8001166:	79fa      	ldrb	r2, [r7, #7]
 8001168:	4975      	ldr	r1, [pc, #468]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 800116a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800116e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001172:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001176:	b29b      	uxth	r3, r3
 8001178:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
        break;
 800117c:	e0e5      	b.n	800134a <GPT_TIMx_PWM_SetChannel+0x2ba>
    case TIM_Channel2:
        TIM[Copy_GPT_TIMx]->CCMR1 = TIM[Copy_GPT_TIMx]->CCMR1 & ~(0b1111<<12);
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	4a6f      	ldr	r2, [pc, #444]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001186:	8b1b      	ldrh	r3, [r3, #24]
 8001188:	b29a      	uxth	r2, r3
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	496c      	ldr	r1, [pc, #432]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 800118e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001192:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001196:	b292      	uxth	r2, r2
 8001198:	831a      	strh	r2, [r3, #24]
        TIM[Copy_GPT_TIMx]->CCMR1 = TIM[Copy_GPT_TIMx]->CCMR1 | (Copy_PWM_Mode<<12);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	4a68      	ldr	r2, [pc, #416]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 800119e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a2:	8b1b      	ldrh	r3, [r3, #24]
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	b21a      	sxth	r2, r3
 80011a8:	797b      	ldrb	r3, [r7, #5]
 80011aa:	031b      	lsls	r3, r3, #12
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	4313      	orrs	r3, r2
 80011b0:	b219      	sxth	r1, r3
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4a62      	ldr	r2, [pc, #392]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80011b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ba:	b28a      	uxth	r2, r1
 80011bc:	831a      	strh	r2, [r3, #24]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCMR1 , TIMX_CCMR1_OC2PE);
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	4a5f      	ldr	r2, [pc, #380]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80011c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c6:	8b1b      	ldrh	r3, [r3, #24]
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	495c      	ldr	r1, [pc, #368]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80011ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80011d6:	b292      	uxth	r2, r2
 80011d8:	831a      	strh	r2, [r3, #24]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCER , TIMX_CCER_CC2E );
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	4a58      	ldr	r2, [pc, #352]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80011de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e2:	8c1b      	ldrh	r3, [r3, #32]
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	4955      	ldr	r1, [pc, #340]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80011ea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011ee:	f042 0210 	orr.w	r2, r2, #16
 80011f2:	b292      	uxth	r2, r2
 80011f4:	841a      	strh	r2, [r3, #32]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCER , TIMX_CCER_CC2P );
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	4a51      	ldr	r2, [pc, #324]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80011fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011fe:	8c1b      	ldrh	r3, [r3, #32]
 8001200:	b29a      	uxth	r2, r3
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	494e      	ldr	r1, [pc, #312]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001206:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800120a:	f042 0220 	orr.w	r2, r2, #32
 800120e:	b292      	uxth	r2, r2
 8001210:	841a      	strh	r2, [r3, #32]
        break;
 8001212:	e09a      	b.n	800134a <GPT_TIMx_PWM_SetChannel+0x2ba>
    case TIM_Channel3:
        TIM[Copy_GPT_TIMx]->CCMR2 = TIM[Copy_GPT_TIMx]->CCMR2 & ~(0b1111<<4);
 8001214:	79fb      	ldrb	r3, [r7, #7]
 8001216:	4a4a      	ldr	r2, [pc, #296]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800121c:	8b9b      	ldrh	r3, [r3, #28]
 800121e:	b29a      	uxth	r2, r3
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	4947      	ldr	r1, [pc, #284]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001228:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800122c:	b292      	uxth	r2, r2
 800122e:	839a      	strh	r2, [r3, #28]
        TIM[Copy_GPT_TIMx]->CCMR2 = TIM[Copy_GPT_TIMx]->CCMR2 | (Copy_PWM_Mode<<4);
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	4a43      	ldr	r2, [pc, #268]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001238:	8b9b      	ldrh	r3, [r3, #28]
 800123a:	b29b      	uxth	r3, r3
 800123c:	b21a      	sxth	r2, r3
 800123e:	797b      	ldrb	r3, [r7, #5]
 8001240:	011b      	lsls	r3, r3, #4
 8001242:	b21b      	sxth	r3, r3
 8001244:	4313      	orrs	r3, r2
 8001246:	b219      	sxth	r1, r3
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	4a3d      	ldr	r2, [pc, #244]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 800124c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001250:	b28a      	uxth	r2, r1
 8001252:	839a      	strh	r2, [r3, #28]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCMR2 , TIMX_CCMR2_OC3PE);
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	4a3a      	ldr	r2, [pc, #232]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125c:	8b9b      	ldrh	r3, [r3, #28]
 800125e:	b29a      	uxth	r2, r3
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	4937      	ldr	r1, [pc, #220]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001264:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001268:	f042 0208 	orr.w	r2, r2, #8
 800126c:	b292      	uxth	r2, r2
 800126e:	839a      	strh	r2, [r3, #28]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCER , TIMX_CCER_CC3E );
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	4a33      	ldr	r2, [pc, #204]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001278:	8c1b      	ldrh	r3, [r3, #32]
 800127a:	b29a      	uxth	r2, r3
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	4930      	ldr	r1, [pc, #192]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001280:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001284:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001288:	b292      	uxth	r2, r2
 800128a:	841a      	strh	r2, [r3, #32]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCER , TIMX_CCER_CC3P );
 800128c:	79fb      	ldrb	r3, [r7, #7]
 800128e:	4a2c      	ldr	r2, [pc, #176]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001294:	8c1b      	ldrh	r3, [r3, #32]
 8001296:	b29a      	uxth	r2, r3
 8001298:	79fb      	ldrb	r3, [r7, #7]
 800129a:	4929      	ldr	r1, [pc, #164]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 800129c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012a4:	b292      	uxth	r2, r2
 80012a6:	841a      	strh	r2, [r3, #32]
        break;
 80012a8:	e04f      	b.n	800134a <GPT_TIMx_PWM_SetChannel+0x2ba>
    case TIM_Channel4:
        TIM[Copy_GPT_TIMx]->CCMR2 = TIM[Copy_GPT_TIMx]->CCMR2 & ~(0b1111<<4);
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	4a24      	ldr	r2, [pc, #144]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80012ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b2:	8b9b      	ldrh	r3, [r3, #28]
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	4921      	ldr	r1, [pc, #132]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80012ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012be:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80012c2:	b292      	uxth	r2, r2
 80012c4:	839a      	strh	r2, [r3, #28]
        TIM[Copy_GPT_TIMx]->CCMR2 = TIM[Copy_GPT_TIMx]->CCMR2 | (Copy_PWM_Mode<<12);
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	4a1d      	ldr	r2, [pc, #116]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80012ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ce:	8b9b      	ldrh	r3, [r3, #28]
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	b21a      	sxth	r2, r3
 80012d4:	797b      	ldrb	r3, [r7, #5]
 80012d6:	031b      	lsls	r3, r3, #12
 80012d8:	b21b      	sxth	r3, r3
 80012da:	4313      	orrs	r3, r2
 80012dc:	b219      	sxth	r1, r3
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	4a17      	ldr	r2, [pc, #92]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80012e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e6:	b28a      	uxth	r2, r1
 80012e8:	839a      	strh	r2, [r3, #28]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCMR2 , TIMX_CCMR2_OC4PE);
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4a14      	ldr	r2, [pc, #80]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80012ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012f2:	8b9b      	ldrh	r3, [r3, #28]
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	4911      	ldr	r1, [pc, #68]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 80012fa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001302:	b292      	uxth	r2, r2
 8001304:	839a      	strh	r2, [r3, #28]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCER , TIMX_CCER_CC4E );
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	4a0d      	ldr	r2, [pc, #52]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 800130a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800130e:	8c1b      	ldrh	r3, [r3, #32]
 8001310:	b29a      	uxth	r2, r3
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	490a      	ldr	r1, [pc, #40]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001316:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800131a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800131e:	b292      	uxth	r2, r2
 8001320:	841a      	strh	r2, [r3, #32]
        SET_BIT( TIM[Copy_GPT_TIMx]->CCER , TIMX_CCER_CC4P );
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	4a06      	ldr	r2, [pc, #24]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800132a:	8c1b      	ldrh	r3, [r3, #32]
 800132c:	b29a      	uxth	r2, r3
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	4903      	ldr	r1, [pc, #12]	; (8001340 <GPT_TIMx_PWM_SetChannel+0x2b0>)
 8001332:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001336:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800133a:	b292      	uxth	r2, r2
 800133c:	841a      	strh	r2, [r3, #32]
        break;
 800133e:	e004      	b.n	800134a <GPT_TIMx_PWM_SetChannel+0x2ba>
 8001340:	20000000 	.word	0x20000000
    default:
        local_functionStates = E_NOT_OK;
 8001344:	2300      	movs	r3, #0
 8001346:	73fb      	strb	r3, [r7, #15]
        break;
 8001348:	bf00      	nop
    }
    local_functionStates = E_OK;
 800134a:	2301      	movs	r3, #1
 800134c:	73fb      	strb	r3, [r7, #15]
    return local_functionStates;
 800134e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	bc80      	pop	{r7}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop

0800135c <GPT_PWM_SetDutyCycle>:
Std_ReturnType GPT_PWM_SetDutyCycle(u8 Copy_TIMx,GPT_PWM_Channel_t Copy_Channel , u8 Copy_DutyCycle)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b084      	sub	sp, #16
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	71fb      	strb	r3, [r7, #7]
 8001366:	460b      	mov	r3, r1
 8001368:	71bb      	strb	r3, [r7, #6]
 800136a:	4613      	mov	r3, r2
 800136c:	717b      	strb	r3, [r7, #5]
    Std_ReturnType local_functionStates = E_NOT_OK;
 800136e:	2300      	movs	r3, #0
 8001370:	73fb      	strb	r3, [r7, #15]
    u16 Local_Pulse = TIM[Copy_TIMx]->ARR * Copy_DutyCycle/100.0;
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	4a27      	ldr	r2, [pc, #156]	; (8001414 <GPT_PWM_SetDutyCycle+0xb8>)
 8001376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800137c:	b29b      	uxth	r3, r3
 800137e:	461a      	mov	r2, r3
 8001380:	797b      	ldrb	r3, [r7, #5]
 8001382:	fb02 f303 	mul.w	r3, r2, r3
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f844 	bl	8000414 <__aeabi_i2d>
 800138c:	f04f 0200 	mov.w	r2, #0
 8001390:	4b21      	ldr	r3, [pc, #132]	; (8001418 <GPT_PWM_SetDutyCycle+0xbc>)
 8001392:	f7ff f9d3 	bl	800073c <__aeabi_ddiv>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4610      	mov	r0, r2
 800139c:	4619      	mov	r1, r3
 800139e:	f7ff fab5 	bl	800090c <__aeabi_d2uiz>
 80013a2:	4603      	mov	r3, r0
 80013a4:	81bb      	strh	r3, [r7, #12]
    switch (Copy_Channel)
 80013a6:	79bb      	ldrb	r3, [r7, #6]
 80013a8:	2b03      	cmp	r3, #3
 80013aa:	d828      	bhi.n	80013fe <GPT_PWM_SetDutyCycle+0xa2>
 80013ac:	a201      	add	r2, pc, #4	; (adr r2, 80013b4 <GPT_PWM_SetDutyCycle+0x58>)
 80013ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b2:	bf00      	nop
 80013b4:	080013c5 	.word	0x080013c5
 80013b8:	080013d3 	.word	0x080013d3
 80013bc:	080013e1 	.word	0x080013e1
 80013c0:	080013ef 	.word	0x080013ef
    {
    case TIM_Channel1 :
        TIM[Copy_TIMx]->CCR1=Local_Pulse;
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	4a13      	ldr	r2, [pc, #76]	; (8001414 <GPT_PWM_SetDutyCycle+0xb8>)
 80013c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013cc:	89ba      	ldrh	r2, [r7, #12]
 80013ce:	869a      	strh	r2, [r3, #52]	; 0x34
        break;
 80013d0:	e018      	b.n	8001404 <GPT_PWM_SetDutyCycle+0xa8>
    case TIM_Channel2 :
        TIM[Copy_TIMx]->CCR2=Local_Pulse;
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	4a0f      	ldr	r2, [pc, #60]	; (8001414 <GPT_PWM_SetDutyCycle+0xb8>)
 80013d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013da:	89ba      	ldrh	r2, [r7, #12]
 80013dc:	871a      	strh	r2, [r3, #56]	; 0x38
        break;
 80013de:	e011      	b.n	8001404 <GPT_PWM_SetDutyCycle+0xa8>
    case TIM_Channel3 :
        TIM[Copy_TIMx]->CCR3=Local_Pulse;
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	4a0c      	ldr	r2, [pc, #48]	; (8001414 <GPT_PWM_SetDutyCycle+0xb8>)
 80013e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e8:	89ba      	ldrh	r2, [r7, #12]
 80013ea:	879a      	strh	r2, [r3, #60]	; 0x3c
        break;
 80013ec:	e00a      	b.n	8001404 <GPT_PWM_SetDutyCycle+0xa8>
    case TIM_Channel4 :
        TIM[Copy_TIMx]->CCR4=Local_Pulse;
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	4a08      	ldr	r2, [pc, #32]	; (8001414 <GPT_PWM_SetDutyCycle+0xb8>)
 80013f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013f6:	89ba      	ldrh	r2, [r7, #12]
 80013f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
        break;
 80013fc:	e002      	b.n	8001404 <GPT_PWM_SetDutyCycle+0xa8>
    default:
        local_functionStates = E_NOT_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	73fb      	strb	r3, [r7, #15]
        break;
 8001402:	bf00      	nop
    }
    local_functionStates = E_OK;
 8001404:	2301      	movs	r3, #1
 8001406:	73fb      	strb	r3, [r7, #15]
    return local_functionStates;
 8001408:	7bfb      	ldrb	r3, [r7, #15]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000000 	.word	0x20000000
 8001418:	40590000 	.word	0x40590000

0800141c <MCAL_RCC_InitSysClock>:
#include "RCC_private.h"
#include "RCC_config.h"
#include "RCC_interface.h"
/*====================================================   Start_FUNCTION   ====================================================*/
Std_ReturnType MCAL_RCC_InitSysClock(void)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
    Std_ReturnType local_functionStates = E_NOT_OK;
 8001422:	2300      	movs	r3, #0
 8001424:	71fb      	strb	r3, [r7, #7]
    #if RCC_SYSCLK == RCC_HSI
        /* Enable HSI */
        SET_BIT( RCC_CR , RCC_CR_HSION);
 8001426:	4b10      	ldr	r3, [pc, #64]	; (8001468 <MCAL_RCC_InitSysClock+0x4c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a0f      	ldr	r2, [pc, #60]	; (8001468 <MCAL_RCC_InitSysClock+0x4c>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	6013      	str	r3, [r2, #0]
        /* Wait until the clock is stable */
        while( !GET_BIT( RCC_CR , RCC_CR_HSIRDY ) );
 8001432:	bf00      	nop
 8001434:	4b0c      	ldr	r3, [pc, #48]	; (8001468 <MCAL_RCC_InitSysClock+0x4c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f003 0302 	and.w	r3, r3, #2
 800143c:	2b00      	cmp	r3, #0
 800143e:	d0f9      	beq.n	8001434 <MCAL_RCC_InitSysClock+0x18>
        /* Select the HSI As system CLOCK */
        CLR_BIT( RCC_CFGR , 0 );
 8001440:	4b0a      	ldr	r3, [pc, #40]	; (800146c <MCAL_RCC_InitSysClock+0x50>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a09      	ldr	r2, [pc, #36]	; (800146c <MCAL_RCC_InitSysClock+0x50>)
 8001446:	f023 0301 	bic.w	r3, r3, #1
 800144a:	6013      	str	r3, [r2, #0]
        CLR_BIT( RCC_CFGR , 1 );
 800144c:	4b07      	ldr	r3, [pc, #28]	; (800146c <MCAL_RCC_InitSysClock+0x50>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a06      	ldr	r2, [pc, #24]	; (800146c <MCAL_RCC_InitSysClock+0x50>)
 8001452:	f023 0302 	bic.w	r3, r3, #2
 8001456:	6013      	str	r3, [r2, #0]
        local_functionStates = E_OK;
 8001458:	2301      	movs	r3, #1
 800145a:	71fb      	strb	r3, [r7, #7]
            #error "Wrong Choice !!"
        #endif /* RCC_PLL_SRC */
    #else 
        #error "Wrong Choice !!"
    #endif /* RCC_SYSCLK */
    return local_functionStates;
 800145c:	79fb      	ldrb	r3, [r7, #7]
}
 800145e:	4618      	mov	r0, r3
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr
 8001468:	40021000 	.word	0x40021000
 800146c:	40021004 	.word	0x40021004

08001470 <MCAL_Rcc_EnablePrephiral>:
/*====================================================   END_ FUNCTION   ====================================================*/
/*====================================================   Start_FUNCTION   ====================================================*/

Std_ReturnType MCAL_Rcc_EnablePrephiral(u8 Copy_PeripheralId , u8 Copy_BusId)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	460a      	mov	r2, r1
 800147a:	71fb      	strb	r3, [r7, #7]
 800147c:	4613      	mov	r3, r2
 800147e:	71bb      	strb	r3, [r7, #6]
    Std_ReturnType local_functionStates = E_NOT_OK;
 8001480:	2300      	movs	r3, #0
 8001482:	73fb      	strb	r3, [r7, #15]
    switch (Copy_BusId)
 8001484:	79bb      	ldrb	r3, [r7, #6]
 8001486:	2b02      	cmp	r3, #2
 8001488:	d020      	beq.n	80014cc <MCAL_Rcc_EnablePrephiral+0x5c>
 800148a:	2b02      	cmp	r3, #2
 800148c:	dc2b      	bgt.n	80014e6 <MCAL_Rcc_EnablePrephiral+0x76>
 800148e:	2b00      	cmp	r3, #0
 8001490:	d002      	beq.n	8001498 <MCAL_Rcc_EnablePrephiral+0x28>
 8001492:	2b01      	cmp	r3, #1
 8001494:	d00d      	beq.n	80014b2 <MCAL_Rcc_EnablePrephiral+0x42>
 8001496:	e026      	b.n	80014e6 <MCAL_Rcc_EnablePrephiral+0x76>
    {
    case RCC_AHB:
    SET_BIT( RCC_AHBENR , Copy_PeripheralId );
 8001498:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <MCAL_Rcc_EnablePrephiral+0x88>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	79fa      	ldrb	r2, [r7, #7]
 800149e:	2101      	movs	r1, #1
 80014a0:	fa01 f202 	lsl.w	r2, r1, r2
 80014a4:	4611      	mov	r1, r2
 80014a6:	4a14      	ldr	r2, [pc, #80]	; (80014f8 <MCAL_Rcc_EnablePrephiral+0x88>)
 80014a8:	430b      	orrs	r3, r1
 80014aa:	6013      	str	r3, [r2, #0]
    local_functionStates = E_OK;
 80014ac:	2301      	movs	r3, #1
 80014ae:	73fb      	strb	r3, [r7, #15]
    break;
 80014b0:	e01c      	b.n	80014ec <MCAL_Rcc_EnablePrephiral+0x7c>
    case RCC_APB1:
    SET_BIT ( RCC_AHBENR , Copy_PeripheralId );
 80014b2:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <MCAL_Rcc_EnablePrephiral+0x88>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	79fa      	ldrb	r2, [r7, #7]
 80014b8:	2101      	movs	r1, #1
 80014ba:	fa01 f202 	lsl.w	r2, r1, r2
 80014be:	4611      	mov	r1, r2
 80014c0:	4a0d      	ldr	r2, [pc, #52]	; (80014f8 <MCAL_Rcc_EnablePrephiral+0x88>)
 80014c2:	430b      	orrs	r3, r1
 80014c4:	6013      	str	r3, [r2, #0]
    local_functionStates = E_OK;
 80014c6:	2301      	movs	r3, #1
 80014c8:	73fb      	strb	r3, [r7, #15]
    break;
 80014ca:	e00f      	b.n	80014ec <MCAL_Rcc_EnablePrephiral+0x7c>
    case RCC_APB2:
    SET_BIT ( RCC_APB2ENR , Copy_PeripheralId );
 80014cc:	4b0b      	ldr	r3, [pc, #44]	; (80014fc <MCAL_Rcc_EnablePrephiral+0x8c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	79fa      	ldrb	r2, [r7, #7]
 80014d2:	2101      	movs	r1, #1
 80014d4:	fa01 f202 	lsl.w	r2, r1, r2
 80014d8:	4611      	mov	r1, r2
 80014da:	4a08      	ldr	r2, [pc, #32]	; (80014fc <MCAL_Rcc_EnablePrephiral+0x8c>)
 80014dc:	430b      	orrs	r3, r1
 80014de:	6013      	str	r3, [r2, #0]
    local_functionStates = E_OK;
 80014e0:	2301      	movs	r3, #1
 80014e2:	73fb      	strb	r3, [r7, #15]
    break;
 80014e4:	e002      	b.n	80014ec <MCAL_Rcc_EnablePrephiral+0x7c>
    default:
    local_functionStates =E_NOT_OK;
 80014e6:	2300      	movs	r3, #0
 80014e8:	73fb      	strb	r3, [r7, #15]
    break;
 80014ea:	bf00      	nop
    }
    return local_functionStates;
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3714      	adds	r7, #20
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	40021014 	.word	0x40021014
 80014fc:	40021018 	.word	0x40021018

08001500 <MCAL_SYSTICK_vINIT>:
    SYSTICK->LOAD = Copy_Ticks;
    Local_FunctionStatus= E_OK;
    return Local_FunctionStatus;
}
Std_ReturnType MCAL_SYSTICK_vINIT()
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
    Std_ReturnType Local_FunctionStatus= E_NOT_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	71fb      	strb	r3, [r7, #7]
    /**< Disable SysTick timer */
    SYSTICK->CTRL &= ~SYSTICK_CTRL_ENABLE_MASK;
 800150a:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <MCAL_SYSTICK_vINIT+0x40>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a0c      	ldr	r2, [pc, #48]	; (8001540 <MCAL_SYSTICK_vINIT+0x40>)
 8001510:	f023 0301 	bic.w	r3, r3, #1
 8001514:	6013      	str	r3, [r2, #0]
    /**< Configure SysTick timer to use the processor clock */
    #if SYSTICK_AHB_CLKSRC == SYSTICK_CLKSRC_DIV_1
        SYSTICK->CTRL |= SYSTICK_CTRL_CLKSRC_MASK; /**< Set bit 2 to use the processor clock */
    #elif SYSTICK_AHB_CLKSRC == SYSTICK_CLKSRC_DIV_8
        SYSTICK->CTRL &= ~SYSTICK_CTRL_CLKSRC_MASK;  /**< Clear bit 2 to use the processor clock/8 */
 8001516:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <MCAL_SYSTICK_vINIT+0x40>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a09      	ldr	r2, [pc, #36]	; (8001540 <MCAL_SYSTICK_vINIT+0x40>)
 800151c:	f023 0304 	bic.w	r3, r3, #4
 8001520:	6013      	str	r3, [r2, #0]
    #else
        #error "Invalid STK_CTRL_CLKSOURCE value. Please choose STK_CTRL_CLKSOURCE_1 or STK_CTRL_CLKSOURCE_8."
    #endif
    /**< Generate interrupt when it reaches zero */
    #if SYSTICK_TICKINT == SYSTICK_TICKINT_ENABLED
        SYSTICK->CTRL |= SYSTICK_CTRL_TICKINT_MASK; /**< Set bit 1 to enable interrupt when the counter reaches zero */
 8001522:	4b07      	ldr	r3, [pc, #28]	; (8001540 <MCAL_SYSTICK_vINIT+0x40>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a06      	ldr	r2, [pc, #24]	; (8001540 <MCAL_SYSTICK_vINIT+0x40>)
 8001528:	f043 0302 	orr.w	r3, r3, #2
 800152c:	6013      	str	r3, [r2, #0]
    #elif SYSTICK_TICKINT == SYSTICK_TICKINT_DISABLED
        SYSTICK->CTRL &= ~SYSTICK_CTRL_TICKINT_MASK; /**< Clear bit 1 to disable interrupt when the counter reaches zero */
    #else
        #error "Invalid STK_CTRL_TICKINT value. Please choose STK_CTRL_TICKINT_ENABLE or STK_CTRL_TICKINT_DISABLE."
    #endif
    Local_FunctionStatus= E_OK;
 800152e:	2301      	movs	r3, #1
 8001530:	71fb      	strb	r3, [r7, #7]
    return Local_FunctionStatus;
 8001532:	79fb      	ldrb	r3, [r7, #7]
}
 8001534:	4618      	mov	r0, r3
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000e010 	.word	0xe000e010

08001544 <SysTick_Handler>:
/**
 * @defgroup IRQ_Handlers IRQ Handlers
 * @{
 */
void SysTick_Handler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
    if (SYSTICK_Callback != NULL)
 8001548:	4b12      	ldr	r3, [pc, #72]	; (8001594 <SysTick_Handler+0x50>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d01e      	beq.n	800158e <SysTick_Handler+0x4a>
    {
        if (SYSTICK_ModeOfInterval == SYSTICK_SINGLE_INTERVAL)
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <SysTick_Handler+0x54>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d111      	bne.n	800157c <SysTick_Handler+0x38>
        {
            /**< Disable interrupt when the counter reaches zero */
            SYSTICK->CTRL &= ~SYSTICK_CTRL_TICKINT_MASK;
 8001558:	4b10      	ldr	r3, [pc, #64]	; (800159c <SysTick_Handler+0x58>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a0f      	ldr	r2, [pc, #60]	; (800159c <SysTick_Handler+0x58>)
 800155e:	f023 0302 	bic.w	r3, r3, #2
 8001562:	6013      	str	r3, [r2, #0]
            /**< Disable SysTick timer */
            SYSTICK->CTRL &= ~SYSTICK_CTRL_ENABLE_MASK;
 8001564:	4b0d      	ldr	r3, [pc, #52]	; (800159c <SysTick_Handler+0x58>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a0c      	ldr	r2, [pc, #48]	; (800159c <SysTick_Handler+0x58>)
 800156a:	f023 0301 	bic.w	r3, r3, #1
 800156e:	6013      	str	r3, [r2, #0]
            /**< Clear the current value */
            SYSTICK->LOAD=0;
 8001570:	4b0a      	ldr	r3, [pc, #40]	; (800159c <SysTick_Handler+0x58>)
 8001572:	2200      	movs	r2, #0
 8001574:	605a      	str	r2, [r3, #4]
            /**< Set the reload value to 0 */
            SYSTICK->VAL=0;
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <SysTick_Handler+0x58>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
        }
        /**< Callback notification */
        SYSTICK_Callback();
 800157c:	4b05      	ldr	r3, [pc, #20]	; (8001594 <SysTick_Handler+0x50>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4798      	blx	r3
        /**< Clear the count/interrupt flag */
        SYSTICK->CTRL &= ~SYSTICK_CTRL_COUNTFLAG_MASK;
 8001582:	4b06      	ldr	r3, [pc, #24]	; (800159c <SysTick_Handler+0x58>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a05      	ldr	r2, [pc, #20]	; (800159c <SysTick_Handler+0x58>)
 8001588:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800158c:	6013      	str	r3, [r2, #0]
    }
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000034 	.word	0x20000034
 8001598:	20000038 	.word	0x20000038
 800159c:	e000e010 	.word	0xe000e010

080015a0 <main>:
#include "GPIO_interface.h"
#include "GPT_interface.h"
#include "SYSTICK_interface.h"

int main(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
	MCAL_RCC_InitSysClock();
 80015a6:	f7ff ff39 	bl	800141c <MCAL_RCC_InitSysClock>
	MCAL_Rcc_EnablePrephiral(RCC_APB2_IOPAEN, RCC_APB2);
 80015aa:	2102      	movs	r1, #2
 80015ac:	2002      	movs	r0, #2
 80015ae:	f7ff ff5f 	bl	8001470 <MCAL_Rcc_EnablePrephiral>
	MCAL_Rcc_EnablePrephiral(RCC_APB2_TIM1EN, RCC_APB2);
 80015b2:	2102      	movs	r1, #2
 80015b4:	200b      	movs	r0, #11
 80015b6:	f7ff ff5b 	bl	8001470 <MCAL_Rcc_EnablePrephiral>
	MCAL_Rcc_EnablePrephiral(RCC_APB2_AFIOEN, RCC_APB2);
 80015ba:	2102      	movs	r1, #2
 80015bc:	2000      	movs	r0, #0
 80015be:	f7ff ff57 	bl	8001470 <MCAL_Rcc_EnablePrephiral>
	MCAL_GPIO_SetPinMode(GPIO_PORTA, GPIO_PIN8, GPIO_OUTPUT_HIGH_SPEED_AF_PP);
 80015c2:	220b      	movs	r2, #11
 80015c4:	2108      	movs	r1, #8
 80015c6:	2000      	movs	r0, #0
 80015c8:	f7ff f9c0 	bl	800094c <MCAL_GPIO_SetPinMode>
	GPT_Config_t TIM1_config={.ARR=999
 80015cc:	4a1a      	ldr	r2, [pc, #104]	; (8001638 <main+0x98>)
 80015ce:	f107 0308 	add.w	r3, r7, #8
 80015d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80015d4:	c303      	stmia	r3!, {r0, r1}
 80015d6:	801a      	strh	r2, [r3, #0]
			,.Prescalar=31
			,.AllignMode=Edge_AllignedMode
			,.GPT_DIR=UPCounter
			,.INTState=GPT_Enaple_Interrupt
			,.CLK_Factor=DIV_1};
	GPT_TIMx_init(TIM1, &TIM1_config);
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	4619      	mov	r1, r3
 80015de:	2000      	movs	r0, #0
 80015e0:	f7ff fa9a 	bl	8000b18 <GPT_TIMx_init>
	GPT_PWM_Config_t TIM1_PWM_CONFIG ={
 80015e4:	4a15      	ldr	r2, [pc, #84]	; (800163c <main+0x9c>)
 80015e6:	463b      	mov	r3, r7
 80015e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015ec:	e883 0003 	stmia.w	r3, {r0, r1}
			.ARR=999,
			.Freq=1,
			.PWM_Channel=TIM_Channel1,
			.PWM_Mode=PWM_11
	};
	GPT_PWM_INIT(TIM1,&TIM1_PWM_CONFIG);
 80015f0:	463b      	mov	r3, r7
 80015f2:	4619      	mov	r1, r3
 80015f4:	2000      	movs	r0, #0
 80015f6:	f7ff fcab 	bl	8000f50 <GPT_PWM_INIT>
	MCAL_SYSTICK_vINIT();
 80015fa:	f7ff ff81 	bl	8001500 <MCAL_SYSTICK_vINIT>
    /* Loop forever */
	for(;;)
	{
		for(u16 i=0;i<=100;i++)
 80015fe:	2300      	movs	r3, #0
 8001600:	82fb      	strh	r3, [r7, #22]
 8001602:	e009      	b.n	8001618 <main+0x78>
		{
			GPT_PWM_SetDutyCycle(TIM1, TIM_Channel1, i);
 8001604:	8afb      	ldrh	r3, [r7, #22]
 8001606:	b2db      	uxtb	r3, r3
 8001608:	461a      	mov	r2, r3
 800160a:	2100      	movs	r1, #0
 800160c:	2000      	movs	r0, #0
 800160e:	f7ff fea5 	bl	800135c <GPT_PWM_SetDutyCycle>
		for(u16 i=0;i<=100;i++)
 8001612:	8afb      	ldrh	r3, [r7, #22]
 8001614:	3301      	adds	r3, #1
 8001616:	82fb      	strh	r3, [r7, #22]
 8001618:	8afb      	ldrh	r3, [r7, #22]
 800161a:	2b64      	cmp	r3, #100	; 0x64
 800161c:	d9f2      	bls.n	8001604 <main+0x64>
		}
		for(u16 i=100;i>=0;i--)
 800161e:	2364      	movs	r3, #100	; 0x64
 8001620:	82bb      	strh	r3, [r7, #20]
		{
			GPT_PWM_SetDutyCycle(TIM1, TIM_Channel1, i);
 8001622:	8abb      	ldrh	r3, [r7, #20]
 8001624:	b2db      	uxtb	r3, r3
 8001626:	461a      	mov	r2, r3
 8001628:	2100      	movs	r1, #0
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff fe96 	bl	800135c <GPT_PWM_SetDutyCycle>
		for(u16 i=100;i>=0;i--)
 8001630:	8abb      	ldrh	r3, [r7, #20]
 8001632:	3b01      	subs	r3, #1
 8001634:	82bb      	strh	r3, [r7, #20]
			GPT_PWM_SetDutyCycle(TIM1, TIM_Channel1, i);
 8001636:	e7f4      	b.n	8001622 <main+0x82>
 8001638:	080016f4 	.word	0x080016f4
 800163c:	08001700 	.word	0x08001700

08001640 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001640:	480d      	ldr	r0, [pc, #52]	; (8001678 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001642:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001644:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001648:	480c      	ldr	r0, [pc, #48]	; (800167c <LoopForever+0x6>)
  ldr r1, =_edata
 800164a:	490d      	ldr	r1, [pc, #52]	; (8001680 <LoopForever+0xa>)
  ldr r2, =_sidata
 800164c:	4a0d      	ldr	r2, [pc, #52]	; (8001684 <LoopForever+0xe>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001650:	e002      	b.n	8001658 <LoopCopyDataInit>

08001652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001656:	3304      	adds	r3, #4

08001658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800165a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800165c:	d3f9      	bcc.n	8001652 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800165e:	4a0a      	ldr	r2, [pc, #40]	; (8001688 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001660:	4c0a      	ldr	r4, [pc, #40]	; (800168c <LoopForever+0x16>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001664:	e001      	b.n	800166a <LoopFillZerobss>

08001666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001668:	3204      	adds	r2, #4

0800166a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800166a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800166c:	d3fb      	bcc.n	8001666 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800166e:	f000 f811 	bl	8001694 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001672:	f7ff ff95 	bl	80015a0 <main>

08001676 <LoopForever>:

LoopForever:
  b LoopForever
 8001676:	e7fe      	b.n	8001676 <LoopForever>
  ldr   r0, =_estack
 8001678:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800167c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001680:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001684:	08001710 	.word	0x08001710
  ldr r2, =_sbss
 8001688:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800168c:	2000003c 	.word	0x2000003c

08001690 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001690:	e7fe      	b.n	8001690 <ADC1_2_IRQHandler>
	...

08001694 <__libc_init_array>:
 8001694:	b570      	push	{r4, r5, r6, lr}
 8001696:	2600      	movs	r6, #0
 8001698:	4d0c      	ldr	r5, [pc, #48]	; (80016cc <__libc_init_array+0x38>)
 800169a:	4c0d      	ldr	r4, [pc, #52]	; (80016d0 <__libc_init_array+0x3c>)
 800169c:	1b64      	subs	r4, r4, r5
 800169e:	10a4      	asrs	r4, r4, #2
 80016a0:	42a6      	cmp	r6, r4
 80016a2:	d109      	bne.n	80016b8 <__libc_init_array+0x24>
 80016a4:	f000 f81a 	bl	80016dc <_init>
 80016a8:	2600      	movs	r6, #0
 80016aa:	4d0a      	ldr	r5, [pc, #40]	; (80016d4 <__libc_init_array+0x40>)
 80016ac:	4c0a      	ldr	r4, [pc, #40]	; (80016d8 <__libc_init_array+0x44>)
 80016ae:	1b64      	subs	r4, r4, r5
 80016b0:	10a4      	asrs	r4, r4, #2
 80016b2:	42a6      	cmp	r6, r4
 80016b4:	d105      	bne.n	80016c2 <__libc_init_array+0x2e>
 80016b6:	bd70      	pop	{r4, r5, r6, pc}
 80016b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80016bc:	4798      	blx	r3
 80016be:	3601      	adds	r6, #1
 80016c0:	e7ee      	b.n	80016a0 <__libc_init_array+0xc>
 80016c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80016c6:	4798      	blx	r3
 80016c8:	3601      	adds	r6, #1
 80016ca:	e7f2      	b.n	80016b2 <__libc_init_array+0x1e>
 80016cc:	08001708 	.word	0x08001708
 80016d0:	08001708 	.word	0x08001708
 80016d4:	08001708 	.word	0x08001708
 80016d8:	0800170c 	.word	0x0800170c

080016dc <_init>:
 80016dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016de:	bf00      	nop
 80016e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016e2:	bc08      	pop	{r3}
 80016e4:	469e      	mov	lr, r3
 80016e6:	4770      	bx	lr

080016e8 <_fini>:
 80016e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016ea:	bf00      	nop
 80016ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016ee:	bc08      	pop	{r3}
 80016f0:	469e      	mov	lr, r3
 80016f2:	4770      	bx	lr
