<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44ab
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9167.80 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6998.34 --|
|-- Mem Ch  2: Reads (MB/s):   106.19 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    52.73 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   106.19 --||-- NODE 1 Mem Read (MB/s) :  9167.80 --|
|-- NODE 0 Mem Write(MB/s) :    52.73 --||-- NODE 1 Mem Write(MB/s) :  6998.34 --|
|-- NODE 0 P. Write (T/s):      31165 --||-- NODE 1 P. Write (T/s):     173924 --|
|-- NODE 0 Memory (MB/s):      158.92 --||-- NODE 1 Memory (MB/s):    16166.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9273.99                --|
            |--                System Write Throughput(MB/s):       7051.07                --|
            |--               System Memory Throughput(MB/s):      16325.06                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 45d6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M       141 K  1492 K   513 K     72 M     0      72  
 1    9600          12      25 M   141 M    252       0     715 K
-----------------------------------------------------------------------
 *      38 M       141 K    26 M   141 M     72 M     0     715 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.54        Core1: 103.81        
Core2: 17.79        Core3: 119.11        
Core4: 28.88        Core5: 119.65        
Core6: 37.72        Core7: 91.24        
Core8: 24.76        Core9: 43.59        
Core10: 29.39        Core11: 153.02        
Core12: 25.94        Core13: 143.28        
Core14: 39.01        Core15: 143.55        
Core16: 33.18        Core17: 102.40        
Core18: 48.52        Core19: 97.94        
Core20: 41.34        Core21: 79.96        
Core22: 36.89        Core23: 98.92        
Core24: 44.37        Core25: 106.77        
Core26: 24.27        Core27: 139.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.29
Socket1: 119.59
DDR read Latency(ns)
Socket0: 25913.80
Socket1: 244.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.70        Core1: 105.92        
Core2: 28.63        Core3: 117.78        
Core4: 31.44        Core5: 120.16        
Core6: 30.39        Core7: 92.99        
Core8: 49.89        Core9: 45.70        
Core10: 31.45        Core11: 151.86        
Core12: 39.71        Core13: 142.69        
Core14: 32.41        Core15: 142.99        
Core16: 27.52        Core17: 103.70        
Core18: 30.65        Core19: 99.67        
Core20: 40.96        Core21: 82.08        
Core22: 33.23        Core23: 101.80        
Core24: 13.73        Core25: 108.74        
Core26: 23.59        Core27: 140.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 120.32
DDR read Latency(ns)
Socket0: 24726.93
Socket1: 249.20
irq_total: 142478.364433236
cpu_total: 27.24
cpu_0: 1.66
cpu_1: 98.21
cpu_2: 1.00
cpu_3: 81.46
cpu_4: 0.47
cpu_5: 84.25
cpu_6: 1.00
cpu_7: 39.40
cpu_8: 0.47
cpu_9: 36.15
cpu_10: 0.27
cpu_11: 72.23
cpu_12: 0.66
cpu_13: 58.21
cpu_14: 0.40
cpu_15: 57.28
cpu_16: 0.66
cpu_17: 22.59
cpu_18: 0.33
cpu_19: 36.48
cpu_20: 0.40
cpu_21: 43.52
cpu_22: 1.00
cpu_23: 36.28
cpu_24: 0.66
cpu_25: 17.28
cpu_26: 0.47
cpu_27: 69.70
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 316112
enp4s0f1_rx_packets: 270513
Total_rx_packets: 586625
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1165499219
enp4s0f1_tx_bytes: 1167428783
Total_tx_bytes: 2332928002
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2556103123
enp4s0f1_rx_bytes_phy: 2005296076
Total_rx_bytes_phy: 4561399199
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 316114
enp4s0f1_rx_packets_phy: 270506
Total_rx_packets_phy: 586620
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 151305
enp4s0f1_tx_packets: 145902
Total_tx_packets: 297207
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1168125109
enp4s0f1_tx_bytes_phy: 1170225041
Total_tx_bytes_phy: 2338350150
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2546903531
enp4s0f1_rx_bytes: 1994284279
Total_rx_bytes: 4541187810
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 183147
enp4s0f1_tx_packets_phy: 180743
Total_tx_packets_phy: 363890


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.46        Core1: 105.24        
Core2: 31.21        Core3: 119.99        
Core4: 32.55        Core5: 119.80        
Core6: 13.61        Core7: 93.53        
Core8: 28.19        Core9: 44.48        
Core10: 23.05        Core11: 152.64        
Core12: 25.90        Core13: 139.60        
Core14: 26.75        Core15: 143.03        
Core16: 26.80        Core17: 99.54        
Core18: 34.99        Core19: 98.69        
Core20: 28.27        Core21: 79.55        
Core22: 35.48        Core23: 100.45        
Core24: 40.71        Core25: 109.31        
Core26: 39.06        Core27: 139.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.38
Socket1: 119.70
DDR read Latency(ns)
Socket0: 22680.23
Socket1: 247.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.16        Core1: 104.28        
Core2: 32.08        Core3: 120.30        
Core4: 26.80        Core5: 119.88        
Core6: 36.70        Core7: 90.53        
Core8: 23.86        Core9: 44.80        
Core10: 12.49        Core11: 150.52        
Core12: 26.96        Core13: 143.44        
Core14: 28.11        Core15: 144.00        
Core16: 29.53        Core17: 102.72        
Core18: 25.02        Core19: 96.77        
Core20: 30.72        Core21: 79.30        
Core22: 39.68        Core23: 98.86        
Core24: 29.16        Core25: 110.60        
Core26: 24.19        Core27: 140.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 119.90
DDR read Latency(ns)
Socket0: 24972.82
Socket1: 247.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.17        Core1: 104.96        
Core2: 35.45        Core3: 120.29        
Core4: 30.66        Core5: 120.18        
Core6: 43.08        Core7: 91.07        
Core8: 44.75        Core9: 44.21        
Core10: 44.39        Core11: 150.51        
Core12: 48.89        Core13: 145.63        
Core14: 42.30        Core15: 142.16        
Core16: 42.17        Core17: 100.41        
Core18: 43.40        Core19: 98.33        
Core20: 42.21        Core21: 84.48        
Core22: 41.77        Core23: 96.84        
Core24: 41.63        Core25: 111.54        
Core26: 36.09        Core27: 140.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.23
Socket1: 120.17
DDR read Latency(ns)
Socket0: 27175.83
Socket1: 250.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.17        Core1: 103.74        
Core2: 31.57        Core3: 119.81        
Core4: 37.16        Core5: 119.39        
Core6: 23.66        Core7: 90.84        
Core8: 40.16        Core9: 44.88        
Core10: 45.41        Core11: 152.27        
Core12: 30.74        Core13: 142.94        
Core14: 29.19        Core15: 142.26        
Core16: 12.90        Core17: 104.41        
Core18: 50.44        Core19: 98.62        
Core20: 29.94        Core21: 81.26        
Core22: 32.69        Core23: 97.37        
Core24: 29.48        Core25: 111.02        
Core26: 41.84        Core27: 137.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 119.62
DDR read Latency(ns)
Socket0: 26505.15
Socket1: 249.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18491
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417323074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417332858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208671810; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208671810; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208860186; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208860186; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007316741; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4302420; Consumed Joules: 262.60; Watts: 43.72; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 702199; Consumed DRAM Joules: 10.74; DRAM Watts: 1.79
S1P0; QPIClocks: 14417408122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417415930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208815702; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208815702; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208722036; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208722036; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006089785; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6143550; Consumed Joules: 374.97; Watts: 62.43; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1721176; Consumed DRAM Joules: 26.33; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4970
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     300 K   1013 K    0.70    0.09    0.01    0.02     4424        2        0     69
   1    1     0.16   0.13   1.20    1.20      50 M     64 M    0.22    0.26    0.03    0.04     3808     3905       77     58
   2    0     0.01   0.90   0.01    0.97      74 K    323 K    0.77    0.53    0.00    0.00     2184       14        1     68
   3    1     0.11   0.10   1.03    1.20      45 M     57 M    0.21    0.28    0.04    0.05     4424     6420       53     57
   4    0     0.01   0.91   0.01    0.88     132 K    402 K    0.67    0.50    0.00    0.00     4704       18        5     70
   5    1     0.09   0.09   1.08    1.20      55 M     67 M    0.19    0.17    0.06    0.07     4200     4824       19     58
   6    0     0.02   0.99   0.02    1.10      98 K    459 K    0.79    0.59    0.00    0.00     4984       23        2     69
   7    1     0.06   0.15   0.40    0.90      18 M     22 M    0.20    0.28    0.03    0.04     3192     3706       24     58
   8    0     0.00   1.00   0.00    0.60      37 K    123 K    0.70    0.35    0.00    0.00     1008        2        1     68
   9    1     0.19   0.61   0.31    0.77    5899 K     11 M    0.48    0.28    0.00    0.01      336      156       31     59
  10    0     0.02   1.76   0.01    0.79      62 K    211 K    0.71    0.45    0.00    0.00     1120        5        1     67
  11    1     0.11   0.11   0.93    1.20      39 M     49 M    0.21    0.22    0.04    0.05     2240     3758       16     57
  12    0     0.00   0.56   0.00    0.60      20 K    100 K    0.79    0.36    0.00    0.01      896        2        0     69
  13    1     0.10   0.13   0.74    1.20      28 M     37 M    0.24    0.34    0.03    0.04     1288     3812       14     57
  14    0     0.00   1.01   0.00    0.60      35 K    109 K    0.68    0.31    0.00    0.00     1288        1        1     69
  15    1     0.05   0.06   0.74    1.20      37 M     46 M    0.19    0.16    0.08    0.10     1232     2158       60     58
  16    0     0.00   0.91   0.00    0.61      31 K    114 K    0.73    0.26    0.00    0.00      672        3        0     69
  17    1     0.04   0.21   0.17    0.62      10 M     13 M    0.23    0.19    0.03    0.04     1232     1925       11     59
  18    0     0.00   0.69   0.00    0.60      21 K     92 K    0.77    0.32    0.00    0.01      448        2        0     70
  19    1     0.04   0.11   0.33    0.80      17 M     21 M    0.20    0.22    0.05    0.06     3696     3435       20     60
  20    0     0.01   1.75   0.00    0.78      29 K    111 K    0.73    0.38    0.00    0.00     1120        3        1     70
  21    1     0.09   0.16   0.58    1.11      18 M     25 M    0.28    0.31    0.02    0.03     2296     3575       20     60
  22    0     0.00   0.56   0.00    0.60      31 K    135 K    0.77    0.23    0.00    0.01     1568        4        0     70
  23    1     0.03   0.10   0.32    0.80      17 M     22 M    0.20    0.22    0.05    0.07     4200     3409        5     60
  24    0     0.00   0.40   0.00    0.60      12 K     79 K    0.84    0.24    0.00    0.01     1680        2        1     70
  25    1     0.02   0.13   0.12    0.61      10 M     12 M    0.16    0.17    0.07    0.08     1512     2013        5     59
  26    0     0.00   0.97   0.00    0.60      18 K    103 K    0.82    0.31    0.00    0.00     1736        3        0     70
  27    1     0.07   0.07   0.97    1.20      47 M     57 M    0.18    0.22    0.07    0.08     2744     5452       18     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.95   0.01    0.78     906 K   3381 K    0.73    0.39    0.00    0.00    27832       84       11     61
 SKT    1     0.08   0.13   0.64    1.08     401 M    509 M    0.21    0.24    0.04    0.04    36400    48548      373     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.14   0.32    1.08     402 M    513 M    0.22    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:   90 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.72 %

 C1 core residency: 19.83 %; C3 core residency: 0.41 %; C6 core residency: 50.04 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   19%    19%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.55     0.28     221.51       9.07         232.18
 SKT   1    44.87    35.23     313.91      22.00         480.57
---------------------------------------------------------------------------------------------------------------
       *    45.42    35.51     535.42      31.06         478.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b45
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8955.82 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7066.65 --|
|-- Mem Ch  2: Reads (MB/s):   117.37 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    56.49 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   117.37 --||-- NODE 1 Mem Read (MB/s) :  8955.82 --|
|-- NODE 0 Mem Write(MB/s) :    56.49 --||-- NODE 1 Mem Write(MB/s) :  7066.65 --|
|-- NODE 0 P. Write (T/s):      31180 --||-- NODE 1 P. Write (T/s):     149679 --|
|-- NODE 0 Memory (MB/s):      173.86 --||-- NODE 1 Memory (MB/s):    16022.47 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9073.19                --|
            |--                System Write Throughput(MB/s):       7123.13                --|
            |--               System Memory Throughput(MB/s):      16196.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4c7d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M       170 K   629 K   525 K     73 M     0      36  
 1       0           0      25 M   139 M    252       0     876 K
-----------------------------------------------------------------------
 *      37 M       170 K    26 M   139 M     73 M     0     876 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.70        Core1: 108.93        
Core2: 28.22        Core3: 128.08        
Core4: 13.06        Core5: 120.24        
Core6: 25.69        Core7: 90.09        
Core8: 29.29        Core9: 47.16        
Core10: 26.34        Core11: 137.23        
Core12: 26.28        Core13: 139.68        
Core14: 28.32        Core15: 134.60        
Core16: 34.38        Core17: 105.49        
Core18: 30.07        Core19: 95.62        
Core20: 32.93        Core21: 99.77        
Core22: 39.59        Core23: 97.43        
Core24: 31.69        Core25: 104.85        
Core26: 33.08        Core27: 143.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.80
Socket1: 121.53
DDR read Latency(ns)
Socket0: 21811.64
Socket1: 254.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.03        Core1: 111.95        
Core2: 35.10        Core3: 131.20        
Core4: 31.68        Core5: 118.58        
Core6: 42.58        Core7: 87.16        
Core8: 31.05        Core9: 44.66        
Core10: 37.37        Core11: 133.65        
Core12: 37.16        Core13: 137.63        
Core14: 43.99        Core15: 131.05        
Core16: 34.24        Core17: 98.12        
Core18: 21.06        Core19: 95.45        
Core20: 32.70        Core21: 97.05        
Core22: 36.02        Core23: 90.77        
Core24: 40.02        Core25: 100.94        
Core26: 41.10        Core27: 139.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.77
Socket1: 120.02
DDR read Latency(ns)
Socket0: 24731.38
Socket1: 252.99
irq_total: 150251.27831254
cpu_total: 27.70
cpu_0: 1.46
cpu_1: 97.94
cpu_2: 0.53
cpu_3: 65.69
cpu_4: 0.66
cpu_5: 88.50
cpu_6: 0.73
cpu_7: 44.81
cpu_8: 0.80
cpu_9: 5.85
cpu_10: 0.60
cpu_11: 61.50
cpu_12: 0.47
cpu_13: 79.26
cpu_14: 0.73
cpu_15: 68.62
cpu_16: 0.66
cpu_17: 38.90
cpu_18: 0.33
cpu_19: 43.55
cpu_20: 0.27
cpu_21: 35.44
cpu_22: 0.60
cpu_23: 38.56
cpu_24: 0.20
cpu_25: 31.85
cpu_26: 0.60
cpu_27: 66.29
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2598772568
enp4s0f1_rx_bytes: 2007098228
Total_rx_bytes: 4605870796
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1173314849
enp4s0f1_tx_bytes_phy: 1173822737
Total_tx_bytes_phy: 2347137586
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 321346
enp4s0f1_rx_packets_phy: 271064
Total_rx_packets_phy: 592410
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 146809
enp4s0f1_tx_packets: 153169
Total_tx_packets: 299978
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1170570753
enp4s0f1_tx_bytes: 1171039943
Total_tx_bytes: 2341610696
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 178285
enp4s0f1_tx_packets_phy: 187793
Total_tx_packets_phy: 366078
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2611922733
enp4s0f1_rx_bytes_phy: 2018764171
Total_rx_bytes_phy: 4630686904
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 321310
enp4s0f1_rx_packets: 271073
Total_rx_packets: 592383


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.42        Core1: 110.47        
Core2: 29.80        Core3: 128.21        
Core4: 38.40        Core5: 120.87        
Core6: 26.36        Core7: 88.28        
Core8: 26.68        Core9: 53.25        
Core10: 22.20        Core11: 138.32        
Core12: 25.47        Core13: 141.66        
Core14: 13.66        Core15: 135.96        
Core16: 26.49        Core17: 106.32        
Core18: 27.80        Core19: 96.08        
Core20: 39.26        Core21: 102.22        
Core22: 24.84        Core23: 102.48        
Core24: 38.09        Core25: 110.59        
Core26: 37.27        Core27: 147.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.17
Socket1: 123.03
DDR read Latency(ns)
Socket0: 22365.93
Socket1: 255.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.01        Core1: 109.82        
Core2: 15.33        Core3: 127.08        
Core4: 23.25        Core5: 121.63        
Core6: 29.38        Core7: 89.36        
Core8: 27.30        Core9: 45.98        
Core10: 23.46        Core11: 136.27        
Core12: 26.88        Core13: 139.23        
Core14: 24.85        Core15: 132.19        
Core16: 43.18        Core17: 100.85        
Core18: 41.28        Core19: 95.27        
Core20: 29.82        Core21: 102.02        
Core22: 37.33        Core23: 97.24        
Core24: 31.59        Core25: 103.17        
Core26: 29.82        Core27: 138.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 120.83
DDR read Latency(ns)
Socket0: 23120.16
Socket1: 255.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.44        Core1: 110.04        
Core2: 13.18        Core3: 129.19        
Core4: 28.59        Core5: 121.56        
Core6: 31.19        Core7: 89.80        
Core8: 22.58        Core9: 48.70        
Core10: 26.73        Core11: 136.19        
Core12: 30.14        Core13: 138.67        
Core14: 27.38        Core15: 132.92        
Core16: 29.73        Core17: 100.48        
Core18: 38.01        Core19: 96.51        
Core20: 34.74        Core21: 97.72        
Core22: 29.97        Core23: 96.74        
Core24: 27.08        Core25: 103.01        
Core26: 24.00        Core27: 138.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.73
Socket1: 120.95
DDR read Latency(ns)
Socket0: 22907.11
Socket1: 255.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.18        Core1: 108.46        
Core2: 33.25        Core3: 128.38        
Core4: 29.83        Core5: 121.73        
Core6: 33.94        Core7: 89.89        
Core8: 34.64        Core9: 57.32        
Core10: 12.48        Core11: 135.06        
Core12: 26.17        Core13: 138.11        
Core14: 31.91        Core15: 132.64        
Core16: 25.42        Core17: 100.98        
Core18: 35.22        Core19: 95.01        
Core20: 32.47        Core21: 94.38        
Core22: 36.18        Core23: 95.87        
Core24: 36.69        Core25: 101.35        
Core26: 33.30        Core27: 140.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.10
Socket1: 120.37
DDR read Latency(ns)
Socket0: 21935.54
Socket1: 255.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20197
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421636898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421650026; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210833868; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210833868; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210936465; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210936465; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009140578; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4306385; Consumed Joules: 262.84; Watts: 43.74; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 704933; Consumed DRAM Joules: 10.79; DRAM Watts: 1.79
S1P0; QPIClocks: 14421776738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14421781802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210997563; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210997563; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210900065; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210900065; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009345799; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6147894; Consumed Joules: 375.24; Watts: 62.45; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1723386; Consumed DRAM Joules: 26.37; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 500b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.41   0.01    0.60     301 K    983 K    0.69    0.12    0.01    0.02     3864        3        1     69
   1    1     0.12   0.10   1.18    1.20      54 M     69 M    0.22    0.27    0.05    0.06     3528     5485       64     58
   2    0     0.00   0.62   0.00    0.60      53 K    190 K    0.72    0.34    0.00    0.01     2128        5        0     68
   3    1     0.06   0.07   0.80    1.20      39 M     48 M    0.18    0.25    0.07    0.08     3584     5689        8     58
   4    0     0.01   1.39   0.01    0.72      53 K    188 K    0.72    0.39    0.00    0.00     1456        3        1     70
   5    1     0.11   0.10   1.08    1.20      50 M     64 M    0.21    0.22    0.05    0.06     3976     5561       12     58
   6    0     0.00   0.97   0.00    0.60      38 K    126 K    0.69    0.31    0.00    0.00      728        5        1     69
   7    1     0.12   0.23   0.53    1.06      17 M     22 M    0.23    0.27    0.01    0.02     2128     3164       23     58
   8    0     0.00   0.98   0.00    0.60      37 K    118 K    0.69    0.26    0.00    0.00     1064        4        2     69
   9    1     0.03   0.73   0.05    0.68     731 K   2162 K    0.66    0.15    0.00    0.01       56       16       22     59
  10    0     0.01   1.34   0.01    0.71      57 K    206 K    0.72    0.40    0.00    0.00     1792        6        2     67
  11    1     0.07   0.09   0.77    1.20      36 M     46 M    0.21    0.19    0.05    0.06     2016     2009       11     57
  12    0     0.00   0.46   0.00    0.60      29 K     99 K    0.70    0.23    0.00    0.01      728        2        0     69
  13    1     0.09   0.09   0.96    1.20      47 M     57 M    0.19    0.21    0.05    0.07     4144     4502       64     57
  14    0     0.00   1.16   0.00    0.69      26 K     99 K    0.74    0.36    0.00    0.00     2016        2        0     69
  15    1     0.11   0.13   0.82    1.20      36 M     46 M    0.21    0.21    0.03    0.04      840     1684       65     57
  16    0     0.00   0.41   0.00    0.60      16 K     73 K    0.77    0.23    0.00    0.01      560        1        0     70
  17    1     0.05   0.16   0.32    0.81      15 M     19 M    0.18    0.26    0.03    0.04     1456     3014       11     58
  18    0     0.01   1.02   0.01    1.01      64 K    288 K    0.78    0.55    0.00    0.00     3472       12        1     70
  19    1     0.07   0.18   0.40    0.90      17 M     22 M    0.21    0.23    0.02    0.03     3024     3460       27     59
  20    0     0.00   0.49   0.00    0.60      20 K     91 K    0.78    0.30    0.00    0.01      560        0        0     70
  21    1     0.06   0.18   0.33    0.82      15 M     19 M    0.19    0.27    0.03    0.03     3416     3007       11     60
  22    0     0.00   0.39   0.00    0.60      17 K     85 K    0.79    0.22    0.00    0.01     1624        1        1     70
  23    1     0.04   0.12   0.31    0.79      17 M     21 M    0.20    0.23    0.05    0.06     2464     3378        6     60
  24    0     0.01   0.95   0.01    1.07      34 K    237 K    0.85    0.58    0.00    0.00     2072       10        0     70
  25    1     0.03   0.11   0.25    0.71      15 M     19 M    0.22    0.20    0.06    0.07     2632     3191        4     59
  26    0     0.03   1.26   0.02    1.10      84 K    485 K    0.83    0.60    0.00    0.00     4872       18        2     70
  27    1     0.12   0.15   0.81    1.20      30 M     37 M    0.18    0.37    0.02    0.03     2352     3828       19     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.98   0.01    0.80     837 K   3276 K    0.74    0.40    0.00    0.00    26936       72       11     61
 SKT    1     0.08   0.13   0.62    1.09     396 M    497 M    0.20    0.24    0.04    0.05    35616    47988      347     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.13   0.31    1.08     397 M    501 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   87 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.66 %

 C1 core residency: 21.22 %; C3 core residency: 1.09 %; C6 core residency: 49.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.35 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.04 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.61     0.29     220.01       9.01         211.41
 SKT   1    45.04    35.38     314.07      21.96         477.06
---------------------------------------------------------------------------------------------------------------
       *    45.64    35.67     534.08      30.98         476.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51ef
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8929.18 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7059.42 --|
|-- Mem Ch  2: Reads (MB/s):   108.69 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.68 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   108.69 --||-- NODE 1 Mem Read (MB/s) :  8929.18 --|
|-- NODE 0 Mem Write(MB/s) :    51.68 --||-- NODE 1 Mem Write(MB/s) :  7059.42 --|
|-- NODE 0 P. Write (T/s):      31159 --||-- NODE 1 P. Write (T/s):     145145 --|
|-- NODE 0 Memory (MB/s):      160.37 --||-- NODE 1 Memory (MB/s):    15988.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9037.88                --|
            |--                System Write Throughput(MB/s):       7111.10                --|
            |--               System Memory Throughput(MB/s):      16148.98                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5318
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M       193 K  2104 K   566 K     73 M   372      36  
 1     492          12      25 M   137 M      0       0     539 K
-----------------------------------------------------------------------
 *      37 M       193 K    27 M   138 M     73 M   372     539 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.68        Core1: 116.33        
Core2: 26.95        Core3: 140.28        
Core4: 27.89        Core5: 120.08        
Core6: 39.18        Core7: 110.41        
Core8: 37.89        Core9: 59.69        
Core10: 39.39        Core11: 142.42        
Core12: 43.34        Core13: 150.31        
Core14: 43.55        Core15: 158.29        
Core16: 40.93        Core17: 95.64        
Core18: 43.97        Core19: 88.74        
Core20: 43.24        Core21: 109.90        
Core22: 46.51        Core23: 99.24        
Core24: 42.20        Core25: 110.40        
Core26: 13.50        Core27: 144.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.76
Socket1: 128.38
DDR read Latency(ns)
Socket0: 25618.40
Socket1: 245.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.69        Core1: 110.25        
Core2: 30.73        Core3: 141.19        
Core4: 31.66        Core5: 127.86        
Core6: 25.76        Core7: 106.37        
Core8: 31.32        Core9: 56.80        
Core10: 39.56        Core11: 144.42        
Core12: 30.08        Core13: 148.59        
Core14: 38.79        Core15: 159.56        
Core16: 38.60        Core17: 90.60        
Core18: 34.86        Core19: 77.47        
Core20: 28.23        Core21: 103.97        
Core22: 13.99        Core23: 99.53        
Core24: 29.39        Core25: 104.56        
Core26: 29.10        Core27: 143.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.14
Socket1: 127.08
DDR read Latency(ns)
Socket0: 25012.94
Socket1: 239.87
irq_total: 111444.785741785
cpu_total: 28.19
cpu_0: 1.53
cpu_1: 78.75
cpu_2: 0.66
cpu_3: 81.54
cpu_4: 0.53
cpu_5: 99.87
cpu_6: 0.93
cpu_7: 31.01
cpu_8: 0.60
cpu_9: 19.85
cpu_10: 0.53
cpu_11: 55.91
cpu_12: 0.46
cpu_13: 58.30
cpu_14: 0.40
cpu_15: 87.92
cpu_16: 0.40
cpu_17: 45.62
cpu_18: 0.80
cpu_19: 51.73
cpu_20: 0.40
cpu_21: 34.46
cpu_22: 1.00
cpu_23: 44.02
cpu_24: 0.53
cpu_25: 29.81
cpu_26: 0.73
cpu_27: 61.09
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 303864
enp4s0f1_rx_packets_phy: 261509
Total_rx_packets_phy: 565373
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2467747778
enp4s0f1_rx_bytes: 2126720519
Total_rx_bytes: 4594468297
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1172069128
enp4s0f1_tx_bytes: 1198679846
Total_tx_bytes: 2370748974
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 160775
enp4s0f1_tx_packets: 145503
Total_tx_packets: 306278
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 191518
enp4s0f1_tx_packets_phy: 181412
Total_tx_packets_phy: 372930
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2480963567
enp4s0f1_rx_bytes_phy: 2137696534
Total_rx_bytes_phy: 4618660101
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1174672032
enp4s0f1_tx_bytes_phy: 1201489854
Total_tx_bytes_phy: 2376161886
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 303876
enp4s0f1_rx_packets: 261530
Total_rx_packets: 565406


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.22        Core1: 122.15        
Core2: 33.26        Core3: 141.48        
Core4: 28.96        Core5: 118.33        
Core6: 30.98        Core7: 106.19        
Core8: 25.77        Core9: 58.97        
Core10: 32.51        Core11: 143.38        
Core12: 20.29        Core13: 148.70        
Core14: 31.23        Core15: 159.05        
Core16: 32.28        Core17: 90.36        
Core18: 31.60        Core19: 91.72        
Core20: 28.02        Core21: 100.61        
Core22: 30.63        Core23: 93.12        
Core24: 13.85        Core25: 107.36        
Core26: 26.31        Core27: 143.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.73
Socket1: 127.89
DDR read Latency(ns)
Socket0: 24587.34
Socket1: 245.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.02        Core1: 112.23        
Core2: 25.44        Core3: 141.37        
Core4: 24.16        Core5: 124.63        
Core6: 34.82        Core7: 107.17        
Core8: 25.61        Core9: 61.02        
Core10: 38.29        Core11: 143.30        
Core12: 32.61        Core13: 148.57        
Core14: 30.69        Core15: 160.69        
Core16: 38.55        Core17: 91.57        
Core18: 36.88        Core19: 79.21        
Core20: 32.73        Core21: 102.62        
Core22: 29.44        Core23: 98.35        
Core24: 14.34        Core25: 106.21        
Core26: 26.55        Core27: 142.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 127.37
DDR read Latency(ns)
Socket0: 25576.71
Socket1: 242.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.15        Core1: 117.51        
Core2: 30.40        Core3: 138.16        
Core4: 34.51        Core5: 121.09        
Core6: 29.54        Core7: 100.53        
Core8: 45.57        Core9: 59.07        
Core10: 39.53        Core11: 144.27        
Core12: 36.82        Core13: 147.22        
Core14: 43.50        Core15: 160.13        
Core16: 37.32        Core17: 94.52        
Core18: 30.20        Core19: 83.49        
Core20: 42.11        Core21: 98.37        
Core22: 41.85        Core23: 94.43        
Core24: 46.95        Core25: 108.82        
Core26: 43.31        Core27: 142.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.32
Socket1: 127.02
DDR read Latency(ns)
Socket0: 27725.21
Socket1: 242.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.44        Core1: 109.94        
Core2: 40.36        Core3: 132.87        
Core4: 13.01        Core5: 123.71        
Core6: 26.29        Core7: 94.54        
Core8: 29.20        Core9: 58.92        
Core10: 27.45        Core11: 142.63        
Core12: 28.61        Core13: 147.27        
Core14: 42.86        Core15: 156.12        
Core16: 29.37        Core17: 90.62        
Core18: 39.38        Core19: 79.29        
Core20: 47.12        Core21: 97.14        
Core22: 41.89        Core23: 95.75        
Core24: 35.74        Core25: 113.08        
Core26: 28.97        Core27: 140.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.05
Socket1: 124.68
DDR read Latency(ns)
Socket0: 26826.00
Socket1: 239.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21883
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420426846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420438478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210223876; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210223876; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210343808; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210343808; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008618552; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4311916; Consumed Joules: 263.18; Watts: 43.80; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 701604; Consumed DRAM Joules: 10.73; DRAM Watts: 1.79
S1P0; QPIClocks: 14420514730; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420529450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210385583; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210385583; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210284472; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210284472; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008685633; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6154060; Consumed Joules: 375.61; Watts: 62.52; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1722769; Consumed DRAM Joules: 26.36; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56b1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.66   0.02    0.75     297 K   1045 K    0.72    0.27    0.00    0.01     4256        9        0     70
   1    1     0.08   0.10   0.86    1.20      38 M     49 M    0.22    0.25    0.05    0.06     4872     4855       82     58
   2    0     0.00   0.58   0.00    0.60      39 K    159 K    0.75    0.31    0.00    0.01      616        3        0     69
   3    1     0.04   0.05   0.88    1.20      50 M     60 M    0.18    0.18    0.11    0.13     4368     6192        4     58
   4    0     0.01   0.93   0.01    0.94      93 K    324 K    0.71    0.54    0.00    0.00     5208       13        4     70
   5    1     0.11   0.10   1.18    1.20      60 M     75 M    0.20    0.22    0.05    0.07     5768     8995       43     59
   6    0     0.01   1.06   0.01    1.01      51 K    259 K    0.80    0.58    0.00    0.00     3024       13        0     69
   7    1     0.02   0.10   0.18    0.62      14 M     18 M    0.18    0.20    0.08    0.10      952     3074       11     59
   8    0     0.00   0.61   0.00    0.60      24 K     93 K    0.73    0.37    0.00    0.01     1568        1        1     69
   9    1     0.09   0.74   0.12    0.66    2465 K   4436 K    0.44    0.21    0.00    0.00      112       56       29     59
  10    0     0.00   0.59   0.00    0.60      36 K    119 K    0.70    0.36    0.00    0.01      504        4        1     68
  11    1     0.08   0.09   0.85    1.20      44 M     55 M    0.20    0.17    0.06    0.07     3024     3277       32     57
  12    0     0.00   1.08   0.00    0.60      29 K     91 K    0.68    0.31    0.00    0.00      336        2        0     69
  13    1     0.03   0.05   0.63    1.16      35 M     43 M    0.17    0.15    0.10    0.13     2016     2527        6     57
  14    0     0.00   1.03   0.00    0.60      35 K    104 K    0.66    0.35    0.00    0.00     2016        2        1     69
  15    1     0.11   0.18   0.60    1.15      24 M     33 M    0.26    0.30    0.02    0.03     1848     2119       52     57
  16    0     0.00   0.79   0.01    0.63      44 K    134 K    0.67    0.38    0.00    0.00      896        1        2     70
  17    1     0.11   0.26   0.42    0.92      17 M     22 M    0.24    0.25    0.02    0.02     2520     3010       36     59
  18    0     0.00   0.48   0.00    0.60      23 K     80 K    0.71    0.29    0.00    0.01     1736        1        0     70
  19    1     0.10   0.23   0.45    0.98      16 M     22 M    0.26    0.27    0.02    0.02     2352     3261       30     60
  20    0     0.00   1.09   0.00    0.61      37 K    119 K    0.69    0.37    0.00    0.00     1176        2        1     70
  21    1     0.03   0.13   0.21    0.67      15 M     18 M    0.20    0.21    0.05    0.07     3192     3191        5     60
  22    0     0.00   1.02   0.00    0.60      20 K     83 K    0.75    0.23    0.00    0.00     2240        2        0     70
  23    1     0.06   0.16   0.36    0.86      17 M     21 M    0.21    0.27    0.03    0.04     3024     3544       41     60
  24    0     0.00   0.45   0.00    0.60      19 K     94 K    0.80    0.26    0.00    0.01     1568        2        1     70
  25    1     0.02   0.12   0.20    0.63      14 M     18 M    0.21    0.20    0.06    0.08     1680     3286        4     59
  26    0     0.01   0.93   0.01    0.98      48 K    254 K    0.81    0.57    0.00    0.00     2968       10        0     69
  27    1     0.04   0.06   0.67    1.19      35 M     44 M    0.19    0.16    0.08    0.10     2016     2218        5     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.83   0.01    0.76     801 K   2964 K    0.73    0.40    0.00    0.00    28112       65       11     61
 SKT    1     0.07   0.12   0.54    1.06     388 M    490 M    0.21    0.21    0.04    0.05    37744    49605      380     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.13   0.27    1.05     389 M    493 M    0.21    0.21    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.07 %

 C1 core residency: 20.51 %; C3 core residency: 2.86 %; C6 core residency: 50.55 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.25     220.85       9.02         221.22
 SKT   1    45.07    35.39     302.33      21.91         483.78
---------------------------------------------------------------------------------------------------------------
       *    45.60    35.64     523.18      30.92         482.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5886
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9329.29 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6922.50 --|
|-- Mem Ch  2: Reads (MB/s):   115.76 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    54.40 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   115.76 --||-- NODE 1 Mem Read (MB/s) :  9329.29 --|
|-- NODE 0 Mem Write(MB/s) :    54.40 --||-- NODE 1 Mem Write(MB/s) :  6922.50 --|
|-- NODE 0 P. Write (T/s):      31176 --||-- NODE 1 P. Write (T/s):     184654 --|
|-- NODE 0 Memory (MB/s):      170.17 --||-- NODE 1 Memory (MB/s):    16251.79 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9445.05                --|
            |--                System Write Throughput(MB/s):       6976.90                --|
            |--               System Memory Throughput(MB/s):      16421.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59bf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M       199 K  1077 K  1750 K     72 M     0      36  
 1     516           0      21 M   139 M   3096       0     515 K
-----------------------------------------------------------------------
 *      37 M       199 K    23 M   141 M     72 M     0     515 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.90        Core1: 110.61        
Core2: 28.50        Core3: 129.51        
Core4: 38.26        Core5: 129.87        
Core6: 26.95        Core7: 99.19        
Core8: 36.10        Core9: 76.44        
Core10: 29.13        Core11: 151.12        
Core12: 31.09        Core13: 158.84        
Core14: 27.73        Core15: 144.71        
Core16: 23.60        Core17: 98.58        
Core18: 28.26        Core19: 85.08        
Core20: 12.19        Core21: 103.45        
Core22: 24.15        Core23: 97.85        
Core24: 23.99        Core25: 99.46        
Core26: 27.45        Core27: 149.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 126.86
DDR read Latency(ns)
Socket0: 23260.90
Socket1: 279.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.24        Core1: 120.72        
Core2: 26.40        Core3: 127.71        
Core4: 21.41        Core5: 118.20        
Core6: 26.98        Core7: 96.79        
Core8: 39.03        Core9: 76.07        
Core10: 41.32        Core11: 150.15        
Core12: 30.20        Core13: 156.93        
Core14: 28.39        Core15: 144.25        
Core16: 24.53        Core17: 99.02        
Core18: 24.20        Core19: 93.79        
Core20: 30.77        Core21: 100.09        
Core22: 30.28        Core23: 79.55        
Core24: 11.13        Core25: 95.36        
Core26: 25.37        Core27: 147.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.39
Socket1: 125.47
DDR read Latency(ns)
Socket0: 25308.40
Socket1: 279.08
irq_total: 113074.331143775
cpu_total: 24.32
cpu_0: 1.59
cpu_1: 82.66
cpu_2: 0.60
cpu_3: 69.63
cpu_4: 0.27
cpu_5: 76.54
cpu_6: 0.53
cpu_7: 25.58
cpu_8: 0.47
cpu_9: 38.47
cpu_10: 0.20
cpu_11: 52.49
cpu_12: 0.47
cpu_13: 59.73
cpu_14: 0.53
cpu_15: 51.69
cpu_16: 0.53
cpu_17: 30.83
cpu_18: 0.27
cpu_19: 36.28
cpu_20: 1.00
cpu_21: 24.85
cpu_22: 0.27
cpu_23: 38.01
cpu_24: 0.86
cpu_25: 26.05
cpu_26: 0.27
cpu_27: 60.40
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 165426
enp4s0f1_tx_packets_phy: 182493
Total_tx_packets_phy: 347919
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2516924443
enp4s0f1_rx_bytes: 2042792478
Total_rx_bytes: 4559716921
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 303745
enp4s0f1_rx_packets_phy: 266010
Total_rx_packets_phy: 569755
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1144080423
enp4s0f1_tx_bytes: 1163420974
Total_tx_bytes: 2307501397
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2529427606
enp4s0f1_rx_bytes_phy: 2047761446
Total_rx_bytes_phy: 4577189052
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 132773
enp4s0f1_tx_packets: 146526
Total_tx_packets: 279299
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 303726
enp4s0f1_rx_packets: 266024
Total_rx_packets: 569750
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1146745947
enp4s0f1_tx_bytes_phy: 1166267927
Total_tx_bytes_phy: 2313013874


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.44        Core1: 115.52        
Core2: 32.67        Core3: 131.82        
Core4: 38.89        Core5: 126.14        
Core6: 94.28        Core7: 101.67        
Core8: 128.37        Core9: 77.52        
Core10: 25.60        Core11: 151.19        
Core12: 37.18        Core13: 158.95        
Core14: 40.16        Core15: 147.08        
Core16: 34.91        Core17: 102.03        
Core18: 38.39        Core19: 86.81        
Core20: 25.00        Core21: 104.23        
Core22: 35.41        Core23: 97.67        
Core24: 41.53        Core25: 100.55        
Core26: 35.85        Core27: 149.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.33
Socket1: 128.07
DDR read Latency(ns)
Socket0: 23995.07
Socket1: 281.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.65        Core1: 114.26        
Core2: 27.48        Core3: 130.63        
Core4: 25.15        Core5: 126.02        
Core6: 25.17        Core7: 101.04        
Core8: 26.52        Core9: 76.85        
Core10: 26.72        Core11: 150.43        
Core12: 29.80        Core13: 158.15        
Core14: 33.86        Core15: 145.77        
Core16: 33.48        Core17: 99.34        
Core18: 31.97        Core19: 87.91        
Core20: 28.12        Core21: 100.79        
Core22: 27.36        Core23: 93.59        
Core24: 11.61        Core25: 98.78        
Core26: 26.83        Core27: 149.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.95
Socket1: 127.08
DDR read Latency(ns)
Socket0: 24147.99
Socket1: 280.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.89        Core1: 112.99        
Core2: 29.84        Core3: 128.81        
Core4: 23.98        Core5: 125.64        
Core6: 23.93        Core7: 96.85        
Core8: 24.68        Core9: 77.04        
Core10: 39.14        Core11: 150.88        
Core12: 39.90        Core13: 159.17        
Core14: 37.47        Core15: 144.46        
Core16: 25.35        Core17: 100.54        
Core18: 36.56        Core19: 91.45        
Core20: 38.04        Core21: 98.81        
Core22: 27.96        Core23: 97.28        
Core24: 10.34        Core25: 96.18        
Core26: 26.16        Core27: 148.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.52
Socket1: 126.65
DDR read Latency(ns)
Socket0: 24381.06
Socket1: 280.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.27        Core1: 112.36        
Core2: 37.48        Core3: 130.00        
Core4: 11.62        Core5: 124.86        
Core6: 24.11        Core7: 96.89        
Core8: 23.76        Core9: 77.94        
Core10: 26.03        Core11: 149.77        
Core12: 22.48        Core13: 158.19        
Core14: 25.22        Core15: 144.96        
Core16: 36.95        Core17: 96.33        
Core18: 33.94        Core19: 89.45        
Core20: 31.64        Core21: 100.70        
Core22: 29.68        Core23: 94.16        
Core24: 29.03        Core25: 97.40        
Core26: 29.41        Core27: 148.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.26
Socket1: 126.14
DDR read Latency(ns)
Socket0: 23671.35
Socket1: 277.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23590
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419420426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419430178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209722653; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209722653; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209844248; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209844248; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008211734; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4271136; Consumed Joules: 260.69; Watts: 43.39; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703922; Consumed DRAM Joules: 10.77; DRAM Watts: 1.79
S1P0; QPIClocks: 14419529762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419542678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209884173; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209884173; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209783766; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209783766; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008240294; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5961584; Consumed Joules: 363.87; Watts: 60.56; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1710201; Consumed DRAM Joules: 26.17; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d56
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     294 K    909 K    0.68    0.10    0.01    0.02     4032        2        1     70
   1    1     0.14   0.13   1.03    1.20      43 M     57 M    0.24    0.31    0.03    0.04     6328     6144       75     58
   2    0     0.01   0.93   0.01    0.95      80 K    311 K    0.74    0.54    0.00    0.00     4536       10        4     69
   3    1     0.06   0.07   0.86    1.20      47 M     58 M    0.18    0.18    0.07    0.09     2520     4408       15     58
   4    0     0.00   1.07   0.00    0.60      22 K     82 K    0.73    0.26    0.00    0.00      672        2        1     70
   5    1     0.09   0.09   1.01    1.20      54 M     67 M    0.19    0.17    0.06    0.07     5768     6689      128     58
   6    0     0.00   0.48   0.00    0.60      20 K     83 K    0.75    0.30    0.00    0.01      784        1        2     69
   7    1     0.04   0.20   0.19    0.65      14 M     18 M    0.18    0.22    0.04    0.05     3640     2716       17     59
   8    0     0.01   0.92   0.01    1.01      61 K    288 K    0.79    0.56    0.00    0.00     5880       12        2     69
   9    1     0.19   0.60   0.31    0.77    4972 K   9874 K    0.50    0.18    0.00    0.01        0       29       23     59
  10    0     0.00   0.95   0.00    0.60      42 K    134 K    0.68    0.33    0.00    0.00     1232        4        0     68
  11    1     0.10   0.17   0.56    1.09      25 M     31 M    0.19    0.38    0.03    0.03     2520     2561       14     58
  12    0     0.01   0.99   0.01    1.01      37 K    230 K    0.84    0.60    0.00    0.00     2912       10        1     69
  13    1     0.07   0.10   0.74    1.20      39 M     48 M    0.19    0.15    0.06    0.07      168       95      108     58
  14    0     0.00   0.58   0.00    0.60      23 K     94 K    0.75    0.36    0.00    0.01      952        1        1     69
  15    1     0.06   0.08   0.78    1.20      42 M     52 M    0.19    0.16    0.07    0.09     2240     4091       71     58
  16    0     0.01   1.29   0.00    0.65      42 K    139 K    0.69    0.39    0.00    0.00      784        3        0     69
  17    1     0.06   0.22   0.26    0.72      15 M     19 M    0.20    0.25    0.03    0.03     3584     2829       16     59
  18    0     0.00   0.52   0.00    0.60      39 K    116 K    0.66    0.28    0.00    0.01      952        1        2     69
  19    1     0.07   0.19   0.38    0.87      18 M     23 M    0.21    0.29    0.02    0.03     3136     3096       37     61
  20    0     0.00   0.46   0.00    0.60      26 K     89 K    0.71    0.26    0.00    0.01      616        3        0     70
  21    1     0.03   0.15   0.18    0.62      14 M     17 M    0.18    0.21    0.05    0.07     1904     2804       10     61
  22    0     0.00   0.41   0.00    0.61      17 K     60 K    0.72    0.21    0.00    0.01      448        0        1     71
  23    1     0.07   0.19   0.37    0.86      18 M     23 M    0.22    0.28    0.03    0.03     1456     3157       13     61
  24    0     0.00   0.95   0.00    0.60      41 K    129 K    0.68    0.28    0.00    0.00     1176        3        1     71
  25    1     0.02   0.13   0.19    0.62      14 M     18 M    0.22    0.19    0.06    0.08     1792     2881       26     60
  26    0     0.01   1.65   0.00    0.63      30 K    109 K    0.72    0.30    0.00    0.00     1512        1        0     70
  27    1     0.07   0.09   0.75    1.20      38 M     48 M    0.20    0.20    0.05    0.07      504       52       10     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.86   0.00    0.74     781 K   2777 K    0.72    0.37    0.00    0.00    26488       53       15     61
 SKT    1     0.08   0.14   0.54    1.04     392 M    494 M    0.21    0.23    0.04    0.05    35560    41552      563     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.15   0.27    1.03     393 M    497 M    0.21    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.50 %

 C1 core residency: 23.67 %; C3 core residency: 1.72 %; C6 core residency: 48.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.67 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.61     0.28     218.28       8.94         246.42
 SKT   1    45.72    35.03     303.19      21.85         487.27
---------------------------------------------------------------------------------------------------------------
       *    46.33    35.30     521.48      30.78         486.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f2e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9153.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6966.37 --|
|-- Mem Ch  2: Reads (MB/s):   110.23 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.81 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   110.23 --||-- NODE 1 Mem Read (MB/s) :  9153.45 --|
|-- NODE 0 Mem Write(MB/s) :    51.81 --||-- NODE 1 Mem Write(MB/s) :  6966.37 --|
|-- NODE 0 P. Write (T/s):      31147 --||-- NODE 1 P. Write (T/s):     167221 --|
|-- NODE 0 Memory (MB/s):      162.04 --||-- NODE 1 Memory (MB/s):    16119.81 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9263.68                --|
            |--                System Write Throughput(MB/s):       7018.18                --|
            |--               System Memory Throughput(MB/s):      16281.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6068
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M       158 K  1375 K   564 K     71 M     0       0  
 1     528           0      28 M   141 M      0       0     618 K
-----------------------------------------------------------------------
 *      38 M       158 K    29 M   142 M     71 M     0     618 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.86        Core1: 110.38        
Core2: 12.75        Core3: 120.84        
Core4: 23.27        Core5: 113.13        
Core6: 24.84        Core7: 96.79        
Core8: 24.58        Core9: 48.68        
Core10: 20.90        Core11: 139.26        
Core12: 26.25        Core13: 150.37        
Core14: 29.41        Core15: 143.53        
Core16: 29.89        Core17: 82.70        
Core18: 20.15        Core19: 84.76        
Core20: 39.53        Core21: 93.16        
Core22: 39.33        Core23: 87.73        
Core24: 28.63        Core25: 97.23        
Core26: 35.59        Core27: 117.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.77
Socket1: 116.73
DDR read Latency(ns)
Socket0: 26045.17
Socket1: 256.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.48        Core1: 111.70        
Core2: 17.41        Core3: 122.05        
Core4: 36.47        Core5: 115.16        
Core6: 41.83        Core7: 96.08        
Core8: 44.18        Core9: 43.14        
Core10: 41.64        Core11: 142.96        
Core12: 37.74        Core13: 154.24        
Core14: 43.40        Core15: 144.01        
Core16: 46.63        Core17: 81.35        
Core18: 31.35        Core19: 88.35        
Core20: 28.19        Core21: 98.24        
Core22: 40.12        Core23: 92.36        
Core24: 38.64        Core25: 100.03        
Core26: 39.27        Core27: 122.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.70
Socket1: 118.66
DDR read Latency(ns)
Socket0: 26850.43
Socket1: 249.39
irq_total: 133689.941082717
cpu_total: 26.47
cpu_0: 1.40
cpu_1: 88.84
cpu_2: 1.33
cpu_3: 99.40
cpu_4: 1.53
cpu_5: 79.27
cpu_6: 1.73
cpu_7: 28.57
cpu_8: 0.80
cpu_9: 1.93
cpu_10: 1.13
cpu_11: 54.95
cpu_12: 1.06
cpu_13: 50.63
cpu_14: 0.53
cpu_15: 47.71
cpu_16: 0.33
cpu_17: 52.23
cpu_18: 0.66
cpu_19: 43.26
cpu_20: 0.47
cpu_21: 34.68
cpu_22: 0.53
cpu_23: 34.62
cpu_24: 0.27
cpu_25: 37.41
cpu_26: 0.53
cpu_27: 75.48
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2515154678
enp4s0f1_rx_bytes_phy: 1978117638
Total_rx_bytes_phy: 4493272316
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1183825745
enp4s0f1_tx_bytes: 1194234818
Total_tx_bytes: 2378060563
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 182138
enp4s0f1_tx_packets_phy: 185642
Total_tx_packets_phy: 367780
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 314565
enp4s0f1_rx_packets_phy: 268380
Total_rx_packets_phy: 582945
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 150792
enp4s0f1_tx_packets: 151180
Total_tx_packets: 301972
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 314563
enp4s0f1_rx_packets: 268388
Total_rx_packets: 582951
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1186443947
enp4s0f1_tx_bytes_phy: 1197011787
Total_tx_bytes_phy: 2383455734
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2503045555
enp4s0f1_rx_bytes: 1970322852
Total_rx_bytes: 4473368407


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.80        Core1: 112.65        
Core2: 19.20        Core3: 121.74        
Core4: 22.35        Core5: 115.36        
Core6: 24.80        Core7: 97.53        
Core8: 28.01        Core9: 52.30        
Core10: 22.16        Core11: 144.29        
Core12: 13.52        Core13: 153.57        
Core14: 26.04        Core15: 144.79        
Core16: 32.39        Core17: 79.87        
Core18: 26.27        Core19: 89.67        
Core20: 27.65        Core21: 97.39        
Core22: 28.37        Core23: 92.25        
Core24: 29.38        Core25: 98.84        
Core26: 34.86        Core27: 123.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.51
Socket1: 118.91
DDR read Latency(ns)
Socket0: 24070.08
Socket1: 251.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.38        Core1: 112.81        
Core2: 32.70        Core3: 121.05        
Core4: 27.44        Core5: 114.60        
Core6: 25.13        Core7: 96.99        
Core8: 26.28        Core9: 45.54        
Core10: 29.69        Core11: 143.54        
Core12: 14.65        Core13: 154.66        
Core14: 18.82        Core15: 144.05        
Core16: 24.41        Core17: 81.90        
Core18: 23.98        Core19: 88.94        
Core20: 25.87        Core21: 97.31        
Core22: 30.59        Core23: 90.82        
Core24: 30.53        Core25: 97.36        
Core26: 27.64        Core27: 122.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.96
Socket1: 118.66
DDR read Latency(ns)
Socket0: 25720.23
Socket1: 251.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.00        Core1: 113.47        
Core2: 30.50        Core3: 121.00        
Core4: 28.06        Core5: 114.37        
Core6: 12.88        Core7: 100.15        
Core8: 25.36        Core9: 45.88        
Core10: 19.37        Core11: 143.89        
Core12: 22.11        Core13: 154.16        
Core14: 24.31        Core15: 144.94        
Core16: 24.04        Core17: 80.34        
Core18: 28.94        Core19: 90.07        
Core20: 36.61        Core21: 97.29        
Core22: 35.41        Core23: 91.53        
Core24: 31.75        Core25: 97.68        
Core26: 37.51        Core27: 123.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.84
Socket1: 118.99
DDR read Latency(ns)
Socket0: 25177.12
Socket1: 251.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.28        Core1: 112.93        
Core2: 33.97        Core3: 120.81        
Core4: 31.01        Core5: 114.52        
Core6: 31.36        Core7: 96.06        
Core8: 13.48        Core9: 45.48        
Core10: 25.45        Core11: 144.85        
Core12: 20.57        Core13: 154.49        
Core14: 26.76        Core15: 143.40        
Core16: 21.70        Core17: 78.66        
Core18: 27.72        Core19: 88.50        
Core20: 30.46        Core21: 97.21        
Core22: 20.15        Core23: 90.58        
Core24: 32.28        Core25: 96.51        
Core26: 37.64        Core27: 122.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.67
Socket1: 118.30
DDR read Latency(ns)
Socket0: 25225.90
Socket1: 250.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25296
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419384434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419370742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209693578; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209693578; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209861336; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209861336; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008155751; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4299745; Consumed Joules: 262.44; Watts: 43.69; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 699335; Consumed DRAM Joules: 10.70; DRAM Watts: 1.78
S1P0; QPIClocks: 14419424634; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419430406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209813865; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209813865; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209724862; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209724862; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007765971; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5939861; Consumed Joules: 362.54; Watts: 60.35; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1718130; Consumed DRAM Joules: 26.29; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6403
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.73   0.01    0.61     286 K    992 K    0.71    0.12    0.00    0.01     2576        2        1     70
   1    1     0.10   0.09   1.11    1.20      51 M     66 M    0.22    0.25    0.05    0.06     4592     4892      107     59
   2    0     0.00   0.57   0.00    0.60      30 K    140 K    0.78    0.26    0.00    0.01      728        1        1     69
   3    1     0.14   0.12   1.19    1.20      61 M     74 M    0.18    0.20    0.04    0.05     3304     4995       35     58
   4    0     0.01   1.32   0.01    0.70      51 K    214 K    0.76    0.32    0.00    0.00     1064        4        2     70
   5    1     0.10   0.10   1.01    1.20      49 M     62 M    0.22    0.19    0.05    0.06     3976     4638       10     59
   6    0     0.00   0.42   0.00    0.60      23 K    111 K    0.79    0.20    0.00    0.01      728        1        1     68
   7    1     0.03   0.16   0.21    0.65      14 M     18 M    0.23    0.21    0.04    0.06     1624     2658       31     59
   8    0     0.02   1.26   0.01    0.99      53 K    286 K    0.81    0.56    0.00    0.00     5376       14        0     67
   9    1     0.00   0.29   0.01    0.61     169 K    584 K    0.71    0.12    0.01    0.02      112        5        6     60
  10    0     0.03   1.28   0.03    1.10      89 K    494 K    0.82    0.60    0.00    0.00     4368       22        1     68
  11    1     0.06   0.09   0.74    1.20      34 M     44 M    0.22    0.24    0.05    0.07     1232     1931        4     58
  12    0     0.00   0.83   0.00    0.60      43 K    173 K    0.75    0.40    0.00    0.01     1232        2        1     69
  13    1     0.03   0.05   0.60    1.13      33 M     41 M    0.18    0.14    0.10    0.13     2464     1510        5     58
  14    0     0.02   1.98   0.01    0.77      60 K    243 K    0.75    0.48    0.00    0.00     1736        6        0     69
  15    1     0.03   0.06   0.50    1.02      33 M     39 M    0.15    0.15    0.12    0.14     1624     1688        6     58
  16    0     0.01   0.98   0.01    0.93      55 K    304 K    0.82    0.57    0.00    0.00     3024       14        1     70
  17    1     0.16   0.25   0.64    1.16      19 M     26 M    0.26    0.24    0.01    0.02     2240     2793       21     59
  18    0     0.01   1.52   0.01    0.73      37 K    150 K    0.75    0.41    0.00    0.00      448        3        1     70
  19    1     0.07   0.18   0.41    0.90      18 M     24 M    0.23    0.24    0.03    0.03     3248     3482       13     61
  20    0     0.01   1.22   0.01    0.62      71 K    320 K    0.78    0.30    0.00    0.00      896        3        0     70
  21    1     0.04   0.16   0.26    0.72      16 M     19 M    0.19    0.23    0.04    0.05     4704     2980       10     61
  22    0     0.00   0.53   0.01    0.64      90 K    321 K    0.72    0.21    0.00    0.01     2744        5        4     70
  23    1     0.03   0.12   0.29    0.75      17 M     21 M    0.20    0.22    0.05    0.06     2856     3222       55     61
  24    0     0.00   0.44   0.00    0.60      56 K    271 K    0.79    0.16    0.00    0.02      952        2        0     70
  25    1     0.06   0.19   0.32    0.80      16 M     21 M    0.22    0.20    0.03    0.03     3584     3072       56     59
  26    0     0.00   0.78   0.00    0.60      33 K    138 K    0.76    0.22    0.00    0.01     2352        3        0     70
  27    1     0.16   0.16   0.99    1.20      35 M     47 M    0.26    0.36    0.02    0.03     1904     4644       84     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.77     984 K   4163 K    0.76    0.38    0.00    0.00    28224       82       12     61
 SKT    1     0.07   0.13   0.59    1.07     401 M    508 M    0.21    0.23    0.04    0.05    37464    42510      443     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.14   0.30    1.07     402 M    512 M    0.22    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   84 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.09 %

 C1 core residency: 18.60 %; C3 core residency: 1.05 %; C6 core residency: 52.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     18 G   |   19%    19%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.26     219.26       8.90         215.92
 SKT   1    45.28    35.05     304.64      21.94         475.29
---------------------------------------------------------------------------------------------------------------
       *    45.85    35.32     523.90      30.84         474.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65db
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9281.09 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6965.29 --|
|-- Mem Ch  2: Reads (MB/s):   106.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    53.20 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   106.13 --||-- NODE 1 Mem Read (MB/s) :  9281.09 --|
|-- NODE 0 Mem Write(MB/s) :    53.20 --||-- NODE 1 Mem Write(MB/s) :  6965.29 --|
|-- NODE 0 P. Write (T/s):      31169 --||-- NODE 1 P. Write (T/s):     169024 --|
|-- NODE 0 Memory (MB/s):      159.33 --||-- NODE 1 Memory (MB/s):    16246.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9387.23                --|
            |--                System Write Throughput(MB/s):       7018.49                --|
            |--               System Memory Throughput(MB/s):      16405.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6711
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      34 M       233 K   753 K   539 K     75 M     0     108  
 1    5412           0      22 M   136 M    504       0     408 K
-----------------------------------------------------------------------
 *      34 M       233 K    23 M   137 M     75 M     0     408 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.17        Core1: 127.27        
Core2: 41.14        Core3: 129.26        
Core4: 36.63        Core5: 132.13        
Core6: 41.91        Core7: 107.08        
Core8: 18.52        Core9: 78.67        
Core10: 38.71        Core11: 149.35        
Core12: 40.64        Core13: 158.78        
Core14: 38.26        Core15: 159.48        
Core16: 30.23        Core17: 103.93        
Core18: 37.99        Core19: 87.66        
Core20: 37.86        Core21: 102.47        
Core22: 28.34        Core23: 113.41        
Core24: 43.68        Core25: 102.96        
Core26: 41.62        Core27: 162.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.55
Socket1: 133.70
DDR read Latency(ns)
Socket0: 27810.63
Socket1: 287.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.25        Core1: 132.15        
Core2: 11.22        Core3: 130.53        
Core4: 23.78        Core5: 130.98        
Core6: 30.97        Core7: 108.91        
Core8: 25.91        Core9: 79.10        
Core10: 26.70        Core11: 151.50        
Core12: 21.99        Core13: 161.55        
Core14: 23.15        Core15: 162.32        
Core16: 35.26        Core17: 106.56        
Core18: 36.88        Core19: 94.77        
Core20: 37.70        Core21: 103.44        
Core22: 31.59        Core23: 107.63        
Core24: 28.62        Core25: 103.23        
Core26: 31.45        Core27: 165.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 135.88
DDR read Latency(ns)
Socket0: 25964.03
Socket1: 289.56
irq_total: 88805.8586289011
cpu_total: 25.27
cpu_0: 1.53
cpu_1: 82.86
cpu_2: 0.93
cpu_3: 82.46
cpu_4: 0.40
cpu_5: 81.13
cpu_6: 0.40
cpu_7: 30.56
cpu_8: 0.73
cpu_9: 32.56
cpu_10: 0.40
cpu_11: 60.13
cpu_12: 0.33
cpu_13: 57.94
cpu_14: 0.20
cpu_15: 52.03
cpu_16: 0.33
cpu_17: 36.54
cpu_18: 0.47
cpu_19: 34.15
cpu_20: 1.00
cpu_21: 29.04
cpu_22: 1.06
cpu_23: 30.70
cpu_24: 0.66
cpu_25: 34.09
cpu_26: 0.40
cpu_27: 54.68
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 326989
enp4s0f1_rx_packets_phy: 270415
Total_rx_packets_phy: 597404
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2706110985
enp4s0f1_rx_bytes_phy: 2027672681
Total_rx_bytes_phy: 4733783666
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1090439625
enp4s0f1_tx_bytes: 1103686612
Total_tx_bytes: 2194126237
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 164308
enp4s0f1_tx_packets_phy: 165641
Total_tx_packets_phy: 329949
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 326972
enp4s0f1_rx_packets: 270393
Total_rx_packets: 597365
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 130486
enp4s0f1_tx_packets: 129771
Total_tx_packets: 260257
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1093173873
enp4s0f1_tx_bytes_phy: 1106554284
Total_tx_bytes_phy: 2199728157
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2692788560
enp4s0f1_rx_bytes: 2017449391
Total_rx_bytes: 4710237951


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.96        Core1: 137.36        
Core2: 14.13        Core3: 132.49        
Core4: 28.54        Core5: 129.85        
Core6: 28.29        Core7: 111.69        
Core8: 26.05        Core9: 77.63        
Core10: 26.85        Core11: 155.80        
Core12: 28.43        Core13: 163.96        
Core14: 33.53        Core15: 164.61        
Core16: 21.59        Core17: 108.04        
Core18: 38.51        Core19: 108.24        
Core20: 28.74        Core21: 104.82        
Core22: 33.31        Core23: 110.18        
Core24: 22.81        Core25: 105.01        
Core26: 26.83        Core27: 167.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.59
Socket1: 138.73
DDR read Latency(ns)
Socket0: 24253.13
Socket1: 292.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.38        Core1: 130.71        
Core2: 30.59        Core3: 132.12        
Core4: 27.69        Core5: 131.76        
Core6: 11.45        Core7: 110.77        
Core8: 27.86        Core9: 77.59        
Core10: 22.73        Core11: 151.29        
Core12: 21.75        Core13: 161.84        
Core14: 27.59        Core15: 162.34        
Core16: 31.15        Core17: 102.94        
Core18: 48.41        Core19: 96.61        
Core20: 28.24        Core21: 103.45        
Core22: 34.55        Core23: 112.06        
Core24: 26.35        Core25: 104.67        
Core26: 20.13        Core27: 165.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.11
Socket1: 136.18
DDR read Latency(ns)
Socket0: 25650.51
Socket1: 290.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.80        Core1: 127.06        
Core2: 23.46        Core3: 129.22        
Core4: 28.62        Core5: 131.62        
Core6: 24.11        Core7: 107.75        
Core8: 30.05        Core9: 75.67        
Core10: 22.36        Core11: 150.24        
Core12: 41.13        Core13: 160.35        
Core14: 50.16        Core15: 161.52        
Core16: 48.06        Core17: 104.42        
Core18: 27.56        Core19: 89.01        
Core20: 39.92        Core21: 103.19        
Core22: 46.72        Core23: 113.25        
Core24: 36.06        Core25: 106.70        
Core26: 28.39        Core27: 163.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.56
Socket1: 134.29
DDR read Latency(ns)
Socket0: 27982.93
Socket1: 290.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.21        Core1: 129.08        
Core2: 45.93        Core3: 127.84        
Core4: 42.04        Core5: 131.76        
Core6: 22.56        Core7: 107.36        
Core8: 30.86        Core9: 76.15        
Core10: 8.72        Core11: 149.81        
Core12: 25.20        Core13: 159.41        
Core14: 29.21        Core15: 161.20        
Core16: 37.30        Core17: 106.15        
Core18: 42.29        Core19: 90.63        
Core20: 45.43        Core21: 102.04        
Core22: 42.24        Core23: 109.77        
Core24: 44.09        Core25: 104.99        
Core26: 35.32        Core27: 163.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 134.26
DDR read Latency(ns)
Socket0: 27447.63
Socket1: 287.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26984
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422106090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422110890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211064361; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211064361; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211176652; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211176652; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009321071; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4227835; Consumed Joules: 258.05; Watts: 42.95; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 699590; Consumed DRAM Joules: 10.70; DRAM Watts: 1.78
S1P0; QPIClocks: 14422194550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422199546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211214495; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211214495; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211113084; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211113084; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009071509; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5784564; Consumed Joules: 353.06; Watts: 58.77; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1706269; Consumed DRAM Joules: 26.11; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a9d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.90   0.02    0.76     354 K   1143 K    0.69    0.28    0.00    0.01     5768       17        3     69
   1    1     0.08   0.08   1.02    1.20      52 M     65 M    0.20    0.20    0.07    0.08     3808     4457       64     58
   2    0     0.00   0.72   0.00    0.60      35 K    152 K    0.76    0.34    0.00    0.01     1008        3        1     69
   3    1     0.11   0.10   1.07    1.20      56 M     69 M    0.18    0.19    0.05    0.06     4536     6969       29     58
   4    0     0.00   0.70   0.00    0.60      45 K    136 K    0.66    0.33    0.00    0.01     1624        4        2     70
   5    1     0.09   0.09   0.93    1.20      47 M     59 M    0.20    0.21    0.06    0.07     2912     4513       18     59
   6    0     0.00   1.49   0.00    0.67      23 K     86 K    0.72    0.34    0.00    0.00      560        5        0     69
   7    1     0.09   0.32   0.29    0.77      14 M     18 M    0.22    0.21    0.01    0.02     1512     2380       21     59
   8    0     0.00   1.08   0.00    0.65      33 K    135 K    0.75    0.39    0.00    0.00      560        2        0     69
   9    1     0.15   0.62   0.24    0.69    3960 K   7602 K    0.48    0.36    0.00    0.01      168       64       25     59
  10    0     0.01   0.98   0.01    0.99      40 K    245 K    0.83    0.58    0.00    0.00     3024       11        1     68
  11    1     0.08   0.11   0.71    1.20      36 M     45 M    0.20    0.18    0.04    0.06     1792     1815       37     58
  12    0     0.00   0.59   0.00    0.60      31 K    100 K    0.69    0.36    0.00    0.01     2184        2        1     69
  13    1     0.06   0.10   0.63    1.18      30 M     38 M    0.20    0.30    0.05    0.06     2464     4038        3     58
  14    0     0.00   1.11   0.00    0.60      27 K     77 K    0.64    0.31    0.00    0.00      784        0        1     69
  15    1     0.03   0.06   0.60    1.14      35 M     42 M    0.18    0.15    0.10    0.12     1176     1945       22     58
  16    0     0.02   1.09   0.02    1.08      90 K    448 K    0.80    0.60    0.00    0.00     4536       23        0     70
  17    1     0.07   0.21   0.35    0.85      17 M     22 M    0.25    0.27    0.02    0.03     3024     2910       17     59
  18    0     0.01   1.57   0.01    0.73      54 K    166 K    0.67    0.41    0.00    0.00     2128        3        1     70
  19    1     0.04   0.12   0.29    0.76      17 M     22 M    0.20    0.24    0.05    0.06     3976     3466       33     61
  20    0     0.00   0.49   0.00    0.60      19 K     88 K    0.78    0.30    0.00    0.01     2632        2        1     70
  21    1     0.04   0.16   0.24    0.68      16 M     20 M    0.18    0.23    0.04    0.05     1344     3151       15     61
  22    0     0.00   0.59   0.00    0.60      40 K    156 K    0.74    0.31    0.00    0.01     1008        2        1     70
  23    1     0.03   0.16   0.21    0.66      14 M     18 M    0.18    0.22    0.05    0.06     3808     2655        7     61
  24    0     0.00   1.37   0.00    0.60      33 K    103 K    0.68    0.26    0.00    0.00     1624        3        0     70
  25    1     0.11   0.27   0.42    0.93      14 M     19 M    0.23    0.30    0.01    0.02     2464     2519       18     59
  26    0     0.00   0.56   0.00    0.60      24 K     87 K    0.72    0.33    0.00    0.01      560        1        0     70
  27    1     0.05   0.09   0.60    1.14      30 M     37 M    0.20    0.27    0.06    0.07     2184     4052       18     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.00   0.01    0.78     855 K   3128 K    0.73    0.41    0.00    0.00    28000       78       12     61
 SKT    1     0.07   0.14   0.54    1.04     389 M    487 M    0.20    0.22    0.04    0.05    35168    44934      327     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.15   0.27    1.03     390 M    491 M    0.21    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.60 %

 C1 core residency: 23.84 %; C3 core residency: 0.55 %; C6 core residency: 49.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.58     0.29     218.85       9.02         218.58
 SKT   1    45.13    35.41     303.33      21.86         484.41
---------------------------------------------------------------------------------------------------------------
       *    45.71    35.70     522.19      30.88         484.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c71
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9051.66 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7060.86 --|
|-- Mem Ch  2: Reads (MB/s):   106.76 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.75 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   106.76 --||-- NODE 1 Mem Read (MB/s) :  9051.66 --|
|-- NODE 0 Mem Write(MB/s) :    50.75 --||-- NODE 1 Mem Write(MB/s) :  7060.86 --|
|-- NODE 0 P. Write (T/s):      31159 --||-- NODE 1 P. Write (T/s):     155244 --|
|-- NODE 0 Memory (MB/s):      157.51 --||-- NODE 1 Memory (MB/s):    16112.53 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9158.43                --|
            |--                System Write Throughput(MB/s):       7111.61                --|
            |--               System Memory Throughput(MB/s):      16270.04                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6daa
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      39 M       193 K  2402 K  6353 K     75 M     0      72  
 1     492          12      27 M   144 M      0       0     575 K
-----------------------------------------------------------------------
 *      39 M       193 K    29 M   150 M     75 M     0     575 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.87        Core1: 123.09        
Core2: 26.46        Core3: 124.51        
Core4: 25.67        Core5: 107.66        
Core6: 25.46        Core7: 92.38        
Core8: 23.83        Core9: 75.82        
Core10: 28.86        Core11: 139.27        
Core12: 11.88        Core13: 148.74        
Core14: 22.98        Core15: 131.65        
Core16: 27.33        Core17: 106.36        
Core18: 38.92        Core19: 93.19        
Core20: 26.80        Core21: 92.98        
Core22: 32.63        Core23: 80.58        
Core24: 27.43        Core25: 89.79        
Core26: 35.02        Core27: 143.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.85
Socket1: 120.58
DDR read Latency(ns)
Socket0: 25934.51
Socket1: 265.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.85        Core1: 122.48        
Core2: 30.40        Core3: 122.78        
Core4: 26.73        Core5: 106.90        
Core6: 27.00        Core7: 90.33        
Core8: 12.06        Core9: 78.50        
Core10: 24.33        Core11: 137.30        
Core12: 23.02        Core13: 147.21        
Core14: 26.19        Core15: 130.46        
Core16: 29.94        Core17: 105.14        
Core18: 32.13        Core19: 92.28        
Core20: 27.09        Core21: 92.55        
Core22: 28.78        Core23: 81.20        
Core24: 30.30        Core25: 88.38        
Core26: 30.18        Core27: 140.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.32
Socket1: 119.32
DDR read Latency(ns)
Socket0: 25877.12
Socket1: 266.74
irq_total: 124843.871428489
cpu_total: 24.71
cpu_0: 1.59
cpu_1: 77.08
cpu_2: 0.40
cpu_3: 81.79
cpu_4: 0.66
cpu_5: 84.72
cpu_6: 0.66
cpu_7: 45.05
cpu_8: 0.66
cpu_9: 11.63
cpu_10: 0.60
cpu_11: 48.97
cpu_12: 0.60
cpu_13: 71.03
cpu_14: 0.40
cpu_15: 59.93
cpu_16: 0.66
cpu_17: 15.68
cpu_18: 0.80
cpu_19: 36.81
cpu_20: 0.27
cpu_21: 21.46
cpu_22: 0.53
cpu_23: 31.83
cpu_24: 0.86
cpu_25: 43.12
cpu_26: 0.60
cpu_27: 53.09
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 314157
enp4s0f1_rx_packets: 270573
Total_rx_packets: 584730
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 175636
enp4s0f1_tx_packets_phy: 189130
Total_tx_packets_phy: 364766
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 314158
enp4s0f1_rx_packets_phy: 270566
Total_rx_packets_phy: 584724
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1190201103
enp4s0f1_tx_bytes: 1181741509
Total_tx_bytes: 2371942612
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2550849829
enp4s0f1_rx_bytes: 2087410556
Total_rx_bytes: 4638260385
enp130s0f0_rx_bytes_phy: 4
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2563784399
enp4s0f1_rx_bytes_phy: 2096643690
Total_rx_bytes_phy: 4660428093
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1192854946
enp4s0f1_tx_bytes_phy: 1184648991
Total_tx_bytes_phy: 2377503937
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 143580
enp4s0f1_tx_packets: 152894
Total_tx_packets: 296474


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.29        Core1: 120.96        
Core2: 27.85        Core3: 112.69        
Core4: 34.03        Core5: 103.13        
Core6: 37.94        Core7: 83.96        
Core8: 35.50        Core9: 77.94        
Core10: 29.61        Core11: 137.44        
Core12: 32.59        Core13: 136.25        
Core14: 38.25        Core15: 129.31        
Core16: 30.29        Core17: 101.32        
Core18: 45.37        Core19: 91.09        
Core20: 30.10        Core21: 88.85        
Core22: 20.51        Core23: 74.32        
Core24: 37.93        Core25: 81.95        
Core26: 26.96        Core27: 130.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.09
Socket1: 113.43
DDR read Latency(ns)
Socket0: 24448.84
Socket1: 264.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.92        Core1: 116.40        
Core2: 39.03        Core3: 110.44        
Core4: 35.25        Core5: 105.36        
Core6: 35.26        Core7: 81.86        
Core8: 30.85        Core9: 74.13        
Core10: 25.12        Core11: 141.98        
Core12: 29.25        Core13: 155.14        
Core14: 29.32        Core15: 138.02        
Core16: 21.17        Core17: 108.53        
Core18: 28.31        Core19: 93.67        
Core20: 26.16        Core21: 91.46        
Core22: 12.43        Core23: 79.17        
Core24: 23.75        Core25: 85.87        
Core26: 36.48        Core27: 133.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.07
Socket1: 117.06
DDR read Latency(ns)
Socket0: 24019.53
Socket1: 245.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.00        Core1: 114.26        
Core2: 29.29        Core3: 109.91        
Core4: 26.12        Core5: 106.83        
Core6: 30.31        Core7: 83.12        
Core8: 28.65        Core9: 66.93        
Core10: 27.38        Core11: 139.18        
Core12: 19.70        Core13: 154.11        
Core14: 12.90        Core15: 134.30        
Core16: 25.23        Core17: 105.58        
Core18: 25.35        Core19: 92.36        
Core20: 26.54        Core21: 91.71        
Core22: 25.16        Core23: 77.11        
Core24: 24.43        Core25: 85.80        
Core26: 28.82        Core27: 134.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.23
Socket1: 116.08
DDR read Latency(ns)
Socket0: 23380.86
Socket1: 245.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.89        Core1: 110.69        
Core2: 31.54        Core3: 108.94        
Core4: 29.28        Core5: 112.18        
Core6: 26.38        Core7: 84.75        
Core8: 33.34        Core9: 70.84        
Core10: 13.47        Core11: 138.16        
Core12: 27.80        Core13: 153.50        
Core14: 31.04        Core15: 136.27        
Core16: 25.17        Core17: 106.86        
Core18: 25.84        Core19: 88.06        
Core20: 31.41        Core21: 92.76        
Core22: 19.07        Core23: 90.53        
Core24: 23.33        Core25: 87.08        
Core26: 28.10        Core27: 135.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.12
Socket1: 117.37
DDR read Latency(ns)
Socket0: 24291.39
Socket1: 249.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28690
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418898234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418909670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209462191; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209462191; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209574290; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209574290; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007988098; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4308489; Consumed Joules: 262.97; Watts: 43.78; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 700263; Consumed DRAM Joules: 10.71; DRAM Watts: 1.78
S1P0; QPIClocks: 14418996918; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419003250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209609530; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209609530; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209516993; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209516993; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008198401; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6047810; Consumed Joules: 369.13; Watts: 61.45; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1722459; Consumed DRAM Joules: 26.35; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7149
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.37   0.01    0.60     317 K    980 K    0.68    0.09    0.01    0.02     3696        4        2     70
   1    1     0.12   0.11   1.11    1.20      45 M     60 M    0.24    0.28    0.04    0.05     4592     7087       68     58
   2    0     0.02   1.08   0.02    1.05      88 K    470 K    0.81    0.59    0.00    0.00     4480       14        0     69
   3    1     0.17   0.16   1.10    1.20      46 M     57 M    0.20    0.25    0.03    0.03     4872     4363       39     58
   4    0     0.02   1.45   0.02    0.94      62 K    324 K    0.81    0.56    0.00    0.00     3416        8        1     70
   5    1     0.09   0.09   1.10    1.20      54 M     69 M    0.21    0.18    0.06    0.07     5208     7770       15     58
   6    0     0.01   1.03   0.01    0.88      65 K    312 K    0.79    0.55    0.00    0.00     3752       16        1     69
   7    1     0.10   0.22   0.44    0.96      16 M     21 M    0.21    0.26    0.02    0.02     1232     2991       30     59
   8    0     0.00   0.68   0.00    0.60      20 K     93 K    0.78    0.36    0.00    0.01      560        3        0     68
   9    1     0.06   0.64   0.10    0.64    1895 K   3803 K    0.50    0.21    0.00    0.01      224       91       29     59
  10    0     0.00   0.59   0.00    0.60      25 K    104 K    0.76    0.37    0.00    0.01      560        3        0     68
  11    1     0.07   0.11   0.64    1.17      27 M     35 M    0.22    0.30    0.04    0.05     2520     2958        5     58
  12    0     0.00   0.63   0.00    0.60      32 K    127 K    0.74    0.36    0.00    0.01      392        3        0     69
  13    1     0.05   0.05   0.95    1.20      46 M     58 M    0.19    0.18    0.10    0.12     3472     5942        5     58
  14    0     0.00   0.66   0.00    0.60      38 K    129 K    0.70    0.35    0.00    0.01     1008        2        0     69
  15    1     0.08   0.09   0.86    1.20      42 M     52 M    0.20    0.21    0.06    0.07     2184     3456      107     58
  16    0     0.01   1.71   0.01    0.72      37 K    130 K    0.71    0.41    0.00    0.00     1288        2        0     70
  17    1     0.01   0.08   0.17    0.62      15 M     17 M    0.15    0.19    0.11    0.12     1400     2773        3     59
  18    0     0.00   0.56   0.00    0.60      26 K    113 K    0.76    0.26    0.00    0.01     1008        3        0     69
  19    1     0.08   0.18   0.46    0.97      18 M     23 M    0.22    0.29    0.02    0.03     2632     3694       58     60
  20    0     0.00   0.54   0.00    0.60      31 K    112 K    0.72    0.29    0.00    0.01      448        2        1     70
  21    1     0.03   0.14   0.21    0.66      15 M     18 M    0.18    0.21    0.05    0.06     1400     2921       10     61
  22    0     0.00   1.06   0.00    0.61      79 K    191 K    0.58    0.31    0.00    0.00     3248        6        4     70
  23    1     0.03   0.11   0.30    0.77      17 M     21 M    0.20    0.21    0.05    0.07     1904     3442       42     61
  24    0     0.00   0.48   0.00    0.60      19 K     92 K    0.79    0.26    0.00    0.01      784        3        0     71
  25    1     0.09   0.19   0.45    0.97      16 M     21 M    0.22    0.32    0.02    0.03     3584     3159       52     59
  26    0     0.00   0.42   0.00    0.60      12 K     65 K    0.81    0.25    0.00    0.01     3416        4        0     70
  27    1     0.06   0.10   0.65    1.14      32 M     40 M    0.20    0.20    0.05    0.06     1288     2313       55     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.98   0.01    0.77     858 K   3249 K    0.74    0.40    0.00    0.00    28056       73        8     61
 SKT    1     0.08   0.12   0.61    1.08     398 M    502 M    0.21    0.23    0.04    0.05    36512    52960      518     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.13   0.31    1.07     398 M    506 M    0.21    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   86 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.71 %

 C1 core residency: 19.41 %; C3 core residency: 0.73 %; C6 core residency: 51.15 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.02 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    19%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.58     0.28     219.58       8.97         231.20
 SKT   1    45.07    35.24     309.53      21.98         481.79
---------------------------------------------------------------------------------------------------------------
       *    45.64    35.52     529.11      30.95         481.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7322
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9370.39 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6927.82 --|
|-- Mem Ch  2: Reads (MB/s):   107.72 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    52.23 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   107.72 --||-- NODE 1 Mem Read (MB/s) :  9370.39 --|
|-- NODE 0 Mem Write(MB/s) :    52.23 --||-- NODE 1 Mem Write(MB/s) :  6927.82 --|
|-- NODE 0 P. Write (T/s):      31166 --||-- NODE 1 P. Write (T/s):     170075 --|
|-- NODE 0 Memory (MB/s):      159.94 --||-- NODE 1 Memory (MB/s):    16298.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9478.10                --|
            |--                System Write Throughput(MB/s):       6980.05                --|
            |--               System Memory Throughput(MB/s):      16458.15                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 745b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      33 M       206 K  1089 K   482 K     74 M   144     144  
 1     492          12      21 M   134 M      0       0     505 K
-----------------------------------------------------------------------
 *      33 M       206 K    22 M   134 M     74 M   144     505 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.98        Core1: 142.06        
Core2: 39.03        Core3: 148.56        
Core4: 25.88        Core5: 144.60        
Core6: 11.48        Core7: 119.79        
Core8: 22.98        Core9: 69.44        
Core10: 26.88        Core11: 158.60        
Core12: 22.28        Core13: 170.14        
Core14: 24.80        Core15: 158.52        
Core16: 34.82        Core17: 106.57        
Core18: 44.23        Core19: 96.29        
Core20: 41.59        Core21: 117.09        
Core22: 27.79        Core23: 105.75        
Core24: 34.42        Core25: 115.25        
Core26: 29.71        Core27: 162.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 143.21
DDR read Latency(ns)
Socket0: 25574.83
Socket1: 294.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.65        Core1: 144.04        
Core2: 32.09        Core3: 153.23        
Core4: 27.60        Core5: 144.45        
Core6: 35.19        Core7: 122.68        
Core8: 29.21        Core9: 73.32        
Core10: 38.39        Core11: 159.79        
Core12: 35.54        Core13: 175.01        
Core14: 40.14        Core15: 160.68        
Core16: 37.31        Core17: 115.57        
Core18: 41.56        Core19: 99.13        
Core20: 41.68        Core21: 128.83        
Core22: 42.84        Core23: 104.82        
Core24: 35.52        Core25: 118.66        
Core26: 27.84        Core27: 166.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.68
Socket1: 146.19
DDR read Latency(ns)
Socket0: 27449.03
Socket1: 296.73
irq_total: 114300.049277749
cpu_total: 26.04
cpu_0: 1.93
cpu_1: 85.44
cpu_2: 0.80
cpu_3: 77.13
cpu_4: 0.40
cpu_5: 79.79
cpu_6: 0.53
cpu_7: 26.60
cpu_8: 0.86
cpu_9: 9.64
cpu_10: 0.60
cpu_11: 64.56
cpu_12: 0.60
cpu_13: 52.93
cpu_14: 0.27
cpu_15: 64.56
cpu_16: 0.20
cpu_17: 38.03
cpu_18: 0.20
cpu_19: 46.61
cpu_20: 0.40
cpu_21: 33.44
cpu_22: 0.80
cpu_23: 41.89
cpu_24: 0.33
cpu_25: 34.97
cpu_26: 0.86
cpu_27: 64.63
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2697725884
enp4s0f1_rx_bytes_phy: 1995934305
Total_rx_bytes_phy: 4693660189
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 125180
enp4s0f1_tx_packets: 124335
Total_tx_packets: 249515
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1066017630
enp4s0f1_tx_bytes: 1076536885
Total_tx_bytes: 2142554515
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1068661607
enp4s0f1_tx_bytes_phy: 1079339561
Total_tx_bytes_phy: 2148001168
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 327720
enp4s0f1_rx_packets_phy: 269955
Total_rx_packets_phy: 597675
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 327734
enp4s0f1_rx_packets: 269970
Total_rx_packets: 597704
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 159110
enp4s0f1_tx_packets_phy: 159798
Total_tx_packets_phy: 318908
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2684170220
enp4s0f1_rx_bytes: 1985754127
Total_rx_bytes: 4669924347


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.94        Core1: 143.53        
Core2: 34.85        Core3: 148.87        
Core4: 28.20        Core5: 144.62        
Core6: 23.54        Core7: 116.97        
Core8: 11.21        Core9: 70.26        
Core10: 18.32        Core11: 160.00        
Core12: 22.66        Core13: 171.68        
Core14: 41.98        Core15: 161.94        
Core16: 40.53        Core17: 114.33        
Core18: 40.15        Core19: 93.05        
Core20: 26.82        Core21: 123.74        
Core22: 31.05        Core23: 105.54        
Core24: 26.81        Core25: 118.84        
Core26: 39.13        Core27: 164.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.43
Socket1: 144.55
DDR read Latency(ns)
Socket0: 26513.85
Socket1: 296.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.38        Core1: 142.96        
Core2: 29.54        Core3: 151.80        
Core4: 37.58        Core5: 144.04        
Core6: 37.49        Core7: 127.95        
Core8: 27.59        Core9: 74.06        
Core10: 23.61        Core11: 161.75        
Core12: 10.78        Core13: 177.84        
Core14: 19.99        Core15: 163.74        
Core16: 24.76        Core17: 113.70        
Core18: 25.39        Core19: 97.68        
Core20: 36.75        Core21: 132.18        
Core22: 28.92        Core23: 111.03        
Core24: 30.65        Core25: 123.40        
Core26: 33.00        Core27: 168.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.05
Socket1: 147.38
DDR read Latency(ns)
Socket0: 25561.84
Socket1: 296.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.49        Core1: 143.62        
Core2: 35.78        Core3: 153.58        
Core4: 36.93        Core5: 144.60        
Core6: 33.38        Core7: 126.79        
Core8: 26.70        Core9: 71.48        
Core10: 28.74        Core11: 161.22        
Core12: 26.08        Core13: 172.62        
Core14: 11.57        Core15: 160.62        
Core16: 26.81        Core17: 109.63        
Core18: 28.71        Core19: 96.80        
Core20: 27.01        Core21: 131.02        
Core22: 30.30        Core23: 112.39        
Core24: 28.12        Core25: 119.14        
Core26: 23.25        Core27: 165.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.53
Socket1: 146.13
DDR read Latency(ns)
Socket0: 25312.70
Socket1: 297.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.93        Core1: 143.52        
Core2: 29.07        Core3: 151.76        
Core4: 21.12        Core5: 143.68        
Core6: 34.99        Core7: 125.48        
Core8: 32.23        Core9: 68.42        
Core10: 35.12        Core11: 161.90        
Core12: 28.59        Core13: 174.97        
Core14: 10.76        Core15: 161.49        
Core16: 25.35        Core17: 112.23        
Core18: 27.57        Core19: 94.97        
Core20: 27.47        Core21: 128.22        
Core22: 26.68        Core23: 106.05        
Core24: 25.29        Core25: 119.75        
Core26: 29.31        Core27: 164.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.29
Socket1: 145.65
DDR read Latency(ns)
Socket0: 26076.47
Socket1: 295.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30403
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409556242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409563102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204789264; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204789264; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204884143; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204884143; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004084868; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4215666; Consumed Joules: 257.30; Watts: 42.86; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 701290; Consumed DRAM Joules: 10.73; DRAM Watts: 1.79
S1P0; QPIClocks: 14409654630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409657214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204926169; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204926169; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204838392; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204838392; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004688902; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5963788; Consumed Joules: 364.00; Watts: 60.63; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1713763; Consumed DRAM Joules: 26.22; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 77f5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.65   0.01    0.60     331 K    990 K    0.67    0.12    0.00    0.01     4480        3        1     69
   1    1     0.12   0.12   1.01    1.20      47 M     60 M    0.22    0.18    0.04    0.05     3136     3942       92     59
   2    0     0.00   0.44   0.00    0.60      27 K    105 K    0.74    0.22    0.00    0.01     1848        2        1     69
   3    1     0.10   0.11   0.88    1.20      44 M     54 M    0.17    0.16    0.05    0.06     4592     4195       16     58
   4    0     0.00   0.60   0.00    0.60      25 K    105 K    0.75    0.31    0.00    0.01     1120        2        0     70
   5    1     0.06   0.07   0.93    1.20      49 M     61 M    0.20    0.18    0.08    0.10     5992     5024       20     59
   6    0     0.01   1.01   0.01    1.03      45 K    313 K    0.86    0.59    0.00    0.00     4424       16        1     67
   7    1     0.03   0.18   0.19    0.64      13 M     17 M    0.19    0.21    0.04    0.05     2800     2582       16     59
   8    0     0.01   1.01   0.01    1.02      30 K    223 K    0.86    0.60    0.00    0.00     2464        8        1     68
   9    1     0.05   0.58   0.09    0.64    1292 K   2700 K    0.52    0.33    0.00    0.01       56       49       18     60
  10    0     0.01   1.01   0.01    0.96      33 K    235 K    0.86    0.60    0.00    0.00     1680        8        0     68
  11    1     0.08   0.10   0.74    1.20      36 M     45 M    0.20    0.20    0.05    0.06     2072     1969       18     58
  12    0     0.00   0.53   0.00    0.64      34 K    100 K    0.66    0.32    0.00    0.01     1848        2        2     69
  13    1     0.04   0.07   0.55    1.07      33 M     40 M    0.17    0.15    0.09    0.11      896     1977        8     59
  14    0     0.00   0.60   0.00    0.60      36 K    121 K    0.70    0.34    0.00    0.01     1064        3        1     69
  15    1     0.08   0.10   0.74    1.20      36 M     46 M    0.21    0.19    0.05    0.06     1624     1870       55     58
  16    0     0.00   0.57   0.00    0.60      74 K    153 K    0.52    0.29    0.00    0.01     2128        5        2     69
  17    1     0.08   0.23   0.33    0.83      15 M     18 M    0.20    0.29    0.02    0.02     2688     2780       25     58
  18    0     0.00   0.50   0.00    0.60      39 K    117 K    0.66    0.26    0.00    0.01     1008        3        0     69
  19    1     0.09   0.20   0.44    0.96      16 M     21 M    0.24    0.34    0.02    0.02     2464     2962       34     60
  20    0     0.00   1.41   0.00    0.63      32 K    103 K    0.68    0.31    0.00    0.00     1120        2        2     69
  21    1     0.05   0.23   0.24    0.69      14 M     18 M    0.20    0.19    0.03    0.03     3136     2948       13     61
  22    0     0.00   0.77   0.00    0.60      42 K    125 K    0.66    0.32    0.00    0.01     1344        3        1     70
  23    1     0.06   0.17   0.34    0.82      17 M     21 M    0.21    0.27    0.03    0.04     1120     3158       33     61
  24    0     0.01   1.55   0.01    0.73      56 K    179 K    0.68    0.31    0.00    0.00      784        2        2     71
  25    1     0.06   0.22   0.26    0.72      14 M     19 M    0.24    0.19    0.03    0.03     3024     2671       86     60
  26    0     0.00   0.43   0.00    0.60      22 K     88 K    0.74    0.27    0.00    0.01     2072        2        0     70
  27    1     0.10   0.12   0.79    1.20      36 M     47 M    0.22    0.22    0.04    0.05     1792     4381       18     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.89   0.01    0.75     834 K   2965 K    0.72    0.38    0.00    0.00    27384       61       13     61
 SKT    1     0.07   0.13   0.54    1.05     377 M    475 M    0.21    0.20    0.04    0.05    35392    40508      452     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.14   0.27    1.05     378 M    478 M    0.21    0.20    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.93 %

 C1 core residency: 23.26 %; C3 core residency: 1.79 %; C6 core residency: 49.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.55     0.27     217.98       8.95         224.17
 SKT   1    46.24    35.09     303.16      21.97         536.87
---------------------------------------------------------------------------------------------------------------
       *    46.79    35.36     521.14      30.93         536.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 79ce
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8986.97 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7087.03 --|
|-- Mem Ch  2: Reads (MB/s):   117.41 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    57.86 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   117.41 --||-- NODE 1 Mem Read (MB/s) :  8986.97 --|
|-- NODE 0 Mem Write(MB/s) :    57.86 --||-- NODE 1 Mem Write(MB/s) :  7087.03 --|
|-- NODE 0 P. Write (T/s):      31170 --||-- NODE 1 P. Write (T/s):     149809 --|
|-- NODE 0 Memory (MB/s):      175.27 --||-- NODE 1 Memory (MB/s):    16073.99 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9104.38                --|
            |--                System Write Throughput(MB/s):       7144.89                --|
            |--               System Memory Throughput(MB/s):      16249.27                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b06
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M       154 K  1295 K   450 K     71 M     0      36  
 1     492          12      23 M   141 M    252      12     649 K
-----------------------------------------------------------------------
 *      38 M       154 K    24 M   142 M     71 M    12     649 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.32        Core1: 122.53        
Core2: 35.44        Core3: 129.44        
Core4: 41.13        Core5: 125.21        
Core6: 43.42        Core7: 106.53        
Core8: 41.53        Core9: 63.96        
Core10: 40.31        Core11: 133.05        
Core12: 38.78        Core13: 154.11        
Core14: 42.88        Core15: 142.97        
Core16: 44.02        Core17: 104.10        
Core18: 40.66        Core19: 105.63        
Core20: 30.71        Core21: 110.05        
Core22: 34.29        Core23: 103.74        
Core24: 30.92        Core25: 103.57        
Core26: 30.26        Core27: 179.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.64
Socket1: 130.88
DDR read Latency(ns)
Socket0: 24919.30
Socket1: 252.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.54        Core1: 117.84        
Core2: 40.90        Core3: 129.79        
Core4: 40.84        Core5: 124.66        
Core6: 43.73        Core7: 100.97        
Core8: 24.68        Core9: 63.55        
Core10: 34.11        Core11: 130.59        
Core12: 29.11        Core13: 152.62        
Core14: 26.08        Core15: 139.22        
Core16: 34.12        Core17: 97.14        
Core18: 31.25        Core19: 88.85        
Core20: 45.18        Core21: 105.22        
Core22: 13.61        Core23: 101.28        
Core24: 23.13        Core25: 101.77        
Core26: 32.33        Core27: 175.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.50
Socket1: 127.53
DDR read Latency(ns)
Socket0: 24838.02
Socket1: 247.91
irq_total: 134721.272760117
cpu_total: 27.66
cpu_0: 1.46
cpu_1: 90.37
cpu_2: 1.26
cpu_3: 92.29
cpu_4: 0.93
cpu_5: 81.00
cpu_6: 0.80
cpu_7: 35.08
cpu_8: 1.33
cpu_9: 22.19
cpu_10: 0.40
cpu_11: 64.98
cpu_12: 0.33
cpu_13: 75.75
cpu_14: 0.40
cpu_15: 56.54
cpu_16: 0.33
cpu_17: 44.78
cpu_18: 0.66
cpu_19: 38.14
cpu_20: 0.47
cpu_21: 22.39
cpu_22: 1.26
cpu_23: 41.93
cpu_24: 0.40
cpu_25: 27.71
cpu_26: 0.60
cpu_27: 70.56
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 172929
enp4s0f1_tx_packets_phy: 186330
Total_tx_packets_phy: 359259
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 317488
enp4s0f1_rx_packets_phy: 267963
Total_rx_packets_phy: 585451
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 317466
enp4s0f1_rx_packets: 267968
Total_rx_packets: 585434
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 140787
enp4s0f1_tx_packets: 151867
Total_tx_packets: 292654
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2602926005
enp4s0f1_rx_bytes: 2000754397
Total_rx_bytes: 4603680402
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1164426999
enp4s0f1_tx_bytes: 1180909143
Total_tx_bytes: 2345336142
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2616094431
enp4s0f1_rx_bytes_phy: 2012871727
Total_rx_bytes_phy: 4628966158
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1167043061
enp4s0f1_tx_bytes_phy: 1183681143
Total_tx_bytes_phy: 2350724204


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.50        Core1: 125.51        
Core2: 39.31        Core3: 129.30        
Core4: 29.63        Core5: 124.44        
Core6: 30.42        Core7: 102.63        
Core8: 16.81        Core9: 65.22        
Core10: 24.49        Core11: 134.94        
Core12: 28.01        Core13: 151.56        
Core14: 24.78        Core15: 141.81        
Core16: 30.56        Core17: 102.89        
Core18: 28.79        Core19: 103.64        
Core20: 24.97        Core21: 107.30        
Core22: 25.52        Core23: 102.85        
Core24: 42.47        Core25: 103.64        
Core26: 37.55        Core27: 176.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 130.36
DDR read Latency(ns)
Socket0: 22902.63
Socket1: 251.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.42        Core1: 123.12        
Core2: 33.75        Core3: 131.17        
Core4: 31.18        Core5: 121.75        
Core6: 33.18        Core7: 102.21        
Core8: 26.50        Core9: 63.85        
Core10: 13.30        Core11: 131.74        
Core12: 23.29        Core13: 152.67        
Core14: 19.19        Core15: 140.18        
Core16: 23.34        Core17: 99.14        
Core18: 27.21        Core19: 99.51        
Core20: 30.51        Core21: 107.88        
Core22: 39.43        Core23: 98.69        
Core24: 27.41        Core25: 102.33        
Core26: 26.11        Core27: 174.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.53
Socket1: 128.87
DDR read Latency(ns)
Socket0: 24694.83
Socket1: 249.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.19        Core1: 124.81        
Core2: 26.67        Core3: 128.18        
Core4: 16.90        Core5: 123.83        
Core6: 37.42        Core7: 104.91        
Core8: 34.39        Core9: 67.71        
Core10: 31.87        Core11: 135.23        
Core12: 24.42        Core13: 149.26        
Core14: 26.50        Core15: 141.97        
Core16: 32.66        Core17: 102.07        
Core18: 23.82        Core19: 103.43        
Core20: 14.28        Core21: 109.65        
Core22: 27.02        Core23: 103.01        
Core24: 22.94        Core25: 105.28        
Core26: 31.24        Core27: 176.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.84
Socket1: 130.03
DDR read Latency(ns)
Socket0: 24022.67
Socket1: 253.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.43        Core1: 124.15        
Core2: 41.62        Core3: 127.54        
Core4: 40.44        Core5: 117.63        
Core6: 38.52        Core7: 99.64        
Core8: 36.96        Core9: 64.29        
Core10: 32.66        Core11: 130.55        
Core12: 18.34        Core13: 147.55        
Core14: 31.07        Core15: 139.79        
Core16: 40.84        Core17: 97.77        
Core18: 36.96        Core19: 102.21        
Core20: 31.61        Core21: 106.98        
Core22: 28.30        Core23: 91.63        
Core24: 50.06        Core25: 99.63        
Core26: 43.89        Core27: 172.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.31
Socket1: 126.71
DDR read Latency(ns)
Socket0: 25936.66
Socket1: 253.41
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32101
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414918678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414928278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207469514; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207469514; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207949946; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207949946; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006276898; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4287923; Consumed Joules: 261.71; Watts: 43.58; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 710189; Consumed DRAM Joules: 10.87; DRAM Watts: 1.81
S1P0; QPIClocks: 14414844402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414851662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207528858; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207528858; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207435404; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207435404; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006809194; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6050402; Consumed Joules: 369.29; Watts: 61.49; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1717223; Consumed DRAM Joules: 26.27; DRAM Watts: 4.37
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e8e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.37   0.01    0.60     281 K    911 K    0.69    0.09    0.01    0.02     3976        3        1     70
   1    1     0.11   0.10   1.09    1.20      52 M     65 M    0.19    0.22    0.05    0.06     3248     5573       57     59
   2    0     0.00   0.61   0.00    0.60      91 K    219 K    0.58    0.34    0.00    0.01     3304        8        2     69
   3    1     0.12   0.12   0.99    1.20      44 M     55 M    0.19    0.23    0.04    0.05     2128     4790       40     58
   4    0     0.00   1.09   0.00    0.60      32 K    106 K    0.69    0.31    0.00    0.00     1288        3        1     70
   5    1     0.06   0.07   0.94    1.20      47 M     58 M    0.19    0.19    0.08    0.09     5768     4779       13     59
   6    0     0.00   1.09   0.00    0.60      31 K    102 K    0.69    0.30    0.00    0.00      560        6        1     69
   7    1     0.04   0.15   0.23    0.70      15 M     18 M    0.19    0.21    0.04    0.05     3528     2807       20     59
   8    0     0.01   1.49   0.01    0.72      56 K    174 K    0.68    0.40    0.00    0.00     2688        5        1     68
   9    1     0.13   0.56   0.24    0.70    3845 K   6941 K    0.45    0.39    0.00    0.01      336       76       26     59
  10    0     0.00   1.01   0.00    0.60      38 K    126 K    0.70    0.30    0.00    0.00      728        5        1     67
  11    1     0.08   0.11   0.77    1.20      35 M     45 M    0.22    0.21    0.04    0.06      896     1625       15     58
  12    0     0.01   1.58   0.01    0.73      44 K    149 K    0.70    0.39    0.00    0.00     1288        2        2     69
  13    1     0.12   0.14   0.81    1.20      30 M     39 M    0.24    0.35    0.03    0.03     1680     4300       22     58
  14    0     0.00   0.50   0.00    0.60      19 K     91 K    0.78    0.32    0.00    0.01      896        2        1     69
  15    1     0.04   0.06   0.66    1.18      35 M     43 M    0.19    0.15    0.09    0.11      952     2003       48     58
  16    0     0.00   0.44   0.00    0.60      30 K    133 K    0.77    0.26    0.00    0.01     1456        1        1     70
  17    1     0.07   0.21   0.34    0.83      17 M     21 M    0.21    0.20    0.02    0.03     2632     3052       12     59
  18    0     0.03   1.02   0.03    1.12      96 K    567 K    0.83    0.62    0.00    0.00     7000       31        0     70
  19    1     0.05   0.14   0.33    0.83      17 M     21 M    0.20    0.24    0.04    0.05     4088     3473       41     60
  20    0     0.02   1.15   0.01    0.97      72 K    320 K    0.77    0.54    0.00    0.00     3864       13        2     70
  21    1     0.04   0.15   0.24    0.70      15 M     18 M    0.18    0.22    0.04    0.05     1904     3076       13     60
  22    0     0.00   0.54   0.00    0.60      20 K    115 K    0.82    0.35    0.00    0.01      616        2        0     70
  23    1     0.06   0.14   0.39    0.90      17 M     22 M    0.20    0.26    0.03    0.04     2744     3199       45     60
  24    0     0.00   0.52   0.00    0.60      26 K    101 K    0.74    0.34    0.00    0.01      392        1        1     71
  25    1     0.06   0.17   0.36    0.85      16 M     20 M    0.20    0.28    0.03    0.03     2240     2952       21     59
  26    0     0.00   0.50   0.00    0.60      26 K     95 K    0.72    0.31    0.00    0.01      784        2        0     69
  27    1     0.07   0.08   0.92    1.20      46 M     56 M    0.18    0.16    0.07    0.08     3360     5142      112     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.94   0.01    0.77     869 K   3214 K    0.73    0.40    0.00    0.00    28840       84       14     61
 SKT    1     0.07   0.13   0.59    1.06     395 M    495 M    0.20    0.22    0.04    0.05    35504    46847      485     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.13   0.30    1.06     396 M    498 M    0.21    0.23    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   84 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 28.39 %

 C1 core residency: 21.61 %; C3 core residency: 1.41 %; C6 core residency: 48.59 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.62     0.31     219.08       9.08         217.30
 SKT   1    45.43    35.20     310.17      22.00         481.26
---------------------------------------------------------------------------------------------------------------
       *    46.05    35.51     529.25      31.08         480.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 194
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9242.08 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6999.78 --|
|-- Mem Ch  2: Reads (MB/s):   117.04 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    58.45 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   117.04 --||-- NODE 1 Mem Read (MB/s) :  9242.08 --|
|-- NODE 0 Mem Write(MB/s) :    58.45 --||-- NODE 1 Mem Write(MB/s) :  6999.78 --|
|-- NODE 0 P. Write (T/s):      31165 --||-- NODE 1 P. Write (T/s):     164440 --|
|-- NODE 0 Memory (MB/s):      175.49 --||-- NODE 1 Memory (MB/s):    16241.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9359.11                --|
            |--                System Write Throughput(MB/s):       7058.23                --|
            |--               System Memory Throughput(MB/s):      16417.35                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d6
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      35 M       227 K    12 M   565 K     74 M     0      36  
 1     516         276      21 M   135 M    252      12     509 K
-----------------------------------------------------------------------
 *      35 M       227 K    34 M   136 M     74 M    12     509 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.13        Core1: 128.36        
Core2: 27.59        Core3: 137.72        
Core4: 26.19        Core5: 127.54        
Core6: 23.94        Core7: 102.65        
Core8: 23.30        Core9: 77.41        
Core10: 24.45        Core11: 148.04        
Core12: 26.00        Core13: 157.87        
Core14: 33.22        Core15: 152.43        
Core16: 33.34        Core17: 96.81        
Core18: 29.78        Core19: 97.64        
Core20: 26.35        Core21: 103.68        
Core22: 26.07        Core23: 102.51        
Core24: 26.16        Core25: 104.45        
Core26: 11.48        Core27: 154.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.94
Socket1: 132.29
DDR read Latency(ns)
Socket0: 23405.13
Socket1: 285.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.90        Core1: 127.05        
Core2: 30.96        Core3: 136.09        
Core4: 26.77        Core5: 124.49        
Core6: 37.83        Core7: 102.14        
Core8: 24.88        Core9: 78.41        
Core10: 28.97        Core11: 145.96        
Core12: 24.54        Core13: 155.69        
Core14: 33.40        Core15: 148.98        
Core16: 27.88        Core17: 99.27        
Core18: 27.19        Core19: 96.86        
Core20: 26.31        Core21: 105.44        
Core22: 12.55        Core23: 97.19        
Core24: 27.23        Core25: 103.12        
Core26: 27.43        Core27: 153.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 130.58
DDR read Latency(ns)
Socket0: 24069.36
Socket1: 287.04
irq_total: 116852.154608396
cpu_total: 25.15
cpu_0: 1.73
cpu_1: 76.08
cpu_2: 0.33
cpu_3: 70.56
cpu_4: 0.40
cpu_5: 84.65
cpu_6: 0.33
cpu_7: 40.33
cpu_8: 0.93
cpu_9: 20.53
cpu_10: 0.60
cpu_11: 56.21
cpu_12: 0.60
cpu_13: 56.08
cpu_14: 1.06
cpu_15: 52.36
cpu_16: 0.53
cpu_17: 39.80
cpu_18: 0.27
cpu_19: 41.00
cpu_20: 0.60
cpu_21: 25.51
cpu_22: 0.47
cpu_23: 39.40
cpu_24: 0.27
cpu_25: 26.38
cpu_26: 0.53
cpu_27: 66.84
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1110907001
enp4s0f1_tx_bytes: 1113101532
Total_tx_bytes: 2224008533
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 318422
enp4s0f1_rx_packets: 283965
Total_rx_packets: 602387
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2564769134
enp4s0f1_rx_bytes: 2134778776
Total_rx_bytes: 4699547910
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 172027
enp4s0f1_tx_packets_phy: 165273
Total_tx_packets_phy: 337300
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 318427
enp4s0f1_rx_packets_phy: 283978
Total_rx_packets_phy: 602405
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1113560847
enp4s0f1_tx_bytes_phy: 1115985700
Total_tx_bytes_phy: 2229546547
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 139186
enp4s0f1_tx_packets: 127935
Total_tx_packets: 267121
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2577392807
enp4s0f1_rx_bytes_phy: 2146179102
Total_rx_bytes_phy: 4723571909


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.83        Core1: 128.06        
Core2: 28.66        Core3: 137.50        
Core4: 29.69        Core5: 126.27        
Core6: 23.95        Core7: 101.34        
Core8: 29.66        Core9: 81.18        
Core10: 24.70        Core11: 146.25        
Core12: 25.90        Core13: 156.75        
Core14: 25.59        Core15: 151.67        
Core16: 22.78        Core17: 96.65        
Core18: 33.95        Core19: 94.96        
Core20: 28.87        Core21: 103.00        
Core22: 22.96        Core23: 102.38        
Core24: 19.96        Core25: 107.47        
Core26: 11.30        Core27: 155.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.15
Socket1: 131.77
DDR read Latency(ns)
Socket0: 23176.69
Socket1: 287.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.57        Core1: 128.23        
Core2: 27.80        Core3: 136.46        
Core4: 40.70        Core5: 125.93        
Core6: 44.18        Core7: 100.24        
Core8: 43.43        Core9: 80.67        
Core10: 37.83        Core11: 146.67        
Core12: 37.72        Core13: 153.94        
Core14: 33.07        Core15: 150.96        
Core16: 33.52        Core17: 94.56        
Core18: 42.00        Core19: 97.14        
Core20: 38.11        Core21: 104.90        
Core22: 38.70        Core23: 100.99        
Core24: 30.44        Core25: 107.68        
Core26: 43.85        Core27: 149.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.16
Socket1: 130.73
DDR read Latency(ns)
Socket0: 28136.50
Socket1: 287.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.96        Core1: 128.06        
Core2: 27.79        Core3: 138.00        
Core4: 22.73        Core5: 125.51        
Core6: 25.61        Core7: 103.36        
Core8: 25.63        Core9: 84.19        
Core10: 33.80        Core11: 147.98        
Core12: 32.35        Core13: 158.05        
Core14: 27.92        Core15: 150.69        
Core16: 34.84        Core17: 95.40        
Core18: 29.52        Core19: 99.21        
Core20: 31.57        Core21: 106.40        
Core22: 29.66        Core23: 106.50        
Core24: 11.32        Core25: 108.56        
Core26: 22.44        Core27: 155.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 132.43
DDR read Latency(ns)
Socket0: 23699.04
Socket1: 287.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.23        Core1: 126.92        
Core2: 30.63        Core3: 136.10        
Core4: 41.57        Core5: 124.82        
Core6: 33.62        Core7: 98.81        
Core8: 12.37        Core9: 77.17        
Core10: 22.82        Core11: 143.75        
Core12: 30.07        Core13: 152.51        
Core14: 24.77        Core15: 150.06        
Core16: 22.78        Core17: 96.06        
Core18: 32.14        Core19: 92.10        
Core20: 36.93        Core21: 107.46        
Core22: 30.85        Core23: 101.00        
Core24: 21.74        Core25: 101.82        
Core26: 31.18        Core27: 150.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 129.62
DDR read Latency(ns)
Socket0: 24053.19
Socket1: 286.84
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1383
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414010358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414028554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207023962; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207023962; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207147166; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207147166; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005962961; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4235970; Consumed Joules: 258.54; Watts: 43.05; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 707062; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14414176642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414185990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207219715; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207219715; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207117910; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207117910; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006115505; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5922282; Consumed Joules: 361.47; Watts: 60.19; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1712449; Consumed DRAM Joules: 26.20; DRAM Watts: 4.36
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6a1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.55   0.02    0.71     319 K    979 K    0.67    0.21    0.00    0.01     3696        3        2     69
   1    1     0.06   0.07   0.94    1.20      49 M     61 M    0.20    0.20    0.08    0.10     4704     4736       64     58
   2    0     0.00   0.50   0.00    0.60      41 K    119 K    0.65    0.29    0.00    0.01      672        1        1     69
   3    1     0.04   0.04   0.86    1.20      48 M     58 M    0.17    0.16    0.13    0.16     4536     5456       11     58
   4    0     0.00   1.08   0.00    0.60      31 K     84 K    0.62    0.25    0.00    0.00     1848        3        0     70
   5    1     0.12   0.12   1.02    1.20      48 M     61 M    0.21    0.21    0.04    0.05     4424     4472       19     59
   6    0     0.00   0.48   0.00    0.60      20 K     94 K    0.78    0.29    0.00    0.01      896        4        0     69
   7    1     0.07   0.22   0.34    0.81      17 M     21 M    0.22    0.21    0.02    0.03     2968     3106       13     59
   8    0     0.00   0.55   0.00    0.61      18 K     73 K    0.74    0.26    0.00    0.01     1064        1        1     69
   9    1     0.12   0.67   0.17    0.67    2997 K   4778 K    0.37    0.37    0.00    0.00      280       43       35     60
  10    0     0.00   1.17   0.00    0.65      26 K    103 K    0.74    0.39    0.00    0.00     3416        3        1     68
  11    1     0.08   0.11   0.71    1.20      32 M     41 M    0.22    0.21    0.04    0.05      896     1216       15     58
  12    0     0.01   0.95   0.01    0.95      49 K    275 K    0.82    0.56    0.00    0.00     3304        9        0     69
  13    1     0.06   0.09   0.68    1.19      33 M     41 M    0.19    0.14    0.05    0.07     1568     1877      111     58
  14    0     0.00   0.55   0.00    0.60      40 K    124 K    0.68    0.34    0.00    0.01     1120        2        1     69
  15    1     0.05   0.08   0.63    1.18      33 M     42 M    0.21    0.15    0.07    0.08      672     1316       61     58
  16    0     0.00   1.08   0.00    0.65      40 K    130 K    0.69    0.38    0.00    0.00      952        2        0     70
  17    1     0.07   0.19   0.36    0.84      17 M     21 M    0.21    0.28    0.03    0.03     3304     3181       12     59
  18    0     0.02   1.02   0.02    1.00      85 K    466 K    0.82    0.60    0.00    0.00     4984       18        1     70
  19    1     0.08   0.20   0.40    0.89      16 M     22 M    0.25    0.26    0.02    0.03     5432     3551       22     61
  20    0     0.00   0.52   0.00    0.60      39 K    124 K    0.69    0.33    0.00    0.01      616        2        0     70
  21    1     0.06   0.32   0.19    0.63      10 M     12 M    0.19    0.28    0.02    0.02     1176     1971       14     61
  22    0     0.00   0.40   0.00    0.60      61 K    149 K    0.59    0.24    0.01    0.02     2856        6        3     70
  23    1     0.06   0.19   0.30    0.79      15 M     20 M    0.22    0.21    0.03    0.03     2688     2875      117     61
  24    0     0.00   0.51   0.00    0.60      19 K     83 K    0.76    0.34    0.00    0.01      336        2        0     71
  25    1     0.05   0.26   0.19    0.63      10 M     13 M    0.21    0.27    0.02    0.03     2352     1956       40     60
  26    0     0.00   0.55   0.00    0.60      23 K     96 K    0.76    0.34    0.00    0.01     1456        2        1     70
  27    1     0.09   0.11   0.81    1.20      38 M     47 M    0.18    0.18    0.04    0.05     1792     2660       54     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.79   0.01    0.75     819 K   2905 K    0.72    0.39    0.00    0.01    27216       58       11     61
 SKT    1     0.07   0.13   0.54    1.05     375 M    472 M    0.20    0.20    0.04    0.05    36792    38416      588     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.14   0.27    1.04     376 M    474 M    0.21    0.20    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:   76 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 26.19 %

 C1 core residency: 22.29 %; C3 core residency: 1.74 %; C6 core residency: 49.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.95 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.28     217.34       9.04         254.80
 SKT   1    46.32    35.13     303.23      21.93         545.05
---------------------------------------------------------------------------------------------------------------
       *    46.89    35.41     520.57      30.97         544.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
