
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 07 04:14:50 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.25 seconds. CPU system time: 1.22 seconds. Elapsed time: 11.11 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,268 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98,026 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27,111 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,201 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 15>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_382_1' (firmware/hls_dummy.cpp:382:23) in function 'hls_dummy' completely with a factor of 30 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_dummy.cpp:266:5) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 15, 2, 2>' completely with a factor of 15 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:274:9) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 15, 2, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_dummy.cpp:280:13) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 15, 2, 2>' completely with a factor of 15 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_dummy.cpp:258:20) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 15, 2, 2>' completely with a factor of 30 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_dummy.cpp:246:5) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 15, 2, 2>' completely with a factor of 15 (firmware/hls_dummy.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>' completely with a factor of 15 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>' completely with a factor of 15 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:376:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:377:17)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 34.38 seconds. CPU system time: 1.24 seconds. Elapsed time: 39.17 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.530 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.549 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>'
	 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 15, 2, 2>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:224:32) to (firmware/hls_dummy.cpp:304:1) in function 'sparse_pooling_avg<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 15, 2, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>'... converting 2941 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2>' (firmware/hls_dummy.cpp:141:34)...810 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 8.52 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 15>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,1,2>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_fixed,ap_fixed<10,2,5,3,0>,ap_uint<10>,15,2,2>' to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.683 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 52.76 seconds. CPU system time: 0.14 seconds. Elapsed time: 53.18 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.81 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s' is 7485 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 435 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9s_18_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.02 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.73 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 33.13 seconds. CPU system time: 0.93 seconds. Elapsed time: 35.03 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.72 seconds; current allocated memory: 2.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.13 seconds. Elapsed time: 18.37 seconds; current allocated memory: 2.335 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 23.62 seconds. CPU system time: 0.15 seconds. Elapsed time: 23.99 seconds; current allocated memory: 2.343 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.33 seconds; current allocated memory: 2.343 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 193.69 seconds. CPU system time: 4.73 seconds. Elapsed time: 230.88 seconds; current allocated memory: 915.957 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h3m51s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.152 ; gain = 113.992 ; free physical = 374003 ; free virtual = 433366
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11268
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2825.641 ; gain = 393.625 ; free physical = 373238 ; free virtual = 432595
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p15-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_16_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_17_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_18_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_19_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_20_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_21_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_22_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_23_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_24_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3206.703 ; gain = 774.688 ; free physical = 372952 ; free virtual = 432338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3206.703 ; gain = 774.688 ; free physical = 372884 ; free virtual = 432284
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 4086.969 ; gain = 1654.953 ; free physical = 365295 ; free virtual = 424718
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 30    
	   2 Input   12 Bit       Adders := 30    
	   2 Input   10 Bit       Adders := 172   
	   9 Input   10 Bit       Adders := 30    
	   3 Input   10 Bit       Adders := 58    
	   4 Input   10 Bit       Adders := 44    
	   3 Input    5 Bit       Adders := 420   
	   2 Input    5 Bit       Adders := 60    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 270   
+---XORs : 
	   2 Input      1 Bit         XORs := 1471  
+---Registers : 
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 767   
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 175   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 135   
	                1 Bit    Registers := 1860  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 217   
	   8 Input   10 Bit        Muxes := 210   
	   2 Input   10 Bit        Muxes := 998   
	   3 Input    9 Bit        Muxes := 420   
	   2 Input    9 Bit        Muxes := 570   
	   2 Input    8 Bit        Muxes := 210   
	   3 Input    8 Bit        Muxes := 210   
	   2 Input    7 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 138   
	   2 Input    1 Bit        Muxes := 980   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'xor_ln143_404_reg_96477_reg[0]' (FDE) to 'icmp_ln141_363_reg_95432_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_367_reg_95511_reg[0]' (FDE) to 'xor_ln143_40_reg_87790_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_377_reg_95687_reg[0]' (FDE) to 'xor_ln143_180_reg_91605_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_381_reg_95755_reg[0]' (FDE) to 'xor_ln143_236_reg_92974_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_327_reg_94638_reg[0]' (FDE) to 'xor_ln143_262_reg_93476_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_321_reg_94532_reg[0]' (FDE) to 'xor_ln143_178_reg_91465_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_179_reg_91535_reg[0]' (FDE) to 'icmp_ln141_349_reg_95119_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_123_reg_90091_reg[0]' (FDE) to 'icmp_ln141_345_reg_95049_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_67_reg_88522_reg[0]' (FDE) to 'icmp_ln141_341_reg_94981_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_151_reg_90823_reg[0]' (FDE) to 'icmp_ln141_347_reg_95087_reg[0]'
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O24[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O24[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O26[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O26[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O28[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O28[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O30[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O30[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O32[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O32[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O34[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O34[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O36[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O36[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O38[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O38[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O40[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O40[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O42[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O42[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O44[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O44[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O46[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O46[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O48[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O48[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O50[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O50[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O52[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O52[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O54[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O54[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O56[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O56[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O58[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O58[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O60[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O60[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O62[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O62[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O64[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O64[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O66[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O66[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O68[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O68[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O70[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O70[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O72[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O72[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O74[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O74[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O76[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O76[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O78[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O78[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O80[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GCB0 has port O80[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_U0/zext_ln251_5_reg_10514_reg[1]' (FDE) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_U0/trunc_ln251_10_reg_10519_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_U0/zext_ln250_5_reg_10504_reg[1]' (FDE) to 'sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_U0/trunc_ln250_10_reg_10509_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_U0/\zext_ln250_5_reg_10504_reg[4] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8043_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8123_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8123_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8043_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8123_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8043_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8123_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8043_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[2]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_reg_8168_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_reg_8158_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_reg_8158_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_reg_8148_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_reg_8148_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_reg_8138_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_reg_8138_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_reg_8128_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_reg_8128_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_reg_8118_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_reg_8118_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8108_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_reg_8188_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8108_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_reg_8178_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8108_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_reg_8108_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_reg_8098_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_reg_8098_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_reg_8088_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_reg_8088_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_reg_8078_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_reg_8078_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_reg_8068_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_reg_8068_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_reg_8058_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_reg_8058_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_reg_8048_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_reg_8048_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i139_i_i_reg_8038_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i139_i_i_reg_8038_reg[9] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i_i_reg_8028_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i_i_reg_8018_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i_i_reg_8018_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i_i_reg_8008_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i_i_reg_8008_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i_i_reg_7998_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i_i_reg_7998_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i_i_reg_7988_reg[9]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i_i_reg_7988_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i_i_reg_7978_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i_i_i_reg_7978_reg[9] )
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/reg_2596_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/reg_2596_reg[5]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/reg_2596_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/reg_2596_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/reg_2596_reg[3]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/reg_2596_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/reg_2590_reg[9]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/reg_2578_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\reg_2578_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_reg_8198_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_7_fu_1286_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_8_fu_1290_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_9_fu_1294_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_10_fu_1298_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_15_fu_1318_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_14_fu_1314_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_13_fu_1310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_12_fu_1306_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_11_fu_1302_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_6_fu_1282_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_5_fu_1278_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_4_fu_1274_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_3_fu_1270_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_2_fu_1266_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_1_fu_1262_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry28_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry28_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:44 . Memory (MB): peak = 4156.055 ; gain = 1724.039 ; free physical = 357856 ; free virtual = 417303
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:03:00 . Memory (MB): peak = 4199.438 ; gain = 1767.422 ; free physical = 357288 ; free virtual = 417078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:03:18 . Memory (MB): peak = 4211.363 ; gain = 1779.348 ; free physical = 356168 ; free virtual = 416134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:02 ; elapsed = 00:03:32 . Memory (MB): peak = 4253.582 ; gain = 1821.566 ; free physical = 355553 ; free virtual = 415618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:32 . Memory (MB): peak = 4253.582 ; gain = 1821.566 ; free physical = 355428 ; free virtual = 415494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:13 ; elapsed = 00:03:42 . Memory (MB): peak = 4253.582 ; gain = 1821.566 ; free physical = 355269 ; free virtual = 415348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:46 . Memory (MB): peak = 4253.582 ; gain = 1821.566 ; free physical = 355265 ; free virtual = 415367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:19 ; elapsed = 00:03:49 . Memory (MB): peak = 4253.582 ; gain = 1821.566 ; free physical = 355237 ; free virtual = 415335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:21 ; elapsed = 00:03:50 . Memory (MB): peak = 4253.582 ; gain = 1821.566 ; free physical = 355196 ; free virtual = 415293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  5158|
|3     |LUT1   |  1614|
|4     |LUT2   | 16504|
|5     |LUT3   |  8394|
|6     |LUT4   | 16508|
|7     |LUT5   |  4891|
|8     |LUT6   | 35545|
|9     |MUXF7  |    14|
|10    |FDRE   | 10000|
|11    |FDSE   |   408|
|12    |IBUF   |  1004|
|13    |OBUF   |   333|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
|      |Instance                                                               |Module                                                                        |Cells  |
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
|1     |top                                                                    |                                                                              | 100374|
|2     |  Block_entry28_proc_U0                                                |hls_dummy_Block_entry28_proc                                                  |    240|
|3     |  sparse_arr_feat_conv1_out_10_U                                       |hls_dummy_fifo_w10_d2_S                                                       |     71|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_713                                          |     61|
|5     |  sparse_arr_feat_conv1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_0                                                     |     72|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_712                                          |     61|
|7     |  sparse_arr_feat_conv1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_1                                                     |     72|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_711                                          |     61|
|9     |  sparse_arr_feat_conv1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_2                                                     |     71|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_710                                          |     61|
|11    |  sparse_arr_feat_conv1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_3                                                     |     69|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_709                                          |     58|
|13    |  sparse_arr_feat_conv1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_4                                                     |     68|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_708                                          |     58|
|15    |  sparse_arr_feat_conv1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_5                                                     |     73|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_707                                          |     61|
|17    |  sparse_arr_feat_conv1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_6                                                     |     74|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_706                                          |     61|
|19    |  sparse_arr_feat_conv1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_7                                                     |     71|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_705                                          |     61|
|21    |  sparse_arr_feat_conv1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_8                                                     |     71|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_704                                          |     61|
|23    |  sparse_arr_feat_conv1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_9                                                     |     43|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_703                                          |     32|
|25    |  sparse_arr_feat_conv1_out_20_U                                       |hls_dummy_fifo_w10_d2_S_10                                                    |     68|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_702                                          |     58|
|27    |  sparse_arr_feat_conv1_out_21_U                                       |hls_dummy_fifo_w10_d2_S_11                                                    |     69|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_701                                          |     58|
|29    |  sparse_arr_feat_conv1_out_22_U                                       |hls_dummy_fifo_w10_d2_S_12                                                    |     73|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_700                                          |     61|
|31    |  sparse_arr_feat_conv1_out_23_U                                       |hls_dummy_fifo_w10_d2_S_13                                                    |     71|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_699                                          |     61|
|33    |  sparse_arr_feat_conv1_out_24_U                                       |hls_dummy_fifo_w10_d2_S_14                                                    |     81|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_698                                          |     71|
|35    |  sparse_arr_feat_conv1_out_25_U                                       |hls_dummy_fifo_w10_d2_S_15                                                    |     82|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_697                                          |     71|
|37    |  sparse_arr_feat_conv1_out_26_U                                       |hls_dummy_fifo_w10_d2_S_16                                                    |     87|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_696                                          |     77|
|39    |  sparse_arr_feat_conv1_out_27_U                                       |hls_dummy_fifo_w10_d2_S_17                                                    |     88|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_695                                          |     77|
|41    |  sparse_arr_feat_conv1_out_28_U                                       |hls_dummy_fifo_w10_d2_S_18                                                    |     72|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_694                                          |     61|
|43    |  sparse_arr_feat_conv1_out_29_U                                       |hls_dummy_fifo_w10_d2_S_19                                                    |     71|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_693                                          |     61|
|45    |  sparse_arr_feat_conv1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_20                                                    |     84|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_692                                          |     74|
|47    |  sparse_arr_feat_conv1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_21                                                    |     84|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_691                                          |     74|
|49    |  sparse_arr_feat_conv1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_22                                                    |     63|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_690                                          |     53|
|51    |  sparse_arr_feat_conv1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_23                                                    |     65|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_689                                          |     53|
|53    |  sparse_arr_feat_conv1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_24                                                    |     62|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_688                                          |     51|
|55    |  sparse_arr_feat_conv1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_25                                                    |     61|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_687                                          |     51|
|57    |  sparse_arr_feat_conv1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_26                                                    |     69|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_686                                          |     58|
|59    |  sparse_arr_feat_conv1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_27                                                    |     68|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_685                                          |     58|
|61    |  sparse_arr_feat_conv1_out_U                                          |hls_dummy_fifo_w10_d2_S_28                                                    |     45|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_684                                          |     32|
|63    |  sparse_arr_feat_pool1_out_10_U                                       |hls_dummy_fifo_w10_d2_S_29                                                    |     45|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_683                                          |     32|
|65    |  sparse_arr_feat_pool1_out_11_U                                       |hls_dummy_fifo_w10_d2_S_30                                                    |     41|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_682                                          |     32|
|67    |  sparse_arr_feat_pool1_out_12_U                                       |hls_dummy_fifo_w10_d2_S_31                                                    |     41|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_681                                          |     32|
|69    |  sparse_arr_feat_pool1_out_13_U                                       |hls_dummy_fifo_w10_d2_S_32                                                    |     41|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_680                                          |     32|
|71    |  sparse_arr_feat_pool1_out_14_U                                       |hls_dummy_fifo_w10_d2_S_33                                                    |     41|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_679                                          |     32|
|73    |  sparse_arr_feat_pool1_out_15_U                                       |hls_dummy_fifo_w10_d2_S_34                                                    |     41|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_678                                          |     32|
|75    |  sparse_arr_feat_pool1_out_16_U                                       |hls_dummy_fifo_w10_d2_S_35                                                    |     43|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_677                                          |     32|
|77    |  sparse_arr_feat_pool1_out_17_U                                       |hls_dummy_fifo_w10_d2_S_36                                                    |     41|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_676                                          |     32|
|79    |  sparse_arr_feat_pool1_out_18_U                                       |hls_dummy_fifo_w10_d2_S_37                                                    |     41|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_675                                          |     32|
|81    |  sparse_arr_feat_pool1_out_19_U                                       |hls_dummy_fifo_w10_d2_S_38                                                    |     42|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_674                                          |     32|
|83    |  sparse_arr_feat_pool1_out_1_U                                        |hls_dummy_fifo_w10_d2_S_39                                                    |     41|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_673                                          |     32|
|85    |  sparse_arr_feat_pool1_out_20_U                                       |hls_dummy_fifo_w10_d2_S_40                                                    |     42|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_672                                          |     32|
|87    |  sparse_arr_feat_pool1_out_21_U                                       |hls_dummy_fifo_w10_d2_S_41                                                    |     41|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_671                                          |     32|
|89    |  sparse_arr_feat_pool1_out_22_U                                       |hls_dummy_fifo_w10_d2_S_42                                                    |     42|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_670                                          |     32|
|91    |  sparse_arr_feat_pool1_out_23_U                                       |hls_dummy_fifo_w10_d2_S_43                                                    |     41|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_669                                          |     32|
|93    |  sparse_arr_feat_pool1_out_24_U                                       |hls_dummy_fifo_w10_d2_S_44                                                    |     43|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_668                                          |     32|
|95    |  sparse_arr_feat_pool1_out_25_U                                       |hls_dummy_fifo_w10_d2_S_45                                                    |     41|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_667                                          |     32|
|97    |  sparse_arr_feat_pool1_out_26_U                                       |hls_dummy_fifo_w10_d2_S_46                                                    |     41|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_666                                          |     32|
|99    |  sparse_arr_feat_pool1_out_27_U                                       |hls_dummy_fifo_w10_d2_S_47                                                    |     42|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_665                                          |     32|
|101   |  sparse_arr_feat_pool1_out_28_U                                       |hls_dummy_fifo_w10_d2_S_48                                                    |     41|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_664                                          |     32|
|103   |  sparse_arr_feat_pool1_out_29_U                                       |hls_dummy_fifo_w10_d2_S_49                                                    |     41|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_663                                          |     32|
|105   |  sparse_arr_feat_pool1_out_2_U                                        |hls_dummy_fifo_w10_d2_S_50                                                    |     42|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_662                                          |     32|
|107   |  sparse_arr_feat_pool1_out_3_U                                        |hls_dummy_fifo_w10_d2_S_51                                                    |     41|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_661                                          |     32|
|109   |  sparse_arr_feat_pool1_out_4_U                                        |hls_dummy_fifo_w10_d2_S_52                                                    |     41|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_660                                          |     32|
|111   |  sparse_arr_feat_pool1_out_5_U                                        |hls_dummy_fifo_w10_d2_S_53                                                    |     46|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_659                                          |     32|
|113   |  sparse_arr_feat_pool1_out_6_U                                        |hls_dummy_fifo_w10_d2_S_54                                                    |     42|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_658                                          |     32|
|115   |  sparse_arr_feat_pool1_out_7_U                                        |hls_dummy_fifo_w10_d2_S_55                                                    |     41|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_657                                          |     32|
|117   |  sparse_arr_feat_pool1_out_8_U                                        |hls_dummy_fifo_w10_d2_S_56                                                    |     41|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_656                                          |     32|
|119   |  sparse_arr_feat_pool1_out_9_U                                        |hls_dummy_fifo_w10_d2_S_57                                                    |     41|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_655                                          |     32|
|121   |  sparse_arr_feat_pool1_out_U                                          |hls_dummy_fifo_w10_d2_S_58                                                    |     42|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_654                                          |     32|
|123   |  sparse_arr_feat_reduce_out_10_U                                      |hls_dummy_fifo_w10_d2_S_59                                                    |   1951|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_653                                          |   1942|
|125   |  sparse_arr_feat_reduce_out_11_U                                      |hls_dummy_fifo_w10_d2_S_60                                                    |   1962|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_652                                          |   1953|
|127   |  sparse_arr_feat_reduce_out_12_U                                      |hls_dummy_fifo_w10_d2_S_61                                                    |   1867|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_651                                          |   1858|
|129   |  sparse_arr_feat_reduce_out_13_U                                      |hls_dummy_fifo_w10_d2_S_62                                                    |   1968|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_650                                          |   1957|
|131   |  sparse_arr_feat_reduce_out_14_U                                      |hls_dummy_fifo_w10_d2_S_63                                                    |   1716|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_649                                          |   1707|
|133   |  sparse_arr_feat_reduce_out_1_U                                       |hls_dummy_fifo_w10_d2_S_64                                                    |   1698|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_648                                          |   1688|
|135   |  sparse_arr_feat_reduce_out_2_U                                       |hls_dummy_fifo_w10_d2_S_65                                                    |   1951|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_647                                          |   1942|
|137   |  sparse_arr_feat_reduce_out_3_U                                       |hls_dummy_fifo_w10_d2_S_66                                                    |   1709|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_646                                          |   1699|
|139   |  sparse_arr_feat_reduce_out_4_U                                       |hls_dummy_fifo_w10_d2_S_67                                                    |   1716|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_645                                          |   1707|
|141   |  sparse_arr_feat_reduce_out_5_U                                       |hls_dummy_fifo_w10_d2_S_68                                                    |   1866|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_644                                          |   1857|
|143   |  sparse_arr_feat_reduce_out_6_U                                       |hls_dummy_fifo_w10_d2_S_69                                                    |   1976|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_643                                          |   1963|
|145   |  sparse_arr_feat_reduce_out_7_U                                       |hls_dummy_fifo_w10_d2_S_70                                                    |   1890|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_642                                          |   1880|
|147   |  sparse_arr_feat_reduce_out_8_U                                       |hls_dummy_fifo_w10_d2_S_71                                                    |   1646|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_641                                          |   1636|
|149   |  sparse_arr_feat_reduce_out_9_U                                       |hls_dummy_fifo_w10_d2_S_72                                                    |   1811|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg_640                                          |   1801|
|151   |  sparse_arr_feat_reduce_out_U                                         |hls_dummy_fifo_w10_d2_S_73                                                    |   1745|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                 |hls_dummy_fifo_w10_d2_S_ShiftReg                                              |   1736|
|153   |  sparse_arr_hash_reduce_out_10_c22_channel_U                          |hls_dummy_fifo_w4_d2_S                                                        |    114|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_639                                           |    104|
|155   |  sparse_arr_hash_reduce_out_10_c_U                                    |hls_dummy_fifo_w4_d2_S_74                                                     |     27|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_638                                           |     17|
|157   |  sparse_arr_hash_reduce_out_11_c23_channel_U                          |hls_dummy_fifo_w4_d2_S_75                                                     |    124|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_637                                           |    114|
|159   |  sparse_arr_hash_reduce_out_11_c_U                                    |hls_dummy_fifo_w4_d2_S_76                                                     |     26|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_636                                           |     17|
|161   |  sparse_arr_hash_reduce_out_12_c24_channel_U                          |hls_dummy_fifo_w4_d2_S_77                                                     |     73|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_635                                           |     63|
|163   |  sparse_arr_hash_reduce_out_12_c_U                                    |hls_dummy_fifo_w4_d2_S_78                                                     |     22|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_634                                           |     13|
|165   |  sparse_arr_hash_reduce_out_13_c25_channel_U                          |hls_dummy_fifo_w4_d2_S_79                                                     |     88|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_633                                           |     76|
|167   |  sparse_arr_hash_reduce_out_13_c_U                                    |hls_dummy_fifo_w4_d2_S_80                                                     |     23|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_632                                           |     13|
|169   |  sparse_arr_hash_reduce_out_14_c26_channel_U                          |hls_dummy_fifo_w4_d2_S_81                                                     |    101|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_631                                           |     92|
|171   |  sparse_arr_hash_reduce_out_14_c_U                                    |hls_dummy_fifo_w4_d2_S_82                                                     |     22|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_630                                           |     13|
|173   |  sparse_arr_hash_reduce_out_15_c27_channel_U                          |hls_dummy_fifo_w4_d2_S_83                                                     |     98|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_629                                           |     89|
|175   |  sparse_arr_hash_reduce_out_15_c_U                                    |hls_dummy_fifo_w4_d2_S_84                                                     |     23|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_628                                           |     13|
|177   |  sparse_arr_hash_reduce_out_16_c28_channel_U                          |hls_dummy_fifo_w4_d2_S_85                                                     |    119|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_627                                           |    109|
|179   |  sparse_arr_hash_reduce_out_16_c_U                                    |hls_dummy_fifo_w4_d2_S_86                                                     |     23|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_626                                           |     13|
|181   |  sparse_arr_hash_reduce_out_17_c29_channel_U                          |hls_dummy_fifo_w4_d2_S_87                                                     |    127|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_625                                           |    118|
|183   |  sparse_arr_hash_reduce_out_17_c_U                                    |hls_dummy_fifo_w4_d2_S_88                                                     |     23|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_624                                           |     13|
|185   |  sparse_arr_hash_reduce_out_18_c30_channel_U                          |hls_dummy_fifo_w4_d2_S_89                                                     |    109|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_623                                           |     97|
|187   |  sparse_arr_hash_reduce_out_18_c_U                                    |hls_dummy_fifo_w4_d2_S_90                                                     |     22|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_622                                           |     13|
|189   |  sparse_arr_hash_reduce_out_19_c31_channel_U                          |hls_dummy_fifo_w4_d2_S_91                                                     |    125|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_621                                           |    113|
|191   |  sparse_arr_hash_reduce_out_19_c_U                                    |hls_dummy_fifo_w4_d2_S_92                                                     |     22|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_620                                           |     13|
|193   |  sparse_arr_hash_reduce_out_1_c13_channel_U                           |hls_dummy_fifo_w4_d2_S_93                                                     |    104|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_619                                           |     92|
|195   |  sparse_arr_hash_reduce_out_1_c_U                                     |hls_dummy_fifo_w4_d2_S_94                                                     |     31|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_618                                           |     21|
|197   |  sparse_arr_hash_reduce_out_20_c32_channel_U                          |hls_dummy_fifo_w4_d2_S_95                                                     |     97|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_617                                           |     87|
|199   |  sparse_arr_hash_reduce_out_20_c_U                                    |hls_dummy_fifo_w4_d2_S_96                                                     |     22|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_616                                           |     13|
|201   |  sparse_arr_hash_reduce_out_21_c33_channel_U                          |hls_dummy_fifo_w4_d2_S_97                                                     |    111|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_615                                           |    102|
|203   |  sparse_arr_hash_reduce_out_21_c_U                                    |hls_dummy_fifo_w4_d2_S_98                                                     |     23|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_614                                           |     13|
|205   |  sparse_arr_hash_reduce_out_22_c34_channel_U                          |hls_dummy_fifo_w4_d2_S_99                                                     |    161|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_613                                           |    151|
|207   |  sparse_arr_hash_reduce_out_22_c_U                                    |hls_dummy_fifo_w4_d2_S_100                                                    |     22|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_612                                           |     13|
|209   |  sparse_arr_hash_reduce_out_23_c35_channel_U                          |hls_dummy_fifo_w4_d2_S_101                                                    |    167|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_611                                           |    156|
|211   |  sparse_arr_hash_reduce_out_23_c_U                                    |hls_dummy_fifo_w4_d2_S_102                                                    |     22|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_610                                           |     13|
|213   |  sparse_arr_hash_reduce_out_24_c36_channel_U                          |hls_dummy_fifo_w4_d2_S_103                                                    |    141|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_609                                           |    132|
|215   |  sparse_arr_hash_reduce_out_24_c_U                                    |hls_dummy_fifo_w4_d2_S_104                                                    |     23|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_608                                           |     13|
|217   |  sparse_arr_hash_reduce_out_25_c37_channel_U                          |hls_dummy_fifo_w4_d2_S_105                                                    |    148|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_607                                           |    139|
|219   |  sparse_arr_hash_reduce_out_25_c_U                                    |hls_dummy_fifo_w4_d2_S_106                                                    |     24|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_606                                           |     13|
|221   |  sparse_arr_hash_reduce_out_26_c38_channel_U                          |hls_dummy_fifo_w4_d2_S_107                                                    |    153|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_605                                           |    143|
|223   |  sparse_arr_hash_reduce_out_26_c_U                                    |hls_dummy_fifo_w4_d2_S_108                                                    |     22|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_604                                           |     13|
|225   |  sparse_arr_hash_reduce_out_27_c39_channel_U                          |hls_dummy_fifo_w4_d2_S_109                                                    |    154|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_603                                           |    144|
|227   |  sparse_arr_hash_reduce_out_27_c_U                                    |hls_dummy_fifo_w4_d2_S_110                                                    |     22|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_602                                           |     13|
|229   |  sparse_arr_hash_reduce_out_28_c40_channel_U                          |hls_dummy_fifo_w4_d2_S_111                                                    |    114|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_601                                           |    104|
|231   |  sparse_arr_hash_reduce_out_28_c_U                                    |hls_dummy_fifo_w4_d2_S_112                                                    |     22|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_600                                           |     13|
|233   |  sparse_arr_hash_reduce_out_29_c41_channel_U                          |hls_dummy_fifo_w4_d2_S_113                                                    |    125|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_599                                           |    116|
|235   |  sparse_arr_hash_reduce_out_29_c_U                                    |hls_dummy_fifo_w4_d2_S_114                                                    |     23|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_598                                           |     13|
|237   |  sparse_arr_hash_reduce_out_2_c14_channel_U                           |hls_dummy_fifo_w4_d2_S_115                                                    |     73|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_597                                           |     62|
|239   |  sparse_arr_hash_reduce_out_2_c_U                                     |hls_dummy_fifo_w4_d2_S_116                                                    |     32|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_596                                           |     21|
|241   |  sparse_arr_hash_reduce_out_3_c15_channel_U                           |hls_dummy_fifo_w4_d2_S_117                                                    |     71|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_595                                           |     60|
|243   |  sparse_arr_hash_reduce_out_3_c_U                                     |hls_dummy_fifo_w4_d2_S_118                                                    |     32|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_594                                           |     21|
|245   |  sparse_arr_hash_reduce_out_4_c16_channel_U                           |hls_dummy_fifo_w4_d2_S_119                                                    |    110|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_593                                           |     98|
|247   |  sparse_arr_hash_reduce_out_4_c_U                                     |hls_dummy_fifo_w4_d2_S_120                                                    |     31|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_592                                           |     21|
|249   |  sparse_arr_hash_reduce_out_5_c17_channel_U                           |hls_dummy_fifo_w4_d2_S_121                                                    |    121|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_591                                           |    110|
|251   |  sparse_arr_hash_reduce_out_5_c_U                                     |hls_dummy_fifo_w4_d2_S_122                                                    |     31|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_590                                           |     21|
|253   |  sparse_arr_hash_reduce_out_6_c18_channel_U                           |hls_dummy_fifo_w4_d2_S_123                                                    |    129|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_589                                           |    116|
|255   |  sparse_arr_hash_reduce_out_6_c_U                                     |hls_dummy_fifo_w4_d2_S_124                                                    |     32|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_588                                           |     21|
|257   |  sparse_arr_hash_reduce_out_7_c19_channel_U                           |hls_dummy_fifo_w4_d2_S_125                                                    |    131|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_587                                           |    122|
|259   |  sparse_arr_hash_reduce_out_7_c_U                                     |hls_dummy_fifo_w4_d2_S_126                                                    |     32|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_586                                           |     21|
|261   |  sparse_arr_hash_reduce_out_8_c20_channel_U                           |hls_dummy_fifo_w4_d2_S_127                                                    |    109|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_585                                           |     99|
|263   |  sparse_arr_hash_reduce_out_8_c_U                                     |hls_dummy_fifo_w4_d2_S_128                                                    |     31|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_584                                           |     21|
|265   |  sparse_arr_hash_reduce_out_9_c21_channel_U                           |hls_dummy_fifo_w4_d2_S_129                                                    |    119|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_583                                           |    110|
|267   |  sparse_arr_hash_reduce_out_9_c_U                                     |hls_dummy_fifo_w4_d2_S_130                                                    |     32|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_582                                           |     21|
|269   |  sparse_arr_hash_reduce_out_c12_channel_U                             |hls_dummy_fifo_w4_d2_S_131                                                    |     80|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg_581                                           |     69|
|271   |  sparse_arr_hash_reduce_out_c_U                                       |hls_dummy_fifo_w4_d2_S_132                                                    |     32|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                  |hls_dummy_fifo_w4_d2_S_ShiftReg                                               |     21|
|273   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_U0    |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_s    |  52138|
|274   |    mul_10s_10s_18_1_1_U101                                            |hls_dummy_mul_10s_10s_18_1_1                                                  |     85|
|275   |    mul_10s_10s_18_1_1_U102                                            |hls_dummy_mul_10s_10s_18_1_1_133                                              |     81|
|276   |    mul_10s_10s_18_1_1_U103                                            |hls_dummy_mul_10s_10s_18_1_1_134                                              |     68|
|277   |    mul_10s_10s_18_1_1_U104                                            |hls_dummy_mul_10s_10s_18_1_1_135                                              |    105|
|278   |    mul_10s_10s_18_1_1_U105                                            |hls_dummy_mul_10s_10s_18_1_1_136                                              |    117|
|279   |    mul_10s_10s_18_1_1_U106                                            |hls_dummy_mul_10s_10s_18_1_1_137                                              |     75|
|280   |    mul_10s_10s_18_1_1_U107                                            |hls_dummy_mul_10s_10s_18_1_1_138                                              |     75|
|281   |    mul_10s_10s_18_1_1_U108                                            |hls_dummy_mul_10s_10s_18_1_1_139                                              |    105|
|282   |    mul_10s_10s_18_1_1_U109                                            |hls_dummy_mul_10s_10s_18_1_1_140                                              |    117|
|283   |    mul_10s_10s_18_1_1_U11                                             |hls_dummy_mul_10s_10s_18_1_1_141                                              |    145|
|284   |    mul_10s_10s_18_1_1_U110                                            |hls_dummy_mul_10s_10s_18_1_1_142                                              |     75|
|285   |    mul_10s_10s_18_1_1_U111                                            |hls_dummy_mul_10s_10s_18_1_1_143                                              |     91|
|286   |    mul_10s_10s_18_1_1_U112                                            |hls_dummy_mul_10s_10s_18_1_1_144                                              |     72|
|287   |    mul_10s_10s_18_1_1_U113                                            |hls_dummy_mul_10s_10s_18_1_1_145                                              |     73|
|288   |    mul_10s_10s_18_1_1_U114                                            |hls_dummy_mul_10s_10s_18_1_1_146                                              |    105|
|289   |    mul_10s_10s_18_1_1_U115                                            |hls_dummy_mul_10s_10s_18_1_1_147                                              |     41|
|290   |    mul_10s_10s_18_1_1_U116                                            |hls_dummy_mul_10s_10s_18_1_1_148                                              |    130|
|291   |    mul_10s_10s_18_1_1_U117                                            |hls_dummy_mul_10s_10s_18_1_1_149                                              |    148|
|292   |    mul_10s_10s_18_1_1_U118                                            |hls_dummy_mul_10s_10s_18_1_1_150                                              |     75|
|293   |    mul_10s_10s_18_1_1_U119                                            |hls_dummy_mul_10s_10s_18_1_1_151                                              |    117|
|294   |    mul_10s_10s_18_1_1_U12                                             |hls_dummy_mul_10s_10s_18_1_1_152                                              |    133|
|295   |    mul_10s_10s_18_1_1_U120                                            |hls_dummy_mul_10s_10s_18_1_1_153                                              |    129|
|296   |    mul_10s_10s_18_1_1_U121                                            |hls_dummy_mul_10s_10s_18_1_1_154                                              |     80|
|297   |    mul_10s_10s_18_1_1_U122                                            |hls_dummy_mul_10s_10s_18_1_1_155                                              |     80|
|298   |    mul_10s_10s_18_1_1_U123                                            |hls_dummy_mul_10s_10s_18_1_1_156                                              |    117|
|299   |    mul_10s_10s_18_1_1_U124                                            |hls_dummy_mul_10s_10s_18_1_1_157                                              |    129|
|300   |    mul_10s_10s_18_1_1_U125                                            |hls_dummy_mul_10s_10s_18_1_1_158                                              |     80|
|301   |    mul_10s_10s_18_1_1_U126                                            |hls_dummy_mul_10s_10s_18_1_1_159                                              |    101|
|302   |    mul_10s_10s_18_1_1_U127                                            |hls_dummy_mul_10s_10s_18_1_1_160                                              |     82|
|303   |    mul_10s_10s_18_1_1_U128                                            |hls_dummy_mul_10s_10s_18_1_1_161                                              |     83|
|304   |    mul_10s_10s_18_1_1_U129                                            |hls_dummy_mul_10s_10s_18_1_1_162                                              |    117|
|305   |    mul_10s_10s_18_1_1_U13                                             |hls_dummy_mul_10s_10s_18_1_1_163                                              |    111|
|306   |    mul_10s_10s_18_1_1_U131                                            |hls_dummy_mul_10s_10s_18_1_1_164                                              |    117|
|307   |    mul_10s_10s_18_1_1_U132                                            |hls_dummy_mul_10s_10s_18_1_1_165                                              |    105|
|308   |    mul_10s_10s_18_1_1_U133                                            |hls_dummy_mul_10s_10s_18_1_1_166                                              |     75|
|309   |    mul_10s_10s_18_1_1_U134                                            |hls_dummy_mul_10s_10s_18_1_1_167                                              |    124|
|310   |    mul_10s_10s_18_1_1_U135                                            |hls_dummy_mul_10s_10s_18_1_1_168                                              |    117|
|311   |    mul_10s_10s_18_1_1_U136                                            |hls_dummy_mul_10s_10s_18_1_1_169                                              |     75|
|312   |    mul_10s_10s_18_1_1_U137                                            |hls_dummy_mul_10s_10s_18_1_1_170                                              |     75|
|313   |    mul_10s_10s_18_1_1_U138                                            |hls_dummy_mul_10s_10s_18_1_1_171                                              |    124|
|314   |    mul_10s_10s_18_1_1_U139                                            |hls_dummy_mul_10s_10s_18_1_1_172                                              |    117|
|315   |    mul_10s_10s_18_1_1_U14                                             |hls_dummy_mul_10s_10s_18_1_1_173                                              |    133|
|316   |    mul_10s_10s_18_1_1_U140                                            |hls_dummy_mul_10s_10s_18_1_1_174                                              |     72|
|317   |    mul_10s_10s_18_1_1_U141                                            |hls_dummy_mul_10s_10s_18_1_1_175                                              |     90|
|318   |    mul_10s_10s_18_1_1_U142                                            |hls_dummy_mul_10s_10s_18_1_1_176                                              |     71|
|319   |    mul_10s_10s_18_1_1_U143                                            |hls_dummy_mul_10s_10s_18_1_1_177                                              |     72|
|320   |    mul_10s_10s_18_1_1_U144                                            |hls_dummy_mul_10s_10s_18_1_1_178                                              |    105|
|321   |    mul_10s_10s_18_1_1_U145                                            |hls_dummy_mul_10s_10s_18_1_1_179                                              |     42|
|322   |    mul_10s_10s_18_1_1_U146                                            |hls_dummy_mul_10s_10s_18_1_1_180                                              |    129|
|323   |    mul_10s_10s_18_1_1_U147                                            |hls_dummy_mul_10s_10s_18_1_1_181                                              |    117|
|324   |    mul_10s_10s_18_1_1_U148                                            |hls_dummy_mul_10s_10s_18_1_1_182                                              |     80|
|325   |    mul_10s_10s_18_1_1_U149                                            |hls_dummy_mul_10s_10s_18_1_1_183                                              |    130|
|326   |    mul_10s_10s_18_1_1_U15                                             |hls_dummy_mul_10s_10s_18_1_1_184                                              |    171|
|327   |    mul_10s_10s_18_1_1_U150                                            |hls_dummy_mul_10s_10s_18_1_1_185                                              |    129|
|328   |    mul_10s_10s_18_1_1_U151                                            |hls_dummy_mul_10s_10s_18_1_1_186                                              |     80|
|329   |    mul_10s_10s_18_1_1_U152                                            |hls_dummy_mul_10s_10s_18_1_1_187                                              |     80|
|330   |    mul_10s_10s_18_1_1_U153                                            |hls_dummy_mul_10s_10s_18_1_1_188                                              |    130|
|331   |    mul_10s_10s_18_1_1_U154                                            |hls_dummy_mul_10s_10s_18_1_1_189                                              |    129|
|332   |    mul_10s_10s_18_1_1_U155                                            |hls_dummy_mul_10s_10s_18_1_1_190                                              |     82|
|333   |    mul_10s_10s_18_1_1_U156                                            |hls_dummy_mul_10s_10s_18_1_1_191                                              |    102|
|334   |    mul_10s_10s_18_1_1_U157                                            |hls_dummy_mul_10s_10s_18_1_1_192                                              |     83|
|335   |    mul_10s_10s_18_1_1_U158                                            |hls_dummy_mul_10s_10s_18_1_1_193                                              |     84|
|336   |    mul_10s_10s_18_1_1_U159                                            |hls_dummy_mul_10s_10s_18_1_1_194                                              |    117|
|337   |    mul_10s_10s_18_1_1_U16                                             |hls_dummy_mul_10s_10s_18_1_1_195                                              |    111|
|338   |    mul_10s_10s_18_1_1_U161                                            |hls_dummy_mul_10s_10s_18_1_1_196                                              |    117|
|339   |    mul_10s_10s_18_1_1_U162                                            |hls_dummy_mul_10s_10s_18_1_1_197                                              |    105|
|340   |    mul_10s_10s_18_1_1_U163                                            |hls_dummy_mul_10s_10s_18_1_1_198                                              |     75|
|341   |    mul_10s_10s_18_1_1_U164                                            |hls_dummy_mul_10s_10s_18_1_1_199                                              |    108|
|342   |    mul_10s_10s_18_1_1_U165                                            |hls_dummy_mul_10s_10s_18_1_1_200                                              |    117|
|343   |    mul_10s_10s_18_1_1_U166                                            |hls_dummy_mul_10s_10s_18_1_1_201                                              |     68|
|344   |    mul_10s_10s_18_1_1_U167                                            |hls_dummy_mul_10s_10s_18_1_1_202                                              |     68|
|345   |    mul_10s_10s_18_1_1_U168                                            |hls_dummy_mul_10s_10s_18_1_1_203                                              |    124|
|346   |    mul_10s_10s_18_1_1_U169                                            |hls_dummy_mul_10s_10s_18_1_1_204                                              |    117|
|347   |    mul_10s_10s_18_1_1_U17                                             |hls_dummy_mul_10s_10s_18_1_1_205                                              |     83|
|348   |    mul_10s_10s_18_1_1_U170                                            |hls_dummy_mul_10s_10s_18_1_1_206                                              |     72|
|349   |    mul_10s_10s_18_1_1_U171                                            |hls_dummy_mul_10s_10s_18_1_1_207                                              |     91|
|350   |    mul_10s_10s_18_1_1_U172                                            |hls_dummy_mul_10s_10s_18_1_1_208                                              |     72|
|351   |    mul_10s_10s_18_1_1_U173                                            |hls_dummy_mul_10s_10s_18_1_1_209                                              |     73|
|352   |    mul_10s_10s_18_1_1_U174                                            |hls_dummy_mul_10s_10s_18_1_1_210                                              |    105|
|353   |    mul_10s_10s_18_1_1_U175                                            |hls_dummy_mul_10s_10s_18_1_1_211                                              |     41|
|354   |    mul_10s_10s_18_1_1_U176                                            |hls_dummy_mul_10s_10s_18_1_1_212                                              |    129|
|355   |    mul_10s_10s_18_1_1_U177                                            |hls_dummy_mul_10s_10s_18_1_1_213                                              |    117|
|356   |    mul_10s_10s_18_1_1_U178                                            |hls_dummy_mul_10s_10s_18_1_1_214                                              |     80|
|357   |    mul_10s_10s_18_1_1_U179                                            |hls_dummy_mul_10s_10s_18_1_1_215                                              |     90|
|358   |    mul_10s_10s_18_1_1_U18                                             |hls_dummy_mul_10s_10s_18_1_1_216                                              |    159|
|359   |    mul_10s_10s_18_1_1_U180                                            |hls_dummy_mul_10s_10s_18_1_1_217                                              |    129|
|360   |    mul_10s_10s_18_1_1_U181                                            |hls_dummy_mul_10s_10s_18_1_1_218                                              |     75|
|361   |    mul_10s_10s_18_1_1_U182                                            |hls_dummy_mul_10s_10s_18_1_1_219                                              |     75|
|362   |    mul_10s_10s_18_1_1_U183                                            |hls_dummy_mul_10s_10s_18_1_1_220                                              |    130|
|363   |    mul_10s_10s_18_1_1_U184                                            |hls_dummy_mul_10s_10s_18_1_1_221                                              |    129|
|364   |    mul_10s_10s_18_1_1_U185                                            |hls_dummy_mul_10s_10s_18_1_1_222                                              |     82|
|365   |    mul_10s_10s_18_1_1_U186                                            |hls_dummy_mul_10s_10s_18_1_1_223                                              |    101|
|366   |    mul_10s_10s_18_1_1_U187                                            |hls_dummy_mul_10s_10s_18_1_1_224                                              |     82|
|367   |    mul_10s_10s_18_1_1_U188                                            |hls_dummy_mul_10s_10s_18_1_1_225                                              |     83|
|368   |    mul_10s_10s_18_1_1_U189                                            |hls_dummy_mul_10s_10s_18_1_1_226                                              |    117|
|369   |    mul_10s_10s_18_1_1_U19                                             |hls_dummy_mul_10s_10s_18_1_1_227                                              |    145|
|370   |    mul_10s_10s_18_1_1_U191                                            |hls_dummy_mul_10s_10s_18_1_1_228                                              |    117|
|371   |    mul_10s_10s_18_1_1_U192                                            |hls_dummy_mul_10s_10s_18_1_1_229                                              |    105|
|372   |    mul_10s_10s_18_1_1_U193                                            |hls_dummy_mul_10s_10s_18_1_1_230                                              |     68|
|373   |    mul_10s_10s_18_1_1_U194                                            |hls_dummy_mul_10s_10s_18_1_1_231                                              |    124|
|374   |    mul_10s_10s_18_1_1_U195                                            |hls_dummy_mul_10s_10s_18_1_1_232                                              |    117|
|375   |    mul_10s_10s_18_1_1_U196                                            |hls_dummy_mul_10s_10s_18_1_1_233                                              |     68|
|376   |    mul_10s_10s_18_1_1_U197                                            |hls_dummy_mul_10s_10s_18_1_1_234                                              |     68|
|377   |    mul_10s_10s_18_1_1_U198                                            |hls_dummy_mul_10s_10s_18_1_1_235                                              |    105|
|378   |    mul_10s_10s_18_1_1_U199                                            |hls_dummy_mul_10s_10s_18_1_1_236                                              |    117|
|379   |    mul_10s_10s_18_1_1_U20                                             |hls_dummy_mul_10s_10s_18_1_1_237                                              |    108|
|380   |    mul_10s_10s_18_1_1_U200                                            |hls_dummy_mul_10s_10s_18_1_1_238                                              |     72|
|381   |    mul_10s_10s_18_1_1_U201                                            |hls_dummy_mul_10s_10s_18_1_1_239                                              |     90|
|382   |    mul_10s_10s_18_1_1_U202                                            |hls_dummy_mul_10s_10s_18_1_1_240                                              |     71|
|383   |    mul_10s_10s_18_1_1_U203                                            |hls_dummy_mul_10s_10s_18_1_1_241                                              |     72|
|384   |    mul_10s_10s_18_1_1_U204                                            |hls_dummy_mul_10s_10s_18_1_1_242                                              |    105|
|385   |    mul_10s_10s_18_1_1_U205                                            |hls_dummy_mul_10s_10s_18_1_1_243                                              |     41|
|386   |    mul_10s_10s_18_1_1_U206                                            |hls_dummy_mul_10s_10s_18_1_1_244                                              |    129|
|387   |    mul_10s_10s_18_1_1_U207                                            |hls_dummy_mul_10s_10s_18_1_1_245                                              |    117|
|388   |    mul_10s_10s_18_1_1_U208                                            |hls_dummy_mul_10s_10s_18_1_1_246                                              |     75|
|389   |    mul_10s_10s_18_1_1_U209                                            |hls_dummy_mul_10s_10s_18_1_1_247                                              |    130|
|390   |    mul_10s_10s_18_1_1_U21                                             |hls_dummy_mul_10s_10s_18_1_1_248                                              |    149|
|391   |    mul_10s_10s_18_1_1_U210                                            |hls_dummy_mul_10s_10s_18_1_1_249                                              |    129|
|392   |    mul_10s_10s_18_1_1_U211                                            |hls_dummy_mul_10s_10s_18_1_1_250                                              |     75|
|393   |    mul_10s_10s_18_1_1_U212                                            |hls_dummy_mul_10s_10s_18_1_1_251                                              |     75|
|394   |    mul_10s_10s_18_1_1_U213                                            |hls_dummy_mul_10s_10s_18_1_1_252                                              |    117|
|395   |    mul_10s_10s_18_1_1_U214                                            |hls_dummy_mul_10s_10s_18_1_1_253                                              |    129|
|396   |    mul_10s_10s_18_1_1_U215                                            |hls_dummy_mul_10s_10s_18_1_1_254                                              |     82|
|397   |    mul_10s_10s_18_1_1_U216                                            |hls_dummy_mul_10s_10s_18_1_1_255                                              |    102|
|398   |    mul_10s_10s_18_1_1_U217                                            |hls_dummy_mul_10s_10s_18_1_1_256                                              |     83|
|399   |    mul_10s_10s_18_1_1_U218                                            |hls_dummy_mul_10s_10s_18_1_1_257                                              |     84|
|400   |    mul_10s_10s_18_1_1_U219                                            |hls_dummy_mul_10s_10s_18_1_1_258                                              |    117|
|401   |    mul_10s_10s_18_1_1_U22                                             |hls_dummy_mul_10s_10s_18_1_1_259                                              |    103|
|402   |    mul_10s_10s_18_1_1_U221                                            |hls_dummy_mul_10s_10s_18_1_1_260                                              |    117|
|403   |    mul_10s_10s_18_1_1_U222                                            |hls_dummy_mul_10s_10s_18_1_1_261                                              |    105|
|404   |    mul_10s_10s_18_1_1_U223                                            |hls_dummy_mul_10s_10s_18_1_1_262                                              |     68|
|405   |    mul_10s_10s_18_1_1_U224                                            |hls_dummy_mul_10s_10s_18_1_1_263                                              |    124|
|406   |    mul_10s_10s_18_1_1_U225                                            |hls_dummy_mul_10s_10s_18_1_1_264                                              |    117|
|407   |    mul_10s_10s_18_1_1_U226                                            |hls_dummy_mul_10s_10s_18_1_1_265                                              |     68|
|408   |    mul_10s_10s_18_1_1_U227                                            |hls_dummy_mul_10s_10s_18_1_1_266                                              |     68|
|409   |    mul_10s_10s_18_1_1_U228                                            |hls_dummy_mul_10s_10s_18_1_1_267                                              |    105|
|410   |    mul_10s_10s_18_1_1_U229                                            |hls_dummy_mul_10s_10s_18_1_1_268                                              |    117|
|411   |    mul_10s_10s_18_1_1_U23                                             |hls_dummy_mul_10s_10s_18_1_1_269                                              |    104|
|412   |    mul_10s_10s_18_1_1_U230                                            |hls_dummy_mul_10s_10s_18_1_1_270                                              |     72|
|413   |    mul_10s_10s_18_1_1_U231                                            |hls_dummy_mul_10s_10s_18_1_1_271                                              |     90|
|414   |    mul_10s_10s_18_1_1_U232                                            |hls_dummy_mul_10s_10s_18_1_1_272                                              |    103|
|415   |    mul_10s_10s_18_1_1_U233                                            |hls_dummy_mul_10s_10s_18_1_1_273                                              |     72|
|416   |    mul_10s_10s_18_1_1_U234                                            |hls_dummy_mul_10s_10s_18_1_1_274                                              |    105|
|417   |    mul_10s_10s_18_1_1_U235                                            |hls_dummy_mul_10s_10s_18_1_1_275                                              |     41|
|418   |    mul_10s_10s_18_1_1_U236                                            |hls_dummy_mul_10s_10s_18_1_1_276                                              |    129|
|419   |    mul_10s_10s_18_1_1_U237                                            |hls_dummy_mul_10s_10s_18_1_1_277                                              |    117|
|420   |    mul_10s_10s_18_1_1_U238                                            |hls_dummy_mul_10s_10s_18_1_1_278                                              |     75|
|421   |    mul_10s_10s_18_1_1_U239                                            |hls_dummy_mul_10s_10s_18_1_1_279                                              |    130|
|422   |    mul_10s_10s_18_1_1_U24                                             |hls_dummy_mul_10s_10s_18_1_1_280                                              |    133|
|423   |    mul_10s_10s_18_1_1_U240                                            |hls_dummy_mul_10s_10s_18_1_1_281                                              |    129|
|424   |    mul_10s_10s_18_1_1_U241                                            |hls_dummy_mul_10s_10s_18_1_1_282                                              |     75|
|425   |    mul_10s_10s_18_1_1_U242                                            |hls_dummy_mul_10s_10s_18_1_1_283                                              |     75|
|426   |    mul_10s_10s_18_1_1_U243                                            |hls_dummy_mul_10s_10s_18_1_1_284                                              |    117|
|427   |    mul_10s_10s_18_1_1_U244                                            |hls_dummy_mul_10s_10s_18_1_1_285                                              |    129|
|428   |    mul_10s_10s_18_1_1_U245                                            |hls_dummy_mul_10s_10s_18_1_1_286                                              |     82|
|429   |    mul_10s_10s_18_1_1_U246                                            |hls_dummy_mul_10s_10s_18_1_1_287                                              |    102|
|430   |    mul_10s_10s_18_1_1_U247                                            |hls_dummy_mul_10s_10s_18_1_1_288                                              |    106|
|431   |    mul_10s_10s_18_1_1_U248                                            |hls_dummy_mul_10s_10s_18_1_1_289                                              |     84|
|432   |    mul_10s_10s_18_1_1_U249                                            |hls_dummy_mul_10s_10s_18_1_1_290                                              |    117|
|433   |    mul_10s_10s_18_1_1_U25                                             |hls_dummy_mul_10s_10s_18_1_1_291                                              |     41|
|434   |    mul_10s_10s_18_1_1_U251                                            |hls_dummy_mul_10s_10s_18_1_1_292                                              |    117|
|435   |    mul_10s_10s_18_1_1_U252                                            |hls_dummy_mul_10s_10s_18_1_1_293                                              |    105|
|436   |    mul_10s_10s_18_1_1_U253                                            |hls_dummy_mul_10s_10s_18_1_1_294                                              |     75|
|437   |    mul_10s_10s_18_1_1_U254                                            |hls_dummy_mul_10s_10s_18_1_1_295                                              |    105|
|438   |    mul_10s_10s_18_1_1_U255                                            |hls_dummy_mul_10s_10s_18_1_1_296                                              |    117|
|439   |    mul_10s_10s_18_1_1_U256                                            |hls_dummy_mul_10s_10s_18_1_1_297                                              |     75|
|440   |    mul_10s_10s_18_1_1_U257                                            |hls_dummy_mul_10s_10s_18_1_1_298                                              |     75|
|441   |    mul_10s_10s_18_1_1_U258                                            |hls_dummy_mul_10s_10s_18_1_1_299                                              |    124|
|442   |    mul_10s_10s_18_1_1_U259                                            |hls_dummy_mul_10s_10s_18_1_1_300                                              |    117|
|443   |    mul_10s_10s_18_1_1_U26                                             |hls_dummy_mul_10s_10s_18_1_1_301                                              |    127|
|444   |    mul_10s_10s_18_1_1_U260                                            |hls_dummy_mul_10s_10s_18_1_1_302                                              |     75|
|445   |    mul_10s_10s_18_1_1_U261                                            |hls_dummy_mul_10s_10s_18_1_1_303                                              |     90|
|446   |    mul_10s_10s_18_1_1_U262                                            |hls_dummy_mul_10s_10s_18_1_1_304                                              |    103|
|447   |    mul_10s_10s_18_1_1_U263                                            |hls_dummy_mul_10s_10s_18_1_1_305                                              |     72|
|448   |    mul_10s_10s_18_1_1_U264                                            |hls_dummy_mul_10s_10s_18_1_1_306                                              |    105|
|449   |    mul_10s_10s_18_1_1_U265                                            |hls_dummy_mul_10s_10s_18_1_1_307                                              |     41|
|450   |    mul_10s_10s_18_1_1_U266                                            |hls_dummy_mul_10s_10s_18_1_1_308                                              |    129|
|451   |    mul_10s_10s_18_1_1_U267                                            |hls_dummy_mul_10s_10s_18_1_1_309                                              |    117|
|452   |    mul_10s_10s_18_1_1_U268                                            |hls_dummy_mul_10s_10s_18_1_1_310                                              |     80|
|453   |    mul_10s_10s_18_1_1_U269                                            |hls_dummy_mul_10s_10s_18_1_1_311                                              |    117|
|454   |    mul_10s_10s_18_1_1_U27                                             |hls_dummy_mul_10s_10s_18_1_1_312                                              |    115|
|455   |    mul_10s_10s_18_1_1_U270                                            |hls_dummy_mul_10s_10s_18_1_1_313                                              |    129|
|456   |    mul_10s_10s_18_1_1_U271                                            |hls_dummy_mul_10s_10s_18_1_1_314                                              |     80|
|457   |    mul_10s_10s_18_1_1_U272                                            |hls_dummy_mul_10s_10s_18_1_1_315                                              |     80|
|458   |    mul_10s_10s_18_1_1_U273                                            |hls_dummy_mul_10s_10s_18_1_1_316                                              |    130|
|459   |    mul_10s_10s_18_1_1_U274                                            |hls_dummy_mul_10s_10s_18_1_1_317                                              |    129|
|460   |    mul_10s_10s_18_1_1_U275                                            |hls_dummy_mul_10s_10s_18_1_1_318                                              |     80|
|461   |    mul_10s_10s_18_1_1_U276                                            |hls_dummy_mul_10s_10s_18_1_1_319                                              |    102|
|462   |    mul_10s_10s_18_1_1_U277                                            |hls_dummy_mul_10s_10s_18_1_1_320                                              |    106|
|463   |    mul_10s_10s_18_1_1_U278                                            |hls_dummy_mul_10s_10s_18_1_1_321                                              |     84|
|464   |    mul_10s_10s_18_1_1_U279                                            |hls_dummy_mul_10s_10s_18_1_1_322                                              |    117|
|465   |    mul_10s_10s_18_1_1_U28                                             |hls_dummy_mul_10s_10s_18_1_1_323                                              |     80|
|466   |    mul_10s_10s_18_1_1_U281                                            |hls_dummy_mul_10s_10s_18_1_1_324                                              |    117|
|467   |    mul_10s_10s_18_1_1_U282                                            |hls_dummy_mul_10s_10s_18_1_1_325                                              |    105|
|468   |    mul_10s_10s_18_1_1_U283                                            |hls_dummy_mul_10s_10s_18_1_1_326                                              |     75|
|469   |    mul_10s_10s_18_1_1_U284                                            |hls_dummy_mul_10s_10s_18_1_1_327                                              |    105|
|470   |    mul_10s_10s_18_1_1_U285                                            |hls_dummy_mul_10s_10s_18_1_1_328                                              |    117|
|471   |    mul_10s_10s_18_1_1_U286                                            |hls_dummy_mul_10s_10s_18_1_1_329                                              |     72|
|472   |    mul_10s_10s_18_1_1_U287                                            |hls_dummy_mul_10s_10s_18_1_1_330                                              |     75|
|473   |    mul_10s_10s_18_1_1_U288                                            |hls_dummy_mul_10s_10s_18_1_1_331                                              |     69|
|474   |    mul_10s_10s_18_1_1_U289                                            |hls_dummy_mul_10s_10s_18_1_1_332                                              |     93|
|475   |    mul_10s_10s_18_1_1_U29                                             |hls_dummy_mul_10s_10s_18_1_1_333                                              |    115|
|476   |    mul_10s_10s_18_1_1_U290                                            |hls_dummy_mul_10s_10s_18_1_1_334                                              |     78|
|477   |    mul_10s_10s_18_1_1_U291                                            |hls_dummy_mul_10s_10s_18_1_1_335                                              |     90|
|478   |    mul_10s_10s_18_1_1_U292                                            |hls_dummy_mul_10s_10s_18_1_1_336                                              |    103|
|479   |    mul_10s_10s_18_1_1_U293                                            |hls_dummy_mul_10s_10s_18_1_1_337                                              |     72|
|480   |    mul_10s_10s_18_1_1_U294                                            |hls_dummy_mul_10s_10s_18_1_1_338                                              |    105|
|481   |    mul_10s_10s_18_1_1_U295                                            |hls_dummy_mul_10s_10s_18_1_1_339                                              |     41|
|482   |    mul_10s_10s_18_1_1_U296                                            |hls_dummy_mul_10s_10s_18_1_1_340                                              |    129|
|483   |    mul_10s_10s_18_1_1_U297                                            |hls_dummy_mul_10s_10s_18_1_1_341                                              |    117|
|484   |    mul_10s_10s_18_1_1_U298                                            |hls_dummy_mul_10s_10s_18_1_1_342                                              |     90|
|485   |    mul_10s_10s_18_1_1_U299                                            |hls_dummy_mul_10s_10s_18_1_1_343                                              |    117|
|486   |    mul_10s_10s_18_1_1_U30                                             |hls_dummy_mul_10s_10s_18_1_1_344                                              |    142|
|487   |    mul_10s_10s_18_1_1_U300                                            |hls_dummy_mul_10s_10s_18_1_1_345                                              |    129|
|488   |    mul_10s_10s_18_1_1_U301                                            |hls_dummy_mul_10s_10s_18_1_1_346                                              |     82|
|489   |    mul_10s_10s_18_1_1_U302                                            |hls_dummy_mul_10s_10s_18_1_1_347                                              |     90|
|490   |    mul_10s_10s_18_1_1_U303                                            |hls_dummy_mul_10s_10s_18_1_1_348                                              |    134|
|491   |    mul_10s_10s_18_1_1_U304                                            |hls_dummy_mul_10s_10s_18_1_1_349                                              |    160|
|492   |    mul_10s_10s_18_1_1_U305                                            |hls_dummy_mul_10s_10s_18_1_1_350                                              |    107|
|493   |    mul_10s_10s_18_1_1_U306                                            |hls_dummy_mul_10s_10s_18_1_1_351                                              |    102|
|494   |    mul_10s_10s_18_1_1_U307                                            |hls_dummy_mul_10s_10s_18_1_1_352                                              |    106|
|495   |    mul_10s_10s_18_1_1_U308                                            |hls_dummy_mul_10s_10s_18_1_1_353                                              |     84|
|496   |    mul_10s_10s_18_1_1_U309                                            |hls_dummy_mul_10s_10s_18_1_1_354                                              |    117|
|497   |    mul_10s_10s_18_1_1_U31                                             |hls_dummy_mul_10s_10s_18_1_1_355                                              |     80|
|498   |    mul_10s_10s_18_1_1_U311                                            |hls_dummy_mul_10s_10s_18_1_1_356                                              |    117|
|499   |    mul_10s_10s_18_1_1_U312                                            |hls_dummy_mul_10s_10s_18_1_1_357                                              |    105|
|500   |    mul_10s_10s_18_1_1_U313                                            |hls_dummy_mul_10s_10s_18_1_1_358                                              |     68|
|501   |    mul_10s_10s_18_1_1_U314                                            |hls_dummy_mul_10s_10s_18_1_1_359                                              |    105|
|502   |    mul_10s_10s_18_1_1_U315                                            |hls_dummy_mul_10s_10s_18_1_1_360                                              |    117|
|503   |    mul_10s_10s_18_1_1_U316                                            |hls_dummy_mul_10s_10s_18_1_1_361                                              |     68|
|504   |    mul_10s_10s_18_1_1_U317                                            |hls_dummy_mul_10s_10s_18_1_1_362                                              |     68|
|505   |    mul_10s_10s_18_1_1_U318                                            |hls_dummy_mul_10s_10s_18_1_1_363                                              |    105|
|506   |    mul_10s_10s_18_1_1_U319                                            |hls_dummy_mul_10s_10s_18_1_1_364                                              |    117|
|507   |    mul_10s_10s_18_1_1_U32                                             |hls_dummy_mul_10s_10s_18_1_1_365                                              |     90|
|508   |    mul_10s_10s_18_1_1_U320                                            |hls_dummy_mul_10s_10s_18_1_1_366                                              |     68|
|509   |    mul_10s_10s_18_1_1_U321                                            |hls_dummy_mul_10s_10s_18_1_1_367                                              |     90|
|510   |    mul_10s_10s_18_1_1_U322                                            |hls_dummy_mul_10s_10s_18_1_1_368                                              |    103|
|511   |    mul_10s_10s_18_1_1_U323                                            |hls_dummy_mul_10s_10s_18_1_1_369                                              |     72|
|512   |    mul_10s_10s_18_1_1_U324                                            |hls_dummy_mul_10s_10s_18_1_1_370                                              |    105|
|513   |    mul_10s_10s_18_1_1_U325                                            |hls_dummy_mul_10s_10s_18_1_1_371                                              |     42|
|514   |    mul_10s_10s_18_1_1_U326                                            |hls_dummy_mul_10s_10s_18_1_1_372                                              |    129|
|515   |    mul_10s_10s_18_1_1_U327                                            |hls_dummy_mul_10s_10s_18_1_1_373                                              |    117|
|516   |    mul_10s_10s_18_1_1_U328                                            |hls_dummy_mul_10s_10s_18_1_1_374                                              |     75|
|517   |    mul_10s_10s_18_1_1_U329                                            |hls_dummy_mul_10s_10s_18_1_1_375                                              |    117|
|518   |    mul_10s_10s_18_1_1_U33                                             |hls_dummy_mul_10s_10s_18_1_1_376                                              |    130|
|519   |    mul_10s_10s_18_1_1_U330                                            |hls_dummy_mul_10s_10s_18_1_1_377                                              |    129|
|520   |    mul_10s_10s_18_1_1_U331                                            |hls_dummy_mul_10s_10s_18_1_1_378                                              |     75|
|521   |    mul_10s_10s_18_1_1_U332                                            |hls_dummy_mul_10s_10s_18_1_1_379                                              |     75|
|522   |    mul_10s_10s_18_1_1_U333                                            |hls_dummy_mul_10s_10s_18_1_1_380                                              |    117|
|523   |    mul_10s_10s_18_1_1_U334                                            |hls_dummy_mul_10s_10s_18_1_1_381                                              |    129|
|524   |    mul_10s_10s_18_1_1_U335                                            |hls_dummy_mul_10s_10s_18_1_1_382                                              |     75|
|525   |    mul_10s_10s_18_1_1_U336                                            |hls_dummy_mul_10s_10s_18_1_1_383                                              |    102|
|526   |    mul_10s_10s_18_1_1_U337                                            |hls_dummy_mul_10s_10s_18_1_1_384                                              |    106|
|527   |    mul_10s_10s_18_1_1_U338                                            |hls_dummy_mul_10s_10s_18_1_1_385                                              |     84|
|528   |    mul_10s_10s_18_1_1_U339                                            |hls_dummy_mul_10s_10s_18_1_1_386                                              |    117|
|529   |    mul_10s_10s_18_1_1_U34                                             |hls_dummy_mul_10s_10s_18_1_1_387                                              |    127|
|530   |    mul_10s_10s_18_1_1_U341                                            |hls_dummy_mul_10s_10s_18_1_1_388                                              |    117|
|531   |    mul_10s_10s_18_1_1_U342                                            |hls_dummy_mul_10s_10s_18_1_1_389                                              |    105|
|532   |    mul_10s_10s_18_1_1_U343                                            |hls_dummy_mul_10s_10s_18_1_1_390                                              |     72|
|533   |    mul_10s_10s_18_1_1_U344                                            |hls_dummy_mul_10s_10s_18_1_1_391                                              |    124|
|534   |    mul_10s_10s_18_1_1_U345                                            |hls_dummy_mul_10s_10s_18_1_1_392                                              |    117|
|535   |    mul_10s_10s_18_1_1_U346                                            |hls_dummy_mul_10s_10s_18_1_1_393                                              |     72|
|536   |    mul_10s_10s_18_1_1_U347                                            |hls_dummy_mul_10s_10s_18_1_1_394                                              |     73|
|537   |    mul_10s_10s_18_1_1_U348                                            |hls_dummy_mul_10s_10s_18_1_1_395                                              |    105|
|538   |    mul_10s_10s_18_1_1_U349                                            |hls_dummy_mul_10s_10s_18_1_1_396                                              |    117|
|539   |    mul_10s_10s_18_1_1_U35                                             |hls_dummy_mul_10s_10s_18_1_1_397                                              |     82|
|540   |    mul_10s_10s_18_1_1_U350                                            |hls_dummy_mul_10s_10s_18_1_1_398                                              |     73|
|541   |    mul_10s_10s_18_1_1_U351                                            |hls_dummy_mul_10s_10s_18_1_1_399                                              |     90|
|542   |    mul_10s_10s_18_1_1_U352                                            |hls_dummy_mul_10s_10s_18_1_1_400                                              |    103|
|543   |    mul_10s_10s_18_1_1_U353                                            |hls_dummy_mul_10s_10s_18_1_1_401                                              |     72|
|544   |    mul_10s_10s_18_1_1_U354                                            |hls_dummy_mul_10s_10s_18_1_1_402                                              |    105|
|545   |    mul_10s_10s_18_1_1_U355                                            |hls_dummy_mul_10s_10s_18_1_1_403                                              |     42|
|546   |    mul_10s_10s_18_1_1_U356                                            |hls_dummy_mul_10s_10s_18_1_1_404                                              |    129|
|547   |    mul_10s_10s_18_1_1_U357                                            |hls_dummy_mul_10s_10s_18_1_1_405                                              |    117|
|548   |    mul_10s_10s_18_1_1_U358                                            |hls_dummy_mul_10s_10s_18_1_1_406                                              |     82|
|549   |    mul_10s_10s_18_1_1_U359                                            |hls_dummy_mul_10s_10s_18_1_1_407                                              |    130|
|550   |    mul_10s_10s_18_1_1_U36                                             |hls_dummy_mul_10s_10s_18_1_1_408                                              |    124|
|551   |    mul_10s_10s_18_1_1_U360                                            |hls_dummy_mul_10s_10s_18_1_1_409                                              |    129|
|552   |    mul_10s_10s_18_1_1_U361                                            |hls_dummy_mul_10s_10s_18_1_1_410                                              |     82|
|553   |    mul_10s_10s_18_1_1_U362                                            |hls_dummy_mul_10s_10s_18_1_1_411                                              |     82|
|554   |    mul_10s_10s_18_1_1_U363                                            |hls_dummy_mul_10s_10s_18_1_1_412                                              |    117|
|555   |    mul_10s_10s_18_1_1_U364                                            |hls_dummy_mul_10s_10s_18_1_1_413                                              |    129|
|556   |    mul_10s_10s_18_1_1_U365                                            |hls_dummy_mul_10s_10s_18_1_1_414                                              |     82|
|557   |    mul_10s_10s_18_1_1_U366                                            |hls_dummy_mul_10s_10s_18_1_1_415                                              |    102|
|558   |    mul_10s_10s_18_1_1_U367                                            |hls_dummy_mul_10s_10s_18_1_1_416                                              |    106|
|559   |    mul_10s_10s_18_1_1_U368                                            |hls_dummy_mul_10s_10s_18_1_1_417                                              |     84|
|560   |    mul_10s_10s_18_1_1_U369                                            |hls_dummy_mul_10s_10s_18_1_1_418                                              |    117|
|561   |    mul_10s_10s_18_1_1_U37                                             |hls_dummy_mul_10s_10s_18_1_1_419                                              |     82|
|562   |    mul_10s_10s_18_1_1_U371                                            |hls_dummy_mul_10s_10s_18_1_1_420                                              |    117|
|563   |    mul_10s_10s_18_1_1_U372                                            |hls_dummy_mul_10s_10s_18_1_1_421                                              |    105|
|564   |    mul_10s_10s_18_1_1_U373                                            |hls_dummy_mul_10s_10s_18_1_1_422                                              |     75|
|565   |    mul_10s_10s_18_1_1_U374                                            |hls_dummy_mul_10s_10s_18_1_1_423                                              |    124|
|566   |    mul_10s_10s_18_1_1_U375                                            |hls_dummy_mul_10s_10s_18_1_1_424                                              |    117|
|567   |    mul_10s_10s_18_1_1_U376                                            |hls_dummy_mul_10s_10s_18_1_1_425                                              |     75|
|568   |    mul_10s_10s_18_1_1_U377                                            |hls_dummy_mul_10s_10s_18_1_1_426                                              |     75|
|569   |    mul_10s_10s_18_1_1_U378                                            |hls_dummy_mul_10s_10s_18_1_1_427                                              |    105|
|570   |    mul_10s_10s_18_1_1_U379                                            |hls_dummy_mul_10s_10s_18_1_1_428                                              |    117|
|571   |    mul_10s_10s_18_1_1_U38                                             |hls_dummy_mul_10s_10s_18_1_1_429                                              |     83|
|572   |    mul_10s_10s_18_1_1_U380                                            |hls_dummy_mul_10s_10s_18_1_1_430                                              |     75|
|573   |    mul_10s_10s_18_1_1_U381                                            |hls_dummy_mul_10s_10s_18_1_1_431                                              |     92|
|574   |    mul_10s_10s_18_1_1_U382                                            |hls_dummy_mul_10s_10s_18_1_1_432                                              |     73|
|575   |    mul_10s_10s_18_1_1_U383                                            |hls_dummy_mul_10s_10s_18_1_1_433                                              |     74|
|576   |    mul_10s_10s_18_1_1_U384                                            |hls_dummy_mul_10s_10s_18_1_1_434                                              |    105|
|577   |    mul_10s_10s_18_1_1_U385                                            |hls_dummy_mul_10s_10s_18_1_1_435                                              |     42|
|578   |    mul_10s_10s_18_1_1_U386                                            |hls_dummy_mul_10s_10s_18_1_1_436                                              |    129|
|579   |    mul_10s_10s_18_1_1_U387                                            |hls_dummy_mul_10s_10s_18_1_1_437                                              |    117|
|580   |    mul_10s_10s_18_1_1_U388                                            |hls_dummy_mul_10s_10s_18_1_1_438                                              |     80|
|581   |    mul_10s_10s_18_1_1_U389                                            |hls_dummy_mul_10s_10s_18_1_1_439                                              |    130|
|582   |    mul_10s_10s_18_1_1_U39                                             |hls_dummy_mul_10s_10s_18_1_1_440                                              |    115|
|583   |    mul_10s_10s_18_1_1_U390                                            |hls_dummy_mul_10s_10s_18_1_1_441                                              |    129|
|584   |    mul_10s_10s_18_1_1_U391                                            |hls_dummy_mul_10s_10s_18_1_1_442                                              |     80|
|585   |    mul_10s_10s_18_1_1_U392                                            |hls_dummy_mul_10s_10s_18_1_1_443                                              |     80|
|586   |    mul_10s_10s_18_1_1_U393                                            |hls_dummy_mul_10s_10s_18_1_1_444                                              |    117|
|587   |    mul_10s_10s_18_1_1_U394                                            |hls_dummy_mul_10s_10s_18_1_1_445                                              |    129|
|588   |    mul_10s_10s_18_1_1_U395                                            |hls_dummy_mul_10s_10s_18_1_1_446                                              |     80|
|589   |    mul_10s_10s_18_1_1_U396                                            |hls_dummy_mul_10s_10s_18_1_1_447                                              |    100|
|590   |    mul_10s_10s_18_1_1_U397                                            |hls_dummy_mul_10s_10s_18_1_1_448                                              |     81|
|591   |    mul_10s_10s_18_1_1_U398                                            |hls_dummy_mul_10s_10s_18_1_1_449                                              |     82|
|592   |    mul_10s_10s_18_1_1_U399                                            |hls_dummy_mul_10s_10s_18_1_1_450                                              |    117|
|593   |    mul_10s_10s_18_1_1_U401                                            |hls_dummy_mul_10s_10s_18_1_1_451                                              |    136|
|594   |    mul_10s_10s_18_1_1_U402                                            |hls_dummy_mul_10s_10s_18_1_1_452                                              |    105|
|595   |    mul_10s_10s_18_1_1_U403                                            |hls_dummy_mul_10s_10s_18_1_1_453                                              |     72|
|596   |    mul_10s_10s_18_1_1_U404                                            |hls_dummy_mul_10s_10s_18_1_1_454                                              |    124|
|597   |    mul_10s_10s_18_1_1_U405                                            |hls_dummy_mul_10s_10s_18_1_1_455                                              |    117|
|598   |    mul_10s_10s_18_1_1_U406                                            |hls_dummy_mul_10s_10s_18_1_1_456                                              |     72|
|599   |    mul_10s_10s_18_1_1_U407                                            |hls_dummy_mul_10s_10s_18_1_1_457                                              |     75|
|600   |    mul_10s_10s_18_1_1_U408                                            |hls_dummy_mul_10s_10s_18_1_1_458                                              |    105|
|601   |    mul_10s_10s_18_1_1_U409                                            |hls_dummy_mul_10s_10s_18_1_1_459                                              |    117|
|602   |    mul_10s_10s_18_1_1_U41                                             |hls_dummy_mul_10s_10s_18_1_1_460                                              |    117|
|603   |    mul_10s_10s_18_1_1_U410                                            |hls_dummy_mul_10s_10s_18_1_1_461                                              |     75|
|604   |    mul_10s_10s_18_1_1_U411                                            |hls_dummy_mul_10s_10s_18_1_1_462                                              |     90|
|605   |    mul_10s_10s_18_1_1_U412                                            |hls_dummy_mul_10s_10s_18_1_1_463                                              |     71|
|606   |    mul_10s_10s_18_1_1_U413                                            |hls_dummy_mul_10s_10s_18_1_1_464                                              |    104|
|607   |    mul_10s_10s_18_1_1_U414                                            |hls_dummy_mul_10s_10s_18_1_1_465                                              |    105|
|608   |    mul_10s_10s_18_1_1_U415                                            |hls_dummy_mul_10s_10s_18_1_1_466                                              |     42|
|609   |    mul_10s_10s_18_1_1_U416                                            |hls_dummy_mul_10s_10s_18_1_1_467                                              |    142|
|610   |    mul_10s_10s_18_1_1_U417                                            |hls_dummy_mul_10s_10s_18_1_1_468                                              |    117|
|611   |    mul_10s_10s_18_1_1_U418                                            |hls_dummy_mul_10s_10s_18_1_1_469                                              |     82|
|612   |    mul_10s_10s_18_1_1_U419                                            |hls_dummy_mul_10s_10s_18_1_1_470                                              |    130|
|613   |    mul_10s_10s_18_1_1_U42                                             |hls_dummy_mul_10s_10s_18_1_1_471                                              |    105|
|614   |    mul_10s_10s_18_1_1_U420                                            |hls_dummy_mul_10s_10s_18_1_1_472                                              |    129|
|615   |    mul_10s_10s_18_1_1_U421                                            |hls_dummy_mul_10s_10s_18_1_1_473                                              |     82|
|616   |    mul_10s_10s_18_1_1_U422                                            |hls_dummy_mul_10s_10s_18_1_1_474                                              |     80|
|617   |    mul_10s_10s_18_1_1_U423                                            |hls_dummy_mul_10s_10s_18_1_1_475                                              |    117|
|618   |    mul_10s_10s_18_1_1_U424                                            |hls_dummy_mul_10s_10s_18_1_1_476                                              |    129|
|619   |    mul_10s_10s_18_1_1_U425                                            |hls_dummy_mul_10s_10s_18_1_1_477                                              |     80|
|620   |    mul_10s_10s_18_1_1_U426                                            |hls_dummy_mul_10s_10s_18_1_1_478                                              |    102|
|621   |    mul_10s_10s_18_1_1_U427                                            |hls_dummy_mul_10s_10s_18_1_1_479                                              |     83|
|622   |    mul_10s_10s_18_1_1_U428                                            |hls_dummy_mul_10s_10s_18_1_1_480                                              |    107|
|623   |    mul_10s_10s_18_1_1_U429                                            |hls_dummy_mul_10s_10s_18_1_1_481                                              |    117|
|624   |    mul_10s_10s_18_1_1_U43                                             |hls_dummy_mul_10s_10s_18_1_1_482                                              |     75|
|625   |    mul_10s_10s_18_1_1_U431                                            |hls_dummy_mul_10s_10s_18_1_1_483                                              |    117|
|626   |    mul_10s_10s_18_1_1_U432                                            |hls_dummy_mul_10s_10s_18_1_1_484                                              |    105|
|627   |    mul_10s_10s_18_1_1_U433                                            |hls_dummy_mul_10s_10s_18_1_1_485                                              |     75|
|628   |    mul_10s_10s_18_1_1_U434                                            |hls_dummy_mul_10s_10s_18_1_1_486                                              |    124|
|629   |    mul_10s_10s_18_1_1_U435                                            |hls_dummy_mul_10s_10s_18_1_1_487                                              |    117|
|630   |    mul_10s_10s_18_1_1_U436                                            |hls_dummy_mul_10s_10s_18_1_1_488                                              |     75|
|631   |    mul_10s_10s_18_1_1_U437                                            |hls_dummy_mul_10s_10s_18_1_1_489                                              |     75|
|632   |    mul_10s_10s_18_1_1_U438                                            |hls_dummy_mul_10s_10s_18_1_1_490                                              |    105|
|633   |    mul_10s_10s_18_1_1_U439                                            |hls_dummy_mul_10s_10s_18_1_1_491                                              |    136|
|634   |    mul_10s_10s_18_1_1_U44                                             |hls_dummy_mul_10s_10s_18_1_1_492                                              |    105|
|635   |    mul_10s_10s_18_1_1_U440                                            |hls_dummy_mul_10s_10s_18_1_1_493                                              |     75|
|636   |    mul_10s_10s_18_1_1_U441                                            |hls_dummy_mul_10s_10s_18_1_1_494                                              |    122|
|637   |    mul_10s_10s_18_1_1_U442                                            |hls_dummy_mul_10s_10s_18_1_1_495                                              |     71|
|638   |    mul_10s_10s_18_1_1_U443                                            |hls_dummy_mul_10s_10s_18_1_1_496                                              |     72|
|639   |    mul_10s_10s_18_1_1_U444                                            |hls_dummy_mul_10s_10s_18_1_1_497                                              |    105|
|640   |    mul_10s_10s_18_1_1_U445                                            |hls_dummy_mul_10s_10s_18_1_1_498                                              |     42|
|641   |    mul_10s_10s_18_1_1_U446                                            |hls_dummy_mul_10s_10s_18_1_1_499                                              |    129|
|642   |    mul_10s_10s_18_1_1_U447                                            |hls_dummy_mul_10s_10s_18_1_1_500                                              |    117|
|643   |    mul_10s_10s_18_1_1_U448                                            |hls_dummy_mul_10s_10s_18_1_1_501                                              |     80|
|644   |    mul_10s_10s_18_1_1_U449                                            |hls_dummy_mul_10s_10s_18_1_1_502                                              |    130|
|645   |    mul_10s_10s_18_1_1_U45                                             |hls_dummy_mul_10s_10s_18_1_1_503                                              |    136|
|646   |    mul_10s_10s_18_1_1_U450                                            |hls_dummy_mul_10s_10s_18_1_1_504                                              |    129|
|647   |    mul_10s_10s_18_1_1_U451                                            |hls_dummy_mul_10s_10s_18_1_1_505                                              |     80|
|648   |    mul_10s_10s_18_1_1_U452                                            |hls_dummy_mul_10s_10s_18_1_1_506                                              |     80|
|649   |    mul_10s_10s_18_1_1_U453                                            |hls_dummy_mul_10s_10s_18_1_1_507                                              |    117|
|650   |    mul_10s_10s_18_1_1_U454                                            |hls_dummy_mul_10s_10s_18_1_1_508                                              |    142|
|651   |    mul_10s_10s_18_1_1_U455                                            |hls_dummy_mul_10s_10s_18_1_1_509                                              |     80|
|652   |    mul_10s_10s_18_1_1_U456                                            |hls_dummy_mul_10s_10s_18_1_1_510                                              |    125|
|653   |    mul_10s_10s_18_1_1_U457                                            |hls_dummy_mul_10s_10s_18_1_1_511                                              |     83|
|654   |    mul_10s_10s_18_1_1_U458                                            |hls_dummy_mul_10s_10s_18_1_1_512                                              |     84|
|655   |    mul_10s_10s_18_1_1_U459                                            |hls_dummy_mul_10s_10s_18_1_1_513                                              |    117|
|656   |    mul_10s_10s_18_1_1_U46                                             |hls_dummy_mul_10s_10s_18_1_1_514                                              |     75|
|657   |    mul_10s_10s_18_1_1_U47                                             |hls_dummy_mul_10s_10s_18_1_1_515                                              |     72|
|658   |    mul_10s_10s_18_1_1_U48                                             |hls_dummy_mul_10s_10s_18_1_1_516                                              |    124|
|659   |    mul_10s_10s_18_1_1_U49                                             |hls_dummy_mul_10s_10s_18_1_1_517                                              |    136|
|660   |    mul_10s_10s_18_1_1_U50                                             |hls_dummy_mul_10s_10s_18_1_1_518                                              |     72|
|661   |    mul_10s_10s_18_1_1_U51                                             |hls_dummy_mul_10s_10s_18_1_1_519                                              |    122|
|662   |    mul_10s_10s_18_1_1_U52                                             |hls_dummy_mul_10s_10s_18_1_1_520                                              |    103|
|663   |    mul_10s_10s_18_1_1_U53                                             |hls_dummy_mul_10s_10s_18_1_1_521                                              |     72|
|664   |    mul_10s_10s_18_1_1_U54                                             |hls_dummy_mul_10s_10s_18_1_1_522                                              |    105|
|665   |    mul_10s_10s_18_1_1_U55                                             |hls_dummy_mul_10s_10s_18_1_1_523                                              |     41|
|666   |    mul_10s_10s_18_1_1_U56                                             |hls_dummy_mul_10s_10s_18_1_1_524                                              |    129|
|667   |    mul_10s_10s_18_1_1_U57                                             |hls_dummy_mul_10s_10s_18_1_1_525                                              |    117|
|668   |    mul_10s_10s_18_1_1_U58                                             |hls_dummy_mul_10s_10s_18_1_1_526                                              |     80|
|669   |    mul_10s_10s_18_1_1_U59                                             |hls_dummy_mul_10s_10s_18_1_1_527                                              |    117|
|670   |    mul_10s_10s_18_1_1_U60                                             |hls_dummy_mul_10s_10s_18_1_1_528                                              |    142|
|671   |    mul_10s_10s_18_1_1_U61                                             |hls_dummy_mul_10s_10s_18_1_1_529                                              |     80|
|672   |    mul_10s_10s_18_1_1_U62                                             |hls_dummy_mul_10s_10s_18_1_1_530                                              |     82|
|673   |    mul_10s_10s_18_1_1_U63                                             |hls_dummy_mul_10s_10s_18_1_1_531                                              |    130|
|674   |    mul_10s_10s_18_1_1_U64                                             |hls_dummy_mul_10s_10s_18_1_1_532                                              |    142|
|675   |    mul_10s_10s_18_1_1_U65                                             |hls_dummy_mul_10s_10s_18_1_1_533                                              |     82|
|676   |    mul_10s_10s_18_1_1_U66                                             |hls_dummy_mul_10s_10s_18_1_1_534                                              |    125|
|677   |    mul_10s_10s_18_1_1_U67                                             |hls_dummy_mul_10s_10s_18_1_1_535                                              |    106|
|678   |    mul_10s_10s_18_1_1_U68                                             |hls_dummy_mul_10s_10s_18_1_1_536                                              |     84|
|679   |    mul_10s_10s_18_1_1_U69                                             |hls_dummy_mul_10s_10s_18_1_1_537                                              |    117|
|680   |    mul_10s_10s_18_1_1_U71                                             |hls_dummy_mul_10s_10s_18_1_1_538                                              |    117|
|681   |    mul_10s_10s_18_1_1_U72                                             |hls_dummy_mul_10s_10s_18_1_1_539                                              |    105|
|682   |    mul_10s_10s_18_1_1_U73                                             |hls_dummy_mul_10s_10s_18_1_1_540                                              |     72|
|683   |    mul_10s_10s_18_1_1_U74                                             |hls_dummy_mul_10s_10s_18_1_1_541                                              |    105|
|684   |    mul_10s_10s_18_1_1_U75                                             |hls_dummy_mul_10s_10s_18_1_1_542                                              |    117|
|685   |    mul_10s_10s_18_1_1_U76                                             |hls_dummy_mul_10s_10s_18_1_1_543                                              |     68|
|686   |    mul_10s_10s_18_1_1_U77                                             |hls_dummy_mul_10s_10s_18_1_1_544                                              |     68|
|687   |    mul_10s_10s_18_1_1_U78                                             |hls_dummy_mul_10s_10s_18_1_1_545                                              |    105|
|688   |    mul_10s_10s_18_1_1_U79                                             |hls_dummy_mul_10s_10s_18_1_1_546                                              |    117|
|689   |    mul_10s_10s_18_1_1_U80                                             |hls_dummy_mul_10s_10s_18_1_1_547                                              |     72|
|690   |    mul_10s_10s_18_1_1_U81                                             |hls_dummy_mul_10s_10s_18_1_1_548                                              |     91|
|691   |    mul_10s_10s_18_1_1_U82                                             |hls_dummy_mul_10s_10s_18_1_1_549                                              |     72|
|692   |    mul_10s_10s_18_1_1_U83                                             |hls_dummy_mul_10s_10s_18_1_1_550                                              |     73|
|693   |    mul_10s_10s_18_1_1_U84                                             |hls_dummy_mul_10s_10s_18_1_1_551                                              |    105|
|694   |    mul_10s_10s_18_1_1_U85                                             |hls_dummy_mul_10s_10s_18_1_1_552                                              |     41|
|695   |    mul_10s_10s_18_1_1_U86                                             |hls_dummy_mul_10s_10s_18_1_1_553                                              |    129|
|696   |    mul_10s_10s_18_1_1_U87                                             |hls_dummy_mul_10s_10s_18_1_1_554                                              |    117|
|697   |    mul_10s_10s_18_1_1_U88                                             |hls_dummy_mul_10s_10s_18_1_1_555                                              |     82|
|698   |    mul_10s_10s_18_1_1_U89                                             |hls_dummy_mul_10s_10s_18_1_1_556                                              |    117|
|699   |    mul_10s_10s_18_1_1_U90                                             |hls_dummy_mul_10s_10s_18_1_1_557                                              |    129|
|700   |    mul_10s_10s_18_1_1_U91                                             |hls_dummy_mul_10s_10s_18_1_1_558                                              |     75|
|701   |    mul_10s_10s_18_1_1_U92                                             |hls_dummy_mul_10s_10s_18_1_1_559                                              |     75|
|702   |    mul_10s_10s_18_1_1_U93                                             |hls_dummy_mul_10s_10s_18_1_1_560                                              |    117|
|703   |    mul_10s_10s_18_1_1_U94                                             |hls_dummy_mul_10s_10s_18_1_1_561                                              |    129|
|704   |    mul_10s_10s_18_1_1_U95                                             |hls_dummy_mul_10s_10s_18_1_1_562                                              |     82|
|705   |    mul_10s_10s_18_1_1_U96                                             |hls_dummy_mul_10s_10s_18_1_1_563                                              |    101|
|706   |    mul_10s_10s_18_1_1_U97                                             |hls_dummy_mul_10s_10s_18_1_1_564                                              |     82|
|707   |    mul_10s_10s_18_1_1_U98                                             |hls_dummy_mul_10s_10s_18_1_1_565                                              |     83|
|708   |    mul_10s_10s_18_1_1_U99                                             |hls_dummy_mul_10s_10s_18_1_1_566                                              |    117|
|709   |    mul_10s_9s_18_1_1_U10                                              |hls_dummy_mul_10s_9s_18_1_1                                                   |     11|
|710   |    mul_10s_9s_18_1_1_U100                                             |hls_dummy_mul_10s_9s_18_1_1_567                                               |     11|
|711   |    mul_10s_9s_18_1_1_U130                                             |hls_dummy_mul_10s_9s_18_1_1_568                                               |     11|
|712   |    mul_10s_9s_18_1_1_U160                                             |hls_dummy_mul_10s_9s_18_1_1_569                                               |     11|
|713   |    mul_10s_9s_18_1_1_U190                                             |hls_dummy_mul_10s_9s_18_1_1_570                                               |     11|
|714   |    mul_10s_9s_18_1_1_U220                                             |hls_dummy_mul_10s_9s_18_1_1_571                                               |     11|
|715   |    mul_10s_9s_18_1_1_U250                                             |hls_dummy_mul_10s_9s_18_1_1_572                                               |     11|
|716   |    mul_10s_9s_18_1_1_U280                                             |hls_dummy_mul_10s_9s_18_1_1_573                                               |     11|
|717   |    mul_10s_9s_18_1_1_U310                                             |hls_dummy_mul_10s_9s_18_1_1_574                                               |     11|
|718   |    mul_10s_9s_18_1_1_U340                                             |hls_dummy_mul_10s_9s_18_1_1_575                                               |     11|
|719   |    mul_10s_9s_18_1_1_U370                                             |hls_dummy_mul_10s_9s_18_1_1_576                                               |     11|
|720   |    mul_10s_9s_18_1_1_U40                                              |hls_dummy_mul_10s_9s_18_1_1_577                                               |     11|
|721   |    mul_10s_9s_18_1_1_U400                                             |hls_dummy_mul_10s_9s_18_1_1_578                                               |     11|
|722   |    mul_10s_9s_18_1_1_U430                                             |hls_dummy_mul_10s_9s_18_1_1_579                                               |     11|
|723   |    mul_10s_9s_18_1_1_U70                                              |hls_dummy_mul_10s_9s_18_1_1_580                                               |     11|
|724   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_15_4     |   4553|
|725   |  sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_15_2_2_s |   6890|
+------+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:21 ; elapsed = 00:03:50 . Memory (MB): peak = 4253.582 ; gain = 1821.566 ; free physical = 355195 ; free virtual = 415292
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 402 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:24 ; elapsed = 00:03:55 . Memory (MB): peak = 4257.492 ; gain = 1825.477 ; free physical = 370460 ; free virtual = 430553
Synthesis Optimization Complete : Time (s): cpu = 00:03:24 ; elapsed = 00:03:55 . Memory (MB): peak = 4257.492 ; gain = 1825.477 ; free physical = 370489 ; free virtual = 430553
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4259.582 ; gain = 0.000 ; free physical = 370209 ; free virtual = 430291
INFO: [Netlist 29-17] Analyzing 6177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4496.668 ; gain = 0.000 ; free physical = 369964 ; free virtual = 430042
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: ef6ebe08
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:56 ; elapsed = 00:04:25 . Memory (MB): peak = 4496.668 ; gain = 2088.516 ; free physical = 369958 ; free virtual = 430036
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18827.661; main = 3776.169; forked = 15457.209
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23855.203; main = 4496.672; forked = 19601.617
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4560.699 ; gain = 64.031 ; free physical = 369954 ; free virtual = 430032

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a4a06a71

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4667.090 ; gain = 106.391 ; free physical = 369933 ; free virtual = 430011

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 15 inverters resulting in an inversion of 273 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13ecd97b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 369610 ; free virtual = 429697
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 27 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 47 load pin(s).
Phase 2 Constant propagation | Checksum: f06eb45b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 369594 ; free virtual = 429680
INFO: [Opt 31-389] Phase Constant propagation created 236 cells and removed 343 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8d225d56

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 369589 ; free virtual = 429674
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: bb373b96

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 368717 ; free virtual = 428797
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: bb373b96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 368551 ; free virtual = 428631
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              27  |                                              0  |
|  Constant propagation         |             236  |             343  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bb373b96

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 368512 ; free virtual = 428592

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bb373b96

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 368285 ; free virtual = 428363

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bb373b96

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 368278 ; free virtual = 428357

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 368266 ; free virtual = 428345
Ending Netlist Obfuscation Task | Checksum: bb373b96

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4832.043 ; gain = 0.000 ; free physical = 368237 ; free virtual = 428316
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 4832.043 ; gain = 335.375 ; free physical = 368235 ; free virtual = 428314
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 04:23:51 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h5m16s *****
INFO: [HLS 200-112] Total CPU user time: 483.63 seconds. Total CPU system time: 27.11 seconds. Total elapsed time: 553.76 seconds; peak allocated memory: 2.343 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul  7 04:24:03 2025...
